<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			M2GL025VF400STD (Microsemi)

Click here to go to specific block report:
<a href="rpt_Top_Level_areasrr.htm#Top_Level"><h5 align="center">Top_Level</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Top_Level.AHB_MEM"><h5 align="center">AHB_MEM</h5></a><br><a href="rpt_Top_Level_areasrr.htm#AHB_MEM.CoreAHBLite_Z4"><h5 align="center">CoreAHBLite_Z4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#CoreAHBLite_Z4.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s"><h5 align="center">COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s.COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0"><h5 align="center">COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1"><h5 align="center">COREAHBLITE_DEFAULTSLAVESM_0s_0_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z3_2"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z3_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Top_Level.AHB_MMIO"><h5 align="center">AHB_MMIO</h5></a><br><a href="rpt_Top_Level_areasrr.htm#AHB_MMIO.CoreAHBLite_Z7"><h5 align="center">CoreAHBLite_Z7</h5></a><br><a href="rpt_Top_Level_areasrr.htm#CoreAHBLite_Z7.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s"><h5 align="center">COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0"><h5 align="center">COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0"><h5 align="center">COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_3"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_3.COREAHBLITE_SLAVEARBITER_Z3_2_0"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z3_2_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_2"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_2.COREAHBLITE_SLAVEARBITER_Z3_2_1"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z3_2_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Top_Level.AHB_Slave2MasterBridge"><h5 align="center">AHB_Slave2MasterBridge</h5></a><br><a href="rpt_Top_Level_areasrr.htm#AHB_Slave2MasterBridge.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2"><h5 align="center">MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Top_Level.AHBtoAPB3"><h5 align="center">AHBtoAPB3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#AHBtoAPB3.COREAHBTOAPB3_24s_0s"><h5 align="center">COREAHBTOAPB3_24s_0s</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4"><h5 align="center">CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2"><h5 align="center">CoreAHBtoAPB3_PenableScheduler_0s_0_1_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_ApbAddrData_0s"><h5 align="center">CoreAHBtoAPB3_ApbAddrData_0s</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Top_Level.APB3_Bus"><h5 align="center">APB3_Bus</h5></a><br><a href="rpt_Top_Level_areasrr.htm#APB3_Bus.CoreAPB3_Z8"><h5 align="center">CoreAPB3_Z8</h5></a><br><a href="rpt_Top_Level_areasrr.htm#CoreAPB3_Z8.CAPB3II"><h5 align="center">CAPB3II</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Top_Level.CoreGPIO_C1"><h5 align="center">CoreGPIO_C1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#CoreGPIO_C1.CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO_Z9"><h5 align="center">CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO_Z9</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Top_Level.COREI2C_C0"><h5 align="center">COREI2C_C0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREI2C_C0.COREI2C_C0_COREI2C_C0_0_COREI2C_Z10"><h5 align="center">COREI2C_C0_COREI2C_C0_0_COREI2C_Z10</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREI2C_C0_COREI2C_C0_0_COREI2C_Z10.COREI2C_COREI2CREAL_Z11"><h5 align="center">COREI2C_COREI2CREAL_Z11</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Top_Level.MiV_Core32"><h5 align="center">MiV_Core32</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_6"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_6</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_6"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_6</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_7"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_7</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_7"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_7</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_8"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_8</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_8"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_8</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_9"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_9</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_9.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_9"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_9</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_10"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_10</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_10.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_10"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_10</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_11"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_11</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_12"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_12</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_12.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_12"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_12</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_13"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_13</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_13.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_13"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_13</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_14"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_14</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_14.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_14"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_14</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_15"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_15</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_16"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_16</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_16.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_16"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_16</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_17"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_17</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_17.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_17"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_17</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_18"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_18</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_18.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_18"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_18</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_19"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_19</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_6"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_6</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_6"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_6</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_20"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_20</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_21"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_21</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_21.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_21"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_21</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_22"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_22</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_22.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_22"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_22</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_23"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_23</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_38"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_38</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_39"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_39</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_40"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_40</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_41"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_41</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_42"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_42</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_43"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_43</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_44"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_44</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_45"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_45</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_46"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_46</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_47"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_47</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_50"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_50</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_52"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_52</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_53"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_53</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_54"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_54</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_6"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_6</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_7"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_7</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_6"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_6</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_8"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_8</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_7"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_7</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_9"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_9</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_9.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_8"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_8</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_10"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_10</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_10.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_9"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_9</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_11"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_11</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_11.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_10"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_10</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_12"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_12</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_12.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_11"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_11</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_15"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_15</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_18"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_18</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_13"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_13</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_13.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_12"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_12</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_14"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_14</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_14.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_13"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_13</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_15"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_15</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_14"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_14</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_16"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_16</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_16.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_15"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_15</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_17"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_17</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_17.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_16"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_16</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_18"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_18</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_18.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_17"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_17</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_19"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_19</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_19.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_18"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_18</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_20"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_20</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_20.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_19"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_19</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_21"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_21</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_21.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_20"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_20</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_22"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_22</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_22.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_21"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_21</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_23"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_23</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_23.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_22"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_22</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_8"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_8</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_4"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_29"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_29</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_29.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_8_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_8_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_5"><h5 align="center">MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Top_Level.MSS_SubSystem_sb"><h5 align="center">MSS_SubSystem_sb</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MSS_SubSystem_sb.MSS_SubSystem_sb_CCC_0_FCCC"><h5 align="center">MSS_SubSystem_sb_CCC_0_FCCC</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MSS_SubSystem_sb.CoreConfigMaster_Z13"><h5 align="center">CoreConfigMaster_Z13</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MSS_SubSystem_sb.CoreAHBLite_Z16"><h5 align="center">CoreAHBLite_Z16</h5></a><br><a href="rpt_Top_Level_areasrr.htm#CoreAHBLite_Z16.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s"><h5 align="center">COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3"><h5 align="center">COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_4"><h5 align="center">COREAHBLITE_DEFAULTSLAVESM_0s_0_1_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2"><h5 align="center">COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_4"><h5 align="center">COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_4</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_5"><h5 align="center">COREAHBLITE_SLAVESTAGE_0s_0_0_5</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREAHBLITE_SLAVESTAGE_0s_0_0_5.COREAHBLITE_SLAVEARBITER_Z3_6"><h5 align="center">COREAHBLITE_SLAVEARBITER_Z3_6</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MSS_SubSystem_sb.CoreConfigP_Z17"><h5 align="center">CoreConfigP_Z17</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MSS_SubSystem_sb.CoreResetP_Z18"><h5 align="center">CoreResetP_Z18</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MSS_SubSystem_sb.MSS_SubSystem_sb_FABOSC_0_OSC"><h5 align="center">MSS_SubSystem_sb_FABOSC_0_OSC</h5></a><br><a href="rpt_Top_Level_areasrr.htm#MSS_SubSystem_sb.MSS_SubSystem_sb_HPMS"><h5 align="center">MSS_SubSystem_sb_HPMS</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Top_Level.Timer"><h5 align="center">Timer</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Timer.CoreTimer_32s_1s_24s_0s"><h5 align="center">CoreTimer_32s_1s_24s_0s</h5></a><br><a href="rpt_Top_Level_areasrr.htm#Top_Level.JTAG"><h5 align="center">JTAG</h5></a><br><a href="rpt_Top_Level_areasrr.htm#JTAG.COREJTAGDEBUG_Z12"><h5 align="center">COREJTAGDEBUG_Z12</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREJTAGDEBUG_Z12.COREJTAGDEBUG_UJTAG_WRAPPER"><h5 align="center">COREJTAGDEBUG_UJTAG_WRAPPER</h5></a><br><a href="rpt_Top_Level_areasrr.htm#COREJTAGDEBUG_Z12.COREJTAGDEBUG_UJ_JTAG_85_0_0"><h5 align="center">COREJTAGDEBUG_UJ_JTAG_85_0_0</h5></a><br><a name=Top_Level>
-------------------------------------------------------------------------
########   Utilization report for  Top level view:   Top_Level   ########
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6094               100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Top_Level:	6094 (31.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           10789              100 %                
ARI1          1350               100 %                
BLACK BOX     7                  100 %                
======================================================
Total COMBINATIONAL LOGIC in the block Top_Level:	12146 (63.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block Top_Level:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K18      8                  100 %                
RAM64X18     8                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block Top_Level:	16 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     15                 100 %                
===================================================
Total GLOBAL BUFFERS in the block Top_Level:	15 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       61                 100 %                
=================================================
Total IO PADS in the block Top_Level:	61 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top_Level.AHB_MEM>
-------------------------------------------------------------
########   Utilization report for  cell:   AHB_MEM   ########
Instance path:   Top_Level.AHB_MEM                           
=============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top_Level.AHB_MEM:	62 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      180                1.67 %               
=================================================
Total COMBINATIONAL LOGIC in the block Top_Level.AHB_MEM:	180 (0.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AHB_MEM.CoreAHBLite_Z4>
--------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBLite_Z4   ########
Instance path:   AHB_MEM.CoreAHBLite_Z4                             
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AHB_MEM.CoreAHBLite_Z4:	62 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      180                1.67 %               
=================================================
Total COMBINATIONAL LOGIC in the block AHB_MEM.CoreAHBLite_Z4:	180 (0.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAHBLite_Z4.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s   ########
Instance path:   CoreAHBLite_Z4.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s                      
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAHBLite_Z4.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s:	62 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      180                1.67 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreAHBLite_Z4.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s:	180 (0.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s.COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0>
---------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0   ########       
Instance path:   COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s.COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0
=========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      56                 0.9190 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s.COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0:	56 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      101                0.9360 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s.COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0:	101 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_DEFAULTSLAVESM_0s_0_1   ########        
Instance path:   COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_0_1_0_65536_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0>
--------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_0   ########       
Instance path:   COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0
============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.09850 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      79                 0.7320 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_0:	79 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z3_2>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z3_2   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z3_2     
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0820 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z3_2:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.2130 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_0.COREAHBLITE_SLAVEARBITER_Z3_2:	23 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top_Level.AHB_MMIO>
--------------------------------------------------------------
########   Utilization report for  cell:   AHB_MMIO   ########
Instance path:   Top_Level.AHB_MMIO                           
==============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 1.2 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Top_Level.AHB_MMIO:	73 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      193                1.79 %               
=================================================
Total COMBINATIONAL LOGIC in the block Top_Level.AHB_MMIO:	193 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AHB_MMIO.CoreAHBLite_Z7>
--------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBLite_Z7   ########
Instance path:   AHB_MMIO.CoreAHBLite_Z7                            
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 1.2 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block AHB_MMIO.CoreAHBLite_Z7:	73 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      193                1.79 %               
=================================================
Total COMBINATIONAL LOGIC in the block AHB_MMIO.CoreAHBLite_Z7:	193 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAHBLite_Z7.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s   ########
Instance path:   CoreAHBLite_Z7.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s                      
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 1.2 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAHBLite_Z7.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s:	73 (0.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      193                1.79 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreAHBLite_Z7.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s:	193 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      45                 0.7380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0:	45 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      105                0.9730 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0:	105 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0   ########      
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02780 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_2>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_2   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_2
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.230 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_2:	14 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      68                 0.630 %              
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_2:	68 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_2.COREAHBLITE_SLAVEARBITER_Z3_2_1>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z3_2_1   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_2.COREAHBLITE_SLAVEARBITER_Z3_2_1     
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_2.COREAHBLITE_SLAVEARBITER_Z3_2_1:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.1580 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_2.COREAHBLITE_SLAVEARBITER_Z3_2_1:	17 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_3>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_3   ########     
Instance path:   COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_3
==========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.230 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_3:	14 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.1850 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_3:	20 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_3.COREAHBLITE_SLAVEARBITER_Z3_2_0>
-------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z3_2_0   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_3.COREAHBLITE_SLAVEARBITER_Z3_2_0     
=====================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_3.COREAHBLITE_SLAVEARBITER_Z3_2_0:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.1580 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_3.COREAHBLITE_SLAVEARBITER_Z3_2_0:	17 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top_Level.AHB_Slave2MasterBridge>
----------------------------------------------------------------------------
########   Utilization report for  cell:   AHB_Slave2MasterBridge   ########
Instance path:   Top_Level.AHB_Slave2MasterBridge                           
============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Top_Level.AHB_Slave2MasterBridge:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.380 %              
=================================================
Total COMBINATIONAL LOGIC in the block Top_Level.AHB_Slave2MasterBridge:	41 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AHB_Slave2MasterBridge.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2   ########
Instance path:   AHB_Slave2MasterBridge.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2              
========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block AHB_Slave2MasterBridge.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      41                 0.380 %              
=================================================
Total COMBINATIONAL LOGIC in the block AHB_Slave2MasterBridge.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2:	41 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top_Level.AHBtoAPB3>
---------------------------------------------------------------
########   Utilization report for  cell:   AHBtoAPB3   ########
Instance path:   Top_Level.AHBtoAPB3                           
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      109                1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top_Level.AHBtoAPB3:	109 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.4630 %             
=================================================
Total COMBINATIONAL LOGIC in the block Top_Level.AHBtoAPB3:	50 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=AHBtoAPB3.COREAHBTOAPB3_24s_0s>
--------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBTOAPB3_24s_0s   ########
Instance path:   AHBtoAPB3.COREAHBTOAPB3_24s_0s                           
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      109                1.79 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block AHBtoAPB3.COREAHBTOAPB3_24s_0s:	109 (0.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.4630 %             
=================================================
Total COMBINATIONAL LOGIC in the block AHBtoAPB3.COREAHBTOAPB3_24s_0s:	50 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4   ########
Instance path:   COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4                
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.1810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      31                 0.2870 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4:	31 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_ApbAddrData_0s>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_ApbAddrData_0s   ########
Instance path:   COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_ApbAddrData_0s                
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      96                 1.58 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	96 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.1580 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_ApbAddrData_0s:	17 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBtoAPB3_PenableScheduler_0s_0_1_2   ########
Instance path:   COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2                
=============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.03280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBTOAPB3_24s_0s.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top_Level.APB3_Bus>
--------------------------------------------------------------
########   Utilization report for  cell:   APB3_Bus   ########
Instance path:   Top_Level.APB3_Bus                           
==============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 0.6120 %             
=================================================
Total COMBINATIONAL LOGIC in the block Top_Level.APB3_Bus:	66 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=APB3_Bus.CoreAPB3_Z8>
-----------------------------------------------------------------
########   Utilization report for  cell:   CoreAPB3_Z8   ########
Instance path:   APB3_Bus.CoreAPB3_Z8                            
=================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 0.6120 %             
=================================================
Total COMBINATIONAL LOGIC in the block APB3_Bus.CoreAPB3_Z8:	66 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAPB3_Z8.CAPB3II>
-------------------------------------------------------------
########   Utilization report for  cell:   CAPB3II   ########
Instance path:   CoreAPB3_Z8.CAPB3II                         
=============================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      60                 0.5560 %             
=================================================
Total COMBINATIONAL LOGIC in the block CoreAPB3_Z8.CAPB3II:	60 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top_Level.COREI2C_C0>
----------------------------------------------------------------
########   Utilization report for  cell:   COREI2C_C0   ########
Instance path:   Top_Level.COREI2C_C0                           
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      96                 1.58 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top_Level.COREI2C_C0:	96 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      368                3.41 %               
ARI1     6                  0.4440 %             
=================================================
Total COMBINATIONAL LOGIC in the block Top_Level.COREI2C_C0:	374 (1.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREI2C_C0.COREI2C_C0_COREI2C_C0_0_COREI2C_Z10>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREI2C_C0_COREI2C_C0_0_COREI2C_Z10   ########
Instance path:   COREI2C_C0.COREI2C_C0_COREI2C_C0_0_COREI2C_Z10                          
=========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      96                 1.58 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREI2C_C0.COREI2C_C0_COREI2C_C0_0_COREI2C_Z10:	96 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      368                3.41 %               
ARI1     6                  0.4440 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREI2C_C0.COREI2C_C0_COREI2C_C0_0_COREI2C_Z10:	374 (1.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREI2C_C0_COREI2C_C0_0_COREI2C_Z10.COREI2C_COREI2CREAL_Z11>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   COREI2C_COREI2CREAL_Z11   ########
Instance path:   COREI2C_C0_COREI2C_C0_0_COREI2C_Z10.COREI2C_COREI2CREAL_Z11 
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      88                 1.44 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREI2C_C0_COREI2C_C0_0_COREI2C_Z10.COREI2C_COREI2CREAL_Z11:	88 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      364                3.37 %               
ARI1     6                  0.4440 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREI2C_C0_COREI2C_C0_0_COREI2C_Z10.COREI2C_COREI2CREAL_Z11:	370 (1.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top_Level.CoreGPIO_C1>
-----------------------------------------------------------------
########   Utilization report for  cell:   CoreGPIO_C1   ########
Instance path:   Top_Level.CoreGPIO_C1                           
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.03280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Top_Level.CoreGPIO_C1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02780 %            
=================================================
Total COMBINATIONAL LOGIC in the block Top_Level.CoreGPIO_C1:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreGPIO_C1.CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO_Z9>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO_Z9   ########
Instance path:   CoreGPIO_C1.CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO_Z9                         
===========================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.03280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreGPIO_C1.CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO_Z9:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02780 %            
=================================================
Total COMBINATIONAL LOGIC in the block CoreGPIO_C1.CoreGPIO_C1_CoreGPIO_C1_0_CoreGPIO_Z9:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top_Level.JTAG>
----------------------------------------------------------
########   Utilization report for  cell:   JTAG   ########
Instance path:   Top_Level.JTAG                           
==========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.2790 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Top_Level.JTAG:	17 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           111                1.03 %               
BLACK BOX     1                  14.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top_Level.JTAG:	112 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  20 %                 
===================================================
Total GLOBAL BUFFERS in the block Top_Level.JTAG:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=JTAG.COREJTAGDEBUG_Z12>
-----------------------------------------------------------------------
########   Utilization report for  cell:   COREJTAGDEBUG_Z12   ########
Instance path:   JTAG.COREJTAGDEBUG_Z12                                
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.2790 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block JTAG.COREJTAGDEBUG_Z12:	17 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           111                1.03 %               
BLACK BOX     1                  14.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block JTAG.COREJTAGDEBUG_Z12:	112 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  20 %                 
===================================================
Total GLOBAL BUFFERS in the block JTAG.COREJTAGDEBUG_Z12:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREJTAGDEBUG_Z12.COREJTAGDEBUG_UJTAG_WRAPPER>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   COREJTAGDEBUG_UJTAG_WRAPPER   ########
Instance path:   COREJTAGDEBUG_Z12.COREJTAGDEBUG_UJTAG_WRAPPER                   
=================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1                  0.009270 %           
BLACK BOX     1                  14.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block COREJTAGDEBUG_Z12.COREJTAGDEBUG_UJTAG_WRAPPER:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block COREJTAGDEBUG_Z12.COREJTAGDEBUG_UJTAG_WRAPPER:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREJTAGDEBUG_Z12.COREJTAGDEBUG_UJ_JTAG_85_0_0>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   COREJTAGDEBUG_UJ_JTAG_85_0_0   ########
Instance path:   COREJTAGDEBUG_Z12.COREJTAGDEBUG_UJ_JTAG_85_0_0                   
==================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.2790 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREJTAGDEBUG_Z12.COREJTAGDEBUG_UJ_JTAG_85_0_0:	17 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      108                1 %                  
=================================================
Total COMBINATIONAL LOGIC in the block COREJTAGDEBUG_Z12.COREJTAGDEBUG_UJ_JTAG_85_0_0:	108 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top_Level.MSS_SubSystem_sb>
----------------------------------------------------------------------
########   Utilization report for  cell:   MSS_SubSystem_sb   ########
Instance path:   Top_Level.MSS_SubSystem_sb                           
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      628                10.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top_Level.MSS_SubSystem_sb:	628 (3.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           955                8.85 %               
ARI1          108                8 %                  
BLACK BOX     5                  71.4 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top_Level.MSS_SubSystem_sb:	1068 (5.57 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     9                  60 %                 
===================================================
Total GLOBAL BUFFERS in the block Top_Level.MSS_SubSystem_sb:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       49                 80.3 %               
=================================================
Total IO PADS in the block Top_Level.MSS_SubSystem_sb:	49 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MSS_SubSystem_sb.CoreAHBLite_Z16>
---------------------------------------------------------------------
########   Utilization report for  cell:   CoreAHBLite_Z16   ########
Instance path:   MSS_SubSystem_sb.CoreAHBLite_Z16                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MSS_SubSystem_sb.CoreAHBLite_Z16:	104 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      342                3.17 %               
=================================================
Total COMBINATIONAL LOGIC in the block MSS_SubSystem_sb.CoreAHBLite_Z16:	342 (1.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CoreAHBLite_Z16.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s   ########
Instance path:   CoreAHBLite_Z16.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s                     
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block CoreAHBLite_Z16.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s:	104 (0.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      342                3.17 %               
=================================================
Total COMBINATIONAL LOGIC in the block CoreAHBLite_Z16.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s:	342 (1.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2   ########            
Instance path:   COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      42                 0.6890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2:	42 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      54                 0.5010 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2:	54 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_4>
------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_4   ########     
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_4
================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.03710 %            
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_4:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3>
-----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3   ########            
Instance path:   COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3
===========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      51                 0.8370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3:	51 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.2970 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3:	32 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_4>
----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_DEFAULTSLAVESM_0s_0_1_4   ########     
Instance path:   COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_4
==============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_3.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_5>
-------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVESTAGE_0s_0_0_5   ########            
Instance path:   COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_5
=================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.1810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_5:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      256                2.37 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s.COREAHBLITE_SLAVESTAGE_0s_0_0_5:	256 (1.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREAHBLITE_SLAVESTAGE_0s_0_0_5.COREAHBLITE_SLAVEARBITER_Z3_6>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   COREAHBLITE_SLAVEARBITER_Z3_6   ########
Instance path:   COREAHBLITE_SLAVESTAGE_0s_0_0_5.COREAHBLITE_SLAVEARBITER_Z3_6     
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.1480 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREAHBLITE_SLAVESTAGE_0s_0_0_5.COREAHBLITE_SLAVEARBITER_Z3_6:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      29                 0.2690 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREAHBLITE_SLAVESTAGE_0s_0_0_5.COREAHBLITE_SLAVEARBITER_Z3_6:	29 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MSS_SubSystem_sb.CoreConfigMaster_Z13>
--------------------------------------------------------------------------
########   Utilization report for  cell:   CoreConfigMaster_Z13   ########
Instance path:   MSS_SubSystem_sb.CoreConfigMaster_Z13                    
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      380                6.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MSS_SubSystem_sb.CoreConfigMaster_Z13:	380 (1.98 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      538                4.99 %               
ARI1     94                 6.96 %               
=================================================
Total COMBINATIONAL LOGIC in the block MSS_SubSystem_sb.CoreConfigMaster_Z13:	632 (3.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MSS_SubSystem_sb.CoreConfigP_Z17>
---------------------------------------------------------------------
########   Utilization report for  cell:   CoreConfigP_Z17   ########
Instance path:   MSS_SubSystem_sb.CoreConfigP_Z17                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      74                 1.21 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MSS_SubSystem_sb.CoreConfigP_Z17:	74 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      54                 0.5010 %             
=================================================
Total COMBINATIONAL LOGIC in the block MSS_SubSystem_sb.CoreConfigP_Z17:	54 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MSS_SubSystem_sb.CoreResetP_Z18>
--------------------------------------------------------------------
########   Utilization report for  cell:   CoreResetP_Z18   ########
Instance path:   MSS_SubSystem_sb.CoreResetP_Z18                    
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      70                 1.15 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MSS_SubSystem_sb.CoreResetP_Z18:	70 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.1850 %             
ARI1     14                 1.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block MSS_SubSystem_sb.CoreResetP_Z18:	34 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     5                  33.3 %               
===================================================
Total GLOBAL BUFFERS in the block MSS_SubSystem_sb.CoreResetP_Z18:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MSS_SubSystem_sb.MSS_SubSystem_sb_CCC_0_FCCC>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   MSS_SubSystem_sb_CCC_0_FCCC   ########
Instance path:   MSS_SubSystem_sb.MSS_SubSystem_sb_CCC_0_FCCC                    
=================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  14.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block MSS_SubSystem_sb.MSS_SubSystem_sb_CCC_0_FCCC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block MSS_SubSystem_sb.MSS_SubSystem_sb_CCC_0_FCCC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MSS_SubSystem_sb.MSS_SubSystem_sb_FABOSC_0_OSC>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   MSS_SubSystem_sb_FABOSC_0_OSC   ########
Instance path:   MSS_SubSystem_sb.MSS_SubSystem_sb_FABOSC_0_OSC                    
===================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     2                  28.6 %               
======================================================
Total COMBINATIONAL LOGIC in the block MSS_SubSystem_sb.MSS_SubSystem_sb_FABOSC_0_OSC:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block MSS_SubSystem_sb.MSS_SubSystem_sb_FABOSC_0_OSC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MSS_SubSystem_sb.MSS_SubSystem_sb_HPMS>
---------------------------------------------------------------------------
########   Utilization report for  cell:   MSS_SubSystem_sb_HPMS   ########
Instance path:   MSS_SubSystem_sb.MSS_SubSystem_sb_HPMS                    
===========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1                  0.009270 %           
BLACK BOX     1                  14.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block MSS_SubSystem_sb.MSS_SubSystem_sb_HPMS:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  13.3 %               
===================================================
Total GLOBAL BUFFERS in the block MSS_SubSystem_sb.MSS_SubSystem_sb_HPMS:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       49                 80.3 %               
=================================================
Total IO PADS in the block MSS_SubSystem_sb.MSS_SubSystem_sb_HPMS:	49 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top_Level.MiV_Core32>
----------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32   ########
Instance path:   Top_Level.MiV_Core32                           
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4988               81.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top_Level.MiV_Core32:	4988 (26.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8730               80.9 %               
ARI1     1192               88.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block Top_Level.MiV_Core32:	9922 (51.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block Top_Level.MiV_Core32:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K18      8                  100 %                
RAM64X18     8                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block Top_Level.MiV_Core32:	16 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  20 %                 
===================================================
Total GLOBAL BUFFERS in the block Top_Level.MiV_Core32:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s>
--------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s   ########
Instance path:   MiV_Core32.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s                          
==============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4988               81.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s:	4988 (26.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8730               80.9 %               
ARI1     1192               88.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s:	9922 (51.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block MiV_Core32.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K18      8                  100 %                
RAM64X18     8                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block MiV_Core32.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s:	16 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  20 %                 
===================================================
Total GLOBAL BUFFERS in the block MiV_Core32.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4988               81.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM:	4988 (26.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8730               80.9 %               
ARI1     1192               88.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM:	9922 (51.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K18      8                  100 %                
RAM64X18     8                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM:	16 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     3                  20 %                 
===================================================
Total GLOBAL BUFFERS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      129                2.12 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT:	129 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      174                1.61 %               
ARI1     192                14.2 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT:	366 (1.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      166                2.72 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG:	166 (0.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      170                1.58 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG:	170 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.5250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN:	32 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.1110 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN:	12 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.5250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN:	32 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02780 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.6730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1:	41 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      66                 0.6120 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1:	66 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.2460 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER:	15 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.4630 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER:	50 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2   ########                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0820 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.05560 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE   ########                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      29                 0.2690 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE:	29 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1   ########                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2   ########                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0820 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02780 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2>
-----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2
===============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_29>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_29   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_29
=================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_29:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_29.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32   ########                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_29.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_29.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.03280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_0   ########                                
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_0
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_1   ########                                
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_1
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.1480 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3   ########               
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.1480 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      469                7.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS:	469 (2.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      929                8.61 %               
ARI1     32                 2.37 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS:	961 (5.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER
============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      123                2.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	123 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      379                3.51 %               
ARI1     32                 2.37 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	411 (2.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      226                3.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	226 (1.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      120                1.11 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	120 (0.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1   ########                                                
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      81                 1.33 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1:	81 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 0.4260 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1:	46 (0.24 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2   ########                                                
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                2.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2:	145 (0.76 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      74                 0.6860 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2:	74 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      111                1.82 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	111 (0.58 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      213                1.97 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER:	213 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.3940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0:	24 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      20                 0.1850 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0:	20 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      34                 0.5580 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1:	34 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      34                 0.3150 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1:	34 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.3280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2:	20 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2:	24 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      9                  0.1480 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      217                2.01 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS:	217 (1.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5   ########                                
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_5   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_5
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_5   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_5
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_5   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_5
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.03280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_8_5>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_8_5   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_8_5
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.03280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_8_5:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_8_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2177               35.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE:	2177 (11.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4444               41.2 %               
ARI1     570                42.2 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE:	5014 (26.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K18      8                  100 %                
RAM64X18     8                  100 %                
=====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE:	16 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE   ########                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      377                6.19 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE:	377 (1.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      747                6.92 %               
ARI1     124                9.19 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE:	871 (4.54 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K18      4                  50 %                 
RAM64X18     3                  37.5 %               
=====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE:	7 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU
===========================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      399                3.7 %                
ARI1     68                 5.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_AMOALU:	467 (2.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER
============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      28                 0.260 %              
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER:	28 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1
==============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      100                0.9270 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ARBITER_1:	100 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.1810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.1110 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY:	12 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     4                  50 %                 
====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0   ########                        
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.1810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.1110 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0:	12 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     4                  50 %                 
====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.1810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.1110 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT:	12 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     4                  50 %                 
====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY
==============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.130 %              
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY:	14 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X18     3                  37.5 %               
=====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT   ########                
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT
==============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.130 %              
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT:	14 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X18     3                  37.5 %               
=====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB
========================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      29                 0.2690 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB:	29 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND   ########                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      575                9.44 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	575 (3.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      844                7.82 %               
ARI1     56                 4.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	900 (4.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K18      4                  50 %                 
RAM64X18     3                  37.5 %               
=====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND:	7 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE   ########                        
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      182                2.99 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE:	182 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      410                3.8 %                
ARI1     26                 1.93 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE:	436 (2.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM1K18      4                  50 %                 
RAM64X18     3                  37.5 %               
=====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE:	7 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.1810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     4                  50 %                 
====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT   ########                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      11                 0.1810 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K18     4                  50 %                 
====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0
================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.05560 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X18     3                  37.5 %               
=====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT   ########                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT
==================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.05560 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X18     3                  37.5 %               
=====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE   ########                        
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      325                5.33 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE:	325 (1.69 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      349                3.23 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE:	349 (1.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1   ########                        
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1
==============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLB_1:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK   ########                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3   ########                             
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET>
-------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET   ########                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET
=========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      840                13.8 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET:	840 (4.38 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2527               23.4 %               
ARI1     380                28.1 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET:	2907 (15.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name         Total elements     Utilization     Notes
-----------------------------------------------------
RAM64X18     2                  25 %                 
=====================================================
Total MEMORY ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU   ########             
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU
=================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      435                4.03 %               
ARI1     33                 2.44 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ALU:	468 (2.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT   ########             
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT
=============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      437                4.05 %               
ARI1     192                14.2 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT:	629 (3.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE   ########             
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      287                4.71 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE:	287 (1.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      549                5.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_CSRFILE:	549 (2.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF   ########             
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF
==================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_IBUF:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV   ########             
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      120                1.97 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	120 (0.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      268                2.48 %               
ARI1     121                8.96 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	389 (2.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

DSP
Name     Total elements     Utilization     Notes
-------------------------------------------------
MACC     2                  100 %                
=================================================
Total DSP in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS   ########                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      369                6.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS:	369 (1.92 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      194                1.8 %                
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS:	194 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11   ########                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      161                2.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11:	161 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      79                 0.7320 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_11:	79 (0.41 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14>
-----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14   ########                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14
===================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      123                2.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14:	123 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      65                 0.6020 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_14:	65 (0.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2   ########                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      85                 1.39 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2:	85 (0.44 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      50                 0.4630 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2:	50 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR   ########                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      132                1.22 %               
ARI1     10                 0.7410 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR:	142 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      602                9.88 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS:	602 (3.14 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      744                6.9 %                
ARI1     52                 3.85 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS:	796 (4.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE   ########                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      67                 1.1 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE:	67 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      290                2.69 %               
ARI1     41                 3.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE:	331 (1.73 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS   ########                                              
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS
======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      43                 0.7060 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS:	43 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      228                2.11 %               
ARI1     21                 1.56 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS:	249 (1.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_0>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_0   ########                              
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_0
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      13                 0.2130 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_0:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.1110 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_0:	12 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_1>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_1   ########                              
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_1
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.0820 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_1:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      9                  0.08340 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_1:	9 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS   ########                                              
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      24                 0.3940 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS:	24 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      62                 0.5750 %             
ARI1     20                 1.48 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS:	82 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER   ########                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      506                8.3 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER:	506 (2.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      217                2.01 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER:	217 (1.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0   ########                                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      143                2.35 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0:	143 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      75                 0.6950 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0:	75 (0.39 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0_0>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0_0   ########                                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0_0
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      155                2.54 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0_0:	155 (0.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      86                 0.7970 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0_0:	86 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1   ########                                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      81                 1.33 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1:	81 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      14                 0.130 %              
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1:	14 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0   ########                                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 1.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0:	83 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.120 %              
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4   ########                                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      21                 0.3450 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4:	21 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.1480 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_4:	16 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5>
-------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5   ########                                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5
=================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      23                 0.3770 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5:	23 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.120 %              
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_5:	13 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER>
--------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER   ########                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER
==============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.1970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER:	12 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.3990 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER:	43 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS   ########                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS
========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.2790 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS:	17 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      191                1.77 %               
ARI1     11                 0.8150 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS:	202 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      833                13.7 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG:	833 (4.34 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1567               14.5 %               
ARI1     288                21.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG:	1855 (9.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      691                11.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER:	691 (3.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1462               13.6 %               
ARI1     288                21.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER:	1750 (9.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2>
-------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2   ########                                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2
=============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.410 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2:	25 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.03710 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  6.67 %               
===================================================
Total GLOBAL BUFFERS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_16>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_16   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_16
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_16:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_16.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_15>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_15   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_16.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_15
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_16.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_20>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_20   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_20
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_20:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_20.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_19>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_19   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_20.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_19
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_20.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_19:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_17>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_17   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_17
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_17:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_17.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_16>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_16   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_17.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_16
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_17.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_16:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_18>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_18   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_18
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_18:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_18.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_17>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_17   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_18.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_17
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_18.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_17:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_19>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_19   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_19
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_19:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_19.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_18>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_18   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_19.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_18
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_19.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_18:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_2>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_2   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_2
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_2:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_0   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_0
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_0   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_0
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_1   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_1
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_1   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_1
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_4>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_4   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_4
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_4>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_4   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_4
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_2>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_2   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_2
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_2   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_2
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_2   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_2
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_21>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_21   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_21
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_21:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_21.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_20>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_20   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_21.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_20
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_21.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_20:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_22>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_22   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_22
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_22:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_22.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_21>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_21   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_22.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_21
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_22.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_21:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_23>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_23   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_23
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_23:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_23.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_22>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_22   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_23.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_22
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_23.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_22:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      12                 0.1970 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1:	12 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_0   ########                                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_0
====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4   ########                                
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34   ########                                
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_4>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_4   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_4
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_4>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_4   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_4
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_1_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_10_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_8>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_8   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_8
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_8_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_8:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34_0   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34_0
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING   ########                                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING:	100 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      5                  0.04630 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      55                 0.9030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1:	55 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_3>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_3   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_3
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_3>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_3   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_3
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_0   ########                                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_0
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_0   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_0
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_1   ########                                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_1
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_1   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_1
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_2>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_2   ########                                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_2
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_2   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_2
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_0   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_0
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_0   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_0
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_2   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_2
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_1   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_1
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_3>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_3   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_3
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_3>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_3   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_3
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_5   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_5
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_2   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_2
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_41_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_4>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_4   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_4
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_4>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_4   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_4
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_6>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_6   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_6
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_6:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_5>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_5   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_5
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_7>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_7   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_7
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_7:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_6>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_6   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_6
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_6:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      42                 0.6890 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1:	42 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      45                 0.7380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2:	45 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02780 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_12>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_12   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_12
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_12:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_12.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_11>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_11   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_12.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_11
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_12.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_11:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_8>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_8   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_8
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_8:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_7>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_7   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_7
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_7:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_10>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_10   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_10
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_10:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_10.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_9>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_9   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_10.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_9
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_10.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_9:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_11>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_11   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_11
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_11:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_11.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_10>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_10   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_11.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_10
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_11.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_10:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_9>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_9   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_9
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_9:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_9.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_8>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_8   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_9.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_8
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_9.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_8:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0_0>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0_0   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0_0
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0_0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_15>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_15   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_15
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_18>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_18   ########                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_18
============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_21_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32_18:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_0   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_0
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_0   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_0
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_1   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_1
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_1   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_1
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_2>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_2   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_2
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_2>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_2   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_2
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_2   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_2
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_2_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_2>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_2   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_2
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_2:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_13>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_13   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_13
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_13:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_13.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_12>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_12   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_13.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_12
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_13.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_12:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_14>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_14   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_14
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_14:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_14.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_13>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_13   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_14.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_13
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_14.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_13:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_15>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_15   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_15
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_14>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_14   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_14
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_3_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_40_14:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER   ########                                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      563                9.24 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER:	563 (2.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1453               13.5 %               
ARI1     288                21.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER:	1741 (9.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      142                2.33 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER:	142 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      105                0.9730 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER:	105 (0.55 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1   ########                                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      25                 0.410 %              
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1:	25 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      16                 0.1480 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1:	16 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_15>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_15   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_15
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_15.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_15:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_19>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_19   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_19
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_19:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_19.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_19:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_16>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_16   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_16
=====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_16:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_16.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_16>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_16   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_16.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_16
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_16.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_16:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_17>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_17   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_17
=====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_17:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_17.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_17>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_17   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_17.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_17
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_17.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_17:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_18>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_18   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_18
=====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_18:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_18.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_18>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_18   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_18.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_18
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_18.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_18:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0>
----------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0
==============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_0   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_0
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45_0   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45_0
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_3>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_3   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_3
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_3>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_3   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_3
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_4>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_4   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_4
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_4>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_4   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_4
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_5>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_5   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_5
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_5>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_5   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_5
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_6>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_6   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_6
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_6:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_6>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_6   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_6
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_6:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0>
------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0
================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20
=====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_20>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_20   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_20
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_20:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_20.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_20:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_21>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_21   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_21
=====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_21:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_21.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_21>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_21   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_21.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_21
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_21.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_21:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_22>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_22   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_22
=====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_22:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_22.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_22>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_22   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_22.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_22
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_22.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_22:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL   ########                                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL
==========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.1020 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL:	11 (0.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER   ########                                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER:	100 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.05560 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK>
--------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK   ########                                       
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK
========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      45                 0.7380 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK:	45 (0.23 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.03710 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11>
------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11   ########                       
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11
======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_11>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_11   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_11
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_11:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_11.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_11:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_7>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_7   ########                       
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_7
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_7:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_7>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_7   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_7
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_7:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1   ########                       
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_10>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_10   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_10
=====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_10:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_10.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_10>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_10   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_10.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_10
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_10.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_10:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_8>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_8   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_8
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_8:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_8>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_8   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_8
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_8.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_8:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_9>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_9   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_9
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_9:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_9.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_9>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_9   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_9.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_9
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_9.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_9:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_0>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_0   ########                       
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_0
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_1   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_1
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_1   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_1
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_4_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38_6_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_0   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_0
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_0   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_0
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_1>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_1   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_1
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_1   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_1
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_0>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_0   ########                       
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_0
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_2>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_2   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_2
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0_1_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_2   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_2
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_6_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_44_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_0>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_0   ########                       
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_0
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2   ########                           
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_12>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_12   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_12
=====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_12:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_12.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_12>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_12   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_12.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_12
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_12.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_12:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_13>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_13   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_13
=====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_13:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_13.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_13>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_13   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_13.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_13
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_13.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_13:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_14>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_14   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_14
=====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_14:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_14.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_14>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_14   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_14.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_14
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_14.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_14:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1   ########                       
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.5250 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1:	32 (0.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE   ########                                       
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      55                 0.9030 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE:	55 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_3>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_3   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_3
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_3>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_3   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_3
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_3.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_3:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7
=======================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_0   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_0
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_0   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_0
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_1   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_1
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_1   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_1
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_2>
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_2   ########                                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_2
==================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_2   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_2
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC>
------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC
==========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0   ########                       
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      4                  0.06560 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0:	4 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0   ########                                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0
==============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_45:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5   ########                                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5
==============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43   ########                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_0   ########                                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_0
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_0   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_0
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_1   ########                                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_1
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_1   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_1
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0
=====================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_2>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_2   ########                                                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_2
================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_2>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_2   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_2
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_5_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_43_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2>
--------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2
============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0
=========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_4>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_4   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_4
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_4>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_4   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_4
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_4.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_4:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_5   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_5
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_5>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_5   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_5
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_5.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_5:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_6>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_6   ########                                                      
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_6
====================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0_7_0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_6:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_6>
---------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_6   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_6
=========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_6.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_6:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER   ########                                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER
========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      16                 0.2630 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER:	16 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      36                 0.3340 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER:	36 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23
===================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02780 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_54>
-----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_54   ########                                     
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_54
===========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_54:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02780 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0_7_23.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_54:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0   ########                                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0
===============================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      15                 0.2460 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0:	15 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.2220 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0:	24 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31>
----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31
====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      3                  0.02780 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_23>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_23   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_23
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_23:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_23:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_38>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_38   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_38
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_38:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_38:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_39>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_39   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_39
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_39:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_39:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_40>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_40   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_40
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_40:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_40:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_41>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_41   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_41
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_41:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_41:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_42>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_42   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_42
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_42:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_42:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_43>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_43   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_43
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_43:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_43:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_44>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_44   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_44
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_44:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_44:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_45>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_45   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_45
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_45:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_45:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_46>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_46   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_46
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_46:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_46:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_47>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_47   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_47
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_47:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_47:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_50>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_50   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_50
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_50:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_50:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_52>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_52   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_52
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_52:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_52:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_53>
-------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_53   ########                                 
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_53
=======================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_53:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_42_53:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR   ########                                          
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR
==========================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      36                 0.3340 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR:	36 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.6730 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR:	41 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 0.4170 %             
ARI1     32                 2.37 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR:	77 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      10                 0.1640 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18:	10 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.01850 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_18:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      143                2.35 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC:	143 (0.75 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      269                2.49 %               
ARI1     19                 1.41 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC:	288 (1.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY   ########                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY
================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0   ########                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1   ########                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1                  0.01640 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.009270 %           
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10   ########                  
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      71                 1.17 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10:	71 (0.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.05560 %            
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_10:	6 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB
=============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      202                3.31 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB:	202 (1.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      209                1.94 %               
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB:	209 (1.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16_0>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16_0   ########               
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16_0
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 1.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16_0:	83 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      89                 0.8250 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16_0:	89 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER   ########                    
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER
=======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      203                3.33 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER:	203 (1.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      173                1.6 %                
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER:	173 (0.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16   ########                         
Instance path:   MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      83                 1.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16:	83 (0.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 0.5190 %             
=================================================
Total COMBINATIONAL LOGIC in the block MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_16:	56 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top_Level.Timer>
-----------------------------------------------------------
########   Utilization report for  cell:   Timer   ########
Instance path:   Top_Level.Timer                           
===========================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      118                1.94 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top_Level.Timer:	118 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      92                 0.8530 %             
ARI1     44                 3.26 %               
=================================================
Total COMBINATIONAL LOGIC in the block Top_Level.Timer:	136 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Timer.CoreTimer_32s_1s_24s_0s>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   CoreTimer_32s_1s_24s_0s   ########
Instance path:   Timer.CoreTimer_32s_1s_24s_0s                               
=============================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      118                1.94 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Timer.CoreTimer_32s_1s_24s_0s:	118 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      92                 0.8530 %             
ARI1     44                 3.26 %               
=================================================
Total COMBINATIONAL LOGIC in the block Timer.CoreTimer_32s_1s_24s_0s:	136 (0.71 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
