/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module gpio(clk_i, rst_ni, \tl_i.a_valid , \tl_i.d_ready , \tl_o.d_valid , \tl_o.d_error , \tl_o.a_ready , \alert_rx_i[0].ping_p , \alert_rx_i[0].ping_n , \alert_rx_i[0].ack_p , \alert_rx_i[0].ack_n , \alert_tx_o[0].alert_p , \alert_tx_o[0].alert_n , \tl_o.d_opcode , intr_gpio_o, cio_gpio_i, cio_gpio_o, cio_gpio_en_o, \tl_i.a_opcode , \tl_i.a_param , \tl_i.a_size 
, \tl_i.a_source , \tl_i.a_address , \tl_i.a_mask , \tl_i.a_data , \tl_i.a_user.rsvd , \tl_i.a_user.instr_type , \tl_i.a_user.cmd_intg , \tl_i.a_user.data_intg , \tl_o.d_param , \tl_o.d_size , \tl_o.d_source , \tl_o.d_sink , \tl_o.d_data , \tl_o.d_user.rsp_intg , \tl_o.d_user.data_intg );
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  input \alert_rx_i[0].ack_n ;
  wire \alert_rx_i[0].ack_n ;
  input \alert_rx_i[0].ack_p ;
  wire \alert_rx_i[0].ack_p ;
  input \alert_rx_i[0].ping_n ;
  wire \alert_rx_i[0].ping_n ;
  input \alert_rx_i[0].ping_p ;
  wire \alert_rx_i[0].ping_p ;
  output \alert_tx_o[0].alert_n ;
  wire \alert_tx_o[0].alert_n ;
  output \alert_tx_o[0].alert_p ;
  wire \alert_tx_o[0].alert_p ;
  output [31:0] cio_gpio_en_o;
  wire [31:0] cio_gpio_en_o;
  input [31:0] cio_gpio_i;
  wire [31:0] cio_gpio_i;
  output [31:0] cio_gpio_o;
  wire [31:0] cio_gpio_o;
  input clk_i;
  wire clk_i;
  wire \gen_alert_tx[0].u_prim_alert_sender.ack_level ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ;
  wire \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ;
  wire [1:0] \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q ;
  wire [2:0] \gen_alert_tx[0].u_prim_alert_sender.state_q ;
  output [31:0] intr_gpio_o;
  wire [31:0] intr_gpio_o;
  wire \intr_hw.hw2reg_intr_state_de_o ;
  input rst_ni;
  wire rst_ni;
  input [31:0] \tl_i.a_address ;
  wire [31:0] \tl_i.a_address ;
  input [31:0] \tl_i.a_data ;
  wire [31:0] \tl_i.a_data ;
  input [3:0] \tl_i.a_mask ;
  wire [3:0] \tl_i.a_mask ;
  input [2:0] \tl_i.a_opcode ;
  wire [2:0] \tl_i.a_opcode ;
  input [2:0] \tl_i.a_param ;
  wire [2:0] \tl_i.a_param ;
  input [1:0] \tl_i.a_size ;
  wire [1:0] \tl_i.a_size ;
  input [7:0] \tl_i.a_source ;
  wire [7:0] \tl_i.a_source ;
  input [6:0] \tl_i.a_user.cmd_intg ;
  wire [6:0] \tl_i.a_user.cmd_intg ;
  input [6:0] \tl_i.a_user.data_intg ;
  wire [6:0] \tl_i.a_user.data_intg ;
  input [3:0] \tl_i.a_user.instr_type ;
  wire [3:0] \tl_i.a_user.instr_type ;
  input [4:0] \tl_i.a_user.rsvd ;
  wire [4:0] \tl_i.a_user.rsvd ;
  input \tl_i.a_valid ;
  wire \tl_i.a_valid ;
  input \tl_i.d_ready ;
  wire \tl_i.d_ready ;
  output \tl_o.a_ready ;
  wire \tl_o.a_ready ;
  output [31:0] \tl_o.d_data ;
  wire [31:0] \tl_o.d_data ;
  output \tl_o.d_error ;
  wire \tl_o.d_error ;
  output [2:0] \tl_o.d_opcode ;
  wire [2:0] \tl_o.d_opcode ;
  output [2:0] \tl_o.d_param ;
  wire [2:0] \tl_o.d_param ;
  output \tl_o.d_sink ;
  wire \tl_o.d_sink ;
  output [1:0] \tl_o.d_size ;
  wire [1:0] \tl_o.d_size ;
  output [7:0] \tl_o.d_source ;
  wire [7:0] \tl_o.d_source ;
  output [6:0] \tl_o.d_user.data_intg ;
  wire [6:0] \tl_o.d_user.data_intg ;
  output [6:0] \tl_o.d_user.rsp_intg ;
  wire [6:0] \tl_o.d_user.rsp_intg ;
  output \tl_o.d_valid ;
  wire \tl_o.d_valid ;
  wire \u_reg.intg_err ;
  wire \u_reg.u_reg_if.a_ack ;
  dffsre _0436_ (
    .C(clk_i),
    .D(_0001_),
    .E(_0000_),
    .Q(cio_gpio_en_o[16]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0437_ (
    .C(clk_i),
    .D(_0002_),
    .E(_0000_),
    .Q(cio_gpio_en_o[17]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0438_ (
    .C(clk_i),
    .D(_0003_),
    .E(_0000_),
    .Q(cio_gpio_en_o[18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0439_ (
    .C(clk_i),
    .D(_0004_),
    .E(_0000_),
    .Q(cio_gpio_en_o[19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0440_ (
    .C(clk_i),
    .D(_0005_),
    .E(_0000_),
    .Q(cio_gpio_en_o[20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0441_ (
    .C(clk_i),
    .D(_0006_),
    .E(_0000_),
    .Q(cio_gpio_en_o[21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0442_ (
    .C(clk_i),
    .D(_0007_),
    .E(_0000_),
    .Q(cio_gpio_en_o[22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0443_ (
    .C(clk_i),
    .D(_0008_),
    .E(_0000_),
    .Q(cio_gpio_en_o[23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0444_ (
    .C(clk_i),
    .D(_0009_),
    .E(_0000_),
    .Q(cio_gpio_en_o[24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0445_ (
    .C(clk_i),
    .D(_0010_),
    .E(_0000_),
    .Q(cio_gpio_en_o[25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0446_ (
    .C(clk_i),
    .D(_0011_),
    .E(_0000_),
    .Q(cio_gpio_en_o[26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0447_ (
    .C(clk_i),
    .D(_0012_),
    .E(_0000_),
    .Q(cio_gpio_en_o[27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0448_ (
    .C(clk_i),
    .D(_0013_),
    .E(_0000_),
    .Q(cio_gpio_en_o[28]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0449_ (
    .C(clk_i),
    .D(_0014_),
    .E(_0000_),
    .Q(cio_gpio_en_o[29]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0450_ (
    .C(clk_i),
    .D(_0015_),
    .E(_0000_),
    .Q(cio_gpio_en_o[30]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0451_ (
    .C(clk_i),
    .D(_0016_),
    .E(_0000_),
    .Q(cio_gpio_en_o[31]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0452_ (
    .C(clk_i),
    .D(_0018_),
    .E(_0017_),
    .Q(cio_gpio_o[16]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0453_ (
    .C(clk_i),
    .D(_0019_),
    .E(_0017_),
    .Q(cio_gpio_o[17]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0454_ (
    .C(clk_i),
    .D(_0020_),
    .E(_0017_),
    .Q(cio_gpio_o[18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0455_ (
    .C(clk_i),
    .D(_0021_),
    .E(_0017_),
    .Q(cio_gpio_o[19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0456_ (
    .C(clk_i),
    .D(_0022_),
    .E(_0017_),
    .Q(cio_gpio_o[20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0457_ (
    .C(clk_i),
    .D(_0023_),
    .E(_0017_),
    .Q(cio_gpio_o[21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0458_ (
    .C(clk_i),
    .D(_0024_),
    .E(_0017_),
    .Q(cio_gpio_o[22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0459_ (
    .C(clk_i),
    .D(_0025_),
    .E(_0017_),
    .Q(cio_gpio_o[23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0460_ (
    .C(clk_i),
    .D(_0026_),
    .E(_0017_),
    .Q(cio_gpio_o[24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0461_ (
    .C(clk_i),
    .D(_0027_),
    .E(_0017_),
    .Q(cio_gpio_o[25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0462_ (
    .C(clk_i),
    .D(_0028_),
    .E(_0017_),
    .Q(cio_gpio_o[26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0463_ (
    .C(clk_i),
    .D(_0029_),
    .E(_0017_),
    .Q(cio_gpio_o[27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0464_ (
    .C(clk_i),
    .D(_0030_),
    .E(_0017_),
    .Q(cio_gpio_o[28]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0465_ (
    .C(clk_i),
    .D(_0031_),
    .E(_0017_),
    .Q(cio_gpio_o[29]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0466_ (
    .C(clk_i),
    .D(_0032_),
    .E(_0017_),
    .Q(cio_gpio_o[30]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0467_ (
    .C(clk_i),
    .D(_0033_),
    .E(_0017_),
    .Q(cio_gpio_o[31]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0468_ (
    .C(clk_i),
    .D(cio_gpio_i[0]),
    .E(1'b1),
    .Q(_0034_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0469_ (
    .C(clk_i),
    .D(_0034_),
    .E(1'b1),
    .Q(_0066_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0470_ (
    .C(clk_i),
    .D(cio_gpio_i[1]),
    .E(1'b1),
    .Q(_0035_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0471_ (
    .C(clk_i),
    .D(_0035_),
    .E(1'b1),
    .Q(_0067_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0472_ (
    .C(clk_i),
    .D(cio_gpio_i[2]),
    .E(1'b1),
    .Q(_0036_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0473_ (
    .C(clk_i),
    .D(_0036_),
    .E(1'b1),
    .Q(_0068_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0474_ (
    .C(clk_i),
    .D(cio_gpio_i[3]),
    .E(1'b1),
    .Q(_0037_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0475_ (
    .C(clk_i),
    .D(_0037_),
    .E(1'b1),
    .Q(_0069_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0476_ (
    .C(clk_i),
    .D(cio_gpio_i[4]),
    .E(1'b1),
    .Q(_0038_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0477_ (
    .C(clk_i),
    .D(_0038_),
    .E(1'b1),
    .Q(_0070_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0478_ (
    .C(clk_i),
    .D(cio_gpio_i[5]),
    .E(1'b1),
    .Q(_0039_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0479_ (
    .C(clk_i),
    .D(_0039_),
    .E(1'b1),
    .Q(_0071_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0480_ (
    .C(clk_i),
    .D(cio_gpio_i[6]),
    .E(1'b1),
    .Q(_0040_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0481_ (
    .C(clk_i),
    .D(_0040_),
    .E(1'b1),
    .Q(_0072_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0482_ (
    .C(clk_i),
    .D(cio_gpio_i[7]),
    .E(1'b1),
    .Q(_0041_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0483_ (
    .C(clk_i),
    .D(_0041_),
    .E(1'b1),
    .Q(_0073_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0484_ (
    .C(clk_i),
    .D(cio_gpio_i[8]),
    .E(1'b1),
    .Q(_0042_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0485_ (
    .C(clk_i),
    .D(_0042_),
    .E(1'b1),
    .Q(_0074_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0486_ (
    .C(clk_i),
    .D(cio_gpio_i[9]),
    .E(1'b1),
    .Q(_0043_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0487_ (
    .C(clk_i),
    .D(_0043_),
    .E(1'b1),
    .Q(_0075_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0488_ (
    .C(clk_i),
    .D(cio_gpio_i[10]),
    .E(1'b1),
    .Q(_0044_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0489_ (
    .C(clk_i),
    .D(_0044_),
    .E(1'b1),
    .Q(_0076_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0490_ (
    .C(clk_i),
    .D(cio_gpio_i[11]),
    .E(1'b1),
    .Q(_0045_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0491_ (
    .C(clk_i),
    .D(_0045_),
    .E(1'b1),
    .Q(_0077_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0492_ (
    .C(clk_i),
    .D(cio_gpio_i[12]),
    .E(1'b1),
    .Q(_0046_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0493_ (
    .C(clk_i),
    .D(_0046_),
    .E(1'b1),
    .Q(_0078_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0494_ (
    .C(clk_i),
    .D(cio_gpio_i[13]),
    .E(1'b1),
    .Q(_0047_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0495_ (
    .C(clk_i),
    .D(_0047_),
    .E(1'b1),
    .Q(_0079_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0496_ (
    .C(clk_i),
    .D(cio_gpio_i[14]),
    .E(1'b1),
    .Q(_0048_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0497_ (
    .C(clk_i),
    .D(_0048_),
    .E(1'b1),
    .Q(_0080_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0498_ (
    .C(clk_i),
    .D(cio_gpio_i[15]),
    .E(1'b1),
    .Q(_0049_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0499_ (
    .C(clk_i),
    .D(_0049_),
    .E(1'b1),
    .Q(_0081_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0500_ (
    .C(clk_i),
    .D(cio_gpio_i[16]),
    .E(1'b1),
    .Q(_0050_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0501_ (
    .C(clk_i),
    .D(_0050_),
    .E(1'b1),
    .Q(_0082_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0502_ (
    .C(clk_i),
    .D(cio_gpio_i[17]),
    .E(1'b1),
    .Q(_0051_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0503_ (
    .C(clk_i),
    .D(_0051_),
    .E(1'b1),
    .Q(_0083_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0504_ (
    .C(clk_i),
    .D(cio_gpio_i[18]),
    .E(1'b1),
    .Q(_0052_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0505_ (
    .C(clk_i),
    .D(_0052_),
    .E(1'b1),
    .Q(_0084_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0506_ (
    .C(clk_i),
    .D(cio_gpio_i[19]),
    .E(1'b1),
    .Q(_0053_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0507_ (
    .C(clk_i),
    .D(_0053_),
    .E(1'b1),
    .Q(_0085_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0508_ (
    .C(clk_i),
    .D(cio_gpio_i[20]),
    .E(1'b1),
    .Q(_0054_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0509_ (
    .C(clk_i),
    .D(_0054_),
    .E(1'b1),
    .Q(_0086_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0510_ (
    .C(clk_i),
    .D(cio_gpio_i[21]),
    .E(1'b1),
    .Q(_0055_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0511_ (
    .C(clk_i),
    .D(_0055_),
    .E(1'b1),
    .Q(_0087_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0512_ (
    .C(clk_i),
    .D(cio_gpio_i[22]),
    .E(1'b1),
    .Q(_0056_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0513_ (
    .C(clk_i),
    .D(_0056_),
    .E(1'b1),
    .Q(_0088_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0514_ (
    .C(clk_i),
    .D(cio_gpio_i[23]),
    .E(1'b1),
    .Q(_0057_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0515_ (
    .C(clk_i),
    .D(_0057_),
    .E(1'b1),
    .Q(_0089_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0516_ (
    .C(clk_i),
    .D(cio_gpio_i[24]),
    .E(1'b1),
    .Q(_0058_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0517_ (
    .C(clk_i),
    .D(_0058_),
    .E(1'b1),
    .Q(_0090_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0518_ (
    .C(clk_i),
    .D(cio_gpio_i[25]),
    .E(1'b1),
    .Q(_0059_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0519_ (
    .C(clk_i),
    .D(_0059_),
    .E(1'b1),
    .Q(_0091_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0520_ (
    .C(clk_i),
    .D(cio_gpio_i[26]),
    .E(1'b1),
    .Q(_0060_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0521_ (
    .C(clk_i),
    .D(_0060_),
    .E(1'b1),
    .Q(_0092_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0522_ (
    .C(clk_i),
    .D(cio_gpio_i[27]),
    .E(1'b1),
    .Q(_0061_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0523_ (
    .C(clk_i),
    .D(_0061_),
    .E(1'b1),
    .Q(_0093_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0524_ (
    .C(clk_i),
    .D(cio_gpio_i[28]),
    .E(1'b1),
    .Q(_0062_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0525_ (
    .C(clk_i),
    .D(_0062_),
    .E(1'b1),
    .Q(_0094_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0526_ (
    .C(clk_i),
    .D(cio_gpio_i[29]),
    .E(1'b1),
    .Q(_0063_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0527_ (
    .C(clk_i),
    .D(_0063_),
    .E(1'b1),
    .Q(_0095_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0528_ (
    .C(clk_i),
    .D(cio_gpio_i[30]),
    .E(1'b1),
    .Q(_0064_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0529_ (
    .C(clk_i),
    .D(_0064_),
    .E(1'b1),
    .Q(_0096_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0530_ (
    .C(clk_i),
    .D(cio_gpio_i[31]),
    .E(1'b1),
    .Q(_0065_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0531_ (
    .C(clk_i),
    .D(_0065_),
    .E(1'b1),
    .Q(_0097_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0532_ (
    .C(clk_i),
    .D(_0066_),
    .E(1'b1),
    .Q(_0111_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0533_ (
    .C(clk_i),
    .D(_0067_),
    .E(1'b1),
    .Q(_0112_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0534_ (
    .C(clk_i),
    .D(_0068_),
    .E(1'b1),
    .Q(_0113_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0535_ (
    .C(clk_i),
    .D(_0069_),
    .E(1'b1),
    .Q(_0114_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0536_ (
    .C(clk_i),
    .D(_0070_),
    .E(1'b1),
    .Q(_0115_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0537_ (
    .C(clk_i),
    .D(_0071_),
    .E(1'b1),
    .Q(_0116_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0538_ (
    .C(clk_i),
    .D(_0072_),
    .E(1'b1),
    .Q(_0117_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0539_ (
    .C(clk_i),
    .D(_0073_),
    .E(1'b1),
    .Q(_0118_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0540_ (
    .C(clk_i),
    .D(_0074_),
    .E(1'b1),
    .Q(_0119_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0541_ (
    .C(clk_i),
    .D(_0075_),
    .E(1'b1),
    .Q(_0120_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0542_ (
    .C(clk_i),
    .D(_0076_),
    .E(1'b1),
    .Q(_0121_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0543_ (
    .C(clk_i),
    .D(_0077_),
    .E(1'b1),
    .Q(_0122_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0544_ (
    .C(clk_i),
    .D(_0078_),
    .E(1'b1),
    .Q(_0123_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0545_ (
    .C(clk_i),
    .D(_0079_),
    .E(1'b1),
    .Q(_0124_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0546_ (
    .C(clk_i),
    .D(_0080_),
    .E(1'b1),
    .Q(_0125_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0547_ (
    .C(clk_i),
    .D(_0081_),
    .E(1'b1),
    .Q(_0126_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0548_ (
    .C(clk_i),
    .D(_0082_),
    .E(1'b1),
    .Q(_0127_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0549_ (
    .C(clk_i),
    .D(_0083_),
    .E(1'b1),
    .Q(_0128_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0550_ (
    .C(clk_i),
    .D(_0084_),
    .E(1'b1),
    .Q(_0129_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0551_ (
    .C(clk_i),
    .D(_0085_),
    .E(1'b1),
    .Q(_0130_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0552_ (
    .C(clk_i),
    .D(_0086_),
    .E(1'b1),
    .Q(_0131_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0553_ (
    .C(clk_i),
    .D(_0087_),
    .E(1'b1),
    .Q(_0132_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0554_ (
    .C(clk_i),
    .D(_0088_),
    .E(1'b1),
    .Q(_0133_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0555_ (
    .C(clk_i),
    .D(_0089_),
    .E(1'b1),
    .Q(_0134_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0556_ (
    .C(clk_i),
    .D(_0090_),
    .E(1'b1),
    .Q(_0135_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0557_ (
    .C(clk_i),
    .D(_0091_),
    .E(1'b1),
    .Q(_0136_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0558_ (
    .C(clk_i),
    .D(_0092_),
    .E(1'b1),
    .Q(_0137_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0559_ (
    .C(clk_i),
    .D(_0093_),
    .E(1'b1),
    .Q(_0138_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0560_ (
    .C(clk_i),
    .D(_0094_),
    .E(1'b1),
    .Q(_0139_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0561_ (
    .C(clk_i),
    .D(_0095_),
    .E(1'b1),
    .Q(_0140_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0562_ (
    .C(clk_i),
    .D(_0096_),
    .E(1'b1),
    .Q(_0141_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0563_ (
    .C(clk_i),
    .D(_0097_),
    .E(1'b1),
    .Q(_0142_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0564_ (
    .C(clk_i),
    .D(_0098_),
    .E(1'b1),
    .Q(_0099_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0565_ (
    .C(clk_i),
    .D(_0099_),
    .E(1'b1),
    .Q(_0143_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0566_ (
    .C(clk_i),
    .D(_0100_),
    .E(1'b1),
    .Q(_0101_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0567_ (
    .C(clk_i),
    .D(_0101_),
    .E(1'b1),
    .Q(_0144_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0568_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.ack_level ),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0569_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ack_p ),
    .E(1'b1),
    .Q(_0098_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0570_ (
    .C(clk_i),
    .D(_0102_),
    .E(1'b1),
    .Q(_0100_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0571_ (
    .C(clk_i),
    .D(_0103_),
    .E(1'b1),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0572_ (
    .C(clk_i),
    .D(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd ),
    .E(1'b1),
    .Q(_0145_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0573_ (
    .C(clk_i),
    .D(_0104_),
    .E(1'b1),
    .Q(_0105_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0574_ (
    .C(clk_i),
    .D(_0105_),
    .E(1'b1),
    .Q(_0146_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0575_ (
    .C(clk_i),
    .D(\alert_rx_i[0].ping_p ),
    .E(1'b1),
    .Q(_0103_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0576_ (
    .C(clk_i),
    .D(_0106_),
    .E(1'b1),
    .Q(_0104_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0577_ (
    .C(clk_i),
    .D(_0107_),
    .E(1'b1),
    .Q(_0147_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0578_ (
    .C(clk_i),
    .D(_0108_),
    .E(1'b1),
    .Q(_0148_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0579_ (
    .C(clk_i),
    .D(_0109_),
    .E(1'b1),
    .Q(_0149_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0580_ (
    .C(clk_i),
    .D(_0110_),
    .E(1'b1),
    .Q(\alert_tx_o[0].alert_p ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0581_ (
    .C(clk_i),
    .D(_0151_),
    .E(_0150_),
    .Q(cio_gpio_o[0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0582_ (
    .C(clk_i),
    .D(_0152_),
    .E(_0150_),
    .Q(cio_gpio_o[1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0583_ (
    .C(clk_i),
    .D(_0153_),
    .E(_0150_),
    .Q(cio_gpio_o[2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0584_ (
    .C(clk_i),
    .D(_0154_),
    .E(_0150_),
    .Q(cio_gpio_o[3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0585_ (
    .C(clk_i),
    .D(_0155_),
    .E(_0150_),
    .Q(cio_gpio_o[4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0586_ (
    .C(clk_i),
    .D(_0156_),
    .E(_0150_),
    .Q(cio_gpio_o[5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0587_ (
    .C(clk_i),
    .D(_0157_),
    .E(_0150_),
    .Q(cio_gpio_o[6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0588_ (
    .C(clk_i),
    .D(_0158_),
    .E(_0150_),
    .Q(cio_gpio_o[7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0589_ (
    .C(clk_i),
    .D(_0159_),
    .E(_0150_),
    .Q(cio_gpio_o[8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0590_ (
    .C(clk_i),
    .D(_0160_),
    .E(_0150_),
    .Q(cio_gpio_o[9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0591_ (
    .C(clk_i),
    .D(_0161_),
    .E(_0150_),
    .Q(cio_gpio_o[10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0592_ (
    .C(clk_i),
    .D(_0162_),
    .E(_0150_),
    .Q(cio_gpio_o[11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0593_ (
    .C(clk_i),
    .D(_0163_),
    .E(_0150_),
    .Q(cio_gpio_o[12]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0594_ (
    .C(clk_i),
    .D(_0164_),
    .E(_0150_),
    .Q(cio_gpio_o[13]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0595_ (
    .C(clk_i),
    .D(_0165_),
    .E(_0150_),
    .Q(cio_gpio_o[14]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0596_ (
    .C(clk_i),
    .D(_0166_),
    .E(_0150_),
    .Q(cio_gpio_o[15]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0597_ (
    .C(clk_i),
    .D(_0168_),
    .E(_0167_),
    .Q(cio_gpio_en_o[0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0598_ (
    .C(clk_i),
    .D(_0169_),
    .E(_0167_),
    .Q(cio_gpio_en_o[1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0599_ (
    .C(clk_i),
    .D(_0170_),
    .E(_0167_),
    .Q(cio_gpio_en_o[2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0600_ (
    .C(clk_i),
    .D(_0171_),
    .E(_0167_),
    .Q(cio_gpio_en_o[3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0601_ (
    .C(clk_i),
    .D(_0172_),
    .E(_0167_),
    .Q(cio_gpio_en_o[4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0602_ (
    .C(clk_i),
    .D(_0173_),
    .E(_0167_),
    .Q(cio_gpio_en_o[5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0603_ (
    .C(clk_i),
    .D(_0174_),
    .E(_0167_),
    .Q(cio_gpio_en_o[6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0604_ (
    .C(clk_i),
    .D(_0175_),
    .E(_0167_),
    .Q(cio_gpio_en_o[7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0605_ (
    .C(clk_i),
    .D(_0176_),
    .E(_0167_),
    .Q(cio_gpio_en_o[8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0606_ (
    .C(clk_i),
    .D(_0177_),
    .E(_0167_),
    .Q(cio_gpio_en_o[9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0607_ (
    .C(clk_i),
    .D(_0178_),
    .E(_0167_),
    .Q(cio_gpio_en_o[10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0608_ (
    .C(clk_i),
    .D(_0179_),
    .E(_0167_),
    .Q(cio_gpio_en_o[11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0609_ (
    .C(clk_i),
    .D(_0180_),
    .E(_0167_),
    .Q(cio_gpio_en_o[12]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0610_ (
    .C(clk_i),
    .D(_0181_),
    .E(_0167_),
    .Q(cio_gpio_en_o[13]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0611_ (
    .C(clk_i),
    .D(_0182_),
    .E(_0167_),
    .Q(cio_gpio_en_o[14]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0612_ (
    .C(clk_i),
    .D(_0183_),
    .E(_0167_),
    .Q(cio_gpio_en_o[15]),
    .R(rst_ni),
    .S(1'b1)
  );
  assign _0300_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [28], \tl_o.d_data [4], \tl_o.d_data [0], \tl_o.d_data [9], \tl_o.d_data [10], \tl_o.d_data [17] };
  assign _0301_ = 16'b0110100110010110 >> { \tl_o.d_data [7], \tl_o.d_data [11], \tl_o.d_data [21], \tl_o.d_data [16] };
  assign _0302_ = 16'b0110100110010110 >> { \tl_o.d_data [6], \tl_o.d_data [24], \tl_o.d_data [29], \tl_o.d_data [14] };
  assign \tl_o.d_user.data_intg [3] = 8'b10010110 >> { _0302_, _0301_, _0300_ };
  assign _0303_ = 16'b1001011001101001 >> { \tl_i.a_address [9], \tl_i.a_opcode [2], \tl_i.a_address [28], \tl_i.a_address [18] };
  assign _0304_ = 32'd1771476585 >> { \tl_i.a_address [15], \tl_i.a_address [5], _0303_, \tl_i.a_user.cmd_intg [4], \tl_i.a_address [21] };
  assign _0305_ = 16'b0110100110010110 >> { \tl_i.a_address [27], \tl_i.a_address [25], \tl_i.a_address [6], \tl_i.a_address [22] };
  assign _0306_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [2], \tl_i.a_address [12], _0305_, _0304_, \tl_i.a_address [24], \tl_i.a_address [16] };
  assign _0307_ = 32'd2523490710 >> { \tl_i.a_mask [0], \tl_i.a_mask [3], \tl_i.a_address [28], \tl_i.a_mask [1], \tl_i.a_opcode [0] };
  assign _0308_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [10], \tl_i.a_address [15], \tl_i.a_address [16], \tl_i.a_address [17], \tl_i.a_address [9], \tl_i.a_address [12] };
  assign _0309_ = 32'd2523490710 >> { \tl_i.a_address [29], \tl_i.a_address [8], \tl_i.a_user.instr_type [1], \tl_i.a_address [11], \tl_i.a_address [30] };
  assign _0310_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { _0308_, _0307_, \tl_i.a_address [14], _0309_, \tl_i.a_user.cmd_intg [1], \tl_i.a_address [13] };
  assign _0311_ = 32'd2523490710 >> { \tl_i.a_address [31], \tl_i.a_mask [2], \tl_i.a_user.instr_type [2], \tl_i.a_user.instr_type [0], \tl_i.a_user.instr_type [3] };
  assign _0312_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [5], \tl_i.a_data [26:25], \tl_i.a_data [12], \tl_i.a_data [18], \tl_i.a_data [8] };
  assign _0313_ = 32'd1771476585 >> { \tl_i.a_data [2], \tl_i.a_data [13], _0312_, \tl_i.a_user.data_intg [0], \tl_i.a_data [15] };
  assign _0314_ = 8'b10010110 >> { \tl_i.a_data [14], \tl_i.a_data [6], \tl_i.a_data [24] };
  assign _0315_ = 32'd1771476585 >> { \tl_i.a_data [16], \tl_i.a_data [7], \tl_i.a_data [9], \tl_i.a_data [21], \tl_i.a_user.data_intg [3] };
  assign _0316_ = 32'd2523490710 >> { \tl_i.a_data [0], \tl_i.a_data [10], \tl_i.a_data [17], \tl_i.a_data [29], \tl_i.a_data [11] };
  assign _0317_ = 64'b1111100111110110111101101111100101101111100111111001111101101111 >> { _0316_, _0315_, _0314_, _0313_, \tl_i.a_data [4], \tl_i.a_data [28] };
  assign _0318_ = 16'b1001011001101001 >> { \tl_i.a_data [31], \tl_i.a_data [25], \tl_i.a_data [27], \tl_i.a_data [28] };
  assign _0319_ = 32'd1771476585 >> { \tl_i.a_data [26], \tl_i.a_data [4], _0318_, \tl_i.a_user.data_intg [1], \tl_i.a_data [20] };
  assign _0320_ = 16'b0110100110010110 >> { \tl_i.a_data [15], \tl_i.a_data [21], \tl_i.a_data [30], \tl_i.a_data [19] };
  assign _0321_ = 32'd2523490710 >> { \tl_i.a_data [6], \tl_i.a_data [17], \tl_i.a_data [23], _0320_, _0319_ };
  assign _0322_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_data [27], \tl_i.a_data [12], \tl_i.a_data [22], \tl_i.a_data [2], \tl_i.a_data [31], \tl_i.a_user.data_intg [6] };
  assign _0323_ = 16'b0110100110010110 >> { \tl_i.a_data [28], _0322_, \tl_i.a_data [14], \tl_i.a_data [10] };
  assign _0324_ = 32'd2523490710 >> { \tl_i.a_data [3], \tl_i.a_user.data_intg [2], \tl_i.a_data [5], \tl_i.a_data [11], _0320_ };
  assign _0325_ = 16'b0110100110010110 >> { \tl_i.a_data [7], \tl_i.a_data [8], \tl_i.a_data [1], \tl_i.a_data [20] };
  assign _0326_ = 64'b1111100111110110111101101111100101101111100111111001111101101111 >> { _0325_, \tl_i.a_data [24], _0324_, _0323_, \tl_i.a_data [18], \tl_i.a_data [16] };
  assign _0327_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_data [31], \tl_i.a_data [5], \tl_i.a_data [25], \tl_i.a_data [12], \tl_i.a_data [4], \tl_i.a_data [16] };
  assign _0328_ = 32'd2523490710 >> { \tl_i.a_user.data_intg [4], \tl_i.a_data [1], \tl_i.a_data [30], \tl_i.a_data [0], _0327_ };
  assign _0329_ = 32'd2523490710 >> { \tl_i.a_data [22], \tl_i.a_data [3], \tl_i.a_data [13], \tl_i.a_data [23], \tl_i.a_data [9] };
  assign _0330_ = 32'd2523490710 >> { \tl_i.a_data [2], \tl_i.a_data [26], \tl_i.a_data [18], \tl_i.a_data [27], _0314_ };
  assign _0331_ = 64'b0110111111111001100111111111011010011111111101100110111111111001 >> { \tl_i.a_data [29], _0330_, _0329_, _0328_, \tl_i.a_user.data_intg [5], \tl_i.a_data [19] };
  assign _0332_ = 16'b1001011001101001 >> { \tl_i.a_user.cmd_intg [2], \tl_i.a_mask [0], \tl_i.a_opcode [1], \tl_i.a_address [1] };
  assign _0333_ = 32'd1771476585 >> { \tl_i.a_address [20], _0332_, _0309_, \tl_i.a_user.instr_type [0], \tl_i.a_address [22] };
  assign _0334_ = 16'b0110100110010110 >> { \tl_i.a_user.instr_type [1], \tl_i.a_address [5], \tl_i.a_address [29], \tl_i.a_address [7] };
  assign _0335_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [27], \tl_i.a_address [3], \tl_i.a_mask [3], \tl_i.a_address [17], \tl_i.a_user.cmd_intg [5], \tl_i.a_address [15] };
  assign _0336_ = 16'b0110100110010110 >> { \tl_i.a_user.instr_type [2], \tl_i.a_address [26], \tl_i.a_address [13], \tl_i.a_address [24] };
  assign _0337_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_i.a_address [10], \tl_i.a_address [21], \tl_i.a_address [19], \tl_i.a_address [23], \tl_i.a_address [0], \tl_i.a_address [31] };
  assign _0338_ = 64'b1001000000001001000010011001000000000110011000000110000000000110 >> { _0337_, _0335_, _0334_, _0336_, _0303_, _0333_ };
  assign _0339_ = 16'b1001011001101001 >> { \tl_i.a_user.instr_type [1], \tl_i.a_address [11], \tl_i.a_address [1], \tl_i.a_opcode [0] };
  assign _0340_ = 32'd1771476585 >> { \tl_i.a_address [17], \tl_i.a_address [7], _0339_, \tl_i.a_user.cmd_intg [6], \tl_i.a_address [16] };
  assign _0341_ = 32'd2523490710 >> { \tl_i.a_address [26], \tl_i.a_user.instr_type [0], \tl_i.a_address [23], _0305_, _0340_ };
  assign _0342_ = 16'b1001011001101001 >> { \tl_i.a_address [2], \tl_i.a_address [19], \tl_i.a_opcode [1], \tl_i.a_address [3] };
  assign _0343_ = 32'd2523490710 >> { \tl_i.a_address [28], \tl_i.a_address [29], \tl_i.a_address [8], \tl_i.a_address [18], _0342_ };
  assign _0344_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { _0336_, _0343_, \tl_i.a_address [12], \tl_i.a_address [25], \tl_i.a_mask [1], \tl_i.a_user.cmd_intg [3] };
  assign _0345_ = 32'd1771476585 >> { \tl_i.a_user.instr_type [3], \tl_i.a_address [14], \tl_i.a_address [20], \tl_i.a_address [30], \tl_i.a_address [4] };
  assign _0346_ = 64'b0000000100000000000000000001000000000000000000000000000000000000 >> { _0338_, _0345_, _0344_, _0341_, _0331_, _0326_ };
  assign _0347_ = 32'd1771476585 >> { \tl_i.a_user.cmd_intg [0], \tl_i.a_address [6], _0334_, \tl_i.a_address [0], \tl_i.a_opcode [2] };
  assign _0348_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_i.a_address [4:3], \tl_i.a_address [1], \tl_i.a_address [30], \tl_i.a_address [2], \tl_i.a_opcode [1] };
  assign _0349_ = 16'b0110100110010110 >> { _0307_, _0347_, _0348_, _0311_ };
  assign _0350_ = 64'b0100000000000001000000000000000000000000000000000000000000000000 >> { _0321_, _0346_, _0311_, _0310_, _0306_, _0317_ };
  assign _0351_ = 16'b0001000000000000 >> { \tl_i.a_address [3:2], \tl_i.a_address [4], \tl_i.a_address [5] };
  assign _0352_ = 32'd4286578688 >> { \tl_i.a_mask [0], _0351_, \tl_i.a_mask [3:1] };
  assign \u_reg.u_reg_if.a_ack  = 4'b0100 >> { \tl_i.a_valid , \tl_o.d_valid  };
  assign _0353_ = 64'b1111000011110011111100001111001111110000111100110000000001010001 >> { \tl_i.a_address [0], \tl_i.a_size [0], \tl_i.a_mask [3], \tl_i.a_address [1], \tl_i.a_mask [2:1] };
  assign _0354_ = 64'b0011111111001111111100111111111100101011101010101010101010101011 >> { \tl_i.a_size [0], \tl_i.a_mask [0], \tl_i.a_mask [2:1], \tl_i.a_mask [3], \tl_i.a_size [1] };
  assign _0355_ = 16'b0000000000001101 >> { \tl_i.a_size [1], \tl_i.a_mask [0], \tl_i.a_opcode [2], \u_reg.u_reg_if.a_ack  };
  assign _0356_ = 64'b1110101011101010111010101100000011101110111011101110111011101110 >> { _0355_, \tl_i.a_size [0], \tl_i.a_mask [2:1], \tl_i.a_address [1:0] };
  assign _0357_ = 64'b0000000000000011000000000000110100000000000000000000000000000000 >> { \tl_i.a_valid , \tl_i.a_opcode [0], \tl_i.a_opcode [1], _0356_, \tl_i.a_opcode [2], _0354_ };
  assign _0358_ = 16'b0101110000000000 >> { _0357_, \tl_i.a_size [1], _0353_, \tl_i.a_size [0] };
  assign _0359_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { _0350_, \u_reg.u_reg_if.a_ack , _0358_, _0352_, _0349_, \tl_i.a_opcode [2] };
  assign _0360_ = 32'd16777216 >> { \tl_i.a_address [5], _0359_, \tl_i.a_address [4:2] };
  assign _0013_ = 16'b1111110000001010 >> { \tl_i.a_data [28], _0360_, \tl_i.a_data [12], cio_gpio_en_o[28] };
  assign _0361_ = 32'd2523490710 >> { \tl_o.d_data [23], \tl_o.d_data [3], \tl_o.d_data [22], \tl_o.d_data [13], \tl_o.d_data [9] };
  assign _0362_ = 4'b0110 >> { \tl_o.d_data [19], \tl_o.d_data [26] };
  assign \tl_o.d_user.data_intg [5] = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [27], \tl_o.d_data [2], _0361_, _0302_, \tl_o.d_data [18], _0362_ };
  assign _0264_ = 8'b10101100 >> { \tl_o.d_valid , \tl_i.a_valid , \tl_i.d_ready  };
  assign _0363_ = 32'd268435456 >> { \tl_i.a_address [4], \tl_i.a_address [2], _0359_, \tl_i.a_address [5], \tl_i.a_address [3] };
  assign _0029_ = 16'b1111110000001010 >> { \tl_i.a_data [27], _0363_, \tl_i.a_data [11], cio_gpio_o[27] };
  assign _0364_ = 32'd16777216 >> { _0359_, \tl_i.a_address [3], \tl_i.a_address [4], \tl_i.a_address [5], \tl_i.a_address [2] };
  assign _0227_ = 8'b11111000 >> { _0259_, _0364_, \tl_i.a_data [27] };
  assign \gen_alert_tx[0].u_prim_alert_sender.ack_level  = 16'b1111111001000000 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q , _0099_, _0101_, _0187_ };
  assign \u_reg.intg_err  = 8'b11010000 >> { \tl_i.a_valid , _0349_, _0350_ };
  assign _0365_ = 8'b00000001 >> { _0148_, \u_reg.intg_err , _0299_ };
  assign _0186_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _0187_, _0188_, _0144_, _0101_, _0143_, _0099_ };
  assign _0191_ = 64'b0000000000000000000000000000000000000000000000000110111111110110 >> { _0192_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0], _0145_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0146_, _0105_ };
  assign _0366_ = 32'd460544 >> { _0105_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0191_, _0192_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0367_ = 16'b0000000011101011 >> { _0366_, _0099_, _0101_, _0186_ };
  assign _0197_ = 64'b0000000000001111111100111111101000000000000000000000000000000000 >> { _0367_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0198_, _0199_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , _0365_ };
  assign _0162_ = 16'b1100110011001010 >> { \tl_i.a_data [27], _0363_, \tl_i.a_data [11], cio_gpio_o[11] };
  assign _0160_ = 16'b1100110011001010 >> { \tl_i.a_data [25], _0363_, \tl_i.a_data [9], cio_gpio_o[9] };
  assign _0159_ = 16'b1100110011001010 >> { \tl_i.a_data [24], _0363_, \tl_i.a_data [8], cio_gpio_o[8] };
  assign _0009_ = 16'b1111110000001010 >> { \tl_i.a_data [24], _0360_, \tl_i.a_data [8], cio_gpio_en_o[24] };
  assign _0008_ = 16'b1111110000001010 >> { \tl_i.a_data [23], _0360_, \tl_i.a_data [7], cio_gpio_en_o[23] };
  assign _0164_ = 16'b1100110011001010 >> { \tl_i.a_data [29], _0363_, \tl_i.a_data [13], cio_gpio_o[13] };
  assign _0167_ = 16'b0001000000000000 >> { \tl_i.a_address [5], _0359_, \tl_i.a_address [4:3] };
  assign _0168_ = 16'b1100110011001010 >> { \tl_i.a_data [16], _0360_, \tl_i.a_data [0], cio_gpio_en_o[0] };
  assign _0169_ = 16'b1100110011001010 >> { \tl_i.a_data [17], _0360_, \tl_i.a_data [1], cio_gpio_en_o[1] };
  assign _0170_ = 16'b1100110011001010 >> { \tl_i.a_data [18], _0360_, \tl_i.a_data [2], cio_gpio_en_o[2] };
  assign _0171_ = 16'b1100110011001010 >> { \tl_i.a_data [19], _0360_, \tl_i.a_data [3], cio_gpio_en_o[3] };
  assign _0172_ = 16'b1100110011001010 >> { \tl_i.a_data [20], _0360_, \tl_i.a_data [4], cio_gpio_en_o[4] };
  assign _0001_ = 16'b1111110000001010 >> { \tl_i.a_data [16], _0360_, \tl_i.a_data [0], cio_gpio_en_o[16] };
  assign _0173_ = 16'b1100110011001010 >> { \tl_i.a_data [21], _0360_, \tl_i.a_data [5], cio_gpio_en_o[5] };
  assign _0174_ = 16'b1100110011001010 >> { \tl_i.a_data [22], _0360_, \tl_i.a_data [6], cio_gpio_en_o[6] };
  assign _0175_ = 16'b1100110011001010 >> { \tl_i.a_data [23], _0360_, \tl_i.a_data [7], cio_gpio_en_o[7] };
  assign _0176_ = 16'b1100110011001010 >> { \tl_i.a_data [24], _0360_, \tl_i.a_data [8], cio_gpio_en_o[8] };
  assign _0177_ = 16'b1100110011001010 >> { \tl_i.a_data [25], _0360_, \tl_i.a_data [9], cio_gpio_en_o[9] };
  assign _0178_ = 16'b1100110011001010 >> { \tl_i.a_data [26], _0360_, \tl_i.a_data [10], cio_gpio_en_o[10] };
  assign _0179_ = 16'b1100110011001010 >> { \tl_i.a_data [27], _0360_, \tl_i.a_data [11], cio_gpio_en_o[11] };
  assign _0180_ = 16'b1100110011001010 >> { \tl_i.a_data [28], _0360_, \tl_i.a_data [12], cio_gpio_en_o[12] };
  assign _0181_ = 16'b1100110011001010 >> { \tl_i.a_data [29], _0360_, \tl_i.a_data [13], cio_gpio_en_o[13] };
  assign _0182_ = 16'b1100110011001010 >> { \tl_i.a_data [30], _0360_, \tl_i.a_data [14], cio_gpio_en_o[14] };
  assign _0183_ = 16'b1100110011001010 >> { \tl_i.a_data [31], _0360_, \tl_i.a_data [15], cio_gpio_en_o[15] };
  assign _0368_ = 64'b0000000010101011000000000000000000000000000000000000000011101010 >> { \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0105_, _0192_, _0146_, _0145_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0369_ = 4'b0001 >> { _0147_, _0368_ };
  assign _0107_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _0369_, _0198_, _0367_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0199_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0108_ = 64'b0000000000000000000000000000000011111110111111111111111111111111 >> { _0365_, _0199_, _0367_, _0198_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0370_ = 4'b1000 >> { _0369_, _0365_ };
  assign _0371_ = 32'd286195712 >> { \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0198_, \gen_alert_tx[0].u_prim_alert_sender.ack_level , \alert_tx_o[0].alert_p , _0367_ };
  assign _0109_ = 64'b0000111100001111000000000000111111111111000011111111111100011111 >> { _0198_, _0199_, _0371_, _0367_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0370_ };
  assign _0110_ = 64'b1111000011110000111100001111000100000000111100000000000000000000 >> { _0367_, _0198_, _0199_, _0371_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0370_ };
  assign _0372_ = 16'b0001010000000000 >> { \tl_i.a_address [4], \tl_i.a_address [2], \tl_i.a_address [3], \tl_i.a_address [5] };
  assign _0373_ = 8'b00000001 >> { \tl_i.a_address [5], \tl_i.a_address [3:2] };
  assign _0374_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0125_, _0246_ };
  assign _0375_ = 16'b1111011110001111 >> { \tl_i.a_address [4], \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [3] };
  assign _0376_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[30], cio_gpio_en_o[30], cio_gpio_en_o[14] };
  assign _0280_ = 32'd4294508543 >> { _0358_, _0376_, _0374_, cio_gpio_o[14], _0372_ };
  assign _0377_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0126_, _0247_ };
  assign _0378_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[31], cio_gpio_en_o[31], cio_gpio_en_o[15] };
  assign _0281_ = 32'd4294508543 >> { _0358_, _0378_, _0377_, cio_gpio_o[15], _0372_ };
  assign _0379_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[16], cio_gpio_en_o[16] };
  assign _0282_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0379_, \tl_i.a_address [4], _0373_, _0127_, _0248_ };
  assign _0380_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[17], cio_gpio_en_o[17] };
  assign _0283_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0380_, \tl_i.a_address [4], _0373_, _0128_, _0249_ };
  assign _0381_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[18], cio_gpio_en_o[18] };
  assign _0284_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0381_, \tl_i.a_address [4], _0373_, _0129_, _0250_ };
  assign _0382_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[19], cio_gpio_en_o[19] };
  assign _0285_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0382_, \tl_i.a_address [4], _0373_, _0130_, _0251_ };
  assign _0383_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[20], cio_gpio_en_o[20] };
  assign _0286_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0383_, \tl_i.a_address [4], _0373_, _0131_, _0252_ };
  assign _0384_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[21], cio_gpio_en_o[21] };
  assign _0287_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0384_, \tl_i.a_address [4], _0373_, _0132_, _0253_ };
  assign _0385_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[22], cio_gpio_en_o[22] };
  assign _0288_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0385_, \tl_i.a_address [4], _0373_, _0133_, _0254_ };
  assign _0386_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[23], cio_gpio_en_o[23] };
  assign _0289_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0386_, \tl_i.a_address [4], _0373_, _0134_, _0255_ };
  assign _0387_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [4:3], cio_gpio_o[24], cio_gpio_en_o[24] };
  assign _0290_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0387_, \tl_i.a_address [4], _0373_, _0135_, _0256_ };
  assign _0388_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[25], cio_gpio_en_o[25] };
  assign _0291_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0388_, \tl_i.a_address [4], _0373_, _0136_, _0257_ };
  assign _0389_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[26], cio_gpio_en_o[26] };
  assign _0292_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0389_, \tl_i.a_address [4], _0373_, _0137_, _0258_ };
  assign _0390_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [4:3], cio_gpio_o[27], cio_gpio_en_o[27] };
  assign _0293_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0390_, \tl_i.a_address [4], _0373_, _0138_, _0259_ };
  assign _0391_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [4:3], cio_gpio_o[28], cio_gpio_en_o[28] };
  assign _0294_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0391_, \tl_i.a_address [4], _0373_, _0139_, _0260_ };
  assign _0392_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[29], cio_gpio_en_o[29] };
  assign _0295_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0392_, \tl_i.a_address [4], _0373_, _0140_, _0261_ };
  assign _0393_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[30], cio_gpio_en_o[30] };
  assign _0296_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0393_, \tl_i.a_address [4], _0373_, _0141_, _0262_ };
  assign _0394_ = 64'b0000000000000000000000000000101000001100000000000000000000000000 >> { \tl_i.a_address [5:4], \tl_i.a_address [2], \tl_i.a_address [3], cio_gpio_o[31], cio_gpio_en_o[31] };
  assign _0297_ = 64'b1111111111111111110000001010000011111111111111111111111111111111 >> { _0358_, _0394_, \tl_i.a_address [4], _0373_, _0142_, _0263_ };
  assign _0395_ = 16'b0110100110010110 >> { \tl_o.d_data [8], \tl_o.d_data [10], \tl_o.d_data [2], \tl_o.d_data [12] };
  assign _0396_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [26], \tl_o.d_data [15], \tl_o.d_data [17], \tl_o.d_data [0], \tl_o.d_data [18], \tl_o.d_data [5] };
  assign \tl_o.d_user.data_intg [0] = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { _0396_, _0395_, \tl_o.d_data [13], \tl_o.d_data [29], \tl_o.d_data [25], \tl_o.d_data [11] };
  assign \tl_o.d_user.rsp_intg [0] = 16'b0110100110010110 >> { \tl_o.d_size [0], \tl_o.d_error , \tl_o.d_opcode [0], \tl_o.d_size [1] };
  assign _0397_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0112_, _0233_ };
  assign _0398_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[17], cio_gpio_en_o[17], cio_gpio_en_o[1] };
  assign _0267_ = 32'd4294508543 >> { _0358_, _0398_, _0397_, cio_gpio_o[1], _0372_ };
  assign _0399_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0113_, _0234_ };
  assign _0400_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[18], cio_gpio_en_o[18], cio_gpio_en_o[2] };
  assign _0268_ = 32'd4294508543 >> { _0358_, _0400_, _0399_, cio_gpio_o[2], _0372_ };
  assign _0401_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0111_, _0232_ };
  assign _0402_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[16], cio_gpio_en_o[16], cio_gpio_en_o[0] };
  assign _0266_ = 32'd4294508543 >> { _0358_, _0402_, _0401_, cio_gpio_o[0], _0372_ };
  assign _0403_ = 16'b0110100110010110 >> { \tl_o.d_data [20], \tl_o.d_data [28], \tl_o.d_data [31], \tl_o.d_data [27] };
  assign \tl_o.d_user.data_intg [6] = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { _0403_, _0395_, \tl_o.d_data [22], \tl_o.d_data [14], \tl_o.d_data [7], \tl_o.d_data [1] };
  assign _0404_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0115_, _0236_ };
  assign _0405_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[20], cio_gpio_en_o[20], cio_gpio_en_o[4] };
  assign _0270_ = 32'd4294508543 >> { _0358_, _0405_, _0404_, cio_gpio_o[4], _0372_ };
  assign _0406_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0114_, _0235_ };
  assign _0407_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[19], cio_gpio_en_o[19], cio_gpio_en_o[3] };
  assign _0269_ = 32'd4294508543 >> { _0358_, _0407_, _0406_, cio_gpio_o[3], _0372_ };
  assign _0408_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0122_, _0243_ };
  assign _0409_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[27], cio_gpio_en_o[27], cio_gpio_en_o[11] };
  assign _0277_ = 32'd4294508543 >> { _0358_, _0409_, _0408_, cio_gpio_o[11], _0372_ };
  assign _0410_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0123_, _0244_ };
  assign _0411_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[28], cio_gpio_en_o[28], cio_gpio_en_o[12] };
  assign _0278_ = 32'd4294508543 >> { _0358_, _0411_, _0410_, cio_gpio_o[12], _0372_ };
  assign _0412_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [30], \tl_o.d_data [19], \tl_o.d_data [5], \tl_o.d_data [24], \tl_o.d_data [8], \tl_o.d_data [18] };
  assign \tl_o.d_user.data_intg [2] = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { _0412_, _0301_, \tl_o.d_data [20], \tl_o.d_data [15], \tl_o.d_data [3], \tl_o.d_data [1] };
  assign _0413_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0124_, _0245_ };
  assign _0414_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[29], cio_gpio_en_o[29], cio_gpio_en_o[13] };
  assign _0279_ = 32'd4294508543 >> { _0358_, _0414_, _0413_, cio_gpio_o[13], _0372_ };
  assign _0415_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0121_, _0242_ };
  assign _0416_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[26], cio_gpio_en_o[26], cio_gpio_en_o[10] };
  assign _0276_ = 32'd4294508543 >> { _0358_, _0416_, _0415_, cio_gpio_o[10], _0372_ };
  assign _0417_ = 64'b0110100110010110100101100110100110010110011010010110100110010110 >> { \tl_o.d_data [16], \tl_o.d_data [1], \tl_o.d_data [5], \tl_o.d_data [0], \tl_o.d_data [31], \tl_o.d_data [12] };
  assign \tl_o.d_user.data_intg [4] = 32'd2523490710 >> { \tl_o.d_data [4], _0417_, _0361_, \tl_o.d_data [30], \tl_o.d_data [25] };
  assign _0418_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0116_, _0237_ };
  assign _0419_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[21], cio_gpio_en_o[21], cio_gpio_en_o[5] };
  assign _0271_ = 32'd4294508543 >> { _0358_, _0419_, _0418_, cio_gpio_o[5], _0372_ };
  assign _0420_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0117_, _0238_ };
  assign _0421_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[22], cio_gpio_en_o[22], cio_gpio_en_o[6] };
  assign _0272_ = 32'd4294508543 >> { _0358_, _0421_, _0420_, cio_gpio_o[6], _0372_ };
  assign _0298_ = 16'b0001000000000000 >> { \u_reg.u_reg_if.a_ack , \tl_i.a_opcode  };
  assign _0422_ = 64'b1001011001101001011010011001011001101001100101101001011001101001 >> { \tl_o.d_data [6], _0362_, \tl_o.d_data [15], \tl_o.d_data [17], \tl_o.d_data [23], \tl_o.d_data [21] };
  assign \tl_o.d_user.data_intg [1] = 32'd2523490710 >> { \tl_o.d_data [4], _0403_, _0422_, \tl_o.d_data [30], \tl_o.d_data [25] };
  assign _0265_ = 32'd4294906111 >> { \u_reg.intg_err , _0358_, \u_reg.u_reg_if.a_ack , \tl_i.a_opcode [2], _0352_ };
  assign _0228_ = 8'b11111000 >> { _0260_, _0364_, \tl_i.a_data [28] };
  assign _0423_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { \tl_i.a_data [26], \tl_i.a_data [4], \tl_i.a_data [2], \tl_i.a_data [5], \tl_i.a_data [15], \tl_i.a_data [31] };
  assign _0424_ = 16'b0000000000000001 >> { \tl_i.a_data [28], \tl_i.a_data [12:11], \tl_i.a_data [27] };
  assign _0425_ = 32'd65536 >> { _0424_, \tl_i.a_data [25], \tl_i.a_data [9:8], \tl_i.a_data [24] };
  assign _0426_ = 16'b0000000000000001 >> { \tl_i.a_data [30], \tl_i.a_data [19], \tl_i.a_data [20], \tl_i.a_data [1] };
  assign _0427_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _0425_, _0426_, \tl_i.a_data [0], \tl_i.a_data [10], \tl_i.a_data [3], \tl_i.a_data [22] };
  assign _0428_ = 16'b0000000000000001 >> { \tl_i.a_data [23], \tl_i.a_data [7], \tl_i.a_data [13], \tl_i.a_data [29] };
  assign _0429_ = 32'd65536 >> { _0428_, \tl_i.a_data [6], \tl_i.a_data [17], \tl_i.a_data [14], \tl_i.a_data [16] };
  assign \intr_hw.hw2reg_intr_state_de_o  = 64'b1110111111111111111111111111111100000000000000000000000000000000 >> { _0364_, _0429_, _0427_, _0423_, \tl_i.a_data [18], \tl_i.a_data [21] };
  assign _0430_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0120_, _0241_ };
  assign _0431_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[25], cio_gpio_en_o[25], cio_gpio_en_o[9] };
  assign _0275_ = 32'd4294508543 >> { _0358_, _0431_, _0430_, cio_gpio_o[9], _0372_ };
  assign _0010_ = 16'b1111110000001010 >> { \tl_i.a_data [25], _0360_, \tl_i.a_data [9], cio_gpio_en_o[25] };
  assign _0007_ = 16'b1111110000001010 >> { \tl_i.a_data [22], _0360_, \tl_i.a_data [6], cio_gpio_en_o[22] };
  assign _0194_ = 32'd871593791 >> { _0198_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0199_, _0367_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0026_ = 16'b1111110000001010 >> { \tl_i.a_data [24], _0363_, \tl_i.a_data [8], cio_gpio_o[24] };
  assign _0196_ = 32'd264568831 >> { _0367_, _0198_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0199_, \gen_alert_tx[0].u_prim_alert_sender.ack_level  };
  assign _0226_ = 8'b11111000 >> { _0258_, _0364_, \tl_i.a_data [26] };
  assign _0006_ = 16'b1111110000001010 >> { \tl_i.a_data [21], _0360_, \tl_i.a_data [5], cio_gpio_en_o[21] };
  assign _0000_ = 16'b0001000000000000 >> { _0359_, \tl_i.a_address [5], \tl_i.a_address [2], \tl_i.a_address [4] };
  assign _0016_ = 16'b1111110000001010 >> { \tl_i.a_data [31], _0360_, \tl_i.a_data [15], cio_gpio_en_o[31] };
  assign _0193_ = 32'd4278190079 >> { _0370_, _0367_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0199_, _0198_ };
  assign _0195_ = 64'b0000000000000000111111101111111111111111111111111111111111111111 >> { _0367_, _0371_, _0370_, _0198_, \gen_alert_tx[0].u_prim_alert_sender.state_q [0], _0199_ };
  assign _0230_ = 8'b11111000 >> { _0262_, _0364_, \tl_i.a_data [30] };
  assign _0200_ = 8'b11111000 >> { _0232_, _0364_, \tl_i.a_data [0] };
  assign _0201_ = 8'b11111000 >> { _0233_, _0364_, \tl_i.a_data [1] };
  assign _0202_ = 8'b11111000 >> { _0234_, _0364_, \tl_i.a_data [2] };
  assign _0203_ = 8'b11111000 >> { _0235_, _0364_, \tl_i.a_data [3] };
  assign _0204_ = 8'b11111000 >> { _0236_, _0364_, \tl_i.a_data [4] };
  assign _0205_ = 8'b11111000 >> { _0237_, _0364_, \tl_i.a_data [5] };
  assign _0206_ = 8'b11111000 >> { _0238_, _0364_, \tl_i.a_data [6] };
  assign _0207_ = 8'b11111000 >> { _0239_, _0364_, \tl_i.a_data [7] };
  assign _0208_ = 8'b11111000 >> { _0240_, _0364_, \tl_i.a_data [8] };
  assign _0209_ = 8'b11111000 >> { _0241_, _0364_, \tl_i.a_data [9] };
  assign _0210_ = 8'b11111000 >> { _0242_, _0364_, \tl_i.a_data [10] };
  assign _0211_ = 8'b11111000 >> { _0243_, _0364_, \tl_i.a_data [11] };
  assign _0212_ = 8'b11111000 >> { _0244_, _0364_, \tl_i.a_data [12] };
  assign _0213_ = 8'b11111000 >> { _0245_, _0364_, \tl_i.a_data [13] };
  assign _0214_ = 8'b11111000 >> { _0246_, _0364_, \tl_i.a_data [14] };
  assign _0215_ = 8'b11111000 >> { _0247_, _0364_, \tl_i.a_data [15] };
  assign _0216_ = 8'b11111000 >> { _0248_, _0364_, \tl_i.a_data [16] };
  assign _0217_ = 8'b11111000 >> { _0249_, _0364_, \tl_i.a_data [17] };
  assign _0218_ = 8'b11111000 >> { _0250_, _0364_, \tl_i.a_data [18] };
  assign _0219_ = 8'b11111000 >> { _0251_, _0364_, \tl_i.a_data [19] };
  assign _0220_ = 8'b11111000 >> { _0252_, _0364_, \tl_i.a_data [20] };
  assign _0221_ = 8'b11111000 >> { _0253_, _0364_, \tl_i.a_data [21] };
  assign _0222_ = 8'b11111000 >> { _0254_, _0364_, \tl_i.a_data [22] };
  assign _0223_ = 8'b11111000 >> { _0255_, _0364_, \tl_i.a_data [23] };
  assign _0224_ = 8'b11111000 >> { _0256_, _0364_, \tl_i.a_data [24] };
  assign _0225_ = 8'b11111000 >> { _0257_, _0364_, \tl_i.a_data [25] };
  assign _0158_ = 16'b1100110011001010 >> { \tl_i.a_data [23], _0363_, \tl_i.a_data [7], cio_gpio_o[7] };
  assign _0157_ = 16'b1100110011001010 >> { \tl_i.a_data [22], _0363_, \tl_i.a_data [6], cio_gpio_o[6] };
  assign _0156_ = 16'b1100110011001010 >> { \tl_i.a_data [21], _0363_, \tl_i.a_data [5], cio_gpio_o[5] };
  assign _0155_ = 16'b1100110011001010 >> { \tl_i.a_data [20], _0363_, \tl_i.a_data [4], cio_gpio_o[4] };
  assign _0154_ = 16'b1100110011001010 >> { \tl_i.a_data [19], _0363_, \tl_i.a_data [3], cio_gpio_o[3] };
  assign _0153_ = 16'b1100110011001010 >> { \tl_i.a_data [18], _0363_, \tl_i.a_data [2], cio_gpio_o[2] };
  assign _0152_ = 16'b1100110011001010 >> { \tl_i.a_data [17], _0363_, \tl_i.a_data [1], cio_gpio_o[1] };
  assign _0151_ = 16'b1100110011001010 >> { \tl_i.a_data [16], _0363_, \tl_i.a_data [0], cio_gpio_o[0] };
  assign _0150_ = 4'b1000 >> { _0372_, _0359_ };
  assign _0031_ = 16'b1111110000001010 >> { \tl_i.a_data [29], _0363_, \tl_i.a_data [13], cio_gpio_o[29] };
  assign _0032_ = 16'b1111110000001010 >> { \tl_i.a_data [30], _0363_, \tl_i.a_data [14], cio_gpio_o[30] };
  assign _0028_ = 16'b1111110000001010 >> { \tl_i.a_data [26], _0363_, \tl_i.a_data [10], cio_gpio_o[26] };
  assign _0027_ = 16'b1111110000001010 >> { \tl_i.a_data [25], _0363_, \tl_i.a_data [9], cio_gpio_o[25] };
  assign _0231_ = 8'b11111000 >> { _0263_, _0364_, \tl_i.a_data [31] };
  assign _0229_ = 8'b11111000 >> { _0261_, _0364_, \tl_i.a_data [29] };
  assign _0014_ = 16'b1111110000001010 >> { \tl_i.a_data [29], _0360_, \tl_i.a_data [13], cio_gpio_en_o[29] };
  assign _0033_ = 16'b1111110000001010 >> { \tl_i.a_data [31], _0363_, \tl_i.a_data [15], cio_gpio_o[31] };
  assign _0011_ = 16'b1111110000001010 >> { \tl_i.a_data [26], _0360_, \tl_i.a_data [10], cio_gpio_en_o[26] };
  assign _0184_ = 16'b1110001100111110 >> { _0099_, _0101_, _0187_, _0188_ };
  assign _0185_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _0099_, _0101_, _0187_, _0143_, _0144_, _0188_ };
  assign _0190_ = 64'b0000000001000000000000001011101000000000101011100000000000000001 >> { _0105_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , _0192_, _0146_, _0145_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0189_ = 16'b1110101110111110 >> { _0192_, _0105_, \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pd , \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0] };
  assign _0161_ = 16'b1100110011001010 >> { \tl_i.a_data [26], _0363_, \tl_i.a_data [10], cio_gpio_o[10] };
  assign _0163_ = 16'b1100110011001010 >> { \tl_i.a_data [28], _0363_, \tl_i.a_data [12], cio_gpio_o[12] };
  assign _0165_ = 16'b1100110011001010 >> { \tl_i.a_data [30], _0363_, \tl_i.a_data [14], cio_gpio_o[14] };
  assign _0025_ = 16'b1111110000001010 >> { \tl_i.a_data [23], _0363_, \tl_i.a_data [7], cio_gpio_o[23] };
  assign _0024_ = 16'b1111110000001010 >> { \tl_i.a_data [22], _0363_, \tl_i.a_data [6], cio_gpio_o[22] };
  assign _0023_ = 16'b1111110000001010 >> { \tl_i.a_data [21], _0363_, \tl_i.a_data [5], cio_gpio_o[21] };
  assign _0022_ = 16'b1111110000001010 >> { \tl_i.a_data [20], _0363_, \tl_i.a_data [4], cio_gpio_o[20] };
  assign _0002_ = 16'b1111110000001010 >> { \tl_i.a_data [17], _0360_, \tl_i.a_data [1], cio_gpio_en_o[17] };
  assign _0004_ = 16'b1111110000001010 >> { \tl_i.a_data [19], _0360_, \tl_i.a_data [3], cio_gpio_en_o[19] };
  assign _0003_ = 16'b1111110000001010 >> { \tl_i.a_data [18], _0360_, \tl_i.a_data [2], cio_gpio_en_o[18] };
  assign _0018_ = 16'b1111110000001010 >> { \tl_i.a_data [16], _0363_, \tl_i.a_data [0], cio_gpio_o[16] };
  assign _0019_ = 16'b1111110000001010 >> { \tl_i.a_data [17], _0363_, \tl_i.a_data [1], cio_gpio_o[17] };
  assign _0432_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0119_, _0240_ };
  assign _0433_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[24], cio_gpio_en_o[24], cio_gpio_en_o[8] };
  assign _0274_ = 32'd4294508543 >> { _0358_, _0433_, _0432_, cio_gpio_o[8], _0372_ };
  assign _0015_ = 16'b1111110000001010 >> { \tl_i.a_data [30], _0360_, \tl_i.a_data [14], cio_gpio_en_o[30] };
  assign _0166_ = 16'b1100110011001010 >> { \tl_i.a_data [31], _0363_, \tl_i.a_data [15], cio_gpio_o[15] };
  assign _0005_ = 16'b1111110000001010 >> { \tl_i.a_data [20], _0360_, \tl_i.a_data [4], cio_gpio_en_o[20] };
  assign _0012_ = 16'b1111110000001010 >> { \tl_i.a_data [27], _0360_, \tl_i.a_data [11], cio_gpio_en_o[27] };
  assign _0030_ = 16'b1111110000001010 >> { \tl_i.a_data [28], _0363_, \tl_i.a_data [12], cio_gpio_o[28] };
  assign _0017_ = 16'b0100000000000000 >> { _0359_, \tl_i.a_address [2], \tl_i.a_address [4], \tl_i.a_address [5] };
  assign _0434_ = 16'b1100101000000000 >> { _0373_, \tl_i.a_address [4], _0118_, _0239_ };
  assign _0435_ = 64'b0000000000000000110011001010101000000000000000001111000011110000 >> { \tl_i.a_address [5], _0375_, \tl_i.a_address [3], cio_gpio_o[23], cio_gpio_en_o[23], cio_gpio_en_o[7] };
  assign _0273_ = 32'd4294508543 >> { _0358_, _0435_, _0434_, cio_gpio_o[7], _0372_ };
  assign _0020_ = 16'b1111110000001010 >> { \tl_i.a_data [18], _0363_, \tl_i.a_data [2], cio_gpio_o[18] };
  assign _0021_ = 16'b1111110000001010 >> { \tl_i.a_data [19], _0363_, \tl_i.a_data [3], cio_gpio_o[19] };
  assign \tl_o.a_ready  = 2'b01 >> \tl_o.d_valid ;
  assign \tl_o.d_user.rsp_intg [1] = 2'b01 >> \tl_o.d_user.rsp_intg [0];
  assign _0106_ = 2'b01 >> \alert_rx_i[0].ping_n ;
  assign _0102_ = 2'b01 >> \alert_rx_i[0].ack_n ;
  assign \tl_o.d_user.rsp_intg [3] = 2'b01 >> \tl_o.d_size [0];
  assign \alert_tx_o[0].alert_n  = 2'b01 >> _0149_;
  assign \tl_o.d_user.rsp_intg [5] = 2'b01 >> \tl_o.d_opcode [0];
  dffsre _0918_ (
    .C(clk_i),
    .D(_0185_),
    .E(_0184_),
    .Q(_0187_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0919_ (
    .C(clk_i),
    .D(_0186_),
    .E(_0184_),
    .Q(_0188_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0920_ (
    .C(clk_i),
    .D(_0190_),
    .E(_0189_),
    .Q(_0192_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0921_ (
    .C(clk_i),
    .D(_0191_),
    .E(_0189_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0922_ (
    .C(clk_i),
    .D(_0194_),
    .E(_0193_),
    .Q(\gen_alert_tx[0].u_prim_alert_sender.state_q [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0923_ (
    .C(clk_i),
    .D(_0196_),
    .E(_0195_),
    .Q(_0198_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0924_ (
    .C(clk_i),
    .D(_0197_),
    .E(_0195_),
    .Q(_0199_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0925_ (
    .C(clk_i),
    .D(_0200_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0232_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0926_ (
    .C(clk_i),
    .D(_0201_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0233_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0927_ (
    .C(clk_i),
    .D(_0202_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0234_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0928_ (
    .C(clk_i),
    .D(_0203_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0235_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0929_ (
    .C(clk_i),
    .D(_0204_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0236_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0930_ (
    .C(clk_i),
    .D(_0205_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0237_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0931_ (
    .C(clk_i),
    .D(_0206_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0238_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0932_ (
    .C(clk_i),
    .D(_0207_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0239_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0933_ (
    .C(clk_i),
    .D(_0208_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0240_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0934_ (
    .C(clk_i),
    .D(_0209_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0241_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0935_ (
    .C(clk_i),
    .D(_0210_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0242_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0936_ (
    .C(clk_i),
    .D(_0211_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0243_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0937_ (
    .C(clk_i),
    .D(_0212_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0244_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0938_ (
    .C(clk_i),
    .D(_0213_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0245_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0939_ (
    .C(clk_i),
    .D(_0214_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0246_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0940_ (
    .C(clk_i),
    .D(_0215_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0247_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0941_ (
    .C(clk_i),
    .D(_0216_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0248_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0942_ (
    .C(clk_i),
    .D(_0217_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0249_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0943_ (
    .C(clk_i),
    .D(_0218_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0250_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0944_ (
    .C(clk_i),
    .D(_0219_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0251_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0945_ (
    .C(clk_i),
    .D(_0220_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0252_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0946_ (
    .C(clk_i),
    .D(_0221_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0253_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0947_ (
    .C(clk_i),
    .D(_0222_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0254_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0948_ (
    .C(clk_i),
    .D(_0223_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0255_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0949_ (
    .C(clk_i),
    .D(_0224_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0256_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0950_ (
    .C(clk_i),
    .D(_0225_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0257_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0951_ (
    .C(clk_i),
    .D(_0226_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0258_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0952_ (
    .C(clk_i),
    .D(_0227_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0259_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0953_ (
    .C(clk_i),
    .D(_0228_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0260_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0954_ (
    .C(clk_i),
    .D(_0229_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0261_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0955_ (
    .C(clk_i),
    .D(_0230_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0262_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0956_ (
    .C(clk_i),
    .D(_0231_),
    .E(\intr_hw.hw2reg_intr_state_de_o ),
    .Q(_0263_),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0957_ (
    .C(clk_i),
    .D(\u_reg.u_reg_if.a_ack ),
    .E(_0264_),
    .Q(\tl_o.d_valid ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0958_ (
    .C(clk_i),
    .D(_0265_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_error ),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0959_ (
    .C(clk_i),
    .D(_0266_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0960_ (
    .C(clk_i),
    .D(_0267_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0961_ (
    .C(clk_i),
    .D(_0268_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0962_ (
    .C(clk_i),
    .D(_0269_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0963_ (
    .C(clk_i),
    .D(_0270_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0964_ (
    .C(clk_i),
    .D(_0271_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0965_ (
    .C(clk_i),
    .D(_0272_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0966_ (
    .C(clk_i),
    .D(_0273_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0967_ (
    .C(clk_i),
    .D(_0274_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [8]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0968_ (
    .C(clk_i),
    .D(_0275_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [9]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0969_ (
    .C(clk_i),
    .D(_0276_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [10]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0970_ (
    .C(clk_i),
    .D(_0277_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [11]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0971_ (
    .C(clk_i),
    .D(_0278_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [12]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0972_ (
    .C(clk_i),
    .D(_0279_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [13]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0973_ (
    .C(clk_i),
    .D(_0280_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [14]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0974_ (
    .C(clk_i),
    .D(_0281_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [15]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0975_ (
    .C(clk_i),
    .D(_0282_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [16]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0976_ (
    .C(clk_i),
    .D(_0283_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [17]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0977_ (
    .C(clk_i),
    .D(_0284_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [18]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0978_ (
    .C(clk_i),
    .D(_0285_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [19]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0979_ (
    .C(clk_i),
    .D(_0286_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [20]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0980_ (
    .C(clk_i),
    .D(_0287_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [21]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0981_ (
    .C(clk_i),
    .D(_0288_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [22]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0982_ (
    .C(clk_i),
    .D(_0289_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [23]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0983_ (
    .C(clk_i),
    .D(_0290_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [24]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0984_ (
    .C(clk_i),
    .D(_0291_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [25]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0985_ (
    .C(clk_i),
    .D(_0292_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [26]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0986_ (
    .C(clk_i),
    .D(_0293_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [27]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0987_ (
    .C(clk_i),
    .D(_0294_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [28]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0988_ (
    .C(clk_i),
    .D(_0295_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [29]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0989_ (
    .C(clk_i),
    .D(_0296_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [30]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0990_ (
    .C(clk_i),
    .D(_0297_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_data [31]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0991_ (
    .C(clk_i),
    .D(\tl_i.a_source [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0992_ (
    .C(clk_i),
    .D(\tl_i.a_source [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0993_ (
    .C(clk_i),
    .D(\tl_i.a_source [2]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [2]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0994_ (
    .C(clk_i),
    .D(\tl_i.a_source [3]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [3]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0995_ (
    .C(clk_i),
    .D(\tl_i.a_source [4]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [4]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0996_ (
    .C(clk_i),
    .D(\tl_i.a_source [5]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [5]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0997_ (
    .C(clk_i),
    .D(\tl_i.a_source [6]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [6]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0998_ (
    .C(clk_i),
    .D(\tl_i.a_source [7]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_source [7]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _0999_ (
    .C(clk_i),
    .D(\tl_i.a_size [0]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1000_ (
    .C(clk_i),
    .D(\tl_i.a_size [1]),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_size [1]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1001_ (
    .C(clk_i),
    .D(_0298_),
    .E(\u_reg.u_reg_if.a_ack ),
    .Q(\tl_o.d_opcode [0]),
    .R(rst_ni),
    .S(1'b1)
  );
  dffsre _1002_ (
    .C(clk_i),
    .D(1'b1),
    .E(\u_reg.intg_err ),
    .Q(_0299_),
    .R(rst_ni),
    .S(1'b1)
  );
  assign intr_gpio_o = 32'd0;
  assign \tl_o.d_opcode [2:1] = 2'b00;
  assign \tl_o.d_param  = 3'b000;
  assign \tl_o.d_sink  = 1'b0;
  assign { \tl_o.d_user.rsp_intg [6], \tl_o.d_user.rsp_intg [4], \tl_o.d_user.rsp_intg [2] } = { 1'b0, \tl_o.d_size [1], \tl_o.d_error  };
endmodule
