<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>PERF-LIST(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">PERF-LIST(1)</td>
    <td class="head-vol">perf Manual</td>
    <td class="head-rtitle">PERF-LIST(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
perf-list - List all symbolic event types
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<pre>
<i>perf list</i> [hw|sw|cache|tracepoint|pmu|event_glob]
</pre>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
This command displays the symbolic event types which can be selected in the
  various perf commands with the -e option.
<h1 class="Sh" title="Sh" id="EVENT_MODIFIERS"><a class="selflink" href="#EVENT_MODIFIERS">EVENT
  MODIFIERS</a></h1>
Events can optionally have a modifier by appending a colon and one or more
  modifiers. Modifiers allow the user to restrict the events to be counted. The
  following modifiers exist:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
u - user-space counting
k - kernel counting
h - hypervisor counting
I - non idle counting
G - guest counting (in KVM guests)
H - host counting (not in KVM guests)
p - precise level
P - use maximum detected precise level
S - read sample value (PERF_SAMPLE_READ)
D - pin the event to the PMU
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
The <i>p</i> modifier can be used for specifying how precise the instruction
  address should be. The <i>p</i> modifier can be specified multiple times:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
0 - SAMPLE_IP can have arbitrary skid
1 - SAMPLE_IP must have constant skid
2 - SAMPLE_IP requested to have 0 skid
3 - SAMPLE_IP must have 0 skid, or uses randomization to avoid
    sample shadowing effects.
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
For Intel systems precise event sampling is implemented with PEBS which supports
  up to precise-level 2, and precise level 3 for some special cases
<div style="height: 1.00em;">&#x00A0;</div>
On AMD systems it is implemented using IBS (up to precise-level 2). The precise
  modifier works with event types 0x76 (cpu-cycles, CPU clocks not halted) and
  0xC1 (micro-ops retired). Both events map to IBS execution sampling (IBS op)
  with the IBS Op Counter Control bit (IbsOpCntCtl) set respectively (see AMD64
  Architecture Programmer&#x2019;s Manual Volume 2: System Programming, 13.3
  Instruction-Based Sampling). Examples to use IBS:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
perf record -a -e cpu-cycles:p ...    # use ibs op counting cycles
perf record -a -e r076:p ...          # same as -e cpu-cycles:p
perf record -a -e r0C1:p ...          # use ibs op counting micro-ops
</pre>
</div>
<h1 class="Sh" title="Sh" id="RAW_HARDWARE_EVENT_DESCRIPTOR"><a class="selflink" href="#RAW_HARDWARE_EVENT_DESCRIPTOR">RAW
  HARDWARE EVENT DESCRIPTOR</a></h1>
Even when an event is not available in a symbolic form within perf right now, it
  can be encoded in a per processor specific way.
<div style="height: 1.00em;">&#x00A0;</div>
For instance For x86 CPUs NNN represents the raw register encoding with the
  layout of IA32_PERFEVTSELx MSRs (see [Intel&#x00AE; 64 and IA-32 Architectures
  Software Developer&#x2019;s Manual Volume 3B: System Programming Guide] Figure
  30-1 Layout of IA32_PERFEVTSELx MSRs) or AMD&#x2019;s PerfEvtSeln (see [AMD64
  Architecture Programmer&#x2019;s Manual Volume 2: System Programming], Page
  344, Figure 13-7 Performance Event-Select Register (PerfEvtSeln)).
<div style="height: 1.00em;">&#x00A0;</div>
Note: Only the following bit fields can be set in x86 counter registers: event,
  umask, edge, inv, cmask. Esp. guest/host only and OS/user mode flags must be
  setup using EVENT MODIFIERS.
<div style="height: 1.00em;">&#x00A0;</div>
Example:
<div style="height: 1.00em;">&#x00A0;</div>
If the Intel docs for a QM720 Core i7 describe an event as:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
Event  Umask  Event Mask
Num.   Value  Mnemonic    Description                        Comment
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
A8H      01H  LSD.UOPS    Counts the number of micro-ops     Use cmask=1 and
                          delivered by loop stream detector  invert to count
                                                             cycles
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
raw encoding of 0x1A8 can be used:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
perf stat -e r1a8 -a sleep 1
perf record -e r1a8 ...
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
You should refer to the processor specific documentation for getting these
  details. Some of them are referenced in the SEE ALSO section below.
<h1 class="Sh" title="Sh" id="PARAMETERIZED_EVENTS"><a class="selflink" href="#PARAMETERIZED_EVENTS">PARAMETERIZED
  EVENTS</a></h1>
Some pmu events listed by <i>perf-list</i> will be displayed with <i>?</i> in
  them. For example:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
hv_gpci/dtbp_ptitc,phys_processor_idx=?/
</pre>
</div>
<div style="height: 1.00em;">&#x00A0;</div>
This means that when provided as an event, a value for <i>?</i> must also be
  supplied. For example:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;">
<pre>
perf stat -C 0 -e 'hv_gpci/dtbp_ptitc,phys_processor_idx=0x2/' ...
</pre>
</div>
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
Without options all known events will be listed.
<div style="height: 1.00em;">&#x00A0;</div>
To limit the list use:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;"> 1.<i>hw</i> or <i>hardware</i> to list
  hardware events such as cache-misses, etc.</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;"> 2.<i>sw</i> or <i>software</i> to list
  software events such as context switches, etc.</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;"> 3.<i>cache</i> or <i>hwcache</i> to list
  hardware cache events such as L1-dcache-loads, etc.</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;"> 4.<i>tracepoint</i> to list all tracepoint
  events, alternatively use <i>subsys_glob:event_glob</i> to filter by
  tracepoint subsystems such as sched, block, etc.</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;"> 5.<i>pmu</i> to print the kernel supplied PMU
  events.</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;"> 6.If none of the above is matched, it will
  apply the supplied glob to all events, printing the ones that match.</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;"> 7.As a last resort, it will do a substring
  search in all event names.</div>
<div style="height: 1.00em;">&#x00A0;</div>
One or more types can be used at the same time, listing the events for the types
  specified.
<div style="height: 1.00em;">&#x00A0;</div>
Support raw format:
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;"> 1.<i>--raw-dump</i>, shows the raw-dump of
  all the events.</div>
<div style="height: 1.00em;">&#x00A0;</div>
<div style="margin-left: 4.00ex;"> 2.<i>--raw-dump
  [hw|sw|cache|tracepoint|pmu|event_glob]</i>, shows the raw-dump of a certain
  kind of events.</div>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
<b>perf-stat</b>(1), <b>perf-top</b>(1), <b>perf-record</b>(1), <b>Intel&#x00AE;
  64 and IA-32 Architectures Software Developer&#x2019;s Manual Volume 3B:
  System Programming Guide</b>[1], <b>AMD64 Architecture Programmer&#x2019;s
  Manual Volume 2: System Programming</b>[2]
<h1 class="Sh" title="Sh" id="NOTES"><a class="selflink" href="#NOTES">NOTES</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag"> 1.</dt>
  <dd class="It-tag">Intel&#x00AE; 64 and IA-32 Architectures Software
      Developer&#x2019;s Manual Volume 3B: System Programming Guide</dd>
</dl>
<div style="margin-left: 4.00ex;">http://www.intel.com/Assets/PDF/manual/253669.pdf</div>
<dl class="Bl-tag">
  <dt class="It-tag"> 2.</dt>
  <dd class="It-tag">AMD64 Architecture Programmer&#x2019;s Manual Volume 2:
      System Programming</dd>
</dl>
<div style="margin-left: 4.00ex;">http://support.amd.com/us/Processor_TechDocs/24593_APM_v2.pdf</div>
</div>
<table class="foot">
  <tr>
    <td class="foot-date">07/04/2017</td>
    <td class="foot-os">perf</td>
  </tr>
</table>
</body>
</html>
