{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681982673275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681982673276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 18:24:33 2023 " "Processing started: Thu Apr 20 18:24:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681982673276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982673276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off intro7seg3 -c intro7seg3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off intro7seg3 -c intro7seg3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982673276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681982673482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681982673482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intro7seg3.v 1 1 " "Found 1 design units, including 1 entities, in source file intro7seg3.v" { { "Info" "ISGN_ENTITY_NAME" "1 intro7seg3 " "Found entity 1: intro7seg3" {  } { { "intro7seg3.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/intro7seg3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982678565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982678565 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "intro7seg3.v(53) " "Verilog HDL Instantiation warning at intro7seg3.v(53): instance has no name" {  } { { "intro7seg3.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/intro7seg3.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1681982678566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "intro7seg3 " "Elaborating entity \"intro7seg3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681982678761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 intro7seg3.v(28) " "Verilog HDL assignment warning at intro7seg3.v(28): truncated value with size 32 to match size of target (2)" {  } { { "intro7seg3.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/intro7seg3.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681982678764 "|intro7seg3"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider.v 1 1 " "Using design file clock_divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982678770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681982678770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div_inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div_inst\"" {  } { { "intro7seg3.v" "clk_div_inst" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/intro7seg3.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982678770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clock_divider.v(10) " "Verilog HDL assignment warning at clock_divider.v(10): truncated value with size 32 to match size of target (9)" {  } { { "clock_divider.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/clock_divider.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681982678772 "|intro7seg3|clock_divider:clk_div_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "counter100000000.v 1 1 " "Using design file counter100000000.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter100000000 " "Found entity 1: counter100000000" {  } { { "counter100000000.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/counter100000000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982678779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681982678779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter100000000 counter100000000:counter_inst " "Elaborating entity \"counter100000000\" for hierarchy \"counter100000000:counter_inst\"" {  } { { "intro7seg3.v" "counter_inst" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/intro7seg3.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982678779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 counter100000000.v(17) " "Verilog HDL assignment warning at counter100000000.v(17): truncated value with size 32 to match size of target (15)" {  } { { "counter100000000.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/counter100000000.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681982678782 "|intro7seg3|counter100000000:counter_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "chattercounter.v 1 1 " "Using design file chattercounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 chattercounter " "Found entity 1: chattercounter" {  } { { "chattercounter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/chattercounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982678790 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681982678790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chattercounter chattercounter:comb_57 " "Elaborating entity \"chattercounter\" for hierarchy \"chattercounter:comb_57\"" {  } { { "intro7seg3.v" "comb_57" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/intro7seg3.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982678790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 chattercounter.v(15) " "Verilog HDL assignment warning at chattercounter.v(15): truncated value with size 32 to match size of target (4)" {  } { { "chattercounter.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/chattercounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681982678792 "|intro7seg3|chattercounter:comb_57"}
{ "Warning" "WSGN_SEARCH_FILE" "convertdecimal.v 1 1 " "Using design file convertdecimal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 convertdecimal " "Found entity 1: convertdecimal" {  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982678801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681982678801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertdecimal convertdecimal:decimal_inst " "Elaborating entity \"convertdecimal\" for hierarchy \"convertdecimal:decimal_inst\"" {  } { { "intro7seg3.v" "decimal_inst" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/intro7seg3.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982678802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 convertdecimal.v(8) " "Verilog HDL assignment warning at convertdecimal.v(8): truncated value with size 32 to match size of target (4)" {  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681982678805 "|intro7seg3|convertdecimal:decimal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 convertdecimal.v(9) " "Verilog HDL assignment warning at convertdecimal.v(9): truncated value with size 32 to match size of target (4)" {  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681982678805 "|intro7seg3|convertdecimal:decimal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 convertdecimal.v(10) " "Verilog HDL assignment warning at convertdecimal.v(10): truncated value with size 32 to match size of target (4)" {  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681982678805 "|intro7seg3|convertdecimal:decimal_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 convertdecimal.v(11) " "Verilog HDL assignment warning at convertdecimal.v(11): truncated value with size 32 to match size of target (4)" {  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681982678805 "|intro7seg3|convertdecimal:decimal_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "digitdisplay.v 1 1 " "Using design file digitdisplay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 digitdisplay " "Found entity 1: digitdisplay" {  } { { "digitdisplay.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/digitdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982678813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681982678813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitdisplay digitdisplay:dd1 " "Elaborating entity \"digitdisplay\" for hierarchy \"digitdisplay:dd1\"" {  } { { "intro7seg3.v" "dd1" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/intro7seg3.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982678813 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convertdecimal:decimal_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convertdecimal:decimal_inst\|Div1\"" {  } { { "convertdecimal.v" "Div1" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982678991 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convertdecimal:decimal_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convertdecimal:decimal_inst\|Mod2\"" {  } { { "convertdecimal.v" "Mod2" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982678991 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convertdecimal:decimal_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convertdecimal:decimal_inst\|Div0\"" {  } { { "convertdecimal.v" "Div0" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982678991 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convertdecimal:decimal_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convertdecimal:decimal_inst\|Mod1\"" {  } { { "convertdecimal.v" "Mod1" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982678991 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convertdecimal:decimal_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convertdecimal:decimal_inst\|Mod0\"" {  } { { "convertdecimal.v" "Mod0" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982678991 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convertdecimal:decimal_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convertdecimal:decimal_inst\|Div2\"" {  } { { "convertdecimal.v" "Div2" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982678991 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "convertdecimal:decimal_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"convertdecimal:decimal_inst\|Mod3\"" {  } { { "convertdecimal.v" "Mod3" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982678991 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "convertdecimal:decimal_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"convertdecimal:decimal_inst\|Mult0\"" {  } { { "convertdecimal.v" "Mult0" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 11 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982678991 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1681982678991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convertdecimal:decimal_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"convertdecimal:decimal_inst\|lpm_divide:Div1\"" {  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982679014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convertdecimal:decimal_inst\|lpm_divide:Div1 " "Instantiated megafunction \"convertdecimal:decimal_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679014 ""}  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681982679014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convertdecimal:decimal_inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"convertdecimal:decimal_inst\|lpm_divide:Mod2\"" {  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982679108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convertdecimal:decimal_inst\|lpm_divide:Mod2 " "Instantiated megafunction \"convertdecimal:decimal_inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679108 ""}  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681982679108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convertdecimal:decimal_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"convertdecimal:decimal_inst\|lpm_divide:Div0\"" {  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982679159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convertdecimal:decimal_inst\|lpm_divide:Div0 " "Instantiated megafunction \"convertdecimal:decimal_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679159 ""}  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681982679159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convertdecimal:decimal_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"convertdecimal:decimal_inst\|lpm_divide:Mod0\"" {  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982679188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convertdecimal:decimal_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"convertdecimal:decimal_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679188 ""}  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681982679188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/lpm_divide_4bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_57f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_57f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_57f " "Found entity 1: alt_u_div_57f" {  } { { "db/alt_u_div_57f.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_57f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convertdecimal:decimal_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"convertdecimal:decimal_inst\|lpm_divide:Div2\"" {  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982679227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convertdecimal:decimal_inst\|lpm_divide:Div2 " "Instantiated megafunction \"convertdecimal:decimal_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679227 ""}  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681982679227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/lpm_divide_dkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681982679271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982679271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convertdecimal:decimal_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"convertdecimal:decimal_inst\|lpm_mult:Mult0\"" {  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982679302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convertdecimal:decimal_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"convertdecimal:decimal_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681982679302 ""}  } { { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681982679302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "convertdecimal:decimal_inst\|lpm_mult:Mult0\|multcore:mult_core convertdecimal:decimal_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"convertdecimal:decimal_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"convertdecimal:decimal_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 11 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982679318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "convertdecimal:decimal_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder convertdecimal:decimal_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"convertdecimal:decimal_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"convertdecimal:decimal_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 11 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982679325 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "convertdecimal:decimal_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs convertdecimal:decimal_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"convertdecimal:decimal_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"convertdecimal:decimal_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "convertdecimal.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/convertdecimal.v" 11 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982679330 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681982679628 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "signal_out\[0\] GND " "Pin \"signal_out\[0\]\" is stuck at GND" {  } { { "intro7seg3.v" "" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/intro7seg3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681982679912 "|intro7seg3|signal_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681982679912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681982679971 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~4 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~4\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~4" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Div2\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_19_result_int\[2\]~18 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Div2\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_19_result_int\[2\]~18\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_19_result_int\[2\]~18" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_u9f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Div2\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_19_result_int\[1\]~20 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Div2\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_19_result_int\[1\]~20\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_19_result_int\[1\]~20" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_u9f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|op_7~8 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|op_7~8\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~8 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~8\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~8" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""} { "Info" "ISCL_SCL_CELL_NAME" "convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"convertdecimal:decimal_inst\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "/export/home/019/a0192807/intelFPGA_lite/20.1/intro7segtasks/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1681982680325 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1681982680325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681982680447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681982680447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1647 " "Implemented 1647 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681982680525 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681982680525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1633 " "Implemented 1633 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681982680525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681982680525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681982680541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 18:24:40 2023 " "Processing ended: Thu Apr 20 18:24:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681982680541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681982680541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681982680541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681982680541 ""}
