Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov  6 15:43:19 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file img_3buf_ov5640_control_sets_placed.rpt
| Design       : img_3buf_ov5640
| Device       : xc7k325t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1012 |
|    Minimum number of control sets                        |   869 |
|    Addition due to synthesis replication                 |   137 |
|    Addition due to physical synthesis replication        |     6 |
| Unused register locations in slices containing registers |  2879 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1012 |
| >= 0 to < 4        |   127 |
| >= 4 to < 6        |   187 |
| >= 6 to < 8        |   137 |
| >= 8 to < 10       |   118 |
| >= 10 to < 12      |    33 |
| >= 12 to < 14      |    62 |
| >= 14 to < 16      |    18 |
| >= 16              |   330 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           13509 |         3525 |
| No           | No                    | Yes                    |           27095 |         5320 |
| No           | Yes                   | No                     |            2669 |         1047 |
| Yes          | No                    | No                     |            4665 |         1263 |
| Yes          | No                    | Yes                    |             678 |          166 |
| Yes          | Yes                   | No                     |            4065 |         1254 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                Clock Signal                                               |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp6/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp7/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp7/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor5/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor6/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                           | protpg_inst/ila223/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                               |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor6/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__12_2                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor7/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor7/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp8/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp8/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/motor_sw16_out                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                           | protpg_inst/ila223/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                             | protpg_inst/ila223/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor4/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor3/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor3/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                            | uitpg_inst/ila123/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                  |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp0/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp2/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                            | uitpg_inst/ila123/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                  |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor2/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                            | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor8/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor2/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor5/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor1/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor0/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp0/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp6/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp1/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uihdmitx_inst/family_7.Inst_clk_oserdese2_10to1/intRst                                                                                                                                                                                  |                1 |              1 |
|  clk_wiz0_inst/inst/clk_out3                                                                              | uicfg5640_inst/uii2c_inst/scl_offset                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp1/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp2/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp3/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp3/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor8/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                               |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor4/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp4/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp4/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp5/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor0/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  uii2c_inst/scl_clk                                                                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp5/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor1/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_regout_en                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                               |                2 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | edma_ctr_inst/R0_FIFO_Rst                                                                                                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | edma_ctr_inst/W0_FIFO_Rst                                                                                                                                                                                                               |                1 |              2 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | edma_ctr_inst/R0_FIFO_Rst                                                                                                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                           |                2 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                           |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              2 |
|  cmos_pclk_i_IBUF_BUFG                                                                                    |                                                                                                                                                                                                                                                          | edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                           |                1 |              2 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              2 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                            |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                               |                2 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              2 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  cmos_pclk_i_IBUF_BUFG                                                                                    |                                                                                                                                                                                                                                                          | edma_ctr_inst/W0_FIFO_Rst                                                                                                                                                                                                               |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              2 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                              |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                             |                2 |              3 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                     |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                             |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                               |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                               |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                               |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                               |                2 |              3 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                               |                2 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                               |                1 |              3 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                               |                2 |              3 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                               |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                     |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                             |                2 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                             |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                             |                2 |              3 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                      |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | key11/inst/key2_cap                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | key22/inst/en_10ms                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                            |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                  |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                    |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                      |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                  |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                 | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                  |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_3                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_4                                                                                      |                                                                                                                                                                                                                                         |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_3                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/xsdb_memory_read_inst/D[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                      |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                 |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___127_n_0                                                                                                                                                        |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                 |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                     |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                 |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                 |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                 |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                              | nolabel_line377/inst/PROBE_IN_INST/addr_count[3]_i_1_n_0                                                                                                                                                                                |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                |                3 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out[4]_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                                                                        |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                   | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                    |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | frequency_compute_inst/speed_compute_top_inst/cordic_square_root_inst/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                               |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                  |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                  |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                  | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                   |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/xsdb_memory_read_inst/D[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                                 |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                     |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                       |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                     |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out[4]_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                             |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[24][258]_i_1_n_0                                                                                                                                                                                            |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[24][441]_i_1_n_0                                                                                                                                                                                            |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[24][216]_i_1_n_0                                                                                                                                                                                            |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[24][365]_i_1_n_0                                                                                                                                                                                            |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[23][418]_i_1_n_0                                                                                                                                                                                            |                3 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[23][216]_i_1_n_0                                                                                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                               |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                     |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][440]_i_1_n_0                                                                                                                                                                                            |                3 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/TS_S[3]_i_1_n_0                                                                                                                                                                                                                                  | key22/inst/key2_cap                                                                                                                                                                                                                     |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                               |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][329]_i_1_n_0                                                                                                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1_n_0                                                                        |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                               |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                               |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][216]_i_1_n_0                                                                                                                                                                                            |                1 |              4 |
|  clk_wiz0_inst/inst/clk_out1                                                                              | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                 |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                      |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][329]_i_1_n_0                                                                                                                                                                                            |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                               |                3 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].wr_probe_out[8]_i_1_n_0                                                                                                                                                          |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][365]_i_1_n_0                                                                                                                                                                                            |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][246]_i_1_n_0                                                                                                                                                                                            |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][216]_i_1_n_0                                                                                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                               |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][258]_i_1_n_0                                                                                                                                                                                            |                3 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[20][419]_i_1_n_0                                                                                                                                                                                            |                3 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[20][476]_i_1_n_0                                                                                                                                                                                            |                3 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                               |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                               |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                               |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                               |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/oclkdelay_calib_done_r_reg                                                                                                                                                    |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                               |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/TS_S[3]_i_1_n_0                                                                                                                                                                                                                             | key22/inst/key2_cap                                                                                                                                                                                                                     |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                         |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_3                                                               |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | key11/inst/en_10ms                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |
|  cmos_pclk_i_IBUF_BUFG                                                                                    | uiSensorRGB565_inst/cmos_fps[3]_i_1_n_0                                                                                                                                                                                                                  | uiSensorRGB565_inst/rgb2[15]_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                  |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                               |                3 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/SR[0]                                                                                         |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                               |                3 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                1 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                               |                2 |              4 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][401]_i_1_n_0                                                                                                                                                                                            |                2 |              4 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                              |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                             |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                             |                2 |              5 |
|  clk_wiz0_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___38_n_0                                                                                                                                                         |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___54_n_0                                                                                                                                                         |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                             |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___66_n_0                                                                                                                                                         |                4 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                                              |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pass_open_bank_r_lcl_reg_0                                                                                              |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                             |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                            |                1 |              5 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][244]_i_1_n_0                                                                                                                                                                                            |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                          |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                  |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                  |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                  |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                  |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                  |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                  |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                  |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                  |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                      |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                           |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                           |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                     |                1 |              5 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/VIO2/inst/DECODER_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_5                                                                                                                                                                  |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                           |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                           |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                           |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                              |                                                                                                                                                                                                                                         |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                5 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                               |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                           |                2 |              5 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | IMAGE_C/VIO3/inst/DECODER_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_5                                                                                                                                                                       |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                           |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/ms_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                               |                2 |              5 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[24][474]_i_1_n_0                                                                                                                                                                                            |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                           |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                               |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                               |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                               |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                               |                2 |              5 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[23][342]_i_1_n_0                                                                                                                                                                                            |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                |                1 |              5 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[23][284]_i_1_n_0                                                                                                                                                                                            |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                               |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                               |                3 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                 |                4 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                              |                                                                                                                                                                                                                                         |                2 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                              |                                                                                                                                                                                                                                         |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                              |                                                                                                                                                                                                                                         |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                              |                                                                                                                                                                                                                                         |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                              |                                                                                                                                                                                                                                         |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                              |                                                                                                                                                                                                                                         |                1 |              5 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                              |                                                                                                                                                                                                                                         |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[2]                                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[1]                                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                               |                4 |              6 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                   |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                 |                                                                                                                                                                                                                                         |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                          |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                         |                                                                                                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                               |                                                                                                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                                           |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                                          |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                                          |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                                          |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                                          |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1_n_0                                                                                                       |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb44_out                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb32_out                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                                  |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb38_out                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                         |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                       |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                                           |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                            |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                          |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_11                                                                                                         |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/R0_Fbuf[6]_i_1_n_0                                                                                                                                                                                                                         | uicfg5640_inst/SR[0]                                                                                                                                                                                                                    |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                               |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                               |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                               |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                    | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___12_n_0                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                               |                4 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___16_n_0                                                                                                                                                         |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                               |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                               |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                      |                                                                                                                                                                                                                                         |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                            |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                               |                3 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                            |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                             |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt[5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                               |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done_reg_0[0]                                                                                    |                1 |              6 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                         |                2 |              6 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                         |                2 |              6 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                         |                2 |              6 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][470]_i_1_n_0                                                                                                                                                                                            |                3 |              6 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][284]_i_1_n_0                                                                                                                                                                                            |                2 |              6 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[23][470]_i_1_n_0                                                                                                                                                                                            |                2 |              6 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                  |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                    |                2 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                     |                1 |              6 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                             |                                                                                                                                                                                                                                         |                1 |              6 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][306]_i_1_n_0                                                                                                                                                                                            |                4 |              7 |
| ~uii2c_inst/scl_clk                                                                                       | uicfg5640_inst/uii2c_inst/sda_r                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                     | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                      |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                         |                3 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                      | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                       |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][473]_i_1_n_0                                                                                                                                                                                            |                4 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                         | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                       |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                        | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                      |                2 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___26_n_0                                                                                                                                                         |                1 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                    | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                       |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                              |                4 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[23][366]_i_1_n_0                                                                                                                                                                                            |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/vio/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                        |                2 |              7 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                       |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[23][287]_i_1_n_0                                                                                                                                                                                            |                3 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][287]_i_1_n_0                                                                                                                                                                                            |                3 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                        |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg__0[287]                                                                                                                                                                                                     |                4 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                       | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[7]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_rep_7[0]                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                      |                3 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/VIO2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                | MONITOR_INST/VIO2/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_2[0]                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                                                                   |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_ocal_reset_rd_addr_reg_0[0]                                                                                        |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                                 |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                             |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__8_n_0          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                      |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                                 |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
| ~uii2c_inst/scl_clk                                                                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__9_n_0          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_10                                                                                                         |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                                 |                2 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                |                8 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_rep_10[0]                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                      |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                |                7 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                             |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                  |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                      |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                              |                5 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                             |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                             |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                             |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                      |                7 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                             |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                             |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                      |                6 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                             |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                     |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                            |                2 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].wr_probe_out_reg                                                                                                                                                                                  | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                               |                5 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                          |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/W0_Fbuf[7]_i_1_n_0                                                                                                                                                                                                                         | uicfg5640_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/count_rden[7]_i_1_n_0                                                                                                                                                                                                                      | uicfg5640_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/count_wren[7]_i_1_n_0                                                                                                                                                                                                                      | uicfg5640_inst/SR[0]                                                                                                                                                                                                                    |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_rep_11[0]                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                      |                4 |              8 |
| ~uii2c_inst/scl_clk                                                                                       | uicfg5640_inst/uii2c_inst/p_0_in                                                                                                                                                                                                                         | uicfg5640_inst/uii2c_inst/rcnt[7]_i_1_n_0                                                                                                                                                                                               |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                                 |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_rep_5[0]                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                      |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                                 |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/SR[0]                                                 |                2 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][225]_i_1_n_0                                                                                                                                                                                            |                3 |              8 |
|  clk_wiz0_inst/inst/clk_out3                                                                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_rep_4[0]                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                      |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_rep_3[0]                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                      |                2 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][287]_i_1_n_0                                                                                                                                                                                            |                3 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][364]_i_1_n_0                                                                                                                                                                                            |                3 |              8 |
| ~uii2c_inst/scl_clk                                                                                       | uicfg5640_inst/uii2c_inst/CEA2                                                                                                                                                                                                                           | uicfg5640_inst/uii2c_inst/wcnt[7]_i_1_n_0                                                                                                                                                                                               |                3 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][470]_i_1_n_0                                                                                                                                                                                            |                3 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[23][410]_i_1_n_0                                                                                                                                                                                            |                2 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[24][364]_i_1_n_0                                                                                                                                                                                            |                5 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[24][394]_i_1_n_0                                                                                                                                                                                            |                6 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[24][366]_i_1_n_0                                                                                                                                                                                            |                5 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out_reg                                                                                                                                                                                  | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_rep_13[0]                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                      |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_rep_15[0]                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                      |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                             |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                             |                3 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                  | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                1 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                             |                2 |              8 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                  | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                             |                3 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                             |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_0[0]                                                                                                                     |                3 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][474]_i_1_n_0                                                                                                                                                                                            |                5 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                4 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                |                7 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                               |                2 |              9 |
|  cmos_pclk_i_IBUF_BUFG                                                                                    |                                                                                                                                                                                                                                                          | edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                             |                5 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][469]_i_1_n_0                                                                                                                                                                                            |                5 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out_reg                                                                                                                                                                                  | protpg_inst/vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out_reg                                                                                                                                                                                  | protpg_inst/vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |              9 |
|  clk_wiz0_inst/inst/clk_out3                                                                              | uicfg5640_inst/wr_data[31]_i_1_n_0                                                                                                                                                                                                                       | uidelay_inst/rst_d0_reg_inv_0[0]                                                                                                                                                                                                        |                2 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                  | protpg_inst/vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |              9 |
|  clk_wiz0_inst/inst/clk_out3                                                                              |                                                                                                                                                                                                                                                          | uicfg5640_inst/uii2c_inst/clear                                                                                                                                                                                                         |                3 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                  | protpg_inst/vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                4 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg                                                                                                                                                                                  | protpg_inst/vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                                  | protpg_inst/vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                             |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | uicfg5640_inst/SR[0]                                                                                                                                                                                                                    |                5 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                               |                3 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                  | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                 |                2 |              9 |
|  clk_wiz0_inst/inst/clk_out3                                                                              | uicfg5640_inst/uii2c_inst/iic_busy_reg_0[0]                                                                                                                                                                                                              | uicfg5640_inst/wr_data[31]_i_1_n_0                                                                                                                                                                                                      |                3 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][459]_i_1_n_0                                                                                                                                                                                            |                3 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[6].wr_probe_out_reg                                                                                                                                                                                  | protpg_inst/vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                2 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].wr_probe_out_reg                                                                                                                                                                                  | protpg_inst/vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                          |                3 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                  |                4 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                               |                2 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                      |                2 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                 | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                |                2 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |              9 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                         |                3 |              9 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[23][459]_i_1_n_0                                                                                                                                                                                            |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                        | uitpg_inst/ila123/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                              |                2 |             10 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                        | uitpg_inst/ila123/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                    |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |                6 |             10 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d[9]_i_1__0_n_0                                                                                                                                                                               |                3 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                                                         |                4 |             10 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[23][474]_i_1_n_0                                                                                                                                                                                            |                3 |             10 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][410]_i_1_n_0                                                                                                                                                                                            |                5 |             10 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             10 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                            |                2 |             10 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/rst_FIFO_cnt_0                                                                                                                                                                                                                             | uicfg5640_inst/SR[0]                                                                                                                                                                                                                    |                3 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                |                5 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                          |                2 |             10 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[24][470]_i_1_n_0                                                                                                                                                                                            |                7 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                          |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/ms_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             10 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/X_wait_sig                                                                                                                                                                                                                                  | MONITOR_INST/X_wait_sig[19]_i_1_n_0                                                                                                                                                                                                     |                3 |             10 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[21][364]_i_1_n_0                                                                                                                                                                                            |                6 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/ms_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             10 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                               |                4 |             11 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[22][474]_i_1_n_0                                                                                                                                                                                            |                4 |             11 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                          |                4 |             11 |
|  clk_wiz0_inst/inst/clk_out1                                                                              | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                              |                3 |             11 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[425]                                                                                                                                                                                                        |                5 |             11 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                            |                3 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                8 |             11 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_reg[23][364]_i_1_n_0                                                                                                                                                                                            |                6 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                               |                2 |             11 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uivtc_inst/hcnt[10]_i_1_n_0                                                                                                                                                                                                             |                3 |             11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                |                8 |             11 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor1/cor_de_1                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor2/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor2/cor_de_2                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor3/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor3/cor_de_3                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor4/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor4/cor_de_4                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor5/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor5/cor_de_5                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor6/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor6/cor_de_6                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor7/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor7/cor_de_7                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp8/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp8/exp_de_8                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp0/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp0/exp_de_0                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp1/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp1/exp_de_1                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp2/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp2/exp_de_2                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp3/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/i_data_en_delay_4                                                                                                                                                                                                                            | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp3/exp_de_3                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp4/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp5/exp_de_5                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp6/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp6/exp_de_6                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp7/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp7/exp_de_7                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                             |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uivtc_inst/vcnt                                                                                                                                                                                                                                          | uivtc_inst/vcnt[11]_i_1_n_0                                                                                                                                                                                                             |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                               |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                       |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                       |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___110_n_0                                                                                                                                                        |                2 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                           |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp4/exp_de_4                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/rburst_cnt[11]_i_1_n_0                                                                                                                                                                                                                     | uicfg5640_inst/SR[0]                                                                                                                                                                                                                    |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/wburst_cnt[11]_i_1_n_0                                                                                                                                                                                                                     | uicfg5640_inst/SR[0]                                                                                                                                                                                                                    |                2 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                           |                                                                                                                                                                                                                                         |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp5/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/add_cnt_row                                                                                                                                                                                                                                      | IMAGE_C/cnt_row[0]_i_1_n_0                                                                                                                                                                                                              |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/col_max                                                                                                                                                                                                                                          | protpg_inst/cor8/tpg_vs_c                                                                                                                                                                                                               |                4 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/row_max                                                                                                                                                                                                                                          | protpg_inst/cor8/tpg_vs_c                                                                                                                                                                                                               |                4 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/col_min                                                                                                                                                                                                                                          | protpg_inst/cor8/tpg_vs_c                                                                                                                                                                                                               |                4 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/row_min                                                                                                                                                                                                                                          | protpg_inst/cor8/tpg_vs_c                                                                                                                                                                                                               |                4 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor0/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor8/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor8/tpg_de_c                                                                                                                                                                                                                                | IMAGE_C/cnt_col[0]_i_1_n_0                                                                                                                                                                                                              |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor0/cor_de_0                                                                                                                                                                                                                                | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor1/u_matrix_3x3_1bit/add_cnt_row                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                3 |             12 |
|  clk_wiz0_inst/inst/clk_out1                                                                              | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                         |                4 |             12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                               |                4 |             13 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/ball_d                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             13 |
|  clk_wiz0_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                         |                4 |             13 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/ball_r                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             13 |
|  clk_wiz0_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                |                2 |             13 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                               |                4 |             14 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                |                8 |             14 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                               | protpg_inst/ila223/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                            |                4 |             14 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                    | protpg_inst/ila223/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                4 |             14 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             14 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/VIO2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                | MONITOR_INST/VIO2/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                5 |             14 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             14 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             14 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                           |                4 |             14 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/ball_r3                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             14 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                   | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |                4 |             14 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[6]                                                                                                                                                         |                7 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                |                5 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                |                4 |             15 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                |                8 |             15 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                         |                8 |             15 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                         |                7 |             15 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/VIO3/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                     | IMAGE_C/VIO3/inst/DECODER_INST/SR[0]                                                                                                                                                                                                    |                7 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                               |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/v_cnt0                                                                                                                                                                                                                                        | uivtc_inst/vtc_vs_o_reg_0                                                                                                                                                                                                               |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | frequency_compute_inst/speed_compute_top_inst/cordic_square_root_inst/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/CE                                                                                                                             | frequency_compute_inst/speed_compute_top_inst/cordic_square_root_inst/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                      |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/VIO3/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                                     | IMAGE_C/VIO3/inst/DECODER_INST/SR[0]                                                                                                                                                                                                    |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/VIO3/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                     | IMAGE_C/VIO3/inst/DECODER_INST/SR[0]                                                                                                                                                                                                    |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | protpg_inst/vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                             |                3 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | frequency_compute_inst/data_out_valid_reg_n_0                                                                                                                                                                                                            | key22/inst/key2_cap                                                                                                                                                                                                                     |                8 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                          |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                            |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                         | edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                            |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                     |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/VIO3/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                     | IMAGE_C/VIO3/inst/DECODER_INST/SR[0]                                                                                                                                                                                                    |                7 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                  | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                9 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg                                                                                                                                                                                  | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/motor_freq_reg0                                                                                                                                                                                                                             | key22/inst/key2_cap                                                                                                                                                                                                                     |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                           |                7 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[10].wr_probe_out_reg                                                                                                                                                                                 | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/forth_pulse_cnt                                                                                                                                                                                                                             | MONITOR_INST/forth_pulse_cnt[15]_i_1_n_0                                                                                                                                                                                                |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                                  | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].wr_probe_out_reg                                                                                                                                                                                 | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  cmos_pclk_i_IBUF_BUFG                                                                                    | uiSensorRGB565_inst/cmos_href_r                                                                                                                                                                                                                          | uiSensorRGB565_inst/rgb2[15]_i_1_n_0                                                                                                                                                                                                    |                2 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/back_pulse_cnt                                                                                                                                                                                                                              | MONITOR_INST/back_pulse_cnt[15]_i_1_n_0                                                                                                                                                                                                 |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out_reg                                                                                                                                                                                  | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[6].wr_probe_out_reg                                                                                                                                                                                  | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].wr_probe_out_reg                                                                                                                                                                                  | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                7 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].wr_probe_out_reg                                                                                                                                                                                  | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/VIO2/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                | MONITOR_INST/VIO2/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/VIO3/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/VIO2/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                                | MONITOR_INST/VIO2/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/VIO2/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                            |                4 |             17 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/sw_i_1_n_0                                                                                                                                                                                                                                  | key22/inst/key2_cap                                                                                                                                                                                                                     |                5 |             17 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/motor_ctrl_inst/pulse_i_1_n_0                                                                                                                                                                                                               | key22/inst/key2_cap                                                                                                                                                                                                                     |                5 |             17 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/addrb[17]_i_1_n_0                                                                                                                                                                                                            |                5 |             18 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                               |                5 |             18 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/addra[17]_i_1_n_0                                                                                                                                                                                                            |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                               |                4 |             19 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | key22/inst/clear                                                                                                                                                                                                                        |                5 |             20 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | key11/inst/clear                                                                                                                                                                                                                        |                5 |             20 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/X_NUM_TEST[19]_i_1_n_0                                                                                                                                                                                                                           | key22/inst/key2_cap                                                                                                                                                                                                                     |                5 |             20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                              |                5 |             20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/R0_addr[21]_i_1_n_0                                                                                                                                                                                                                        | uicfg5640_inst/SR[0]                                                                                                                                                                                                                    |                3 |             20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/W0_addr[21]_i_1_n_0                                                                                                                                                                                                                        | uicfg5640_inst/SR[0]                                                                                                                                                                                                                    |                3 |             20 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                          |                4 |             20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                               |                6 |             20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                               |                8 |             21 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/X_wait_sig                                                                                                                                                                                                                                  | MONITOR_INST/X_wait_sig[31]_i_1_n_0                                                                                                                                                                                                     |                8 |             21 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                         | edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                            |                4 |             22 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp2/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp2/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp2/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp3/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp3/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp3/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                               |               10 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                |                8 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                               |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp3/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp4/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp4/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp4/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp4/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp5/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp5/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp5/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp5/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                            |               12 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp6/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp6/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp6/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp7/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp7/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             24 |
|  clk_wiz0_inst/inst/clk_out3                                                                              | uicfg5640_inst/uii2c_inst/E[0]                                                                                                                                                                                                                           | uicfg5640_inst/wr_data[31]_i_1_n_0                                                                                                                                                                                                      |                6 |             24 |
|  clk_wiz0_inst/inst/clk_out3                                                                              | uidelay_inst/sel                                                                                                                                                                                                                                         | uidelay_inst/cnt[0]_i_1_n_0                                                                                                                                                                                                             |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp7/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp7/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             24 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                  | edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                            |                4 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor0/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor0/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor8/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor8/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp6/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor0/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor8/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor8/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor4/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor4/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor4/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor0/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor1/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor1/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor1/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor1/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor2/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor2/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor2/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor2/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor3/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor3/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor3/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor3/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor4/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor5/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor5/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor5/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor5/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor6/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor6/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor6/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor6/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor7/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor7/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor7/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/cor7/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp8/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp8/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp8/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp8/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp0/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp0/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp0/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp0/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp1/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp1/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp1/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp1/u_matrix_3x3_1bit/u2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/exp2/u_matrix_3x3_1bit/u1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             25 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                                                    |               11 |             25 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                |                8 |             25 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index162_out[3]                                                                                                                                                                                                 |               11 |             26 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                     |                7 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index201_out[3]                                                                                                                                                                                                 |               10 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index2[3]                                                                                                                                                                                                       |               10 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index17[3]                                                                                                                                                                                                      |                7 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index3[3]                                                                                                                                                                                                       |                9 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index5[3]                                                                                                                                                                                                       |               10 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index15[3]                                                                                                                                                                                                      |               12 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index9[3]                                                                                                                                                                                                       |                9 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index6[3]                                                                                                                                                                                                       |               11 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/ball_r1                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index84_out[3]                                                                                                                                                                                                  |                9 |             26 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                     |                6 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index7[3]                                                                                                                                                                                                       |                7 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index45_out[3]                                                                                                                                                                                                  |               10 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index19[3]                                                                                                                                                                                                      |               11 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index18[3]                                                                                                                                                                                                      |                9 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index14[3]                                                                                                                                                                                                      |               11 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index123_out[3]                                                                                                                                                                                                 |               11 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index13[3]                                                                                                                                                                                                      |               10 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index1[3]                                                                                                                                                                                                       |                8 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index10[3]                                                                                                                                                                                                      |               10 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/char_num/num_index11[3]                                                                                                                                                                                                      |                8 |             26 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/ball_x[13]_i_2_n_0                                                                                                                                                                                                                               | IMAGE_C/ball_x[13]_i_1_n_0                                                                                                                                                                                                              |                8 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             29 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             29 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             29 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             29 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_2                                                               |                7 |             30 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uihdmitx_inst/Inst_TMDSEncoder_red/SR[0]                                                                                                                                                                                                |               12 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                |               17 |             31 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/motor_sw16_out                                                                                                                                                                                                                              | MONITOR_INST/wait_delay_cnt[31]_i_1_n_0                                                                                                                                                                                                 |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/cnt_10ns[0]_i_2_n_0                                                                                                                                                                                                                         | MONITOR_INST/cnt_10ns[0]_i_1_n_0                                                                                                                                                                                                        |                8 |             32 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             33 |
|  cmos_pclk_i_IBUF_BUFG                                                                                    | uiSensorRGB565_inst/E[0]                                                                                                                                                                                                                                 | edma_ctr_inst/W0_FIFO_Rst                                                                                                                                                                                                               |               13 |             33 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                |               24 |             33 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                           |                9 |             33 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             33 |
|  cmos_pclk_i_IBUF_BUFG                                                                                    | edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                  | edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                            |                6 |             33 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             34 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                               |               17 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                |                6 |             35 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                               |               13 |             37 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             38 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             38 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                |               19 |             38 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/VIO2/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                      | MONITOR_INST/VIO2/inst/DECODER_INST/SR[0]                                                                                                                                                                                               |               13 |             38 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                              |               13 |             40 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |                5 |             40 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             41 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/h_cnt[0]_i_1_n_0                                                                                                                                                                                                             |               24 |             41 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             41 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | protpg_inst/ila223/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |               13 |             42 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_3                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             43 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                |               25 |             44 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |               14 |             44 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/TS_S_reg[0]_0                                                                                                                                                                                                                                    | IMAGE_C/TS_S_reg[1]_0                                                                                                                                                                                                                   |               24 |             44 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                               |               22 |             44 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                               |               13 |             44 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             45 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                               |               14 |             47 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/VIO3/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                           | IMAGE_C/VIO3/inst/DECODER_INST/SR[0]                                                                                                                                                                                                    |               19 |             48 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | edma_ctr_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]                                                                                                                                                            |                9 |             48 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                               |               14 |             48 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | frequency_compute_inst/speed_compute_top_inst/cordic_square_root_inst/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                      |               19 |             50 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/DECODER_INST/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               33 |             52 |
|  cmos_pclk_i_IBUF_BUFG                                                                                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             55 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | uitpg_inst/ila123/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                            |               20 |             63 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                              |                                                                                                                                                                                                                                         |               11 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                              |                                                                                                                                                                                                                                         |               10 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_5                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                           |               18 |             64 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                 |                                                                                                                                                                                                                                         |               12 |             64 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/vio/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | protpg_inst/vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |               16 |             72 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             75 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                           |                                                                                                                                                                                                                                         |               21 |             76 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | IMAGE_C/x_reg                                                                                                                                                                                                                                            | protpg_inst/cor8/tpg_vs_c                                                                                                                                                                                                               |               27 |             80 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_1                                                                                                                                                    |                                                                                                                                                                                                                                         |               20 |             85 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                         |               11 |             88 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_4                                                                                                                                                    |                                                                                                                                                                                                                                         |               26 |             93 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                         |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                         |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                         |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                         |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                         |               12 |             96 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                         |               12 |             96 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | MONITOR_INST/ila666/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               28 |            103 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | protpg_inst/ila223/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               25 |            103 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | uitpg_inst/ila123/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               26 |            103 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                         |               13 |            104 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               13 |            104 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_2                                                                                                                                                    |                                                                                                                                                                                                                                         |               27 |            106 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               14 |            112 |
|  clk_wiz1_inst/inst/clk_out1                                                                              | nolabel_line377/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                        | nolabel_line377/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |               46 |            161 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | edma_ctr_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                            |              134 |            512 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                    |                                                                                                                                                                                                                                         |               96 |            768 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1033 |           3311 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             3100 |          12973 |
|  clk_wiz1_inst/inst/clk_out1                                                                              |                                                                                                                                                                                                                                                          | key22/inst/key2_cap                                                                                                                                                                                                                     |             5245 |          26843 |
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


