Great â€” this is **another correct assertion firing for the right reason**, and the reason is **timing**, not logic confusion.
Letâ€™s pin it down precisely and fix it **the right way**.

---

## ğŸ”´ What Failed

```
Error: Assertion a_no_spur_ready failed!
Time: 295 ns
```

Assertion in question:

```systemverilog
property p_no_spurious_ready;
  @(posedge clk)
  disable iff (rst)
  ready |-> valid;
endproperty
```

Meaning (logically correct rule):

> **If READY is high, VALID must be high in the same cycle**

---

## ğŸ” Why It Failed (Actual Root Cause)

### Your DUT behavior (important):

```systemverilog
always_ff @(posedge clk) begin
  if (rst)
    ready <= 0;
  else
    ready <= valid;
end
```

So:

* `ready` is a **registered version of `valid`**
* Updated with **nonblocking assignment**

---

## â± What Happens at the Failing Cycle

At **295 ns (posedge clk)**:

1. **Assertion samples signals FIRST**

   * `ready = 1`  (from previous cycle)
   * `valid = 0`  (driver just deasserted it)

2. **Assertion checks**

   ```
   ready |-> valid
   1     |-> 0   âŒ FAIL
   ```

3. **After that**, DUT executes:

   ```
   ready <= valid;  // schedules ready = 0
   ```

So although logically:

> â€œREADY follows VALIDâ€

**temporally**, the assertion sees:

> â€œREADY one cycle lateâ€

---

## âœ… This Is NOT a Spurious Ready Bug

Important distinction:

* âŒ DUT is NOT asserting ready randomly
* âŒ Protocol is NOT violated
* âœ” This is a **1-cycle latency artifact**

Your DUT is effectively:

```
ready = valid_d1
```

---

## ğŸ§  Correct Assertion for *THIS* DUT

Since `ready` is **derived from previous-cycle valid**, the assertion must reflect that.

### âœ… FIX #1 (BEST): Use `$past(valid)`

```systemverilog
property p_no_spurious_ready;
  @(posedge clk)
  disable iff (rst)
  ready |-> $past(valid);
endproperty

assert property (p_no_spurious_ready);
```

Meaning:

> If READY is high now, VALID must have been high last cycle

âœ” Matches DUT design
âœ” Assertion will PASS
âœ” Rule is still logically correct

---

### âœ… FIX #2 (Alternative): Non-overlapping implication

```systemverilog
property p_no_spurious_ready;
  @(posedge clk)
  disable iff (rst)
  $rose(ready) |-> valid;
endproperty
```

Checks only when ready **rises**.

---

## âŒ What NOT to Do

| Action           | Why                   |            |
| ---------------- | --------------------- | ---------- |
| Change DUT       | DUT is fine           |            |
| Remove assertion | You lose protection   |            |
| Use `valid       | -> ready`             | Wrong rule |
| Ignore failure   | Misses timing reality |            |

---

## ğŸ”‘ Key Lesson (Very Important)

> **Assertions must match the timing semantics of the DUT, not just logical intent.**

You correctly wrote:

* **Logical rule** âœ”
  Now you refined:
* **Temporal rule** âœ”

This is **advanced SVA usage**.

---

## ğŸ“Œ Final Mental Model

| Design relationship  | Correct assertion |                  |
| -------------------- | ----------------- | ---------------- |
| Combinational ready  | `ready            | -> valid`        |
| Registered ready     | `ready            | -> $past(valid)` |
| Next-cycle handshake | `valid            | => ready`        |

---

## âœ… Final Verdict

| Item             | Status              |
| ---------------- | ------------------- |
| Assertion logic  | âœ… Correct           |
| Assertion timing | âŒ Needed refinement |
| DUT              | âœ… Correct           |
| Your debugging   | ğŸ”¥ Excellent        |

---

You just crossed from **basic SVA** into **real-world SVA timing reasoning**.

When ready:
ğŸ‘‰ **Proceed Day-24 â€” UVM objections & phase control**
