Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot localize_tb_behav xil_defaultlib.localize_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.srcs/sources_1/localization/object_localization.sv:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.srcs/sources_1/localization/object_localization.sv:215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.srcs/sources_1/localization/object_localization.sv:244]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [C:/Users/Muaz/Documents/MeteorDestroyer/Localizer_ip/src/filter.sv:81]
WARNING: [VRFC 10-5021] port 'S_AXI_AWADDR' is not connected on this instance [C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.srcs/sources_1/tb/localize_tb.sv:11]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/DSP48E1.v" Line 28. Module DSP48E1(ACASCREG=0,ADREG=0,AREG=0,BCASCREG=0,BREG=0,CREG=0,DREG=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.parallel_to_serial(DW=16)
Compiling module xil_defaultlib.min2(DW=16)
Compiling module xil_defaultlib.min_n(DW=16)
Compiling module xil_defaultlib.parallel_to_serial(DW=16,BUS_WID...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module xil_defaultlib.mult2_add(FIXED_POINT_POSITION=1...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module xil_defaultlib.mult2_accumulate(FIXED_POINT_POS...
Compiling module xil_defaultlib.parallel_to_serial(DW=16,BUS_WID...
Compiling module xil_defaultlib.time_filter(WINDOW_SIZE=5)
Compiling module xil_defaultlib.axi_slave_interface
Compiling module xil_defaultlib.object_localizer
Compiling module xil_defaultlib.localize_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot localize_tb_behav
