

================================================================
== Vitis HLS Report for 'jacobi_1d_Pipeline_VITIS_LOOP_15_3'
================================================================
* Date:           Mon May  5 03:23:12 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        jacobi_1d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      253|      253|  1.265 us|  1.265 us|  253|  253|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_3  |      251|      251|        18|          2|          1|   118|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       60|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      110|    -|
|Register             |        -|     -|      489|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      489|      234|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln16_1_fu_162_p2  |         +|   0|  0|  14|           7|           1|
    |add_ln16_2_fu_168_p2  |         +|   0|  0|  17|          10|           4|
    |add_ln16_fu_141_p2    |         +|   0|  0|  17|          10|           5|
    |icmp_ln15_fu_122_p2   |      icmp|   0|  0|  10|           7|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  60|          35|          17|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |B_address0               |  14|          3|    7|         21|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |grp_fu_100_p0            |  14|          3|   64|        192|
    |grp_fu_100_p1            |  14|          3|   64|        192|
    |i_fu_50                  |   9|          2|    7|         14|
    |reg_109                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 110|         24|  217|        570|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_load_1_reg_242                  |  64|   0|   64|          0|
    |add1_reg_262                      |  64|   0|   64|          0|
    |add2_reg_272                      |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i_1_cast2_reg_222                 |   7|   0|   64|         57|
    |i_fu_50                           |   7|   0|    7|          0|
    |icmp_ln15_reg_218                 |   1|   0|    1|          0|
    |lshr_ln1_reg_237                  |   7|   0|    7|          0|
    |mul1_reg_277                      |  64|   0|   64|          0|
    |reg_109                           |  64|   0|   64|          0|
    |i_1_cast2_reg_222                 |  64|  32|   64|         57|
    |lshr_ln1_reg_237                  |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 489|  64|  489|        114|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|grp_fu_101_p_din0    |  out|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|grp_fu_101_p_din1    |  out|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|grp_fu_101_p_opcode  |  out|    2|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|grp_fu_101_p_dout0   |   in|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|grp_fu_101_p_ce      |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|grp_fu_105_p_din0    |  out|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|grp_fu_105_p_din1    |  out|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|grp_fu_105_p_dout0   |   in|   64|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|grp_fu_105_p_ce      |  out|    1|  ap_ctrl_hs|  jacobi_1d_Pipeline_VITIS_LOOP_15_3|  return value|
|B_address0           |  out|    7|   ap_memory|                                   B|         array|
|B_ce0                |  out|    1|   ap_memory|                                   B|         array|
|B_q0                 |   in|   64|   ap_memory|                                   B|         array|
|B_address1           |  out|    7|   ap_memory|                                   B|         array|
|B_ce1                |  out|    1|   ap_memory|                                   B|         array|
|B_q1                 |   in|   64|   ap_memory|                                   B|         array|
|A_address0           |  out|    7|   ap_memory|                                   A|         array|
|A_ce0                |  out|    1|   ap_memory|                                   A|         array|
|A_we0                |  out|    1|   ap_memory|                                   A|         array|
|A_d0                 |  out|   64|   ap_memory|                                   A|         array|
+---------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 2, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 1, i7 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.59ns)   --->   "%icmp_ln15 = icmp_eq  i7 %i_1, i7 119" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:15]   --->   Operation 28 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 118, i64 118, i64 118"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc28.split, void %for.inc31.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:15]   --->   Operation 30 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_1_cast2 = zext i7 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 31 'zext' 'i_1_cast2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %i_1, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 32 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.72ns)   --->   "%add_ln16 = add i10 %shl_ln1, i10 1016" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 33 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln16_1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %add_ln16, i32 3, i32 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 34 'partselect' 'lshr_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %lshr_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 35 'zext' 'zext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 36 'getelementptr' 'B_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.20ns)   --->   "%B_load = load i7 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 37 'load' 'B_load' <Predicate = (!icmp_ln15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i64 %B, i64 0, i64 %i_1_cast2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 38 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.20ns)   --->   "%B_load_1 = load i7 %B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 39 'load' 'B_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln16_1 = add i7 %i_1, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 40 'add' 'add_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.72ns)   --->   "%add_ln16_2 = add i10 %shl_ln1, i10 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 41 'add' 'add_ln16_2' <Predicate = (!icmp_ln15)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %add_ln16_2, i32 3, i32 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 42 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln15 = store i7 %add_ln16_1, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:15]   --->   Operation 43 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 44 [1/2] (1.20ns)   --->   "%B_load = load i7 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 44 'load' 'B_load' <Predicate = (!icmp_ln15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_2 : Operation 45 [1/2] (1.20ns)   --->   "%B_load_1 = load i7 %B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 45 'load' 'B_load_1' <Predicate = (!icmp_ln15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %B_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 46 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i64 %B_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 47 'bitcast' 'bitcast_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [5/5] (2.89ns)   --->   "%add1 = dadd i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 48 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 49 [4/5] (2.89ns)   --->   "%add1 = dadd i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 49 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 50 [3/5] (2.89ns)   --->   "%add1 = dadd i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 50 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 51 [2/5] (2.89ns)   --->   "%add1 = dadd i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 51 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i7 %lshr_ln1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 52 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i64 %B, i64 0, i64 %zext_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 53 'getelementptr' 'B_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (1.20ns)   --->   "%B_load_2 = load i7 %B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 54 'load' 'B_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 55 [1/5] (2.89ns)   --->   "%add1 = dadd i64 %bitcast_ln16, i64 %bitcast_ln16_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 55 'dadd' 'add1' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/2] (1.20ns)   --->   "%B_load_2 = load i7 %B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 56 'load' 'B_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln16_2 = bitcast i64 %B_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 57 'bitcast' 'bitcast_ln16_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [5/5] (2.89ns)   --->   "%add2 = dadd i64 %add1, i64 %bitcast_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 58 'dadd' 'add2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 59 [4/5] (2.89ns)   --->   "%add2 = dadd i64 %add1, i64 %bitcast_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 59 'dadd' 'add2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 60 [3/5] (2.89ns)   --->   "%add2 = dadd i64 %add1, i64 %bitcast_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 60 'dadd' 'add2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 61 [2/5] (2.89ns)   --->   "%add2 = dadd i64 %add1, i64 %bitcast_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 61 'dadd' 'add2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 62 [1/5] (2.89ns)   --->   "%add2 = dadd i64 %add1, i64 %bitcast_ln16_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 62 'dadd' 'add2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.33>
ST_13 : Operation 63 [5/5] (3.33ns)   --->   "%mul1 = dmul i64 %add2, i64 0.33333" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 63 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 64 [4/5] (3.33ns)   --->   "%mul1 = dmul i64 %add2, i64 0.33333" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 64 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 65 [3/5] (3.33ns)   --->   "%mul1 = dmul i64 %add2, i64 0.33333" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 65 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.33>
ST_16 : Operation 66 [2/5] (3.33ns)   --->   "%mul1 = dmul i64 %add2, i64 0.33333" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 66 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.33>
ST_17 : Operation 67 [1/5] (3.33ns)   --->   "%mul1 = dmul i64 %add2, i64 0.33333" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 67 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.20>
ST_18 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:5]   --->   Operation 68 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln16_3 = bitcast i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 69 'bitcast' 'bitcast_ln16_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 70 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %i_1_cast2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 70 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 71 [1/1] (1.20ns)   --->   "%store_ln16 = store i64 %bitcast_ln16_3, i7 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:16]   --->   Operation 71 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_1d/jacobi_1d_slow.c:15]   --->   Operation 72 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
store_ln0         (store            ) [ 0000000000000000000]
br_ln0            (br               ) [ 0000000000000000000]
i_1               (load             ) [ 0000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000]
icmp_ln15         (icmp             ) [ 0111111111111111100]
empty             (speclooptripcount) [ 0000000000000000000]
br_ln15           (br               ) [ 0000000000000000000]
i_1_cast2         (zext             ) [ 0111111111111111111]
shl_ln1           (bitconcatenate   ) [ 0000000000000000000]
add_ln16          (add              ) [ 0000000000000000000]
lshr_ln16_1       (partselect       ) [ 0000000000000000000]
zext_ln16         (zext             ) [ 0000000000000000000]
B_addr            (getelementptr    ) [ 0010000000000000000]
B_addr_1          (getelementptr    ) [ 0010000000000000000]
add_ln16_1        (add              ) [ 0000000000000000000]
add_ln16_2        (add              ) [ 0000000000000000000]
lshr_ln1          (partselect       ) [ 0111111000000000000]
store_ln15        (store            ) [ 0000000000000000000]
B_load            (load             ) [ 0101000000000000000]
B_load_1          (load             ) [ 0101000000000000000]
bitcast_ln16      (bitcast          ) [ 0110111100000000000]
bitcast_ln16_1    (bitcast          ) [ 0110111100000000000]
zext_ln16_1       (zext             ) [ 0000000000000000000]
B_addr_2          (getelementptr    ) [ 0100000100000000000]
add1              (dadd             ) [ 0110000011111000000]
B_load_2          (load             ) [ 0010000010000000000]
bitcast_ln16_2    (bitcast          ) [ 0110000001111000000]
add2              (dadd             ) [ 0110000000000111110]
mul1              (dmul             ) [ 0010000000000000001]
specloopname_ln5  (specloopname     ) [ 0000000000000000000]
bitcast_ln16_3    (bitcast          ) [ 0000000000000000000]
A_addr            (getelementptr    ) [ 0000000000000000000]
store_ln16        (store            ) [ 0000000000000000000]
br_ln15           (br               ) [ 0000000000000000000]
ret_ln0           (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="B_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="7" slack="0"/>
<pin id="63" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="64" slack="1"/>
<pin id="69" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/1 B_load_1/1 B_load_2/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="B_addr_1_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="7" slack="0"/>
<pin id="75" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="B_addr_2_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="7" slack="0"/>
<pin id="83" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/6 "/>
</bind>
</comp>

<comp id="87" class="1004" name="A_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="7" slack="17"/>
<pin id="91" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/18 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln16_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/18 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add1/3 add2/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="1"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/13 "/>
</bind>
</comp>

<comp id="109" class="1005" name="reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="1"/>
<pin id="111" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_load B_load_2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="7" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_1_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln15_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="7" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_1_cast2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast2/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="shl_ln1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="0" index="1" bw="7" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln16_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="lshr_ln16_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="10" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="0" index="3" bw="5" slack="0"/>
<pin id="152" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln16_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln16_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln16_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln16_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="lshr_ln1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="0" index="3" bw="5" slack="0"/>
<pin id="179" dir="1" index="4" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln15_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="bitcast_ln16_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="bitcast_ln16_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln16_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="5"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="bitcast_ln16_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_2/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="bitcast_ln16_3_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_3/18 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="218" class="1005" name="icmp_ln15_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="222" class="1005" name="i_1_cast2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="17"/>
<pin id="224" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="i_1_cast2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="B_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="1"/>
<pin id="229" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="232" class="1005" name="B_addr_1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="1"/>
<pin id="234" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="lshr_ln1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="5"/>
<pin id="239" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="242" class="1005" name="B_load_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_load_1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="bitcast_ln16_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16 "/>
</bind>
</comp>

<comp id="252" class="1005" name="bitcast_ln16_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_1 "/>
</bind>
</comp>

<comp id="257" class="1005" name="B_addr_2_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="1"/>
<pin id="259" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="add1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="bitcast_ln16_2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="add2_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="mul1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="40" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="70"><net_src comp="54" pin="3"/><net_sink comp="61" pin=2"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="71" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="40" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="61" pin="7"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="61" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="119" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="119" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="141" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="160"><net_src comp="147" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="166"><net_src comp="119" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="133" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="168" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="162" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="109" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="205"><net_src comp="109" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="214"><net_src comp="50" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="221"><net_src comp="122" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="128" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="230"><net_src comp="54" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="235"><net_src comp="71" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="240"><net_src comp="174" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="245"><net_src comp="61" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="250"><net_src comp="189" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="255"><net_src comp="194" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="260"><net_src comp="79" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="265"><net_src comp="100" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="270"><net_src comp="202" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="275"><net_src comp="100" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="280"><net_src comp="104" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="207" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B | {}
	Port: A | {18 }
 - Input state : 
	Port: jacobi_1d_Pipeline_VITIS_LOOP_15_3 : B | {1 2 6 7 }
	Port: jacobi_1d_Pipeline_VITIS_LOOP_15_3 : A | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln15 : 2
		br_ln15 : 3
		i_1_cast2 : 2
		shl_ln1 : 2
		add_ln16 : 3
		lshr_ln16_1 : 4
		zext_ln16 : 5
		B_addr : 6
		B_load : 7
		B_addr_1 : 3
		B_load_1 : 4
		add_ln16_1 : 2
		add_ln16_2 : 3
		lshr_ln1 : 4
		store_ln15 : 3
	State 2
	State 3
		add1 : 1
	State 4
	State 5
	State 6
		B_addr_2 : 1
		B_load_2 : 2
	State 7
	State 8
		add2 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		store_ln16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_100     |    3    |   457   |   698   |
|----------|--------------------|---------|---------|---------|
|   dmul   |     grp_fu_104     |    8    |   312   |   109   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln16_fu_141  |    0    |    0    |    17   |
|    add   |  add_ln16_1_fu_162 |    0    |    0    |    14   |
|          |  add_ln16_2_fu_168 |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln15_fu_122  |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|          |  i_1_cast2_fu_128  |    0    |    0    |    0    |
|   zext   |  zext_ln16_fu_157  |    0    |    0    |    0    |
|          | zext_ln16_1_fu_198 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|   shl_ln1_fu_133   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect| lshr_ln16_1_fu_147 |    0    |    0    |    0    |
|          |   lshr_ln1_fu_174  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    11   |   769   |   865   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   B_addr_1_reg_232   |    7   |
|   B_addr_2_reg_257   |    7   |
|    B_addr_reg_227    |    7   |
|   B_load_1_reg_242   |   64   |
|     add1_reg_262     |   64   |
|     add2_reg_272     |   64   |
|bitcast_ln16_1_reg_252|   64   |
|bitcast_ln16_2_reg_267|   64   |
| bitcast_ln16_reg_247 |   64   |
|   i_1_cast2_reg_222  |   64   |
|       i_reg_211      |    7   |
|   icmp_ln15_reg_218  |    1   |
|   lshr_ln1_reg_237   |    7   |
|     mul1_reg_277     |   64   |
|        reg_109       |   64   |
+----------------------+--------+
|         Total        |   612  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   4  |   7  |   28   ||    20   |
| grp_access_fu_61 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_100    |  p0  |   3  |  64  |   192  ||    14   |
|    grp_fu_100    |  p1  |   4  |  64  |   256  ||    20   |
|      reg_109     |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   604  || 2.09929 ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   769  |   865  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   72   |
|  Register |    -   |    -   |   612  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    2   |  1381  |   937  |
+-----------+--------+--------+--------+--------+
