
407vet6sdio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8fc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002b1ac  0800aa8c  0800aa8c  0000ba8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08035c38  08035c38  00037068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08035c38  08035c38  00036c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08035c40  08035c40  00037068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08035c40  08035c40  00036c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08035c44  08035c44  00036c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08035c48  00037000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00037068  2**0
                  CONTENTS
 10 .bss          0000061c  20000068  20000068  00037068  2**2
                  ALLOC
 11 ._user_heap_stack 0000a004  20000684  20000684  00037068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00037068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016121  00000000  00000000  00037098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cc1  00000000  00000000  0004d1b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011c0  00000000  00000000  00050e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d6b  00000000  00000000  00052040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025638  00000000  00000000  00052dab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b0b3  00000000  00000000  000783e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce73e  00000000  00000000  00093496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00161bd4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004e0c  00000000  00000000  00161c18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000048  00000000  00000000  00166a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aa74 	.word	0x0800aa74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	0800aa74 	.word	0x0800aa74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000614 <MX_DMA_Init+0x78>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005aa:	4a1a      	ldr	r2, [pc, #104]	@ (8000614 <MX_DMA_Init+0x78>)
 80005ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005b2:	4b18      	ldr	r3, [pc, #96]	@ (8000614 <MX_DMA_Init+0x78>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005ba:	607b      	str	r3, [r7, #4]
 80005bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	603b      	str	r3, [r7, #0]
 80005c2:	4b14      	ldr	r3, [pc, #80]	@ (8000614 <MX_DMA_Init+0x78>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c6:	4a13      	ldr	r2, [pc, #76]	@ (8000614 <MX_DMA_Init+0x78>)
 80005c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ce:	4b11      	ldr	r3, [pc, #68]	@ (8000614 <MX_DMA_Init+0x78>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005d6:	603b      	str	r3, [r7, #0]
 80005d8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80005da:	2200      	movs	r2, #0
 80005dc:	2100      	movs	r1, #0
 80005de:	200f      	movs	r0, #15
 80005e0:	f001 f831 	bl	8001646 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80005e4:	200f      	movs	r0, #15
 80005e6:	f001 f84a 	bl	800167e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80005ea:	2200      	movs	r2, #0
 80005ec:	2100      	movs	r1, #0
 80005ee:	203b      	movs	r0, #59	@ 0x3b
 80005f0:	f001 f829 	bl	8001646 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80005f4:	203b      	movs	r0, #59	@ 0x3b
 80005f6:	f001 f842 	bl	800167e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2100      	movs	r1, #0
 80005fe:	2045      	movs	r0, #69	@ 0x45
 8000600:	f001 f821 	bl	8001646 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000604:	2045      	movs	r0, #69	@ 0x45
 8000606:	f001 f83a 	bl	800167e <HAL_NVIC_EnableIRQ>

}
 800060a:	bf00      	nop
 800060c:	3708      	adds	r7, #8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	40023800 	.word	0x40023800

08000618 <testRead>:
 */

#include "filemanager.h"

#define BUFFER_SIZE 2048
void testRead() {
 8000618:	b580      	push	{r7, lr}
 800061a:	f6ad 2d48 	subw	sp, sp, #2632	@ 0xa48
 800061e:	af00      	add	r7, sp, #0

	FRESULT res;
	FIL file;
	UINT bytesRead;
	uint8_t buffer[BUFFER_SIZE];  // 读取缓冲区，大小可根据需要调整
	uint32_t totalRead = 0;
 8000620:	2300      	movs	r3, #0
 8000622:	f8c7 3a40 	str.w	r3, [r7, #2624]	@ 0xa40
	const char *filename = "2.wav";
 8000626:	4b3b      	ldr	r3, [pc, #236]	@ (8000714 <testRead+0xfc>)
 8000628:	f8c7 3a3c 	str.w	r3, [r7, #2620]	@ 0xa3c
	// 打开文件（只读模式）
	res = f_open(&file, filename, FA_READ);
 800062c:	f607 0308 	addw	r3, r7, #2056	@ 0x808
 8000630:	2201      	movs	r2, #1
 8000632:	f8d7 1a3c 	ldr.w	r1, [r7, #2620]	@ 0xa3c
 8000636:	4618      	mov	r0, r3
 8000638:	f008 fba6 	bl	8008d88 <f_open>
 800063c:	4603      	mov	r3, r0
 800063e:	f887 3a3b 	strb.w	r3, [r7, #2619]	@ 0xa3b
	if (res != FR_OK) {
 8000642:	f897 3a3b 	ldrb.w	r3, [r7, #2619]	@ 0xa3b
 8000646:	2b00      	cmp	r3, #0
 8000648:	d008      	beq.n	800065c <testRead+0x44>
		printf("open %s failed error code: %d\r\n", filename, res);
 800064a:	f897 3a3b 	ldrb.w	r3, [r7, #2619]	@ 0xa3b
 800064e:	461a      	mov	r2, r3
 8000650:	f8d7 1a3c 	ldr.w	r1, [r7, #2620]	@ 0xa3c
 8000654:	4830      	ldr	r0, [pc, #192]	@ (8000718 <testRead+0x100>)
 8000656:	f009 fbef 	bl	8009e38 <iprintf>
 800065a:	e056      	b.n	800070a <testRead+0xf2>
		return;
	}
	while (1) {
		res = f_read(&file, buffer, BUFFER_SIZE, &bytesRead);
 800065c:	f607 0304 	addw	r3, r7, #2052	@ 0x804
 8000660:	1d39      	adds	r1, r7, #4
 8000662:	f607 0008 	addw	r0, r7, #2056	@ 0x808
 8000666:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800066a:	f008 fe40 	bl	80092ee <f_read>
 800066e:	4603      	mov	r3, r0
 8000670:	f887 3a3b 	strb.w	r3, [r7, #2619]	@ 0xa3b
		printf("read byte count:%d \r\n", bytesRead);
 8000674:	f607 2348 	addw	r3, r7, #2632	@ 0xa48
 8000678:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4619      	mov	r1, r3
 8000680:	4826      	ldr	r0, [pc, #152]	@ (800071c <testRead+0x104>)
 8000682:	f009 fbd9 	bl	8009e38 <iprintf>

		if (bytesRead == 0) {
 8000686:	f607 2348 	addw	r3, r7, #2632	@ 0xa48
 800068a:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d109      	bne.n	80006a8 <testRead+0x90>
			printf("file read complete\r\n");
 8000694:	4822      	ldr	r0, [pc, #136]	@ (8000720 <testRead+0x108>)
 8000696:	f009 fc37 	bl	8009f08 <puts>
			break;
 800069a:	bf00      	nop
			//printf("%02X", buffer[i]-30);
		}
		printf("\r\n");
	}

	fclose(&file);
 800069c:	f607 0308 	addw	r3, r7, #2056	@ 0x808
 80006a0:	4618      	mov	r0, r3
 80006a2:	f009 fa53 	bl	8009b4c <fclose>
 80006a6:	e030      	b.n	800070a <testRead+0xf2>
		printf("------------- has read %d bytes: -----------", bytesRead);
 80006a8:	f607 2348 	addw	r3, r7, #2632	@ 0xa48
 80006ac:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4619      	mov	r1, r3
 80006b4:	481b      	ldr	r0, [pc, #108]	@ (8000724 <testRead+0x10c>)
 80006b6:	f009 fbbf 	bl	8009e38 <iprintf>
		HAL_I2S_Transmit_DMA(&hi2s2, buffer, BUFFER_SIZE / 2);
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006c0:	4619      	mov	r1, r3
 80006c2:	4819      	ldr	r0, [pc, #100]	@ (8000728 <testRead+0x110>)
 80006c4:	f001 fe88 	bl	80023d8 <HAL_I2S_Transmit_DMA>
		HAL_Delay(100);
 80006c8:	2064      	movs	r0, #100	@ 0x64
 80006ca:	f000 febd 	bl	8001448 <HAL_Delay>
		printf("statue:  %d \r\n",HAL_I2S_GetState(&hi2s2));
 80006ce:	4816      	ldr	r0, [pc, #88]	@ (8000728 <testRead+0x110>)
 80006d0:	f001 ff50 	bl	8002574 <HAL_I2S_GetState>
 80006d4:	4603      	mov	r3, r0
 80006d6:	4619      	mov	r1, r3
 80006d8:	4814      	ldr	r0, [pc, #80]	@ (800072c <testRead+0x114>)
 80006da:	f009 fbad 	bl	8009e38 <iprintf>
		for (UINT i = 0; i < bytesRead; i++) {
 80006de:	2300      	movs	r3, #0
 80006e0:	f8c7 3a44 	str.w	r3, [r7, #2628]	@ 0xa44
 80006e4:	e004      	b.n	80006f0 <testRead+0xd8>
 80006e6:	f8d7 3a44 	ldr.w	r3, [r7, #2628]	@ 0xa44
 80006ea:	3301      	adds	r3, #1
 80006ec:	f8c7 3a44 	str.w	r3, [r7, #2628]	@ 0xa44
 80006f0:	f607 2348 	addw	r3, r7, #2632	@ 0xa48
 80006f4:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	f8d7 2a44 	ldr.w	r2, [r7, #2628]	@ 0xa44
 80006fe:	429a      	cmp	r2, r3
 8000700:	d3f1      	bcc.n	80006e6 <testRead+0xce>
		printf("\r\n");
 8000702:	480b      	ldr	r0, [pc, #44]	@ (8000730 <testRead+0x118>)
 8000704:	f009 fc00 	bl	8009f08 <puts>
		res = f_read(&file, buffer, BUFFER_SIZE, &bytesRead);
 8000708:	e7a8      	b.n	800065c <testRead+0x44>

}
 800070a:	f607 2748 	addw	r7, r7, #2632	@ 0xa48
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	0800aa8c 	.word	0x0800aa8c
 8000718:	0800aa94 	.word	0x0800aa94
 800071c:	0800aab4 	.word	0x0800aab4
 8000720:	0800aacc 	.word	0x0800aacc
 8000724:	0800aae0 	.word	0x0800aae0
 8000728:	20000084 	.word	0x20000084
 800072c:	0800ab10 	.word	0x0800ab10
 8000730:	0800ab20 	.word	0x0800ab20

08000734 <initFileManager>:

uint8_t initFileManager() {
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0

	FRESULT retSD = f_mount(&SDFatFS, (TCHAR const*) SDPath, 1);
 800073a:	2201      	movs	r2, #1
 800073c:	4911      	ldr	r1, [pc, #68]	@ (8000784 <initFileManager+0x50>)
 800073e:	4812      	ldr	r0, [pc, #72]	@ (8000788 <initFileManager+0x54>)
 8000740:	f008 fadc 	bl	8008cfc <f_mount>
 8000744:	4603      	mov	r3, r0
 8000746:	71fb      	strb	r3, [r7, #7]
	printf("%u\r\n", retSD);
 8000748:	79fb      	ldrb	r3, [r7, #7]
 800074a:	4619      	mov	r1, r3
 800074c:	480f      	ldr	r0, [pc, #60]	@ (800078c <initFileManager+0x58>)
 800074e:	f009 fb73 	bl	8009e38 <iprintf>
	printf("Compilation Date: %s %s\n", __DATE__, __TIME__);
 8000752:	4a0f      	ldr	r2, [pc, #60]	@ (8000790 <initFileManager+0x5c>)
 8000754:	490f      	ldr	r1, [pc, #60]	@ (8000794 <initFileManager+0x60>)
 8000756:	4810      	ldr	r0, [pc, #64]	@ (8000798 <initFileManager+0x64>)
 8000758:	f009 fb6e 	bl	8009e38 <iprintf>
	// mount SD card
	//   int retSD = f_mount(&SDFatFS, (TCHAR const *)SDPath, 1);
	if (retSD == FR_OK) {
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d106      	bne.n	8000770 <initFileManager+0x3c>

		//
		SDCard_ShowInfo();
 8000762:	f000 f895 	bl	8000890 <SDCard_ShowInfo>
		ListFiles("/");
 8000766:	480d      	ldr	r0, [pc, #52]	@ (800079c <initFileManager+0x68>)
 8000768:	f000 f81c 	bl	80007a4 <ListFiles>
		return 1;
 800076c:	2301      	movs	r3, #1
 800076e:	e005      	b.n	800077c <initFileManager+0x48>

	} else {
		printf("!! SDcard mount filesystem error。(%d)\r\n", retSD);
 8000770:	79fb      	ldrb	r3, [r7, #7]
 8000772:	4619      	mov	r1, r3
 8000774:	480a      	ldr	r0, [pc, #40]	@ (80007a0 <initFileManager+0x6c>)
 8000776:	f009 fb5f 	bl	8009e38 <iprintf>
		return 0;
 800077a:	2300      	movs	r3, #0
	}
	// 不带fatfs调试函数

}
 800077c:	4618      	mov	r0, r3
 800077e:	3708      	adds	r7, #8
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	200002c4 	.word	0x200002c4
 8000788:	200002c8 	.word	0x200002c8
 800078c:	0800ab24 	.word	0x0800ab24
 8000790:	0800ab2c 	.word	0x0800ab2c
 8000794:	0800ab38 	.word	0x0800ab38
 8000798:	0800ab44 	.word	0x0800ab44
 800079c:	0800ab60 	.word	0x0800ab60
 80007a0:	0800ab64 	.word	0x0800ab64

080007a4 <ListFiles>:
		}
	}
	printf("\r\n"); // 最后补一个换行
}

void ListFiles(const TCHAR *path) {
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b0d6      	sub	sp, #344	@ 0x158
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80007ae:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80007b2:	6018      	str	r0, [r3, #0]
	FRESULT res;
	DIR dir;               // 目录对象
	FILINFO fno;           // 文件信息结构体

	// 打开目录
	res = f_opendir(&dir, path);
 80007b4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80007b8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80007bc:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 80007c0:	6819      	ldr	r1, [r3, #0]
 80007c2:	4610      	mov	r0, r2
 80007c4:	f008 fed2 	bl	800956c <f_opendir>
 80007c8:	4603      	mov	r3, r0
 80007ca:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
	if (res != FR_OK) {
 80007ce:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d006      	beq.n	80007e4 <ListFiles+0x40>
		printf("open dir failed err: %d\r\n", res);
 80007d6:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 80007da:	4619      	mov	r1, r3
 80007dc:	4826      	ldr	r0, [pc, #152]	@ (8000878 <ListFiles+0xd4>)
 80007de:	f009 fb2b 	bl	8009e38 <iprintf>
 80007e2:	e045      	b.n	8000870 <ListFiles+0xcc>
		return;
	}

	printf("\r\ndir %s file list : \r\n", path);
 80007e4:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80007e8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80007ec:	6819      	ldr	r1, [r3, #0]
 80007ee:	4823      	ldr	r0, [pc, #140]	@ (800087c <ListFiles+0xd8>)
 80007f0:	f009 fb22 	bl	8009e38 <iprintf>
	printf("----------------------------------------\r\n");
 80007f4:	4822      	ldr	r0, [pc, #136]	@ (8000880 <ListFiles+0xdc>)
 80007f6:	f009 fb87 	bl	8009f08 <puts>

	// 循环读取目录项（f_readdir返回FR_OK且fno.fname不为空时继续）
	while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0) {
 80007fa:	e01c      	b.n	8000836 <ListFiles+0x92>
		// 判断是否为子目录（文件名以'/'结尾，或fno.fattrib包含AM_DIR属性）
		if (fno.fattrib & AM_DIR) {
 80007fc:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000800:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000804:	7a1b      	ldrb	r3, [r3, #8]
 8000806:	f003 0310 	and.w	r3, r3, #16
 800080a:	2b00      	cmp	r3, #0
 800080c:	d007      	beq.n	800081e <ListFiles+0x7a>
			printf(" [dir]  %s\r\n", fno.fname);  // 子目录
 800080e:	f107 0308 	add.w	r3, r7, #8
 8000812:	3316      	adds	r3, #22
 8000814:	4619      	mov	r1, r3
 8000816:	481b      	ldr	r0, [pc, #108]	@ (8000884 <ListFiles+0xe0>)
 8000818:	f009 fb0e 	bl	8009e38 <iprintf>
 800081c:	e00b      	b.n	8000836 <ListFiles+0x92>
		} else {
			// 普通文件：输出文件名和大小（单位：字节）
			printf(" [file]  %s  (size: %ld bytes)\r\n", fno.fname, fno.fsize);
 800081e:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000822:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	f107 0308 	add.w	r3, r7, #8
 800082c:	3316      	adds	r3, #22
 800082e:	4619      	mov	r1, r3
 8000830:	4815      	ldr	r0, [pc, #84]	@ (8000888 <ListFiles+0xe4>)
 8000832:	f009 fb01 	bl	8009e38 <iprintf>
	while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] != 0) {
 8000836:	f107 0208 	add.w	r2, r7, #8
 800083a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800083e:	4611      	mov	r1, r2
 8000840:	4618      	mov	r0, r3
 8000842:	f008 ff76 	bl	8009732 <f_readdir>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d106      	bne.n	800085a <ListFiles+0xb6>
 800084c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000850:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000854:	7d9b      	ldrb	r3, [r3, #22]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d1d0      	bne.n	80007fc <ListFiles+0x58>
		}
	}

	printf("----------------------------------------\r\n");
 800085a:	4809      	ldr	r0, [pc, #36]	@ (8000880 <ListFiles+0xdc>)
 800085c:	f009 fb54 	bl	8009f08 <puts>
	printf("dir search success\r\n");
 8000860:	480a      	ldr	r0, [pc, #40]	@ (800088c <ListFiles+0xe8>)
 8000862:	f009 fb51 	bl	8009f08 <puts>

	// 关闭目录
	f_closedir(&dir);
 8000866:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800086a:	4618      	mov	r0, r3
 800086c:	f008 ff3b 	bl	80096e6 <f_closedir>
}
 8000870:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	0800ab98 	.word	0x0800ab98
 800087c:	0800abb4 	.word	0x0800abb4
 8000880:	0800abcc 	.word	0x0800abcc
 8000884:	0800abf8 	.word	0x0800abf8
 8000888:	0800ac08 	.word	0x0800ac08
 800088c:	0800ac2c 	.word	0x0800ac2c

08000890 <SDCard_ShowInfo>:

void SDCard_ShowInfo(void) {
 8000890:	b580      	push	{r7, lr}
 8000892:	b08a      	sub	sp, #40	@ 0x28
 8000894:	af00      	add	r7, sp, #0
	// SD卡信息结构体变量
	HAL_SD_CardInfoTypeDef cardInfo;
	HAL_StatusTypeDef res = HAL_SD_GetCardInfo(&hsd, &cardInfo);
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	4619      	mov	r1, r3
 800089a:	4821      	ldr	r0, [pc, #132]	@ (8000920 <SDCard_ShowInfo+0x90>)
 800089c:	f003 fd4c 	bl	8004338 <HAL_SD_GetCardInfo>
 80008a0:	4603      	mov	r3, r0
 80008a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (res != HAL_OK) {
 80008a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d003      	beq.n	80008b6 <SDCard_ShowInfo+0x26>
		printf("HAL_SD_GetCardInfo() error\r\n");
 80008ae:	481d      	ldr	r0, [pc, #116]	@ (8000924 <SDCard_ShowInfo+0x94>)
 80008b0:	f009 fb2a 	bl	8009f08 <puts>
 80008b4:	e030      	b.n	8000918 <SDCard_ShowInfo+0x88>
		return;
	}
	printf("\r\n*** HAL_SD_GetCardInfo() info ***\r\n");
 80008b6:	481c      	ldr	r0, [pc, #112]	@ (8000928 <SDCard_ShowInfo+0x98>)
 80008b8:	f009 fb26 	bl	8009f08 <puts>
	printf("Card Type= %ld\r\n", cardInfo.CardType);
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	4619      	mov	r1, r3
 80008c0:	481a      	ldr	r0, [pc, #104]	@ (800092c <SDCard_ShowInfo+0x9c>)
 80008c2:	f009 fab9 	bl	8009e38 <iprintf>
	printf("Card Version= %ld\r\n", cardInfo.CardVersion);
 80008c6:	68bb      	ldr	r3, [r7, #8]
 80008c8:	4619      	mov	r1, r3
 80008ca:	4819      	ldr	r0, [pc, #100]	@ (8000930 <SDCard_ShowInfo+0xa0>)
 80008cc:	f009 fab4 	bl	8009e38 <iprintf>
	printf("Card Class= %ld\r\n", cardInfo.Class);
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	4619      	mov	r1, r3
 80008d4:	4817      	ldr	r0, [pc, #92]	@ (8000934 <SDCard_ShowInfo+0xa4>)
 80008d6:	f009 faaf 	bl	8009e38 <iprintf>
	printf("Relative Card Address= %ld\r\n", cardInfo.RelCardAdd);
 80008da:	693b      	ldr	r3, [r7, #16]
 80008dc:	4619      	mov	r1, r3
 80008de:	4816      	ldr	r0, [pc, #88]	@ (8000938 <SDCard_ShowInfo+0xa8>)
 80008e0:	f009 faaa 	bl	8009e38 <iprintf>
	printf("Block Count= %ld\r\n", cardInfo.BlockNbr);
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	4619      	mov	r1, r3
 80008e8:	4814      	ldr	r0, [pc, #80]	@ (800093c <SDCard_ShowInfo+0xac>)
 80008ea:	f009 faa5 	bl	8009e38 <iprintf>
	printf("Block Size(Bytes)= %ld\r\n", cardInfo.BlockSize);
 80008ee:	69bb      	ldr	r3, [r7, #24]
 80008f0:	4619      	mov	r1, r3
 80008f2:	4813      	ldr	r0, [pc, #76]	@ (8000940 <SDCard_ShowInfo+0xb0>)
 80008f4:	f009 faa0 	bl	8009e38 <iprintf>
	printf("LogiBlockCount= %ld\r\n", cardInfo.LogBlockNbr);
 80008f8:	69fb      	ldr	r3, [r7, #28]
 80008fa:	4619      	mov	r1, r3
 80008fc:	4811      	ldr	r0, [pc, #68]	@ (8000944 <SDCard_ShowInfo+0xb4>)
 80008fe:	f009 fa9b 	bl	8009e38 <iprintf>
	printf("LogiBlockSize(Bytes)= %ld\r\n", cardInfo.LogBlockSize);
 8000902:	6a3b      	ldr	r3, [r7, #32]
 8000904:	4619      	mov	r1, r3
 8000906:	4810      	ldr	r0, [pc, #64]	@ (8000948 <SDCard_ShowInfo+0xb8>)
 8000908:	f009 fa96 	bl	8009e38 <iprintf>
	printf("SD Card Capacity(MB)= %ld\r\n", cardInfo.BlockNbr >> 1 >> 10);
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	0adb      	lsrs	r3, r3, #11
 8000910:	4619      	mov	r1, r3
 8000912:	480e      	ldr	r0, [pc, #56]	@ (800094c <SDCard_ShowInfo+0xbc>)
 8000914:	f009 fa90 	bl	8009e38 <iprintf>
}
 8000918:	3728      	adds	r7, #40	@ 0x28
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	2000012c 	.word	0x2000012c
 8000924:	0800ac40 	.word	0x0800ac40
 8000928:	0800ac5c 	.word	0x0800ac5c
 800092c:	0800ac84 	.word	0x0800ac84
 8000930:	0800ac98 	.word	0x0800ac98
 8000934:	0800acac 	.word	0x0800acac
 8000938:	0800acc0 	.word	0x0800acc0
 800093c:	0800ace0 	.word	0x0800ace0
 8000940:	0800acf4 	.word	0x0800acf4
 8000944:	0800ad10 	.word	0x0800ad10
 8000948:	0800ad28 	.word	0x0800ad28
 800094c:	0800ad44 	.word	0x0800ad44

08000950 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	@ 0x28
 8000954:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000956:	f107 0314 	add.w	r3, r7, #20
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
 8000964:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	613b      	str	r3, [r7, #16]
 800096a:	4b2a      	ldr	r3, [pc, #168]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	4a29      	ldr	r2, [pc, #164]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 8000970:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000974:	6313      	str	r3, [r2, #48]	@ 0x30
 8000976:	4b27      	ldr	r3, [pc, #156]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800097e:	613b      	str	r3, [r7, #16]
 8000980:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	4b23      	ldr	r3, [pc, #140]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	4a22      	ldr	r2, [pc, #136]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 800098c:	f043 0304 	orr.w	r3, r3, #4
 8000990:	6313      	str	r3, [r2, #48]	@ 0x30
 8000992:	4b20      	ldr	r3, [pc, #128]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	f003 0304 	and.w	r3, r3, #4
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	60bb      	str	r3, [r7, #8]
 80009a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	4a1b      	ldr	r2, [pc, #108]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 80009a8:	f043 0302 	orr.w	r3, r3, #2
 80009ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ae:	4b19      	ldr	r3, [pc, #100]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	60bb      	str	r3, [r7, #8]
 80009b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	607b      	str	r3, [r7, #4]
 80009be:	4b15      	ldr	r3, [pc, #84]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	4a14      	ldr	r2, [pc, #80]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 80009c4:	f043 0308 	orr.w	r3, r3, #8
 80009c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ca:	4b12      	ldr	r3, [pc, #72]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	f003 0308 	and.w	r3, r3, #8
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	2300      	movs	r3, #0
 80009d8:	603b      	str	r3, [r7, #0]
 80009da:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	4a0d      	ldr	r2, [pc, #52]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <MX_GPIO_Init+0xc4>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	603b      	str	r3, [r7, #0]
 80009f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PD15 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_3;
 80009f2:	f248 0308 	movw	r3, #32776	@ 0x8008
 80009f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a00:	f107 0314 	add.w	r3, r7, #20
 8000a04:	4619      	mov	r1, r3
 8000a06:	4804      	ldr	r0, [pc, #16]	@ (8000a18 <MX_GPIO_Init+0xc8>)
 8000a08:	f001 f9f2 	bl	8001df0 <HAL_GPIO_Init>

}
 8000a0c:	bf00      	nop
 8000a0e:	3728      	adds	r7, #40	@ 0x28
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40023800 	.word	0x40023800
 8000a18:	40020c00 	.word	0x40020c00

08000a1c <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_tx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000a20:	4b13      	ldr	r3, [pc, #76]	@ (8000a70 <MX_I2S2_Init+0x54>)
 8000a22:	4a14      	ldr	r2, [pc, #80]	@ (8000a74 <MX_I2S2_Init+0x58>)
 8000a24:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000a26:	4b12      	ldr	r3, [pc, #72]	@ (8000a70 <MX_I2S2_Init+0x54>)
 8000a28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a2c:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000a2e:	4b10      	ldr	r3, [pc, #64]	@ (8000a70 <MX_I2S2_Init+0x54>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000a34:	4b0e      	ldr	r3, [pc, #56]	@ (8000a70 <MX_I2S2_Init+0x54>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a70 <MX_I2S2_Init+0x54>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000a40:	4b0b      	ldr	r3, [pc, #44]	@ (8000a70 <MX_I2S2_Init+0x54>)
 8000a42:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8000a46:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000a48:	4b09      	ldr	r3, [pc, #36]	@ (8000a70 <MX_I2S2_Init+0x54>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000a4e:	4b08      	ldr	r3, [pc, #32]	@ (8000a70 <MX_I2S2_Init+0x54>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000a54:	4b06      	ldr	r3, [pc, #24]	@ (8000a70 <MX_I2S2_Init+0x54>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000a5a:	4805      	ldr	r0, [pc, #20]	@ (8000a70 <MX_I2S2_Init+0x54>)
 8000a5c:	f001 fb7c 	bl	8002158 <HAL_I2S_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000a66:	f000 f987 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000084 	.word	0x20000084
 8000a74:	40003800 	.word	0x40003800

08000a78 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08e      	sub	sp, #56	@ 0x38
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a90:	f107 0314 	add.w	r3, r7, #20
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI2)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a4e      	ldr	r2, [pc, #312]	@ (8000bdc <HAL_I2S_MspInit+0x164>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	f040 8094 	bne.w	8000bd2 <HAL_I2S_MspInit+0x15a>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000aae:	23c0      	movs	r3, #192	@ 0xc0
 8000ab0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4618      	mov	r0, r3
 8000abc:	f002 fd56 	bl	800356c <HAL_RCCEx_PeriphCLKConfig>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000ac6:	f000 f957 	bl	8000d78 <Error_Handler>
    }

    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000aca:	2300      	movs	r3, #0
 8000acc:	613b      	str	r3, [r7, #16]
 8000ace:	4b44      	ldr	r3, [pc, #272]	@ (8000be0 <HAL_I2S_MspInit+0x168>)
 8000ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad2:	4a43      	ldr	r2, [pc, #268]	@ (8000be0 <HAL_I2S_MspInit+0x168>)
 8000ad4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ada:	4b41      	ldr	r3, [pc, #260]	@ (8000be0 <HAL_I2S_MspInit+0x168>)
 8000adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ade:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ae2:	613b      	str	r3, [r7, #16]
 8000ae4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	4b3d      	ldr	r3, [pc, #244]	@ (8000be0 <HAL_I2S_MspInit+0x168>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aee:	4a3c      	ldr	r2, [pc, #240]	@ (8000be0 <HAL_I2S_MspInit+0x168>)
 8000af0:	f043 0304 	orr.w	r3, r3, #4
 8000af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af6:	4b3a      	ldr	r3, [pc, #232]	@ (8000be0 <HAL_I2S_MspInit+0x168>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afa:	f003 0304 	and.w	r3, r3, #4
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	60bb      	str	r3, [r7, #8]
 8000b06:	4b36      	ldr	r3, [pc, #216]	@ (8000be0 <HAL_I2S_MspInit+0x168>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	4a35      	ldr	r2, [pc, #212]	@ (8000be0 <HAL_I2S_MspInit+0x168>)
 8000b0c:	f043 0302 	orr.w	r3, r3, #2
 8000b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b12:	4b33      	ldr	r3, [pc, #204]	@ (8000be0 <HAL_I2S_MspInit+0x168>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	60bb      	str	r3, [r7, #8]
 8000b1c:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b1e:	2308      	movs	r3, #8
 8000b20:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b22:	2302      	movs	r3, #2
 8000b24:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b2e:	2305      	movs	r3, #5
 8000b30:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b36:	4619      	mov	r1, r3
 8000b38:	482a      	ldr	r0, [pc, #168]	@ (8000be4 <HAL_I2S_MspInit+0x16c>)
 8000b3a:	f001 f959 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000b3e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b44:	2302      	movs	r3, #2
 8000b46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b50:	2305      	movs	r3, #5
 8000b52:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4823      	ldr	r0, [pc, #140]	@ (8000be8 <HAL_I2S_MspInit+0x170>)
 8000b5c:	f001 f948 	bl	8001df0 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8000b60:	4b22      	ldr	r3, [pc, #136]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000b62:	4a23      	ldr	r2, [pc, #140]	@ (8000bf0 <HAL_I2S_MspInit+0x178>)
 8000b64:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8000b66:	4b21      	ldr	r3, [pc, #132]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000b6e:	2240      	movs	r2, #64	@ 0x40
 8000b70:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b72:	4b1e      	ldr	r3, [pc, #120]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b78:	4b1c      	ldr	r3, [pc, #112]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000b7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b7e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b80:	4b1a      	ldr	r3, [pc, #104]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000b82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b86:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b88:	4b18      	ldr	r3, [pc, #96]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000b8a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b8e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8000b90:	4b16      	ldr	r3, [pc, #88]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000b92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b96:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000b98:	4b14      	ldr	r3, [pc, #80]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000b9a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000b9e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ba0:	4b12      	ldr	r3, [pc, #72]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000ba6:	4811      	ldr	r0, [pc, #68]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000ba8:	f000 fd84 	bl	80016b4 <HAL_DMA_Init>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 8000bb2:	f000 f8e1 	bl	8000d78 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi2_tx);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4a0c      	ldr	r2, [pc, #48]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000bba:	639a      	str	r2, [r3, #56]	@ 0x38
 8000bbc:	4a0b      	ldr	r2, [pc, #44]	@ (8000bec <HAL_I2S_MspInit+0x174>)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2105      	movs	r1, #5
 8000bc6:	2024      	movs	r0, #36	@ 0x24
 8000bc8:	f000 fd3d 	bl	8001646 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000bcc:	2024      	movs	r0, #36	@ 0x24
 8000bce:	f000 fd56 	bl	800167e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000bd2:	bf00      	nop
 8000bd4:	3738      	adds	r7, #56	@ 0x38
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40003800 	.word	0x40003800
 8000be0:	40023800 	.word	0x40023800
 8000be4:	40020800 	.word	0x40020800
 8000be8:	40020400 	.word	0x40020400
 8000bec:	200000cc 	.word	0x200000cc
 8000bf0:	40026070 	.word	0x40026070

08000bf4 <__io_putchar>:
	uint8_t buffer2[2048];   // 双缓冲区
	uint8_t current_buffer;  // 当前使用的缓冲区
	uint8_t playing;         // 播放状态
} AudioPlayer;

int __io_putchar(int ch) {
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, 0xFFFFFFFF);
 8000bfc:	1d39      	adds	r1, r7, #4
 8000bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000c02:	2201      	movs	r2, #1
 8000c04:	4803      	ldr	r0, [pc, #12]	@ (8000c14 <__io_putchar+0x20>)
 8000c06:	f004 f975 	bl	8004ef4 <HAL_UART_Transmit>
	return ch;
 8000c0a:	687b      	ldr	r3, [r7, #4]
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	20000274 	.word	0x20000274

08000c18 <__io_getchar>:

int __io_getchar(void) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
	char rxChar;
	while (HAL_UART_Receive(&huart1, (uint8_t*) &rxChar, 1, 0xFFFFFFFF)
 8000c1e:	bf00      	nop
 8000c20:	1df9      	adds	r1, r7, #7
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
 8000c26:	2201      	movs	r2, #1
 8000c28:	4805      	ldr	r0, [pc, #20]	@ (8000c40 <__io_getchar+0x28>)
 8000c2a:	f004 f9ee 	bl	800500a <HAL_UART_Receive>
 8000c2e:	4603      	mov	r3, r0
			== HAL_TIMEOUT)
 8000c30:	2b03      	cmp	r3, #3
 8000c32:	d0f5      	beq.n	8000c20 <__io_getchar+0x8>
		;
	return rxChar;
 8000c34:	79fb      	ldrb	r3, [r7, #7]
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20000274 	.word	0x20000274

08000c44 <HAL_I2S_TxCpltCallback>:
	printf("send first block\r\n");
	//HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*) player->buffer, BUFFER_SIZE / 2);
}

// I2S传输完成回调函数
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]

	printf("HAL_I2S_TxCpltCallback\r\n");
 8000c4c:	4803      	ldr	r0, [pc, #12]	@ (8000c5c <HAL_I2S_TxCpltCallback+0x18>)
 8000c4e:	f009 f95b 	bl	8009f08 <puts>
//		player.playing = 0;
//		f_close(&player.file);
//	}


}
 8000c52:	bf00      	nop
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	0800af78 	.word	0x0800af78

08000c60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b08a      	sub	sp, #40	@ 0x28
 8000c64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c66:	f000 fb7d 	bl	8001364 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c6a:	f000 f81b 	bl	8000ca4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c6e:	f7ff fe6f 	bl	8000950 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c72:	f7ff fc93 	bl	800059c <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8000c76:	f000 f885 	bl	8000d84 <MX_SDIO_SD_Init>
  MX_USART1_UART_Init();
 8000c7a:	f000 fad7 	bl	800122c <MX_USART1_UART_Init>
  MX_FATFS_Init();
 8000c7e:	f005 faff 	bl	8006280 <MX_FATFS_Init>
  MX_I2S2_Init();
 8000c82:	f7ff fecb 	bl	8000a1c <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */
	printf("system init success，read play WAV file...\r\n");
 8000c86:	4806      	ldr	r0, [pc, #24]	@ (8000ca0 <main+0x40>)
 8000c88:	f009 f93e 	bl	8009f08 <puts>
	initFileManager();
 8000c8c:	f7ff fd52 	bl	8000734 <initFileManager>
	testRead();
 8000c90:	f7ff fcc2 	bl	8000618 <testRead>
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		// 可以在这里添加其他处理逻辑
		HAL_Delay(1000);
 8000c94:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c98:	f000 fbd6 	bl	8001448 <HAL_Delay>
 8000c9c:	e7fa      	b.n	8000c94 <main+0x34>
 8000c9e:	bf00      	nop
 8000ca0:	0800af90 	.word	0x0800af90

08000ca4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b094      	sub	sp, #80	@ 0x50
 8000ca8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000caa:	f107 0320 	add.w	r3, r7, #32
 8000cae:	2230      	movs	r2, #48	@ 0x30
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f009 fa08 	bl	800a0c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cb8:	f107 030c 	add.w	r3, r7, #12
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
 8000cc6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cc8:	2300      	movs	r3, #0
 8000cca:	60bb      	str	r3, [r7, #8]
 8000ccc:	4b28      	ldr	r3, [pc, #160]	@ (8000d70 <SystemClock_Config+0xcc>)
 8000cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd0:	4a27      	ldr	r2, [pc, #156]	@ (8000d70 <SystemClock_Config+0xcc>)
 8000cd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cd6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cd8:	4b25      	ldr	r3, [pc, #148]	@ (8000d70 <SystemClock_Config+0xcc>)
 8000cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ce0:	60bb      	str	r3, [r7, #8]
 8000ce2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	607b      	str	r3, [r7, #4]
 8000ce8:	4b22      	ldr	r3, [pc, #136]	@ (8000d74 <SystemClock_Config+0xd0>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a21      	ldr	r2, [pc, #132]	@ (8000d74 <SystemClock_Config+0xd0>)
 8000cee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cf2:	6013      	str	r3, [r2, #0]
 8000cf4:	4b1f      	ldr	r3, [pc, #124]	@ (8000d74 <SystemClock_Config+0xd0>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cfc:	607b      	str	r3, [r7, #4]
 8000cfe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d00:	2302      	movs	r3, #2
 8000d02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d04:	2301      	movs	r3, #1
 8000d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d08:	2310      	movs	r3, #16
 8000d0a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d0c:	2302      	movs	r3, #2
 8000d0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d10:	2300      	movs	r3, #0
 8000d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000d14:	2308      	movs	r3, #8
 8000d16:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000d18:	23a8      	movs	r3, #168	@ 0xa8
 8000d1a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000d20:	2307      	movs	r3, #7
 8000d22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d24:	f107 0320 	add.w	r3, r7, #32
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f001 ffc7 	bl	8002cbc <HAL_RCC_OscConfig>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d34:	f000 f820 	bl	8000d78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d38:	230f      	movs	r3, #15
 8000d3a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d44:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d48:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d4e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000d50:	f107 030c 	add.w	r3, r7, #12
 8000d54:	2105      	movs	r1, #5
 8000d56:	4618      	mov	r0, r3
 8000d58:	f002 fa28 	bl	80031ac <HAL_RCC_ClockConfig>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000d62:	f000 f809 	bl	8000d78 <Error_Handler>
  }
}
 8000d66:	bf00      	nop
 8000d68:	3750      	adds	r7, #80	@ 0x50
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40023800 	.word	0x40023800
 8000d74:	40007000 	.word	0x40007000

08000d78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d7c:	b672      	cpsid	i
}
 8000d7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d80:	bf00      	nop
 8000d82:	e7fd      	b.n	8000d80 <Error_Handler+0x8>

08000d84 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000d88:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc4 <MX_SDIO_SD_Init+0x40>)
 8000d8a:	4a0f      	ldr	r2, [pc, #60]	@ (8000dc8 <MX_SDIO_SD_Init+0x44>)
 8000d8c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc4 <MX_SDIO_SD_Init+0x40>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000d94:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc4 <MX_SDIO_SD_Init+0x40>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc4 <MX_SDIO_SD_Init+0x40>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 8000da0:	4b08      	ldr	r3, [pc, #32]	@ (8000dc4 <MX_SDIO_SD_Init+0x40>)
 8000da2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000da6:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000da8:	4b06      	ldr	r3, [pc, #24]	@ (8000dc4 <MX_SDIO_SD_Init+0x40>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 5;
 8000dae:	4b05      	ldr	r3, [pc, #20]	@ (8000dc4 <MX_SDIO_SD_Init+0x40>)
 8000db0:	2205      	movs	r2, #5
 8000db2:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000db4:	4b03      	ldr	r3, [pc, #12]	@ (8000dc4 <MX_SDIO_SD_Init+0x40>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	611a      	str	r2, [r3, #16]
  /* USER CODE END SDIO_Init 2 */

}
 8000dba:	bf00      	nop
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	2000012c 	.word	0x2000012c
 8000dc8:	40012c00 	.word	0x40012c00

08000dcc <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b08a      	sub	sp, #40	@ 0x28
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd4:	f107 0314 	add.w	r3, r7, #20
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
 8000ddc:	605a      	str	r2, [r3, #4]
 8000dde:	609a      	str	r2, [r3, #8]
 8000de0:	60da      	str	r2, [r3, #12]
 8000de2:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a68      	ldr	r2, [pc, #416]	@ (8000f8c <HAL_SD_MspInit+0x1c0>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	f040 80c9 	bne.w	8000f82 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000df0:	2300      	movs	r3, #0
 8000df2:	613b      	str	r3, [r7, #16]
 8000df4:	4b66      	ldr	r3, [pc, #408]	@ (8000f90 <HAL_SD_MspInit+0x1c4>)
 8000df6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000df8:	4a65      	ldr	r2, [pc, #404]	@ (8000f90 <HAL_SD_MspInit+0x1c4>)
 8000dfa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000dfe:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e00:	4b63      	ldr	r3, [pc, #396]	@ (8000f90 <HAL_SD_MspInit+0x1c4>)
 8000e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000e08:	613b      	str	r3, [r7, #16]
 8000e0a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	4b5f      	ldr	r3, [pc, #380]	@ (8000f90 <HAL_SD_MspInit+0x1c4>)
 8000e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e14:	4a5e      	ldr	r2, [pc, #376]	@ (8000f90 <HAL_SD_MspInit+0x1c4>)
 8000e16:	f043 0304 	orr.w	r3, r3, #4
 8000e1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1c:	4b5c      	ldr	r3, [pc, #368]	@ (8000f90 <HAL_SD_MspInit+0x1c4>)
 8000e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e20:	f003 0304 	and.w	r3, r3, #4
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e28:	2300      	movs	r3, #0
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	4b58      	ldr	r3, [pc, #352]	@ (8000f90 <HAL_SD_MspInit+0x1c4>)
 8000e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e30:	4a57      	ldr	r2, [pc, #348]	@ (8000f90 <HAL_SD_MspInit+0x1c4>)
 8000e32:	f043 0308 	orr.w	r3, r3, #8
 8000e36:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e38:	4b55      	ldr	r3, [pc, #340]	@ (8000f90 <HAL_SD_MspInit+0x1c4>)
 8000e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3c:	f003 0308 	and.w	r3, r3, #8
 8000e40:	60bb      	str	r3, [r7, #8]
 8000e42:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000e44:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000e48:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e52:	2303      	movs	r3, #3
 8000e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000e56:	230c      	movs	r3, #12
 8000e58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e5a:	f107 0314 	add.w	r3, r7, #20
 8000e5e:	4619      	mov	r1, r3
 8000e60:	484c      	ldr	r0, [pc, #304]	@ (8000f94 <HAL_SD_MspInit+0x1c8>)
 8000e62:	f000 ffc5 	bl	8001df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e66:	2304      	movs	r3, #4
 8000e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e72:	2303      	movs	r3, #3
 8000e74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000e76:	230c      	movs	r3, #12
 8000e78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4845      	ldr	r0, [pc, #276]	@ (8000f98 <HAL_SD_MspInit+0x1cc>)
 8000e82:	f000 ffb5 	bl	8001df0 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8000e86:	4b45      	ldr	r3, [pc, #276]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000e88:	4a45      	ldr	r2, [pc, #276]	@ (8000fa0 <HAL_SD_MspInit+0x1d4>)
 8000e8a:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8000e8c:	4b43      	ldr	r3, [pc, #268]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000e8e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000e92:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e94:	4b41      	ldr	r3, [pc, #260]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e9a:	4b40      	ldr	r3, [pc, #256]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ea0:	4b3e      	ldr	r3, [pc, #248]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000ea2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ea6:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ea8:	4b3c      	ldr	r3, [pc, #240]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000eaa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000eae:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000eb0:	4b3a      	ldr	r3, [pc, #232]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000eb2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000eb6:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8000eb8:	4b38      	ldr	r3, [pc, #224]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000eba:	2220      	movs	r2, #32
 8000ebc:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ebe:	4b37      	ldr	r3, [pc, #220]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000ec4:	4b35      	ldr	r3, [pc, #212]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000ec6:	2204      	movs	r2, #4
 8000ec8:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000eca:	4b34      	ldr	r3, [pc, #208]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000ecc:	2203      	movs	r2, #3
 8000ece:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8000ed0:	4b32      	ldr	r3, [pc, #200]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000ed2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000ed6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8000ed8:	4b30      	ldr	r3, [pc, #192]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000eda:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000ede:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8000ee0:	482e      	ldr	r0, [pc, #184]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000ee2:	f000 fbe7 	bl	80016b4 <HAL_DMA_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8000eec:	f7ff ff44 	bl	8000d78 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4a2a      	ldr	r2, [pc, #168]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000ef4:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ef6:	4a29      	ldr	r2, [pc, #164]	@ (8000f9c <HAL_SD_MspInit+0x1d0>)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8000efc:	4b29      	ldr	r3, [pc, #164]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000efe:	4a2a      	ldr	r2, [pc, #168]	@ (8000fa8 <HAL_SD_MspInit+0x1dc>)
 8000f00:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8000f02:	4b28      	ldr	r3, [pc, #160]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f04:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000f08:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f0a:	4b26      	ldr	r3, [pc, #152]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f0c:	2240      	movs	r2, #64	@ 0x40
 8000f0e:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f10:	4b24      	ldr	r3, [pc, #144]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f16:	4b23      	ldr	r3, [pc, #140]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f18:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f1c:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000f1e:	4b21      	ldr	r3, [pc, #132]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f20:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f24:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000f26:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f28:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f2c:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8000f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f30:	2220      	movs	r2, #32
 8000f32:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f34:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000f3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f3c:	2204      	movs	r2, #4
 8000f3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000f40:	4b18      	ldr	r3, [pc, #96]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f42:	2203      	movs	r2, #3
 8000f44:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8000f46:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f48:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000f4c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8000f4e:	4b15      	ldr	r3, [pc, #84]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f50:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000f54:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8000f56:	4813      	ldr	r0, [pc, #76]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f58:	f000 fbac 	bl	80016b4 <HAL_DMA_Init>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8000f62:	f7ff ff09 	bl	8000d78 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a0e      	ldr	r2, [pc, #56]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f6a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fa4 <HAL_SD_MspInit+0x1d8>)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 3, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2103      	movs	r1, #3
 8000f76:	2031      	movs	r0, #49	@ 0x31
 8000f78:	f000 fb65 	bl	8001646 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8000f7c:	2031      	movs	r0, #49	@ 0x31
 8000f7e:	f000 fb7e 	bl	800167e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8000f82:	bf00      	nop
 8000f84:	3728      	adds	r7, #40	@ 0x28
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40012c00 	.word	0x40012c00
 8000f90:	40023800 	.word	0x40023800
 8000f94:	40020800 	.word	0x40020800
 8000f98:	40020c00 	.word	0x40020c00
 8000f9c:	200001b0 	.word	0x200001b0
 8000fa0:	40026458 	.word	0x40026458
 8000fa4:	20000210 	.word	0x20000210
 8000fa8:	400264a0 	.word	0x400264a0

08000fac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	607b      	str	r3, [r7, #4]
 8000fb6:	4b10      	ldr	r3, [pc, #64]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fba:	4a0f      	ldr	r2, [pc, #60]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	603b      	str	r3, [r7, #0]
 8000fd2:	4b09      	ldr	r3, [pc, #36]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd6:	4a08      	ldr	r2, [pc, #32]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fde:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <HAL_MspInit+0x4c>)
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe6:	603b      	str	r3, [r7, #0]
 8000fe8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fea:	bf00      	nop
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	40023800 	.word	0x40023800

08000ffc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <NMI_Handler+0x4>

08001004 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <HardFault_Handler+0x4>

0800100c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <MemManage_Handler+0x4>

08001014 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <BusFault_Handler+0x4>

0800101c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <UsageFault_Handler+0x4>

08001024 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001032:	b480      	push	{r7}
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001036:	bf00      	nop
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001052:	f000 f9d9 	bl	8001408 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
	...

0800105c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001060:	4802      	ldr	r0, [pc, #8]	@ (800106c <DMA1_Stream4_IRQHandler+0x10>)
 8001062:	f000 fc4f 	bl	8001904 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	200000cc 	.word	0x200000cc

08001070 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 8001074:	4802      	ldr	r0, [pc, #8]	@ (8001080 <SPI2_IRQHandler+0x10>)
 8001076:	f001 fa53 	bl	8002520 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000084 	.word	0x20000084

08001084 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001088:	4802      	ldr	r0, [pc, #8]	@ (8001094 <SDIO_IRQHandler+0x10>)
 800108a:	f002 fe21 	bl	8003cd0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	2000012c 	.word	0x2000012c

08001098 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800109c:	4802      	ldr	r0, [pc, #8]	@ (80010a8 <DMA2_Stream3_IRQHandler+0x10>)
 800109e:	f000 fc31 	bl	8001904 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	200001b0 	.word	0x200001b0

080010ac <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80010b0:	4802      	ldr	r0, [pc, #8]	@ (80010bc <DMA2_Stream6_IRQHandler+0x10>)
 80010b2:	f000 fc27 	bl	8001904 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000210 	.word	0x20000210

080010c0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010cc:	2300      	movs	r3, #0
 80010ce:	617b      	str	r3, [r7, #20]
 80010d0:	e00a      	b.n	80010e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010d2:	f7ff fda1 	bl	8000c18 <__io_getchar>
 80010d6:	4601      	mov	r1, r0
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	1c5a      	adds	r2, r3, #1
 80010dc:	60ba      	str	r2, [r7, #8]
 80010de:	b2ca      	uxtb	r2, r1
 80010e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	3301      	adds	r3, #1
 80010e6:	617b      	str	r3, [r7, #20]
 80010e8:	697a      	ldr	r2, [r7, #20]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	dbf0      	blt.n	80010d2 <_read+0x12>
  }

  return len;
 80010f0:	687b      	ldr	r3, [r7, #4]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3718      	adds	r7, #24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b086      	sub	sp, #24
 80010fe:	af00      	add	r7, sp, #0
 8001100:	60f8      	str	r0, [r7, #12]
 8001102:	60b9      	str	r1, [r7, #8]
 8001104:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	e009      	b.n	8001120 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	1c5a      	adds	r2, r3, #1
 8001110:	60ba      	str	r2, [r7, #8]
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff fd6d 	bl	8000bf4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	3301      	adds	r3, #1
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	697a      	ldr	r2, [r7, #20]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	429a      	cmp	r2, r3
 8001126:	dbf1      	blt.n	800110c <_write+0x12>
  }
  return len;
 8001128:	687b      	ldr	r3, [r7, #4]
}
 800112a:	4618      	mov	r0, r3
 800112c:	3718      	adds	r7, #24
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}

08001132 <_close>:

int _close(int file)
{
 8001132:	b480      	push	{r7}
 8001134:	b083      	sub	sp, #12
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800113e:	4618      	mov	r0, r3
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr

0800114a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800114a:	b480      	push	{r7}
 800114c:	b083      	sub	sp, #12
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
 8001152:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800115a:	605a      	str	r2, [r3, #4]
  return 0;
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	370c      	adds	r7, #12
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <_isatty>:

int _isatty(int file)
{
 800116a:	b480      	push	{r7}
 800116c:	b083      	sub	sp, #12
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001172:	2301      	movs	r3, #1
}
 8001174:	4618      	mov	r0, r3
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001180:	b480      	push	{r7}
 8001182:	b085      	sub	sp, #20
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011a4:	4a14      	ldr	r2, [pc, #80]	@ (80011f8 <_sbrk+0x5c>)
 80011a6:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <_sbrk+0x60>)
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011b0:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <_sbrk+0x64>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d102      	bne.n	80011be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011b8:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <_sbrk+0x64>)
 80011ba:	4a12      	ldr	r2, [pc, #72]	@ (8001204 <_sbrk+0x68>)
 80011bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011be:	4b10      	ldr	r3, [pc, #64]	@ (8001200 <_sbrk+0x64>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4413      	add	r3, r2
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d207      	bcs.n	80011dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011cc:	f008 ffca 	bl	800a164 <__errno>
 80011d0:	4603      	mov	r3, r0
 80011d2:	220c      	movs	r2, #12
 80011d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295
 80011da:	e009      	b.n	80011f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011dc:	4b08      	ldr	r3, [pc, #32]	@ (8001200 <_sbrk+0x64>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011e2:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <_sbrk+0x64>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4413      	add	r3, r2
 80011ea:	4a05      	ldr	r2, [pc, #20]	@ (8001200 <_sbrk+0x64>)
 80011ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ee:	68fb      	ldr	r3, [r7, #12]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3718      	adds	r7, #24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20020000 	.word	0x20020000
 80011fc:	00006000 	.word	0x00006000
 8001200:	20000270 	.word	0x20000270
 8001204:	20000688 	.word	0x20000688

08001208 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800120c:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <SystemInit+0x20>)
 800120e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001212:	4a05      	ldr	r2, [pc, #20]	@ (8001228 <SystemInit+0x20>)
 8001214:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001218:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000ed00 	.word	0xe000ed00

0800122c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001230:	4b11      	ldr	r3, [pc, #68]	@ (8001278 <MX_USART1_UART_Init+0x4c>)
 8001232:	4a12      	ldr	r2, [pc, #72]	@ (800127c <MX_USART1_UART_Init+0x50>)
 8001234:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001236:	4b10      	ldr	r3, [pc, #64]	@ (8001278 <MX_USART1_UART_Init+0x4c>)
 8001238:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800123c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800123e:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <MX_USART1_UART_Init+0x4c>)
 8001240:	2200      	movs	r2, #0
 8001242:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001244:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <MX_USART1_UART_Init+0x4c>)
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800124a:	4b0b      	ldr	r3, [pc, #44]	@ (8001278 <MX_USART1_UART_Init+0x4c>)
 800124c:	2200      	movs	r2, #0
 800124e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <MX_USART1_UART_Init+0x4c>)
 8001252:	220c      	movs	r2, #12
 8001254:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001256:	4b08      	ldr	r3, [pc, #32]	@ (8001278 <MX_USART1_UART_Init+0x4c>)
 8001258:	2200      	movs	r2, #0
 800125a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800125c:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <MX_USART1_UART_Init+0x4c>)
 800125e:	2200      	movs	r2, #0
 8001260:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001262:	4805      	ldr	r0, [pc, #20]	@ (8001278 <MX_USART1_UART_Init+0x4c>)
 8001264:	f003 fdf6 	bl	8004e54 <HAL_UART_Init>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800126e:	f7ff fd83 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000274 	.word	0x20000274
 800127c:	40011000 	.word	0x40011000

08001280 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08a      	sub	sp, #40	@ 0x28
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
 8001296:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a19      	ldr	r2, [pc, #100]	@ (8001304 <HAL_UART_MspInit+0x84>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d12c      	bne.n	80012fc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	4b18      	ldr	r3, [pc, #96]	@ (8001308 <HAL_UART_MspInit+0x88>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012aa:	4a17      	ldr	r2, [pc, #92]	@ (8001308 <HAL_UART_MspInit+0x88>)
 80012ac:	f043 0310 	orr.w	r3, r3, #16
 80012b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80012b2:	4b15      	ldr	r3, [pc, #84]	@ (8001308 <HAL_UART_MspInit+0x88>)
 80012b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012b6:	f003 0310 	and.w	r3, r3, #16
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	4b11      	ldr	r3, [pc, #68]	@ (8001308 <HAL_UART_MspInit+0x88>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	4a10      	ldr	r2, [pc, #64]	@ (8001308 <HAL_UART_MspInit+0x88>)
 80012c8:	f043 0301 	orr.w	r3, r3, #1
 80012cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001308 <HAL_UART_MspInit+0x88>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80012da:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80012de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e0:	2302      	movs	r3, #2
 80012e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e8:	2303      	movs	r3, #3
 80012ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012ec:	2307      	movs	r3, #7
 80012ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	4619      	mov	r1, r3
 80012f6:	4805      	ldr	r0, [pc, #20]	@ (800130c <HAL_UART_MspInit+0x8c>)
 80012f8:	f000 fd7a 	bl	8001df0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80012fc:	bf00      	nop
 80012fe:	3728      	adds	r7, #40	@ 0x28
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40011000 	.word	0x40011000
 8001308:	40023800 	.word	0x40023800
 800130c:	40020000 	.word	0x40020000

08001310 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001310:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001348 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001314:	f7ff ff78 	bl	8001208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001318:	480c      	ldr	r0, [pc, #48]	@ (800134c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800131a:	490d      	ldr	r1, [pc, #52]	@ (8001350 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800131c:	4a0d      	ldr	r2, [pc, #52]	@ (8001354 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800131e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001320:	e002      	b.n	8001328 <LoopCopyDataInit>

08001322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001326:	3304      	adds	r3, #4

08001328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800132a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800132c:	d3f9      	bcc.n	8001322 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800132e:	4a0a      	ldr	r2, [pc, #40]	@ (8001358 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001330:	4c0a      	ldr	r4, [pc, #40]	@ (800135c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001334:	e001      	b.n	800133a <LoopFillZerobss>

08001336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001338:	3204      	adds	r2, #4

0800133a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800133a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800133c:	d3fb      	bcc.n	8001336 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800133e:	f008 ff17 	bl	800a170 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001342:	f7ff fc8d 	bl	8000c60 <main>
  bx  lr    
 8001346:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001348:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800134c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001350:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001354:	08035c48 	.word	0x08035c48
  ldr r2, =_sbss
 8001358:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800135c:	20000684 	.word	0x20000684

08001360 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001360:	e7fe      	b.n	8001360 <ADC_IRQHandler>
	...

08001364 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001368:	4b0e      	ldr	r3, [pc, #56]	@ (80013a4 <HAL_Init+0x40>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a0d      	ldr	r2, [pc, #52]	@ (80013a4 <HAL_Init+0x40>)
 800136e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001372:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001374:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <HAL_Init+0x40>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a0a      	ldr	r2, [pc, #40]	@ (80013a4 <HAL_Init+0x40>)
 800137a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800137e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001380:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <HAL_Init+0x40>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a07      	ldr	r2, [pc, #28]	@ (80013a4 <HAL_Init+0x40>)
 8001386:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800138a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800138c:	2003      	movs	r0, #3
 800138e:	f000 f94f 	bl	8001630 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001392:	200f      	movs	r0, #15
 8001394:	f000 f808 	bl	80013a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001398:	f7ff fe08 	bl	8000fac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40023c00 	.word	0x40023c00

080013a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013b0:	4b12      	ldr	r3, [pc, #72]	@ (80013fc <HAL_InitTick+0x54>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	4b12      	ldr	r3, [pc, #72]	@ (8001400 <HAL_InitTick+0x58>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	4619      	mov	r1, r3
 80013ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013be:	fbb3 f3f1 	udiv	r3, r3, r1
 80013c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 f967 	bl	800169a <HAL_SYSTICK_Config>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e00e      	b.n	80013f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2b0f      	cmp	r3, #15
 80013da:	d80a      	bhi.n	80013f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013dc:	2200      	movs	r2, #0
 80013de:	6879      	ldr	r1, [r7, #4]
 80013e0:	f04f 30ff 	mov.w	r0, #4294967295
 80013e4:	f000 f92f 	bl	8001646 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013e8:	4a06      	ldr	r2, [pc, #24]	@ (8001404 <HAL_InitTick+0x5c>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013ee:	2300      	movs	r3, #0
 80013f0:	e000      	b.n	80013f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000000 	.word	0x20000000
 8001400:	20000008 	.word	0x20000008
 8001404:	20000004 	.word	0x20000004

08001408 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800140c:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <HAL_IncTick+0x20>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	461a      	mov	r2, r3
 8001412:	4b06      	ldr	r3, [pc, #24]	@ (800142c <HAL_IncTick+0x24>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4413      	add	r3, r2
 8001418:	4a04      	ldr	r2, [pc, #16]	@ (800142c <HAL_IncTick+0x24>)
 800141a:	6013      	str	r3, [r2, #0]
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	20000008 	.word	0x20000008
 800142c:	200002bc 	.word	0x200002bc

08001430 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  return uwTick;
 8001434:	4b03      	ldr	r3, [pc, #12]	@ (8001444 <HAL_GetTick+0x14>)
 8001436:	681b      	ldr	r3, [r3, #0]
}
 8001438:	4618      	mov	r0, r3
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	200002bc 	.word	0x200002bc

08001448 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001450:	f7ff ffee 	bl	8001430 <HAL_GetTick>
 8001454:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001460:	d005      	beq.n	800146e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001462:	4b0a      	ldr	r3, [pc, #40]	@ (800148c <HAL_Delay+0x44>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	4413      	add	r3, r2
 800146c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800146e:	bf00      	nop
 8001470:	f7ff ffde 	bl	8001430 <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	68fa      	ldr	r2, [r7, #12]
 800147c:	429a      	cmp	r2, r3
 800147e:	d8f7      	bhi.n	8001470 <HAL_Delay+0x28>
  {
  }
}
 8001480:	bf00      	nop
 8001482:	bf00      	nop
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000008 	.word	0x20000008

08001490 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001490:	b480      	push	{r7}
 8001492:	b085      	sub	sp, #20
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f003 0307 	and.w	r3, r3, #7
 800149e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014a0:	4b0c      	ldr	r3, [pc, #48]	@ (80014d4 <__NVIC_SetPriorityGrouping+0x44>)
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014a6:	68ba      	ldr	r2, [r7, #8]
 80014a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014ac:	4013      	ands	r3, r2
 80014ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014c2:	4a04      	ldr	r2, [pc, #16]	@ (80014d4 <__NVIC_SetPriorityGrouping+0x44>)
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	60d3      	str	r3, [r2, #12]
}
 80014c8:	bf00      	nop
 80014ca:	3714      	adds	r7, #20
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014dc:	4b04      	ldr	r3, [pc, #16]	@ (80014f0 <__NVIC_GetPriorityGrouping+0x18>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	0a1b      	lsrs	r3, r3, #8
 80014e2:	f003 0307 	and.w	r3, r3, #7
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	e000ed00 	.word	0xe000ed00

080014f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001502:	2b00      	cmp	r3, #0
 8001504:	db0b      	blt.n	800151e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	f003 021f 	and.w	r2, r3, #31
 800150c:	4907      	ldr	r1, [pc, #28]	@ (800152c <__NVIC_EnableIRQ+0x38>)
 800150e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001512:	095b      	lsrs	r3, r3, #5
 8001514:	2001      	movs	r0, #1
 8001516:	fa00 f202 	lsl.w	r2, r0, r2
 800151a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800151e:	bf00      	nop
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	e000e100 	.word	0xe000e100

08001530 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	6039      	str	r1, [r7, #0]
 800153a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800153c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001540:	2b00      	cmp	r3, #0
 8001542:	db0a      	blt.n	800155a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	b2da      	uxtb	r2, r3
 8001548:	490c      	ldr	r1, [pc, #48]	@ (800157c <__NVIC_SetPriority+0x4c>)
 800154a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154e:	0112      	lsls	r2, r2, #4
 8001550:	b2d2      	uxtb	r2, r2
 8001552:	440b      	add	r3, r1
 8001554:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001558:	e00a      	b.n	8001570 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	b2da      	uxtb	r2, r3
 800155e:	4908      	ldr	r1, [pc, #32]	@ (8001580 <__NVIC_SetPriority+0x50>)
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	f003 030f 	and.w	r3, r3, #15
 8001566:	3b04      	subs	r3, #4
 8001568:	0112      	lsls	r2, r2, #4
 800156a:	b2d2      	uxtb	r2, r2
 800156c:	440b      	add	r3, r1
 800156e:	761a      	strb	r2, [r3, #24]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	e000e100 	.word	0xe000e100
 8001580:	e000ed00 	.word	0xe000ed00

08001584 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001584:	b480      	push	{r7}
 8001586:	b089      	sub	sp, #36	@ 0x24
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f003 0307 	and.w	r3, r3, #7
 8001596:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	f1c3 0307 	rsb	r3, r3, #7
 800159e:	2b04      	cmp	r3, #4
 80015a0:	bf28      	it	cs
 80015a2:	2304      	movcs	r3, #4
 80015a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	3304      	adds	r3, #4
 80015aa:	2b06      	cmp	r3, #6
 80015ac:	d902      	bls.n	80015b4 <NVIC_EncodePriority+0x30>
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	3b03      	subs	r3, #3
 80015b2:	e000      	b.n	80015b6 <NVIC_EncodePriority+0x32>
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b8:	f04f 32ff 	mov.w	r2, #4294967295
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	43da      	mvns	r2, r3
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	401a      	ands	r2, r3
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015cc:	f04f 31ff 	mov.w	r1, #4294967295
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	fa01 f303 	lsl.w	r3, r1, r3
 80015d6:	43d9      	mvns	r1, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015dc:	4313      	orrs	r3, r2
         );
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3724      	adds	r7, #36	@ 0x24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
	...

080015ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015fc:	d301      	bcc.n	8001602 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015fe:	2301      	movs	r3, #1
 8001600:	e00f      	b.n	8001622 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001602:	4a0a      	ldr	r2, [pc, #40]	@ (800162c <SysTick_Config+0x40>)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3b01      	subs	r3, #1
 8001608:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800160a:	210f      	movs	r1, #15
 800160c:	f04f 30ff 	mov.w	r0, #4294967295
 8001610:	f7ff ff8e 	bl	8001530 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001614:	4b05      	ldr	r3, [pc, #20]	@ (800162c <SysTick_Config+0x40>)
 8001616:	2200      	movs	r2, #0
 8001618:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800161a:	4b04      	ldr	r3, [pc, #16]	@ (800162c <SysTick_Config+0x40>)
 800161c:	2207      	movs	r2, #7
 800161e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	e000e010 	.word	0xe000e010

08001630 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff ff29 	bl	8001490 <__NVIC_SetPriorityGrouping>
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001646:	b580      	push	{r7, lr}
 8001648:	b086      	sub	sp, #24
 800164a:	af00      	add	r7, sp, #0
 800164c:	4603      	mov	r3, r0
 800164e:	60b9      	str	r1, [r7, #8]
 8001650:	607a      	str	r2, [r7, #4]
 8001652:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001658:	f7ff ff3e 	bl	80014d8 <__NVIC_GetPriorityGrouping>
 800165c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	68b9      	ldr	r1, [r7, #8]
 8001662:	6978      	ldr	r0, [r7, #20]
 8001664:	f7ff ff8e 	bl	8001584 <NVIC_EncodePriority>
 8001668:	4602      	mov	r2, r0
 800166a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166e:	4611      	mov	r1, r2
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff ff5d 	bl	8001530 <__NVIC_SetPriority>
}
 8001676:	bf00      	nop
 8001678:	3718      	adds	r7, #24
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b082      	sub	sp, #8
 8001682:	af00      	add	r7, sp, #0
 8001684:	4603      	mov	r3, r0
 8001686:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168c:	4618      	mov	r0, r3
 800168e:	f7ff ff31 	bl	80014f4 <__NVIC_EnableIRQ>
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b082      	sub	sp, #8
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7ff ffa2 	bl	80015ec <SysTick_Config>
 80016a8:	4603      	mov	r3, r0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
	...

080016b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80016c0:	f7ff feb6 	bl	8001430 <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d101      	bne.n	80016d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e099      	b.n	8001804 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2202      	movs	r2, #2
 80016d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2200      	movs	r2, #0
 80016dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f022 0201 	bic.w	r2, r2, #1
 80016ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016f0:	e00f      	b.n	8001712 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016f2:	f7ff fe9d 	bl	8001430 <HAL_GetTick>
 80016f6:	4602      	mov	r2, r0
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	2b05      	cmp	r3, #5
 80016fe:	d908      	bls.n	8001712 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2220      	movs	r2, #32
 8001704:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2203      	movs	r2, #3
 800170a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e078      	b.n	8001804 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 0301 	and.w	r3, r3, #1
 800171c:	2b00      	cmp	r3, #0
 800171e:	d1e8      	bne.n	80016f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	4b38      	ldr	r3, [pc, #224]	@ (800180c <HAL_DMA_Init+0x158>)
 800172c:	4013      	ands	r3, r2
 800172e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	685a      	ldr	r2, [r3, #4]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800173e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	691b      	ldr	r3, [r3, #16]
 8001744:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800174a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001756:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a1b      	ldr	r3, [r3, #32]
 800175c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800175e:	697a      	ldr	r2, [r7, #20]
 8001760:	4313      	orrs	r3, r2
 8001762:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001768:	2b04      	cmp	r3, #4
 800176a:	d107      	bne.n	800177c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001774:	4313      	orrs	r3, r2
 8001776:	697a      	ldr	r2, [r7, #20]
 8001778:	4313      	orrs	r3, r2
 800177a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	697a      	ldr	r2, [r7, #20]
 8001782:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	f023 0307 	bic.w	r3, r3, #7
 8001792:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001798:	697a      	ldr	r2, [r7, #20]
 800179a:	4313      	orrs	r3, r2
 800179c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a2:	2b04      	cmp	r3, #4
 80017a4:	d117      	bne.n	80017d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017aa:	697a      	ldr	r2, [r7, #20]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d00e      	beq.n	80017d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f000 fa9d 	bl	8001cf8 <DMA_CheckFifoParam>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d008      	beq.n	80017d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2240      	movs	r2, #64	@ 0x40
 80017c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2201      	movs	r2, #1
 80017ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80017d2:	2301      	movs	r3, #1
 80017d4:	e016      	b.n	8001804 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	697a      	ldr	r2, [r7, #20]
 80017dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f000 fa54 	bl	8001c8c <DMA_CalcBaseAndBitshift>
 80017e4:	4603      	mov	r3, r0
 80017e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017ec:	223f      	movs	r2, #63	@ 0x3f
 80017ee:	409a      	lsls	r2, r3
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2201      	movs	r2, #1
 80017fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001802:	2300      	movs	r3, #0
}
 8001804:	4618      	mov	r0, r3
 8001806:	3718      	adds	r7, #24
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	f010803f 	.word	0xf010803f

08001810 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
 800181c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800181e:	2300      	movs	r3, #0
 8001820:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001826:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800182e:	2b01      	cmp	r3, #1
 8001830:	d101      	bne.n	8001836 <HAL_DMA_Start_IT+0x26>
 8001832:	2302      	movs	r3, #2
 8001834:	e040      	b.n	80018b8 <HAL_DMA_Start_IT+0xa8>
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2201      	movs	r2, #1
 800183a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001844:	b2db      	uxtb	r3, r3
 8001846:	2b01      	cmp	r3, #1
 8001848:	d12f      	bne.n	80018aa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	2202      	movs	r2, #2
 800184e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2200      	movs	r2, #0
 8001856:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	68b9      	ldr	r1, [r7, #8]
 800185e:	68f8      	ldr	r0, [r7, #12]
 8001860:	f000 f9e6 	bl	8001c30 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001868:	223f      	movs	r2, #63	@ 0x3f
 800186a:	409a      	lsls	r2, r3
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f042 0216 	orr.w	r2, r2, #22
 800187e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001884:	2b00      	cmp	r3, #0
 8001886:	d007      	beq.n	8001898 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f042 0208 	orr.w	r2, r2, #8
 8001896:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f042 0201 	orr.w	r2, r2, #1
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	e005      	b.n	80018b6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2200      	movs	r2, #0
 80018ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80018b2:	2302      	movs	r3, #2
 80018b4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80018b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3718      	adds	r7, #24
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d004      	beq.n	80018de <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2280      	movs	r2, #128	@ 0x80
 80018d8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e00c      	b.n	80018f8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2205      	movs	r2, #5
 80018e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f022 0201 	bic.w	r2, r2, #1
 80018f4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800190c:	2300      	movs	r3, #0
 800190e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001910:	4b8e      	ldr	r3, [pc, #568]	@ (8001b4c <HAL_DMA_IRQHandler+0x248>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a8e      	ldr	r2, [pc, #568]	@ (8001b50 <HAL_DMA_IRQHandler+0x24c>)
 8001916:	fba2 2303 	umull	r2, r3, r2, r3
 800191a:	0a9b      	lsrs	r3, r3, #10
 800191c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001922:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800192e:	2208      	movs	r2, #8
 8001930:	409a      	lsls	r2, r3
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	4013      	ands	r3, r2
 8001936:	2b00      	cmp	r3, #0
 8001938:	d01a      	beq.n	8001970 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0304 	and.w	r3, r3, #4
 8001944:	2b00      	cmp	r3, #0
 8001946:	d013      	beq.n	8001970 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f022 0204 	bic.w	r2, r2, #4
 8001956:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800195c:	2208      	movs	r2, #8
 800195e:	409a      	lsls	r2, r3
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001968:	f043 0201 	orr.w	r2, r3, #1
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001974:	2201      	movs	r2, #1
 8001976:	409a      	lsls	r2, r3
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	4013      	ands	r3, r2
 800197c:	2b00      	cmp	r3, #0
 800197e:	d012      	beq.n	80019a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	695b      	ldr	r3, [r3, #20]
 8001986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800198a:	2b00      	cmp	r3, #0
 800198c:	d00b      	beq.n	80019a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001992:	2201      	movs	r2, #1
 8001994:	409a      	lsls	r2, r3
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800199e:	f043 0202 	orr.w	r2, r3, #2
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019aa:	2204      	movs	r2, #4
 80019ac:	409a      	lsls	r2, r3
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	4013      	ands	r3, r2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d012      	beq.n	80019dc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0302 	and.w	r3, r3, #2
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d00b      	beq.n	80019dc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019c8:	2204      	movs	r2, #4
 80019ca:	409a      	lsls	r2, r3
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019d4:	f043 0204 	orr.w	r2, r3, #4
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019e0:	2210      	movs	r2, #16
 80019e2:	409a      	lsls	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4013      	ands	r3, r2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d043      	beq.n	8001a74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0308 	and.w	r3, r3, #8
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d03c      	beq.n	8001a74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019fe:	2210      	movs	r2, #16
 8001a00:	409a      	lsls	r2, r3
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d018      	beq.n	8001a46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d108      	bne.n	8001a34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d024      	beq.n	8001a74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	4798      	blx	r3
 8001a32:	e01f      	b.n	8001a74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d01b      	beq.n	8001a74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	4798      	blx	r3
 8001a44:	e016      	b.n	8001a74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d107      	bne.n	8001a64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f022 0208 	bic.w	r2, r2, #8
 8001a62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d003      	beq.n	8001a74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a78:	2220      	movs	r2, #32
 8001a7a:	409a      	lsls	r2, r3
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	f000 808f 	beq.w	8001ba4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0310 	and.w	r3, r3, #16
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	f000 8087 	beq.w	8001ba4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a9a:	2220      	movs	r2, #32
 8001a9c:	409a      	lsls	r2, r3
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	2b05      	cmp	r3, #5
 8001aac:	d136      	bne.n	8001b1c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f022 0216 	bic.w	r2, r2, #22
 8001abc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	695a      	ldr	r2, [r3, #20]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001acc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d103      	bne.n	8001ade <HAL_DMA_IRQHandler+0x1da>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d007      	beq.n	8001aee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f022 0208 	bic.w	r2, r2, #8
 8001aec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001af2:	223f      	movs	r2, #63	@ 0x3f
 8001af4:	409a      	lsls	r2, r3
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2201      	movs	r2, #1
 8001afe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d07e      	beq.n	8001c10 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	4798      	blx	r3
        }
        return;
 8001b1a:	e079      	b.n	8001c10 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d01d      	beq.n	8001b66 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d10d      	bne.n	8001b54 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d031      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	4798      	blx	r3
 8001b48:	e02c      	b.n	8001ba4 <HAL_DMA_IRQHandler+0x2a0>
 8001b4a:	bf00      	nop
 8001b4c:	20000000 	.word	0x20000000
 8001b50:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d023      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	4798      	blx	r3
 8001b64:	e01e      	b.n	8001ba4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d10f      	bne.n	8001b94 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f022 0210 	bic.w	r2, r2, #16
 8001b82:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2201      	movs	r2, #1
 8001b88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d003      	beq.n	8001ba4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d032      	beq.n	8001c12 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bb0:	f003 0301 	and.w	r3, r3, #1
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d022      	beq.n	8001bfe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2205      	movs	r2, #5
 8001bbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f022 0201 	bic.w	r2, r2, #1
 8001bce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	60bb      	str	r3, [r7, #8]
 8001bd6:	697a      	ldr	r2, [r7, #20]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d307      	bcc.n	8001bec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d1f2      	bne.n	8001bd0 <HAL_DMA_IRQHandler+0x2cc>
 8001bea:	e000      	b.n	8001bee <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001bec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d005      	beq.n	8001c12 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	4798      	blx	r3
 8001c0e:	e000      	b.n	8001c12 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001c10:	bf00      	nop
    }
  }
}
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
 8001c3c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001c4c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	683a      	ldr	r2, [r7, #0]
 8001c54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	2b40      	cmp	r3, #64	@ 0x40
 8001c5c:	d108      	bne.n	8001c70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	68ba      	ldr	r2, [r7, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001c6e:	e007      	b.n	8001c80 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	68ba      	ldr	r2, [r7, #8]
 8001c76:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	60da      	str	r2, [r3, #12]
}
 8001c80:	bf00      	nop
 8001c82:	3714      	adds	r7, #20
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	3b10      	subs	r3, #16
 8001c9c:	4a14      	ldr	r2, [pc, #80]	@ (8001cf0 <DMA_CalcBaseAndBitshift+0x64>)
 8001c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca2:	091b      	lsrs	r3, r3, #4
 8001ca4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001ca6:	4a13      	ldr	r2, [pc, #76]	@ (8001cf4 <DMA_CalcBaseAndBitshift+0x68>)
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4413      	add	r3, r2
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2b03      	cmp	r3, #3
 8001cb8:	d909      	bls.n	8001cce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001cc2:	f023 0303 	bic.w	r3, r3, #3
 8001cc6:	1d1a      	adds	r2, r3, #4
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	659a      	str	r2, [r3, #88]	@ 0x58
 8001ccc:	e007      	b.n	8001cde <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001cd6:	f023 0303 	bic.w	r3, r3, #3
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3714      	adds	r7, #20
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	aaaaaaab 	.word	0xaaaaaaab
 8001cf4:	0800b020 	.word	0x0800b020

08001cf8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d00:	2300      	movs	r3, #0
 8001d02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d11f      	bne.n	8001d52 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	2b03      	cmp	r3, #3
 8001d16:	d856      	bhi.n	8001dc6 <DMA_CheckFifoParam+0xce>
 8001d18:	a201      	add	r2, pc, #4	@ (adr r2, 8001d20 <DMA_CheckFifoParam+0x28>)
 8001d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d1e:	bf00      	nop
 8001d20:	08001d31 	.word	0x08001d31
 8001d24:	08001d43 	.word	0x08001d43
 8001d28:	08001d31 	.word	0x08001d31
 8001d2c:	08001dc7 	.word	0x08001dc7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d046      	beq.n	8001dca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d40:	e043      	b.n	8001dca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d46:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001d4a:	d140      	bne.n	8001dce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d50:	e03d      	b.n	8001dce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d5a:	d121      	bne.n	8001da0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	2b03      	cmp	r3, #3
 8001d60:	d837      	bhi.n	8001dd2 <DMA_CheckFifoParam+0xda>
 8001d62:	a201      	add	r2, pc, #4	@ (adr r2, 8001d68 <DMA_CheckFifoParam+0x70>)
 8001d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d68:	08001d79 	.word	0x08001d79
 8001d6c:	08001d7f 	.word	0x08001d7f
 8001d70:	08001d79 	.word	0x08001d79
 8001d74:	08001d91 	.word	0x08001d91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	73fb      	strb	r3, [r7, #15]
      break;
 8001d7c:	e030      	b.n	8001de0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d025      	beq.n	8001dd6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d8e:	e022      	b.n	8001dd6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d94:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001d98:	d11f      	bne.n	8001dda <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001d9e:	e01c      	b.n	8001dda <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d903      	bls.n	8001dae <DMA_CheckFifoParam+0xb6>
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	2b03      	cmp	r3, #3
 8001daa:	d003      	beq.n	8001db4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001dac:	e018      	b.n	8001de0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	73fb      	strb	r3, [r7, #15]
      break;
 8001db2:	e015      	b.n	8001de0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d00e      	beq.n	8001dde <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	73fb      	strb	r3, [r7, #15]
      break;
 8001dc4:	e00b      	b.n	8001dde <DMA_CheckFifoParam+0xe6>
      break;
 8001dc6:	bf00      	nop
 8001dc8:	e00a      	b.n	8001de0 <DMA_CheckFifoParam+0xe8>
      break;
 8001dca:	bf00      	nop
 8001dcc:	e008      	b.n	8001de0 <DMA_CheckFifoParam+0xe8>
      break;
 8001dce:	bf00      	nop
 8001dd0:	e006      	b.n	8001de0 <DMA_CheckFifoParam+0xe8>
      break;
 8001dd2:	bf00      	nop
 8001dd4:	e004      	b.n	8001de0 <DMA_CheckFifoParam+0xe8>
      break;
 8001dd6:	bf00      	nop
 8001dd8:	e002      	b.n	8001de0 <DMA_CheckFifoParam+0xe8>
      break;   
 8001dda:	bf00      	nop
 8001ddc:	e000      	b.n	8001de0 <DMA_CheckFifoParam+0xe8>
      break;
 8001dde:	bf00      	nop
    }
  } 
  
  return status; 
 8001de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3714      	adds	r7, #20
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop

08001df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b089      	sub	sp, #36	@ 0x24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e06:	2300      	movs	r3, #0
 8001e08:	61fb      	str	r3, [r7, #28]
 8001e0a:	e16b      	b.n	80020e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	697a      	ldr	r2, [r7, #20]
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	f040 815a 	bne.w	80020de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f003 0303 	and.w	r3, r3, #3
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d005      	beq.n	8001e42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d130      	bne.n	8001ea4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	43db      	mvns	r3, r3
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	4013      	ands	r3, r2
 8001e58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	68da      	ldr	r2, [r3, #12]
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e78:	2201      	movs	r2, #1
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	43db      	mvns	r3, r3
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	4013      	ands	r3, r2
 8001e86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	091b      	lsrs	r3, r3, #4
 8001e8e:	f003 0201 	and.w	r2, r3, #1
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 0303 	and.w	r3, r3, #3
 8001eac:	2b03      	cmp	r3, #3
 8001eae:	d017      	beq.n	8001ee0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	2203      	movs	r2, #3
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	689a      	ldr	r2, [r3, #8]
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f003 0303 	and.w	r3, r3, #3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d123      	bne.n	8001f34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	08da      	lsrs	r2, r3, #3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3208      	adds	r2, #8
 8001ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	220f      	movs	r2, #15
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	69ba      	ldr	r2, [r7, #24]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	691a      	ldr	r2, [r3, #16]
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	08da      	lsrs	r2, r3, #3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	3208      	adds	r2, #8
 8001f2e:	69b9      	ldr	r1, [r7, #24]
 8001f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	2203      	movs	r2, #3
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43db      	mvns	r3, r3
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f003 0203 	and.w	r2, r3, #3
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f000 80b4 	beq.w	80020de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	4b60      	ldr	r3, [pc, #384]	@ (80020fc <HAL_GPIO_Init+0x30c>)
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7e:	4a5f      	ldr	r2, [pc, #380]	@ (80020fc <HAL_GPIO_Init+0x30c>)
 8001f80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f86:	4b5d      	ldr	r3, [pc, #372]	@ (80020fc <HAL_GPIO_Init+0x30c>)
 8001f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f92:	4a5b      	ldr	r2, [pc, #364]	@ (8002100 <HAL_GPIO_Init+0x310>)
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	089b      	lsrs	r3, r3, #2
 8001f98:	3302      	adds	r3, #2
 8001f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	f003 0303 	and.w	r3, r3, #3
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	220f      	movs	r2, #15
 8001faa:	fa02 f303 	lsl.w	r3, r2, r3
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a52      	ldr	r2, [pc, #328]	@ (8002104 <HAL_GPIO_Init+0x314>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d02b      	beq.n	8002016 <HAL_GPIO_Init+0x226>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a51      	ldr	r2, [pc, #324]	@ (8002108 <HAL_GPIO_Init+0x318>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d025      	beq.n	8002012 <HAL_GPIO_Init+0x222>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a50      	ldr	r2, [pc, #320]	@ (800210c <HAL_GPIO_Init+0x31c>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d01f      	beq.n	800200e <HAL_GPIO_Init+0x21e>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a4f      	ldr	r2, [pc, #316]	@ (8002110 <HAL_GPIO_Init+0x320>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d019      	beq.n	800200a <HAL_GPIO_Init+0x21a>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a4e      	ldr	r2, [pc, #312]	@ (8002114 <HAL_GPIO_Init+0x324>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d013      	beq.n	8002006 <HAL_GPIO_Init+0x216>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a4d      	ldr	r2, [pc, #308]	@ (8002118 <HAL_GPIO_Init+0x328>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d00d      	beq.n	8002002 <HAL_GPIO_Init+0x212>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a4c      	ldr	r2, [pc, #304]	@ (800211c <HAL_GPIO_Init+0x32c>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d007      	beq.n	8001ffe <HAL_GPIO_Init+0x20e>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a4b      	ldr	r2, [pc, #300]	@ (8002120 <HAL_GPIO_Init+0x330>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d101      	bne.n	8001ffa <HAL_GPIO_Init+0x20a>
 8001ff6:	2307      	movs	r3, #7
 8001ff8:	e00e      	b.n	8002018 <HAL_GPIO_Init+0x228>
 8001ffa:	2308      	movs	r3, #8
 8001ffc:	e00c      	b.n	8002018 <HAL_GPIO_Init+0x228>
 8001ffe:	2306      	movs	r3, #6
 8002000:	e00a      	b.n	8002018 <HAL_GPIO_Init+0x228>
 8002002:	2305      	movs	r3, #5
 8002004:	e008      	b.n	8002018 <HAL_GPIO_Init+0x228>
 8002006:	2304      	movs	r3, #4
 8002008:	e006      	b.n	8002018 <HAL_GPIO_Init+0x228>
 800200a:	2303      	movs	r3, #3
 800200c:	e004      	b.n	8002018 <HAL_GPIO_Init+0x228>
 800200e:	2302      	movs	r3, #2
 8002010:	e002      	b.n	8002018 <HAL_GPIO_Init+0x228>
 8002012:	2301      	movs	r3, #1
 8002014:	e000      	b.n	8002018 <HAL_GPIO_Init+0x228>
 8002016:	2300      	movs	r3, #0
 8002018:	69fa      	ldr	r2, [r7, #28]
 800201a:	f002 0203 	and.w	r2, r2, #3
 800201e:	0092      	lsls	r2, r2, #2
 8002020:	4093      	lsls	r3, r2
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	4313      	orrs	r3, r2
 8002026:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002028:	4935      	ldr	r1, [pc, #212]	@ (8002100 <HAL_GPIO_Init+0x310>)
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	089b      	lsrs	r3, r3, #2
 800202e:	3302      	adds	r3, #2
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002036:	4b3b      	ldr	r3, [pc, #236]	@ (8002124 <HAL_GPIO_Init+0x334>)
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	43db      	mvns	r3, r3
 8002040:	69ba      	ldr	r2, [r7, #24]
 8002042:	4013      	ands	r3, r2
 8002044:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800205a:	4a32      	ldr	r2, [pc, #200]	@ (8002124 <HAL_GPIO_Init+0x334>)
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002060:	4b30      	ldr	r3, [pc, #192]	@ (8002124 <HAL_GPIO_Init+0x334>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	43db      	mvns	r3, r3
 800206a:	69ba      	ldr	r2, [r7, #24]
 800206c:	4013      	ands	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d003      	beq.n	8002084 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	4313      	orrs	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002084:	4a27      	ldr	r2, [pc, #156]	@ (8002124 <HAL_GPIO_Init+0x334>)
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800208a:	4b26      	ldr	r3, [pc, #152]	@ (8002124 <HAL_GPIO_Init+0x334>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	43db      	mvns	r3, r3
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	4013      	ands	r3, r2
 8002098:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80020a6:	69ba      	ldr	r2, [r7, #24]
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002124 <HAL_GPIO_Init+0x334>)
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002124 <HAL_GPIO_Init+0x334>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	43db      	mvns	r3, r3
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	4013      	ands	r3, r2
 80020c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d003      	beq.n	80020d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020d8:	4a12      	ldr	r2, [pc, #72]	@ (8002124 <HAL_GPIO_Init+0x334>)
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	3301      	adds	r3, #1
 80020e2:	61fb      	str	r3, [r7, #28]
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	2b0f      	cmp	r3, #15
 80020e8:	f67f ae90 	bls.w	8001e0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020ec:	bf00      	nop
 80020ee:	bf00      	nop
 80020f0:	3724      	adds	r7, #36	@ 0x24
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	40023800 	.word	0x40023800
 8002100:	40013800 	.word	0x40013800
 8002104:	40020000 	.word	0x40020000
 8002108:	40020400 	.word	0x40020400
 800210c:	40020800 	.word	0x40020800
 8002110:	40020c00 	.word	0x40020c00
 8002114:	40021000 	.word	0x40021000
 8002118:	40021400 	.word	0x40021400
 800211c:	40021800 	.word	0x40021800
 8002120:	40021c00 	.word	0x40021c00
 8002124:	40013c00 	.word	0x40013c00

08002128 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	460b      	mov	r3, r1
 8002132:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	691a      	ldr	r2, [r3, #16]
 8002138:	887b      	ldrh	r3, [r7, #2]
 800213a:	4013      	ands	r3, r2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d002      	beq.n	8002146 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002140:	2301      	movs	r3, #1
 8002142:	73fb      	strb	r3, [r7, #15]
 8002144:	e001      	b.n	800214a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002146:	2300      	movs	r3, #0
 8002148:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800214a:	7bfb      	ldrb	r3, [r7, #15]
}
 800214c:	4618      	mov	r0, r3
 800214e:	3714      	adds	r7, #20
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b088      	sub	sp, #32
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e128      	b.n	80023bc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d109      	bne.n	800218a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a90      	ldr	r2, [pc, #576]	@ (80023c4 <HAL_I2S_Init+0x26c>)
 8002182:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f7fe fc77 	bl	8000a78 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2202      	movs	r2, #2
 800218e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	69db      	ldr	r3, [r3, #28]
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	6812      	ldr	r2, [r2, #0]
 800219c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80021a0:	f023 030f 	bic.w	r3, r3, #15
 80021a4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2202      	movs	r2, #2
 80021ac:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d060      	beq.n	8002278 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d102      	bne.n	80021c4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80021be:	2310      	movs	r3, #16
 80021c0:	617b      	str	r3, [r7, #20]
 80021c2:	e001      	b.n	80021c8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80021c4:	2320      	movs	r3, #32
 80021c6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	2b20      	cmp	r3, #32
 80021ce:	d802      	bhi.n	80021d6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80021d6:	2001      	movs	r0, #1
 80021d8:	f001 faaa 	bl	8003730 <HAL_RCCEx_GetPeriphCLKFreq>
 80021dc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021e6:	d125      	bne.n	8002234 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d010      	beq.n	8002212 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80021fa:	4613      	mov	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	461a      	mov	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	695b      	ldr	r3, [r3, #20]
 8002208:	fbb2 f3f3 	udiv	r3, r2, r3
 800220c:	3305      	adds	r3, #5
 800220e:	613b      	str	r3, [r7, #16]
 8002210:	e01f      	b.n	8002252 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	fbb2 f2f3 	udiv	r2, r2, r3
 800221c:	4613      	mov	r3, r2
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4413      	add	r3, r2
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	461a      	mov	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	695b      	ldr	r3, [r3, #20]
 800222a:	fbb2 f3f3 	udiv	r3, r2, r3
 800222e:	3305      	adds	r3, #5
 8002230:	613b      	str	r3, [r7, #16]
 8002232:	e00e      	b.n	8002252 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002234:	68fa      	ldr	r2, [r7, #12]
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	fbb2 f2f3 	udiv	r2, r2, r3
 800223c:	4613      	mov	r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	4413      	add	r3, r2
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	461a      	mov	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	695b      	ldr	r3, [r3, #20]
 800224a:	fbb2 f3f3 	udiv	r3, r2, r3
 800224e:	3305      	adds	r3, #5
 8002250:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	4a5c      	ldr	r2, [pc, #368]	@ (80023c8 <HAL_I2S_Init+0x270>)
 8002256:	fba2 2303 	umull	r2, r3, r2, r3
 800225a:	08db      	lsrs	r3, r3, #3
 800225c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	f003 0301 	and.w	r3, r3, #1
 8002264:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	69bb      	ldr	r3, [r7, #24]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	085b      	lsrs	r3, r3, #1
 800226e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002270:	69bb      	ldr	r3, [r7, #24]
 8002272:	021b      	lsls	r3, r3, #8
 8002274:	61bb      	str	r3, [r7, #24]
 8002276:	e003      	b.n	8002280 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002278:	2302      	movs	r3, #2
 800227a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800227c:	2300      	movs	r3, #0
 800227e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d902      	bls.n	800228c <HAL_I2S_Init+0x134>
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	2bff      	cmp	r3, #255	@ 0xff
 800228a:	d907      	bls.n	800229c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002290:	f043 0210 	orr.w	r2, r3, #16
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e08f      	b.n	80023bc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	691a      	ldr	r2, [r3, #16]
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	ea42 0103 	orr.w	r1, r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	69fa      	ldr	r2, [r7, #28]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80022ba:	f023 030f 	bic.w	r3, r3, #15
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	6851      	ldr	r1, [r2, #4]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	6892      	ldr	r2, [r2, #8]
 80022c6:	4311      	orrs	r1, r2
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	68d2      	ldr	r2, [r2, #12]
 80022cc:	4311      	orrs	r1, r2
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	6992      	ldr	r2, [r2, #24]
 80022d2:	430a      	orrs	r2, r1
 80022d4:	431a      	orrs	r2, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022de:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d161      	bne.n	80023ac <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	4a38      	ldr	r2, [pc, #224]	@ (80023cc <HAL_I2S_Init+0x274>)
 80022ec:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a37      	ldr	r2, [pc, #220]	@ (80023d0 <HAL_I2S_Init+0x278>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d101      	bne.n	80022fc <HAL_I2S_Init+0x1a4>
 80022f8:	4b36      	ldr	r3, [pc, #216]	@ (80023d4 <HAL_I2S_Init+0x27c>)
 80022fa:	e001      	b.n	8002300 <HAL_I2S_Init+0x1a8>
 80022fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	4932      	ldr	r1, [pc, #200]	@ (80023d0 <HAL_I2S_Init+0x278>)
 8002308:	428a      	cmp	r2, r1
 800230a:	d101      	bne.n	8002310 <HAL_I2S_Init+0x1b8>
 800230c:	4a31      	ldr	r2, [pc, #196]	@ (80023d4 <HAL_I2S_Init+0x27c>)
 800230e:	e001      	b.n	8002314 <HAL_I2S_Init+0x1bc>
 8002310:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002314:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002318:	f023 030f 	bic.w	r3, r3, #15
 800231c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a2b      	ldr	r2, [pc, #172]	@ (80023d0 <HAL_I2S_Init+0x278>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d101      	bne.n	800232c <HAL_I2S_Init+0x1d4>
 8002328:	4b2a      	ldr	r3, [pc, #168]	@ (80023d4 <HAL_I2S_Init+0x27c>)
 800232a:	e001      	b.n	8002330 <HAL_I2S_Init+0x1d8>
 800232c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002330:	2202      	movs	r2, #2
 8002332:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a25      	ldr	r2, [pc, #148]	@ (80023d0 <HAL_I2S_Init+0x278>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d101      	bne.n	8002342 <HAL_I2S_Init+0x1ea>
 800233e:	4b25      	ldr	r3, [pc, #148]	@ (80023d4 <HAL_I2S_Init+0x27c>)
 8002340:	e001      	b.n	8002346 <HAL_I2S_Init+0x1ee>
 8002342:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002346:	69db      	ldr	r3, [r3, #28]
 8002348:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002352:	d003      	beq.n	800235c <HAL_I2S_Init+0x204>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d103      	bne.n	8002364 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800235c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002360:	613b      	str	r3, [r7, #16]
 8002362:	e001      	b.n	8002368 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002364:	2300      	movs	r3, #0
 8002366:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002372:	4313      	orrs	r3, r2
 8002374:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800237c:	4313      	orrs	r3, r2
 800237e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002386:	4313      	orrs	r3, r2
 8002388:	b29a      	uxth	r2, r3
 800238a:	897b      	ldrh	r3, [r7, #10]
 800238c:	4313      	orrs	r3, r2
 800238e:	b29b      	uxth	r3, r3
 8002390:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002394:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a0d      	ldr	r2, [pc, #52]	@ (80023d0 <HAL_I2S_Init+0x278>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d101      	bne.n	80023a4 <HAL_I2S_Init+0x24c>
 80023a0:	4b0c      	ldr	r3, [pc, #48]	@ (80023d4 <HAL_I2S_Init+0x27c>)
 80023a2:	e001      	b.n	80023a8 <HAL_I2S_Init+0x250>
 80023a4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80023a8:	897a      	ldrh	r2, [r7, #10]
 80023aa:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2201      	movs	r2, #1
 80023b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80023ba:	2300      	movs	r3, #0
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3720      	adds	r7, #32
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	080026f5 	.word	0x080026f5
 80023c8:	cccccccd 	.word	0xcccccccd
 80023cc:	08002809 	.word	0x08002809
 80023d0:	40003800 	.word	0x40003800
 80023d4:	40003400 	.word	0x40003400

080023d8 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	4613      	mov	r3, r2
 80023e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d002      	beq.n	80023f2 <HAL_I2S_Transmit_DMA+0x1a>
 80023ec:	88fb      	ldrh	r3, [r7, #6]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e08a      	b.n	800250c <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d001      	beq.n	8002406 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8002402:	2302      	movs	r3, #2
 8002404:	e082      	b.n	800250c <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b01      	cmp	r3, #1
 8002410:	d101      	bne.n	8002416 <HAL_I2S_Transmit_DMA+0x3e>
 8002412:	2302      	movs	r3, #2
 8002414:	e07a      	b.n	800250c <HAL_I2S_Transmit_DMA+0x134>
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2201      	movs	r2, #1
 800241a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2203      	movs	r2, #3
 8002422:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	69db      	ldr	r3, [r3, #28]
 8002438:	f003 0307 	and.w	r3, r3, #7
 800243c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	2b03      	cmp	r3, #3
 8002442:	d002      	beq.n	800244a <HAL_I2S_Transmit_DMA+0x72>
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	2b05      	cmp	r3, #5
 8002448:	d10a      	bne.n	8002460 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 800244a:	88fb      	ldrh	r3, [r7, #6]
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	b29a      	uxth	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002454:	88fb      	ldrh	r3, [r7, #6]
 8002456:	005b      	lsls	r3, r3, #1
 8002458:	b29a      	uxth	r2, r3
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800245e:	e005      	b.n	800246c <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	88fa      	ldrh	r2, [r7, #6]
 8002464:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	88fa      	ldrh	r2, [r7, #6]
 800246a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002470:	4a28      	ldr	r2, [pc, #160]	@ (8002514 <HAL_I2S_Transmit_DMA+0x13c>)
 8002472:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002478:	4a27      	ldr	r2, [pc, #156]	@ (8002518 <HAL_I2S_Transmit_DMA+0x140>)
 800247a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002480:	4a26      	ldr	r2, [pc, #152]	@ (800251c <HAL_I2S_Transmit_DMA+0x144>)
 8002482:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800248c:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002494:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800249a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800249c:	f7ff f9b8 	bl	8001810 <HAL_DMA_Start_IT>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00f      	beq.n	80024c6 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024aa:	f043 0208 	orr.w	r2, r3, #8
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e022      	b.n	800250c <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d107      	bne.n	80024ec <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	685a      	ldr	r2, [r3, #4]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f042 0202 	orr.w	r2, r2, #2
 80024ea:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d107      	bne.n	800250a <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	69da      	ldr	r2, [r3, #28]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002508:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	080025d3 	.word	0x080025d3
 8002518:	08002591 	.word	0x08002591
 800251c:	080025ef 	.word	0x080025ef

08002520 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	4798      	blx	r3
}
 8002530:	bf00      	nop
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(const I2S_HandleTypeDef *hi2s)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002582:	b2db      	uxtb	r3, r3
}
 8002584:	4618      	mov	r0, r3
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800259c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	69db      	ldr	r3, [r3, #28]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d10e      	bne.n	80025c4 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	685a      	ldr	r2, [r3, #4]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f022 0202 	bic.w	r2, r2, #2
 80025b4:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2200      	movs	r2, #0
 80025ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2201      	movs	r2, #1
 80025c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80025c4:	68f8      	ldr	r0, [r7, #12]
 80025c6:	f7fe fb3d 	bl	8000c44 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80025ca:	bf00      	nop
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b084      	sub	sp, #16
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025de:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80025e0:	68f8      	ldr	r0, [r7, #12]
 80025e2:	f7ff ffa9 	bl	8002538 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80025e6:	bf00      	nop
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b084      	sub	sp, #16
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	685a      	ldr	r2, [r3, #4]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f022 0203 	bic.w	r2, r2, #3
 800260a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2200      	movs	r2, #0
 8002610:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002624:	f043 0208 	orr.w	r2, r3, #8
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800262c:	68f8      	ldr	r0, [r7, #12]
 800262e:	f7ff ff97 	bl	8002560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002632:	bf00      	nop
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b082      	sub	sp, #8
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002646:	881a      	ldrh	r2, [r3, #0]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002652:	1c9a      	adds	r2, r3, #2
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800265c:	b29b      	uxth	r3, r3
 800265e:	3b01      	subs	r3, #1
 8002660:	b29a      	uxth	r2, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800266a:	b29b      	uxth	r3, r3
 800266c:	2b00      	cmp	r3, #0
 800266e:	d10e      	bne.n	800268e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	685a      	ldr	r2, [r3, #4]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800267e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f7fe fadb 	bl	8000c44 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800268e:	bf00      	nop
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b082      	sub	sp, #8
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68da      	ldr	r2, [r3, #12]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a8:	b292      	uxth	r2, r2
 80026aa:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b0:	1c9a      	adds	r2, r3, #2
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	3b01      	subs	r3, #1
 80026be:	b29a      	uxth	r2, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d10e      	bne.n	80026ec <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	685a      	ldr	r2, [r3, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80026dc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2201      	movs	r2, #1
 80026e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f7ff ff30 	bl	800254c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80026ec:	bf00      	nop
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b04      	cmp	r3, #4
 800270e:	d13a      	bne.n	8002786 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b01      	cmp	r3, #1
 8002718:	d109      	bne.n	800272e <I2S_IRQHandler+0x3a>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002724:	2b40      	cmp	r3, #64	@ 0x40
 8002726:	d102      	bne.n	800272e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f7ff ffb4 	bl	8002696 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002734:	2b40      	cmp	r3, #64	@ 0x40
 8002736:	d126      	bne.n	8002786 <I2S_IRQHandler+0x92>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f003 0320 	and.w	r3, r3, #32
 8002742:	2b20      	cmp	r3, #32
 8002744:	d11f      	bne.n	8002786 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002754:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002756:	2300      	movs	r3, #0
 8002758:	613b      	str	r3, [r7, #16]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	613b      	str	r3, [r7, #16]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	613b      	str	r3, [r7, #16]
 800276a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002778:	f043 0202 	orr.w	r2, r3, #2
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7ff feed 	bl	8002560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b03      	cmp	r3, #3
 8002790:	d136      	bne.n	8002800 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b02      	cmp	r3, #2
 800279a:	d109      	bne.n	80027b0 <I2S_IRQHandler+0xbc>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027a6:	2b80      	cmp	r3, #128	@ 0x80
 80027a8:	d102      	bne.n	80027b0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7ff ff45 	bl	800263a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	f003 0308 	and.w	r3, r3, #8
 80027b6:	2b08      	cmp	r3, #8
 80027b8:	d122      	bne.n	8002800 <I2S_IRQHandler+0x10c>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f003 0320 	and.w	r3, r3, #32
 80027c4:	2b20      	cmp	r3, #32
 80027c6:	d11b      	bne.n	8002800 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80027d6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80027d8:	2300      	movs	r3, #0
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f2:	f043 0204 	orr.w	r2, r3, #4
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7ff feb0 	bl	8002560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002800:	bf00      	nop
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b088      	sub	sp, #32
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a92      	ldr	r2, [pc, #584]	@ (8002a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d101      	bne.n	8002826 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002822:	4b92      	ldr	r3, [pc, #584]	@ (8002a6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002824:	e001      	b.n	800282a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002826:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a8b      	ldr	r2, [pc, #556]	@ (8002a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d101      	bne.n	8002844 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002840:	4b8a      	ldr	r3, [pc, #552]	@ (8002a6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002842:	e001      	b.n	8002848 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002844:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002854:	d004      	beq.n	8002860 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	f040 8099 	bne.w	8002992 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b02      	cmp	r3, #2
 8002868:	d107      	bne.n	800287a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002870:	2b00      	cmp	r3, #0
 8002872:	d002      	beq.n	800287a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f000 f925 	bl	8002ac4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	2b01      	cmp	r3, #1
 8002882:	d107      	bne.n	8002894 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800288a:	2b00      	cmp	r3, #0
 800288c:	d002      	beq.n	8002894 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 f9c8 	bl	8002c24 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800289a:	2b40      	cmp	r3, #64	@ 0x40
 800289c:	d13a      	bne.n	8002914 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	f003 0320 	and.w	r3, r3, #32
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d035      	beq.n	8002914 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a6e      	ldr	r2, [pc, #440]	@ (8002a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d101      	bne.n	80028b6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80028b2:	4b6e      	ldr	r3, [pc, #440]	@ (8002a6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80028b4:	e001      	b.n	80028ba <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80028b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028ba:	685a      	ldr	r2, [r3, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4969      	ldr	r1, [pc, #420]	@ (8002a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80028c2:	428b      	cmp	r3, r1
 80028c4:	d101      	bne.n	80028ca <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80028c6:	4b69      	ldr	r3, [pc, #420]	@ (8002a6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80028c8:	e001      	b.n	80028ce <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80028ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80028ce:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80028d2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80028e2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002906:	f043 0202 	orr.w	r2, r3, #2
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7ff fe26 	bl	8002560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	f003 0308 	and.w	r3, r3, #8
 800291a:	2b08      	cmp	r3, #8
 800291c:	f040 80c3 	bne.w	8002aa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	f003 0320 	and.w	r3, r3, #32
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 80bd 	beq.w	8002aa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800293a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a49      	ldr	r2, [pc, #292]	@ (8002a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d101      	bne.n	800294a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002946:	4b49      	ldr	r3, [pc, #292]	@ (8002a6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002948:	e001      	b.n	800294e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800294a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4944      	ldr	r1, [pc, #272]	@ (8002a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002956:	428b      	cmp	r3, r1
 8002958:	d101      	bne.n	800295e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800295a:	4b44      	ldr	r3, [pc, #272]	@ (8002a6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800295c:	e001      	b.n	8002962 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800295e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002962:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002966:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002968:	2300      	movs	r3, #0
 800296a:	60bb      	str	r3, [r7, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002982:	f043 0204 	orr.w	r2, r3, #4
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7ff fde8 	bl	8002560 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002990:	e089      	b.n	8002aa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b02      	cmp	r3, #2
 800299a:	d107      	bne.n	80029ac <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d002      	beq.n	80029ac <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f000 f8be 	bl	8002b28 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d107      	bne.n	80029c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d002      	beq.n	80029c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 f8fd 	bl	8002bc0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029cc:	2b40      	cmp	r3, #64	@ 0x40
 80029ce:	d12f      	bne.n	8002a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	f003 0320 	and.w	r3, r3, #32
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d02a      	beq.n	8002a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	685a      	ldr	r2, [r3, #4]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80029e8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a1e      	ldr	r2, [pc, #120]	@ (8002a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d101      	bne.n	80029f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80029f4:	4b1d      	ldr	r3, [pc, #116]	@ (8002a6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80029f6:	e001      	b.n	80029fc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80029f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029fc:	685a      	ldr	r2, [r3, #4]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4919      	ldr	r1, [pc, #100]	@ (8002a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a04:	428b      	cmp	r3, r1
 8002a06:	d101      	bne.n	8002a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002a08:	4b18      	ldr	r3, [pc, #96]	@ (8002a6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a0a:	e001      	b.n	8002a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002a0c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a10:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002a14:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a22:	f043 0202 	orr.w	r2, r3, #2
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7ff fd98 	bl	8002560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	f003 0308 	and.w	r3, r3, #8
 8002a36:	2b08      	cmp	r3, #8
 8002a38:	d136      	bne.n	8002aa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	f003 0320 	and.w	r3, r3, #32
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d031      	beq.n	8002aa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a07      	ldr	r2, [pc, #28]	@ (8002a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d101      	bne.n	8002a52 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002a4e:	4b07      	ldr	r3, [pc, #28]	@ (8002a6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a50:	e001      	b.n	8002a56 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002a52:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a56:	685a      	ldr	r2, [r3, #4]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4902      	ldr	r1, [pc, #8]	@ (8002a68 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002a5e:	428b      	cmp	r3, r1
 8002a60:	d106      	bne.n	8002a70 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002a62:	4b02      	ldr	r3, [pc, #8]	@ (8002a6c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002a64:	e006      	b.n	8002a74 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002a66:	bf00      	nop
 8002a68:	40003800 	.word	0x40003800
 8002a6c:	40003400 	.word	0x40003400
 8002a70:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a74:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002a78:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002a88:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a96:	f043 0204 	orr.w	r2, r3, #4
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff fd5e 	bl	8002560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002aa4:	e000      	b.n	8002aa8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002aa6:	bf00      	nop
}
 8002aa8:	bf00      	nop
 8002aaa:	3720      	adds	r7, #32
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002ab8:	bf00      	nop
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad0:	1c99      	adds	r1, r3, #2
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	6251      	str	r1, [r2, #36]	@ 0x24
 8002ad6:	881a      	ldrh	r2, [r3, #0]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	3b01      	subs	r3, #1
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d113      	bne.n	8002b1e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002b04:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d106      	bne.n	8002b1e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f7ff ffc9 	bl	8002ab0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002b1e:	bf00      	nop
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
	...

08002b28 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b34:	1c99      	adds	r1, r3, #2
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	6251      	str	r1, [r2, #36]	@ 0x24
 8002b3a:	8819      	ldrh	r1, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a1d      	ldr	r2, [pc, #116]	@ (8002bb8 <I2SEx_TxISR_I2SExt+0x90>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d101      	bne.n	8002b4a <I2SEx_TxISR_I2SExt+0x22>
 8002b46:	4b1d      	ldr	r3, [pc, #116]	@ (8002bbc <I2SEx_TxISR_I2SExt+0x94>)
 8002b48:	e001      	b.n	8002b4e <I2SEx_TxISR_I2SExt+0x26>
 8002b4a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b4e:	460a      	mov	r2, r1
 8002b50:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b56:	b29b      	uxth	r3, r3
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	b29a      	uxth	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d121      	bne.n	8002bae <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a12      	ldr	r2, [pc, #72]	@ (8002bb8 <I2SEx_TxISR_I2SExt+0x90>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d101      	bne.n	8002b78 <I2SEx_TxISR_I2SExt+0x50>
 8002b74:	4b11      	ldr	r3, [pc, #68]	@ (8002bbc <I2SEx_TxISR_I2SExt+0x94>)
 8002b76:	e001      	b.n	8002b7c <I2SEx_TxISR_I2SExt+0x54>
 8002b78:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	490d      	ldr	r1, [pc, #52]	@ (8002bb8 <I2SEx_TxISR_I2SExt+0x90>)
 8002b84:	428b      	cmp	r3, r1
 8002b86:	d101      	bne.n	8002b8c <I2SEx_TxISR_I2SExt+0x64>
 8002b88:	4b0c      	ldr	r3, [pc, #48]	@ (8002bbc <I2SEx_TxISR_I2SExt+0x94>)
 8002b8a:	e001      	b.n	8002b90 <I2SEx_TxISR_I2SExt+0x68>
 8002b8c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b90:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002b94:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d106      	bne.n	8002bae <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f7ff ff81 	bl	8002ab0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002bae:	bf00      	nop
 8002bb0:	3708      	adds	r7, #8
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40003800 	.word	0x40003800
 8002bbc:	40003400 	.word	0x40003400

08002bc0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68d8      	ldr	r0, [r3, #12]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd2:	1c99      	adds	r1, r3, #2
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002bd8:	b282      	uxth	r2, r0
 8002bda:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	3b01      	subs	r3, #1
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d113      	bne.n	8002c1c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c02:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d106      	bne.n	8002c1c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2201      	movs	r2, #1
 8002c12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f7ff ff4a 	bl	8002ab0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a20      	ldr	r2, [pc, #128]	@ (8002cb4 <I2SEx_RxISR_I2SExt+0x90>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d101      	bne.n	8002c3a <I2SEx_RxISR_I2SExt+0x16>
 8002c36:	4b20      	ldr	r3, [pc, #128]	@ (8002cb8 <I2SEx_RxISR_I2SExt+0x94>)
 8002c38:	e001      	b.n	8002c3e <I2SEx_RxISR_I2SExt+0x1a>
 8002c3a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c3e:	68d8      	ldr	r0, [r3, #12]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c44:	1c99      	adds	r1, r3, #2
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002c4a:	b282      	uxth	r2, r0
 8002c4c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d121      	bne.n	8002caa <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a12      	ldr	r2, [pc, #72]	@ (8002cb4 <I2SEx_RxISR_I2SExt+0x90>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d101      	bne.n	8002c74 <I2SEx_RxISR_I2SExt+0x50>
 8002c70:	4b11      	ldr	r3, [pc, #68]	@ (8002cb8 <I2SEx_RxISR_I2SExt+0x94>)
 8002c72:	e001      	b.n	8002c78 <I2SEx_RxISR_I2SExt+0x54>
 8002c74:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	490d      	ldr	r1, [pc, #52]	@ (8002cb4 <I2SEx_RxISR_I2SExt+0x90>)
 8002c80:	428b      	cmp	r3, r1
 8002c82:	d101      	bne.n	8002c88 <I2SEx_RxISR_I2SExt+0x64>
 8002c84:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb8 <I2SEx_RxISR_I2SExt+0x94>)
 8002c86:	e001      	b.n	8002c8c <I2SEx_RxISR_I2SExt+0x68>
 8002c88:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c8c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002c90:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d106      	bne.n	8002caa <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f7ff ff03 	bl	8002ab0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40003800 	.word	0x40003800
 8002cb8:	40003400 	.word	0x40003400

08002cbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e267      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0301 	and.w	r3, r3, #1
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d075      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002cda:	4b88      	ldr	r3, [pc, #544]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f003 030c 	and.w	r3, r3, #12
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	d00c      	beq.n	8002d00 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ce6:	4b85      	ldr	r3, [pc, #532]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002cee:	2b08      	cmp	r3, #8
 8002cf0:	d112      	bne.n	8002d18 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cf2:	4b82      	ldr	r3, [pc, #520]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cfa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cfe:	d10b      	bne.n	8002d18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d00:	4b7e      	ldr	r3, [pc, #504]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d05b      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x108>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d157      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e242      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d20:	d106      	bne.n	8002d30 <HAL_RCC_OscConfig+0x74>
 8002d22:	4b76      	ldr	r3, [pc, #472]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a75      	ldr	r2, [pc, #468]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d2c:	6013      	str	r3, [r2, #0]
 8002d2e:	e01d      	b.n	8002d6c <HAL_RCC_OscConfig+0xb0>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d38:	d10c      	bne.n	8002d54 <HAL_RCC_OscConfig+0x98>
 8002d3a:	4b70      	ldr	r3, [pc, #448]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a6f      	ldr	r2, [pc, #444]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d44:	6013      	str	r3, [r2, #0]
 8002d46:	4b6d      	ldr	r3, [pc, #436]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a6c      	ldr	r2, [pc, #432]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d50:	6013      	str	r3, [r2, #0]
 8002d52:	e00b      	b.n	8002d6c <HAL_RCC_OscConfig+0xb0>
 8002d54:	4b69      	ldr	r3, [pc, #420]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a68      	ldr	r2, [pc, #416]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d5e:	6013      	str	r3, [r2, #0]
 8002d60:	4b66      	ldr	r3, [pc, #408]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a65      	ldr	r2, [pc, #404]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d013      	beq.n	8002d9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d74:	f7fe fb5c 	bl	8001430 <HAL_GetTick>
 8002d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d7a:	e008      	b.n	8002d8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d7c:	f7fe fb58 	bl	8001430 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	2b64      	cmp	r3, #100	@ 0x64
 8002d88:	d901      	bls.n	8002d8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	e207      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d8e:	4b5b      	ldr	r3, [pc, #364]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d0f0      	beq.n	8002d7c <HAL_RCC_OscConfig+0xc0>
 8002d9a:	e014      	b.n	8002dc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d9c:	f7fe fb48 	bl	8001430 <HAL_GetTick>
 8002da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002da4:	f7fe fb44 	bl	8001430 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b64      	cmp	r3, #100	@ 0x64
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e1f3      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002db6:	4b51      	ldr	r3, [pc, #324]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1f0      	bne.n	8002da4 <HAL_RCC_OscConfig+0xe8>
 8002dc2:	e000      	b.n	8002dc6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d063      	beq.n	8002e9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002dd2:	4b4a      	ldr	r3, [pc, #296]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 030c 	and.w	r3, r3, #12
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00b      	beq.n	8002df6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dde:	4b47      	ldr	r3, [pc, #284]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002de6:	2b08      	cmp	r3, #8
 8002de8:	d11c      	bne.n	8002e24 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dea:	4b44      	ldr	r3, [pc, #272]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d116      	bne.n	8002e24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002df6:	4b41      	ldr	r3, [pc, #260]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d005      	beq.n	8002e0e <HAL_RCC_OscConfig+0x152>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d001      	beq.n	8002e0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e1c7      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e0e:	4b3b      	ldr	r3, [pc, #236]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	691b      	ldr	r3, [r3, #16]
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	4937      	ldr	r1, [pc, #220]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e22:	e03a      	b.n	8002e9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d020      	beq.n	8002e6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e2c:	4b34      	ldr	r3, [pc, #208]	@ (8002f00 <HAL_RCC_OscConfig+0x244>)
 8002e2e:	2201      	movs	r2, #1
 8002e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e32:	f7fe fafd 	bl	8001430 <HAL_GetTick>
 8002e36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e38:	e008      	b.n	8002e4c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e3a:	f7fe faf9 	bl	8001430 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e1a8      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0302 	and.w	r3, r3, #2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d0f0      	beq.n	8002e3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e58:	4b28      	ldr	r3, [pc, #160]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	00db      	lsls	r3, r3, #3
 8002e66:	4925      	ldr	r1, [pc, #148]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	600b      	str	r3, [r1, #0]
 8002e6c:	e015      	b.n	8002e9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e6e:	4b24      	ldr	r3, [pc, #144]	@ (8002f00 <HAL_RCC_OscConfig+0x244>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e74:	f7fe fadc 	bl	8001430 <HAL_GetTick>
 8002e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e7a:	e008      	b.n	8002e8e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e7c:	f7fe fad8 	bl	8001430 <HAL_GetTick>
 8002e80:	4602      	mov	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d901      	bls.n	8002e8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e187      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1f0      	bne.n	8002e7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0308 	and.w	r3, r3, #8
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d036      	beq.n	8002f14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	695b      	ldr	r3, [r3, #20]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d016      	beq.n	8002edc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eae:	4b15      	ldr	r3, [pc, #84]	@ (8002f04 <HAL_RCC_OscConfig+0x248>)
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb4:	f7fe fabc 	bl	8001430 <HAL_GetTick>
 8002eb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eba:	e008      	b.n	8002ece <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ebc:	f7fe fab8 	bl	8001430 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e167      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ece:	4b0b      	ldr	r3, [pc, #44]	@ (8002efc <HAL_RCC_OscConfig+0x240>)
 8002ed0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d0f0      	beq.n	8002ebc <HAL_RCC_OscConfig+0x200>
 8002eda:	e01b      	b.n	8002f14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002edc:	4b09      	ldr	r3, [pc, #36]	@ (8002f04 <HAL_RCC_OscConfig+0x248>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee2:	f7fe faa5 	bl	8001430 <HAL_GetTick>
 8002ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ee8:	e00e      	b.n	8002f08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eea:	f7fe faa1 	bl	8001430 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d907      	bls.n	8002f08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e150      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
 8002efc:	40023800 	.word	0x40023800
 8002f00:	42470000 	.word	0x42470000
 8002f04:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f08:	4b88      	ldr	r3, [pc, #544]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002f0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f0c:	f003 0302 	and.w	r3, r3, #2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1ea      	bne.n	8002eea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0304 	and.w	r3, r3, #4
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	f000 8097 	beq.w	8003050 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f22:	2300      	movs	r3, #0
 8002f24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f26:	4b81      	ldr	r3, [pc, #516]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d10f      	bne.n	8002f52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f32:	2300      	movs	r3, #0
 8002f34:	60bb      	str	r3, [r7, #8]
 8002f36:	4b7d      	ldr	r3, [pc, #500]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3a:	4a7c      	ldr	r2, [pc, #496]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002f3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f40:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f42:	4b7a      	ldr	r3, [pc, #488]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f4a:	60bb      	str	r3, [r7, #8]
 8002f4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f52:	4b77      	ldr	r3, [pc, #476]	@ (8003130 <HAL_RCC_OscConfig+0x474>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d118      	bne.n	8002f90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f5e:	4b74      	ldr	r3, [pc, #464]	@ (8003130 <HAL_RCC_OscConfig+0x474>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a73      	ldr	r2, [pc, #460]	@ (8003130 <HAL_RCC_OscConfig+0x474>)
 8002f64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f6a:	f7fe fa61 	bl	8001430 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f70:	e008      	b.n	8002f84 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f72:	f7fe fa5d 	bl	8001430 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d901      	bls.n	8002f84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e10c      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f84:	4b6a      	ldr	r3, [pc, #424]	@ (8003130 <HAL_RCC_OscConfig+0x474>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d0f0      	beq.n	8002f72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d106      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x2ea>
 8002f98:	4b64      	ldr	r3, [pc, #400]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f9c:	4a63      	ldr	r2, [pc, #396]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002f9e:	f043 0301 	orr.w	r3, r3, #1
 8002fa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fa4:	e01c      	b.n	8002fe0 <HAL_RCC_OscConfig+0x324>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	2b05      	cmp	r3, #5
 8002fac:	d10c      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x30c>
 8002fae:	4b5f      	ldr	r3, [pc, #380]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb2:	4a5e      	ldr	r2, [pc, #376]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002fb4:	f043 0304 	orr.w	r3, r3, #4
 8002fb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fba:	4b5c      	ldr	r3, [pc, #368]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fbe:	4a5b      	ldr	r2, [pc, #364]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002fc0:	f043 0301 	orr.w	r3, r3, #1
 8002fc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fc6:	e00b      	b.n	8002fe0 <HAL_RCC_OscConfig+0x324>
 8002fc8:	4b58      	ldr	r3, [pc, #352]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fcc:	4a57      	ldr	r2, [pc, #348]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002fce:	f023 0301 	bic.w	r3, r3, #1
 8002fd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fd4:	4b55      	ldr	r3, [pc, #340]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002fd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd8:	4a54      	ldr	r2, [pc, #336]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8002fda:	f023 0304 	bic.w	r3, r3, #4
 8002fde:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d015      	beq.n	8003014 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fe8:	f7fe fa22 	bl	8001430 <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fee:	e00a      	b.n	8003006 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ff0:	f7fe fa1e 	bl	8001430 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e0cb      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003006:	4b49      	ldr	r3, [pc, #292]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8003008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d0ee      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x334>
 8003012:	e014      	b.n	800303e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003014:	f7fe fa0c 	bl	8001430 <HAL_GetTick>
 8003018:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800301a:	e00a      	b.n	8003032 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800301c:	f7fe fa08 	bl	8001430 <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	f241 3288 	movw	r2, #5000	@ 0x1388
 800302a:	4293      	cmp	r3, r2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e0b5      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003032:	4b3e      	ldr	r3, [pc, #248]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8003034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003036:	f003 0302 	and.w	r3, r3, #2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1ee      	bne.n	800301c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800303e:	7dfb      	ldrb	r3, [r7, #23]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d105      	bne.n	8003050 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003044:	4b39      	ldr	r3, [pc, #228]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8003046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003048:	4a38      	ldr	r2, [pc, #224]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 800304a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800304e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	2b00      	cmp	r3, #0
 8003056:	f000 80a1 	beq.w	800319c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800305a:	4b34      	ldr	r3, [pc, #208]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f003 030c 	and.w	r3, r3, #12
 8003062:	2b08      	cmp	r3, #8
 8003064:	d05c      	beq.n	8003120 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	699b      	ldr	r3, [r3, #24]
 800306a:	2b02      	cmp	r3, #2
 800306c:	d141      	bne.n	80030f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800306e:	4b31      	ldr	r3, [pc, #196]	@ (8003134 <HAL_RCC_OscConfig+0x478>)
 8003070:	2200      	movs	r2, #0
 8003072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003074:	f7fe f9dc 	bl	8001430 <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800307c:	f7fe f9d8 	bl	8001430 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e087      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800308e:	4b27      	ldr	r3, [pc, #156]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f0      	bne.n	800307c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	69da      	ldr	r2, [r3, #28]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a8:	019b      	lsls	r3, r3, #6
 80030aa:	431a      	orrs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b0:	085b      	lsrs	r3, r3, #1
 80030b2:	3b01      	subs	r3, #1
 80030b4:	041b      	lsls	r3, r3, #16
 80030b6:	431a      	orrs	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030bc:	061b      	lsls	r3, r3, #24
 80030be:	491b      	ldr	r1, [pc, #108]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003134 <HAL_RCC_OscConfig+0x478>)
 80030c6:	2201      	movs	r2, #1
 80030c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ca:	f7fe f9b1 	bl	8001430 <HAL_GetTick>
 80030ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030d0:	e008      	b.n	80030e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d2:	f7fe f9ad 	bl	8001430 <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e05c      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030e4:	4b11      	ldr	r3, [pc, #68]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0f0      	beq.n	80030d2 <HAL_RCC_OscConfig+0x416>
 80030f0:	e054      	b.n	800319c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f2:	4b10      	ldr	r3, [pc, #64]	@ (8003134 <HAL_RCC_OscConfig+0x478>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f8:	f7fe f99a 	bl	8001430 <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003100:	f7fe f996 	bl	8001430 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e045      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003112:	4b06      	ldr	r3, [pc, #24]	@ (800312c <HAL_RCC_OscConfig+0x470>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1f0      	bne.n	8003100 <HAL_RCC_OscConfig+0x444>
 800311e:	e03d      	b.n	800319c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d107      	bne.n	8003138 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e038      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
 800312c:	40023800 	.word	0x40023800
 8003130:	40007000 	.word	0x40007000
 8003134:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003138:	4b1b      	ldr	r3, [pc, #108]	@ (80031a8 <HAL_RCC_OscConfig+0x4ec>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	2b01      	cmp	r3, #1
 8003144:	d028      	beq.n	8003198 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003150:	429a      	cmp	r2, r3
 8003152:	d121      	bne.n	8003198 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800315e:	429a      	cmp	r2, r3
 8003160:	d11a      	bne.n	8003198 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003168:	4013      	ands	r3, r2
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800316e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003170:	4293      	cmp	r3, r2
 8003172:	d111      	bne.n	8003198 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800317e:	085b      	lsrs	r3, r3, #1
 8003180:	3b01      	subs	r3, #1
 8003182:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003184:	429a      	cmp	r2, r3
 8003186:	d107      	bne.n	8003198 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003192:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003194:	429a      	cmp	r2, r3
 8003196:	d001      	beq.n	800319c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e000      	b.n	800319e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3718      	adds	r7, #24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	40023800 	.word	0x40023800

080031ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d101      	bne.n	80031c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e0cc      	b.n	800335a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031c0:	4b68      	ldr	r3, [pc, #416]	@ (8003364 <HAL_RCC_ClockConfig+0x1b8>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0307 	and.w	r3, r3, #7
 80031c8:	683a      	ldr	r2, [r7, #0]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d90c      	bls.n	80031e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ce:	4b65      	ldr	r3, [pc, #404]	@ (8003364 <HAL_RCC_ClockConfig+0x1b8>)
 80031d0:	683a      	ldr	r2, [r7, #0]
 80031d2:	b2d2      	uxtb	r2, r2
 80031d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031d6:	4b63      	ldr	r3, [pc, #396]	@ (8003364 <HAL_RCC_ClockConfig+0x1b8>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0307 	and.w	r3, r3, #7
 80031de:	683a      	ldr	r2, [r7, #0]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d001      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e0b8      	b.n	800335a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d020      	beq.n	8003236 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0304 	and.w	r3, r3, #4
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d005      	beq.n	800320c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003200:	4b59      	ldr	r3, [pc, #356]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	4a58      	ldr	r2, [pc, #352]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 8003206:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800320a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0308 	and.w	r3, r3, #8
 8003214:	2b00      	cmp	r3, #0
 8003216:	d005      	beq.n	8003224 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003218:	4b53      	ldr	r3, [pc, #332]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	4a52      	ldr	r2, [pc, #328]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 800321e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003222:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003224:	4b50      	ldr	r3, [pc, #320]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	494d      	ldr	r1, [pc, #308]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 8003232:	4313      	orrs	r3, r2
 8003234:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d044      	beq.n	80032cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d107      	bne.n	800325a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800324a:	4b47      	ldr	r3, [pc, #284]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d119      	bne.n	800328a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e07f      	b.n	800335a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	2b02      	cmp	r3, #2
 8003260:	d003      	beq.n	800326a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003266:	2b03      	cmp	r3, #3
 8003268:	d107      	bne.n	800327a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800326a:	4b3f      	ldr	r3, [pc, #252]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d109      	bne.n	800328a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e06f      	b.n	800335a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327a:	4b3b      	ldr	r3, [pc, #236]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0302 	and.w	r3, r3, #2
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e067      	b.n	800335a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800328a:	4b37      	ldr	r3, [pc, #220]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f023 0203 	bic.w	r2, r3, #3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	4934      	ldr	r1, [pc, #208]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 8003298:	4313      	orrs	r3, r2
 800329a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800329c:	f7fe f8c8 	bl	8001430 <HAL_GetTick>
 80032a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032a2:	e00a      	b.n	80032ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032a4:	f7fe f8c4 	bl	8001430 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e04f      	b.n	800335a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ba:	4b2b      	ldr	r3, [pc, #172]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f003 020c 	and.w	r2, r3, #12
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d1eb      	bne.n	80032a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032cc:	4b25      	ldr	r3, [pc, #148]	@ (8003364 <HAL_RCC_ClockConfig+0x1b8>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0307 	and.w	r3, r3, #7
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d20c      	bcs.n	80032f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032da:	4b22      	ldr	r3, [pc, #136]	@ (8003364 <HAL_RCC_ClockConfig+0x1b8>)
 80032dc:	683a      	ldr	r2, [r7, #0]
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032e2:	4b20      	ldr	r3, [pc, #128]	@ (8003364 <HAL_RCC_ClockConfig+0x1b8>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0307 	and.w	r3, r3, #7
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d001      	beq.n	80032f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e032      	b.n	800335a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0304 	and.w	r3, r3, #4
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d008      	beq.n	8003312 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003300:	4b19      	ldr	r3, [pc, #100]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	4916      	ldr	r1, [pc, #88]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 800330e:	4313      	orrs	r3, r2
 8003310:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0308 	and.w	r3, r3, #8
 800331a:	2b00      	cmp	r3, #0
 800331c:	d009      	beq.n	8003332 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800331e:	4b12      	ldr	r3, [pc, #72]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	691b      	ldr	r3, [r3, #16]
 800332a:	00db      	lsls	r3, r3, #3
 800332c:	490e      	ldr	r1, [pc, #56]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 800332e:	4313      	orrs	r3, r2
 8003330:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003332:	f000 f821 	bl	8003378 <HAL_RCC_GetSysClockFreq>
 8003336:	4602      	mov	r2, r0
 8003338:	4b0b      	ldr	r3, [pc, #44]	@ (8003368 <HAL_RCC_ClockConfig+0x1bc>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	091b      	lsrs	r3, r3, #4
 800333e:	f003 030f 	and.w	r3, r3, #15
 8003342:	490a      	ldr	r1, [pc, #40]	@ (800336c <HAL_RCC_ClockConfig+0x1c0>)
 8003344:	5ccb      	ldrb	r3, [r1, r3]
 8003346:	fa22 f303 	lsr.w	r3, r2, r3
 800334a:	4a09      	ldr	r2, [pc, #36]	@ (8003370 <HAL_RCC_ClockConfig+0x1c4>)
 800334c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800334e:	4b09      	ldr	r3, [pc, #36]	@ (8003374 <HAL_RCC_ClockConfig+0x1c8>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4618      	mov	r0, r3
 8003354:	f7fe f828 	bl	80013a8 <HAL_InitTick>

  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3710      	adds	r7, #16
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	40023c00 	.word	0x40023c00
 8003368:	40023800 	.word	0x40023800
 800336c:	0800b008 	.word	0x0800b008
 8003370:	20000000 	.word	0x20000000
 8003374:	20000004 	.word	0x20000004

08003378 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003378:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800337c:	b090      	sub	sp, #64	@ 0x40
 800337e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003390:	4b59      	ldr	r3, [pc, #356]	@ (80034f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f003 030c 	and.w	r3, r3, #12
 8003398:	2b08      	cmp	r3, #8
 800339a:	d00d      	beq.n	80033b8 <HAL_RCC_GetSysClockFreq+0x40>
 800339c:	2b08      	cmp	r3, #8
 800339e:	f200 80a1 	bhi.w	80034e4 <HAL_RCC_GetSysClockFreq+0x16c>
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d002      	beq.n	80033ac <HAL_RCC_GetSysClockFreq+0x34>
 80033a6:	2b04      	cmp	r3, #4
 80033a8:	d003      	beq.n	80033b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80033aa:	e09b      	b.n	80034e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033ac:	4b53      	ldr	r3, [pc, #332]	@ (80034fc <HAL_RCC_GetSysClockFreq+0x184>)
 80033ae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80033b0:	e09b      	b.n	80034ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033b2:	4b53      	ldr	r3, [pc, #332]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x188>)
 80033b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80033b6:	e098      	b.n	80034ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033b8:	4b4f      	ldr	r3, [pc, #316]	@ (80034f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033c2:	4b4d      	ldr	r3, [pc, #308]	@ (80034f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d028      	beq.n	8003420 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033ce:	4b4a      	ldr	r3, [pc, #296]	@ (80034f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	099b      	lsrs	r3, r3, #6
 80033d4:	2200      	movs	r2, #0
 80033d6:	623b      	str	r3, [r7, #32]
 80033d8:	627a      	str	r2, [r7, #36]	@ 0x24
 80033da:	6a3b      	ldr	r3, [r7, #32]
 80033dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80033e0:	2100      	movs	r1, #0
 80033e2:	4b47      	ldr	r3, [pc, #284]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x188>)
 80033e4:	fb03 f201 	mul.w	r2, r3, r1
 80033e8:	2300      	movs	r3, #0
 80033ea:	fb00 f303 	mul.w	r3, r0, r3
 80033ee:	4413      	add	r3, r2
 80033f0:	4a43      	ldr	r2, [pc, #268]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x188>)
 80033f2:	fba0 1202 	umull	r1, r2, r0, r2
 80033f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033f8:	460a      	mov	r2, r1
 80033fa:	62ba      	str	r2, [r7, #40]	@ 0x28
 80033fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033fe:	4413      	add	r3, r2
 8003400:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003404:	2200      	movs	r2, #0
 8003406:	61bb      	str	r3, [r7, #24]
 8003408:	61fa      	str	r2, [r7, #28]
 800340a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800340e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003412:	f7fc ff2d 	bl	8000270 <__aeabi_uldivmod>
 8003416:	4602      	mov	r2, r0
 8003418:	460b      	mov	r3, r1
 800341a:	4613      	mov	r3, r2
 800341c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800341e:	e053      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003420:	4b35      	ldr	r3, [pc, #212]	@ (80034f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	099b      	lsrs	r3, r3, #6
 8003426:	2200      	movs	r2, #0
 8003428:	613b      	str	r3, [r7, #16]
 800342a:	617a      	str	r2, [r7, #20]
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003432:	f04f 0b00 	mov.w	fp, #0
 8003436:	4652      	mov	r2, sl
 8003438:	465b      	mov	r3, fp
 800343a:	f04f 0000 	mov.w	r0, #0
 800343e:	f04f 0100 	mov.w	r1, #0
 8003442:	0159      	lsls	r1, r3, #5
 8003444:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003448:	0150      	lsls	r0, r2, #5
 800344a:	4602      	mov	r2, r0
 800344c:	460b      	mov	r3, r1
 800344e:	ebb2 080a 	subs.w	r8, r2, sl
 8003452:	eb63 090b 	sbc.w	r9, r3, fp
 8003456:	f04f 0200 	mov.w	r2, #0
 800345a:	f04f 0300 	mov.w	r3, #0
 800345e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003462:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003466:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800346a:	ebb2 0408 	subs.w	r4, r2, r8
 800346e:	eb63 0509 	sbc.w	r5, r3, r9
 8003472:	f04f 0200 	mov.w	r2, #0
 8003476:	f04f 0300 	mov.w	r3, #0
 800347a:	00eb      	lsls	r3, r5, #3
 800347c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003480:	00e2      	lsls	r2, r4, #3
 8003482:	4614      	mov	r4, r2
 8003484:	461d      	mov	r5, r3
 8003486:	eb14 030a 	adds.w	r3, r4, sl
 800348a:	603b      	str	r3, [r7, #0]
 800348c:	eb45 030b 	adc.w	r3, r5, fp
 8003490:	607b      	str	r3, [r7, #4]
 8003492:	f04f 0200 	mov.w	r2, #0
 8003496:	f04f 0300 	mov.w	r3, #0
 800349a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800349e:	4629      	mov	r1, r5
 80034a0:	028b      	lsls	r3, r1, #10
 80034a2:	4621      	mov	r1, r4
 80034a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034a8:	4621      	mov	r1, r4
 80034aa:	028a      	lsls	r2, r1, #10
 80034ac:	4610      	mov	r0, r2
 80034ae:	4619      	mov	r1, r3
 80034b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034b2:	2200      	movs	r2, #0
 80034b4:	60bb      	str	r3, [r7, #8]
 80034b6:	60fa      	str	r2, [r7, #12]
 80034b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034bc:	f7fc fed8 	bl	8000270 <__aeabi_uldivmod>
 80034c0:	4602      	mov	r2, r0
 80034c2:	460b      	mov	r3, r1
 80034c4:	4613      	mov	r3, r2
 80034c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034c8:	4b0b      	ldr	r3, [pc, #44]	@ (80034f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	0c1b      	lsrs	r3, r3, #16
 80034ce:	f003 0303 	and.w	r3, r3, #3
 80034d2:	3301      	adds	r3, #1
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80034d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80034da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80034e2:	e002      	b.n	80034ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034e4:	4b05      	ldr	r3, [pc, #20]	@ (80034fc <HAL_RCC_GetSysClockFreq+0x184>)
 80034e6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80034e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3740      	adds	r7, #64	@ 0x40
 80034f0:	46bd      	mov	sp, r7
 80034f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034f6:	bf00      	nop
 80034f8:	40023800 	.word	0x40023800
 80034fc:	00f42400 	.word	0x00f42400
 8003500:	017d7840 	.word	0x017d7840

08003504 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003504:	b480      	push	{r7}
 8003506:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003508:	4b03      	ldr	r3, [pc, #12]	@ (8003518 <HAL_RCC_GetHCLKFreq+0x14>)
 800350a:	681b      	ldr	r3, [r3, #0]
}
 800350c:	4618      	mov	r0, r3
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	20000000 	.word	0x20000000

0800351c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003520:	f7ff fff0 	bl	8003504 <HAL_RCC_GetHCLKFreq>
 8003524:	4602      	mov	r2, r0
 8003526:	4b05      	ldr	r3, [pc, #20]	@ (800353c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	0a9b      	lsrs	r3, r3, #10
 800352c:	f003 0307 	and.w	r3, r3, #7
 8003530:	4903      	ldr	r1, [pc, #12]	@ (8003540 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003532:	5ccb      	ldrb	r3, [r1, r3]
 8003534:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003538:	4618      	mov	r0, r3
 800353a:	bd80      	pop	{r7, pc}
 800353c:	40023800 	.word	0x40023800
 8003540:	0800b018 	.word	0x0800b018

08003544 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003548:	f7ff ffdc 	bl	8003504 <HAL_RCC_GetHCLKFreq>
 800354c:	4602      	mov	r2, r0
 800354e:	4b05      	ldr	r3, [pc, #20]	@ (8003564 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	0b5b      	lsrs	r3, r3, #13
 8003554:	f003 0307 	and.w	r3, r3, #7
 8003558:	4903      	ldr	r1, [pc, #12]	@ (8003568 <HAL_RCC_GetPCLK2Freq+0x24>)
 800355a:	5ccb      	ldrb	r3, [r1, r3]
 800355c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003560:	4618      	mov	r0, r3
 8003562:	bd80      	pop	{r7, pc}
 8003564:	40023800 	.word	0x40023800
 8003568:	0800b018 	.word	0x0800b018

0800356c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003574:	2300      	movs	r3, #0
 8003576:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003578:	2300      	movs	r3, #0
 800357a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	2b00      	cmp	r3, #0
 8003586:	d105      	bne.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003590:	2b00      	cmp	r3, #0
 8003592:	d035      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003594:	4b62      	ldr	r3, [pc, #392]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800359a:	f7fd ff49 	bl	8001430 <HAL_GetTick>
 800359e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035a0:	e008      	b.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80035a2:	f7fd ff45 	bl	8001430 <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d901      	bls.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035b0:	2303      	movs	r3, #3
 80035b2:	e0b0      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035b4:	4b5b      	ldr	r3, [pc, #364]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1f0      	bne.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	019a      	lsls	r2, r3, #6
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	071b      	lsls	r3, r3, #28
 80035cc:	4955      	ldr	r1, [pc, #340]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80035d4:	4b52      	ldr	r3, [pc, #328]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80035d6:	2201      	movs	r2, #1
 80035d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80035da:	f7fd ff29 	bl	8001430 <HAL_GetTick>
 80035de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035e0:	e008      	b.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80035e2:	f7fd ff25 	bl	8001430 <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d901      	bls.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e090      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035f4:	4b4b      	ldr	r3, [pc, #300]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d0f0      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 8083 	beq.w	8003714 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	4b44      	ldr	r3, [pc, #272]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003616:	4a43      	ldr	r2, [pc, #268]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003618:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800361c:	6413      	str	r3, [r2, #64]	@ 0x40
 800361e:	4b41      	ldr	r3, [pc, #260]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003622:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800362a:	4b3f      	ldr	r3, [pc, #252]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a3e      	ldr	r2, [pc, #248]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003630:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003634:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003636:	f7fd fefb 	bl	8001430 <HAL_GetTick>
 800363a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800363c:	e008      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800363e:	f7fd fef7 	bl	8001430 <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d901      	bls.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e062      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003650:	4b35      	ldr	r3, [pc, #212]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0f0      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800365c:	4b31      	ldr	r3, [pc, #196]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800365e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003660:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003664:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d02f      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003674:	693a      	ldr	r2, [r7, #16]
 8003676:	429a      	cmp	r2, r3
 8003678:	d028      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800367a:	4b2a      	ldr	r3, [pc, #168]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800367c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800367e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003682:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003684:	4b29      	ldr	r3, [pc, #164]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003686:	2201      	movs	r2, #1
 8003688:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800368a:	4b28      	ldr	r3, [pc, #160]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800368c:	2200      	movs	r2, #0
 800368e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003690:	4a24      	ldr	r2, [pc, #144]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003696:	4b23      	ldr	r3, [pc, #140]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d114      	bne.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80036a2:	f7fd fec5 	bl	8001430 <HAL_GetTick>
 80036a6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036a8:	e00a      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036aa:	f7fd fec1 	bl	8001430 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d901      	bls.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80036bc:	2303      	movs	r3, #3
 80036be:	e02a      	b.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036c0:	4b18      	ldr	r3, [pc, #96]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036c4:	f003 0302 	and.w	r3, r3, #2
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d0ee      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80036d8:	d10d      	bne.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80036da:	4b12      	ldr	r3, [pc, #72]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80036ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036ee:	490d      	ldr	r1, [pc, #52]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	608b      	str	r3, [r1, #8]
 80036f4:	e005      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80036f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036fc:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003700:	6093      	str	r3, [r2, #8]
 8003702:	4b08      	ldr	r3, [pc, #32]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003704:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800370e:	4905      	ldr	r1, [pc, #20]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003710:	4313      	orrs	r3, r2
 8003712:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3718      	adds	r7, #24
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	42470068 	.word	0x42470068
 8003724:	40023800 	.word	0x40023800
 8003728:	40007000 	.word	0x40007000
 800372c:	42470e40 	.word	0x42470e40

08003730 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003730:	b480      	push	{r7}
 8003732:	b087      	sub	sp, #28
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800373c:	2300      	movs	r3, #0
 800373e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003744:	2300      	movs	r3, #0
 8003746:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d13f      	bne.n	80037ce <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800374e:	4b24      	ldr	r3, [pc, #144]	@ (80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003756:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d006      	beq.n	800376c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003764:	d12f      	bne.n	80037c6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003766:	4b1f      	ldr	r3, [pc, #124]	@ (80037e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003768:	617b      	str	r3, [r7, #20]
          break;
 800376a:	e02f      	b.n	80037cc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800376c:	4b1c      	ldr	r3, [pc, #112]	@ (80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003774:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003778:	d108      	bne.n	800378c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800377a:	4b19      	ldr	r3, [pc, #100]	@ (80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003782:	4a19      	ldr	r2, [pc, #100]	@ (80037e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003784:	fbb2 f3f3 	udiv	r3, r2, r3
 8003788:	613b      	str	r3, [r7, #16]
 800378a:	e007      	b.n	800379c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800378c:	4b14      	ldr	r3, [pc, #80]	@ (80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003794:	4a15      	ldr	r2, [pc, #84]	@ (80037ec <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8003796:	fbb2 f3f3 	udiv	r3, r2, r3
 800379a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800379c:	4b10      	ldr	r3, [pc, #64]	@ (80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800379e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037a2:	099b      	lsrs	r3, r3, #6
 80037a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	fb02 f303 	mul.w	r3, r2, r3
 80037ae:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80037b0:	4b0b      	ldr	r3, [pc, #44]	@ (80037e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80037b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037b6:	0f1b      	lsrs	r3, r3, #28
 80037b8:	f003 0307 	and.w	r3, r3, #7
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c2:	617b      	str	r3, [r7, #20]
          break;
 80037c4:	e002      	b.n	80037cc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]
          break;
 80037ca:	bf00      	nop
        }
      }
      break;
 80037cc:	e000      	b.n	80037d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80037ce:	bf00      	nop
    }
  }
  return frequency;
 80037d0:	697b      	ldr	r3, [r7, #20]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	371c      	adds	r7, #28
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	40023800 	.word	0x40023800
 80037e4:	00bb8000 	.word	0x00bb8000
 80037e8:	017d7840 	.word	0x017d7840
 80037ec:	00f42400 	.word	0x00f42400

080037f0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e022      	b.n	8003848 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	d105      	bne.n	800381a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f7fd fad9 	bl	8000dcc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2203      	movs	r2, #3
 800381e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 f814 	bl	8003850 <HAL_SD_InitCard>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e00a      	b.n	8003848 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2201      	movs	r2, #1
 8003842:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003850:	b5b0      	push	{r4, r5, r7, lr}
 8003852:	b08e      	sub	sp, #56	@ 0x38
 8003854:	af04      	add	r7, sp, #16
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003858:	2300      	movs	r3, #0
 800385a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800385c:	2300      	movs	r3, #0
 800385e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003860:	2300      	movs	r3, #0
 8003862:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003864:	2300      	movs	r3, #0
 8003866:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003868:	2300      	movs	r3, #0
 800386a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800386c:	2376      	movs	r3, #118	@ 0x76
 800386e:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681d      	ldr	r5, [r3, #0]
 8003874:	466c      	mov	r4, sp
 8003876:	f107 0318 	add.w	r3, r7, #24
 800387a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800387e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003882:	f107 030c 	add.w	r3, r7, #12
 8003886:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003888:	4628      	mov	r0, r5
 800388a:	f001 ff85 	bl	8005798 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800388e:	4b2a      	ldr	r3, [pc, #168]	@ (8003938 <HAL_SD_InitCard+0xe8>)
 8003890:	2200      	movs	r2, #0
 8003892:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f001 ffc6 	bl	800582a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800389e:	4b26      	ldr	r3, [pc, #152]	@ (8003938 <HAL_SD_InitCard+0xe8>)
 80038a0:	2201      	movs	r2, #1
 80038a2:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80038a4:	2002      	movs	r0, #2
 80038a6:	f7fd fdcf 	bl	8001448 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f001 f806 	bl	80048bc <SD_PowerON>
 80038b0:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80038b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00b      	beq.n	80038d0 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2201      	movs	r2, #1
 80038bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c6:	431a      	orrs	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e02e      	b.n	800392e <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f000 ff25 	bl	8004720 <SD_InitCard>
 80038d6:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80038d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00b      	beq.n	80038f6 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e01b      	b.n	800392e <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80038fe:	4618      	mov	r0, r3
 8003900:	f002 f825 	bl	800594e <SDMMC_CmdBlockLength>
 8003904:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8003906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00f      	beq.n	800392c <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a0a      	ldr	r2, [pc, #40]	@ (800393c <HAL_SD_InitCard+0xec>)
 8003912:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391a:	431a      	orrs	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e000      	b.n	800392e <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3728      	adds	r7, #40	@ 0x28
 8003932:	46bd      	mov	sp, r7
 8003934:	bdb0      	pop	{r4, r5, r7, pc}
 8003936:	bf00      	nop
 8003938:	422580a0 	.word	0x422580a0
 800393c:	004005ff 	.word	0x004005ff

08003940 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b08c      	sub	sp, #48	@ 0x30
 8003944:	af00      	add	r7, sp, #0
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	607a      	str	r2, [r7, #4]
 800394c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d107      	bne.n	8003968 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800395c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e0c0      	b.n	8003aea <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b01      	cmp	r3, #1
 8003972:	f040 80b9 	bne.w	8003ae8 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2200      	movs	r2, #0
 800397a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800397c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	441a      	add	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003986:	429a      	cmp	r2, r3
 8003988:	d907      	bls.n	800399a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800398e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e0a7      	b.n	8003aea <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2203      	movs	r2, #3
 800399e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2200      	movs	r2, #0
 80039a8:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b0:	68fa      	ldr	r2, [r7, #12]
 80039b2:	6812      	ldr	r2, [r2, #0]
 80039b4:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 80039b8:	f043 0302 	orr.w	r3, r3, #2
 80039bc:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c2:	4a4c      	ldr	r2, [pc, #304]	@ (8003af4 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 80039c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ca:	4a4b      	ldr	r2, [pc, #300]	@ (8003af8 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80039cc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d2:	2200      	movs	r2, #0
 80039d4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039da:	2200      	movs	r2, #0
 80039dc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ee:	689a      	ldr	r2, [r3, #8]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	430a      	orrs	r2, r1
 80039f8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	3380      	adds	r3, #128	@ 0x80
 8003a04:	4619      	mov	r1, r3
 8003a06:	68ba      	ldr	r2, [r7, #8]
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	025b      	lsls	r3, r3, #9
 8003a0c:	089b      	lsrs	r3, r3, #2
 8003a0e:	f7fd feff 	bl	8001810 <HAL_DMA_Start_IT>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d017      	beq.n	8003a48 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8003a26:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a33      	ldr	r2, [pc, #204]	@ (8003afc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003a2e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a34:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e050      	b.n	8003aea <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8003a48:	4b2d      	ldr	r3, [pc, #180]	@ (8003b00 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d002      	beq.n	8003a5c <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8003a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a58:	025b      	lsls	r3, r3, #9
 8003a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a60:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	025b      	lsls	r3, r3, #9
 8003a66:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003a68:	2390      	movs	r3, #144	@ 0x90
 8003a6a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003a70:	2300      	movs	r3, #0
 8003a72:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003a74:	2301      	movs	r3, #1
 8003a76:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f107 0210 	add.w	r2, r7, #16
 8003a80:	4611      	mov	r1, r2
 8003a82:	4618      	mov	r0, r3
 8003a84:	f001 ff37 	bl	80058f6 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d90a      	bls.n	8003aa4 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2282      	movs	r2, #130	@ 0x82
 8003a92:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f001 ff9b 	bl	80059d6 <SDMMC_CmdReadMultiBlock>
 8003aa0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003aa2:	e009      	b.n	8003ab8 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2281      	movs	r2, #129	@ 0x81
 8003aa8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f001 ff6e 	bl	8005992 <SDMMC_CmdReadSingleBlock>
 8003ab6:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8003ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d012      	beq.n	8003ae4 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a0e      	ldr	r2, [pc, #56]	@ (8003afc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8003ac4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003acc:	431a      	orrs	r2, r3
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e002      	b.n	8003aea <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	e000      	b.n	8003aea <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8003ae8:	2302      	movs	r3, #2
  }
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3730      	adds	r7, #48	@ 0x30
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	0800452f 	.word	0x0800452f
 8003af8:	080045a1 	.word	0x080045a1
 8003afc:	004005ff 	.word	0x004005ff
 8003b00:	4225858c 	.word	0x4225858c

08003b04 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b08c      	sub	sp, #48	@ 0x30
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
 8003b10:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d107      	bne.n	8003b2c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b20:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e0c5      	b.n	8003cb8 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	f040 80be 	bne.w	8003cb6 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003b40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	441a      	add	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d907      	bls.n	8003b5e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b52:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e0ac      	b.n	8003cb8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2203      	movs	r2, #3
 8003b62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	6812      	ldr	r2, [r2, #0]
 8003b78:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8003b7c:	f043 0302 	orr.w	r3, r3, #2
 8003b80:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b86:	4a4e      	ldr	r2, [pc, #312]	@ (8003cc0 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8003b88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b8e:	4a4d      	ldr	r2, [pc, #308]	@ (8003cc4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8003b90:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b96:	2200      	movs	r2, #0
 8003b98:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d002      	beq.n	8003ba8 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8003ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba4:	025b      	lsls	r3, r3, #9
 8003ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d90a      	bls.n	8003bc4 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	22a0      	movs	r2, #160	@ 0xa0
 8003bb2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f001 ff4f 	bl	8005a5e <SDMMC_CmdWriteMultiBlock>
 8003bc0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003bc2:	e009      	b.n	8003bd8 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2290      	movs	r2, #144	@ 0x90
 8003bc8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f001 ff22 	bl	8005a1a <SDMMC_CmdWriteSingleBlock>
 8003bd6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d012      	beq.n	8003c04 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a39      	ldr	r2, [pc, #228]	@ (8003cc8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8003be4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bec:	431a      	orrs	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e059      	b.n	8003cb8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8003c04:	4b31      	ldr	r3, [pc, #196]	@ (8003ccc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8003c06:	2201      	movs	r2, #1
 8003c08:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c0e:	2240      	movs	r2, #64	@ 0x40
 8003c10:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003c32:	68b9      	ldr	r1, [r7, #8]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	3380      	adds	r3, #128	@ 0x80
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	025b      	lsls	r3, r3, #9
 8003c40:	089b      	lsrs	r3, r3, #2
 8003c42:	f7fd fde5 	bl	8001810 <HAL_DMA_Start_IT>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d01c      	beq.n	8003c86 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c52:	68fa      	ldr	r2, [r7, #12]
 8003c54:	6812      	ldr	r2, [r2, #0]
 8003c56:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8003c5a:	f023 0302 	bic.w	r3, r3, #2
 8003c5e:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a18      	ldr	r2, [pc, #96]	@ (8003cc8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8003c66:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c6c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e018      	b.n	8003cb8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003c86:	f04f 33ff 	mov.w	r3, #4294967295
 8003c8a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	025b      	lsls	r3, r3, #9
 8003c90:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003c92:	2390      	movs	r3, #144	@ 0x90
 8003c94:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8003c96:	2300      	movs	r3, #0
 8003c98:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f107 0210 	add.w	r2, r7, #16
 8003caa:	4611      	mov	r1, r2
 8003cac:	4618      	mov	r0, r3
 8003cae:	f001 fe22 	bl	80058f6 <SDIO_ConfigData>

      return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	e000      	b.n	8003cb8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8003cb6:	2302      	movs	r3, #2
  }
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3730      	adds	r7, #48	@ 0x30
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	08004505 	.word	0x08004505
 8003cc4:	080045a1 	.word	0x080045a1
 8003cc8:	004005ff 	.word	0x004005ff
 8003ccc:	4225858c 	.word	0x4225858c

08003cd0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cdc:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ce4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d008      	beq.n	8003cfe <HAL_SD_IRQHandler+0x2e>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f003 0308 	and.w	r3, r3, #8
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d003      	beq.n	8003cfe <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f001 f806 	bl	8004d08 <SD_Read_IT>
 8003cfc:	e165      	b.n	8003fca <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 808f 	beq.w	8003e2c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003d16:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6812      	ldr	r2, [r2, #0]
 8003d22:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8003d26:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8003d2a:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f022 0201 	bic.w	r2, r2, #1
 8003d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f003 0308 	and.w	r3, r3, #8
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d039      	beq.n	8003dba <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d104      	bne.n	8003d5a <HAL_SD_IRQHandler+0x8a>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f003 0320 	and.w	r3, r3, #32
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d011      	beq.n	8003d7e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f001 fea0 	bl	8005aa4 <SDMMC_CmdStopTransfer>
 8003d64:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d008      	beq.n	8003d7e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	431a      	orrs	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 f92f 	bl	8003fdc <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003d86:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d104      	bne.n	8003daa <HAL_SD_IRQHandler+0xda>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d003      	beq.n	8003db2 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f002 fb0e 	bl	80063cc <HAL_SD_RxCpltCallback>
 8003db0:	e10b      	b.n	8003fca <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f002 fb00 	bl	80063b8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003db8:	e107      	b.n	8003fca <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f000 8102 	beq.w	8003fca <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f003 0320 	and.w	r3, r3, #32
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d011      	beq.n	8003df4 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f001 fe65 	bl	8005aa4 <SDMMC_CmdStopTransfer>
 8003dda:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d008      	beq.n	8003df4 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	431a      	orrs	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 f8f4 	bl	8003fdc <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f040 80e5 	bne.w	8003fca <HAL_SD_IRQHandler+0x2fa>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	f040 80df 	bne.w	8003fca <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f022 0208 	bic.w	r2, r2, #8
 8003e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f002 fac7 	bl	80063b8 <HAL_SD_TxCpltCallback>
}
 8003e2a:	e0ce      	b.n	8003fca <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d008      	beq.n	8003e4c <HAL_SD_IRQHandler+0x17c>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f003 0308 	and.w	r3, r3, #8
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d003      	beq.n	8003e4c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 ffb0 	bl	8004daa <SD_Write_IT>
 8003e4a:	e0be      	b.n	8003fca <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e52:	f240 233a 	movw	r3, #570	@ 0x23a
 8003e56:	4013      	ands	r3, r2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	f000 80b6 	beq.w	8003fca <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e64:	f003 0302 	and.w	r3, r3, #2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d005      	beq.n	8003e78 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e70:	f043 0202 	orr.w	r2, r3, #2
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e7e:	f003 0308 	and.w	r3, r3, #8
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d005      	beq.n	8003e92 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e8a:	f043 0208 	orr.w	r2, r3, #8
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e98:	f003 0320 	and.w	r3, r3, #32
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d005      	beq.n	8003eac <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea4:	f043 0220 	orr.w	r2, r3, #32
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eb2:	f003 0310 	and.w	r3, r3, #16
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d005      	beq.n	8003ec6 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ebe:	f043 0210 	orr.w	r2, r3, #16
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ecc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d005      	beq.n	8003ee0 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed8:	f043 0208 	orr.w	r2, r3, #8
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f240 723a 	movw	r2, #1850	@ 0x73a
 8003ee8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6812      	ldr	r2, [r2, #0]
 8003ef4:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8003ef8:	f023 0302 	bic.w	r3, r3, #2
 8003efc:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f001 fdce 	bl	8005aa4 <SDMMC_CmdStopTransfer>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f003 0308 	and.w	r3, r3, #8
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00a      	beq.n	8003f34 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 f855 	bl	8003fdc <HAL_SD_ErrorCallback>
}
 8003f32:	e04a      	b.n	8003fca <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d045      	beq.n	8003fca <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f003 0310 	and.w	r3, r3, #16
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d104      	bne.n	8003f52 <HAL_SD_IRQHandler+0x282>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f003 0320 	and.w	r3, r3, #32
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d011      	beq.n	8003f76 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f56:	4a1f      	ldr	r2, [pc, #124]	@ (8003fd4 <HAL_SD_IRQHandler+0x304>)
 8003f58:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7fd fcae 	bl	80018c0 <HAL_DMA_Abort_IT>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d02f      	beq.n	8003fca <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f000 fb68 	bl	8004644 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8003f74:	e029      	b.n	8003fca <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d104      	bne.n	8003f8a <HAL_SD_IRQHandler+0x2ba>
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f003 0302 	and.w	r3, r3, #2
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d011      	beq.n	8003fae <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8e:	4a12      	ldr	r2, [pc, #72]	@ (8003fd8 <HAL_SD_IRQHandler+0x308>)
 8003f90:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fd fc92 	bl	80018c0 <HAL_DMA_Abort_IT>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d013      	beq.n	8003fca <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f000 fb83 	bl	80046b2 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8003fac:	e00d      	b.n	8003fca <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f002 f9ee 	bl	80063a4 <HAL_SD_AbortCallback>
}
 8003fc8:	e7ff      	b.n	8003fca <HAL_SD_IRQHandler+0x2fa>
 8003fca:	bf00      	nop
 8003fcc:	3710      	adds	r7, #16
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	08004645 	.word	0x08004645
 8003fd8:	080046b3 	.word	0x080046b3

08003fdc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8003fe4:	bf00      	nop
 8003fe6:	370c      	adds	r7, #12
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ffe:	0f9b      	lsrs	r3, r3, #30
 8004000:	b2da      	uxtb	r2, r3
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800400a:	0e9b      	lsrs	r3, r3, #26
 800400c:	b2db      	uxtb	r3, r3
 800400e:	f003 030f 	and.w	r3, r3, #15
 8004012:	b2da      	uxtb	r2, r3
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800401c:	0e1b      	lsrs	r3, r3, #24
 800401e:	b2db      	uxtb	r3, r3
 8004020:	f003 0303 	and.w	r3, r3, #3
 8004024:	b2da      	uxtb	r2, r3
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800402e:	0c1b      	lsrs	r3, r3, #16
 8004030:	b2da      	uxtb	r2, r3
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800403a:	0a1b      	lsrs	r3, r3, #8
 800403c:	b2da      	uxtb	r2, r3
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004046:	b2da      	uxtb	r2, r3
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004050:	0d1b      	lsrs	r3, r3, #20
 8004052:	b29a      	uxth	r2, r3
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800405c:	0c1b      	lsrs	r3, r3, #16
 800405e:	b2db      	uxtb	r3, r3
 8004060:	f003 030f 	and.w	r3, r3, #15
 8004064:	b2da      	uxtb	r2, r3
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800406e:	0bdb      	lsrs	r3, r3, #15
 8004070:	b2db      	uxtb	r3, r3
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	b2da      	uxtb	r2, r3
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004080:	0b9b      	lsrs	r3, r3, #14
 8004082:	b2db      	uxtb	r3, r3
 8004084:	f003 0301 	and.w	r3, r3, #1
 8004088:	b2da      	uxtb	r2, r3
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004092:	0b5b      	lsrs	r3, r3, #13
 8004094:	b2db      	uxtb	r3, r3
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	b2da      	uxtb	r2, r3
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040a4:	0b1b      	lsrs	r3, r3, #12
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	b2da      	uxtb	r2, r3
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	2200      	movs	r2, #0
 80040b6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d163      	bne.n	8004188 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040c4:	009a      	lsls	r2, r3, #2
 80040c6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80040ca:	4013      	ands	r3, r2
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80040d0:	0f92      	lsrs	r2, r2, #30
 80040d2:	431a      	orrs	r2, r3
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040dc:	0edb      	lsrs	r3, r3, #27
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	f003 0307 	and.w	r3, r3, #7
 80040e4:	b2da      	uxtb	r2, r3
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040ee:	0e1b      	lsrs	r3, r3, #24
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	f003 0307 	and.w	r3, r3, #7
 80040f6:	b2da      	uxtb	r2, r3
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004100:	0d5b      	lsrs	r3, r3, #21
 8004102:	b2db      	uxtb	r3, r3
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	b2da      	uxtb	r2, r3
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004112:	0c9b      	lsrs	r3, r3, #18
 8004114:	b2db      	uxtb	r3, r3
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	b2da      	uxtb	r2, r3
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004124:	0bdb      	lsrs	r3, r3, #15
 8004126:	b2db      	uxtb	r3, r3
 8004128:	f003 0307 	and.w	r3, r3, #7
 800412c:	b2da      	uxtb	r2, r3
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	1c5a      	adds	r2, r3, #1
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	7e1b      	ldrb	r3, [r3, #24]
 8004140:	b2db      	uxtb	r3, r3
 8004142:	f003 0307 	and.w	r3, r3, #7
 8004146:	3302      	adds	r3, #2
 8004148:	2201      	movs	r2, #1
 800414a:	fa02 f303 	lsl.w	r3, r2, r3
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004152:	fb03 f202 	mul.w	r2, r3, r2
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	7a1b      	ldrb	r3, [r3, #8]
 800415e:	b2db      	uxtb	r3, r3
 8004160:	f003 030f 	and.w	r3, r3, #15
 8004164:	2201      	movs	r2, #1
 8004166:	409a      	lsls	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004174:	0a52      	lsrs	r2, r2, #9
 8004176:	fb03 f202 	mul.w	r2, r3, r2
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004184:	661a      	str	r2, [r3, #96]	@ 0x60
 8004186:	e031      	b.n	80041ec <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418c:	2b01      	cmp	r3, #1
 800418e:	d11d      	bne.n	80041cc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004194:	041b      	lsls	r3, r3, #16
 8004196:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800419e:	0c1b      	lsrs	r3, r3, #16
 80041a0:	431a      	orrs	r2, r3
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	3301      	adds	r3, #1
 80041ac:	029a      	lsls	r2, r3, #10
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041c0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	661a      	str	r2, [r3, #96]	@ 0x60
 80041ca:	e00f      	b.n	80041ec <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a58      	ldr	r2, [pc, #352]	@ (8004334 <HAL_SD_GetCardCSD+0x344>)
 80041d2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e09d      	b.n	8004328 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80041f0:	0b9b      	lsrs	r3, r3, #14
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004202:	09db      	lsrs	r3, r3, #7
 8004204:	b2db      	uxtb	r3, r3
 8004206:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800420a:	b2da      	uxtb	r2, r3
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004214:	b2db      	uxtb	r3, r3
 8004216:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800421a:	b2da      	uxtb	r2, r3
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004224:	0fdb      	lsrs	r3, r3, #31
 8004226:	b2da      	uxtb	r2, r3
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004230:	0f5b      	lsrs	r3, r3, #29
 8004232:	b2db      	uxtb	r3, r3
 8004234:	f003 0303 	and.w	r3, r3, #3
 8004238:	b2da      	uxtb	r2, r3
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004242:	0e9b      	lsrs	r3, r3, #26
 8004244:	b2db      	uxtb	r3, r3
 8004246:	f003 0307 	and.w	r3, r3, #7
 800424a:	b2da      	uxtb	r2, r3
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004254:	0d9b      	lsrs	r3, r3, #22
 8004256:	b2db      	uxtb	r3, r3
 8004258:	f003 030f 	and.w	r3, r3, #15
 800425c:	b2da      	uxtb	r2, r3
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004266:	0d5b      	lsrs	r3, r3, #21
 8004268:	b2db      	uxtb	r3, r3
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	b2da      	uxtb	r2, r3
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004282:	0c1b      	lsrs	r3, r3, #16
 8004284:	b2db      	uxtb	r3, r3
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	b2da      	uxtb	r2, r3
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004296:	0bdb      	lsrs	r3, r3, #15
 8004298:	b2db      	uxtb	r3, r3
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042aa:	0b9b      	lsrs	r3, r3, #14
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	b2da      	uxtb	r2, r3
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042be:	0b5b      	lsrs	r3, r3, #13
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	b2da      	uxtb	r2, r3
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042d2:	0b1b      	lsrs	r3, r3, #12
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e6:	0a9b      	lsrs	r3, r3, #10
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	f003 0303 	and.w	r3, r3, #3
 80042ee:	b2da      	uxtb	r2, r3
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042fa:	0a1b      	lsrs	r3, r3, #8
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	f003 0303 	and.w	r3, r3, #3
 8004302:	b2da      	uxtb	r2, r3
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800430e:	085b      	lsrs	r3, r3, #1
 8004310:	b2db      	uxtb	r3, r3
 8004312:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004316:	b2da      	uxtb	r2, r3
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr
 8004334:	004005ff 	.word	0x004005ff

08004338 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004338:	b480      	push	{r7}
 800433a:	b083      	sub	sp, #12
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004382:	2300      	movs	r3, #0
}
 8004384:	4618      	mov	r0, r3
 8004386:	370c      	adds	r7, #12
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004390:	b5b0      	push	{r4, r5, r7, lr}
 8004392:	b08e      	sub	sp, #56	@ 0x38
 8004394:	af04      	add	r7, sp, #16
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800439a:	2300      	movs	r3, #0
 800439c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2203      	movs	r2, #3
 80043a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ac:	2b03      	cmp	r3, #3
 80043ae:	d02e      	beq.n	800440e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043b6:	d106      	bne.n	80043c6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043bc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	639a      	str	r2, [r3, #56]	@ 0x38
 80043c4:	e029      	b.n	800441a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043cc:	d10a      	bne.n	80043e4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 fb2a 	bl	8004a28 <SD_WideBus_Enable>
 80043d4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043da:	6a3b      	ldr	r3, [r7, #32]
 80043dc:	431a      	orrs	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	639a      	str	r2, [r3, #56]	@ 0x38
 80043e2:	e01a      	b.n	800441a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10a      	bne.n	8004400 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 fb67 	bl	8004abe <SD_WideBus_Disable>
 80043f0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043f6:	6a3b      	ldr	r3, [r7, #32]
 80043f8:	431a      	orrs	r2, r3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	639a      	str	r2, [r3, #56]	@ 0x38
 80043fe:	e00c      	b.n	800441a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004404:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	639a      	str	r2, [r3, #56]	@ 0x38
 800440c:	e005      	b.n	800441a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004412:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00b      	beq.n	800443a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a26      	ldr	r2, [pc, #152]	@ (80044c0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004428:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2201      	movs	r2, #1
 800442e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004438:	e01f      	b.n	800447a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681d      	ldr	r5, [r3, #0]
 8004460:	466c      	mov	r4, sp
 8004462:	f107 0314 	add.w	r3, r7, #20
 8004466:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800446a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800446e:	f107 0308 	add.w	r3, r7, #8
 8004472:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004474:	4628      	mov	r0, r5
 8004476:	f001 f98f 	bl	8005798 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004482:	4618      	mov	r0, r3
 8004484:	f001 fa63 	bl	800594e <SDMMC_CmdBlockLength>
 8004488:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800448a:	6a3b      	ldr	r3, [r7, #32]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00c      	beq.n	80044aa <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a0a      	ldr	r2, [pc, #40]	@ (80044c0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004496:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	431a      	orrs	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2201      	movs	r2, #1
 80044ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 80044b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3728      	adds	r7, #40	@ 0x28
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bdb0      	pop	{r4, r5, r7, pc}
 80044be:	bf00      	nop
 80044c0:	004005ff 	.word	0x004005ff

080044c4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b086      	sub	sp, #24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80044cc:	2300      	movs	r3, #0
 80044ce:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80044d0:	f107 030c 	add.w	r3, r7, #12
 80044d4:	4619      	mov	r1, r3
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 fa7e 	bl	80049d8 <SD_SendStatus>
 80044dc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d005      	beq.n	80044f0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	431a      	orrs	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	0a5b      	lsrs	r3, r3, #9
 80044f4:	f003 030f 	and.w	r3, r3, #15
 80044f8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80044fa:	693b      	ldr	r3, [r7, #16]
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3718      	adds	r7, #24
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004510:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004520:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004522:	bf00      	nop
 8004524:	3714      	adds	r7, #20
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b084      	sub	sp, #16
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800453a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004540:	2b82      	cmp	r3, #130	@ 0x82
 8004542:	d111      	bne.n	8004568 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4618      	mov	r0, r3
 800454a:	f001 faab 	bl	8005aa4 <SDMMC_CmdStopTransfer>
 800454e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d008      	beq.n	8004568 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	431a      	orrs	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8004562:	68f8      	ldr	r0, [r7, #12]
 8004564:	f7ff fd3a 	bl	8003fdc <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f022 0208 	bic.w	r2, r2, #8
 8004576:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004580:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f001 ff1b 	bl	80063cc <HAL_SD_RxCpltCallback>
#endif
}
 8004596:	bf00      	nop
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ac:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f7fd fb32 	bl	8001c18 <HAL_DMA_GetError>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d03e      	beq.n	8004638 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d002      	beq.n	80045d6 <SD_DMAError+0x36>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d12d      	bne.n	8004632 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a19      	ldr	r2, [pc, #100]	@ (8004640 <SD_DMAError+0xa0>)
 80045dc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80045ec:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045f2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80045fa:	6978      	ldr	r0, [r7, #20]
 80045fc:	f7ff ff62 	bl	80044c4 <HAL_SD_GetCardState>
 8004600:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	2b06      	cmp	r3, #6
 8004606:	d002      	beq.n	800460e <SD_DMAError+0x6e>
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b05      	cmp	r3, #5
 800460c:	d10a      	bne.n	8004624 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4618      	mov	r0, r3
 8004614:	f001 fa46 	bl	8005aa4 <SDMMC_CmdStopTransfer>
 8004618:	4602      	mov	r2, r0
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461e:	431a      	orrs	r2, r3
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	2200      	movs	r2, #0
 8004630:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8004632:	6978      	ldr	r0, [r7, #20]
 8004634:	f7ff fcd2 	bl	8003fdc <HAL_SD_ErrorCallback>
#endif
  }
}
 8004638:	bf00      	nop
 800463a:	3718      	adds	r7, #24
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}
 8004640:	004005ff 	.word	0x004005ff

08004644 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004650:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f240 523a 	movw	r2, #1338	@ 0x53a
 800465a:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f7ff ff31 	bl	80044c4 <HAL_SD_GetCardState>
 8004662:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2200      	movs	r2, #0
 8004670:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	2b06      	cmp	r3, #6
 8004676:	d002      	beq.n	800467e <SD_DMATxAbort+0x3a>
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	2b05      	cmp	r3, #5
 800467c:	d10a      	bne.n	8004694 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4618      	mov	r0, r3
 8004684:	f001 fa0e 	bl	8005aa4 <SDMMC_CmdStopTransfer>
 8004688:	4602      	mov	r2, r0
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800468e:	431a      	orrs	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004698:	2b00      	cmp	r3, #0
 800469a:	d103      	bne.n	80046a4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	f001 fe81 	bl	80063a4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80046a2:	e002      	b.n	80046aa <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80046a4:	68f8      	ldr	r0, [r7, #12]
 80046a6:	f7ff fc99 	bl	8003fdc <HAL_SD_ErrorCallback>
}
 80046aa:	bf00      	nop
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b084      	sub	sp, #16
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046be:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f240 523a 	movw	r2, #1338	@ 0x53a
 80046c8:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80046ca:	68f8      	ldr	r0, [r7, #12]
 80046cc:	f7ff fefa 	bl	80044c4 <HAL_SD_GetCardState>
 80046d0:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	2b06      	cmp	r3, #6
 80046e4:	d002      	beq.n	80046ec <SD_DMARxAbort+0x3a>
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	2b05      	cmp	r3, #5
 80046ea:	d10a      	bne.n	8004702 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4618      	mov	r0, r3
 80046f2:	f001 f9d7 	bl	8005aa4 <SDMMC_CmdStopTransfer>
 80046f6:	4602      	mov	r2, r0
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fc:	431a      	orrs	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004706:	2b00      	cmp	r3, #0
 8004708:	d103      	bne.n	8004712 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f001 fe4a 	bl	80063a4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004710:	e002      	b.n	8004718 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	f7ff fc62 	bl	8003fdc <HAL_SD_ErrorCallback>
}
 8004718:	bf00      	nop
 800471a:	3710      	adds	r7, #16
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004720:	b5b0      	push	{r4, r5, r7, lr}
 8004722:	b094      	sub	sp, #80	@ 0x50
 8004724:	af04      	add	r7, sp, #16
 8004726:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004728:	2301      	movs	r3, #1
 800472a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4618      	mov	r0, r3
 8004732:	f001 f888 	bl	8005846 <SDIO_GetPowerState>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d102      	bne.n	8004742 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800473c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004740:	e0b8      	b.n	80048b4 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004746:	2b03      	cmp	r3, #3
 8004748:	d02f      	beq.n	80047aa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4618      	mov	r0, r3
 8004750:	f001 fab2 	bl	8005cb8 <SDMMC_CmdSendCID>
 8004754:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004758:	2b00      	cmp	r3, #0
 800475a:	d001      	beq.n	8004760 <SD_InitCard+0x40>
    {
      return errorstate;
 800475c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800475e:	e0a9      	b.n	80048b4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2100      	movs	r1, #0
 8004766:	4618      	mov	r0, r3
 8004768:	f001 f8b2 	bl	80058d0 <SDIO_GetResponse>
 800476c:	4602      	mov	r2, r0
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2104      	movs	r1, #4
 8004778:	4618      	mov	r0, r3
 800477a:	f001 f8a9 	bl	80058d0 <SDIO_GetResponse>
 800477e:	4602      	mov	r2, r0
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2108      	movs	r1, #8
 800478a:	4618      	mov	r0, r3
 800478c:	f001 f8a0 	bl	80058d0 <SDIO_GetResponse>
 8004790:	4602      	mov	r2, r0
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	210c      	movs	r1, #12
 800479c:	4618      	mov	r0, r3
 800479e:	f001 f897 	bl	80058d0 <SDIO_GetResponse>
 80047a2:	4602      	mov	r2, r0
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ae:	2b03      	cmp	r3, #3
 80047b0:	d00d      	beq.n	80047ce <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f107 020e 	add.w	r2, r7, #14
 80047ba:	4611      	mov	r1, r2
 80047bc:	4618      	mov	r0, r3
 80047be:	f001 fab8 	bl	8005d32 <SDMMC_CmdSetRelAdd>
 80047c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80047c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d001      	beq.n	80047ce <SD_InitCard+0xae>
    {
      return errorstate;
 80047ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047cc:	e072      	b.n	80048b4 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047d2:	2b03      	cmp	r3, #3
 80047d4:	d036      	beq.n	8004844 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80047d6:	89fb      	ldrh	r3, [r7, #14]
 80047d8:	461a      	mov	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047e6:	041b      	lsls	r3, r3, #16
 80047e8:	4619      	mov	r1, r3
 80047ea:	4610      	mov	r0, r2
 80047ec:	f001 fa82 	bl	8005cf4 <SDMMC_CmdSendCSD>
 80047f0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80047f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d001      	beq.n	80047fc <SD_InitCard+0xdc>
    {
      return errorstate;
 80047f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047fa:	e05b      	b.n	80048b4 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2100      	movs	r1, #0
 8004802:	4618      	mov	r0, r3
 8004804:	f001 f864 	bl	80058d0 <SDIO_GetResponse>
 8004808:	4602      	mov	r2, r0
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	2104      	movs	r1, #4
 8004814:	4618      	mov	r0, r3
 8004816:	f001 f85b 	bl	80058d0 <SDIO_GetResponse>
 800481a:	4602      	mov	r2, r0
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2108      	movs	r1, #8
 8004826:	4618      	mov	r0, r3
 8004828:	f001 f852 	bl	80058d0 <SDIO_GetResponse>
 800482c:	4602      	mov	r2, r0
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	210c      	movs	r1, #12
 8004838:	4618      	mov	r0, r3
 800483a:	f001 f849 	bl	80058d0 <SDIO_GetResponse>
 800483e:	4602      	mov	r2, r0
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2104      	movs	r1, #4
 800484a:	4618      	mov	r0, r3
 800484c:	f001 f840 	bl	80058d0 <SDIO_GetResponse>
 8004850:	4603      	mov	r3, r0
 8004852:	0d1a      	lsrs	r2, r3, #20
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004858:	f107 0310 	add.w	r3, r7, #16
 800485c:	4619      	mov	r1, r3
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f7ff fbc6 	bl	8003ff0 <HAL_SD_GetCardCSD>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d002      	beq.n	8004870 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800486a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800486e:	e021      	b.n	80048b4 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6819      	ldr	r1, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004878:	041b      	lsls	r3, r3, #16
 800487a:	2200      	movs	r2, #0
 800487c:	461c      	mov	r4, r3
 800487e:	4615      	mov	r5, r2
 8004880:	4622      	mov	r2, r4
 8004882:	462b      	mov	r3, r5
 8004884:	4608      	mov	r0, r1
 8004886:	f001 f92f 	bl	8005ae8 <SDMMC_CmdSelDesel>
 800488a:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800488c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800488e:	2b00      	cmp	r3, #0
 8004890:	d001      	beq.n	8004896 <SD_InitCard+0x176>
  {
    return errorstate;
 8004892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004894:	e00e      	b.n	80048b4 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681d      	ldr	r5, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	466c      	mov	r4, sp
 800489e:	f103 0210 	add.w	r2, r3, #16
 80048a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80048a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80048a8:	3304      	adds	r3, #4
 80048aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048ac:	4628      	mov	r0, r5
 80048ae:	f000 ff73 	bl	8005798 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3740      	adds	r7, #64	@ 0x40
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bdb0      	pop	{r4, r5, r7, pc}

080048bc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b086      	sub	sp, #24
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048c4:	2300      	movs	r3, #0
 80048c6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	617b      	str	r3, [r7, #20]
 80048cc:	2300      	movs	r3, #0
 80048ce:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4618      	mov	r0, r3
 80048d6:	f001 f92a 	bl	8005b2e <SDMMC_CmdGoIdleState>
 80048da:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d001      	beq.n	80048e6 <SD_PowerON+0x2a>
  {
    return errorstate;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	e072      	b.n	80049cc <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f001 f93d 	bl	8005b6a <SDMMC_CmdOperCond>
 80048f0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00d      	beq.n	8004914 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4618      	mov	r0, r3
 8004904:	f001 f913 	bl	8005b2e <SDMMC_CmdGoIdleState>
 8004908:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d004      	beq.n	800491a <SD_PowerON+0x5e>
    {
      return errorstate;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	e05b      	b.n	80049cc <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800491e:	2b01      	cmp	r3, #1
 8004920:	d137      	bne.n	8004992 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2100      	movs	r1, #0
 8004928:	4618      	mov	r0, r3
 800492a:	f001 f93d 	bl	8005ba8 <SDMMC_CmdAppCommand>
 800492e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d02d      	beq.n	8004992 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004936:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800493a:	e047      	b.n	80049cc <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2100      	movs	r1, #0
 8004942:	4618      	mov	r0, r3
 8004944:	f001 f930 	bl	8005ba8 <SDMMC_CmdAppCommand>
 8004948:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d001      	beq.n	8004954 <SD_PowerON+0x98>
    {
      return errorstate;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	e03b      	b.n	80049cc <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	491e      	ldr	r1, [pc, #120]	@ (80049d4 <SD_PowerON+0x118>)
 800495a:	4618      	mov	r0, r3
 800495c:	f001 f946 	bl	8005bec <SDMMC_CmdAppOperCommand>
 8004960:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d002      	beq.n	800496e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004968:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800496c:	e02e      	b.n	80049cc <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2100      	movs	r1, #0
 8004974:	4618      	mov	r0, r3
 8004976:	f000 ffab 	bl	80058d0 <SDIO_GetResponse>
 800497a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	0fdb      	lsrs	r3, r3, #31
 8004980:	2b01      	cmp	r3, #1
 8004982:	d101      	bne.n	8004988 <SD_PowerON+0xcc>
 8004984:	2301      	movs	r3, #1
 8004986:	e000      	b.n	800498a <SD_PowerON+0xce>
 8004988:	2300      	movs	r3, #0
 800498a:	613b      	str	r3, [r7, #16]

    count++;
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	3301      	adds	r3, #1
 8004990:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8004998:	4293      	cmp	r3, r2
 800499a:	d802      	bhi.n	80049a2 <SD_PowerON+0xe6>
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d0cc      	beq.n	800493c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d902      	bls.n	80049b2 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80049ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80049b0:	e00c      	b.n	80049cc <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d003      	beq.n	80049c4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	645a      	str	r2, [r3, #68]	@ 0x44
 80049c2:	e002      	b.n	80049ca <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3718      	adds	r7, #24
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	c1100000 	.word	0xc1100000

080049d8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d102      	bne.n	80049ee <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80049e8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80049ec:	e018      	b.n	8004a20 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049f6:	041b      	lsls	r3, r3, #16
 80049f8:	4619      	mov	r1, r3
 80049fa:	4610      	mov	r0, r2
 80049fc:	f001 f9ba 	bl	8005d74 <SDMMC_CmdSendStatus>
 8004a00:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d001      	beq.n	8004a0c <SD_SendStatus+0x34>
  {
    return errorstate;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	e009      	b.n	8004a20 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2100      	movs	r1, #0
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 ff5c 	bl	80058d0 <SDIO_GetResponse>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3710      	adds	r7, #16
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b086      	sub	sp, #24
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004a30:	2300      	movs	r3, #0
 8004a32:	60fb      	str	r3, [r7, #12]
 8004a34:	2300      	movs	r3, #0
 8004a36:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2100      	movs	r1, #0
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f000 ff46 	bl	80058d0 <SDIO_GetResponse>
 8004a44:	4603      	mov	r3, r0
 8004a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a4e:	d102      	bne.n	8004a56 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004a50:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004a54:	e02f      	b.n	8004ab6 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004a56:	f107 030c 	add.w	r3, r7, #12
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f000 f879 	bl	8004b54 <SD_FindSCR>
 8004a62:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	e023      	b.n	8004ab6 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d01c      	beq.n	8004ab2 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a80:	041b      	lsls	r3, r3, #16
 8004a82:	4619      	mov	r1, r3
 8004a84:	4610      	mov	r0, r2
 8004a86:	f001 f88f 	bl	8005ba8 <SDMMC_CmdAppCommand>
 8004a8a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	e00f      	b.n	8004ab6 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2102      	movs	r1, #2
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f001 f8c8 	bl	8005c32 <SDMMC_CmdBusWidth>
 8004aa2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d001      	beq.n	8004aae <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	e003      	b.n	8004ab6 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	e001      	b.n	8004ab6 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004ab2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3718      	adds	r7, #24
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}

08004abe <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b086      	sub	sp, #24
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	60fb      	str	r3, [r7, #12]
 8004aca:	2300      	movs	r3, #0
 8004acc:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	2100      	movs	r1, #0
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f000 fefb 	bl	80058d0 <SDIO_GetResponse>
 8004ada:	4603      	mov	r3, r0
 8004adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ae0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ae4:	d102      	bne.n	8004aec <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004ae6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004aea:	e02f      	b.n	8004b4c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8004aec:	f107 030c 	add.w	r3, r7, #12
 8004af0:	4619      	mov	r1, r3
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f000 f82e 	bl	8004b54 <SD_FindSCR>
 8004af8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d001      	beq.n	8004b04 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	e023      	b.n	8004b4c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d01c      	beq.n	8004b48 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b16:	041b      	lsls	r3, r3, #16
 8004b18:	4619      	mov	r1, r3
 8004b1a:	4610      	mov	r0, r2
 8004b1c:	f001 f844 	bl	8005ba8 <SDMMC_CmdAppCommand>
 8004b20:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d001      	beq.n	8004b2c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	e00f      	b.n	8004b4c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2100      	movs	r1, #0
 8004b32:	4618      	mov	r0, r3
 8004b34:	f001 f87d 	bl	8005c32 <SDMMC_CmdBusWidth>
 8004b38:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d001      	beq.n	8004b44 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	e003      	b.n	8004b4c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8004b44:	2300      	movs	r3, #0
 8004b46:	e001      	b.n	8004b4c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004b48:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3718      	adds	r7, #24
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8004b54:	b590      	push	{r4, r7, lr}
 8004b56:	b08f      	sub	sp, #60	@ 0x3c
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004b5e:	f7fc fc67 	bl	8001430 <HAL_GetTick>
 8004b62:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8004b68:	2300      	movs	r3, #0
 8004b6a:	60bb      	str	r3, [r7, #8]
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	2108      	movs	r1, #8
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f000 fee7 	bl	800594e <SDMMC_CmdBlockLength>
 8004b80:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d001      	beq.n	8004b8c <SD_FindSCR+0x38>
  {
    return errorstate;
 8004b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b8a:	e0b9      	b.n	8004d00 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b94:	041b      	lsls	r3, r3, #16
 8004b96:	4619      	mov	r1, r3
 8004b98:	4610      	mov	r0, r2
 8004b9a:	f001 f805 	bl	8005ba8 <SDMMC_CmdAppCommand>
 8004b9e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <SD_FindSCR+0x56>
  {
    return errorstate;
 8004ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba8:	e0aa      	b.n	8004d00 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004baa:	f04f 33ff 	mov.w	r3, #4294967295
 8004bae:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8004bb0:	2308      	movs	r3, #8
 8004bb2:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004bb4:	2330      	movs	r3, #48	@ 0x30
 8004bb6:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004bb8:	2302      	movs	r3, #2
 8004bba:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f107 0210 	add.w	r2, r7, #16
 8004bcc:	4611      	mov	r1, r2
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 fe91 	bl	80058f6 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f001 f84c 	bl	8005c76 <SDMMC_CmdSendSCR>
 8004bde:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8004be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d02a      	beq.n	8004c3c <SD_FindSCR+0xe8>
  {
    return errorstate;
 8004be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be8:	e08a      	b.n	8004d00 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bf0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00f      	beq.n	8004c18 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6819      	ldr	r1, [r3, #0]
 8004bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	f107 0208 	add.w	r2, r7, #8
 8004c04:	18d4      	adds	r4, r2, r3
 8004c06:	4608      	mov	r0, r1
 8004c08:	f000 fdf1 	bl	80057ee <SDIO_ReadFIFO>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	6023      	str	r3, [r4, #0]
      index++;
 8004c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c12:	3301      	adds	r3, #1
 8004c14:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c16:	e006      	b.n	8004c26 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d012      	beq.n	8004c4c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8004c26:	f7fc fc03 	bl	8001430 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c34:	d102      	bne.n	8004c3c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8004c36:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004c3a:	e061      	b.n	8004d00 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c42:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d0cf      	beq.n	8004bea <SD_FindSCR+0x96>
 8004c4a:	e000      	b.n	8004c4e <SD_FindSCR+0xfa>
      break;
 8004c4c:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c54:	f003 0308 	and.w	r3, r3, #8
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d106      	bne.n	8004c6a <SD_FindSCR+0x116>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d005      	beq.n	8004c76 <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2208      	movs	r2, #8
 8004c70:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004c72:	2308      	movs	r3, #8
 8004c74:	e044      	b.n	8004d00 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d005      	beq.n	8004c90 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2202      	movs	r2, #2
 8004c8a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	e037      	b.n	8004d00 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c96:	f003 0320 	and.w	r3, r3, #32
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d005      	beq.n	8004caa <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2220      	movs	r2, #32
 8004ca4:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8004ca6:	2320      	movs	r3, #32
 8004ca8:	e02a      	b.n	8004d00 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004cb2:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	061a      	lsls	r2, r3, #24
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	021b      	lsls	r3, r3, #8
 8004cbc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004cc0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	0a1b      	lsrs	r3, r3, #8
 8004cc6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004cca:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	0e1b      	lsrs	r3, r3, #24
 8004cd0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cd4:	601a      	str	r2, [r3, #0]
    scr++;
 8004cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cd8:	3304      	adds	r3, #4
 8004cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	061a      	lsls	r2, r3, #24
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	021b      	lsls	r3, r3, #8
 8004ce4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004ce8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	0a1b      	lsrs	r3, r3, #8
 8004cee:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004cf2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	0e1b      	lsrs	r3, r3, #24
 8004cf8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cfc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	373c      	adds	r7, #60	@ 0x3c
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd90      	pop	{r4, r7, pc}

08004d08 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d14:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d03f      	beq.n	8004da2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004d22:	2300      	movs	r3, #0
 8004d24:	617b      	str	r3, [r7, #20]
 8004d26:	e033      	b.n	8004d90 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f000 fd5e 	bl	80057ee <SDIO_ReadFIFO>
 8004d32:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	b2da      	uxtb	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	3301      	adds	r3, #1
 8004d40:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	3b01      	subs	r3, #1
 8004d46:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	0a1b      	lsrs	r3, r3, #8
 8004d4c:	b2da      	uxtb	r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	3301      	adds	r3, #1
 8004d56:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	0c1b      	lsrs	r3, r3, #16
 8004d62:	b2da      	uxtb	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	3b01      	subs	r3, #1
 8004d72:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	0e1b      	lsrs	r3, r3, #24
 8004d78:	b2da      	uxtb	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	701a      	strb	r2, [r3, #0]
      tmp++;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	3301      	adds	r3, #1
 8004d82:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	3b01      	subs	r3, #1
 8004d88:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	3301      	adds	r3, #1
 8004d8e:	617b      	str	r3, [r7, #20]
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	2b07      	cmp	r3, #7
 8004d94:	d9c8      	bls.n	8004d28 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8004da2:	bf00      	nop
 8004da4:	3718      	adds	r7, #24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b086      	sub	sp, #24
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbc:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d043      	beq.n	8004e4c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	617b      	str	r3, [r7, #20]
 8004dc8:	e037      	b.n	8004e3a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	021a      	lsls	r2, r3, #8
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	4313      	orrs	r3, r2
 8004de6:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	3301      	adds	r3, #1
 8004dec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	3b01      	subs	r3, #1
 8004df2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	041a      	lsls	r2, r3, #16
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	3301      	adds	r3, #1
 8004e04:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	061a      	lsls	r2, r3, #24
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	60bb      	str	r3, [r7, #8]
      tmp++;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	3b01      	subs	r3, #1
 8004e22:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f107 0208 	add.w	r2, r7, #8
 8004e2c:	4611      	mov	r1, r2
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f000 fcea 	bl	8005808 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	3301      	adds	r3, #1
 8004e38:	617b      	str	r3, [r7, #20]
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	2b07      	cmp	r3, #7
 8004e3e:	d9c4      	bls.n	8004dca <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8004e4c:	bf00      	nop
 8004e4e:	3718      	adds	r7, #24
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d101      	bne.n	8004e66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e042      	b.n	8004eec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d106      	bne.n	8004e80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f7fc fa00 	bl	8001280 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2224      	movs	r2, #36	@ 0x24
 8004e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68da      	ldr	r2, [r3, #12]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 fa09 	bl	80052b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	691a      	ldr	r2, [r3, #16]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004eac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	695a      	ldr	r2, [r3, #20]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ebc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68da      	ldr	r2, [r3, #12]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ecc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2220      	movs	r2, #32
 8004ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3708      	adds	r7, #8
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b08a      	sub	sp, #40	@ 0x28
 8004ef8:	af02      	add	r7, sp, #8
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	603b      	str	r3, [r7, #0]
 8004f00:	4613      	mov	r3, r2
 8004f02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f04:	2300      	movs	r3, #0
 8004f06:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	2b20      	cmp	r3, #32
 8004f12:	d175      	bne.n	8005000 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d002      	beq.n	8004f20 <HAL_UART_Transmit+0x2c>
 8004f1a:	88fb      	ldrh	r3, [r7, #6]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d101      	bne.n	8004f24 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e06e      	b.n	8005002 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2221      	movs	r2, #33	@ 0x21
 8004f2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f32:	f7fc fa7d 	bl	8001430 <HAL_GetTick>
 8004f36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	88fa      	ldrh	r2, [r7, #6]
 8004f3c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	88fa      	ldrh	r2, [r7, #6]
 8004f42:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f4c:	d108      	bne.n	8004f60 <HAL_UART_Transmit+0x6c>
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d104      	bne.n	8004f60 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f56:	2300      	movs	r3, #0
 8004f58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	61bb      	str	r3, [r7, #24]
 8004f5e:	e003      	b.n	8004f68 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f64:	2300      	movs	r3, #0
 8004f66:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f68:	e02e      	b.n	8004fc8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	9300      	str	r3, [sp, #0]
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	2200      	movs	r2, #0
 8004f72:	2180      	movs	r1, #128	@ 0x80
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f000 f8df 	bl	8005138 <UART_WaitOnFlagUntilTimeout>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d005      	beq.n	8004f8c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2220      	movs	r2, #32
 8004f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e03a      	b.n	8005002 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d10b      	bne.n	8004faa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	881b      	ldrh	r3, [r3, #0]
 8004f96:	461a      	mov	r2, r3
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fa0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	3302      	adds	r3, #2
 8004fa6:	61bb      	str	r3, [r7, #24]
 8004fa8:	e007      	b.n	8004fba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	781a      	ldrb	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1cb      	bne.n	8004f6a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	9300      	str	r3, [sp, #0]
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	2140      	movs	r1, #64	@ 0x40
 8004fdc:	68f8      	ldr	r0, [r7, #12]
 8004fde:	f000 f8ab 	bl	8005138 <UART_WaitOnFlagUntilTimeout>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d005      	beq.n	8004ff4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2220      	movs	r2, #32
 8004fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	e006      	b.n	8005002 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2220      	movs	r2, #32
 8004ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	e000      	b.n	8005002 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005000:	2302      	movs	r3, #2
  }
}
 8005002:	4618      	mov	r0, r3
 8005004:	3720      	adds	r7, #32
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b08a      	sub	sp, #40	@ 0x28
 800500e:	af02      	add	r7, sp, #8
 8005010:	60f8      	str	r0, [r7, #12]
 8005012:	60b9      	str	r1, [r7, #8]
 8005014:	603b      	str	r3, [r7, #0]
 8005016:	4613      	mov	r3, r2
 8005018:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800501a:	2300      	movs	r3, #0
 800501c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b20      	cmp	r3, #32
 8005028:	f040 8081 	bne.w	800512e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d002      	beq.n	8005038 <HAL_UART_Receive+0x2e>
 8005032:	88fb      	ldrh	r3, [r7, #6]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d101      	bne.n	800503c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e079      	b.n	8005130 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2222      	movs	r2, #34	@ 0x22
 8005046:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005050:	f7fc f9ee 	bl	8001430 <HAL_GetTick>
 8005054:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	88fa      	ldrh	r2, [r7, #6]
 800505a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	88fa      	ldrh	r2, [r7, #6]
 8005060:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800506a:	d108      	bne.n	800507e <HAL_UART_Receive+0x74>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d104      	bne.n	800507e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005074:	2300      	movs	r3, #0
 8005076:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	61bb      	str	r3, [r7, #24]
 800507c:	e003      	b.n	8005086 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005082:	2300      	movs	r3, #0
 8005084:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005086:	e047      	b.n	8005118 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	9300      	str	r3, [sp, #0]
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	2200      	movs	r2, #0
 8005090:	2120      	movs	r1, #32
 8005092:	68f8      	ldr	r0, [r7, #12]
 8005094:	f000 f850 	bl	8005138 <UART_WaitOnFlagUntilTimeout>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d005      	beq.n	80050aa <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2220      	movs	r2, #32
 80050a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e042      	b.n	8005130 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10c      	bne.n	80050ca <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050bc:	b29a      	uxth	r2, r3
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	3302      	adds	r3, #2
 80050c6:	61bb      	str	r3, [r7, #24]
 80050c8:	e01f      	b.n	800510a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050d2:	d007      	beq.n	80050e4 <HAL_UART_Receive+0xda>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d10a      	bne.n	80050f2 <HAL_UART_Receive+0xe8>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d106      	bne.n	80050f2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	b2da      	uxtb	r2, r3
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	701a      	strb	r2, [r3, #0]
 80050f0:	e008      	b.n	8005104 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050fe:	b2da      	uxtb	r2, r3
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005104:	69fb      	ldr	r3, [r7, #28]
 8005106:	3301      	adds	r3, #1
 8005108:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800510e:	b29b      	uxth	r3, r3
 8005110:	3b01      	subs	r3, #1
 8005112:	b29a      	uxth	r2, r3
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800511c:	b29b      	uxth	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d1b2      	bne.n	8005088 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2220      	movs	r2, #32
 8005126:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800512a:	2300      	movs	r3, #0
 800512c:	e000      	b.n	8005130 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800512e:	2302      	movs	r3, #2
  }
}
 8005130:	4618      	mov	r0, r3
 8005132:	3720      	adds	r7, #32
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b086      	sub	sp, #24
 800513c:	af00      	add	r7, sp, #0
 800513e:	60f8      	str	r0, [r7, #12]
 8005140:	60b9      	str	r1, [r7, #8]
 8005142:	603b      	str	r3, [r7, #0]
 8005144:	4613      	mov	r3, r2
 8005146:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005148:	e03b      	b.n	80051c2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800514a:	6a3b      	ldr	r3, [r7, #32]
 800514c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005150:	d037      	beq.n	80051c2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005152:	f7fc f96d 	bl	8001430 <HAL_GetTick>
 8005156:	4602      	mov	r2, r0
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	6a3a      	ldr	r2, [r7, #32]
 800515e:	429a      	cmp	r2, r3
 8005160:	d302      	bcc.n	8005168 <UART_WaitOnFlagUntilTimeout+0x30>
 8005162:	6a3b      	ldr	r3, [r7, #32]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d101      	bne.n	800516c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e03a      	b.n	80051e2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	f003 0304 	and.w	r3, r3, #4
 8005176:	2b00      	cmp	r3, #0
 8005178:	d023      	beq.n	80051c2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	2b80      	cmp	r3, #128	@ 0x80
 800517e:	d020      	beq.n	80051c2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	2b40      	cmp	r3, #64	@ 0x40
 8005184:	d01d      	beq.n	80051c2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0308 	and.w	r3, r3, #8
 8005190:	2b08      	cmp	r3, #8
 8005192:	d116      	bne.n	80051c2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005194:	2300      	movs	r3, #0
 8005196:	617b      	str	r3, [r7, #20]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	617b      	str	r3, [r7, #20]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	617b      	str	r3, [r7, #20]
 80051a8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f000 f81d 	bl	80051ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2208      	movs	r2, #8
 80051b4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e00f      	b.n	80051e2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	4013      	ands	r3, r2
 80051cc:	68ba      	ldr	r2, [r7, #8]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	bf0c      	ite	eq
 80051d2:	2301      	moveq	r3, #1
 80051d4:	2300      	movne	r3, #0
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	461a      	mov	r2, r3
 80051da:	79fb      	ldrb	r3, [r7, #7]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d0b4      	beq.n	800514a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3718      	adds	r7, #24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}

080051ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051ea:	b480      	push	{r7}
 80051ec:	b095      	sub	sp, #84	@ 0x54
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	330c      	adds	r3, #12
 80051f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051fc:	e853 3f00 	ldrex	r3, [r3]
 8005200:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005204:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005208:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	330c      	adds	r3, #12
 8005210:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005212:	643a      	str	r2, [r7, #64]	@ 0x40
 8005214:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005216:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005218:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800521a:	e841 2300 	strex	r3, r2, [r1]
 800521e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1e5      	bne.n	80051f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	3314      	adds	r3, #20
 800522c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	e853 3f00 	ldrex	r3, [r3]
 8005234:	61fb      	str	r3, [r7, #28]
   return(result);
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	f023 0301 	bic.w	r3, r3, #1
 800523c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	3314      	adds	r3, #20
 8005244:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005246:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005248:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800524c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800524e:	e841 2300 	strex	r3, r2, [r1]
 8005252:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1e5      	bne.n	8005226 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800525e:	2b01      	cmp	r3, #1
 8005260:	d119      	bne.n	8005296 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	330c      	adds	r3, #12
 8005268:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	e853 3f00 	ldrex	r3, [r3]
 8005270:	60bb      	str	r3, [r7, #8]
   return(result);
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	f023 0310 	bic.w	r3, r3, #16
 8005278:	647b      	str	r3, [r7, #68]	@ 0x44
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	330c      	adds	r3, #12
 8005280:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005282:	61ba      	str	r2, [r7, #24]
 8005284:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005286:	6979      	ldr	r1, [r7, #20]
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	e841 2300 	strex	r3, r2, [r1]
 800528e:	613b      	str	r3, [r7, #16]
   return(result);
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1e5      	bne.n	8005262 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2220      	movs	r2, #32
 800529a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052a4:	bf00      	nop
 80052a6:	3754      	adds	r7, #84	@ 0x54
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052b4:	b0c0      	sub	sp, #256	@ 0x100
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80052c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052cc:	68d9      	ldr	r1, [r3, #12]
 80052ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	ea40 0301 	orr.w	r3, r0, r1
 80052d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80052da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052de:	689a      	ldr	r2, [r3, #8]
 80052e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052e4:	691b      	ldr	r3, [r3, #16]
 80052e6:	431a      	orrs	r2, r3
 80052e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052ec:	695b      	ldr	r3, [r3, #20]
 80052ee:	431a      	orrs	r2, r3
 80052f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052f4:	69db      	ldr	r3, [r3, #28]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80052fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005308:	f021 010c 	bic.w	r1, r1, #12
 800530c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005316:	430b      	orrs	r3, r1
 8005318:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800531a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800532a:	6999      	ldr	r1, [r3, #24]
 800532c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	ea40 0301 	orr.w	r3, r0, r1
 8005336:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	4b8f      	ldr	r3, [pc, #572]	@ (800557c <UART_SetConfig+0x2cc>)
 8005340:	429a      	cmp	r2, r3
 8005342:	d005      	beq.n	8005350 <UART_SetConfig+0xa0>
 8005344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	4b8d      	ldr	r3, [pc, #564]	@ (8005580 <UART_SetConfig+0x2d0>)
 800534c:	429a      	cmp	r2, r3
 800534e:	d104      	bne.n	800535a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005350:	f7fe f8f8 	bl	8003544 <HAL_RCC_GetPCLK2Freq>
 8005354:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005358:	e003      	b.n	8005362 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800535a:	f7fe f8df 	bl	800351c <HAL_RCC_GetPCLK1Freq>
 800535e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005366:	69db      	ldr	r3, [r3, #28]
 8005368:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800536c:	f040 810c 	bne.w	8005588 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005370:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005374:	2200      	movs	r2, #0
 8005376:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800537a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800537e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005382:	4622      	mov	r2, r4
 8005384:	462b      	mov	r3, r5
 8005386:	1891      	adds	r1, r2, r2
 8005388:	65b9      	str	r1, [r7, #88]	@ 0x58
 800538a:	415b      	adcs	r3, r3
 800538c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800538e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005392:	4621      	mov	r1, r4
 8005394:	eb12 0801 	adds.w	r8, r2, r1
 8005398:	4629      	mov	r1, r5
 800539a:	eb43 0901 	adc.w	r9, r3, r1
 800539e:	f04f 0200 	mov.w	r2, #0
 80053a2:	f04f 0300 	mov.w	r3, #0
 80053a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80053aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80053ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80053b2:	4690      	mov	r8, r2
 80053b4:	4699      	mov	r9, r3
 80053b6:	4623      	mov	r3, r4
 80053b8:	eb18 0303 	adds.w	r3, r8, r3
 80053bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80053c0:	462b      	mov	r3, r5
 80053c2:	eb49 0303 	adc.w	r3, r9, r3
 80053c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80053ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80053d6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80053da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80053de:	460b      	mov	r3, r1
 80053e0:	18db      	adds	r3, r3, r3
 80053e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80053e4:	4613      	mov	r3, r2
 80053e6:	eb42 0303 	adc.w	r3, r2, r3
 80053ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80053ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80053f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80053f4:	f7fa ff3c 	bl	8000270 <__aeabi_uldivmod>
 80053f8:	4602      	mov	r2, r0
 80053fa:	460b      	mov	r3, r1
 80053fc:	4b61      	ldr	r3, [pc, #388]	@ (8005584 <UART_SetConfig+0x2d4>)
 80053fe:	fba3 2302 	umull	r2, r3, r3, r2
 8005402:	095b      	lsrs	r3, r3, #5
 8005404:	011c      	lsls	r4, r3, #4
 8005406:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800540a:	2200      	movs	r2, #0
 800540c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005410:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005414:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005418:	4642      	mov	r2, r8
 800541a:	464b      	mov	r3, r9
 800541c:	1891      	adds	r1, r2, r2
 800541e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005420:	415b      	adcs	r3, r3
 8005422:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005424:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005428:	4641      	mov	r1, r8
 800542a:	eb12 0a01 	adds.w	sl, r2, r1
 800542e:	4649      	mov	r1, r9
 8005430:	eb43 0b01 	adc.w	fp, r3, r1
 8005434:	f04f 0200 	mov.w	r2, #0
 8005438:	f04f 0300 	mov.w	r3, #0
 800543c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005440:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005444:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005448:	4692      	mov	sl, r2
 800544a:	469b      	mov	fp, r3
 800544c:	4643      	mov	r3, r8
 800544e:	eb1a 0303 	adds.w	r3, sl, r3
 8005452:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005456:	464b      	mov	r3, r9
 8005458:	eb4b 0303 	adc.w	r3, fp, r3
 800545c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800546c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005470:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005474:	460b      	mov	r3, r1
 8005476:	18db      	adds	r3, r3, r3
 8005478:	643b      	str	r3, [r7, #64]	@ 0x40
 800547a:	4613      	mov	r3, r2
 800547c:	eb42 0303 	adc.w	r3, r2, r3
 8005480:	647b      	str	r3, [r7, #68]	@ 0x44
 8005482:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005486:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800548a:	f7fa fef1 	bl	8000270 <__aeabi_uldivmod>
 800548e:	4602      	mov	r2, r0
 8005490:	460b      	mov	r3, r1
 8005492:	4611      	mov	r1, r2
 8005494:	4b3b      	ldr	r3, [pc, #236]	@ (8005584 <UART_SetConfig+0x2d4>)
 8005496:	fba3 2301 	umull	r2, r3, r3, r1
 800549a:	095b      	lsrs	r3, r3, #5
 800549c:	2264      	movs	r2, #100	@ 0x64
 800549e:	fb02 f303 	mul.w	r3, r2, r3
 80054a2:	1acb      	subs	r3, r1, r3
 80054a4:	00db      	lsls	r3, r3, #3
 80054a6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80054aa:	4b36      	ldr	r3, [pc, #216]	@ (8005584 <UART_SetConfig+0x2d4>)
 80054ac:	fba3 2302 	umull	r2, r3, r3, r2
 80054b0:	095b      	lsrs	r3, r3, #5
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80054b8:	441c      	add	r4, r3
 80054ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054be:	2200      	movs	r2, #0
 80054c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80054c4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80054c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80054cc:	4642      	mov	r2, r8
 80054ce:	464b      	mov	r3, r9
 80054d0:	1891      	adds	r1, r2, r2
 80054d2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80054d4:	415b      	adcs	r3, r3
 80054d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80054dc:	4641      	mov	r1, r8
 80054de:	1851      	adds	r1, r2, r1
 80054e0:	6339      	str	r1, [r7, #48]	@ 0x30
 80054e2:	4649      	mov	r1, r9
 80054e4:	414b      	adcs	r3, r1
 80054e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80054e8:	f04f 0200 	mov.w	r2, #0
 80054ec:	f04f 0300 	mov.w	r3, #0
 80054f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80054f4:	4659      	mov	r1, fp
 80054f6:	00cb      	lsls	r3, r1, #3
 80054f8:	4651      	mov	r1, sl
 80054fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054fe:	4651      	mov	r1, sl
 8005500:	00ca      	lsls	r2, r1, #3
 8005502:	4610      	mov	r0, r2
 8005504:	4619      	mov	r1, r3
 8005506:	4603      	mov	r3, r0
 8005508:	4642      	mov	r2, r8
 800550a:	189b      	adds	r3, r3, r2
 800550c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005510:	464b      	mov	r3, r9
 8005512:	460a      	mov	r2, r1
 8005514:	eb42 0303 	adc.w	r3, r2, r3
 8005518:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800551c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005528:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800552c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005530:	460b      	mov	r3, r1
 8005532:	18db      	adds	r3, r3, r3
 8005534:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005536:	4613      	mov	r3, r2
 8005538:	eb42 0303 	adc.w	r3, r2, r3
 800553c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800553e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005542:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005546:	f7fa fe93 	bl	8000270 <__aeabi_uldivmod>
 800554a:	4602      	mov	r2, r0
 800554c:	460b      	mov	r3, r1
 800554e:	4b0d      	ldr	r3, [pc, #52]	@ (8005584 <UART_SetConfig+0x2d4>)
 8005550:	fba3 1302 	umull	r1, r3, r3, r2
 8005554:	095b      	lsrs	r3, r3, #5
 8005556:	2164      	movs	r1, #100	@ 0x64
 8005558:	fb01 f303 	mul.w	r3, r1, r3
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	00db      	lsls	r3, r3, #3
 8005560:	3332      	adds	r3, #50	@ 0x32
 8005562:	4a08      	ldr	r2, [pc, #32]	@ (8005584 <UART_SetConfig+0x2d4>)
 8005564:	fba2 2303 	umull	r2, r3, r2, r3
 8005568:	095b      	lsrs	r3, r3, #5
 800556a:	f003 0207 	and.w	r2, r3, #7
 800556e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4422      	add	r2, r4
 8005576:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005578:	e106      	b.n	8005788 <UART_SetConfig+0x4d8>
 800557a:	bf00      	nop
 800557c:	40011000 	.word	0x40011000
 8005580:	40011400 	.word	0x40011400
 8005584:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005588:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800558c:	2200      	movs	r2, #0
 800558e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005592:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005596:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800559a:	4642      	mov	r2, r8
 800559c:	464b      	mov	r3, r9
 800559e:	1891      	adds	r1, r2, r2
 80055a0:	6239      	str	r1, [r7, #32]
 80055a2:	415b      	adcs	r3, r3
 80055a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80055a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80055aa:	4641      	mov	r1, r8
 80055ac:	1854      	adds	r4, r2, r1
 80055ae:	4649      	mov	r1, r9
 80055b0:	eb43 0501 	adc.w	r5, r3, r1
 80055b4:	f04f 0200 	mov.w	r2, #0
 80055b8:	f04f 0300 	mov.w	r3, #0
 80055bc:	00eb      	lsls	r3, r5, #3
 80055be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055c2:	00e2      	lsls	r2, r4, #3
 80055c4:	4614      	mov	r4, r2
 80055c6:	461d      	mov	r5, r3
 80055c8:	4643      	mov	r3, r8
 80055ca:	18e3      	adds	r3, r4, r3
 80055cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80055d0:	464b      	mov	r3, r9
 80055d2:	eb45 0303 	adc.w	r3, r5, r3
 80055d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80055da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80055e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80055ea:	f04f 0200 	mov.w	r2, #0
 80055ee:	f04f 0300 	mov.w	r3, #0
 80055f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80055f6:	4629      	mov	r1, r5
 80055f8:	008b      	lsls	r3, r1, #2
 80055fa:	4621      	mov	r1, r4
 80055fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005600:	4621      	mov	r1, r4
 8005602:	008a      	lsls	r2, r1, #2
 8005604:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005608:	f7fa fe32 	bl	8000270 <__aeabi_uldivmod>
 800560c:	4602      	mov	r2, r0
 800560e:	460b      	mov	r3, r1
 8005610:	4b60      	ldr	r3, [pc, #384]	@ (8005794 <UART_SetConfig+0x4e4>)
 8005612:	fba3 2302 	umull	r2, r3, r3, r2
 8005616:	095b      	lsrs	r3, r3, #5
 8005618:	011c      	lsls	r4, r3, #4
 800561a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800561e:	2200      	movs	r2, #0
 8005620:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005624:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005628:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800562c:	4642      	mov	r2, r8
 800562e:	464b      	mov	r3, r9
 8005630:	1891      	adds	r1, r2, r2
 8005632:	61b9      	str	r1, [r7, #24]
 8005634:	415b      	adcs	r3, r3
 8005636:	61fb      	str	r3, [r7, #28]
 8005638:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800563c:	4641      	mov	r1, r8
 800563e:	1851      	adds	r1, r2, r1
 8005640:	6139      	str	r1, [r7, #16]
 8005642:	4649      	mov	r1, r9
 8005644:	414b      	adcs	r3, r1
 8005646:	617b      	str	r3, [r7, #20]
 8005648:	f04f 0200 	mov.w	r2, #0
 800564c:	f04f 0300 	mov.w	r3, #0
 8005650:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005654:	4659      	mov	r1, fp
 8005656:	00cb      	lsls	r3, r1, #3
 8005658:	4651      	mov	r1, sl
 800565a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800565e:	4651      	mov	r1, sl
 8005660:	00ca      	lsls	r2, r1, #3
 8005662:	4610      	mov	r0, r2
 8005664:	4619      	mov	r1, r3
 8005666:	4603      	mov	r3, r0
 8005668:	4642      	mov	r2, r8
 800566a:	189b      	adds	r3, r3, r2
 800566c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005670:	464b      	mov	r3, r9
 8005672:	460a      	mov	r2, r1
 8005674:	eb42 0303 	adc.w	r3, r2, r3
 8005678:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800567c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005686:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005688:	f04f 0200 	mov.w	r2, #0
 800568c:	f04f 0300 	mov.w	r3, #0
 8005690:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005694:	4649      	mov	r1, r9
 8005696:	008b      	lsls	r3, r1, #2
 8005698:	4641      	mov	r1, r8
 800569a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800569e:	4641      	mov	r1, r8
 80056a0:	008a      	lsls	r2, r1, #2
 80056a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80056a6:	f7fa fde3 	bl	8000270 <__aeabi_uldivmod>
 80056aa:	4602      	mov	r2, r0
 80056ac:	460b      	mov	r3, r1
 80056ae:	4611      	mov	r1, r2
 80056b0:	4b38      	ldr	r3, [pc, #224]	@ (8005794 <UART_SetConfig+0x4e4>)
 80056b2:	fba3 2301 	umull	r2, r3, r3, r1
 80056b6:	095b      	lsrs	r3, r3, #5
 80056b8:	2264      	movs	r2, #100	@ 0x64
 80056ba:	fb02 f303 	mul.w	r3, r2, r3
 80056be:	1acb      	subs	r3, r1, r3
 80056c0:	011b      	lsls	r3, r3, #4
 80056c2:	3332      	adds	r3, #50	@ 0x32
 80056c4:	4a33      	ldr	r2, [pc, #204]	@ (8005794 <UART_SetConfig+0x4e4>)
 80056c6:	fba2 2303 	umull	r2, r3, r2, r3
 80056ca:	095b      	lsrs	r3, r3, #5
 80056cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80056d0:	441c      	add	r4, r3
 80056d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056d6:	2200      	movs	r2, #0
 80056d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80056da:	677a      	str	r2, [r7, #116]	@ 0x74
 80056dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80056e0:	4642      	mov	r2, r8
 80056e2:	464b      	mov	r3, r9
 80056e4:	1891      	adds	r1, r2, r2
 80056e6:	60b9      	str	r1, [r7, #8]
 80056e8:	415b      	adcs	r3, r3
 80056ea:	60fb      	str	r3, [r7, #12]
 80056ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80056f0:	4641      	mov	r1, r8
 80056f2:	1851      	adds	r1, r2, r1
 80056f4:	6039      	str	r1, [r7, #0]
 80056f6:	4649      	mov	r1, r9
 80056f8:	414b      	adcs	r3, r1
 80056fa:	607b      	str	r3, [r7, #4]
 80056fc:	f04f 0200 	mov.w	r2, #0
 8005700:	f04f 0300 	mov.w	r3, #0
 8005704:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005708:	4659      	mov	r1, fp
 800570a:	00cb      	lsls	r3, r1, #3
 800570c:	4651      	mov	r1, sl
 800570e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005712:	4651      	mov	r1, sl
 8005714:	00ca      	lsls	r2, r1, #3
 8005716:	4610      	mov	r0, r2
 8005718:	4619      	mov	r1, r3
 800571a:	4603      	mov	r3, r0
 800571c:	4642      	mov	r2, r8
 800571e:	189b      	adds	r3, r3, r2
 8005720:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005722:	464b      	mov	r3, r9
 8005724:	460a      	mov	r2, r1
 8005726:	eb42 0303 	adc.w	r3, r2, r3
 800572a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800572c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	663b      	str	r3, [r7, #96]	@ 0x60
 8005736:	667a      	str	r2, [r7, #100]	@ 0x64
 8005738:	f04f 0200 	mov.w	r2, #0
 800573c:	f04f 0300 	mov.w	r3, #0
 8005740:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005744:	4649      	mov	r1, r9
 8005746:	008b      	lsls	r3, r1, #2
 8005748:	4641      	mov	r1, r8
 800574a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800574e:	4641      	mov	r1, r8
 8005750:	008a      	lsls	r2, r1, #2
 8005752:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005756:	f7fa fd8b 	bl	8000270 <__aeabi_uldivmod>
 800575a:	4602      	mov	r2, r0
 800575c:	460b      	mov	r3, r1
 800575e:	4b0d      	ldr	r3, [pc, #52]	@ (8005794 <UART_SetConfig+0x4e4>)
 8005760:	fba3 1302 	umull	r1, r3, r3, r2
 8005764:	095b      	lsrs	r3, r3, #5
 8005766:	2164      	movs	r1, #100	@ 0x64
 8005768:	fb01 f303 	mul.w	r3, r1, r3
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	011b      	lsls	r3, r3, #4
 8005770:	3332      	adds	r3, #50	@ 0x32
 8005772:	4a08      	ldr	r2, [pc, #32]	@ (8005794 <UART_SetConfig+0x4e4>)
 8005774:	fba2 2303 	umull	r2, r3, r2, r3
 8005778:	095b      	lsrs	r3, r3, #5
 800577a:	f003 020f 	and.w	r2, r3, #15
 800577e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4422      	add	r2, r4
 8005786:	609a      	str	r2, [r3, #8]
}
 8005788:	bf00      	nop
 800578a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800578e:	46bd      	mov	sp, r7
 8005790:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005794:	51eb851f 	.word	0x51eb851f

08005798 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8005798:	b084      	sub	sp, #16
 800579a:	b480      	push	{r7}
 800579c:	b085      	sub	sp, #20
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
 80057a2:	f107 001c 	add.w	r0, r7, #28
 80057a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80057aa:	2300      	movs	r3, #0
 80057ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80057ae:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80057b0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80057b2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80057b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80057b6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80057b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80057ba:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80057bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80057be:	431a      	orrs	r2, r3
             Init.ClockDiv
 80057c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80057c2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80057d2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	431a      	orrs	r2, r3
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3714      	adds	r7, #20
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	b004      	add	sp, #16
 80057ec:	4770      	bx	lr

080057ee <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800581c:	2300      	movs	r3, #0
}
 800581e:	4618      	mov	r0, r3
 8005820:	370c      	adds	r7, #12
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr

0800582a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800582a:	b480      	push	{r7}
 800582c:	b083      	sub	sp, #12
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2203      	movs	r2, #3
 8005836:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005838:	2300      	movs	r3, #0
}
 800583a:	4618      	mov	r0, r3
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr

08005846 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8005846:	b480      	push	{r7}
 8005848:	b083      	sub	sp, #12
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0303 	and.w	r3, r3, #3
}
 8005856:	4618      	mov	r0, r3
 8005858:	370c      	adds	r7, #12
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr

08005862 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8005862:	b480      	push	{r7}
 8005864:	b085      	sub	sp, #20
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
 800586a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800586c:	2300      	movs	r3, #0
 800586e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005880:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8005886:	431a      	orrs	r2, r3
                       Command->CPSM);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800588c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	4313      	orrs	r3, r2
 8005892:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800589c:	f023 030f 	bic.w	r3, r3, #15
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	431a      	orrs	r2, r3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3714      	adds	r7, #20
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr

080058b6 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80058b6:	b480      	push	{r7}
 80058b8:	b083      	sub	sp, #12
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	b2db      	uxtb	r3, r3
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b085      	sub	sp, #20
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	3314      	adds	r3, #20
 80058de:	461a      	mov	r2, r3
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	4413      	add	r3, r2
 80058e4:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
}  
 80058ea:	4618      	mov	r0, r3
 80058ec:	3714      	adds	r7, #20
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b085      	sub	sp, #20
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
 80058fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005900:	2300      	movs	r3, #0
 8005902:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685a      	ldr	r2, [r3, #4]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800591c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8005922:	431a      	orrs	r2, r3
                       Data->DPSM);
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8005928:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	4313      	orrs	r3, r2
 800592e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005934:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	431a      	orrs	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005940:	2300      	movs	r3, #0

}
 8005942:	4618      	mov	r0, r3
 8005944:	3714      	adds	r7, #20
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr

0800594e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b088      	sub	sp, #32
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
 8005956:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800595c:	2310      	movs	r3, #16
 800595e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005960:	2340      	movs	r3, #64	@ 0x40
 8005962:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005964:	2300      	movs	r3, #0
 8005966:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005968:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800596c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800596e:	f107 0308 	add.w	r3, r7, #8
 8005972:	4619      	mov	r1, r3
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f7ff ff74 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800597a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800597e:	2110      	movs	r1, #16
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f000 fa19 	bl	8005db8 <SDMMC_GetCmdResp1>
 8005986:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005988:	69fb      	ldr	r3, [r7, #28]
}
 800598a:	4618      	mov	r0, r3
 800598c:	3720      	adds	r7, #32
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}

08005992 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8005992:	b580      	push	{r7, lr}
 8005994:	b088      	sub	sp, #32
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
 800599a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80059a0:	2311      	movs	r3, #17
 80059a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80059a4:	2340      	movs	r3, #64	@ 0x40
 80059a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80059a8:	2300      	movs	r3, #0
 80059aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80059ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80059b0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80059b2:	f107 0308 	add.w	r3, r7, #8
 80059b6:	4619      	mov	r1, r3
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f7ff ff52 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80059be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059c2:	2111      	movs	r1, #17
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f000 f9f7 	bl	8005db8 <SDMMC_GetCmdResp1>
 80059ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80059cc:	69fb      	ldr	r3, [r7, #28]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3720      	adds	r7, #32
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}

080059d6 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80059d6:	b580      	push	{r7, lr}
 80059d8:	b088      	sub	sp, #32
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
 80059de:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80059e4:	2312      	movs	r3, #18
 80059e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80059e8:	2340      	movs	r3, #64	@ 0x40
 80059ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80059ec:	2300      	movs	r3, #0
 80059ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80059f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80059f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80059f6:	f107 0308 	add.w	r3, r7, #8
 80059fa:	4619      	mov	r1, r3
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f7ff ff30 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8005a02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a06:	2112      	movs	r1, #18
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 f9d5 	bl	8005db8 <SDMMC_GetCmdResp1>
 8005a0e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005a10:	69fb      	ldr	r3, [r7, #28]
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3720      	adds	r7, #32
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b088      	sub	sp, #32
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
 8005a22:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8005a28:	2318      	movs	r3, #24
 8005a2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005a2c:	2340      	movs	r3, #64	@ 0x40
 8005a2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005a30:	2300      	movs	r3, #0
 8005a32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005a34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a38:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005a3a:	f107 0308 	add.w	r3, r7, #8
 8005a3e:	4619      	mov	r1, r3
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f7ff ff0e 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8005a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a4a:	2118      	movs	r1, #24
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 f9b3 	bl	8005db8 <SDMMC_GetCmdResp1>
 8005a52:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005a54:	69fb      	ldr	r3, [r7, #28]
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3720      	adds	r7, #32
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b088      	sub	sp, #32
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
 8005a66:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8005a6c:	2319      	movs	r3, #25
 8005a6e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005a70:	2340      	movs	r3, #64	@ 0x40
 8005a72:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005a74:	2300      	movs	r3, #0
 8005a76:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005a78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a7c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005a7e:	f107 0308 	add.w	r3, r7, #8
 8005a82:	4619      	mov	r1, r3
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f7ff feec 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8005a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a8e:	2119      	movs	r1, #25
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f000 f991 	bl	8005db8 <SDMMC_GetCmdResp1>
 8005a96:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005a98:	69fb      	ldr	r3, [r7, #28]
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3720      	adds	r7, #32
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
	...

08005aa4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b088      	sub	sp, #32
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005ab0:	230c      	movs	r3, #12
 8005ab2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005ab4:	2340      	movs	r3, #64	@ 0x40
 8005ab6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005abc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ac0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005ac2:	f107 0308 	add.w	r3, r7, #8
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f7ff feca 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8005ace:	4a05      	ldr	r2, [pc, #20]	@ (8005ae4 <SDMMC_CmdStopTransfer+0x40>)
 8005ad0:	210c      	movs	r1, #12
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f970 	bl	8005db8 <SDMMC_GetCmdResp1>
 8005ad8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005ada:	69fb      	ldr	r3, [r7, #28]
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3720      	adds	r7, #32
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}
 8005ae4:	05f5e100 	.word	0x05f5e100

08005ae8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b08a      	sub	sp, #40	@ 0x28
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005af8:	2307      	movs	r3, #7
 8005afa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005afc:	2340      	movs	r3, #64	@ 0x40
 8005afe:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005b00:	2300      	movs	r3, #0
 8005b02:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005b04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b08:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005b0a:	f107 0310 	add.w	r3, r7, #16
 8005b0e:	4619      	mov	r1, r3
 8005b10:	68f8      	ldr	r0, [r7, #12]
 8005b12:	f7ff fea6 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8005b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b1a:	2107      	movs	r1, #7
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f000 f94b 	bl	8005db8 <SDMMC_GetCmdResp1>
 8005b22:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8005b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3728      	adds	r7, #40	@ 0x28
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}

08005b2e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8005b2e:	b580      	push	{r7, lr}
 8005b30:	b088      	sub	sp, #32
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8005b36:	2300      	movs	r3, #0
 8005b38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005b42:	2300      	movs	r3, #0
 8005b44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005b46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b4a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005b4c:	f107 0308 	add.w	r3, r7, #8
 8005b50:	4619      	mov	r1, r3
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7ff fe85 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 fb65 	bl	8006228 <SDMMC_GetCmdError>
 8005b5e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005b60:	69fb      	ldr	r3, [r7, #28]
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3720      	adds	r7, #32
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	b088      	sub	sp, #32
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8005b72:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8005b76:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005b78:	2308      	movs	r3, #8
 8005b7a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005b7c:	2340      	movs	r3, #64	@ 0x40
 8005b7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005b80:	2300      	movs	r3, #0
 8005b82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005b84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005b88:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005b8a:	f107 0308 	add.w	r3, r7, #8
 8005b8e:	4619      	mov	r1, r3
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f7ff fe66 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 faf8 	bl	800618c <SDMMC_GetCmdResp7>
 8005b9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005b9e:	69fb      	ldr	r3, [r7, #28]
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3720      	adds	r7, #32
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b088      	sub	sp, #32
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8005bb6:	2337      	movs	r3, #55	@ 0x37
 8005bb8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005bba:	2340      	movs	r3, #64	@ 0x40
 8005bbc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005bc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005bc6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005bc8:	f107 0308 	add.w	r3, r7, #8
 8005bcc:	4619      	mov	r1, r3
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f7ff fe47 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8005bd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bd8:	2137      	movs	r1, #55	@ 0x37
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 f8ec 	bl	8005db8 <SDMMC_GetCmdResp1>
 8005be0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005be2:	69fb      	ldr	r3, [r7, #28]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3720      	adds	r7, #32
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b088      	sub	sp, #32
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005bfc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8005c02:	2329      	movs	r3, #41	@ 0x29
 8005c04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005c06:	2340      	movs	r3, #64	@ 0x40
 8005c08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005c0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c12:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005c14:	f107 0308 	add.w	r3, r7, #8
 8005c18:	4619      	mov	r1, r3
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f7ff fe21 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f000 f9ff 	bl	8006024 <SDMMC_GetCmdResp3>
 8005c26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005c28:	69fb      	ldr	r3, [r7, #28]
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3720      	adds	r7, #32
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}

08005c32 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b088      	sub	sp, #32
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
 8005c3a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8005c40:	2306      	movs	r3, #6
 8005c42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005c44:	2340      	movs	r3, #64	@ 0x40
 8005c46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005c4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c50:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005c52:	f107 0308 	add.w	r3, r7, #8
 8005c56:	4619      	mov	r1, r3
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f7ff fe02 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8005c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c62:	2106      	movs	r1, #6
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f000 f8a7 	bl	8005db8 <SDMMC_GetCmdResp1>
 8005c6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005c6c:	69fb      	ldr	r3, [r7, #28]
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3720      	adds	r7, #32
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}

08005c76 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8005c76:	b580      	push	{r7, lr}
 8005c78:	b088      	sub	sp, #32
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8005c82:	2333      	movs	r3, #51	@ 0x33
 8005c84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005c86:	2340      	movs	r3, #64	@ 0x40
 8005c88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005c8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c92:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005c94:	f107 0308 	add.w	r3, r7, #8
 8005c98:	4619      	mov	r1, r3
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f7ff fde1 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8005ca0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ca4:	2133      	movs	r1, #51	@ 0x33
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 f886 	bl	8005db8 <SDMMC_GetCmdResp1>
 8005cac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005cae:	69fb      	ldr	r3, [r7, #28]
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3720      	adds	r7, #32
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}

08005cb8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b088      	sub	sp, #32
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8005cc4:	2302      	movs	r3, #2
 8005cc6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8005cc8:	23c0      	movs	r3, #192	@ 0xc0
 8005cca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005cd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005cd4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005cd6:	f107 0308 	add.w	r3, r7, #8
 8005cda:	4619      	mov	r1, r3
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f7ff fdc0 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f956 	bl	8005f94 <SDMMC_GetCmdResp2>
 8005ce8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005cea:	69fb      	ldr	r3, [r7, #28]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3720      	adds	r7, #32
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b088      	sub	sp, #32
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8005d02:	2309      	movs	r3, #9
 8005d04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8005d06:	23c0      	movs	r3, #192	@ 0xc0
 8005d08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005d0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d12:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005d14:	f107 0308 	add.w	r3, r7, #8
 8005d18:	4619      	mov	r1, r3
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f7ff fda1 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f000 f937 	bl	8005f94 <SDMMC_GetCmdResp2>
 8005d26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005d28:	69fb      	ldr	r3, [r7, #28]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3720      	adds	r7, #32
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8005d32:	b580      	push	{r7, lr}
 8005d34:	b088      	sub	sp, #32
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
 8005d3a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005d40:	2303      	movs	r3, #3
 8005d42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005d44:	2340      	movs	r3, #64	@ 0x40
 8005d46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005d4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d50:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005d52:	f107 0308 	add.w	r3, r7, #8
 8005d56:	4619      	mov	r1, r3
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f7ff fd82 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005d5e:	683a      	ldr	r2, [r7, #0]
 8005d60:	2103      	movs	r1, #3
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 f99c 	bl	80060a0 <SDMMC_GetCmdResp6>
 8005d68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005d6a:	69fb      	ldr	r3, [r7, #28]
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3720      	adds	r7, #32
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}

08005d74 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b088      	sub	sp, #32
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005d82:	230d      	movs	r3, #13
 8005d84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8005d86:	2340      	movs	r3, #64	@ 0x40
 8005d88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8005d8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d92:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8005d94:	f107 0308 	add.w	r3, r7, #8
 8005d98:	4619      	mov	r1, r3
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f7ff fd61 	bl	8005862 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8005da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005da4:	210d      	movs	r1, #13
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f000 f806 	bl	8005db8 <SDMMC_GetCmdResp1>
 8005dac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005dae:	69fb      	ldr	r3, [r7, #28]
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3720      	adds	r7, #32
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b088      	sub	sp, #32
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	607a      	str	r2, [r7, #4]
 8005dc4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005dc6:	4b70      	ldr	r3, [pc, #448]	@ (8005f88 <SDMMC_GetCmdResp1+0x1d0>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a70      	ldr	r2, [pc, #448]	@ (8005f8c <SDMMC_GetCmdResp1+0x1d4>)
 8005dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd0:	0a5a      	lsrs	r2, r3, #9
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	fb02 f303 	mul.w	r3, r2, r3
 8005dd8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8005dda:	69fb      	ldr	r3, [r7, #28]
 8005ddc:	1e5a      	subs	r2, r3, #1
 8005dde:	61fa      	str	r2, [r7, #28]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d102      	bne.n	8005dea <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005de4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005de8:	e0c9      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dee:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d0ef      	beq.n	8005dda <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005dfa:	69bb      	ldr	r3, [r7, #24]
 8005dfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1ea      	bne.n	8005dda <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e08:	f003 0304 	and.w	r3, r3, #4
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d004      	beq.n	8005e1a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2204      	movs	r2, #4
 8005e14:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005e16:	2304      	movs	r3, #4
 8005e18:	e0b1      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e1e:	f003 0301 	and.w	r3, r3, #1
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d004      	beq.n	8005e30 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e0a6      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	22c5      	movs	r2, #197	@ 0xc5
 8005e34:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8005e36:	68f8      	ldr	r0, [r7, #12]
 8005e38:	f7ff fd3d 	bl	80058b6 <SDIO_GetCommandResponse>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	461a      	mov	r2, r3
 8005e40:	7afb      	ldrb	r3, [r7, #11]
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d001      	beq.n	8005e4a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e099      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	68f8      	ldr	r0, [r7, #12]
 8005e4e:	f7ff fd3f 	bl	80058d0 <SDIO_GetResponse>
 8005e52:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	4b4e      	ldr	r3, [pc, #312]	@ (8005f90 <SDMMC_GetCmdResp1+0x1d8>)
 8005e58:	4013      	ands	r3, r2
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d101      	bne.n	8005e62 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	e08d      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	da02      	bge.n	8005e6e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8005e68:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e6c:	e087      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d001      	beq.n	8005e7c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8005e78:	2340      	movs	r3, #64	@ 0x40
 8005e7a:	e080      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d001      	beq.n	8005e8a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8005e86:	2380      	movs	r3, #128	@ 0x80
 8005e88:	e079      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d002      	beq.n	8005e9a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8005e94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005e98:	e071      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d002      	beq.n	8005eaa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8005ea4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005ea8:	e069      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8005eb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005eb8:	e061      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d002      	beq.n	8005eca <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8005ec4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005ec8:	e059      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d002      	beq.n	8005eda <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8005ed4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ed8:	e051      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d002      	beq.n	8005eea <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8005ee4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005ee8:	e049      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d002      	beq.n	8005efa <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8005ef4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005ef8:	e041      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d002      	beq.n	8005f0a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8005f04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f08:	e039      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d002      	beq.n	8005f1a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8005f14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005f18:	e031      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d002      	beq.n	8005f2a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8005f24:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005f28:	e029      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d002      	beq.n	8005f3a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8005f34:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005f38:	e021      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d002      	beq.n	8005f4a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8005f44:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8005f48:	e019      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d002      	beq.n	8005f5a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8005f54:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005f58:	e011      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d002      	beq.n	8005f6a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8005f64:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005f68:	e009      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	f003 0308 	and.w	r3, r3, #8
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d002      	beq.n	8005f7a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8005f74:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8005f78:	e001      	b.n	8005f7e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8005f7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3720      	adds	r7, #32
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	20000000 	.word	0x20000000
 8005f8c:	10624dd3 	.word	0x10624dd3
 8005f90:	fdffe008 	.word	0xfdffe008

08005f94 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8005f9c:	4b1f      	ldr	r3, [pc, #124]	@ (800601c <SDMMC_GetCmdResp2+0x88>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a1f      	ldr	r2, [pc, #124]	@ (8006020 <SDMMC_GetCmdResp2+0x8c>)
 8005fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8005fa6:	0a5b      	lsrs	r3, r3, #9
 8005fa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fac:	fb02 f303 	mul.w	r3, r2, r3
 8005fb0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	1e5a      	subs	r2, r3, #1
 8005fb6:	60fa      	str	r2, [r7, #12]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d102      	bne.n	8005fc2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005fbc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005fc0:	e026      	b.n	8006010 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fc6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d0ef      	beq.n	8005fb2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1ea      	bne.n	8005fb2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fe0:	f003 0304 	and.w	r3, r3, #4
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d004      	beq.n	8005ff2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2204      	movs	r2, #4
 8005fec:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005fee:	2304      	movs	r3, #4
 8005ff0:	e00e      	b.n	8006010 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ff6:	f003 0301 	and.w	r3, r3, #1
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d004      	beq.n	8006008 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2201      	movs	r2, #1
 8006002:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006004:	2301      	movs	r3, #1
 8006006:	e003      	b.n	8006010 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	22c5      	movs	r2, #197	@ 0xc5
 800600c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800600e:	2300      	movs	r3, #0
}
 8006010:	4618      	mov	r0, r3
 8006012:	3714      	adds	r7, #20
 8006014:	46bd      	mov	sp, r7
 8006016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601a:	4770      	bx	lr
 800601c:	20000000 	.word	0x20000000
 8006020:	10624dd3 	.word	0x10624dd3

08006024 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8006024:	b480      	push	{r7}
 8006026:	b085      	sub	sp, #20
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800602c:	4b1a      	ldr	r3, [pc, #104]	@ (8006098 <SDMMC_GetCmdResp3+0x74>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4a1a      	ldr	r2, [pc, #104]	@ (800609c <SDMMC_GetCmdResp3+0x78>)
 8006032:	fba2 2303 	umull	r2, r3, r2, r3
 8006036:	0a5b      	lsrs	r3, r3, #9
 8006038:	f241 3288 	movw	r2, #5000	@ 0x1388
 800603c:	fb02 f303 	mul.w	r3, r2, r3
 8006040:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	1e5a      	subs	r2, r3, #1
 8006046:	60fa      	str	r2, [r7, #12]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d102      	bne.n	8006052 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800604c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006050:	e01b      	b.n	800608a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006056:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800605e:	2b00      	cmp	r3, #0
 8006060:	d0ef      	beq.n	8006042 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1ea      	bne.n	8006042 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006070:	f003 0304 	and.w	r3, r3, #4
 8006074:	2b00      	cmp	r3, #0
 8006076:	d004      	beq.n	8006082 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2204      	movs	r2, #4
 800607c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800607e:	2304      	movs	r3, #4
 8006080:	e003      	b.n	800608a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	22c5      	movs	r2, #197	@ 0xc5
 8006086:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3714      	adds	r7, #20
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
 8006096:	bf00      	nop
 8006098:	20000000 	.word	0x20000000
 800609c:	10624dd3 	.word	0x10624dd3

080060a0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b088      	sub	sp, #32
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	460b      	mov	r3, r1
 80060aa:	607a      	str	r2, [r7, #4]
 80060ac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80060ae:	4b35      	ldr	r3, [pc, #212]	@ (8006184 <SDMMC_GetCmdResp6+0xe4>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a35      	ldr	r2, [pc, #212]	@ (8006188 <SDMMC_GetCmdResp6+0xe8>)
 80060b4:	fba2 2303 	umull	r2, r3, r2, r3
 80060b8:	0a5b      	lsrs	r3, r3, #9
 80060ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060be:	fb02 f303 	mul.w	r3, r2, r3
 80060c2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	1e5a      	subs	r2, r3, #1
 80060c8:	61fa      	str	r2, [r7, #28]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d102      	bne.n	80060d4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80060ce:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80060d2:	e052      	b.n	800617a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060d8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80060da:	69bb      	ldr	r3, [r7, #24]
 80060dc:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d0ef      	beq.n	80060c4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1ea      	bne.n	80060c4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060f2:	f003 0304 	and.w	r3, r3, #4
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d004      	beq.n	8006104 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2204      	movs	r2, #4
 80060fe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006100:	2304      	movs	r3, #4
 8006102:	e03a      	b.n	800617a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006108:	f003 0301 	and.w	r3, r3, #1
 800610c:	2b00      	cmp	r3, #0
 800610e:	d004      	beq.n	800611a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2201      	movs	r2, #1
 8006114:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006116:	2301      	movs	r3, #1
 8006118:	e02f      	b.n	800617a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f7ff fbcb 	bl	80058b6 <SDIO_GetCommandResponse>
 8006120:	4603      	mov	r3, r0
 8006122:	461a      	mov	r2, r3
 8006124:	7afb      	ldrb	r3, [r7, #11]
 8006126:	4293      	cmp	r3, r2
 8006128:	d001      	beq.n	800612e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800612a:	2301      	movs	r3, #1
 800612c:	e025      	b.n	800617a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	22c5      	movs	r2, #197	@ 0xc5
 8006132:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8006134:	2100      	movs	r1, #0
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f7ff fbca 	bl	80058d0 <SDIO_GetResponse>
 800613c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8006144:	2b00      	cmp	r3, #0
 8006146:	d106      	bne.n	8006156 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	0c1b      	lsrs	r3, r3, #16
 800614c:	b29a      	uxth	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8006152:	2300      	movs	r3, #0
 8006154:	e011      	b.n	800617a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d002      	beq.n	8006166 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006160:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006164:	e009      	b.n	800617a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800616c:	2b00      	cmp	r3, #0
 800616e:	d002      	beq.n	8006176 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006170:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006174:	e001      	b.n	800617a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006176:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800617a:	4618      	mov	r0, r3
 800617c:	3720      	adds	r7, #32
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	20000000 	.word	0x20000000
 8006188:	10624dd3 	.word	0x10624dd3

0800618c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800618c:	b480      	push	{r7}
 800618e:	b085      	sub	sp, #20
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006194:	4b22      	ldr	r3, [pc, #136]	@ (8006220 <SDMMC_GetCmdResp7+0x94>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a22      	ldr	r2, [pc, #136]	@ (8006224 <SDMMC_GetCmdResp7+0x98>)
 800619a:	fba2 2303 	umull	r2, r3, r2, r3
 800619e:	0a5b      	lsrs	r3, r3, #9
 80061a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061a4:	fb02 f303 	mul.w	r3, r2, r3
 80061a8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	1e5a      	subs	r2, r3, #1
 80061ae:	60fa      	str	r2, [r7, #12]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d102      	bne.n	80061ba <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80061b4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80061b8:	e02c      	b.n	8006214 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061be:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d0ef      	beq.n	80061aa <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1ea      	bne.n	80061aa <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061d8:	f003 0304 	and.w	r3, r3, #4
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d004      	beq.n	80061ea <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2204      	movs	r2, #4
 80061e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80061e6:	2304      	movs	r3, #4
 80061e8:	e014      	b.n	8006214 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061ee:	f003 0301 	and.w	r3, r3, #1
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d004      	beq.n	8006200 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2201      	movs	r2, #1
 80061fa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e009      	b.n	8006214 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006208:	2b00      	cmp	r3, #0
 800620a:	d002      	beq.n	8006212 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2240      	movs	r2, #64	@ 0x40
 8006210:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006212:	2300      	movs	r3, #0
  
}
 8006214:	4618      	mov	r0, r3
 8006216:	3714      	adds	r7, #20
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr
 8006220:	20000000 	.word	0x20000000
 8006224:	10624dd3 	.word	0x10624dd3

08006228 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006230:	4b11      	ldr	r3, [pc, #68]	@ (8006278 <SDMMC_GetCmdError+0x50>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a11      	ldr	r2, [pc, #68]	@ (800627c <SDMMC_GetCmdError+0x54>)
 8006236:	fba2 2303 	umull	r2, r3, r2, r3
 800623a:	0a5b      	lsrs	r3, r3, #9
 800623c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006240:	fb02 f303 	mul.w	r3, r2, r3
 8006244:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	1e5a      	subs	r2, r3, #1
 800624a:	60fa      	str	r2, [r7, #12]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d102      	bne.n	8006256 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006250:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006254:	e009      	b.n	800626a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800625a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800625e:	2b00      	cmp	r3, #0
 8006260:	d0f1      	beq.n	8006246 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	22c5      	movs	r2, #197	@ 0xc5
 8006266:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3714      	adds	r7, #20
 800626e:	46bd      	mov	sp, r7
 8006270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006274:	4770      	bx	lr
 8006276:	bf00      	nop
 8006278:	20000000 	.word	0x20000000
 800627c:	10624dd3 	.word	0x10624dd3

08006280 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8006284:	4904      	ldr	r1, [pc, #16]	@ (8006298 <MX_FATFS_Init+0x18>)
 8006286:	4805      	ldr	r0, [pc, #20]	@ (800629c <MX_FATFS_Init+0x1c>)
 8006288:	f003 fb12 	bl	80098b0 <FATFS_LinkDriver>
 800628c:	4603      	mov	r3, r0
 800628e:	461a      	mov	r2, r3
 8006290:	4b03      	ldr	r3, [pc, #12]	@ (80062a0 <MX_FATFS_Init+0x20>)
 8006292:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006294:	bf00      	nop
 8006296:	bd80      	pop	{r7, pc}
 8006298:	200002c4 	.word	0x200002c4
 800629c:	0800b028 	.word	0x0800b028
 80062a0:	200002c0 	.word	0x200002c0

080062a4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80062a4:	b480      	push	{r7}
 80062a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80062a8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr

080062b4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80062ba:	2300      	movs	r3, #0
 80062bc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80062be:	f000 f896 	bl	80063ee <BSP_SD_IsDetected>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d001      	beq.n	80062cc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e012      	b.n	80062f2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80062cc:	480b      	ldr	r0, [pc, #44]	@ (80062fc <BSP_SD_Init+0x48>)
 80062ce:	f7fd fa8f 	bl	80037f0 <HAL_SD_Init>
 80062d2:	4603      	mov	r3, r0
 80062d4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80062d6:	79fb      	ldrb	r3, [r7, #7]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d109      	bne.n	80062f0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 80062dc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80062e0:	4806      	ldr	r0, [pc, #24]	@ (80062fc <BSP_SD_Init+0x48>)
 80062e2:	f7fe f855 	bl	8004390 <HAL_SD_ConfigWideBusOperation>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d001      	beq.n	80062f0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80062f0:	79fb      	ldrb	r3, [r7, #7]
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3708      	adds	r7, #8
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	2000012c 	.word	0x2000012c

08006300 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af00      	add	r7, sp, #0
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800630c:	2300      	movs	r3, #0
 800630e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	68ba      	ldr	r2, [r7, #8]
 8006314:	68f9      	ldr	r1, [r7, #12]
 8006316:	4806      	ldr	r0, [pc, #24]	@ (8006330 <BSP_SD_ReadBlocks_DMA+0x30>)
 8006318:	f7fd fb12 	bl	8003940 <HAL_SD_ReadBlocks_DMA>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d001      	beq.n	8006326 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8006326:	7dfb      	ldrb	r3, [r7, #23]
}
 8006328:	4618      	mov	r0, r3
 800632a:	3718      	adds	r7, #24
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}
 8006330:	2000012c 	.word	0x2000012c

08006334 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b086      	sub	sp, #24
 8006338:	af00      	add	r7, sp, #0
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8006340:	2300      	movs	r3, #0
 8006342:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	68ba      	ldr	r2, [r7, #8]
 8006348:	68f9      	ldr	r1, [r7, #12]
 800634a:	4806      	ldr	r0, [pc, #24]	@ (8006364 <BSP_SD_WriteBlocks_DMA+0x30>)
 800634c:	f7fd fbda 	bl	8003b04 <HAL_SD_WriteBlocks_DMA>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d001      	beq.n	800635a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800635a:	7dfb      	ldrb	r3, [r7, #23]
}
 800635c:	4618      	mov	r0, r3
 800635e:	3718      	adds	r7, #24
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}
 8006364:	2000012c 	.word	0x2000012c

08006368 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800636c:	4805      	ldr	r0, [pc, #20]	@ (8006384 <BSP_SD_GetCardState+0x1c>)
 800636e:	f7fe f8a9 	bl	80044c4 <HAL_SD_GetCardState>
 8006372:	4603      	mov	r3, r0
 8006374:	2b04      	cmp	r3, #4
 8006376:	bf14      	ite	ne
 8006378:	2301      	movne	r3, #1
 800637a:	2300      	moveq	r3, #0
 800637c:	b2db      	uxtb	r3, r3
}
 800637e:	4618      	mov	r0, r3
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	2000012c 	.word	0x2000012c

08006388 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8006390:	6879      	ldr	r1, [r7, #4]
 8006392:	4803      	ldr	r0, [pc, #12]	@ (80063a0 <BSP_SD_GetCardInfo+0x18>)
 8006394:	f7fd ffd0 	bl	8004338 <HAL_SD_GetCardInfo>
}
 8006398:	bf00      	nop
 800639a:	3708      	adds	r7, #8
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	2000012c 	.word	0x2000012c

080063a4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80063ac:	f000 f818 	bl	80063e0 <BSP_SD_AbortCallback>
}
 80063b0:	bf00      	nop
 80063b2:	3708      	adds	r7, #8
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b082      	sub	sp, #8
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80063c0:	f000 f9a8 	bl	8006714 <BSP_SD_WriteCpltCallback>
}
 80063c4:	bf00      	nop
 80063c6:	3708      	adds	r7, #8
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80063d4:	f000 f9aa 	bl	800672c <BSP_SD_ReadCpltCallback>
}
 80063d8:	bf00      	nop
 80063da:	3708      	adds	r7, #8
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80063e0:	b480      	push	{r7}
 80063e2:	af00      	add	r7, sp, #0

}
 80063e4:	bf00      	nop
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr

080063ee <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b082      	sub	sp, #8
 80063f2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80063f4:	2301      	movs	r3, #1
 80063f6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80063f8:	f000 f80c 	bl	8006414 <BSP_PlatformIsDetected>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d101      	bne.n	8006406 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8006402:	2300      	movs	r3, #0
 8006404:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8006406:	79fb      	ldrb	r3, [r7, #7]
 8006408:	b2db      	uxtb	r3, r3
}
 800640a:	4618      	mov	r0, r3
 800640c:	3708      	adds	r7, #8
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
	...

08006414 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8006414:	b580      	push	{r7, lr}
 8006416:	b082      	sub	sp, #8
 8006418:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800641a:	2301      	movs	r3, #1
 800641c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800641e:	2108      	movs	r1, #8
 8006420:	4806      	ldr	r0, [pc, #24]	@ (800643c <BSP_PlatformIsDetected+0x28>)
 8006422:	f7fb fe81 	bl	8002128 <HAL_GPIO_ReadPin>
 8006426:	4603      	mov	r3, r0
 8006428:	2b00      	cmp	r3, #0
 800642a:	d001      	beq.n	8006430 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800642c:	2300      	movs	r3, #0
 800642e:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8006430:	79fb      	ldrb	r3, [r7, #7]
}
 8006432:	4618      	mov	r0, r3
 8006434:	3708      	adds	r7, #8
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	40020c00 	.word	0x40020c00

08006440 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b084      	sub	sp, #16
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8006448:	f7fa fff2 	bl	8001430 <HAL_GetTick>
 800644c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800644e:	e006      	b.n	800645e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006450:	f7ff ff8a 	bl	8006368 <BSP_SD_GetCardState>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d101      	bne.n	800645e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800645a:	2300      	movs	r3, #0
 800645c:	e009      	b.n	8006472 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800645e:	f7fa ffe7 	bl	8001430 <HAL_GetTick>
 8006462:	4602      	mov	r2, r0
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	429a      	cmp	r2, r3
 800646c:	d8f0      	bhi.n	8006450 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800646e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006472:	4618      	mov	r0, r3
 8006474:	3710      	adds	r7, #16
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}
	...

0800647c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b082      	sub	sp, #8
 8006480:	af00      	add	r7, sp, #0
 8006482:	4603      	mov	r3, r0
 8006484:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8006486:	4b0b      	ldr	r3, [pc, #44]	@ (80064b4 <SD_CheckStatus+0x38>)
 8006488:	2201      	movs	r2, #1
 800648a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800648c:	f7ff ff6c 	bl	8006368 <BSP_SD_GetCardState>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d107      	bne.n	80064a6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8006496:	4b07      	ldr	r3, [pc, #28]	@ (80064b4 <SD_CheckStatus+0x38>)
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	b2db      	uxtb	r3, r3
 800649c:	f023 0301 	bic.w	r3, r3, #1
 80064a0:	b2da      	uxtb	r2, r3
 80064a2:	4b04      	ldr	r3, [pc, #16]	@ (80064b4 <SD_CheckStatus+0x38>)
 80064a4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80064a6:	4b03      	ldr	r3, [pc, #12]	@ (80064b4 <SD_CheckStatus+0x38>)
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	b2db      	uxtb	r3, r3
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3708      	adds	r7, #8
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	20000009 	.word	0x20000009

080064b8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	4603      	mov	r3, r0
 80064c0:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80064c2:	f7ff fef7 	bl	80062b4 <BSP_SD_Init>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d107      	bne.n	80064dc <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80064cc:	79fb      	ldrb	r3, [r7, #7]
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7ff ffd4 	bl	800647c <SD_CheckStatus>
 80064d4:	4603      	mov	r3, r0
 80064d6:	461a      	mov	r2, r3
 80064d8:	4b04      	ldr	r3, [pc, #16]	@ (80064ec <SD_initialize+0x34>)
 80064da:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80064dc:	4b03      	ldr	r3, [pc, #12]	@ (80064ec <SD_initialize+0x34>)
 80064de:	781b      	ldrb	r3, [r3, #0]
 80064e0:	b2db      	uxtb	r3, r3
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3708      	adds	r7, #8
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	20000009 	.word	0x20000009

080064f0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	4603      	mov	r3, r0
 80064f8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80064fa:	79fb      	ldrb	r3, [r7, #7]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f7ff ffbd 	bl	800647c <SD_CheckStatus>
 8006502:	4603      	mov	r3, r0
}
 8006504:	4618      	mov	r0, r3
 8006506:	3708      	adds	r7, #8
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b086      	sub	sp, #24
 8006510:	af00      	add	r7, sp, #0
 8006512:	60b9      	str	r1, [r7, #8]
 8006514:	607a      	str	r2, [r7, #4]
 8006516:	603b      	str	r3, [r7, #0]
 8006518:	4603      	mov	r3, r0
 800651a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8006520:	f247 5030 	movw	r0, #30000	@ 0x7530
 8006524:	f7ff ff8c 	bl	8006440 <SD_CheckStatusWithTimeout>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	da01      	bge.n	8006532 <SD_read+0x26>
  {
    return res;
 800652e:	7dfb      	ldrb	r3, [r7, #23]
 8006530:	e03b      	b.n	80065aa <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8006532:	683a      	ldr	r2, [r7, #0]
 8006534:	6879      	ldr	r1, [r7, #4]
 8006536:	68b8      	ldr	r0, [r7, #8]
 8006538:	f7ff fee2 	bl	8006300 <BSP_SD_ReadBlocks_DMA>
 800653c:	4603      	mov	r3, r0
 800653e:	2b00      	cmp	r3, #0
 8006540:	d132      	bne.n	80065a8 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8006542:	4b1c      	ldr	r3, [pc, #112]	@ (80065b4 <SD_read+0xa8>)
 8006544:	2200      	movs	r2, #0
 8006546:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8006548:	f7fa ff72 	bl	8001430 <HAL_GetTick>
 800654c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800654e:	bf00      	nop
 8006550:	4b18      	ldr	r3, [pc, #96]	@ (80065b4 <SD_read+0xa8>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d108      	bne.n	800656a <SD_read+0x5e>
 8006558:	f7fa ff6a 	bl	8001430 <HAL_GetTick>
 800655c:	4602      	mov	r2, r0
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	1ad3      	subs	r3, r2, r3
 8006562:	f247 522f 	movw	r2, #29999	@ 0x752f
 8006566:	4293      	cmp	r3, r2
 8006568:	d9f2      	bls.n	8006550 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800656a:	4b12      	ldr	r3, [pc, #72]	@ (80065b4 <SD_read+0xa8>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d102      	bne.n	8006578 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	75fb      	strb	r3, [r7, #23]
 8006576:	e017      	b.n	80065a8 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8006578:	4b0e      	ldr	r3, [pc, #56]	@ (80065b4 <SD_read+0xa8>)
 800657a:	2200      	movs	r2, #0
 800657c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800657e:	f7fa ff57 	bl	8001430 <HAL_GetTick>
 8006582:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8006584:	e007      	b.n	8006596 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006586:	f7ff feef 	bl	8006368 <BSP_SD_GetCardState>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d102      	bne.n	8006596 <SD_read+0x8a>
          {
            res = RES_OK;
 8006590:	2300      	movs	r3, #0
 8006592:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8006594:	e008      	b.n	80065a8 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8006596:	f7fa ff4b 	bl	8001430 <HAL_GetTick>
 800659a:	4602      	mov	r2, r0
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	1ad3      	subs	r3, r2, r3
 80065a0:	f247 522f 	movw	r2, #29999	@ 0x752f
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d9ee      	bls.n	8006586 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80065a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3718      	adds	r7, #24
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	20000500 	.word	0x20000500

080065b8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b086      	sub	sp, #24
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60b9      	str	r1, [r7, #8]
 80065c0:	607a      	str	r2, [r7, #4]
 80065c2:	603b      	str	r3, [r7, #0]
 80065c4:	4603      	mov	r3, r0
 80065c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80065cc:	4b24      	ldr	r3, [pc, #144]	@ (8006660 <SD_write+0xa8>)
 80065ce:	2200      	movs	r2, #0
 80065d0:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80065d2:	f247 5030 	movw	r0, #30000	@ 0x7530
 80065d6:	f7ff ff33 	bl	8006440 <SD_CheckStatusWithTimeout>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	da01      	bge.n	80065e4 <SD_write+0x2c>
  {
    return res;
 80065e0:	7dfb      	ldrb	r3, [r7, #23]
 80065e2:	e038      	b.n	8006656 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80065e4:	683a      	ldr	r2, [r7, #0]
 80065e6:	6879      	ldr	r1, [r7, #4]
 80065e8:	68b8      	ldr	r0, [r7, #8]
 80065ea:	f7ff fea3 	bl	8006334 <BSP_SD_WriteBlocks_DMA>
 80065ee:	4603      	mov	r3, r0
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d12f      	bne.n	8006654 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80065f4:	f7fa ff1c 	bl	8001430 <HAL_GetTick>
 80065f8:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80065fa:	bf00      	nop
 80065fc:	4b18      	ldr	r3, [pc, #96]	@ (8006660 <SD_write+0xa8>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d108      	bne.n	8006616 <SD_write+0x5e>
 8006604:	f7fa ff14 	bl	8001430 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	f247 522f 	movw	r2, #29999	@ 0x752f
 8006612:	4293      	cmp	r3, r2
 8006614:	d9f2      	bls.n	80065fc <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8006616:	4b12      	ldr	r3, [pc, #72]	@ (8006660 <SD_write+0xa8>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d102      	bne.n	8006624 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	75fb      	strb	r3, [r7, #23]
 8006622:	e017      	b.n	8006654 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8006624:	4b0e      	ldr	r3, [pc, #56]	@ (8006660 <SD_write+0xa8>)
 8006626:	2200      	movs	r2, #0
 8006628:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800662a:	f7fa ff01 	bl	8001430 <HAL_GetTick>
 800662e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8006630:	e007      	b.n	8006642 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006632:	f7ff fe99 	bl	8006368 <BSP_SD_GetCardState>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d102      	bne.n	8006642 <SD_write+0x8a>
          {
            res = RES_OK;
 800663c:	2300      	movs	r3, #0
 800663e:	75fb      	strb	r3, [r7, #23]
            break;
 8006640:	e008      	b.n	8006654 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8006642:	f7fa fef5 	bl	8001430 <HAL_GetTick>
 8006646:	4602      	mov	r2, r0
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	1ad3      	subs	r3, r2, r3
 800664c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8006650:	4293      	cmp	r3, r2
 8006652:	d9ee      	bls.n	8006632 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8006654:	7dfb      	ldrb	r3, [r7, #23]
}
 8006656:	4618      	mov	r0, r3
 8006658:	3718      	adds	r7, #24
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}
 800665e:	bf00      	nop
 8006660:	200004fc 	.word	0x200004fc

08006664 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b08c      	sub	sp, #48	@ 0x30
 8006668:	af00      	add	r7, sp, #0
 800666a:	4603      	mov	r3, r0
 800666c:	603a      	str	r2, [r7, #0]
 800666e:	71fb      	strb	r3, [r7, #7]
 8006670:	460b      	mov	r3, r1
 8006672:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800667a:	4b25      	ldr	r3, [pc, #148]	@ (8006710 <SD_ioctl+0xac>)
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	b2db      	uxtb	r3, r3
 8006680:	f003 0301 	and.w	r3, r3, #1
 8006684:	2b00      	cmp	r3, #0
 8006686:	d001      	beq.n	800668c <SD_ioctl+0x28>
 8006688:	2303      	movs	r3, #3
 800668a:	e03c      	b.n	8006706 <SD_ioctl+0xa2>

  switch (cmd)
 800668c:	79bb      	ldrb	r3, [r7, #6]
 800668e:	2b03      	cmp	r3, #3
 8006690:	d834      	bhi.n	80066fc <SD_ioctl+0x98>
 8006692:	a201      	add	r2, pc, #4	@ (adr r2, 8006698 <SD_ioctl+0x34>)
 8006694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006698:	080066a9 	.word	0x080066a9
 800669c:	080066b1 	.word	0x080066b1
 80066a0:	080066c9 	.word	0x080066c9
 80066a4:	080066e3 	.word	0x080066e3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80066a8:	2300      	movs	r3, #0
 80066aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80066ae:	e028      	b.n	8006702 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80066b0:	f107 030c 	add.w	r3, r7, #12
 80066b4:	4618      	mov	r0, r3
 80066b6:	f7ff fe67 	bl	8006388 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80066ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80066c0:	2300      	movs	r3, #0
 80066c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80066c6:	e01c      	b.n	8006702 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80066c8:	f107 030c 	add.w	r3, r7, #12
 80066cc:	4618      	mov	r0, r3
 80066ce:	f7ff fe5b 	bl	8006388 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80066d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80066da:	2300      	movs	r3, #0
 80066dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80066e0:	e00f      	b.n	8006702 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80066e2:	f107 030c 	add.w	r3, r7, #12
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7ff fe4e 	bl	8006388 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80066ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ee:	0a5a      	lsrs	r2, r3, #9
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80066f4:	2300      	movs	r3, #0
 80066f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80066fa:	e002      	b.n	8006702 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80066fc:	2304      	movs	r3, #4
 80066fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8006702:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006706:	4618      	mov	r0, r3
 8006708:	3730      	adds	r7, #48	@ 0x30
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop
 8006710:	20000009 	.word	0x20000009

08006714 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8006714:	b480      	push	{r7}
 8006716:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8006718:	4b03      	ldr	r3, [pc, #12]	@ (8006728 <BSP_SD_WriteCpltCallback+0x14>)
 800671a:	2201      	movs	r2, #1
 800671c:	601a      	str	r2, [r3, #0]
}
 800671e:	bf00      	nop
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr
 8006728:	200004fc 	.word	0x200004fc

0800672c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800672c:	b480      	push	{r7}
 800672e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8006730:	4b03      	ldr	r3, [pc, #12]	@ (8006740 <BSP_SD_ReadCpltCallback+0x14>)
 8006732:	2201      	movs	r2, #1
 8006734:	601a      	str	r2, [r3, #0]
}
 8006736:	bf00      	nop
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr
 8006740:	20000500 	.word	0x20000500

08006744 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	4603      	mov	r3, r0
 800674c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800674e:	79fb      	ldrb	r3, [r7, #7]
 8006750:	4a08      	ldr	r2, [pc, #32]	@ (8006774 <disk_status+0x30>)
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	4413      	add	r3, r2
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	79fa      	ldrb	r2, [r7, #7]
 800675c:	4905      	ldr	r1, [pc, #20]	@ (8006774 <disk_status+0x30>)
 800675e:	440a      	add	r2, r1
 8006760:	7a12      	ldrb	r2, [r2, #8]
 8006762:	4610      	mov	r0, r2
 8006764:	4798      	blx	r3
 8006766:	4603      	mov	r3, r0
 8006768:	73fb      	strb	r3, [r7, #15]
  return stat;
 800676a:	7bfb      	ldrb	r3, [r7, #15]
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}
 8006774:	2000052c 	.word	0x2000052c

08006778 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	4603      	mov	r3, r0
 8006780:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006782:	2300      	movs	r3, #0
 8006784:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006786:	79fb      	ldrb	r3, [r7, #7]
 8006788:	4a0e      	ldr	r2, [pc, #56]	@ (80067c4 <disk_initialize+0x4c>)
 800678a:	5cd3      	ldrb	r3, [r2, r3]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d114      	bne.n	80067ba <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006790:	79fb      	ldrb	r3, [r7, #7]
 8006792:	4a0c      	ldr	r2, [pc, #48]	@ (80067c4 <disk_initialize+0x4c>)
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	4413      	add	r3, r2
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	79fa      	ldrb	r2, [r7, #7]
 800679e:	4909      	ldr	r1, [pc, #36]	@ (80067c4 <disk_initialize+0x4c>)
 80067a0:	440a      	add	r2, r1
 80067a2:	7a12      	ldrb	r2, [r2, #8]
 80067a4:	4610      	mov	r0, r2
 80067a6:	4798      	blx	r3
 80067a8:	4603      	mov	r3, r0
 80067aa:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80067ac:	7bfb      	ldrb	r3, [r7, #15]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d103      	bne.n	80067ba <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80067b2:	79fb      	ldrb	r3, [r7, #7]
 80067b4:	4a03      	ldr	r2, [pc, #12]	@ (80067c4 <disk_initialize+0x4c>)
 80067b6:	2101      	movs	r1, #1
 80067b8:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80067ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3710      	adds	r7, #16
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	2000052c 	.word	0x2000052c

080067c8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80067c8:	b590      	push	{r4, r7, lr}
 80067ca:	b087      	sub	sp, #28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	60b9      	str	r1, [r7, #8]
 80067d0:	607a      	str	r2, [r7, #4]
 80067d2:	603b      	str	r3, [r7, #0]
 80067d4:	4603      	mov	r3, r0
 80067d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80067d8:	7bfb      	ldrb	r3, [r7, #15]
 80067da:	4a0a      	ldr	r2, [pc, #40]	@ (8006804 <disk_read+0x3c>)
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	4413      	add	r3, r2
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	689c      	ldr	r4, [r3, #8]
 80067e4:	7bfb      	ldrb	r3, [r7, #15]
 80067e6:	4a07      	ldr	r2, [pc, #28]	@ (8006804 <disk_read+0x3c>)
 80067e8:	4413      	add	r3, r2
 80067ea:	7a18      	ldrb	r0, [r3, #8]
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	68b9      	ldr	r1, [r7, #8]
 80067f2:	47a0      	blx	r4
 80067f4:	4603      	mov	r3, r0
 80067f6:	75fb      	strb	r3, [r7, #23]
  return res;
 80067f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	371c      	adds	r7, #28
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd90      	pop	{r4, r7, pc}
 8006802:	bf00      	nop
 8006804:	2000052c 	.word	0x2000052c

08006808 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006808:	b590      	push	{r4, r7, lr}
 800680a:	b087      	sub	sp, #28
 800680c:	af00      	add	r7, sp, #0
 800680e:	60b9      	str	r1, [r7, #8]
 8006810:	607a      	str	r2, [r7, #4]
 8006812:	603b      	str	r3, [r7, #0]
 8006814:	4603      	mov	r3, r0
 8006816:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006818:	7bfb      	ldrb	r3, [r7, #15]
 800681a:	4a0a      	ldr	r2, [pc, #40]	@ (8006844 <disk_write+0x3c>)
 800681c:	009b      	lsls	r3, r3, #2
 800681e:	4413      	add	r3, r2
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	68dc      	ldr	r4, [r3, #12]
 8006824:	7bfb      	ldrb	r3, [r7, #15]
 8006826:	4a07      	ldr	r2, [pc, #28]	@ (8006844 <disk_write+0x3c>)
 8006828:	4413      	add	r3, r2
 800682a:	7a18      	ldrb	r0, [r3, #8]
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	687a      	ldr	r2, [r7, #4]
 8006830:	68b9      	ldr	r1, [r7, #8]
 8006832:	47a0      	blx	r4
 8006834:	4603      	mov	r3, r0
 8006836:	75fb      	strb	r3, [r7, #23]
  return res;
 8006838:	7dfb      	ldrb	r3, [r7, #23]
}
 800683a:	4618      	mov	r0, r3
 800683c:	371c      	adds	r7, #28
 800683e:	46bd      	mov	sp, r7
 8006840:	bd90      	pop	{r4, r7, pc}
 8006842:	bf00      	nop
 8006844:	2000052c 	.word	0x2000052c

08006848 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006848:	b480      	push	{r7}
 800684a:	b085      	sub	sp, #20
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	3301      	adds	r3, #1
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8006858:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800685c:	021b      	lsls	r3, r3, #8
 800685e:	b21a      	sxth	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	b21b      	sxth	r3, r3
 8006866:	4313      	orrs	r3, r2
 8006868:	b21b      	sxth	r3, r3
 800686a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800686c:	89fb      	ldrh	r3, [r7, #14]
}
 800686e:	4618      	mov	r0, r3
 8006870:	3714      	adds	r7, #20
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr

0800687a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800687a:	b480      	push	{r7}
 800687c:	b085      	sub	sp, #20
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	3303      	adds	r3, #3
 8006886:	781b      	ldrb	r3, [r3, #0]
 8006888:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	021b      	lsls	r3, r3, #8
 800688e:	687a      	ldr	r2, [r7, #4]
 8006890:	3202      	adds	r2, #2
 8006892:	7812      	ldrb	r2, [r2, #0]
 8006894:	4313      	orrs	r3, r2
 8006896:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	021b      	lsls	r3, r3, #8
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	3201      	adds	r2, #1
 80068a0:	7812      	ldrb	r2, [r2, #0]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	021b      	lsls	r3, r3, #8
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	7812      	ldrb	r2, [r2, #0]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	60fb      	str	r3, [r7, #12]
	return rv;
 80068b2:	68fb      	ldr	r3, [r7, #12]
}
 80068b4:	4618      	mov	r0, r3
 80068b6:	3714      	adds	r7, #20
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr

080068c0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	460b      	mov	r3, r1
 80068ca:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	1c5a      	adds	r2, r3, #1
 80068d0:	607a      	str	r2, [r7, #4]
 80068d2:	887a      	ldrh	r2, [r7, #2]
 80068d4:	b2d2      	uxtb	r2, r2
 80068d6:	701a      	strb	r2, [r3, #0]
 80068d8:	887b      	ldrh	r3, [r7, #2]
 80068da:	0a1b      	lsrs	r3, r3, #8
 80068dc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	1c5a      	adds	r2, r3, #1
 80068e2:	607a      	str	r2, [r7, #4]
 80068e4:	887a      	ldrh	r2, [r7, #2]
 80068e6:	b2d2      	uxtb	r2, r2
 80068e8:	701a      	strb	r2, [r3, #0]
}
 80068ea:	bf00      	nop
 80068ec:	370c      	adds	r7, #12
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr

080068f6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80068f6:	b480      	push	{r7}
 80068f8:	b083      	sub	sp, #12
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
 80068fe:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	1c5a      	adds	r2, r3, #1
 8006904:	607a      	str	r2, [r7, #4]
 8006906:	683a      	ldr	r2, [r7, #0]
 8006908:	b2d2      	uxtb	r2, r2
 800690a:	701a      	strb	r2, [r3, #0]
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	0a1b      	lsrs	r3, r3, #8
 8006910:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	1c5a      	adds	r2, r3, #1
 8006916:	607a      	str	r2, [r7, #4]
 8006918:	683a      	ldr	r2, [r7, #0]
 800691a:	b2d2      	uxtb	r2, r2
 800691c:	701a      	strb	r2, [r3, #0]
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	0a1b      	lsrs	r3, r3, #8
 8006922:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	1c5a      	adds	r2, r3, #1
 8006928:	607a      	str	r2, [r7, #4]
 800692a:	683a      	ldr	r2, [r7, #0]
 800692c:	b2d2      	uxtb	r2, r2
 800692e:	701a      	strb	r2, [r3, #0]
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	0a1b      	lsrs	r3, r3, #8
 8006934:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	1c5a      	adds	r2, r3, #1
 800693a:	607a      	str	r2, [r7, #4]
 800693c:	683a      	ldr	r2, [r7, #0]
 800693e:	b2d2      	uxtb	r2, r2
 8006940:	701a      	strb	r2, [r3, #0]
}
 8006942:	bf00      	nop
 8006944:	370c      	adds	r7, #12
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr

0800694e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800694e:	b480      	push	{r7}
 8006950:	b087      	sub	sp, #28
 8006952:	af00      	add	r7, sp, #0
 8006954:	60f8      	str	r0, [r7, #12]
 8006956:	60b9      	str	r1, [r7, #8]
 8006958:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d00d      	beq.n	8006984 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8006968:	693a      	ldr	r2, [r7, #16]
 800696a:	1c53      	adds	r3, r2, #1
 800696c:	613b      	str	r3, [r7, #16]
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	1c59      	adds	r1, r3, #1
 8006972:	6179      	str	r1, [r7, #20]
 8006974:	7812      	ldrb	r2, [r2, #0]
 8006976:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	3b01      	subs	r3, #1
 800697c:	607b      	str	r3, [r7, #4]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1f1      	bne.n	8006968 <mem_cpy+0x1a>
	}
}
 8006984:	bf00      	nop
 8006986:	371c      	adds	r7, #28
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006990:	b480      	push	{r7}
 8006992:	b087      	sub	sp, #28
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	1c5a      	adds	r2, r3, #1
 80069a4:	617a      	str	r2, [r7, #20]
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	b2d2      	uxtb	r2, r2
 80069aa:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	3b01      	subs	r3, #1
 80069b0:	607b      	str	r3, [r7, #4]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d1f3      	bne.n	80069a0 <mem_set+0x10>
}
 80069b8:	bf00      	nop
 80069ba:	bf00      	nop
 80069bc:	371c      	adds	r7, #28
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr

080069c6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80069c6:	b480      	push	{r7}
 80069c8:	b089      	sub	sp, #36	@ 0x24
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	60f8      	str	r0, [r7, #12]
 80069ce:	60b9      	str	r1, [r7, #8]
 80069d0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	61fb      	str	r3, [r7, #28]
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80069da:	2300      	movs	r3, #0
 80069dc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	1c5a      	adds	r2, r3, #1
 80069e2:	61fa      	str	r2, [r7, #28]
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	4619      	mov	r1, r3
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	1c5a      	adds	r2, r3, #1
 80069ec:	61ba      	str	r2, [r7, #24]
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	1acb      	subs	r3, r1, r3
 80069f2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	3b01      	subs	r3, #1
 80069f8:	607b      	str	r3, [r7, #4]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d002      	beq.n	8006a06 <mem_cmp+0x40>
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d0eb      	beq.n	80069de <mem_cmp+0x18>

	return r;
 8006a06:	697b      	ldr	r3, [r7, #20]
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3724      	adds	r7, #36	@ 0x24
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006a1e:	e002      	b.n	8006a26 <chk_chr+0x12>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	3301      	adds	r3, #1
 8006a24:	607b      	str	r3, [r7, #4]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	781b      	ldrb	r3, [r3, #0]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d005      	beq.n	8006a3a <chk_chr+0x26>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	461a      	mov	r2, r3
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d1f2      	bne.n	8006a20 <chk_chr+0xc>
	return *str;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	781b      	ldrb	r3, [r3, #0]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	370c      	adds	r7, #12
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
	...

08006a4c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b085      	sub	sp, #20
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006a56:	2300      	movs	r3, #0
 8006a58:	60bb      	str	r3, [r7, #8]
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	60fb      	str	r3, [r7, #12]
 8006a5e:	e029      	b.n	8006ab4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006a60:	4a27      	ldr	r2, [pc, #156]	@ (8006b00 <chk_lock+0xb4>)
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	011b      	lsls	r3, r3, #4
 8006a66:	4413      	add	r3, r2
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d01d      	beq.n	8006aaa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006a6e:	4a24      	ldr	r2, [pc, #144]	@ (8006b00 <chk_lock+0xb4>)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	011b      	lsls	r3, r3, #4
 8006a74:	4413      	add	r3, r2
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d116      	bne.n	8006aae <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006a80:	4a1f      	ldr	r2, [pc, #124]	@ (8006b00 <chk_lock+0xb4>)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	011b      	lsls	r3, r3, #4
 8006a86:	4413      	add	r3, r2
 8006a88:	3304      	adds	r3, #4
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d10c      	bne.n	8006aae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006a94:	4a1a      	ldr	r2, [pc, #104]	@ (8006b00 <chk_lock+0xb4>)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	011b      	lsls	r3, r3, #4
 8006a9a:	4413      	add	r3, r2
 8006a9c:	3308      	adds	r3, #8
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d102      	bne.n	8006aae <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006aa8:	e007      	b.n	8006aba <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	60fb      	str	r3, [r7, #12]
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d9d2      	bls.n	8006a60 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2b02      	cmp	r3, #2
 8006abe:	d109      	bne.n	8006ad4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d102      	bne.n	8006acc <chk_lock+0x80>
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	2b02      	cmp	r3, #2
 8006aca:	d101      	bne.n	8006ad0 <chk_lock+0x84>
 8006acc:	2300      	movs	r3, #0
 8006ace:	e010      	b.n	8006af2 <chk_lock+0xa6>
 8006ad0:	2312      	movs	r3, #18
 8006ad2:	e00e      	b.n	8006af2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d108      	bne.n	8006aec <chk_lock+0xa0>
 8006ada:	4a09      	ldr	r2, [pc, #36]	@ (8006b00 <chk_lock+0xb4>)
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	011b      	lsls	r3, r3, #4
 8006ae0:	4413      	add	r3, r2
 8006ae2:	330c      	adds	r3, #12
 8006ae4:	881b      	ldrh	r3, [r3, #0]
 8006ae6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006aea:	d101      	bne.n	8006af0 <chk_lock+0xa4>
 8006aec:	2310      	movs	r3, #16
 8006aee:	e000      	b.n	8006af2 <chk_lock+0xa6>
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3714      	adds	r7, #20
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	2000050c 	.word	0x2000050c

08006b04 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	607b      	str	r3, [r7, #4]
 8006b0e:	e002      	b.n	8006b16 <enq_lock+0x12>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	3301      	adds	r3, #1
 8006b14:	607b      	str	r3, [r7, #4]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d806      	bhi.n	8006b2a <enq_lock+0x26>
 8006b1c:	4a09      	ldr	r2, [pc, #36]	@ (8006b44 <enq_lock+0x40>)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	011b      	lsls	r3, r3, #4
 8006b22:	4413      	add	r3, r2
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d1f2      	bne.n	8006b10 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2b02      	cmp	r3, #2
 8006b2e:	bf14      	ite	ne
 8006b30:	2301      	movne	r3, #1
 8006b32:	2300      	moveq	r3, #0
 8006b34:	b2db      	uxtb	r3, r3
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	370c      	adds	r7, #12
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	2000050c 	.word	0x2000050c

08006b48 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b085      	sub	sp, #20
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006b52:	2300      	movs	r3, #0
 8006b54:	60fb      	str	r3, [r7, #12]
 8006b56:	e01f      	b.n	8006b98 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006b58:	4a41      	ldr	r2, [pc, #260]	@ (8006c60 <inc_lock+0x118>)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	011b      	lsls	r3, r3, #4
 8006b5e:	4413      	add	r3, r2
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d113      	bne.n	8006b92 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006b6a:	4a3d      	ldr	r2, [pc, #244]	@ (8006c60 <inc_lock+0x118>)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	011b      	lsls	r3, r3, #4
 8006b70:	4413      	add	r3, r2
 8006b72:	3304      	adds	r3, #4
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006b7a:	429a      	cmp	r2, r3
 8006b7c:	d109      	bne.n	8006b92 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006b7e:	4a38      	ldr	r2, [pc, #224]	@ (8006c60 <inc_lock+0x118>)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	011b      	lsls	r3, r3, #4
 8006b84:	4413      	add	r3, r2
 8006b86:	3308      	adds	r3, #8
 8006b88:	681a      	ldr	r2, [r3, #0]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d006      	beq.n	8006ba0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	3301      	adds	r3, #1
 8006b96:	60fb      	str	r3, [r7, #12]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d9dc      	bls.n	8006b58 <inc_lock+0x10>
 8006b9e:	e000      	b.n	8006ba2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006ba0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2b02      	cmp	r3, #2
 8006ba6:	d132      	bne.n	8006c0e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	60fb      	str	r3, [r7, #12]
 8006bac:	e002      	b.n	8006bb4 <inc_lock+0x6c>
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	60fb      	str	r3, [r7, #12]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d806      	bhi.n	8006bc8 <inc_lock+0x80>
 8006bba:	4a29      	ldr	r2, [pc, #164]	@ (8006c60 <inc_lock+0x118>)
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	011b      	lsls	r3, r3, #4
 8006bc0:	4413      	add	r3, r2
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1f2      	bne.n	8006bae <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2b02      	cmp	r3, #2
 8006bcc:	d101      	bne.n	8006bd2 <inc_lock+0x8a>
 8006bce:	2300      	movs	r3, #0
 8006bd0:	e040      	b.n	8006c54 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	4922      	ldr	r1, [pc, #136]	@ (8006c60 <inc_lock+0x118>)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	011b      	lsls	r3, r3, #4
 8006bdc:	440b      	add	r3, r1
 8006bde:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	689a      	ldr	r2, [r3, #8]
 8006be4:	491e      	ldr	r1, [pc, #120]	@ (8006c60 <inc_lock+0x118>)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	011b      	lsls	r3, r3, #4
 8006bea:	440b      	add	r3, r1
 8006bec:	3304      	adds	r3, #4
 8006bee:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	695a      	ldr	r2, [r3, #20]
 8006bf4:	491a      	ldr	r1, [pc, #104]	@ (8006c60 <inc_lock+0x118>)
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	011b      	lsls	r3, r3, #4
 8006bfa:	440b      	add	r3, r1
 8006bfc:	3308      	adds	r3, #8
 8006bfe:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006c00:	4a17      	ldr	r2, [pc, #92]	@ (8006c60 <inc_lock+0x118>)
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	011b      	lsls	r3, r3, #4
 8006c06:	4413      	add	r3, r2
 8006c08:	330c      	adds	r3, #12
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d009      	beq.n	8006c28 <inc_lock+0xe0>
 8006c14:	4a12      	ldr	r2, [pc, #72]	@ (8006c60 <inc_lock+0x118>)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	011b      	lsls	r3, r3, #4
 8006c1a:	4413      	add	r3, r2
 8006c1c:	330c      	adds	r3, #12
 8006c1e:	881b      	ldrh	r3, [r3, #0]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d001      	beq.n	8006c28 <inc_lock+0xe0>
 8006c24:	2300      	movs	r3, #0
 8006c26:	e015      	b.n	8006c54 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d108      	bne.n	8006c40 <inc_lock+0xf8>
 8006c2e:	4a0c      	ldr	r2, [pc, #48]	@ (8006c60 <inc_lock+0x118>)
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	011b      	lsls	r3, r3, #4
 8006c34:	4413      	add	r3, r2
 8006c36:	330c      	adds	r3, #12
 8006c38:	881b      	ldrh	r3, [r3, #0]
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	b29a      	uxth	r2, r3
 8006c3e:	e001      	b.n	8006c44 <inc_lock+0xfc>
 8006c40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006c44:	4906      	ldr	r1, [pc, #24]	@ (8006c60 <inc_lock+0x118>)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	011b      	lsls	r3, r3, #4
 8006c4a:	440b      	add	r3, r1
 8006c4c:	330c      	adds	r3, #12
 8006c4e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	3301      	adds	r3, #1
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3714      	adds	r7, #20
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5e:	4770      	bx	lr
 8006c60:	2000050c 	.word	0x2000050c

08006c64 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b085      	sub	sp, #20
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	607b      	str	r3, [r7, #4]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d825      	bhi.n	8006cc4 <dec_lock+0x60>
		n = Files[i].ctr;
 8006c78:	4a17      	ldr	r2, [pc, #92]	@ (8006cd8 <dec_lock+0x74>)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	011b      	lsls	r3, r3, #4
 8006c7e:	4413      	add	r3, r2
 8006c80:	330c      	adds	r3, #12
 8006c82:	881b      	ldrh	r3, [r3, #0]
 8006c84:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006c86:	89fb      	ldrh	r3, [r7, #14]
 8006c88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c8c:	d101      	bne.n	8006c92 <dec_lock+0x2e>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006c92:	89fb      	ldrh	r3, [r7, #14]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d002      	beq.n	8006c9e <dec_lock+0x3a>
 8006c98:	89fb      	ldrh	r3, [r7, #14]
 8006c9a:	3b01      	subs	r3, #1
 8006c9c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8006c9e:	4a0e      	ldr	r2, [pc, #56]	@ (8006cd8 <dec_lock+0x74>)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	011b      	lsls	r3, r3, #4
 8006ca4:	4413      	add	r3, r2
 8006ca6:	330c      	adds	r3, #12
 8006ca8:	89fa      	ldrh	r2, [r7, #14]
 8006caa:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006cac:	89fb      	ldrh	r3, [r7, #14]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d105      	bne.n	8006cbe <dec_lock+0x5a>
 8006cb2:	4a09      	ldr	r2, [pc, #36]	@ (8006cd8 <dec_lock+0x74>)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	011b      	lsls	r3, r3, #4
 8006cb8:	4413      	add	r3, r2
 8006cba:	2200      	movs	r2, #0
 8006cbc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	737b      	strb	r3, [r7, #13]
 8006cc2:	e001      	b.n	8006cc8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006cc8:	7b7b      	ldrb	r3, [r7, #13]
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3714      	adds	r7, #20
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	2000050c 	.word	0x2000050c

08006cdc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b085      	sub	sp, #20
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	60fb      	str	r3, [r7, #12]
 8006ce8:	e010      	b.n	8006d0c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006cea:	4a0d      	ldr	r2, [pc, #52]	@ (8006d20 <clear_lock+0x44>)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	011b      	lsls	r3, r3, #4
 8006cf0:	4413      	add	r3, r2
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d105      	bne.n	8006d06 <clear_lock+0x2a>
 8006cfa:	4a09      	ldr	r2, [pc, #36]	@ (8006d20 <clear_lock+0x44>)
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	011b      	lsls	r3, r3, #4
 8006d00:	4413      	add	r3, r2
 8006d02:	2200      	movs	r2, #0
 8006d04:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	3301      	adds	r3, #1
 8006d0a:	60fb      	str	r3, [r7, #12]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d9eb      	bls.n	8006cea <clear_lock+0xe>
	}
}
 8006d12:	bf00      	nop
 8006d14:	bf00      	nop
 8006d16:	3714      	adds	r7, #20
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	2000050c 	.word	0x2000050c

08006d24 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b086      	sub	sp, #24
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	78db      	ldrb	r3, [r3, #3]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d034      	beq.n	8006da2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d3c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	7858      	ldrb	r0, [r3, #1]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006d48:	2301      	movs	r3, #1
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	f7ff fd5c 	bl	8006808 <disk_write>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d002      	beq.n	8006d5c <sync_window+0x38>
			res = FR_DISK_ERR;
 8006d56:	2301      	movs	r3, #1
 8006d58:	73fb      	strb	r3, [r7, #15]
 8006d5a:	e022      	b.n	8006da2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d66:	697a      	ldr	r2, [r7, #20]
 8006d68:	1ad2      	subs	r2, r2, r3
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	69db      	ldr	r3, [r3, #28]
 8006d6e:	429a      	cmp	r2, r3
 8006d70:	d217      	bcs.n	8006da2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	789b      	ldrb	r3, [r3, #2]
 8006d76:	613b      	str	r3, [r7, #16]
 8006d78:	e010      	b.n	8006d9c <sync_window+0x78>
					wsect += fs->fsize;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	69db      	ldr	r3, [r3, #28]
 8006d7e:	697a      	ldr	r2, [r7, #20]
 8006d80:	4413      	add	r3, r2
 8006d82:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	7858      	ldrb	r0, [r3, #1]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006d8e:	2301      	movs	r3, #1
 8006d90:	697a      	ldr	r2, [r7, #20]
 8006d92:	f7ff fd39 	bl	8006808 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	613b      	str	r3, [r7, #16]
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d8eb      	bhi.n	8006d7a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3718      	adds	r7, #24
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}

08006dac <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dbe:	683a      	ldr	r2, [r7, #0]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d01b      	beq.n	8006dfc <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f7ff ffad 	bl	8006d24 <sync_window>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006dce:	7bfb      	ldrb	r3, [r7, #15]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d113      	bne.n	8006dfc <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	7858      	ldrb	r0, [r3, #1]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8006dde:	2301      	movs	r3, #1
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	f7ff fcf1 	bl	80067c8 <disk_read>
 8006de6:	4603      	mov	r3, r0
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d004      	beq.n	8006df6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006dec:	f04f 33ff 	mov.w	r3, #4294967295
 8006df0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	683a      	ldr	r2, [r7, #0]
 8006dfa:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8006dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3710      	adds	r7, #16
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}

08006e06 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8006e06:	b480      	push	{r7}
 8006e08:	b083      	sub	sp, #12
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
 8006e0e:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	3b02      	subs	r3, #2
 8006e14:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	699b      	ldr	r3, [r3, #24]
 8006e1a:	3b02      	subs	r3, #2
 8006e1c:	683a      	ldr	r2, [r7, #0]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d301      	bcc.n	8006e26 <clust2sect+0x20>
 8006e22:	2300      	movs	r3, #0
 8006e24:	e008      	b.n	8006e38 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	895b      	ldrh	r3, [r3, #10]
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	fb03 f202 	mul.w	r2, r3, r2
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e36:	4413      	add	r3, r2
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr

08006e44 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b086      	sub	sp, #24
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d904      	bls.n	8006e64 <get_fat+0x20>
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	699b      	ldr	r3, [r3, #24]
 8006e5e:	683a      	ldr	r2, [r7, #0]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d302      	bcc.n	8006e6a <get_fat+0x26>
		val = 1;	/* Internal error */
 8006e64:	2301      	movs	r3, #1
 8006e66:	617b      	str	r3, [r7, #20]
 8006e68:	e08e      	b.n	8006f88 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e6e:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	2b03      	cmp	r3, #3
 8006e76:	d061      	beq.n	8006f3c <get_fat+0xf8>
 8006e78:	2b03      	cmp	r3, #3
 8006e7a:	dc7b      	bgt.n	8006f74 <get_fat+0x130>
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d002      	beq.n	8006e86 <get_fat+0x42>
 8006e80:	2b02      	cmp	r3, #2
 8006e82:	d041      	beq.n	8006f08 <get_fat+0xc4>
 8006e84:	e076      	b.n	8006f74 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	60fb      	str	r3, [r7, #12]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	085b      	lsrs	r3, r3, #1
 8006e8e:	68fa      	ldr	r2, [r7, #12]
 8006e90:	4413      	add	r3, r2
 8006e92:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	0a5b      	lsrs	r3, r3, #9
 8006e9c:	4413      	add	r3, r2
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	6938      	ldr	r0, [r7, #16]
 8006ea2:	f7ff ff83 	bl	8006dac <move_window>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d166      	bne.n	8006f7a <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	60fa      	str	r2, [r7, #12]
 8006eb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eb6:	693a      	ldr	r2, [r7, #16]
 8006eb8:	4413      	add	r3, r2
 8006eba:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006ebe:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	0a5b      	lsrs	r3, r3, #9
 8006ec8:	4413      	add	r3, r2
 8006eca:	4619      	mov	r1, r3
 8006ecc:	6938      	ldr	r0, [r7, #16]
 8006ece:	f7ff ff6d 	bl	8006dac <move_window>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d152      	bne.n	8006f7e <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ede:	693a      	ldr	r2, [r7, #16]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006ee6:	021b      	lsls	r3, r3, #8
 8006ee8:	68ba      	ldr	r2, [r7, #8]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	f003 0301 	and.w	r3, r3, #1
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d002      	beq.n	8006efe <get_fat+0xba>
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	091b      	lsrs	r3, r3, #4
 8006efc:	e002      	b.n	8006f04 <get_fat+0xc0>
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f04:	617b      	str	r3, [r7, #20]
			break;
 8006f06:	e03f      	b.n	8006f88 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	0a1b      	lsrs	r3, r3, #8
 8006f10:	4413      	add	r3, r2
 8006f12:	4619      	mov	r1, r3
 8006f14:	6938      	ldr	r0, [r7, #16]
 8006f16:	f7ff ff49 	bl	8006dac <move_window>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d130      	bne.n	8006f82 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	005b      	lsls	r3, r3, #1
 8006f2a:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8006f2e:	4413      	add	r3, r2
 8006f30:	4618      	mov	r0, r3
 8006f32:	f7ff fc89 	bl	8006848 <ld_word>
 8006f36:	4603      	mov	r3, r0
 8006f38:	617b      	str	r3, [r7, #20]
			break;
 8006f3a:	e025      	b.n	8006f88 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	09db      	lsrs	r3, r3, #7
 8006f44:	4413      	add	r3, r2
 8006f46:	4619      	mov	r1, r3
 8006f48:	6938      	ldr	r0, [r7, #16]
 8006f4a:	f7ff ff2f 	bl	8006dac <move_window>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d118      	bne.n	8006f86 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8006f62:	4413      	add	r3, r2
 8006f64:	4618      	mov	r0, r3
 8006f66:	f7ff fc88 	bl	800687a <ld_dword>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006f70:	617b      	str	r3, [r7, #20]
			break;
 8006f72:	e009      	b.n	8006f88 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006f74:	2301      	movs	r3, #1
 8006f76:	617b      	str	r3, [r7, #20]
 8006f78:	e006      	b.n	8006f88 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f7a:	bf00      	nop
 8006f7c:	e004      	b.n	8006f88 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006f7e:	bf00      	nop
 8006f80:	e002      	b.n	8006f88 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006f82:	bf00      	nop
 8006f84:	e000      	b.n	8006f88 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006f86:	bf00      	nop
		}
	}

	return val;
 8006f88:	697b      	ldr	r3, [r7, #20]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3718      	adds	r7, #24
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006f92:	b590      	push	{r4, r7, lr}
 8006f94:	b089      	sub	sp, #36	@ 0x24
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	60f8      	str	r0, [r7, #12]
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006f9e:	2302      	movs	r3, #2
 8006fa0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	f240 80d9 	bls.w	800715c <put_fat+0x1ca>
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	699b      	ldr	r3, [r3, #24]
 8006fae:	68ba      	ldr	r2, [r7, #8]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	f080 80d3 	bcs.w	800715c <put_fat+0x1ca>
		switch (fs->fs_type) {
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	2b03      	cmp	r3, #3
 8006fbc:	f000 8096 	beq.w	80070ec <put_fat+0x15a>
 8006fc0:	2b03      	cmp	r3, #3
 8006fc2:	f300 80cb 	bgt.w	800715c <put_fat+0x1ca>
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d002      	beq.n	8006fd0 <put_fat+0x3e>
 8006fca:	2b02      	cmp	r3, #2
 8006fcc:	d06e      	beq.n	80070ac <put_fat+0x11a>
 8006fce:	e0c5      	b.n	800715c <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	61bb      	str	r3, [r7, #24]
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	085b      	lsrs	r3, r3, #1
 8006fd8:	69ba      	ldr	r2, [r7, #24]
 8006fda:	4413      	add	r3, r2
 8006fdc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	0a5b      	lsrs	r3, r3, #9
 8006fe6:	4413      	add	r3, r2
 8006fe8:	4619      	mov	r1, r3
 8006fea:	68f8      	ldr	r0, [r7, #12]
 8006fec:	f7ff fede 	bl	8006dac <move_window>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006ff4:	7ffb      	ldrb	r3, [r7, #31]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f040 80a9 	bne.w	800714e <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007002:	69bb      	ldr	r3, [r7, #24]
 8007004:	1c59      	adds	r1, r3, #1
 8007006:	61b9      	str	r1, [r7, #24]
 8007008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800700c:	4413      	add	r3, r2
 800700e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	f003 0301 	and.w	r3, r3, #1
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00d      	beq.n	8007036 <put_fat+0xa4>
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	b25b      	sxtb	r3, r3
 8007020:	f003 030f 	and.w	r3, r3, #15
 8007024:	b25a      	sxtb	r2, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	b25b      	sxtb	r3, r3
 800702a:	011b      	lsls	r3, r3, #4
 800702c:	b25b      	sxtb	r3, r3
 800702e:	4313      	orrs	r3, r2
 8007030:	b25b      	sxtb	r3, r3
 8007032:	b2db      	uxtb	r3, r3
 8007034:	e001      	b.n	800703a <put_fat+0xa8>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	b2db      	uxtb	r3, r3
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2201      	movs	r2, #1
 8007042:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007048:	69bb      	ldr	r3, [r7, #24]
 800704a:	0a5b      	lsrs	r3, r3, #9
 800704c:	4413      	add	r3, r2
 800704e:	4619      	mov	r1, r3
 8007050:	68f8      	ldr	r0, [r7, #12]
 8007052:	f7ff feab 	bl	8006dac <move_window>
 8007056:	4603      	mov	r3, r0
 8007058:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800705a:	7ffb      	ldrb	r3, [r7, #31]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d178      	bne.n	8007152 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800706c:	4413      	add	r3, r2
 800706e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	f003 0301 	and.w	r3, r3, #1
 8007076:	2b00      	cmp	r3, #0
 8007078:	d003      	beq.n	8007082 <put_fat+0xf0>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	091b      	lsrs	r3, r3, #4
 800707e:	b2db      	uxtb	r3, r3
 8007080:	e00e      	b.n	80070a0 <put_fat+0x10e>
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	781b      	ldrb	r3, [r3, #0]
 8007086:	b25b      	sxtb	r3, r3
 8007088:	f023 030f 	bic.w	r3, r3, #15
 800708c:	b25a      	sxtb	r2, r3
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	0a1b      	lsrs	r3, r3, #8
 8007092:	b25b      	sxtb	r3, r3
 8007094:	f003 030f 	and.w	r3, r3, #15
 8007098:	b25b      	sxtb	r3, r3
 800709a:	4313      	orrs	r3, r2
 800709c:	b25b      	sxtb	r3, r3
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	697a      	ldr	r2, [r7, #20]
 80070a2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2201      	movs	r2, #1
 80070a8:	70da      	strb	r2, [r3, #3]
			break;
 80070aa:	e057      	b.n	800715c <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	0a1b      	lsrs	r3, r3, #8
 80070b4:	4413      	add	r3, r2
 80070b6:	4619      	mov	r1, r3
 80070b8:	68f8      	ldr	r0, [r7, #12]
 80070ba:	f7ff fe77 	bl	8006dac <move_window>
 80070be:	4603      	mov	r3, r0
 80070c0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80070c2:	7ffb      	ldrb	r3, [r7, #31]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d146      	bne.n	8007156 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	005b      	lsls	r3, r3, #1
 80070d2:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80070d6:	4413      	add	r3, r2
 80070d8:	687a      	ldr	r2, [r7, #4]
 80070da:	b292      	uxth	r2, r2
 80070dc:	4611      	mov	r1, r2
 80070de:	4618      	mov	r0, r3
 80070e0:	f7ff fbee 	bl	80068c0 <st_word>
			fs->wflag = 1;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2201      	movs	r2, #1
 80070e8:	70da      	strb	r2, [r3, #3]
			break;
 80070ea:	e037      	b.n	800715c <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	09db      	lsrs	r3, r3, #7
 80070f4:	4413      	add	r3, r2
 80070f6:	4619      	mov	r1, r3
 80070f8:	68f8      	ldr	r0, [r7, #12]
 80070fa:	f7ff fe57 	bl	8006dac <move_window>
 80070fe:	4603      	mov	r3, r0
 8007100:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007102:	7ffb      	ldrb	r3, [r7, #31]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d128      	bne.n	800715a <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800711c:	4413      	add	r3, r2
 800711e:	4618      	mov	r0, r3
 8007120:	f7ff fbab 	bl	800687a <ld_dword>
 8007124:	4603      	mov	r3, r0
 8007126:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800712a:	4323      	orrs	r3, r4
 800712c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	009b      	lsls	r3, r3, #2
 8007138:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800713c:	4413      	add	r3, r2
 800713e:	6879      	ldr	r1, [r7, #4]
 8007140:	4618      	mov	r0, r3
 8007142:	f7ff fbd8 	bl	80068f6 <st_dword>
			fs->wflag = 1;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2201      	movs	r2, #1
 800714a:	70da      	strb	r2, [r3, #3]
			break;
 800714c:	e006      	b.n	800715c <put_fat+0x1ca>
			if (res != FR_OK) break;
 800714e:	bf00      	nop
 8007150:	e004      	b.n	800715c <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007152:	bf00      	nop
 8007154:	e002      	b.n	800715c <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007156:	bf00      	nop
 8007158:	e000      	b.n	800715c <put_fat+0x1ca>
			if (res != FR_OK) break;
 800715a:	bf00      	nop
		}
	}
	return res;
 800715c:	7ffb      	ldrb	r3, [r7, #31]
}
 800715e:	4618      	mov	r0, r3
 8007160:	3724      	adds	r7, #36	@ 0x24
 8007162:	46bd      	mov	sp, r7
 8007164:	bd90      	pop	{r4, r7, pc}

08007166 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007166:	b580      	push	{r7, lr}
 8007168:	b088      	sub	sp, #32
 800716a:	af00      	add	r7, sp, #0
 800716c:	60f8      	str	r0, [r7, #12]
 800716e:	60b9      	str	r1, [r7, #8]
 8007170:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007172:	2300      	movs	r3, #0
 8007174:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	2b01      	cmp	r3, #1
 8007180:	d904      	bls.n	800718c <remove_chain+0x26>
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	699b      	ldr	r3, [r3, #24]
 8007186:	68ba      	ldr	r2, [r7, #8]
 8007188:	429a      	cmp	r2, r3
 800718a:	d301      	bcc.n	8007190 <remove_chain+0x2a>
 800718c:	2302      	movs	r3, #2
 800718e:	e04b      	b.n	8007228 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00c      	beq.n	80071b0 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007196:	f04f 32ff 	mov.w	r2, #4294967295
 800719a:	6879      	ldr	r1, [r7, #4]
 800719c:	69b8      	ldr	r0, [r7, #24]
 800719e:	f7ff fef8 	bl	8006f92 <put_fat>
 80071a2:	4603      	mov	r3, r0
 80071a4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80071a6:	7ffb      	ldrb	r3, [r7, #31]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d001      	beq.n	80071b0 <remove_chain+0x4a>
 80071ac:	7ffb      	ldrb	r3, [r7, #31]
 80071ae:	e03b      	b.n	8007228 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80071b0:	68b9      	ldr	r1, [r7, #8]
 80071b2:	68f8      	ldr	r0, [r7, #12]
 80071b4:	f7ff fe46 	bl	8006e44 <get_fat>
 80071b8:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d031      	beq.n	8007224 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d101      	bne.n	80071ca <remove_chain+0x64>
 80071c6:	2302      	movs	r3, #2
 80071c8:	e02e      	b.n	8007228 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071d0:	d101      	bne.n	80071d6 <remove_chain+0x70>
 80071d2:	2301      	movs	r3, #1
 80071d4:	e028      	b.n	8007228 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80071d6:	2200      	movs	r2, #0
 80071d8:	68b9      	ldr	r1, [r7, #8]
 80071da:	69b8      	ldr	r0, [r7, #24]
 80071dc:	f7ff fed9 	bl	8006f92 <put_fat>
 80071e0:	4603      	mov	r3, r0
 80071e2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80071e4:	7ffb      	ldrb	r3, [r7, #31]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d001      	beq.n	80071ee <remove_chain+0x88>
 80071ea:	7ffb      	ldrb	r3, [r7, #31]
 80071ec:	e01c      	b.n	8007228 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	695a      	ldr	r2, [r3, #20]
 80071f2:	69bb      	ldr	r3, [r7, #24]
 80071f4:	699b      	ldr	r3, [r3, #24]
 80071f6:	3b02      	subs	r3, #2
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d20b      	bcs.n	8007214 <remove_chain+0xae>
			fs->free_clst++;
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	695b      	ldr	r3, [r3, #20]
 8007200:	1c5a      	adds	r2, r3, #1
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	791b      	ldrb	r3, [r3, #4]
 800720a:	f043 0301 	orr.w	r3, r3, #1
 800720e:	b2da      	uxtb	r2, r3
 8007210:	69bb      	ldr	r3, [r7, #24]
 8007212:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	699b      	ldr	r3, [r3, #24]
 800721c:	68ba      	ldr	r2, [r7, #8]
 800721e:	429a      	cmp	r2, r3
 8007220:	d3c6      	bcc.n	80071b0 <remove_chain+0x4a>
 8007222:	e000      	b.n	8007226 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007224:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007226:	2300      	movs	r3, #0
}
 8007228:	4618      	mov	r0, r3
 800722a:	3720      	adds	r7, #32
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b088      	sub	sp, #32
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d10d      	bne.n	8007262 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	691b      	ldr	r3, [r3, #16]
 800724a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d004      	beq.n	800725c <create_chain+0x2c>
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	699b      	ldr	r3, [r3, #24]
 8007256:	69ba      	ldr	r2, [r7, #24]
 8007258:	429a      	cmp	r2, r3
 800725a:	d31b      	bcc.n	8007294 <create_chain+0x64>
 800725c:	2301      	movs	r3, #1
 800725e:	61bb      	str	r3, [r7, #24]
 8007260:	e018      	b.n	8007294 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007262:	6839      	ldr	r1, [r7, #0]
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f7ff fded 	bl	8006e44 <get_fat>
 800726a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2b01      	cmp	r3, #1
 8007270:	d801      	bhi.n	8007276 <create_chain+0x46>
 8007272:	2301      	movs	r3, #1
 8007274:	e070      	b.n	8007358 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800727c:	d101      	bne.n	8007282 <create_chain+0x52>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	e06a      	b.n	8007358 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	699b      	ldr	r3, [r3, #24]
 8007286:	68fa      	ldr	r2, [r7, #12]
 8007288:	429a      	cmp	r2, r3
 800728a:	d201      	bcs.n	8007290 <create_chain+0x60>
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	e063      	b.n	8007358 <create_chain+0x128>
		scl = clst;
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007294:	69bb      	ldr	r3, [r7, #24]
 8007296:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007298:	69fb      	ldr	r3, [r7, #28]
 800729a:	3301      	adds	r3, #1
 800729c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	699b      	ldr	r3, [r3, #24]
 80072a2:	69fa      	ldr	r2, [r7, #28]
 80072a4:	429a      	cmp	r2, r3
 80072a6:	d307      	bcc.n	80072b8 <create_chain+0x88>
				ncl = 2;
 80072a8:	2302      	movs	r3, #2
 80072aa:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80072ac:	69fa      	ldr	r2, [r7, #28]
 80072ae:	69bb      	ldr	r3, [r7, #24]
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d901      	bls.n	80072b8 <create_chain+0x88>
 80072b4:	2300      	movs	r3, #0
 80072b6:	e04f      	b.n	8007358 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80072b8:	69f9      	ldr	r1, [r7, #28]
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f7ff fdc2 	bl	8006e44 <get_fat>
 80072c0:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d00e      	beq.n	80072e6 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d003      	beq.n	80072d6 <create_chain+0xa6>
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072d4:	d101      	bne.n	80072da <create_chain+0xaa>
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	e03e      	b.n	8007358 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80072da:	69fa      	ldr	r2, [r7, #28]
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	429a      	cmp	r2, r3
 80072e0:	d1da      	bne.n	8007298 <create_chain+0x68>
 80072e2:	2300      	movs	r3, #0
 80072e4:	e038      	b.n	8007358 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80072e6:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80072e8:	f04f 32ff 	mov.w	r2, #4294967295
 80072ec:	69f9      	ldr	r1, [r7, #28]
 80072ee:	6938      	ldr	r0, [r7, #16]
 80072f0:	f7ff fe4f 	bl	8006f92 <put_fat>
 80072f4:	4603      	mov	r3, r0
 80072f6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80072f8:	7dfb      	ldrb	r3, [r7, #23]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d109      	bne.n	8007312 <create_chain+0xe2>
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d006      	beq.n	8007312 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007304:	69fa      	ldr	r2, [r7, #28]
 8007306:	6839      	ldr	r1, [r7, #0]
 8007308:	6938      	ldr	r0, [r7, #16]
 800730a:	f7ff fe42 	bl	8006f92 <put_fat>
 800730e:	4603      	mov	r3, r0
 8007310:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007312:	7dfb      	ldrb	r3, [r7, #23]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d116      	bne.n	8007346 <create_chain+0x116>
		fs->last_clst = ncl;
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	69fa      	ldr	r2, [r7, #28]
 800731c:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	695a      	ldr	r2, [r3, #20]
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	699b      	ldr	r3, [r3, #24]
 8007326:	3b02      	subs	r3, #2
 8007328:	429a      	cmp	r2, r3
 800732a:	d804      	bhi.n	8007336 <create_chain+0x106>
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	695b      	ldr	r3, [r3, #20]
 8007330:	1e5a      	subs	r2, r3, #1
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	791b      	ldrb	r3, [r3, #4]
 800733a:	f043 0301 	orr.w	r3, r3, #1
 800733e:	b2da      	uxtb	r2, r3
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	711a      	strb	r2, [r3, #4]
 8007344:	e007      	b.n	8007356 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007346:	7dfb      	ldrb	r3, [r7, #23]
 8007348:	2b01      	cmp	r3, #1
 800734a:	d102      	bne.n	8007352 <create_chain+0x122>
 800734c:	f04f 33ff 	mov.w	r3, #4294967295
 8007350:	e000      	b.n	8007354 <create_chain+0x124>
 8007352:	2301      	movs	r3, #1
 8007354:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007356:	69fb      	ldr	r3, [r7, #28]
}
 8007358:	4618      	mov	r0, r3
 800735a:	3720      	adds	r7, #32
 800735c:	46bd      	mov	sp, r7
 800735e:	bd80      	pop	{r7, pc}

08007360 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007360:	b480      	push	{r7}
 8007362:	b087      	sub	sp, #28
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
 8007368:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007374:	3304      	adds	r3, #4
 8007376:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	0a5b      	lsrs	r3, r3, #9
 800737c:	68fa      	ldr	r2, [r7, #12]
 800737e:	8952      	ldrh	r2, [r2, #10]
 8007380:	fbb3 f3f2 	udiv	r3, r3, r2
 8007384:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	1d1a      	adds	r2, r3, #4
 800738a:	613a      	str	r2, [r7, #16]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d101      	bne.n	800739a <clmt_clust+0x3a>
 8007396:	2300      	movs	r3, #0
 8007398:	e010      	b.n	80073bc <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800739a:	697a      	ldr	r2, [r7, #20]
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	429a      	cmp	r2, r3
 80073a0:	d307      	bcc.n	80073b2 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80073a2:	697a      	ldr	r2, [r7, #20]
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	1ad3      	subs	r3, r2, r3
 80073a8:	617b      	str	r3, [r7, #20]
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	3304      	adds	r3, #4
 80073ae:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80073b0:	e7e9      	b.n	8007386 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80073b2:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	4413      	add	r3, r2
}
 80073bc:	4618      	mov	r0, r3
 80073be:	371c      	adds	r7, #28
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr

080073c8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b086      	sub	sp, #24
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80073de:	d204      	bcs.n	80073ea <dir_sdi+0x22>
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	f003 031f 	and.w	r3, r3, #31
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d001      	beq.n	80073ee <dir_sdi+0x26>
		return FR_INT_ERR;
 80073ea:	2302      	movs	r3, #2
 80073ec:	e063      	b.n	80074b6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	683a      	ldr	r2, [r7, #0]
 80073f2:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d106      	bne.n	800740e <dir_sdi+0x46>
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	2b02      	cmp	r3, #2
 8007406:	d902      	bls.n	800740e <dir_sdi+0x46>
		clst = fs->dirbase;
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800740c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d10c      	bne.n	800742e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	095b      	lsrs	r3, r3, #5
 8007418:	693a      	ldr	r2, [r7, #16]
 800741a:	8912      	ldrh	r2, [r2, #8]
 800741c:	4293      	cmp	r3, r2
 800741e:	d301      	bcc.n	8007424 <dir_sdi+0x5c>
 8007420:	2302      	movs	r3, #2
 8007422:	e048      	b.n	80074b6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	61da      	str	r2, [r3, #28]
 800742c:	e029      	b.n	8007482 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	895b      	ldrh	r3, [r3, #10]
 8007432:	025b      	lsls	r3, r3, #9
 8007434:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007436:	e019      	b.n	800746c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6979      	ldr	r1, [r7, #20]
 800743c:	4618      	mov	r0, r3
 800743e:	f7ff fd01 	bl	8006e44 <get_fat>
 8007442:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800744a:	d101      	bne.n	8007450 <dir_sdi+0x88>
 800744c:	2301      	movs	r3, #1
 800744e:	e032      	b.n	80074b6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	2b01      	cmp	r3, #1
 8007454:	d904      	bls.n	8007460 <dir_sdi+0x98>
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	699b      	ldr	r3, [r3, #24]
 800745a:	697a      	ldr	r2, [r7, #20]
 800745c:	429a      	cmp	r2, r3
 800745e:	d301      	bcc.n	8007464 <dir_sdi+0x9c>
 8007460:	2302      	movs	r3, #2
 8007462:	e028      	b.n	80074b6 <dir_sdi+0xee>
			ofs -= csz;
 8007464:	683a      	ldr	r2, [r7, #0]
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800746c:	683a      	ldr	r2, [r7, #0]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	429a      	cmp	r2, r3
 8007472:	d2e1      	bcs.n	8007438 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8007474:	6979      	ldr	r1, [r7, #20]
 8007476:	6938      	ldr	r0, [r7, #16]
 8007478:	f7ff fcc5 	bl	8006e06 <clust2sect>
 800747c:	4602      	mov	r2, r0
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	697a      	ldr	r2, [r7, #20]
 8007486:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	69db      	ldr	r3, [r3, #28]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d101      	bne.n	8007494 <dir_sdi+0xcc>
 8007490:	2302      	movs	r3, #2
 8007492:	e010      	b.n	80074b6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	69da      	ldr	r2, [r3, #28]
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	0a5b      	lsrs	r3, r3, #9
 800749c:	441a      	add	r2, r3
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074ae:	441a      	add	r2, r3
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80074b4:	2300      	movs	r3, #0
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3718      	adds	r7, #24
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}

080074be <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80074be:	b580      	push	{r7, lr}
 80074c0:	b086      	sub	sp, #24
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
 80074c6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	695b      	ldr	r3, [r3, #20]
 80074d2:	3320      	adds	r3, #32
 80074d4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	69db      	ldr	r3, [r3, #28]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d003      	beq.n	80074e6 <dir_next+0x28>
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074e4:	d301      	bcc.n	80074ea <dir_next+0x2c>
 80074e6:	2304      	movs	r3, #4
 80074e8:	e0aa      	b.n	8007640 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	f040 8098 	bne.w	8007626 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	69db      	ldr	r3, [r3, #28]
 80074fa:	1c5a      	adds	r2, r3, #1
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	699b      	ldr	r3, [r3, #24]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10b      	bne.n	8007520 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	095b      	lsrs	r3, r3, #5
 800750c:	68fa      	ldr	r2, [r7, #12]
 800750e:	8912      	ldrh	r2, [r2, #8]
 8007510:	4293      	cmp	r3, r2
 8007512:	f0c0 8088 	bcc.w	8007626 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	61da      	str	r2, [r3, #28]
 800751c:	2304      	movs	r3, #4
 800751e:	e08f      	b.n	8007640 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	0a5b      	lsrs	r3, r3, #9
 8007524:	68fa      	ldr	r2, [r7, #12]
 8007526:	8952      	ldrh	r2, [r2, #10]
 8007528:	3a01      	subs	r2, #1
 800752a:	4013      	ands	r3, r2
 800752c:	2b00      	cmp	r3, #0
 800752e:	d17a      	bne.n	8007626 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	699b      	ldr	r3, [r3, #24]
 8007536:	4619      	mov	r1, r3
 8007538:	4610      	mov	r0, r2
 800753a:	f7ff fc83 	bl	8006e44 <get_fat>
 800753e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	2b01      	cmp	r3, #1
 8007544:	d801      	bhi.n	800754a <dir_next+0x8c>
 8007546:	2302      	movs	r3, #2
 8007548:	e07a      	b.n	8007640 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007550:	d101      	bne.n	8007556 <dir_next+0x98>
 8007552:	2301      	movs	r3, #1
 8007554:	e074      	b.n	8007640 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	699b      	ldr	r3, [r3, #24]
 800755a:	697a      	ldr	r2, [r7, #20]
 800755c:	429a      	cmp	r2, r3
 800755e:	d358      	bcc.n	8007612 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d104      	bne.n	8007570 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	61da      	str	r2, [r3, #28]
 800756c:	2304      	movs	r3, #4
 800756e:	e067      	b.n	8007640 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	699b      	ldr	r3, [r3, #24]
 8007576:	4619      	mov	r1, r3
 8007578:	4610      	mov	r0, r2
 800757a:	f7ff fe59 	bl	8007230 <create_chain>
 800757e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007580:	697b      	ldr	r3, [r7, #20]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d101      	bne.n	800758a <dir_next+0xcc>
 8007586:	2307      	movs	r3, #7
 8007588:	e05a      	b.n	8007640 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	2b01      	cmp	r3, #1
 800758e:	d101      	bne.n	8007594 <dir_next+0xd6>
 8007590:	2302      	movs	r3, #2
 8007592:	e055      	b.n	8007640 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800759a:	d101      	bne.n	80075a0 <dir_next+0xe2>
 800759c:	2301      	movs	r3, #1
 800759e:	e04f      	b.n	8007640 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f7ff fbbf 	bl	8006d24 <sync_window>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d001      	beq.n	80075b0 <dir_next+0xf2>
 80075ac:	2301      	movs	r3, #1
 80075ae:	e047      	b.n	8007640 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	3334      	adds	r3, #52	@ 0x34
 80075b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075b8:	2100      	movs	r1, #0
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7ff f9e8 	bl	8006990 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80075c0:	2300      	movs	r3, #0
 80075c2:	613b      	str	r3, [r7, #16]
 80075c4:	6979      	ldr	r1, [r7, #20]
 80075c6:	68f8      	ldr	r0, [r7, #12]
 80075c8:	f7ff fc1d 	bl	8006e06 <clust2sect>
 80075cc:	4602      	mov	r2, r0
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80075d2:	e012      	b.n	80075fa <dir_next+0x13c>
						fs->wflag = 1;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2201      	movs	r2, #1
 80075d8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80075da:	68f8      	ldr	r0, [r7, #12]
 80075dc:	f7ff fba2 	bl	8006d24 <sync_window>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d001      	beq.n	80075ea <dir_next+0x12c>
 80075e6:	2301      	movs	r3, #1
 80075e8:	e02a      	b.n	8007640 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	3301      	adds	r3, #1
 80075ee:	613b      	str	r3, [r7, #16]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f4:	1c5a      	adds	r2, r3, #1
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	895b      	ldrh	r3, [r3, #10]
 80075fe:	461a      	mov	r2, r3
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	4293      	cmp	r3, r2
 8007604:	d3e6      	bcc.n	80075d4 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	1ad2      	subs	r2, r2, r3
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	697a      	ldr	r2, [r7, #20]
 8007616:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007618:	6979      	ldr	r1, [r7, #20]
 800761a:	68f8      	ldr	r0, [r7, #12]
 800761c:	f7ff fbf3 	bl	8006e06 <clust2sect>
 8007620:	4602      	mov	r2, r0
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	68ba      	ldr	r2, [r7, #8]
 800762a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007638:	441a      	add	r2, r3
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800763e:	2300      	movs	r3, #0
}
 8007640:	4618      	mov	r0, r3
 8007642:	3718      	adds	r7, #24
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}

08007648 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b086      	sub	sp, #24
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
 8007650:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007658:	2100      	movs	r1, #0
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f7ff feb4 	bl	80073c8 <dir_sdi>
 8007660:	4603      	mov	r3, r0
 8007662:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007664:	7dfb      	ldrb	r3, [r7, #23]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d12b      	bne.n	80076c2 <dir_alloc+0x7a>
		n = 0;
 800766a:	2300      	movs	r3, #0
 800766c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	69db      	ldr	r3, [r3, #28]
 8007672:	4619      	mov	r1, r3
 8007674:	68f8      	ldr	r0, [r7, #12]
 8007676:	f7ff fb99 	bl	8006dac <move_window>
 800767a:	4603      	mov	r3, r0
 800767c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800767e:	7dfb      	ldrb	r3, [r7, #23]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d11d      	bne.n	80076c0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a1b      	ldr	r3, [r3, #32]
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	2be5      	cmp	r3, #229	@ 0xe5
 800768c:	d004      	beq.n	8007698 <dir_alloc+0x50>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a1b      	ldr	r3, [r3, #32]
 8007692:	781b      	ldrb	r3, [r3, #0]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d107      	bne.n	80076a8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	3301      	adds	r3, #1
 800769c:	613b      	str	r3, [r7, #16]
 800769e:	693a      	ldr	r2, [r7, #16]
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d102      	bne.n	80076ac <dir_alloc+0x64>
 80076a6:	e00c      	b.n	80076c2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80076a8:	2300      	movs	r3, #0
 80076aa:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80076ac:	2101      	movs	r1, #1
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff ff05 	bl	80074be <dir_next>
 80076b4:	4603      	mov	r3, r0
 80076b6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80076b8:	7dfb      	ldrb	r3, [r7, #23]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d0d7      	beq.n	800766e <dir_alloc+0x26>
 80076be:	e000      	b.n	80076c2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80076c0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80076c2:	7dfb      	ldrb	r3, [r7, #23]
 80076c4:	2b04      	cmp	r3, #4
 80076c6:	d101      	bne.n	80076cc <dir_alloc+0x84>
 80076c8:	2307      	movs	r3, #7
 80076ca:	75fb      	strb	r3, [r7, #23]
	return res;
 80076cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3718      	adds	r7, #24
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80076d6:	b580      	push	{r7, lr}
 80076d8:	b084      	sub	sp, #16
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
 80076de:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	331a      	adds	r3, #26
 80076e4:	4618      	mov	r0, r3
 80076e6:	f7ff f8af 	bl	8006848 <ld_word>
 80076ea:	4603      	mov	r3, r0
 80076ec:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	2b03      	cmp	r3, #3
 80076f4:	d109      	bne.n	800770a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	3314      	adds	r3, #20
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7ff f8a4 	bl	8006848 <ld_word>
 8007700:	4603      	mov	r3, r0
 8007702:	041b      	lsls	r3, r3, #16
 8007704:	68fa      	ldr	r2, [r7, #12]
 8007706:	4313      	orrs	r3, r2
 8007708:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800770a:	68fb      	ldr	r3, [r7, #12]
}
 800770c:	4618      	mov	r0, r3
 800770e:	3710      	adds	r7, #16
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	60f8      	str	r0, [r7, #12]
 800771c:	60b9      	str	r1, [r7, #8]
 800771e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	331a      	adds	r3, #26
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	b292      	uxth	r2, r2
 8007728:	4611      	mov	r1, r2
 800772a:	4618      	mov	r0, r3
 800772c:	f7ff f8c8 	bl	80068c0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	2b03      	cmp	r3, #3
 8007736:	d109      	bne.n	800774c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	f103 0214 	add.w	r2, r3, #20
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	0c1b      	lsrs	r3, r3, #16
 8007742:	b29b      	uxth	r3, r3
 8007744:	4619      	mov	r1, r3
 8007746:	4610      	mov	r0, r2
 8007748:	f7ff f8ba 	bl	80068c0 <st_word>
	}
}
 800774c:	bf00      	nop
 800774e:	3710      	adds	r7, #16
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8007754:	b590      	push	{r4, r7, lr}
 8007756:	b087      	sub	sp, #28
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	331a      	adds	r3, #26
 8007762:	4618      	mov	r0, r3
 8007764:	f7ff f870 	bl	8006848 <ld_word>
 8007768:	4603      	mov	r3, r0
 800776a:	2b00      	cmp	r3, #0
 800776c:	d001      	beq.n	8007772 <cmp_lfn+0x1e>
 800776e:	2300      	movs	r3, #0
 8007770:	e059      	b.n	8007826 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	781b      	ldrb	r3, [r3, #0]
 8007776:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800777a:	1e5a      	subs	r2, r3, #1
 800777c:	4613      	mov	r3, r2
 800777e:	005b      	lsls	r3, r3, #1
 8007780:	4413      	add	r3, r2
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	4413      	add	r3, r2
 8007786:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007788:	2301      	movs	r3, #1
 800778a:	81fb      	strh	r3, [r7, #14]
 800778c:	2300      	movs	r3, #0
 800778e:	613b      	str	r3, [r7, #16]
 8007790:	e033      	b.n	80077fa <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8007792:	4a27      	ldr	r2, [pc, #156]	@ (8007830 <cmp_lfn+0xdc>)
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	4413      	add	r3, r2
 8007798:	781b      	ldrb	r3, [r3, #0]
 800779a:	461a      	mov	r2, r3
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	4413      	add	r3, r2
 80077a0:	4618      	mov	r0, r3
 80077a2:	f7ff f851 	bl	8006848 <ld_word>
 80077a6:	4603      	mov	r3, r0
 80077a8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80077aa:	89fb      	ldrh	r3, [r7, #14]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d01a      	beq.n	80077e6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	2bfe      	cmp	r3, #254	@ 0xfe
 80077b4:	d812      	bhi.n	80077dc <cmp_lfn+0x88>
 80077b6:	89bb      	ldrh	r3, [r7, #12]
 80077b8:	4618      	mov	r0, r3
 80077ba:	f002 f8e7 	bl	800998c <ff_wtoupper>
 80077be:	4603      	mov	r3, r0
 80077c0:	461c      	mov	r4, r3
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	1c5a      	adds	r2, r3, #1
 80077c6:	617a      	str	r2, [r7, #20]
 80077c8:	005b      	lsls	r3, r3, #1
 80077ca:	687a      	ldr	r2, [r7, #4]
 80077cc:	4413      	add	r3, r2
 80077ce:	881b      	ldrh	r3, [r3, #0]
 80077d0:	4618      	mov	r0, r3
 80077d2:	f002 f8db 	bl	800998c <ff_wtoupper>
 80077d6:	4603      	mov	r3, r0
 80077d8:	429c      	cmp	r4, r3
 80077da:	d001      	beq.n	80077e0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80077dc:	2300      	movs	r3, #0
 80077de:	e022      	b.n	8007826 <cmp_lfn+0xd2>
			}
			wc = uc;
 80077e0:	89bb      	ldrh	r3, [r7, #12]
 80077e2:	81fb      	strh	r3, [r7, #14]
 80077e4:	e006      	b.n	80077f4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80077e6:	89bb      	ldrh	r3, [r7, #12]
 80077e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d001      	beq.n	80077f4 <cmp_lfn+0xa0>
 80077f0:	2300      	movs	r3, #0
 80077f2:	e018      	b.n	8007826 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	3301      	adds	r3, #1
 80077f8:	613b      	str	r3, [r7, #16]
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	2b0c      	cmp	r3, #12
 80077fe:	d9c8      	bls.n	8007792 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007808:	2b00      	cmp	r3, #0
 800780a:	d00b      	beq.n	8007824 <cmp_lfn+0xd0>
 800780c:	89fb      	ldrh	r3, [r7, #14]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d008      	beq.n	8007824 <cmp_lfn+0xd0>
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	005b      	lsls	r3, r3, #1
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	4413      	add	r3, r2
 800781a:	881b      	ldrh	r3, [r3, #0]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d001      	beq.n	8007824 <cmp_lfn+0xd0>
 8007820:	2300      	movs	r3, #0
 8007822:	e000      	b.n	8007826 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8007824:	2301      	movs	r3, #1
}
 8007826:	4618      	mov	r0, r3
 8007828:	371c      	adds	r7, #28
 800782a:	46bd      	mov	sp, r7
 800782c:	bd90      	pop	{r4, r7, pc}
 800782e:	bf00      	nop
 8007830:	0800b03c 	.word	0x0800b03c

08007834 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b086      	sub	sp, #24
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	331a      	adds	r3, #26
 8007842:	4618      	mov	r0, r3
 8007844:	f7ff f800 	bl	8006848 <ld_word>
 8007848:	4603      	mov	r3, r0
 800784a:	2b00      	cmp	r3, #0
 800784c:	d001      	beq.n	8007852 <pick_lfn+0x1e>
 800784e:	2300      	movs	r3, #0
 8007850:	e04d      	b.n	80078ee <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	781b      	ldrb	r3, [r3, #0]
 8007856:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800785a:	1e5a      	subs	r2, r3, #1
 800785c:	4613      	mov	r3, r2
 800785e:	005b      	lsls	r3, r3, #1
 8007860:	4413      	add	r3, r2
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	4413      	add	r3, r2
 8007866:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8007868:	2301      	movs	r3, #1
 800786a:	81fb      	strh	r3, [r7, #14]
 800786c:	2300      	movs	r3, #0
 800786e:	613b      	str	r3, [r7, #16]
 8007870:	e028      	b.n	80078c4 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8007872:	4a21      	ldr	r2, [pc, #132]	@ (80078f8 <pick_lfn+0xc4>)
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	4413      	add	r3, r2
 8007878:	781b      	ldrb	r3, [r3, #0]
 800787a:	461a      	mov	r2, r3
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	4413      	add	r3, r2
 8007880:	4618      	mov	r0, r3
 8007882:	f7fe ffe1 	bl	8006848 <ld_word>
 8007886:	4603      	mov	r3, r0
 8007888:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800788a:	89fb      	ldrh	r3, [r7, #14]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d00f      	beq.n	80078b0 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	2bfe      	cmp	r3, #254	@ 0xfe
 8007894:	d901      	bls.n	800789a <pick_lfn+0x66>
 8007896:	2300      	movs	r3, #0
 8007898:	e029      	b.n	80078ee <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800789a:	89bb      	ldrh	r3, [r7, #12]
 800789c:	81fb      	strh	r3, [r7, #14]
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	1c5a      	adds	r2, r3, #1
 80078a2:	617a      	str	r2, [r7, #20]
 80078a4:	005b      	lsls	r3, r3, #1
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	4413      	add	r3, r2
 80078aa:	89fa      	ldrh	r2, [r7, #14]
 80078ac:	801a      	strh	r2, [r3, #0]
 80078ae:	e006      	b.n	80078be <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80078b0:	89bb      	ldrh	r3, [r7, #12]
 80078b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d001      	beq.n	80078be <pick_lfn+0x8a>
 80078ba:	2300      	movs	r3, #0
 80078bc:	e017      	b.n	80078ee <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	3301      	adds	r3, #1
 80078c2:	613b      	str	r3, [r7, #16]
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	2b0c      	cmp	r3, #12
 80078c8:	d9d3      	bls.n	8007872 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	781b      	ldrb	r3, [r3, #0]
 80078ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d00a      	beq.n	80078ec <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	2bfe      	cmp	r3, #254	@ 0xfe
 80078da:	d901      	bls.n	80078e0 <pick_lfn+0xac>
 80078dc:	2300      	movs	r3, #0
 80078de:	e006      	b.n	80078ee <pick_lfn+0xba>
		lfnbuf[i] = 0;
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	005b      	lsls	r3, r3, #1
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	4413      	add	r3, r2
 80078e8:	2200      	movs	r2, #0
 80078ea:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 80078ec:	2301      	movs	r3, #1
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3718      	adds	r7, #24
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	0800b03c 	.word	0x0800b03c

080078fc <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b088      	sub	sp, #32
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	4611      	mov	r1, r2
 8007908:	461a      	mov	r2, r3
 800790a:	460b      	mov	r3, r1
 800790c:	71fb      	strb	r3, [r7, #7]
 800790e:	4613      	mov	r3, r2
 8007910:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	330d      	adds	r3, #13
 8007916:	79ba      	ldrb	r2, [r7, #6]
 8007918:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	330b      	adds	r3, #11
 800791e:	220f      	movs	r2, #15
 8007920:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	330c      	adds	r3, #12
 8007926:	2200      	movs	r2, #0
 8007928:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	331a      	adds	r3, #26
 800792e:	2100      	movs	r1, #0
 8007930:	4618      	mov	r0, r3
 8007932:	f7fe ffc5 	bl	80068c0 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8007936:	79fb      	ldrb	r3, [r7, #7]
 8007938:	1e5a      	subs	r2, r3, #1
 800793a:	4613      	mov	r3, r2
 800793c:	005b      	lsls	r3, r3, #1
 800793e:	4413      	add	r3, r2
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	4413      	add	r3, r2
 8007944:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8007946:	2300      	movs	r3, #0
 8007948:	82fb      	strh	r3, [r7, #22]
 800794a:	2300      	movs	r3, #0
 800794c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800794e:	8afb      	ldrh	r3, [r7, #22]
 8007950:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007954:	4293      	cmp	r3, r2
 8007956:	d007      	beq.n	8007968 <put_lfn+0x6c>
 8007958:	69fb      	ldr	r3, [r7, #28]
 800795a:	1c5a      	adds	r2, r3, #1
 800795c:	61fa      	str	r2, [r7, #28]
 800795e:	005b      	lsls	r3, r3, #1
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	4413      	add	r3, r2
 8007964:	881b      	ldrh	r3, [r3, #0]
 8007966:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8007968:	4a17      	ldr	r2, [pc, #92]	@ (80079c8 <put_lfn+0xcc>)
 800796a:	69bb      	ldr	r3, [r7, #24]
 800796c:	4413      	add	r3, r2
 800796e:	781b      	ldrb	r3, [r3, #0]
 8007970:	461a      	mov	r2, r3
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	4413      	add	r3, r2
 8007976:	8afa      	ldrh	r2, [r7, #22]
 8007978:	4611      	mov	r1, r2
 800797a:	4618      	mov	r0, r3
 800797c:	f7fe ffa0 	bl	80068c0 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8007980:	8afb      	ldrh	r3, [r7, #22]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d102      	bne.n	800798c <put_lfn+0x90>
 8007986:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800798a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	3301      	adds	r3, #1
 8007990:	61bb      	str	r3, [r7, #24]
 8007992:	69bb      	ldr	r3, [r7, #24]
 8007994:	2b0c      	cmp	r3, #12
 8007996:	d9da      	bls.n	800794e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8007998:	8afb      	ldrh	r3, [r7, #22]
 800799a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800799e:	4293      	cmp	r3, r2
 80079a0:	d006      	beq.n	80079b0 <put_lfn+0xb4>
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	005b      	lsls	r3, r3, #1
 80079a6:	68fa      	ldr	r2, [r7, #12]
 80079a8:	4413      	add	r3, r2
 80079aa:	881b      	ldrh	r3, [r3, #0]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d103      	bne.n	80079b8 <put_lfn+0xbc>
 80079b0:	79fb      	ldrb	r3, [r7, #7]
 80079b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079b6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	79fa      	ldrb	r2, [r7, #7]
 80079bc:	701a      	strb	r2, [r3, #0]
}
 80079be:	bf00      	nop
 80079c0:	3720      	adds	r7, #32
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	0800b03c 	.word	0x0800b03c

080079cc <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b08c      	sub	sp, #48	@ 0x30
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	607a      	str	r2, [r7, #4]
 80079d8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80079da:	220b      	movs	r2, #11
 80079dc:	68b9      	ldr	r1, [r7, #8]
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	f7fe ffb5 	bl	800694e <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	2b05      	cmp	r3, #5
 80079e8:	d92b      	bls.n	8007a42 <gen_numname+0x76>
		sr = seq;
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80079ee:	e022      	b.n	8007a36 <gen_numname+0x6a>
			wc = *lfn++;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	1c9a      	adds	r2, r3, #2
 80079f4:	607a      	str	r2, [r7, #4]
 80079f6:	881b      	ldrh	r3, [r3, #0]
 80079f8:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80079fa:	2300      	movs	r3, #0
 80079fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079fe:	e017      	b.n	8007a30 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8007a00:	69fb      	ldr	r3, [r7, #28]
 8007a02:	005a      	lsls	r2, r3, #1
 8007a04:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007a06:	f003 0301 	and.w	r3, r3, #1
 8007a0a:	4413      	add	r3, r2
 8007a0c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8007a0e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007a10:	085b      	lsrs	r3, r3, #1
 8007a12:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8007a14:	69fb      	ldr	r3, [r7, #28]
 8007a16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d005      	beq.n	8007a2a <gen_numname+0x5e>
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8007a24:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8007a28:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8007a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a32:	2b0f      	cmp	r3, #15
 8007a34:	d9e4      	bls.n	8007a00 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	881b      	ldrh	r3, [r3, #0]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1d8      	bne.n	80079f0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8007a42:	2307      	movs	r3, #7
 8007a44:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	f003 030f 	and.w	r3, r3, #15
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	3330      	adds	r3, #48	@ 0x30
 8007a52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8007a56:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007a5a:	2b39      	cmp	r3, #57	@ 0x39
 8007a5c:	d904      	bls.n	8007a68 <gen_numname+0x9c>
 8007a5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007a62:	3307      	adds	r3, #7
 8007a64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8007a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a6a:	1e5a      	subs	r2, r3, #1
 8007a6c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007a6e:	3330      	adds	r3, #48	@ 0x30
 8007a70:	443b      	add	r3, r7
 8007a72:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8007a76:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	091b      	lsrs	r3, r3, #4
 8007a7e:	603b      	str	r3, [r7, #0]
	} while (seq);
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d1df      	bne.n	8007a46 <gen_numname+0x7a>
	ns[i] = '~';
 8007a86:	f107 0214 	add.w	r2, r7, #20
 8007a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a8c:	4413      	add	r3, r2
 8007a8e:	227e      	movs	r2, #126	@ 0x7e
 8007a90:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8007a92:	2300      	movs	r3, #0
 8007a94:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a96:	e016      	b.n	8007ac6 <gen_numname+0xfa>
		if (IsDBCS1(dst[j])) {
 8007a98:	68fa      	ldr	r2, [r7, #12]
 8007a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a9c:	4413      	add	r3, r2
 8007a9e:	781b      	ldrb	r3, [r3, #0]
 8007aa0:	2b80      	cmp	r3, #128	@ 0x80
 8007aa2:	d90d      	bls.n	8007ac0 <gen_numname+0xf4>
 8007aa4:	68fa      	ldr	r2, [r7, #12]
 8007aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa8:	4413      	add	r3, r2
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	2bff      	cmp	r3, #255	@ 0xff
 8007aae:	d007      	beq.n	8007ac0 <gen_numname+0xf4>
			if (j == i - 1) break;
 8007ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d010      	beq.n	8007adc <gen_numname+0x110>
			j++;
 8007aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007abc:	3301      	adds	r3, #1
 8007abe:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8007ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ac6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d207      	bcs.n	8007ade <gen_numname+0x112>
 8007ace:	68fa      	ldr	r2, [r7, #12]
 8007ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad2:	4413      	add	r3, r2
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	2b20      	cmp	r3, #32
 8007ad8:	d1de      	bne.n	8007a98 <gen_numname+0xcc>
 8007ada:	e000      	b.n	8007ade <gen_numname+0x112>
			if (j == i - 1) break;
 8007adc:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8007ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ae0:	2b07      	cmp	r3, #7
 8007ae2:	d807      	bhi.n	8007af4 <gen_numname+0x128>
 8007ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ae6:	1c5a      	adds	r2, r3, #1
 8007ae8:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007aea:	3330      	adds	r3, #48	@ 0x30
 8007aec:	443b      	add	r3, r7
 8007aee:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8007af2:	e000      	b.n	8007af6 <gen_numname+0x12a>
 8007af4:	2120      	movs	r1, #32
 8007af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af8:	1c5a      	adds	r2, r3, #1
 8007afa:	627a      	str	r2, [r7, #36]	@ 0x24
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	4413      	add	r3, r2
 8007b00:	460a      	mov	r2, r1
 8007b02:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8007b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b06:	2b07      	cmp	r3, #7
 8007b08:	d9e9      	bls.n	8007ade <gen_numname+0x112>
}
 8007b0a:	bf00      	nop
 8007b0c:	bf00      	nop
 8007b0e:	3730      	adds	r7, #48	@ 0x30
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b085      	sub	sp, #20
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8007b20:	230b      	movs	r3, #11
 8007b22:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8007b24:	7bfb      	ldrb	r3, [r7, #15]
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	0852      	lsrs	r2, r2, #1
 8007b2a:	01db      	lsls	r3, r3, #7
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	b2da      	uxtb	r2, r3
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	1c59      	adds	r1, r3, #1
 8007b34:	6079      	str	r1, [r7, #4]
 8007b36:	781b      	ldrb	r3, [r3, #0]
 8007b38:	4413      	add	r3, r2
 8007b3a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	3b01      	subs	r3, #1
 8007b40:	60bb      	str	r3, [r7, #8]
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d1ed      	bne.n	8007b24 <sum_sfn+0x10>
	return sum;
 8007b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3714      	adds	r7, #20
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr

08007b56 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b086      	sub	sp, #24
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	6078      	str	r0, [r7, #4]
 8007b5e:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8007b60:	2304      	movs	r3, #4
 8007b62:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 8007b6a:	23ff      	movs	r3, #255	@ 0xff
 8007b6c:	757b      	strb	r3, [r7, #21]
 8007b6e:	23ff      	movs	r3, #255	@ 0xff
 8007b70:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 8007b72:	e081      	b.n	8007c78 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	69db      	ldr	r3, [r3, #28]
 8007b78:	4619      	mov	r1, r3
 8007b7a:	6938      	ldr	r0, [r7, #16]
 8007b7c:	f7ff f916 	bl	8006dac <move_window>
 8007b80:	4603      	mov	r3, r0
 8007b82:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007b84:	7dfb      	ldrb	r3, [r7, #23]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d17c      	bne.n	8007c84 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6a1b      	ldr	r3, [r3, #32]
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 8007b92:	7dbb      	ldrb	r3, [r7, #22]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d102      	bne.n	8007b9e <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8007b98:	2304      	movs	r3, #4
 8007b9a:	75fb      	strb	r3, [r7, #23]
 8007b9c:	e077      	b.n	8007c8e <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6a1b      	ldr	r3, [r3, #32]
 8007ba2:	330b      	adds	r3, #11
 8007ba4:	781b      	ldrb	r3, [r3, #0]
 8007ba6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007baa:	73fb      	strb	r3, [r7, #15]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	7bfa      	ldrb	r2, [r7, #15]
 8007bb0:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8007bb2:	7dbb      	ldrb	r3, [r7, #22]
 8007bb4:	2be5      	cmp	r3, #229	@ 0xe5
 8007bb6:	d00e      	beq.n	8007bd6 <dir_read+0x80>
 8007bb8:	7dbb      	ldrb	r3, [r7, #22]
 8007bba:	2b2e      	cmp	r3, #46	@ 0x2e
 8007bbc:	d00b      	beq.n	8007bd6 <dir_read+0x80>
 8007bbe:	7bfb      	ldrb	r3, [r7, #15]
 8007bc0:	f023 0320 	bic.w	r3, r3, #32
 8007bc4:	2b08      	cmp	r3, #8
 8007bc6:	bf0c      	ite	eq
 8007bc8:	2301      	moveq	r3, #1
 8007bca:	2300      	movne	r3, #0
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	461a      	mov	r2, r3
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d002      	beq.n	8007bdc <dir_read+0x86>
				ord = 0xFF;
 8007bd6:	23ff      	movs	r3, #255	@ 0xff
 8007bd8:	757b      	strb	r3, [r7, #21]
 8007bda:	e044      	b.n	8007c66 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 8007bdc:	7bfb      	ldrb	r3, [r7, #15]
 8007bde:	2b0f      	cmp	r3, #15
 8007be0:	d12f      	bne.n	8007c42 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8007be2:	7dbb      	ldrb	r3, [r7, #22]
 8007be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00d      	beq.n	8007c08 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6a1b      	ldr	r3, [r3, #32]
 8007bf0:	7b5b      	ldrb	r3, [r3, #13]
 8007bf2:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 8007bf4:	7dbb      	ldrb	r3, [r7, #22]
 8007bf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bfa:	75bb      	strb	r3, [r7, #22]
 8007bfc:	7dbb      	ldrb	r3, [r7, #22]
 8007bfe:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	695a      	ldr	r2, [r3, #20]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8007c08:	7dba      	ldrb	r2, [r7, #22]
 8007c0a:	7d7b      	ldrb	r3, [r7, #21]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d115      	bne.n	8007c3c <dir_read+0xe6>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6a1b      	ldr	r3, [r3, #32]
 8007c14:	330d      	adds	r3, #13
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	7d3a      	ldrb	r2, [r7, #20]
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d10e      	bne.n	8007c3c <dir_read+0xe6>
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	68da      	ldr	r2, [r3, #12]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6a1b      	ldr	r3, [r3, #32]
 8007c26:	4619      	mov	r1, r3
 8007c28:	4610      	mov	r0, r2
 8007c2a:	f7ff fe03 	bl	8007834 <pick_lfn>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d003      	beq.n	8007c3c <dir_read+0xe6>
 8007c34:	7d7b      	ldrb	r3, [r7, #21]
 8007c36:	3b01      	subs	r3, #1
 8007c38:	b2db      	uxtb	r3, r3
 8007c3a:	e000      	b.n	8007c3e <dir_read+0xe8>
 8007c3c:	23ff      	movs	r3, #255	@ 0xff
 8007c3e:	757b      	strb	r3, [r7, #21]
 8007c40:	e011      	b.n	8007c66 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8007c42:	7d7b      	ldrb	r3, [r7, #21]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d109      	bne.n	8007c5c <dir_read+0x106>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a1b      	ldr	r3, [r3, #32]
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f7ff ff61 	bl	8007b14 <sum_sfn>
 8007c52:	4603      	mov	r3, r0
 8007c54:	461a      	mov	r2, r3
 8007c56:	7d3b      	ldrb	r3, [r7, #20]
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d015      	beq.n	8007c88 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c62:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 8007c64:	e010      	b.n	8007c88 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8007c66:	2100      	movs	r1, #0
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f7ff fc28 	bl	80074be <dir_next>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007c72:	7dfb      	ldrb	r3, [r7, #23]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d109      	bne.n	8007c8c <dir_read+0x136>
	while (dp->sect) {
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	69db      	ldr	r3, [r3, #28]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	f47f af79 	bne.w	8007b74 <dir_read+0x1e>
 8007c82:	e004      	b.n	8007c8e <dir_read+0x138>
		if (res != FR_OK) break;
 8007c84:	bf00      	nop
 8007c86:	e002      	b.n	8007c8e <dir_read+0x138>
					break;
 8007c88:	bf00      	nop
 8007c8a:	e000      	b.n	8007c8e <dir_read+0x138>
		if (res != FR_OK) break;
 8007c8c:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8007c8e:	7dfb      	ldrb	r3, [r7, #23]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d002      	beq.n	8007c9a <dir_read+0x144>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	61da      	str	r2, [r3, #28]
	return res;
 8007c9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3718      	adds	r7, #24
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b086      	sub	sp, #24
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8007cb2:	2100      	movs	r1, #0
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f7ff fb87 	bl	80073c8 <dir_sdi>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007cbe:	7dfb      	ldrb	r3, [r7, #23]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d001      	beq.n	8007cc8 <dir_find+0x24>
 8007cc4:	7dfb      	ldrb	r3, [r7, #23]
 8007cc6:	e0a9      	b.n	8007e1c <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007cc8:	23ff      	movs	r3, #255	@ 0xff
 8007cca:	753b      	strb	r3, [r7, #20]
 8007ccc:	7d3b      	ldrb	r3, [r7, #20]
 8007cce:	757b      	strb	r3, [r7, #21]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8007cd6:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	69db      	ldr	r3, [r3, #28]
 8007cdc:	4619      	mov	r1, r3
 8007cde:	6938      	ldr	r0, [r7, #16]
 8007ce0:	f7ff f864 	bl	8006dac <move_window>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8007ce8:	7dfb      	ldrb	r3, [r7, #23]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	f040 8090 	bne.w	8007e10 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6a1b      	ldr	r3, [r3, #32]
 8007cf4:	781b      	ldrb	r3, [r3, #0]
 8007cf6:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8007cf8:	7dbb      	ldrb	r3, [r7, #22]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d102      	bne.n	8007d04 <dir_find+0x60>
 8007cfe:	2304      	movs	r3, #4
 8007d00:	75fb      	strb	r3, [r7, #23]
 8007d02:	e08a      	b.n	8007e1a <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6a1b      	ldr	r3, [r3, #32]
 8007d08:	330b      	adds	r3, #11
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d10:	73fb      	strb	r3, [r7, #15]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	7bfa      	ldrb	r2, [r7, #15]
 8007d16:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8007d18:	7dbb      	ldrb	r3, [r7, #22]
 8007d1a:	2be5      	cmp	r3, #229	@ 0xe5
 8007d1c:	d007      	beq.n	8007d2e <dir_find+0x8a>
 8007d1e:	7bfb      	ldrb	r3, [r7, #15]
 8007d20:	f003 0308 	and.w	r3, r3, #8
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d009      	beq.n	8007d3c <dir_find+0x98>
 8007d28:	7bfb      	ldrb	r3, [r7, #15]
 8007d2a:	2b0f      	cmp	r3, #15
 8007d2c:	d006      	beq.n	8007d3c <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007d2e:	23ff      	movs	r3, #255	@ 0xff
 8007d30:	757b      	strb	r3, [r7, #21]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f04f 32ff 	mov.w	r2, #4294967295
 8007d38:	631a      	str	r2, [r3, #48]	@ 0x30
 8007d3a:	e05e      	b.n	8007dfa <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8007d3c:	7bfb      	ldrb	r3, [r7, #15]
 8007d3e:	2b0f      	cmp	r3, #15
 8007d40:	d136      	bne.n	8007db0 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d154      	bne.n	8007dfa <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8007d50:	7dbb      	ldrb	r3, [r7, #22]
 8007d52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d00d      	beq.n	8007d76 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6a1b      	ldr	r3, [r3, #32]
 8007d5e:	7b5b      	ldrb	r3, [r3, #13]
 8007d60:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8007d62:	7dbb      	ldrb	r3, [r7, #22]
 8007d64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d68:	75bb      	strb	r3, [r7, #22]
 8007d6a:	7dbb      	ldrb	r3, [r7, #22]
 8007d6c:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	695a      	ldr	r2, [r3, #20]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8007d76:	7dba      	ldrb	r2, [r7, #22]
 8007d78:	7d7b      	ldrb	r3, [r7, #21]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d115      	bne.n	8007daa <dir_find+0x106>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a1b      	ldr	r3, [r3, #32]
 8007d82:	330d      	adds	r3, #13
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	7d3a      	ldrb	r2, [r7, #20]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d10e      	bne.n	8007daa <dir_find+0x106>
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	68da      	ldr	r2, [r3, #12]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6a1b      	ldr	r3, [r3, #32]
 8007d94:	4619      	mov	r1, r3
 8007d96:	4610      	mov	r0, r2
 8007d98:	f7ff fcdc 	bl	8007754 <cmp_lfn>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d003      	beq.n	8007daa <dir_find+0x106>
 8007da2:	7d7b      	ldrb	r3, [r7, #21]
 8007da4:	3b01      	subs	r3, #1
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	e000      	b.n	8007dac <dir_find+0x108>
 8007daa:	23ff      	movs	r3, #255	@ 0xff
 8007dac:	757b      	strb	r3, [r7, #21]
 8007dae:	e024      	b.n	8007dfa <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8007db0:	7d7b      	ldrb	r3, [r7, #21]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d109      	bne.n	8007dca <dir_find+0x126>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6a1b      	ldr	r3, [r3, #32]
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f7ff feaa 	bl	8007b14 <sum_sfn>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	7d3b      	ldrb	r3, [r7, #20]
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d024      	beq.n	8007e14 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007dd0:	f003 0301 	and.w	r3, r3, #1
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d10a      	bne.n	8007dee <dir_find+0x14a>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6a18      	ldr	r0, [r3, #32]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	3324      	adds	r3, #36	@ 0x24
 8007de0:	220b      	movs	r2, #11
 8007de2:	4619      	mov	r1, r3
 8007de4:	f7fe fdef 	bl	80069c6 <mem_cmp>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d014      	beq.n	8007e18 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8007dee:	23ff      	movs	r3, #255	@ 0xff
 8007df0:	757b      	strb	r3, [r7, #21]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f04f 32ff 	mov.w	r2, #4294967295
 8007df8:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007dfa:	2100      	movs	r1, #0
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f7ff fb5e 	bl	80074be <dir_next>
 8007e02:	4603      	mov	r3, r0
 8007e04:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007e06:	7dfb      	ldrb	r3, [r7, #23]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	f43f af65 	beq.w	8007cd8 <dir_find+0x34>
 8007e0e:	e004      	b.n	8007e1a <dir_find+0x176>
		if (res != FR_OK) break;
 8007e10:	bf00      	nop
 8007e12:	e002      	b.n	8007e1a <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8007e14:	bf00      	nop
 8007e16:	e000      	b.n	8007e1a <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8007e18:	bf00      	nop

	return res;
 8007e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3718      	adds	r7, #24
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b08c      	sub	sp, #48	@ 0x30
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007e38:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d001      	beq.n	8007e44 <dir_register+0x20>
 8007e40:	2306      	movs	r3, #6
 8007e42:	e0e0      	b.n	8008006 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8007e44:	2300      	movs	r3, #0
 8007e46:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e48:	e002      	b.n	8007e50 <dir_register+0x2c>
 8007e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e50:	69fb      	ldr	r3, [r7, #28]
 8007e52:	68da      	ldr	r2, [r3, #12]
 8007e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e56:	005b      	lsls	r3, r3, #1
 8007e58:	4413      	add	r3, r2
 8007e5a:	881b      	ldrh	r3, [r3, #0]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d1f4      	bne.n	8007e4a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8007e66:	f107 030c 	add.w	r3, r7, #12
 8007e6a:	220c      	movs	r2, #12
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f7fe fd6e 	bl	800694e <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8007e72:	7dfb      	ldrb	r3, [r7, #23]
 8007e74:	f003 0301 	and.w	r3, r3, #1
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d032      	beq.n	8007ee2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2240      	movs	r2, #64	@ 0x40
 8007e80:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8007e84:	2301      	movs	r3, #1
 8007e86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e88:	e016      	b.n	8007eb8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8007e90:	69fb      	ldr	r3, [r7, #28]
 8007e92:	68da      	ldr	r2, [r3, #12]
 8007e94:	f107 010c 	add.w	r1, r7, #12
 8007e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9a:	f7ff fd97 	bl	80079cc <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f7ff ff00 	bl	8007ca4 <dir_find>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8007eaa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d106      	bne.n	8007ec0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8007eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eba:	2b63      	cmp	r3, #99	@ 0x63
 8007ebc:	d9e5      	bls.n	8007e8a <dir_register+0x66>
 8007ebe:	e000      	b.n	8007ec2 <dir_register+0x9e>
			if (res != FR_OK) break;
 8007ec0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8007ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ec4:	2b64      	cmp	r3, #100	@ 0x64
 8007ec6:	d101      	bne.n	8007ecc <dir_register+0xa8>
 8007ec8:	2307      	movs	r3, #7
 8007eca:	e09c      	b.n	8008006 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8007ecc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007ed0:	2b04      	cmp	r3, #4
 8007ed2:	d002      	beq.n	8007eda <dir_register+0xb6>
 8007ed4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007ed8:	e095      	b.n	8008006 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8007eda:	7dfa      	ldrb	r2, [r7, #23]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8007ee2:	7dfb      	ldrb	r3, [r7, #23]
 8007ee4:	f003 0302 	and.w	r3, r3, #2
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d007      	beq.n	8007efc <dir_register+0xd8>
 8007eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eee:	330c      	adds	r3, #12
 8007ef0:	4a47      	ldr	r2, [pc, #284]	@ (8008010 <dir_register+0x1ec>)
 8007ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ef6:	089b      	lsrs	r3, r3, #2
 8007ef8:	3301      	adds	r3, #1
 8007efa:	e000      	b.n	8007efe <dir_register+0xda>
 8007efc:	2301      	movs	r3, #1
 8007efe:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8007f00:	6a39      	ldr	r1, [r7, #32]
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f7ff fba0 	bl	8007648 <dir_alloc>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8007f0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d148      	bne.n	8007fa8 <dir_register+0x184>
 8007f16:	6a3b      	ldr	r3, [r7, #32]
 8007f18:	3b01      	subs	r3, #1
 8007f1a:	623b      	str	r3, [r7, #32]
 8007f1c:	6a3b      	ldr	r3, [r7, #32]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d042      	beq.n	8007fa8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	695a      	ldr	r2, [r3, #20]
 8007f26:	6a3b      	ldr	r3, [r7, #32]
 8007f28:	015b      	lsls	r3, r3, #5
 8007f2a:	1ad3      	subs	r3, r2, r3
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f7ff fa4a 	bl	80073c8 <dir_sdi>
 8007f34:	4603      	mov	r3, r0
 8007f36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8007f3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d132      	bne.n	8007fa8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	3324      	adds	r3, #36	@ 0x24
 8007f46:	4618      	mov	r0, r3
 8007f48:	f7ff fde4 	bl	8007b14 <sum_sfn>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	69db      	ldr	r3, [r3, #28]
 8007f54:	4619      	mov	r1, r3
 8007f56:	69f8      	ldr	r0, [r7, #28]
 8007f58:	f7fe ff28 	bl	8006dac <move_window>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8007f62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d11d      	bne.n	8007fa6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8007f6a:	69fb      	ldr	r3, [r7, #28]
 8007f6c:	68d8      	ldr	r0, [r3, #12]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6a19      	ldr	r1, [r3, #32]
 8007f72:	6a3b      	ldr	r3, [r7, #32]
 8007f74:	b2da      	uxtb	r2, r3
 8007f76:	7efb      	ldrb	r3, [r7, #27]
 8007f78:	f7ff fcc0 	bl	80078fc <put_lfn>
				fs->wflag = 1;
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8007f82:	2100      	movs	r1, #0
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f7ff fa9a 	bl	80074be <dir_next>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8007f90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d107      	bne.n	8007fa8 <dir_register+0x184>
 8007f98:	6a3b      	ldr	r3, [r7, #32]
 8007f9a:	3b01      	subs	r3, #1
 8007f9c:	623b      	str	r3, [r7, #32]
 8007f9e:	6a3b      	ldr	r3, [r7, #32]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d1d5      	bne.n	8007f50 <dir_register+0x12c>
 8007fa4:	e000      	b.n	8007fa8 <dir_register+0x184>
				if (res != FR_OK) break;
 8007fa6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8007fa8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d128      	bne.n	8008002 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	69db      	ldr	r3, [r3, #28]
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	69f8      	ldr	r0, [r7, #28]
 8007fb8:	f7fe fef8 	bl	8006dac <move_window>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8007fc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d11b      	bne.n	8008002 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6a1b      	ldr	r3, [r3, #32]
 8007fce:	2220      	movs	r2, #32
 8007fd0:	2100      	movs	r1, #0
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	f7fe fcdc 	bl	8006990 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6a18      	ldr	r0, [r3, #32]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	3324      	adds	r3, #36	@ 0x24
 8007fe0:	220b      	movs	r2, #11
 8007fe2:	4619      	mov	r1, r3
 8007fe4:	f7fe fcb3 	bl	800694e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6a1b      	ldr	r3, [r3, #32]
 8007ff2:	330c      	adds	r3, #12
 8007ff4:	f002 0218 	and.w	r2, r2, #24
 8007ff8:	b2d2      	uxtb	r2, r2
 8007ffa:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8007ffc:	69fb      	ldr	r3, [r7, #28]
 8007ffe:	2201      	movs	r2, #1
 8008000:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008002:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008006:	4618      	mov	r0, r3
 8008008:	3730      	adds	r7, #48	@ 0x30
 800800a:	46bd      	mov	sp, r7
 800800c:	bd80      	pop	{r7, pc}
 800800e:	bf00      	nop
 8008010:	4ec4ec4f 	.word	0x4ec4ec4f

08008014 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b088      	sub	sp, #32
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	2200      	movs	r2, #0
 8008028:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	69db      	ldr	r3, [r3, #28]
 800802e:	2b00      	cmp	r3, #0
 8008030:	f000 80d8 	beq.w	80081e4 <get_fileinfo+0x1d0>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800803c:	d040      	beq.n	80080c0 <get_fileinfo+0xac>
			i = j = 0;
 800803e:	2300      	movs	r3, #0
 8008040:	61bb      	str	r3, [r7, #24]
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 8008046:	e029      	b.n	800809c <get_fileinfo+0x88>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 8008048:	89fb      	ldrh	r3, [r7, #14]
 800804a:	2100      	movs	r1, #0
 800804c:	4618      	mov	r0, r3
 800804e:	f001 fc3f 	bl	80098d0 <ff_convert>
 8008052:	4603      	mov	r3, r0
 8008054:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 8008056:	89fb      	ldrh	r3, [r7, #14]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d102      	bne.n	8008062 <get_fileinfo+0x4e>
 800805c:	2300      	movs	r3, #0
 800805e:	61fb      	str	r3, [r7, #28]
 8008060:	e028      	b.n	80080b4 <get_fileinfo+0xa0>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
 8008062:	89fb      	ldrh	r3, [r7, #14]
 8008064:	2bff      	cmp	r3, #255	@ 0xff
 8008066:	d90a      	bls.n	800807e <get_fileinfo+0x6a>
					fno->fname[i++] = (char)(w >> 8);
 8008068:	89fb      	ldrh	r3, [r7, #14]
 800806a:	0a1b      	lsrs	r3, r3, #8
 800806c:	b299      	uxth	r1, r3
 800806e:	69fb      	ldr	r3, [r7, #28]
 8008070:	1c5a      	adds	r2, r3, #1
 8008072:	61fa      	str	r2, [r7, #28]
 8008074:	b2c9      	uxtb	r1, r1
 8008076:	683a      	ldr	r2, [r7, #0]
 8008078:	4413      	add	r3, r2
 800807a:	460a      	mov	r2, r1
 800807c:	759a      	strb	r2, [r3, #22]
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	2bfe      	cmp	r3, #254	@ 0xfe
 8008082:	d902      	bls.n	800808a <get_fileinfo+0x76>
 8008084:	2300      	movs	r3, #0
 8008086:	61fb      	str	r3, [r7, #28]
 8008088:	e014      	b.n	80080b4 <get_fileinfo+0xa0>
				fno->fname[i++] = (TCHAR)w;
 800808a:	69fb      	ldr	r3, [r7, #28]
 800808c:	1c5a      	adds	r2, r3, #1
 800808e:	61fa      	str	r2, [r7, #28]
 8008090:	89fa      	ldrh	r2, [r7, #14]
 8008092:	b2d1      	uxtb	r1, r2
 8008094:	683a      	ldr	r2, [r7, #0]
 8008096:	4413      	add	r3, r2
 8008098:	460a      	mov	r2, r1
 800809a:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	68da      	ldr	r2, [r3, #12]
 80080a0:	69bb      	ldr	r3, [r7, #24]
 80080a2:	1c59      	adds	r1, r3, #1
 80080a4:	61b9      	str	r1, [r7, #24]
 80080a6:	005b      	lsls	r3, r3, #1
 80080a8:	4413      	add	r3, r2
 80080aa:	881b      	ldrh	r3, [r3, #0]
 80080ac:	81fb      	strh	r3, [r7, #14]
 80080ae:	89fb      	ldrh	r3, [r7, #14]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1c9      	bne.n	8008048 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 80080b4:	683a      	ldr	r2, [r7, #0]
 80080b6:	69fb      	ldr	r3, [r7, #28]
 80080b8:	4413      	add	r3, r2
 80080ba:	3316      	adds	r3, #22
 80080bc:	2200      	movs	r2, #0
 80080be:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 80080c0:	2300      	movs	r3, #0
 80080c2:	61bb      	str	r3, [r7, #24]
 80080c4:	69bb      	ldr	r3, [r7, #24]
 80080c6:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 80080c8:	683a      	ldr	r2, [r7, #0]
 80080ca:	69fb      	ldr	r3, [r7, #28]
 80080cc:	4413      	add	r3, r2
 80080ce:	3316      	adds	r3, #22
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 80080d4:	e04d      	b.n	8008172 <get_fileinfo+0x15e>
		c = (TCHAR)dp->dir[i++];
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6a1a      	ldr	r2, [r3, #32]
 80080da:	69fb      	ldr	r3, [r7, #28]
 80080dc:	1c59      	adds	r1, r3, #1
 80080de:	61f9      	str	r1, [r7, #28]
 80080e0:	4413      	add	r3, r2
 80080e2:	781b      	ldrb	r3, [r3, #0]
 80080e4:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 80080e6:	7dfb      	ldrb	r3, [r7, #23]
 80080e8:	2b20      	cmp	r3, #32
 80080ea:	d041      	beq.n	8008170 <get_fileinfo+0x15c>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80080ec:	7dfb      	ldrb	r3, [r7, #23]
 80080ee:	2b05      	cmp	r3, #5
 80080f0:	d101      	bne.n	80080f6 <get_fileinfo+0xe2>
 80080f2:	23e5      	movs	r3, #229	@ 0xe5
 80080f4:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 80080f6:	69fb      	ldr	r3, [r7, #28]
 80080f8:	2b09      	cmp	r3, #9
 80080fa:	d10f      	bne.n	800811c <get_fileinfo+0x108>
			if (!lfv) fno->fname[j] = '.';
 80080fc:	89bb      	ldrh	r3, [r7, #12]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d105      	bne.n	800810e <get_fileinfo+0xfa>
 8008102:	683a      	ldr	r2, [r7, #0]
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	4413      	add	r3, r2
 8008108:	3316      	adds	r3, #22
 800810a:	222e      	movs	r2, #46	@ 0x2e
 800810c:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800810e:	69bb      	ldr	r3, [r7, #24]
 8008110:	1c5a      	adds	r2, r3, #1
 8008112:	61ba      	str	r2, [r7, #24]
 8008114:	683a      	ldr	r2, [r7, #0]
 8008116:	4413      	add	r3, r2
 8008118:	222e      	movs	r2, #46	@ 0x2e
 800811a:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800811c:	683a      	ldr	r2, [r7, #0]
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	4413      	add	r3, r2
 8008122:	3309      	adds	r3, #9
 8008124:	7dfa      	ldrb	r2, [r7, #23]
 8008126:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 8008128:	89bb      	ldrh	r3, [r7, #12]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d11c      	bne.n	8008168 <get_fileinfo+0x154>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800812e:	7dfb      	ldrb	r3, [r7, #23]
 8008130:	2b40      	cmp	r3, #64	@ 0x40
 8008132:	d913      	bls.n	800815c <get_fileinfo+0x148>
 8008134:	7dfb      	ldrb	r3, [r7, #23]
 8008136:	2b5a      	cmp	r3, #90	@ 0x5a
 8008138:	d810      	bhi.n	800815c <get_fileinfo+0x148>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a1b      	ldr	r3, [r3, #32]
 800813e:	330c      	adds	r3, #12
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	461a      	mov	r2, r3
 8008144:	69fb      	ldr	r3, [r7, #28]
 8008146:	2b08      	cmp	r3, #8
 8008148:	d901      	bls.n	800814e <get_fileinfo+0x13a>
 800814a:	2310      	movs	r3, #16
 800814c:	e000      	b.n	8008150 <get_fileinfo+0x13c>
 800814e:	2308      	movs	r3, #8
 8008150:	4013      	ands	r3, r2
 8008152:	2b00      	cmp	r3, #0
 8008154:	d002      	beq.n	800815c <get_fileinfo+0x148>
				c += 0x20;			/* To lower */
 8008156:	7dfb      	ldrb	r3, [r7, #23]
 8008158:	3320      	adds	r3, #32
 800815a:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800815c:	683a      	ldr	r2, [r7, #0]
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	4413      	add	r3, r2
 8008162:	3316      	adds	r3, #22
 8008164:	7dfa      	ldrb	r2, [r7, #23]
 8008166:	701a      	strb	r2, [r3, #0]
		}
		j++;
 8008168:	69bb      	ldr	r3, [r7, #24]
 800816a:	3301      	adds	r3, #1
 800816c:	61bb      	str	r3, [r7, #24]
 800816e:	e000      	b.n	8008172 <get_fileinfo+0x15e>
		if (c == ' ') continue;				/* Skip padding spaces */
 8008170:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 8008172:	69fb      	ldr	r3, [r7, #28]
 8008174:	2b0a      	cmp	r3, #10
 8008176:	d9ae      	bls.n	80080d6 <get_fileinfo+0xc2>
	}
	if (!lfv) {
 8008178:	89bb      	ldrh	r3, [r7, #12]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d10d      	bne.n	800819a <get_fileinfo+0x186>
		fno->fname[j] = 0;
 800817e:	683a      	ldr	r2, [r7, #0]
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	4413      	add	r3, r2
 8008184:	3316      	adds	r3, #22
 8008186:	2200      	movs	r2, #0
 8008188:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6a1b      	ldr	r3, [r3, #32]
 800818e:	330c      	adds	r3, #12
 8008190:	781b      	ldrb	r3, [r3, #0]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d101      	bne.n	800819a <get_fileinfo+0x186>
 8008196:	2300      	movs	r3, #0
 8008198:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800819a:	683a      	ldr	r2, [r7, #0]
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	4413      	add	r3, r2
 80081a0:	3309      	adds	r3, #9
 80081a2:	2200      	movs	r2, #0
 80081a4:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6a1b      	ldr	r3, [r3, #32]
 80081aa:	7ada      	ldrb	r2, [r3, #11]
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6a1b      	ldr	r3, [r3, #32]
 80081b4:	331c      	adds	r3, #28
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7fe fb5f 	bl	800687a <ld_dword>
 80081bc:	4602      	mov	r2, r0
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a1b      	ldr	r3, [r3, #32]
 80081c6:	3316      	adds	r3, #22
 80081c8:	4618      	mov	r0, r3
 80081ca:	f7fe fb56 	bl	800687a <ld_dword>
 80081ce:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	b29a      	uxth	r2, r3
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	80da      	strh	r2, [r3, #6]
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	0c1b      	lsrs	r3, r3, #16
 80081dc:	b29a      	uxth	r2, r3
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	809a      	strh	r2, [r3, #4]
 80081e2:	e000      	b.n	80081e6 <get_fileinfo+0x1d2>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80081e4:	bf00      	nop
}
 80081e6:	3720      	adds	r7, #32
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b08a      	sub	sp, #40	@ 0x28
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	613b      	str	r3, [r7, #16]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	60fb      	str	r3, [r7, #12]
 8008204:	2300      	movs	r3, #0
 8008206:	617b      	str	r3, [r7, #20]
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	1c5a      	adds	r2, r3, #1
 8008210:	61ba      	str	r2, [r7, #24]
 8008212:	693a      	ldr	r2, [r7, #16]
 8008214:	4413      	add	r3, r2
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800821a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800821c:	2b1f      	cmp	r3, #31
 800821e:	d96a      	bls.n	80082f6 <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008220:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008222:	2b2f      	cmp	r3, #47	@ 0x2f
 8008224:	d006      	beq.n	8008234 <create_name+0x48>
 8008226:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008228:	2b5c      	cmp	r3, #92	@ 0x5c
 800822a:	d110      	bne.n	800824e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800822c:	e002      	b.n	8008234 <create_name+0x48>
 800822e:	69bb      	ldr	r3, [r7, #24]
 8008230:	3301      	adds	r3, #1
 8008232:	61bb      	str	r3, [r7, #24]
 8008234:	693a      	ldr	r2, [r7, #16]
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	4413      	add	r3, r2
 800823a:	781b      	ldrb	r3, [r3, #0]
 800823c:	2b2f      	cmp	r3, #47	@ 0x2f
 800823e:	d0f6      	beq.n	800822e <create_name+0x42>
 8008240:	693a      	ldr	r2, [r7, #16]
 8008242:	69bb      	ldr	r3, [r7, #24]
 8008244:	4413      	add	r3, r2
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	2b5c      	cmp	r3, #92	@ 0x5c
 800824a:	d0f0      	beq.n	800822e <create_name+0x42>
			break;
 800824c:	e054      	b.n	80082f8 <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	2bfe      	cmp	r3, #254	@ 0xfe
 8008252:	d901      	bls.n	8008258 <create_name+0x6c>
 8008254:	2306      	movs	r3, #6
 8008256:	e1bf      	b.n	80085d8 <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 8008258:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800825a:	b2db      	uxtb	r3, r3
 800825c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 800825e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008260:	b2db      	uxtb	r3, r3
 8008262:	2b80      	cmp	r3, #128	@ 0x80
 8008264:	d925      	bls.n	80082b2 <create_name+0xc6>
 8008266:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008268:	b2db      	uxtb	r3, r3
 800826a:	2bff      	cmp	r3, #255	@ 0xff
 800826c:	d021      	beq.n	80082b2 <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 800826e:	69bb      	ldr	r3, [r7, #24]
 8008270:	1c5a      	adds	r2, r3, #1
 8008272:	61ba      	str	r2, [r7, #24]
 8008274:	693a      	ldr	r2, [r7, #16]
 8008276:	4413      	add	r3, r2
 8008278:	781b      	ldrb	r3, [r3, #0]
 800827a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			w = (w << 8) + b;			/* Create a DBC */
 800827e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008280:	021b      	lsls	r3, r3, #8
 8008282:	b29a      	uxth	r2, r3
 8008284:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008288:	b29b      	uxth	r3, r3
 800828a:	4413      	add	r3, r2
 800828c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 800828e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008292:	2b3f      	cmp	r3, #63	@ 0x3f
 8008294:	d903      	bls.n	800829e <create_name+0xb2>
 8008296:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800829a:	2b7e      	cmp	r3, #126	@ 0x7e
 800829c:	d909      	bls.n	80082b2 <create_name+0xc6>
 800829e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	da03      	bge.n	80082ae <create_name+0xc2>
 80082a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80082aa:	2bff      	cmp	r3, #255	@ 0xff
 80082ac:	d101      	bne.n	80082b2 <create_name+0xc6>
 80082ae:	2306      	movs	r3, #6
 80082b0:	e192      	b.n	80085d8 <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80082b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80082b4:	2101      	movs	r1, #1
 80082b6:	4618      	mov	r0, r3
 80082b8:	f001 fb0a 	bl	80098d0 <ff_convert>
 80082bc:	4603      	mov	r3, r0
 80082be:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80082c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d101      	bne.n	80082ca <create_name+0xde>
 80082c6:	2306      	movs	r3, #6
 80082c8:	e186      	b.n	80085d8 <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80082ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80082cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80082ce:	d809      	bhi.n	80082e4 <create_name+0xf8>
 80082d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80082d2:	4619      	mov	r1, r3
 80082d4:	489a      	ldr	r0, [pc, #616]	@ (8008540 <create_name+0x354>)
 80082d6:	f7fe fb9d 	bl	8006a14 <chk_chr>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d001      	beq.n	80082e4 <create_name+0xf8>
 80082e0:	2306      	movs	r3, #6
 80082e2:	e179      	b.n	80085d8 <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	1c5a      	adds	r2, r3, #1
 80082e8:	617a      	str	r2, [r7, #20]
 80082ea:	005b      	lsls	r3, r3, #1
 80082ec:	68fa      	ldr	r2, [r7, #12]
 80082ee:	4413      	add	r3, r2
 80082f0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80082f2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80082f4:	e78a      	b.n	800820c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80082f6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80082f8:	693a      	ldr	r2, [r7, #16]
 80082fa:	69bb      	ldr	r3, [r7, #24]
 80082fc:	441a      	add	r2, r3
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008302:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008304:	2b1f      	cmp	r3, #31
 8008306:	d801      	bhi.n	800830c <create_name+0x120>
 8008308:	2304      	movs	r3, #4
 800830a:	e000      	b.n	800830e <create_name+0x122>
 800830c:	2300      	movs	r3, #0
 800830e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008312:	e011      	b.n	8008338 <create_name+0x14c>
		w = lfn[di - 1];
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800831a:	3b01      	subs	r3, #1
 800831c:	005b      	lsls	r3, r3, #1
 800831e:	68fa      	ldr	r2, [r7, #12]
 8008320:	4413      	add	r3, r2
 8008322:	881b      	ldrh	r3, [r3, #0]
 8008324:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8008326:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008328:	2b20      	cmp	r3, #32
 800832a:	d002      	beq.n	8008332 <create_name+0x146>
 800832c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800832e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008330:	d106      	bne.n	8008340 <create_name+0x154>
		di--;
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	3b01      	subs	r3, #1
 8008336:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008338:	697b      	ldr	r3, [r7, #20]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d1ea      	bne.n	8008314 <create_name+0x128>
 800833e:	e000      	b.n	8008342 <create_name+0x156>
		if (w != ' ' && w != '.') break;
 8008340:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	005b      	lsls	r3, r3, #1
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	4413      	add	r3, r2
 800834a:	2200      	movs	r2, #0
 800834c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d101      	bne.n	8008358 <create_name+0x16c>
 8008354:	2306      	movs	r3, #6
 8008356:	e13f      	b.n	80085d8 <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	3324      	adds	r3, #36	@ 0x24
 800835c:	220b      	movs	r2, #11
 800835e:	2120      	movs	r1, #32
 8008360:	4618      	mov	r0, r3
 8008362:	f7fe fb15 	bl	8006990 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8008366:	2300      	movs	r3, #0
 8008368:	61bb      	str	r3, [r7, #24]
 800836a:	e002      	b.n	8008372 <create_name+0x186>
 800836c:	69bb      	ldr	r3, [r7, #24]
 800836e:	3301      	adds	r3, #1
 8008370:	61bb      	str	r3, [r7, #24]
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	005b      	lsls	r3, r3, #1
 8008376:	68fa      	ldr	r2, [r7, #12]
 8008378:	4413      	add	r3, r2
 800837a:	881b      	ldrh	r3, [r3, #0]
 800837c:	2b20      	cmp	r3, #32
 800837e:	d0f5      	beq.n	800836c <create_name+0x180>
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	005b      	lsls	r3, r3, #1
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	4413      	add	r3, r2
 8008388:	881b      	ldrh	r3, [r3, #0]
 800838a:	2b2e      	cmp	r3, #46	@ 0x2e
 800838c:	d0ee      	beq.n	800836c <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d009      	beq.n	80083a8 <create_name+0x1bc>
 8008394:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008398:	f043 0303 	orr.w	r3, r3, #3
 800839c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80083a0:	e002      	b.n	80083a8 <create_name+0x1bc>
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	3b01      	subs	r3, #1
 80083a6:	617b      	str	r3, [r7, #20]
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d009      	beq.n	80083c2 <create_name+0x1d6>
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80083b4:	3b01      	subs	r3, #1
 80083b6:	005b      	lsls	r3, r3, #1
 80083b8:	68fa      	ldr	r2, [r7, #12]
 80083ba:	4413      	add	r3, r2
 80083bc:	881b      	ldrh	r3, [r3, #0]
 80083be:	2b2e      	cmp	r3, #46	@ 0x2e
 80083c0:	d1ef      	bne.n	80083a2 <create_name+0x1b6>

	i = b = 0; ni = 8;
 80083c2:	2300      	movs	r3, #0
 80083c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80083c8:	2300      	movs	r3, #0
 80083ca:	623b      	str	r3, [r7, #32]
 80083cc:	2308      	movs	r3, #8
 80083ce:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	1c5a      	adds	r2, r3, #1
 80083d4:	61ba      	str	r2, [r7, #24]
 80083d6:	005b      	lsls	r3, r3, #1
 80083d8:	68fa      	ldr	r2, [r7, #12]
 80083da:	4413      	add	r3, r2
 80083dc:	881b      	ldrh	r3, [r3, #0]
 80083de:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 80083e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	f000 80aa 	beq.w	800853c <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80083e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80083ea:	2b20      	cmp	r3, #32
 80083ec:	d006      	beq.n	80083fc <create_name+0x210>
 80083ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80083f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80083f2:	d10a      	bne.n	800840a <create_name+0x21e>
 80083f4:	69ba      	ldr	r2, [r7, #24]
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d006      	beq.n	800840a <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 80083fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008400:	f043 0303 	orr.w	r3, r3, #3
 8008404:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008408:	e097      	b.n	800853a <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800840a:	6a3a      	ldr	r2, [r7, #32]
 800840c:	69fb      	ldr	r3, [r7, #28]
 800840e:	429a      	cmp	r2, r3
 8008410:	d203      	bcs.n	800841a <create_name+0x22e>
 8008412:	69ba      	ldr	r2, [r7, #24]
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	429a      	cmp	r2, r3
 8008418:	d123      	bne.n	8008462 <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 800841a:	69fb      	ldr	r3, [r7, #28]
 800841c:	2b0b      	cmp	r3, #11
 800841e:	d106      	bne.n	800842e <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 8008420:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008424:	f043 0303 	orr.w	r3, r3, #3
 8008428:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800842c:	e08d      	b.n	800854a <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800842e:	69ba      	ldr	r2, [r7, #24]
 8008430:	697b      	ldr	r3, [r7, #20]
 8008432:	429a      	cmp	r2, r3
 8008434:	d005      	beq.n	8008442 <create_name+0x256>
 8008436:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800843a:	f043 0303 	orr.w	r3, r3, #3
 800843e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;			/* No extension */
 8008442:	69ba      	ldr	r2, [r7, #24]
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	429a      	cmp	r2, r3
 8008448:	d87e      	bhi.n	8008548 <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	61bb      	str	r3, [r7, #24]
 800844e:	2308      	movs	r3, #8
 8008450:	623b      	str	r3, [r7, #32]
 8008452:	230b      	movs	r3, #11
 8008454:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8008456:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008460:	e06b      	b.n	800853a <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8008462:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008464:	2b7f      	cmp	r3, #127	@ 0x7f
 8008466:	d910      	bls.n	800848a <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 8008468:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800846a:	4618      	mov	r0, r3
 800846c:	f001 fa8e 	bl	800998c <ff_wtoupper>
 8008470:	4603      	mov	r3, r0
 8008472:	2100      	movs	r1, #0
 8008474:	4618      	mov	r0, r3
 8008476:	f001 fa2b 	bl	80098d0 <ff_convert>
 800847a:	4603      	mov	r3, r0
 800847c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800847e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008482:	f043 0302 	orr.w	r3, r3, #2
 8008486:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 800848a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800848c:	2bff      	cmp	r3, #255	@ 0xff
 800848e:	d91a      	bls.n	80084c6 <create_name+0x2da>
			if (i >= ni - 1) {
 8008490:	69fb      	ldr	r3, [r7, #28]
 8008492:	3b01      	subs	r3, #1
 8008494:	6a3a      	ldr	r2, [r7, #32]
 8008496:	429a      	cmp	r2, r3
 8008498:	d308      	bcc.n	80084ac <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 800849a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800849e:	f043 0303 	orr.w	r3, r3, #3
 80084a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	623b      	str	r3, [r7, #32]
 80084aa:	e046      	b.n	800853a <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 80084ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084ae:	0a1b      	lsrs	r3, r3, #8
 80084b0:	b299      	uxth	r1, r3
 80084b2:	6a3b      	ldr	r3, [r7, #32]
 80084b4:	1c5a      	adds	r2, r3, #1
 80084b6:	623a      	str	r2, [r7, #32]
 80084b8:	b2c9      	uxtb	r1, r1
 80084ba:	687a      	ldr	r2, [r7, #4]
 80084bc:	4413      	add	r3, r2
 80084be:	460a      	mov	r2, r1
 80084c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80084c4:	e02f      	b.n	8008526 <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80084c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d007      	beq.n	80084dc <create_name+0x2f0>
 80084cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084ce:	4619      	mov	r1, r3
 80084d0:	481c      	ldr	r0, [pc, #112]	@ (8008544 <create_name+0x358>)
 80084d2:	f7fe fa9f 	bl	8006a14 <chk_chr>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d008      	beq.n	80084ee <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80084dc:	235f      	movs	r3, #95	@ 0x5f
 80084de:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80084e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80084e4:	f043 0303 	orr.w	r3, r3, #3
 80084e8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80084ec:	e01b      	b.n	8008526 <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80084ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084f0:	2b40      	cmp	r3, #64	@ 0x40
 80084f2:	d909      	bls.n	8008508 <create_name+0x31c>
 80084f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80084f6:	2b5a      	cmp	r3, #90	@ 0x5a
 80084f8:	d806      	bhi.n	8008508 <create_name+0x31c>
					b |= 2;
 80084fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084fe:	f043 0302 	orr.w	r3, r3, #2
 8008502:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008506:	e00e      	b.n	8008526 <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8008508:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800850a:	2b60      	cmp	r3, #96	@ 0x60
 800850c:	d90b      	bls.n	8008526 <create_name+0x33a>
 800850e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008510:	2b7a      	cmp	r3, #122	@ 0x7a
 8008512:	d808      	bhi.n	8008526 <create_name+0x33a>
						b |= 1; w -= 0x20;
 8008514:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008518:	f043 0301 	orr.w	r3, r3, #1
 800851c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008520:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008522:	3b20      	subs	r3, #32
 8008524:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8008526:	6a3b      	ldr	r3, [r7, #32]
 8008528:	1c5a      	adds	r2, r3, #1
 800852a:	623a      	str	r2, [r7, #32]
 800852c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800852e:	b2d1      	uxtb	r1, r2
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	4413      	add	r3, r2
 8008534:	460a      	mov	r2, r1
 8008536:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800853a:	e749      	b.n	80083d0 <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 800853c:	bf00      	nop
 800853e:	e004      	b.n	800854a <create_name+0x35e>
 8008540:	0800afc0 	.word	0x0800afc0
 8008544:	0800afcc 	.word	0x0800afcc
			if (si > di) break;			/* No extension */
 8008548:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008550:	2be5      	cmp	r3, #229	@ 0xe5
 8008552:	d103      	bne.n	800855c <create_name+0x370>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2205      	movs	r2, #5
 8008558:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	2b08      	cmp	r3, #8
 8008560:	d104      	bne.n	800856c <create_name+0x380>
 8008562:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800856c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008570:	f003 030c 	and.w	r3, r3, #12
 8008574:	2b0c      	cmp	r3, #12
 8008576:	d005      	beq.n	8008584 <create_name+0x398>
 8008578:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800857c:	f003 0303 	and.w	r3, r3, #3
 8008580:	2b03      	cmp	r3, #3
 8008582:	d105      	bne.n	8008590 <create_name+0x3a4>
 8008584:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008588:	f043 0302 	orr.w	r3, r3, #2
 800858c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8008590:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008594:	f003 0302 	and.w	r3, r3, #2
 8008598:	2b00      	cmp	r3, #0
 800859a:	d117      	bne.n	80085cc <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800859c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80085a0:	f003 0303 	and.w	r3, r3, #3
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d105      	bne.n	80085b4 <create_name+0x3c8>
 80085a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80085ac:	f043 0310 	orr.w	r3, r3, #16
 80085b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80085b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80085b8:	f003 030c 	and.w	r3, r3, #12
 80085bc:	2b04      	cmp	r3, #4
 80085be:	d105      	bne.n	80085cc <create_name+0x3e0>
 80085c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80085c4:	f043 0308 	orr.w	r3, r3, #8
 80085c8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80085d2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 80085d6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3728      	adds	r7, #40	@ 0x28
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b086      	sub	sp, #24
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80085f4:	e002      	b.n	80085fc <follow_path+0x1c>
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	3301      	adds	r3, #1
 80085fa:	603b      	str	r3, [r7, #0]
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	2b2f      	cmp	r3, #47	@ 0x2f
 8008602:	d0f8      	beq.n	80085f6 <follow_path+0x16>
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	2b5c      	cmp	r3, #92	@ 0x5c
 800860a:	d0f4      	beq.n	80085f6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	2200      	movs	r2, #0
 8008610:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	781b      	ldrb	r3, [r3, #0]
 8008616:	2b1f      	cmp	r3, #31
 8008618:	d80a      	bhi.n	8008630 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2280      	movs	r2, #128	@ 0x80
 800861e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8008622:	2100      	movs	r1, #0
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f7fe fecf 	bl	80073c8 <dir_sdi>
 800862a:	4603      	mov	r3, r0
 800862c:	75fb      	strb	r3, [r7, #23]
 800862e:	e043      	b.n	80086b8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008630:	463b      	mov	r3, r7
 8008632:	4619      	mov	r1, r3
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f7ff fdd9 	bl	80081ec <create_name>
 800863a:	4603      	mov	r3, r0
 800863c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800863e:	7dfb      	ldrb	r3, [r7, #23]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d134      	bne.n	80086ae <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f7ff fb2d 	bl	8007ca4 <dir_find>
 800864a:	4603      	mov	r3, r0
 800864c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008654:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008656:	7dfb      	ldrb	r3, [r7, #23]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d00a      	beq.n	8008672 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800865c:	7dfb      	ldrb	r3, [r7, #23]
 800865e:	2b04      	cmp	r3, #4
 8008660:	d127      	bne.n	80086b2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008662:	7afb      	ldrb	r3, [r7, #11]
 8008664:	f003 0304 	and.w	r3, r3, #4
 8008668:	2b00      	cmp	r3, #0
 800866a:	d122      	bne.n	80086b2 <follow_path+0xd2>
 800866c:	2305      	movs	r3, #5
 800866e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008670:	e01f      	b.n	80086b2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008672:	7afb      	ldrb	r3, [r7, #11]
 8008674:	f003 0304 	and.w	r3, r3, #4
 8008678:	2b00      	cmp	r3, #0
 800867a:	d11c      	bne.n	80086b6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	799b      	ldrb	r3, [r3, #6]
 8008680:	f003 0310 	and.w	r3, r3, #16
 8008684:	2b00      	cmp	r3, #0
 8008686:	d102      	bne.n	800868e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008688:	2305      	movs	r3, #5
 800868a:	75fb      	strb	r3, [r7, #23]
 800868c:	e014      	b.n	80086b8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	695b      	ldr	r3, [r3, #20]
 8008698:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800869c:	4413      	add	r3, r2
 800869e:	4619      	mov	r1, r3
 80086a0:	68f8      	ldr	r0, [r7, #12]
 80086a2:	f7ff f818 	bl	80076d6 <ld_clust>
 80086a6:	4602      	mov	r2, r0
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80086ac:	e7c0      	b.n	8008630 <follow_path+0x50>
			if (res != FR_OK) break;
 80086ae:	bf00      	nop
 80086b0:	e002      	b.n	80086b8 <follow_path+0xd8>
				break;
 80086b2:	bf00      	nop
 80086b4:	e000      	b.n	80086b8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80086b6:	bf00      	nop
			}
		}
	}

	return res;
 80086b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3718      	adds	r7, #24
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}

080086c2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80086c2:	b480      	push	{r7}
 80086c4:	b087      	sub	sp, #28
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80086ca:	f04f 33ff 	mov.w	r3, #4294967295
 80086ce:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d031      	beq.n	800873c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	617b      	str	r3, [r7, #20]
 80086de:	e002      	b.n	80086e6 <get_ldnumber+0x24>
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	3301      	adds	r3, #1
 80086e4:	617b      	str	r3, [r7, #20]
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	2b1f      	cmp	r3, #31
 80086ec:	d903      	bls.n	80086f6 <get_ldnumber+0x34>
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	2b3a      	cmp	r3, #58	@ 0x3a
 80086f4:	d1f4      	bne.n	80086e0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	2b3a      	cmp	r3, #58	@ 0x3a
 80086fc:	d11c      	bne.n	8008738 <get_ldnumber+0x76>
			tp = *path;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	1c5a      	adds	r2, r3, #1
 8008708:	60fa      	str	r2, [r7, #12]
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	3b30      	subs	r3, #48	@ 0x30
 800870e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	2b09      	cmp	r3, #9
 8008714:	d80e      	bhi.n	8008734 <get_ldnumber+0x72>
 8008716:	68fa      	ldr	r2, [r7, #12]
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	429a      	cmp	r2, r3
 800871c:	d10a      	bne.n	8008734 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d107      	bne.n	8008734 <get_ldnumber+0x72>
					vol = (int)i;
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	3301      	adds	r3, #1
 800872c:	617b      	str	r3, [r7, #20]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	697a      	ldr	r2, [r7, #20]
 8008732:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	e002      	b.n	800873e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008738:	2300      	movs	r3, #0
 800873a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800873c:	693b      	ldr	r3, [r7, #16]
}
 800873e:	4618      	mov	r0, r3
 8008740:	371c      	adds	r7, #28
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
	...

0800874c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b082      	sub	sp, #8
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	70da      	strb	r2, [r3, #3]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f04f 32ff 	mov.w	r2, #4294967295
 8008762:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008764:	6839      	ldr	r1, [r7, #0]
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f7fe fb20 	bl	8006dac <move_window>
 800876c:	4603      	mov	r3, r0
 800876e:	2b00      	cmp	r3, #0
 8008770:	d001      	beq.n	8008776 <check_fs+0x2a>
 8008772:	2304      	movs	r3, #4
 8008774:	e038      	b.n	80087e8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	3334      	adds	r3, #52	@ 0x34
 800877a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800877e:	4618      	mov	r0, r3
 8008780:	f7fe f862 	bl	8006848 <ld_word>
 8008784:	4603      	mov	r3, r0
 8008786:	461a      	mov	r2, r3
 8008788:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800878c:	429a      	cmp	r2, r3
 800878e:	d001      	beq.n	8008794 <check_fs+0x48>
 8008790:	2303      	movs	r3, #3
 8008792:	e029      	b.n	80087e8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800879a:	2be9      	cmp	r3, #233	@ 0xe9
 800879c:	d009      	beq.n	80087b2 <check_fs+0x66>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80087a4:	2beb      	cmp	r3, #235	@ 0xeb
 80087a6:	d11e      	bne.n	80087e6 <check_fs+0x9a>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80087ae:	2b90      	cmp	r3, #144	@ 0x90
 80087b0:	d119      	bne.n	80087e6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	3334      	adds	r3, #52	@ 0x34
 80087b6:	3336      	adds	r3, #54	@ 0x36
 80087b8:	4618      	mov	r0, r3
 80087ba:	f7fe f85e 	bl	800687a <ld_dword>
 80087be:	4603      	mov	r3, r0
 80087c0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80087c4:	4a0a      	ldr	r2, [pc, #40]	@ (80087f0 <check_fs+0xa4>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d101      	bne.n	80087ce <check_fs+0x82>
 80087ca:	2300      	movs	r3, #0
 80087cc:	e00c      	b.n	80087e8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	3334      	adds	r3, #52	@ 0x34
 80087d2:	3352      	adds	r3, #82	@ 0x52
 80087d4:	4618      	mov	r0, r3
 80087d6:	f7fe f850 	bl	800687a <ld_dword>
 80087da:	4603      	mov	r3, r0
 80087dc:	4a05      	ldr	r2, [pc, #20]	@ (80087f4 <check_fs+0xa8>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d101      	bne.n	80087e6 <check_fs+0x9a>
 80087e2:	2300      	movs	r3, #0
 80087e4:	e000      	b.n	80087e8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80087e6:	2302      	movs	r3, #2
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	3708      	adds	r7, #8
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bd80      	pop	{r7, pc}
 80087f0:	00544146 	.word	0x00544146
 80087f4:	33544146 	.word	0x33544146

080087f8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b096      	sub	sp, #88	@ 0x58
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	60f8      	str	r0, [r7, #12]
 8008800:	60b9      	str	r1, [r7, #8]
 8008802:	4613      	mov	r3, r2
 8008804:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	2200      	movs	r2, #0
 800880a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800880c:	68f8      	ldr	r0, [r7, #12]
 800880e:	f7ff ff58 	bl	80086c2 <get_ldnumber>
 8008812:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008814:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008816:	2b00      	cmp	r3, #0
 8008818:	da01      	bge.n	800881e <find_volume+0x26>
 800881a:	230b      	movs	r3, #11
 800881c:	e22d      	b.n	8008c7a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800881e:	4aa1      	ldr	r2, [pc, #644]	@ (8008aa4 <find_volume+0x2ac>)
 8008820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008826:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800882a:	2b00      	cmp	r3, #0
 800882c:	d101      	bne.n	8008832 <find_volume+0x3a>
 800882e:	230c      	movs	r3, #12
 8008830:	e223      	b.n	8008c7a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008836:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008838:	79fb      	ldrb	r3, [r7, #7]
 800883a:	f023 0301 	bic.w	r3, r3, #1
 800883e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d01a      	beq.n	800887e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800884a:	785b      	ldrb	r3, [r3, #1]
 800884c:	4618      	mov	r0, r3
 800884e:	f7fd ff79 	bl	8006744 <disk_status>
 8008852:	4603      	mov	r3, r0
 8008854:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008858:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800885c:	f003 0301 	and.w	r3, r3, #1
 8008860:	2b00      	cmp	r3, #0
 8008862:	d10c      	bne.n	800887e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008864:	79fb      	ldrb	r3, [r7, #7]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d007      	beq.n	800887a <find_volume+0x82>
 800886a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800886e:	f003 0304 	and.w	r3, r3, #4
 8008872:	2b00      	cmp	r3, #0
 8008874:	d001      	beq.n	800887a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008876:	230a      	movs	r3, #10
 8008878:	e1ff      	b.n	8008c7a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800887a:	2300      	movs	r3, #0
 800887c:	e1fd      	b.n	8008c7a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800887e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008880:	2200      	movs	r2, #0
 8008882:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008884:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008886:	b2da      	uxtb	r2, r3
 8008888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800888a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800888c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800888e:	785b      	ldrb	r3, [r3, #1]
 8008890:	4618      	mov	r0, r3
 8008892:	f7fd ff71 	bl	8006778 <disk_initialize>
 8008896:	4603      	mov	r3, r0
 8008898:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800889c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80088a0:	f003 0301 	and.w	r3, r3, #1
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d001      	beq.n	80088ac <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80088a8:	2303      	movs	r3, #3
 80088aa:	e1e6      	b.n	8008c7a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80088ac:	79fb      	ldrb	r3, [r7, #7]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d007      	beq.n	80088c2 <find_volume+0xca>
 80088b2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80088b6:	f003 0304 	and.w	r3, r3, #4
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d001      	beq.n	80088c2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80088be:	230a      	movs	r3, #10
 80088c0:	e1db      	b.n	8008c7a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80088c2:	2300      	movs	r3, #0
 80088c4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80088c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80088c8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80088ca:	f7ff ff3f 	bl	800874c <check_fs>
 80088ce:	4603      	mov	r3, r0
 80088d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80088d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80088d8:	2b02      	cmp	r3, #2
 80088da:	d149      	bne.n	8008970 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80088dc:	2300      	movs	r3, #0
 80088de:	643b      	str	r3, [r7, #64]	@ 0x40
 80088e0:	e01e      	b.n	8008920 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80088e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088e4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80088e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088ea:	011b      	lsls	r3, r3, #4
 80088ec:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80088f0:	4413      	add	r3, r2
 80088f2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80088f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f6:	3304      	adds	r3, #4
 80088f8:	781b      	ldrb	r3, [r3, #0]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d006      	beq.n	800890c <find_volume+0x114>
 80088fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008900:	3308      	adds	r3, #8
 8008902:	4618      	mov	r0, r3
 8008904:	f7fd ffb9 	bl	800687a <ld_dword>
 8008908:	4602      	mov	r2, r0
 800890a:	e000      	b.n	800890e <find_volume+0x116>
 800890c:	2200      	movs	r2, #0
 800890e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	3358      	adds	r3, #88	@ 0x58
 8008914:	443b      	add	r3, r7
 8008916:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800891a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800891c:	3301      	adds	r3, #1
 800891e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008920:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008922:	2b03      	cmp	r3, #3
 8008924:	d9dd      	bls.n	80088e2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008926:	2300      	movs	r3, #0
 8008928:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800892a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800892c:	2b00      	cmp	r3, #0
 800892e:	d002      	beq.n	8008936 <find_volume+0x13e>
 8008930:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008932:	3b01      	subs	r3, #1
 8008934:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	3358      	adds	r3, #88	@ 0x58
 800893c:	443b      	add	r3, r7
 800893e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008942:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008944:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008946:	2b00      	cmp	r3, #0
 8008948:	d005      	beq.n	8008956 <find_volume+0x15e>
 800894a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800894c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800894e:	f7ff fefd 	bl	800874c <check_fs>
 8008952:	4603      	mov	r3, r0
 8008954:	e000      	b.n	8008958 <find_volume+0x160>
 8008956:	2303      	movs	r3, #3
 8008958:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800895c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008960:	2b01      	cmp	r3, #1
 8008962:	d905      	bls.n	8008970 <find_volume+0x178>
 8008964:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008966:	3301      	adds	r3, #1
 8008968:	643b      	str	r3, [r7, #64]	@ 0x40
 800896a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800896c:	2b03      	cmp	r3, #3
 800896e:	d9e2      	bls.n	8008936 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008970:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008974:	2b04      	cmp	r3, #4
 8008976:	d101      	bne.n	800897c <find_volume+0x184>
 8008978:	2301      	movs	r3, #1
 800897a:	e17e      	b.n	8008c7a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800897c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008980:	2b01      	cmp	r3, #1
 8008982:	d901      	bls.n	8008988 <find_volume+0x190>
 8008984:	230d      	movs	r3, #13
 8008986:	e178      	b.n	8008c7a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800898a:	3334      	adds	r3, #52	@ 0x34
 800898c:	330b      	adds	r3, #11
 800898e:	4618      	mov	r0, r3
 8008990:	f7fd ff5a 	bl	8006848 <ld_word>
 8008994:	4603      	mov	r3, r0
 8008996:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800899a:	d001      	beq.n	80089a0 <find_volume+0x1a8>
 800899c:	230d      	movs	r3, #13
 800899e:	e16c      	b.n	8008c7a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80089a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a2:	3334      	adds	r3, #52	@ 0x34
 80089a4:	3316      	adds	r3, #22
 80089a6:	4618      	mov	r0, r3
 80089a8:	f7fd ff4e 	bl	8006848 <ld_word>
 80089ac:	4603      	mov	r3, r0
 80089ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80089b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d106      	bne.n	80089c4 <find_volume+0x1cc>
 80089b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b8:	3334      	adds	r3, #52	@ 0x34
 80089ba:	3324      	adds	r3, #36	@ 0x24
 80089bc:	4618      	mov	r0, r3
 80089be:	f7fd ff5c 	bl	800687a <ld_dword>
 80089c2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80089c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80089c8:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80089ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089cc:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80089d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80089d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d6:	789b      	ldrb	r3, [r3, #2]
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d005      	beq.n	80089e8 <find_volume+0x1f0>
 80089dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089de:	789b      	ldrb	r3, [r3, #2]
 80089e0:	2b02      	cmp	r3, #2
 80089e2:	d001      	beq.n	80089e8 <find_volume+0x1f0>
 80089e4:	230d      	movs	r3, #13
 80089e6:	e148      	b.n	8008c7a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80089e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ea:	789b      	ldrb	r3, [r3, #2]
 80089ec:	461a      	mov	r2, r3
 80089ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089f0:	fb02 f303 	mul.w	r3, r2, r3
 80089f4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80089f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089fc:	461a      	mov	r2, r3
 80089fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a00:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a04:	895b      	ldrh	r3, [r3, #10]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d008      	beq.n	8008a1c <find_volume+0x224>
 8008a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a0c:	895b      	ldrh	r3, [r3, #10]
 8008a0e:	461a      	mov	r2, r3
 8008a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a12:	895b      	ldrh	r3, [r3, #10]
 8008a14:	3b01      	subs	r3, #1
 8008a16:	4013      	ands	r3, r2
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d001      	beq.n	8008a20 <find_volume+0x228>
 8008a1c:	230d      	movs	r3, #13
 8008a1e:	e12c      	b.n	8008c7a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a22:	3334      	adds	r3, #52	@ 0x34
 8008a24:	3311      	adds	r3, #17
 8008a26:	4618      	mov	r0, r3
 8008a28:	f7fd ff0e 	bl	8006848 <ld_word>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	461a      	mov	r2, r3
 8008a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a32:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a36:	891b      	ldrh	r3, [r3, #8]
 8008a38:	f003 030f 	and.w	r3, r3, #15
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d001      	beq.n	8008a46 <find_volume+0x24e>
 8008a42:	230d      	movs	r3, #13
 8008a44:	e119      	b.n	8008c7a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a48:	3334      	adds	r3, #52	@ 0x34
 8008a4a:	3313      	adds	r3, #19
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7fd fefb 	bl	8006848 <ld_word>
 8008a52:	4603      	mov	r3, r0
 8008a54:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008a56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d106      	bne.n	8008a6a <find_volume+0x272>
 8008a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a5e:	3334      	adds	r3, #52	@ 0x34
 8008a60:	3320      	adds	r3, #32
 8008a62:	4618      	mov	r0, r3
 8008a64:	f7fd ff09 	bl	800687a <ld_dword>
 8008a68:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a6c:	3334      	adds	r3, #52	@ 0x34
 8008a6e:	330e      	adds	r3, #14
 8008a70:	4618      	mov	r0, r3
 8008a72:	f7fd fee9 	bl	8006848 <ld_word>
 8008a76:	4603      	mov	r3, r0
 8008a78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008a7a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d101      	bne.n	8008a84 <find_volume+0x28c>
 8008a80:	230d      	movs	r3, #13
 8008a82:	e0fa      	b.n	8008c7a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008a84:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008a86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a88:	4413      	add	r3, r2
 8008a8a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a8c:	8912      	ldrh	r2, [r2, #8]
 8008a8e:	0912      	lsrs	r2, r2, #4
 8008a90:	b292      	uxth	r2, r2
 8008a92:	4413      	add	r3, r2
 8008a94:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008a96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	d204      	bcs.n	8008aa8 <find_volume+0x2b0>
 8008a9e:	230d      	movs	r3, #13
 8008aa0:	e0eb      	b.n	8008c7a <find_volume+0x482>
 8008aa2:	bf00      	nop
 8008aa4:	20000504 	.word	0x20000504
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008aa8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aac:	1ad3      	subs	r3, r2, r3
 8008aae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ab0:	8952      	ldrh	r2, [r2, #10]
 8008ab2:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ab6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d101      	bne.n	8008ac2 <find_volume+0x2ca>
 8008abe:	230d      	movs	r3, #13
 8008ac0:	e0db      	b.n	8008c7a <find_volume+0x482>
		fmt = FS_FAT32;
 8008ac2:	2303      	movs	r3, #3
 8008ac4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aca:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d802      	bhi.n	8008ad8 <find_volume+0x2e0>
 8008ad2:	2302      	movs	r3, #2
 8008ad4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ada:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d802      	bhi.n	8008ae8 <find_volume+0x2f0>
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aea:	1c9a      	adds	r2, r3, #2
 8008aec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aee:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8008af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008af2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008af4:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008af6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008af8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008afa:	441a      	add	r2, r3
 8008afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008afe:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8008b00:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b04:	441a      	add	r2, r3
 8008b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b08:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8008b0a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008b0e:	2b03      	cmp	r3, #3
 8008b10:	d11e      	bne.n	8008b50 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b14:	3334      	adds	r3, #52	@ 0x34
 8008b16:	332a      	adds	r3, #42	@ 0x2a
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f7fd fe95 	bl	8006848 <ld_word>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d001      	beq.n	8008b28 <find_volume+0x330>
 8008b24:	230d      	movs	r3, #13
 8008b26:	e0a8      	b.n	8008c7a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b2a:	891b      	ldrh	r3, [r3, #8]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d001      	beq.n	8008b34 <find_volume+0x33c>
 8008b30:	230d      	movs	r3, #13
 8008b32:	e0a2      	b.n	8008c7a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b36:	3334      	adds	r3, #52	@ 0x34
 8008b38:	332c      	adds	r3, #44	@ 0x2c
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f7fd fe9d 	bl	800687a <ld_dword>
 8008b40:	4602      	mov	r2, r0
 8008b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b44:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b48:	699b      	ldr	r3, [r3, #24]
 8008b4a:	009b      	lsls	r3, r3, #2
 8008b4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b4e:	e01f      	b.n	8008b90 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b52:	891b      	ldrh	r3, [r3, #8]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d101      	bne.n	8008b5c <find_volume+0x364>
 8008b58:	230d      	movs	r3, #13
 8008b5a:	e08e      	b.n	8008c7a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008b5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b62:	441a      	add	r2, r3
 8008b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b66:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008b68:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008b6c:	2b02      	cmp	r3, #2
 8008b6e:	d103      	bne.n	8008b78 <find_volume+0x380>
 8008b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b72:	699b      	ldr	r3, [r3, #24]
 8008b74:	005b      	lsls	r3, r3, #1
 8008b76:	e00a      	b.n	8008b8e <find_volume+0x396>
 8008b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b7a:	699a      	ldr	r2, [r3, #24]
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	005b      	lsls	r3, r3, #1
 8008b80:	4413      	add	r3, r2
 8008b82:	085a      	lsrs	r2, r3, #1
 8008b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b86:	699b      	ldr	r3, [r3, #24]
 8008b88:	f003 0301 	and.w	r3, r3, #1
 8008b8c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008b8e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b92:	69da      	ldr	r2, [r3, #28]
 8008b94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b96:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8008b9a:	0a5b      	lsrs	r3, r3, #9
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d201      	bcs.n	8008ba4 <find_volume+0x3ac>
 8008ba0:	230d      	movs	r3, #13
 8008ba2:	e06a      	b.n	8008c7a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ba6:	f04f 32ff 	mov.w	r2, #4294967295
 8008baa:	615a      	str	r2, [r3, #20]
 8008bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bae:	695a      	ldr	r2, [r3, #20]
 8008bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8008bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb6:	2280      	movs	r2, #128	@ 0x80
 8008bb8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008bba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008bbe:	2b03      	cmp	r3, #3
 8008bc0:	d149      	bne.n	8008c56 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc4:	3334      	adds	r3, #52	@ 0x34
 8008bc6:	3330      	adds	r3, #48	@ 0x30
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f7fd fe3d 	bl	8006848 <ld_word>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	d140      	bne.n	8008c56 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008bd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	4619      	mov	r1, r3
 8008bda:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008bdc:	f7fe f8e6 	bl	8006dac <move_window>
 8008be0:	4603      	mov	r3, r0
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d137      	bne.n	8008c56 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8008be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008be8:	2200      	movs	r2, #0
 8008bea:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bee:	3334      	adds	r3, #52	@ 0x34
 8008bf0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f7fd fe27 	bl	8006848 <ld_word>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008c02:	429a      	cmp	r2, r3
 8008c04:	d127      	bne.n	8008c56 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c08:	3334      	adds	r3, #52	@ 0x34
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f7fd fe35 	bl	800687a <ld_dword>
 8008c10:	4603      	mov	r3, r0
 8008c12:	4a1c      	ldr	r2, [pc, #112]	@ (8008c84 <find_volume+0x48c>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d11e      	bne.n	8008c56 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1a:	3334      	adds	r3, #52	@ 0x34
 8008c1c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008c20:	4618      	mov	r0, r3
 8008c22:	f7fd fe2a 	bl	800687a <ld_dword>
 8008c26:	4603      	mov	r3, r0
 8008c28:	4a17      	ldr	r2, [pc, #92]	@ (8008c88 <find_volume+0x490>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d113      	bne.n	8008c56 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c30:	3334      	adds	r3, #52	@ 0x34
 8008c32:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7fd fe1f 	bl	800687a <ld_dword>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c40:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c44:	3334      	adds	r3, #52	@ 0x34
 8008c46:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f7fd fe15 	bl	800687a <ld_dword>
 8008c50:	4602      	mov	r2, r0
 8008c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c54:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c58:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008c5c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008c5e:	4b0b      	ldr	r3, [pc, #44]	@ (8008c8c <find_volume+0x494>)
 8008c60:	881b      	ldrh	r3, [r3, #0]
 8008c62:	3301      	adds	r3, #1
 8008c64:	b29a      	uxth	r2, r3
 8008c66:	4b09      	ldr	r3, [pc, #36]	@ (8008c8c <find_volume+0x494>)
 8008c68:	801a      	strh	r2, [r3, #0]
 8008c6a:	4b08      	ldr	r3, [pc, #32]	@ (8008c8c <find_volume+0x494>)
 8008c6c:	881a      	ldrh	r2, [r3, #0]
 8008c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c70:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008c72:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008c74:	f7fe f832 	bl	8006cdc <clear_lock>
#endif
	return FR_OK;
 8008c78:	2300      	movs	r3, #0
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3758      	adds	r7, #88	@ 0x58
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}
 8008c82:	bf00      	nop
 8008c84:	41615252 	.word	0x41615252
 8008c88:	61417272 	.word	0x61417272
 8008c8c:	20000508 	.word	0x20000508

08008c90 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b084      	sub	sp, #16
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008c9a:	2309      	movs	r3, #9
 8008c9c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d01c      	beq.n	8008cde <validate+0x4e>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d018      	beq.n	8008cde <validate+0x4e>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	781b      	ldrb	r3, [r3, #0]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d013      	beq.n	8008cde <validate+0x4e>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	889a      	ldrh	r2, [r3, #4]
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	88db      	ldrh	r3, [r3, #6]
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d10c      	bne.n	8008cde <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	785b      	ldrb	r3, [r3, #1]
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f7fd fd3a 	bl	8006744 <disk_status>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	f003 0301 	and.w	r3, r3, #1
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d101      	bne.n	8008cde <validate+0x4e>
			res = FR_OK;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008cde:	7bfb      	ldrb	r3, [r7, #15]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d102      	bne.n	8008cea <validate+0x5a>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	e000      	b.n	8008cec <validate+0x5c>
 8008cea:	2300      	movs	r3, #0
 8008cec:	683a      	ldr	r2, [r7, #0]
 8008cee:	6013      	str	r3, [r2, #0]
	return res;
 8008cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3710      	adds	r7, #16
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}
	...

08008cfc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b088      	sub	sp, #32
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	60f8      	str	r0, [r7, #12]
 8008d04:	60b9      	str	r1, [r7, #8]
 8008d06:	4613      	mov	r3, r2
 8008d08:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008d0e:	f107 0310 	add.w	r3, r7, #16
 8008d12:	4618      	mov	r0, r3
 8008d14:	f7ff fcd5 	bl	80086c2 <get_ldnumber>
 8008d18:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008d1a:	69fb      	ldr	r3, [r7, #28]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	da01      	bge.n	8008d24 <f_mount+0x28>
 8008d20:	230b      	movs	r3, #11
 8008d22:	e02b      	b.n	8008d7c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008d24:	4a17      	ldr	r2, [pc, #92]	@ (8008d84 <f_mount+0x88>)
 8008d26:	69fb      	ldr	r3, [r7, #28]
 8008d28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d2c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008d2e:	69bb      	ldr	r3, [r7, #24]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d005      	beq.n	8008d40 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008d34:	69b8      	ldr	r0, [r7, #24]
 8008d36:	f7fd ffd1 	bl	8006cdc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008d3a:	69bb      	ldr	r3, [r7, #24]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d002      	beq.n	8008d4c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008d4c:	68fa      	ldr	r2, [r7, #12]
 8008d4e:	490d      	ldr	r1, [pc, #52]	@ (8008d84 <f_mount+0x88>)
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d002      	beq.n	8008d62 <f_mount+0x66>
 8008d5c:	79fb      	ldrb	r3, [r7, #7]
 8008d5e:	2b01      	cmp	r3, #1
 8008d60:	d001      	beq.n	8008d66 <f_mount+0x6a>
 8008d62:	2300      	movs	r3, #0
 8008d64:	e00a      	b.n	8008d7c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008d66:	f107 010c 	add.w	r1, r7, #12
 8008d6a:	f107 0308 	add.w	r3, r7, #8
 8008d6e:	2200      	movs	r2, #0
 8008d70:	4618      	mov	r0, r3
 8008d72:	f7ff fd41 	bl	80087f8 <find_volume>
 8008d76:	4603      	mov	r3, r0
 8008d78:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008d7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3720      	adds	r7, #32
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}
 8008d84:	20000504 	.word	0x20000504

08008d88 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008d94:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8008d98:	6018      	str	r0, [r3, #0]
 8008d9a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008d9e:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8008da2:	6019      	str	r1, [r3, #0]
 8008da4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008da8:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8008dac:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008dae:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008db2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d101      	bne.n	8008dc0 <f_open+0x38>
 8008dbc:	2309      	movs	r3, #9
 8008dbe:	e291      	b.n	80092e4 <f_open+0x55c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008dc0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008dc4:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8008dc8:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 8008dcc:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 8008dd0:	7812      	ldrb	r2, [r2, #0]
 8008dd2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008dd6:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 8008dd8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008ddc:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8008de0:	781a      	ldrb	r2, [r3, #0]
 8008de2:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8008de6:	f107 0308 	add.w	r3, r7, #8
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7ff fd04 	bl	80087f8 <find_volume>
 8008df0:	4603      	mov	r3, r0
 8008df2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (res == FR_OK) {
 8008df6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	f040 8265 	bne.w	80092ca <f_open+0x542>
		dj.obj.fs = fs;
 8008e00:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8008e04:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
		INIT_NAMBUF(fs);
 8008e08:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8008e0c:	f107 0214 	add.w	r2, r7, #20
 8008e10:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8008e12:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008e16:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8008e1a:	681a      	ldr	r2, [r3, #0]
 8008e1c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8008e20:	4611      	mov	r1, r2
 8008e22:	4618      	mov	r0, r3
 8008e24:	f7ff fbdc 	bl	80085e0 <follow_path>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008e2e:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d11c      	bne.n	8008e70 <f_open+0xe8>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008e36:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8008e3a:	b25b      	sxtb	r3, r3
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	da03      	bge.n	8008e48 <f_open+0xc0>
				res = FR_INVALID_NAME;
 8008e40:	2306      	movs	r3, #6
 8008e42:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 8008e46:	e013      	b.n	8008e70 <f_open+0xe8>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008e48:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008e4c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8008e50:	781b      	ldrb	r3, [r3, #0]
 8008e52:	2b01      	cmp	r3, #1
 8008e54:	bf8c      	ite	hi
 8008e56:	2301      	movhi	r3, #1
 8008e58:	2300      	movls	r3, #0
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	461a      	mov	r2, r3
 8008e5e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8008e62:	4611      	mov	r1, r2
 8008e64:	4618      	mov	r0, r3
 8008e66:	f7fd fdf1 	bl	8006a4c <chk_lock>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008e70:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008e74:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	f003 031c 	and.w	r3, r3, #28
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	f000 80a7 	beq.w	8008fd2 <f_open+0x24a>
			if (res != FR_OK) {					/* No file, create new */
 8008e84:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d01f      	beq.n	8008ecc <f_open+0x144>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008e8c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8008e90:	2b04      	cmp	r3, #4
 8008e92:	d10e      	bne.n	8008eb2 <f_open+0x12a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008e94:	f7fd fe36 	bl	8006b04 <enq_lock>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d006      	beq.n	8008eac <f_open+0x124>
 8008e9e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f7fe ffbe 	bl	8007e24 <dir_register>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	e000      	b.n	8008eae <f_open+0x126>
 8008eac:	2312      	movs	r3, #18
 8008eae:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008eb2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008eb6:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8008eba:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 8008ebe:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 8008ec2:	7812      	ldrb	r2, [r2, #0]
 8008ec4:	f042 0208 	orr.w	r2, r2, #8
 8008ec8:	701a      	strb	r2, [r3, #0]
 8008eca:	e015      	b.n	8008ef8 <f_open+0x170>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008ecc:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 8008ed0:	f003 0311 	and.w	r3, r3, #17
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d003      	beq.n	8008ee0 <f_open+0x158>
					res = FR_DENIED;
 8008ed8:	2307      	movs	r3, #7
 8008eda:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 8008ede:	e00b      	b.n	8008ef8 <f_open+0x170>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008ee0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008ee4:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8008ee8:	781b      	ldrb	r3, [r3, #0]
 8008eea:	f003 0304 	and.w	r3, r3, #4
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d002      	beq.n	8008ef8 <f_open+0x170>
 8008ef2:	2308      	movs	r3, #8
 8008ef4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008ef8:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f040 8088 	bne.w	8009012 <f_open+0x28a>
 8008f02:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008f06:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	f003 0308 	and.w	r3, r3, #8
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d07e      	beq.n	8009012 <f_open+0x28a>
				dw = GET_FATTIME();
 8008f14:	f7fd f9c6 	bl	80062a4 <get_fattime>
 8008f18:	f8c7 0258 	str.w	r0, [r7, #600]	@ 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008f1c:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8008f20:	330e      	adds	r3, #14
 8008f22:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8008f26:	4618      	mov	r0, r3
 8008f28:	f7fd fce5 	bl	80068f6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008f2c:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8008f30:	3316      	adds	r3, #22
 8008f32:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7fd fcdd 	bl	80068f6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008f3c:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8008f40:	330b      	adds	r3, #11
 8008f42:	2220      	movs	r2, #32
 8008f44:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008f46:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8008f4a:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 8008f4e:	4611      	mov	r1, r2
 8008f50:	4618      	mov	r0, r3
 8008f52:	f7fe fbc0 	bl	80076d6 <ld_clust>
 8008f56:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008f5a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8008f5e:	f8d7 1238 	ldr.w	r1, [r7, #568]	@ 0x238
 8008f62:	2200      	movs	r2, #0
 8008f64:	4618      	mov	r0, r3
 8008f66:	f7fe fbd5 	bl	8007714 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008f6a:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8008f6e:	331c      	adds	r3, #28
 8008f70:	2100      	movs	r1, #0
 8008f72:	4618      	mov	r0, r3
 8008f74:	f7fd fcbf 	bl	80068f6 <st_dword>
					fs->wflag = 1;
 8008f78:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008f80:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d044      	beq.n	8009012 <f_open+0x28a>
						dw = fs->winsect;
 8008f88:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8008f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f8e:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
						res = remove_chain(&dj.obj, cl, 0);
 8008f92:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8008f96:	2200      	movs	r2, #0
 8008f98:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f7fe f8e2 	bl	8007166 <remove_chain>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
						if (res == FR_OK) {
 8008fa8:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d130      	bne.n	8009012 <f_open+0x28a>
							res = move_window(fs, dw);
 8008fb0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8008fb4:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f7fd fef7 	bl	8006dac <move_window>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008fc4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8008fc8:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 8008fcc:	3a01      	subs	r2, #1
 8008fce:	611a      	str	r2, [r3, #16]
 8008fd0:	e01f      	b.n	8009012 <f_open+0x28a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008fd2:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d11b      	bne.n	8009012 <f_open+0x28a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008fda:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 8008fde:	f003 0310 	and.w	r3, r3, #16
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d003      	beq.n	8008fee <f_open+0x266>
					res = FR_NO_FILE;
 8008fe6:	2304      	movs	r3, #4
 8008fe8:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 8008fec:	e011      	b.n	8009012 <f_open+0x28a>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008fee:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008ff2:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8008ff6:	781b      	ldrb	r3, [r3, #0]
 8008ff8:	f003 0302 	and.w	r3, r3, #2
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d008      	beq.n	8009012 <f_open+0x28a>
 8009000:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 8009004:	f003 0301 	and.w	r3, r3, #1
 8009008:	2b00      	cmp	r3, #0
 800900a:	d002      	beq.n	8009012 <f_open+0x28a>
						res = FR_DENIED;
 800900c:	2307      	movs	r3, #7
 800900e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 8009012:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8009016:	2b00      	cmp	r3, #0
 8009018:	d148      	bne.n	80090ac <f_open+0x324>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800901a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800901e:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8009022:	781b      	ldrb	r3, [r3, #0]
 8009024:	f003 0308 	and.w	r3, r3, #8
 8009028:	2b00      	cmp	r3, #0
 800902a:	d00b      	beq.n	8009044 <f_open+0x2bc>
				mode |= FA_MODIFIED;
 800902c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009030:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8009034:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 8009038:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800903c:	7812      	ldrb	r2, [r2, #0]
 800903e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009042:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009044:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8009048:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800904a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800904e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8009056:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800905a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800905e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009066:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800906a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800906e:	781b      	ldrb	r3, [r3, #0]
 8009070:	2b01      	cmp	r3, #1
 8009072:	bf8c      	ite	hi
 8009074:	2301      	movhi	r3, #1
 8009076:	2300      	movls	r3, #0
 8009078:	b2db      	uxtb	r3, r3
 800907a:	461a      	mov	r2, r3
 800907c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009080:	4611      	mov	r1, r2
 8009082:	4618      	mov	r0, r3
 8009084:	f7fd fd60 	bl	8006b48 <inc_lock>
 8009088:	4602      	mov	r2, r0
 800908a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800908e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009096:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800909a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	691b      	ldr	r3, [r3, #16]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d102      	bne.n	80090ac <f_open+0x324>
 80090a6:	2302      	movs	r3, #2
 80090a8:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 80090ac:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	f040 810a 	bne.w	80092ca <f_open+0x542>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80090b6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80090ba:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 80090be:	4611      	mov	r1, r2
 80090c0:	4618      	mov	r0, r3
 80090c2:	f7fe fb08 	bl	80076d6 <ld_clust>
 80090c6:	4602      	mov	r2, r0
 80090c8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80090cc:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80090d4:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 80090d8:	331c      	adds	r3, #28
 80090da:	4618      	mov	r0, r3
 80090dc:	f7fd fbcd 	bl	800687a <ld_dword>
 80090e0:	4602      	mov	r2, r0
 80090e2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80090e6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80090ee:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80090f2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2200      	movs	r2, #0
 80090fa:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80090fc:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8009100:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009104:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800910c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8009110:	88da      	ldrh	r2, [r3, #6]
 8009112:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009116:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800911e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009122:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800912c:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 8009130:	7812      	ldrb	r2, [r2, #0]
 8009132:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009134:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009138:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	2200      	movs	r2, #0
 8009140:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009142:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009146:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	2200      	movs	r2, #0
 800914e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009150:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009154:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	2200      	movs	r2, #0
 800915c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800915e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009162:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	3330      	adds	r3, #48	@ 0x30
 800916a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800916e:	2100      	movs	r1, #0
 8009170:	4618      	mov	r0, r3
 8009172:	f7fd fc0d 	bl	8006990 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009176:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800917a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800917e:	781b      	ldrb	r3, [r3, #0]
 8009180:	f003 0320 	and.w	r3, r3, #32
 8009184:	2b00      	cmp	r3, #0
 8009186:	f000 80a0 	beq.w	80092ca <f_open+0x542>
 800918a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800918e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68db      	ldr	r3, [r3, #12]
 8009196:	2b00      	cmp	r3, #0
 8009198:	f000 8097 	beq.w	80092ca <f_open+0x542>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800919c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80091a0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	68da      	ldr	r2, [r3, #12]
 80091a8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80091ac:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80091b4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80091b8:	895b      	ldrh	r3, [r3, #10]
 80091ba:	025b      	lsls	r3, r3, #9
 80091bc:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80091c0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80091c4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80091d0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80091d4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	68db      	ldr	r3, [r3, #12]
 80091dc:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 80091e0:	e021      	b.n	8009226 <f_open+0x49e>
					clst = get_fat(&fp->obj, clst);
 80091e2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80091e6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 80091f0:	4618      	mov	r0, r3
 80091f2:	f7fd fe27 	bl	8006e44 <get_fat>
 80091f6:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
					if (clst <= 1) res = FR_INT_ERR;
 80091fa:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d802      	bhi.n	8009208 <f_open+0x480>
 8009202:	2302      	movs	r3, #2
 8009204:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009208:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800920c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009210:	d102      	bne.n	8009218 <f_open+0x490>
 8009212:	2301      	movs	r3, #1
 8009214:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009218:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800921c:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 8009226:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800922a:	2b00      	cmp	r3, #0
 800922c:	d105      	bne.n	800923a <f_open+0x4b2>
 800922e:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8009232:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8009236:	429a      	cmp	r2, r3
 8009238:	d8d3      	bhi.n	80091e2 <f_open+0x45a>
				}
				fp->clust = clst;
 800923a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800923e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 8009248:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800924a:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800924e:	2b00      	cmp	r3, #0
 8009250:	d13b      	bne.n	80092ca <f_open+0x542>
 8009252:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8009256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800925a:	2b00      	cmp	r3, #0
 800925c:	d035      	beq.n	80092ca <f_open+0x542>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800925e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8009262:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 8009266:	4618      	mov	r0, r3
 8009268:	f7fd fdcd 	bl	8006e06 <clust2sect>
 800926c:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
 8009270:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8009274:	2b00      	cmp	r3, #0
 8009276:	d103      	bne.n	8009280 <f_open+0x4f8>
						res = FR_INT_ERR;
 8009278:	2302      	movs	r3, #2
 800927a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800927e:	e024      	b.n	80092ca <f_open+0x542>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009280:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8009284:	0a5a      	lsrs	r2, r3, #9
 8009286:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800928a:	441a      	add	r2, r3
 800928c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8009290:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009298:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800929c:	7858      	ldrb	r0, [r3, #1]
 800929e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80092a2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80092ac:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80092b0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	6a1a      	ldr	r2, [r3, #32]
 80092b8:	2301      	movs	r3, #1
 80092ba:	f7fd fa85 	bl	80067c8 <disk_read>
 80092be:	4603      	mov	r3, r0
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d002      	beq.n	80092ca <f_open+0x542>
 80092c4:	2301      	movs	r3, #1
 80092c6:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80092ca:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d006      	beq.n	80092e0 <f_open+0x558>
 80092d2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80092d6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	2200      	movs	r2, #0
 80092de:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80092e0:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}

080092ee <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80092ee:	b580      	push	{r7, lr}
 80092f0:	b08e      	sub	sp, #56	@ 0x38
 80092f2:	af00      	add	r7, sp, #0
 80092f4:	60f8      	str	r0, [r7, #12]
 80092f6:	60b9      	str	r1, [r7, #8]
 80092f8:	607a      	str	r2, [r7, #4]
 80092fa:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	2200      	movs	r2, #0
 8009304:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	f107 0214 	add.w	r2, r7, #20
 800930c:	4611      	mov	r1, r2
 800930e:	4618      	mov	r0, r3
 8009310:	f7ff fcbe 	bl	8008c90 <validate>
 8009314:	4603      	mov	r3, r0
 8009316:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800931a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800931e:	2b00      	cmp	r3, #0
 8009320:	d107      	bne.n	8009332 <f_read+0x44>
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	7d5b      	ldrb	r3, [r3, #21]
 8009326:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800932a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800932e:	2b00      	cmp	r3, #0
 8009330:	d002      	beq.n	8009338 <f_read+0x4a>
 8009332:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009336:	e115      	b.n	8009564 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	7d1b      	ldrb	r3, [r3, #20]
 800933c:	f003 0301 	and.w	r3, r3, #1
 8009340:	2b00      	cmp	r3, #0
 8009342:	d101      	bne.n	8009348 <f_read+0x5a>
 8009344:	2307      	movs	r3, #7
 8009346:	e10d      	b.n	8009564 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	68da      	ldr	r2, [r3, #12]
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	699b      	ldr	r3, [r3, #24]
 8009350:	1ad3      	subs	r3, r2, r3
 8009352:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8009354:	687a      	ldr	r2, [r7, #4]
 8009356:	6a3b      	ldr	r3, [r7, #32]
 8009358:	429a      	cmp	r2, r3
 800935a:	f240 80fe 	bls.w	800955a <f_read+0x26c>
 800935e:	6a3b      	ldr	r3, [r7, #32]
 8009360:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8009362:	e0fa      	b.n	800955a <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	699b      	ldr	r3, [r3, #24]
 8009368:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800936c:	2b00      	cmp	r3, #0
 800936e:	f040 80c6 	bne.w	80094fe <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	699b      	ldr	r3, [r3, #24]
 8009376:	0a5b      	lsrs	r3, r3, #9
 8009378:	697a      	ldr	r2, [r7, #20]
 800937a:	8952      	ldrh	r2, [r2, #10]
 800937c:	3a01      	subs	r2, #1
 800937e:	4013      	ands	r3, r2
 8009380:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8009382:	69fb      	ldr	r3, [r7, #28]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d12f      	bne.n	80093e8 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	699b      	ldr	r3, [r3, #24]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d103      	bne.n	8009398 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	633b      	str	r3, [r7, #48]	@ 0x30
 8009396:	e013      	b.n	80093c0 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800939c:	2b00      	cmp	r3, #0
 800939e:	d007      	beq.n	80093b0 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	699b      	ldr	r3, [r3, #24]
 80093a4:	4619      	mov	r1, r3
 80093a6:	68f8      	ldr	r0, [r7, #12]
 80093a8:	f7fd ffda 	bl	8007360 <clmt_clust>
 80093ac:	6338      	str	r0, [r7, #48]	@ 0x30
 80093ae:	e007      	b.n	80093c0 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80093b0:	68fa      	ldr	r2, [r7, #12]
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	69db      	ldr	r3, [r3, #28]
 80093b6:	4619      	mov	r1, r3
 80093b8:	4610      	mov	r0, r2
 80093ba:	f7fd fd43 	bl	8006e44 <get_fat>
 80093be:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80093c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093c2:	2b01      	cmp	r3, #1
 80093c4:	d804      	bhi.n	80093d0 <f_read+0xe2>
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2202      	movs	r2, #2
 80093ca:	755a      	strb	r2, [r3, #21]
 80093cc:	2302      	movs	r3, #2
 80093ce:	e0c9      	b.n	8009564 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80093d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093d6:	d104      	bne.n	80093e2 <f_read+0xf4>
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2201      	movs	r2, #1
 80093dc:	755a      	strb	r2, [r3, #21]
 80093de:	2301      	movs	r3, #1
 80093e0:	e0c0      	b.n	8009564 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093e6:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80093e8:	697a      	ldr	r2, [r7, #20]
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	69db      	ldr	r3, [r3, #28]
 80093ee:	4619      	mov	r1, r3
 80093f0:	4610      	mov	r0, r2
 80093f2:	f7fd fd08 	bl	8006e06 <clust2sect>
 80093f6:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80093f8:	69bb      	ldr	r3, [r7, #24]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d104      	bne.n	8009408 <f_read+0x11a>
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2202      	movs	r2, #2
 8009402:	755a      	strb	r2, [r3, #21]
 8009404:	2302      	movs	r3, #2
 8009406:	e0ad      	b.n	8009564 <f_read+0x276>
			sect += csect;
 8009408:	69ba      	ldr	r2, [r7, #24]
 800940a:	69fb      	ldr	r3, [r7, #28]
 800940c:	4413      	add	r3, r2
 800940e:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	0a5b      	lsrs	r3, r3, #9
 8009414:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009418:	2b00      	cmp	r3, #0
 800941a:	d039      	beq.n	8009490 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800941c:	69fa      	ldr	r2, [r7, #28]
 800941e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009420:	4413      	add	r3, r2
 8009422:	697a      	ldr	r2, [r7, #20]
 8009424:	8952      	ldrh	r2, [r2, #10]
 8009426:	4293      	cmp	r3, r2
 8009428:	d905      	bls.n	8009436 <f_read+0x148>
					cc = fs->csize - csect;
 800942a:	697b      	ldr	r3, [r7, #20]
 800942c:	895b      	ldrh	r3, [r3, #10]
 800942e:	461a      	mov	r2, r3
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	1ad3      	subs	r3, r2, r3
 8009434:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	7858      	ldrb	r0, [r3, #1]
 800943a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800943c:	69ba      	ldr	r2, [r7, #24]
 800943e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009440:	f7fd f9c2 	bl	80067c8 <disk_read>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d004      	beq.n	8009454 <f_read+0x166>
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2201      	movs	r2, #1
 800944e:	755a      	strb	r2, [r3, #21]
 8009450:	2301      	movs	r3, #1
 8009452:	e087      	b.n	8009564 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	7d1b      	ldrb	r3, [r3, #20]
 8009458:	b25b      	sxtb	r3, r3
 800945a:	2b00      	cmp	r3, #0
 800945c:	da14      	bge.n	8009488 <f_read+0x19a>
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	6a1a      	ldr	r2, [r3, #32]
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	1ad3      	subs	r3, r2, r3
 8009466:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009468:	429a      	cmp	r2, r3
 800946a:	d90d      	bls.n	8009488 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	6a1a      	ldr	r2, [r3, #32]
 8009470:	69bb      	ldr	r3, [r7, #24]
 8009472:	1ad3      	subs	r3, r2, r3
 8009474:	025b      	lsls	r3, r3, #9
 8009476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009478:	18d0      	adds	r0, r2, r3
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	3330      	adds	r3, #48	@ 0x30
 800947e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009482:	4619      	mov	r1, r3
 8009484:	f7fd fa63 	bl	800694e <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8009488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800948a:	025b      	lsls	r3, r3, #9
 800948c:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800948e:	e050      	b.n	8009532 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	6a1b      	ldr	r3, [r3, #32]
 8009494:	69ba      	ldr	r2, [r7, #24]
 8009496:	429a      	cmp	r2, r3
 8009498:	d02e      	beq.n	80094f8 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	7d1b      	ldrb	r3, [r3, #20]
 800949e:	b25b      	sxtb	r3, r3
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	da18      	bge.n	80094d6 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80094a4:	697b      	ldr	r3, [r7, #20]
 80094a6:	7858      	ldrb	r0, [r3, #1]
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	6a1a      	ldr	r2, [r3, #32]
 80094b2:	2301      	movs	r3, #1
 80094b4:	f7fd f9a8 	bl	8006808 <disk_write>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d004      	beq.n	80094c8 <f_read+0x1da>
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	2201      	movs	r2, #1
 80094c2:	755a      	strb	r2, [r3, #21]
 80094c4:	2301      	movs	r3, #1
 80094c6:	e04d      	b.n	8009564 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	7d1b      	ldrb	r3, [r3, #20]
 80094cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094d0:	b2da      	uxtb	r2, r3
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	7858      	ldrb	r0, [r3, #1]
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80094e0:	2301      	movs	r3, #1
 80094e2:	69ba      	ldr	r2, [r7, #24]
 80094e4:	f7fd f970 	bl	80067c8 <disk_read>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d004      	beq.n	80094f8 <f_read+0x20a>
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2201      	movs	r2, #1
 80094f2:	755a      	strb	r2, [r3, #21]
 80094f4:	2301      	movs	r3, #1
 80094f6:	e035      	b.n	8009564 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	69ba      	ldr	r2, [r7, #24]
 80094fc:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009506:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800950a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800950c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	429a      	cmp	r2, r3
 8009512:	d901      	bls.n	8009518 <f_read+0x22a>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	699b      	ldr	r3, [r3, #24]
 8009522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009526:	4413      	add	r3, r2
 8009528:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800952a:	4619      	mov	r1, r3
 800952c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800952e:	f7fd fa0e 	bl	800694e <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8009532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009536:	4413      	add	r3, r2
 8009538:	627b      	str	r3, [r7, #36]	@ 0x24
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	699a      	ldr	r2, [r3, #24]
 800953e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009540:	441a      	add	r2, r3
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	619a      	str	r2, [r3, #24]
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800954c:	441a      	add	r2, r3
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	601a      	str	r2, [r3, #0]
 8009552:	687a      	ldr	r2, [r7, #4]
 8009554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009556:	1ad3      	subs	r3, r2, r3
 8009558:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2b00      	cmp	r3, #0
 800955e:	f47f af01 	bne.w	8009364 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8009562:	2300      	movs	r3, #0
}
 8009564:	4618      	mov	r0, r3
 8009566:	3738      	adds	r7, #56	@ 0x38
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8009572:	af00      	add	r7, sp, #0
 8009574:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009578:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800957c:	6018      	str	r0, [r3, #0]
 800957e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009582:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8009586:	6019      	str	r1, [r3, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8009588:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800958c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d101      	bne.n	800959a <f_opendir+0x2e>
 8009596:	2309      	movs	r3, #9
 8009598:	e0a0      	b.n	80096dc <f_opendir+0x170>

	/* Get logical drive */
	obj = &dp->obj;
 800959a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800959e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	res = find_volume(&path, &fs, 0);
 80095a8:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 80095ac:	463b      	mov	r3, r7
 80095ae:	2200      	movs	r2, #0
 80095b0:	4618      	mov	r0, r3
 80095b2:	f7ff f921 	bl	80087f8 <find_volume>
 80095b6:	4603      	mov	r3, r0
 80095b8:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
	if (res == FR_OK) {
 80095bc:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f040 8081 	bne.w	80096c8 <f_opendir+0x15c>
		obj->fs = fs;
 80095c6:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 80095ca:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80095ce:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 80095d0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80095d4:	f107 020c 	add.w	r2, r7, #12
 80095d8:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 80095da:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80095de:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80095e2:	681a      	ldr	r2, [r3, #0]
 80095e4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80095e8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80095ec:	4611      	mov	r1, r2
 80095ee:	6818      	ldr	r0, [r3, #0]
 80095f0:	f7fe fff6 	bl	80085e0 <follow_path>
 80095f4:	4603      	mov	r3, r0
 80095f6:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
		if (res == FR_OK) {						/* Follow completed */
 80095fa:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d15b      	bne.n	80096ba <f_opendir+0x14e>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8009602:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009606:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009610:	b25b      	sxtb	r3, r3
 8009612:	2b00      	cmp	r3, #0
 8009614:	db1a      	blt.n	800964c <f_opendir+0xe0>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8009616:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800961a:	799b      	ldrb	r3, [r3, #6]
 800961c:	f003 0310 	and.w	r3, r3, #16
 8009620:	2b00      	cmp	r3, #0
 8009622:	d010      	beq.n	8009646 <f_opendir+0xda>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8009624:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 8009628:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800962c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	6a1b      	ldr	r3, [r3, #32]
 8009634:	4619      	mov	r1, r3
 8009636:	4610      	mov	r0, r2
 8009638:	f7fe f84d 	bl	80076d6 <ld_clust>
 800963c:	4602      	mov	r2, r0
 800963e:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8009642:	609a      	str	r2, [r3, #8]
 8009644:	e002      	b.n	800964c <f_opendir+0xe0>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8009646:	2305      	movs	r3, #5
 8009648:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
				}
			}
			if (res == FR_OK) {
 800964c:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 8009650:	2b00      	cmp	r3, #0
 8009652:	d132      	bne.n	80096ba <f_opendir+0x14e>
				obj->id = fs->id;
 8009654:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8009658:	88da      	ldrh	r2, [r3, #6]
 800965a:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800965e:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8009660:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8009664:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009668:	2100      	movs	r1, #0
 800966a:	6818      	ldr	r0, [r3, #0]
 800966c:	f7fd feac 	bl	80073c8 <dir_sdi>
 8009670:	4603      	mov	r3, r0
 8009672:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8009676:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 800967a:	2b00      	cmp	r3, #0
 800967c:	d11d      	bne.n	80096ba <f_opendir+0x14e>
					if (obj->sclust) {
 800967e:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8009682:	689b      	ldr	r3, [r3, #8]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d014      	beq.n	80096b2 <f_opendir+0x146>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8009688:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800968c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009690:	2100      	movs	r1, #0
 8009692:	6818      	ldr	r0, [r3, #0]
 8009694:	f7fd fa58 	bl	8006b48 <inc_lock>
 8009698:	4602      	mov	r2, r0
 800969a:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800969e:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80096a0:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80096a4:	691b      	ldr	r3, [r3, #16]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d107      	bne.n	80096ba <f_opendir+0x14e>
 80096aa:	2312      	movs	r3, #18
 80096ac:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
 80096b0:	e003      	b.n	80096ba <f_opendir+0x14e>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 80096b2:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80096b6:	2200      	movs	r2, #0
 80096b8:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80096ba:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 80096be:	2b04      	cmp	r3, #4
 80096c0:	d102      	bne.n	80096c8 <f_opendir+0x15c>
 80096c2:	2305      	movs	r3, #5
 80096c4:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 80096c8:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d003      	beq.n	80096d8 <f_opendir+0x16c>
 80096d0:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80096d4:	2200      	movs	r2, #0
 80096d6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80096d8:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
}
 80096dc:	4618      	mov	r0, r3
 80096de:	f507 7706 	add.w	r7, r7, #536	@ 0x218
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}

080096e6 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 80096e6:	b580      	push	{r7, lr}
 80096e8:	b084      	sub	sp, #16
 80096ea:	af00      	add	r7, sp, #0
 80096ec:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f107 0208 	add.w	r2, r7, #8
 80096f4:	4611      	mov	r1, r2
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7ff faca 	bl	8008c90 <validate>
 80096fc:	4603      	mov	r3, r0
 80096fe:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009700:	7bfb      	ldrb	r3, [r7, #15]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d110      	bne.n	8009728 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	691b      	ldr	r3, [r3, #16]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d006      	beq.n	800971c <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	691b      	ldr	r3, [r3, #16]
 8009712:	4618      	mov	r0, r3
 8009714:	f7fd faa6 	bl	8006c64 <dec_lock>
 8009718:	4603      	mov	r3, r0
 800971a:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800971c:	7bfb      	ldrb	r3, [r7, #15]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d102      	bne.n	8009728 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2200      	movs	r2, #0
 8009726:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8009728:	7bfb      	ldrb	r3, [r7, #15]
}
 800972a:	4618      	mov	r0, r3
 800972c:	3710      	adds	r7, #16
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}

08009732 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8009732:	b580      	push	{r7, lr}
 8009734:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 8009738:	af00      	add	r7, sp, #0
 800973a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800973e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8009742:	6018      	str	r0, [r3, #0]
 8009744:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009748:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800974c:	6019      	str	r1, [r3, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800974e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009752:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800975c:	4611      	mov	r1, r2
 800975e:	4618      	mov	r0, r3
 8009760:	f7ff fa96 	bl	8008c90 <validate>
 8009764:	4603      	mov	r3, r0
 8009766:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
	if (res == FR_OK) {
 800976a:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 800976e:	2b00      	cmp	r3, #0
 8009770:	d14b      	bne.n	800980a <f_readdir+0xd8>
		if (!fno) {
 8009772:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009776:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d10b      	bne.n	8009798 <f_readdir+0x66>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8009780:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009784:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8009788:	2100      	movs	r1, #0
 800978a:	6818      	ldr	r0, [r3, #0]
 800978c:	f7fd fe1c 	bl	80073c8 <dir_sdi>
 8009790:	4603      	mov	r3, r0
 8009792:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 8009796:	e038      	b.n	800980a <f_readdir+0xd8>
		} else {
			INIT_NAMBUF(fs);
 8009798:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 800979c:	f107 0208 	add.w	r2, r7, #8
 80097a0:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 80097a2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80097a6:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80097aa:	2100      	movs	r1, #0
 80097ac:	6818      	ldr	r0, [r3, #0]
 80097ae:	f7fe f9d2 	bl	8007b56 <dir_read>
 80097b2:	4603      	mov	r3, r0
 80097b4:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 80097b8:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 80097bc:	2b04      	cmp	r3, #4
 80097be:	d102      	bne.n	80097c6 <f_readdir+0x94>
 80097c0:	2300      	movs	r3, #0
 80097c2:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if (res == FR_OK) {				/* A valid entry is found */
 80097c6:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d11d      	bne.n	800980a <f_readdir+0xd8>
				get_fileinfo(dp, fno);		/* Get the object information */
 80097ce:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80097d2:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 80097d6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80097da:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80097de:	6811      	ldr	r1, [r2, #0]
 80097e0:	6818      	ldr	r0, [r3, #0]
 80097e2:	f7fe fc17 	bl	8008014 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80097e6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80097ea:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80097ee:	2100      	movs	r1, #0
 80097f0:	6818      	ldr	r0, [r3, #0]
 80097f2:	f7fd fe64 	bl	80074be <dir_next>
 80097f6:	4603      	mov	r3, r0
 80097f8:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80097fc:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 8009800:	2b04      	cmp	r3, #4
 8009802:	d102      	bne.n	800980a <f_readdir+0xd8>
 8009804:	2300      	movs	r3, #0
 8009806:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800980a:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
}
 800980e:	4618      	mov	r0, r3
 8009810:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009818:	b480      	push	{r7}
 800981a:	b087      	sub	sp, #28
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	4613      	mov	r3, r2
 8009824:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009826:	2301      	movs	r3, #1
 8009828:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800982a:	2300      	movs	r3, #0
 800982c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800982e:	4b1f      	ldr	r3, [pc, #124]	@ (80098ac <FATFS_LinkDriverEx+0x94>)
 8009830:	7a5b      	ldrb	r3, [r3, #9]
 8009832:	b2db      	uxtb	r3, r3
 8009834:	2b00      	cmp	r3, #0
 8009836:	d131      	bne.n	800989c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009838:	4b1c      	ldr	r3, [pc, #112]	@ (80098ac <FATFS_LinkDriverEx+0x94>)
 800983a:	7a5b      	ldrb	r3, [r3, #9]
 800983c:	b2db      	uxtb	r3, r3
 800983e:	461a      	mov	r2, r3
 8009840:	4b1a      	ldr	r3, [pc, #104]	@ (80098ac <FATFS_LinkDriverEx+0x94>)
 8009842:	2100      	movs	r1, #0
 8009844:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009846:	4b19      	ldr	r3, [pc, #100]	@ (80098ac <FATFS_LinkDriverEx+0x94>)
 8009848:	7a5b      	ldrb	r3, [r3, #9]
 800984a:	b2db      	uxtb	r3, r3
 800984c:	4a17      	ldr	r2, [pc, #92]	@ (80098ac <FATFS_LinkDriverEx+0x94>)
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	4413      	add	r3, r2
 8009852:	68fa      	ldr	r2, [r7, #12]
 8009854:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009856:	4b15      	ldr	r3, [pc, #84]	@ (80098ac <FATFS_LinkDriverEx+0x94>)
 8009858:	7a5b      	ldrb	r3, [r3, #9]
 800985a:	b2db      	uxtb	r3, r3
 800985c:	461a      	mov	r2, r3
 800985e:	4b13      	ldr	r3, [pc, #76]	@ (80098ac <FATFS_LinkDriverEx+0x94>)
 8009860:	4413      	add	r3, r2
 8009862:	79fa      	ldrb	r2, [r7, #7]
 8009864:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009866:	4b11      	ldr	r3, [pc, #68]	@ (80098ac <FATFS_LinkDriverEx+0x94>)
 8009868:	7a5b      	ldrb	r3, [r3, #9]
 800986a:	b2db      	uxtb	r3, r3
 800986c:	1c5a      	adds	r2, r3, #1
 800986e:	b2d1      	uxtb	r1, r2
 8009870:	4a0e      	ldr	r2, [pc, #56]	@ (80098ac <FATFS_LinkDriverEx+0x94>)
 8009872:	7251      	strb	r1, [r2, #9]
 8009874:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009876:	7dbb      	ldrb	r3, [r7, #22]
 8009878:	3330      	adds	r3, #48	@ 0x30
 800987a:	b2da      	uxtb	r2, r3
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	3301      	adds	r3, #1
 8009884:	223a      	movs	r2, #58	@ 0x3a
 8009886:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009888:	68bb      	ldr	r3, [r7, #8]
 800988a:	3302      	adds	r3, #2
 800988c:	222f      	movs	r2, #47	@ 0x2f
 800988e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	3303      	adds	r3, #3
 8009894:	2200      	movs	r2, #0
 8009896:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009898:	2300      	movs	r3, #0
 800989a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800989c:	7dfb      	ldrb	r3, [r7, #23]
}
 800989e:	4618      	mov	r0, r3
 80098a0:	371c      	adds	r7, #28
 80098a2:	46bd      	mov	sp, r7
 80098a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a8:	4770      	bx	lr
 80098aa:	bf00      	nop
 80098ac:	2000052c 	.word	0x2000052c

080098b0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b082      	sub	sp, #8
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
 80098b8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80098ba:	2200      	movs	r2, #0
 80098bc:	6839      	ldr	r1, [r7, #0]
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f7ff ffaa 	bl	8009818 <FATFS_LinkDriverEx>
 80098c4:	4603      	mov	r3, r0
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	3708      	adds	r7, #8
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bd80      	pop	{r7, pc}
	...

080098d0 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b089      	sub	sp, #36	@ 0x24
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	4603      	mov	r3, r0
 80098d8:	6039      	str	r1, [r7, #0]
 80098da:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 80098dc:	88fb      	ldrh	r3, [r7, #6]
 80098de:	2b7f      	cmp	r3, #127	@ 0x7f
 80098e0:	d802      	bhi.n	80098e8 <ff_convert+0x18>
		c = chr;
 80098e2:	88fb      	ldrh	r3, [r7, #6]
 80098e4:	837b      	strh	r3, [r7, #26]
 80098e6:	e045      	b.n	8009974 <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d005      	beq.n	80098fa <ff_convert+0x2a>
			p = oem2uni;
 80098ee:	4b25      	ldr	r3, [pc, #148]	@ (8009984 <ff_convert+0xb4>)
 80098f0:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 80098f2:	f245 5320 	movw	r3, #21792	@ 0x5520
 80098f6:	60bb      	str	r3, [r7, #8]
 80098f8:	e004      	b.n	8009904 <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 80098fa:	4b23      	ldr	r3, [pc, #140]	@ (8009988 <ff_convert+0xb8>)
 80098fc:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 80098fe:	f245 5320 	movw	r3, #21792	@ 0x5520
 8009902:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 8009904:	2300      	movs	r3, #0
 8009906:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 8009908:	2310      	movs	r3, #16
 800990a:	613b      	str	r3, [r7, #16]
 800990c:	e021      	b.n	8009952 <ff_convert+0x82>
			i = li + (hi - li) / 2;
 800990e:	68ba      	ldr	r2, [r7, #8]
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	1ad3      	subs	r3, r2, r3
 8009914:	0fda      	lsrs	r2, r3, #31
 8009916:	4413      	add	r3, r2
 8009918:	105b      	asrs	r3, r3, #1
 800991a:	461a      	mov	r2, r3
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	4413      	add	r3, r2
 8009920:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	009b      	lsls	r3, r3, #2
 8009926:	69fa      	ldr	r2, [r7, #28]
 8009928:	4413      	add	r3, r2
 800992a:	881b      	ldrh	r3, [r3, #0]
 800992c:	88fa      	ldrh	r2, [r7, #6]
 800992e:	429a      	cmp	r2, r3
 8009930:	d013      	beq.n	800995a <ff_convert+0x8a>
			if (chr > p[i * 2])
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	69fa      	ldr	r2, [r7, #28]
 8009938:	4413      	add	r3, r2
 800993a:	881b      	ldrh	r3, [r3, #0]
 800993c:	88fa      	ldrh	r2, [r7, #6]
 800993e:	429a      	cmp	r2, r3
 8009940:	d902      	bls.n	8009948 <ff_convert+0x78>
				li = i;
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	60fb      	str	r3, [r7, #12]
 8009946:	e001      	b.n	800994c <ff_convert+0x7c>
			else
				hi = i;
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 800994c:	693b      	ldr	r3, [r7, #16]
 800994e:	3b01      	subs	r3, #1
 8009950:	613b      	str	r3, [r7, #16]
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d1da      	bne.n	800990e <ff_convert+0x3e>
 8009958:	e000      	b.n	800995c <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 800995a:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d006      	beq.n	8009970 <ff_convert+0xa0>
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	009b      	lsls	r3, r3, #2
 8009966:	3302      	adds	r3, #2
 8009968:	69fa      	ldr	r2, [r7, #28]
 800996a:	4413      	add	r3, r2
 800996c:	881b      	ldrh	r3, [r3, #0]
 800996e:	e000      	b.n	8009972 <ff_convert+0xa2>
 8009970:	2300      	movs	r3, #0
 8009972:	837b      	strh	r3, [r7, #26]
	}

	return c;
 8009974:	8b7b      	ldrh	r3, [r7, #26]
}
 8009976:	4618      	mov	r0, r3
 8009978:	3724      	adds	r7, #36	@ 0x24
 800997a:	46bd      	mov	sp, r7
 800997c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009980:	4770      	bx	lr
 8009982:	bf00      	nop
 8009984:	080204d0 	.word	0x080204d0
 8009988:	0800b04c 	.word	0x0800b04c

0800998c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800998c:	b480      	push	{r7}
 800998e:	b087      	sub	sp, #28
 8009990:	af00      	add	r7, sp, #0
 8009992:	4603      	mov	r3, r0
 8009994:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8009996:	88fb      	ldrh	r3, [r7, #6]
 8009998:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800999c:	d201      	bcs.n	80099a2 <ff_wtoupper+0x16>
 800999e:	4b3e      	ldr	r3, [pc, #248]	@ (8009a98 <ff_wtoupper+0x10c>)
 80099a0:	e000      	b.n	80099a4 <ff_wtoupper+0x18>
 80099a2:	4b3e      	ldr	r3, [pc, #248]	@ (8009a9c <ff_wtoupper+0x110>)
 80099a4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	1c9a      	adds	r2, r3, #2
 80099aa:	617a      	str	r2, [r7, #20]
 80099ac:	881b      	ldrh	r3, [r3, #0]
 80099ae:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80099b0:	8a7b      	ldrh	r3, [r7, #18]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d068      	beq.n	8009a88 <ff_wtoupper+0xfc>
 80099b6:	88fa      	ldrh	r2, [r7, #6]
 80099b8:	8a7b      	ldrh	r3, [r7, #18]
 80099ba:	429a      	cmp	r2, r3
 80099bc:	d364      	bcc.n	8009a88 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	1c9a      	adds	r2, r3, #2
 80099c2:	617a      	str	r2, [r7, #20]
 80099c4:	881b      	ldrh	r3, [r3, #0]
 80099c6:	823b      	strh	r3, [r7, #16]
 80099c8:	8a3b      	ldrh	r3, [r7, #16]
 80099ca:	0a1b      	lsrs	r3, r3, #8
 80099cc:	81fb      	strh	r3, [r7, #14]
 80099ce:	8a3b      	ldrh	r3, [r7, #16]
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80099d4:	88fa      	ldrh	r2, [r7, #6]
 80099d6:	8a79      	ldrh	r1, [r7, #18]
 80099d8:	8a3b      	ldrh	r3, [r7, #16]
 80099da:	440b      	add	r3, r1
 80099dc:	429a      	cmp	r2, r3
 80099de:	da49      	bge.n	8009a74 <ff_wtoupper+0xe8>
			switch (cmd) {
 80099e0:	89fb      	ldrh	r3, [r7, #14]
 80099e2:	2b08      	cmp	r3, #8
 80099e4:	d84f      	bhi.n	8009a86 <ff_wtoupper+0xfa>
 80099e6:	a201      	add	r2, pc, #4	@ (adr r2, 80099ec <ff_wtoupper+0x60>)
 80099e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ec:	08009a11 	.word	0x08009a11
 80099f0:	08009a23 	.word	0x08009a23
 80099f4:	08009a39 	.word	0x08009a39
 80099f8:	08009a41 	.word	0x08009a41
 80099fc:	08009a49 	.word	0x08009a49
 8009a00:	08009a51 	.word	0x08009a51
 8009a04:	08009a59 	.word	0x08009a59
 8009a08:	08009a61 	.word	0x08009a61
 8009a0c:	08009a69 	.word	0x08009a69
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8009a10:	88fa      	ldrh	r2, [r7, #6]
 8009a12:	8a7b      	ldrh	r3, [r7, #18]
 8009a14:	1ad3      	subs	r3, r2, r3
 8009a16:	005b      	lsls	r3, r3, #1
 8009a18:	697a      	ldr	r2, [r7, #20]
 8009a1a:	4413      	add	r3, r2
 8009a1c:	881b      	ldrh	r3, [r3, #0]
 8009a1e:	80fb      	strh	r3, [r7, #6]
 8009a20:	e027      	b.n	8009a72 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8009a22:	88fa      	ldrh	r2, [r7, #6]
 8009a24:	8a7b      	ldrh	r3, [r7, #18]
 8009a26:	1ad3      	subs	r3, r2, r3
 8009a28:	b29b      	uxth	r3, r3
 8009a2a:	f003 0301 	and.w	r3, r3, #1
 8009a2e:	b29b      	uxth	r3, r3
 8009a30:	88fa      	ldrh	r2, [r7, #6]
 8009a32:	1ad3      	subs	r3, r2, r3
 8009a34:	80fb      	strh	r3, [r7, #6]
 8009a36:	e01c      	b.n	8009a72 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8009a38:	88fb      	ldrh	r3, [r7, #6]
 8009a3a:	3b10      	subs	r3, #16
 8009a3c:	80fb      	strh	r3, [r7, #6]
 8009a3e:	e018      	b.n	8009a72 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8009a40:	88fb      	ldrh	r3, [r7, #6]
 8009a42:	3b20      	subs	r3, #32
 8009a44:	80fb      	strh	r3, [r7, #6]
 8009a46:	e014      	b.n	8009a72 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8009a48:	88fb      	ldrh	r3, [r7, #6]
 8009a4a:	3b30      	subs	r3, #48	@ 0x30
 8009a4c:	80fb      	strh	r3, [r7, #6]
 8009a4e:	e010      	b.n	8009a72 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8009a50:	88fb      	ldrh	r3, [r7, #6]
 8009a52:	3b1a      	subs	r3, #26
 8009a54:	80fb      	strh	r3, [r7, #6]
 8009a56:	e00c      	b.n	8009a72 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8009a58:	88fb      	ldrh	r3, [r7, #6]
 8009a5a:	3308      	adds	r3, #8
 8009a5c:	80fb      	strh	r3, [r7, #6]
 8009a5e:	e008      	b.n	8009a72 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8009a60:	88fb      	ldrh	r3, [r7, #6]
 8009a62:	3b50      	subs	r3, #80	@ 0x50
 8009a64:	80fb      	strh	r3, [r7, #6]
 8009a66:	e004      	b.n	8009a72 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8009a68:	88fb      	ldrh	r3, [r7, #6]
 8009a6a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8009a6e:	80fb      	strh	r3, [r7, #6]
 8009a70:	bf00      	nop
			}
			break;
 8009a72:	e008      	b.n	8009a86 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8009a74:	89fb      	ldrh	r3, [r7, #14]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d195      	bne.n	80099a6 <ff_wtoupper+0x1a>
 8009a7a:	8a3b      	ldrh	r3, [r7, #16]
 8009a7c:	005b      	lsls	r3, r3, #1
 8009a7e:	697a      	ldr	r2, [r7, #20]
 8009a80:	4413      	add	r3, r2
 8009a82:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8009a84:	e78f      	b.n	80099a6 <ff_wtoupper+0x1a>
			break;
 8009a86:	bf00      	nop
	}

	return chr;
 8009a88:	88fb      	ldrh	r3, [r7, #6]
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	371c      	adds	r7, #28
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a94:	4770      	bx	lr
 8009a96:	bf00      	nop
 8009a98:	08035954 	.word	0x08035954
 8009a9c:	08035b48 	.word	0x08035b48

08009aa0 <_fclose_r>:
 8009aa0:	b570      	push	{r4, r5, r6, lr}
 8009aa2:	4605      	mov	r5, r0
 8009aa4:	460c      	mov	r4, r1
 8009aa6:	b1b9      	cbz	r1, 8009ad8 <_fclose_r+0x38>
 8009aa8:	b118      	cbz	r0, 8009ab2 <_fclose_r+0x12>
 8009aaa:	6a03      	ldr	r3, [r0, #32]
 8009aac:	b90b      	cbnz	r3, 8009ab2 <_fclose_r+0x12>
 8009aae:	f000 f98d 	bl	8009dcc <__sinit>
 8009ab2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009ab4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ab8:	07d6      	lsls	r6, r2, #31
 8009aba:	d404      	bmi.n	8009ac6 <_fclose_r+0x26>
 8009abc:	0598      	lsls	r0, r3, #22
 8009abe:	d40e      	bmi.n	8009ade <_fclose_r+0x3e>
 8009ac0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ac2:	f000 fb7b 	bl	800a1bc <__retarget_lock_acquire_recursive>
 8009ac6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009aca:	b943      	cbnz	r3, 8009ade <_fclose_r+0x3e>
 8009acc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ace:	07d9      	lsls	r1, r3, #31
 8009ad0:	d402      	bmi.n	8009ad8 <_fclose_r+0x38>
 8009ad2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ad4:	f000 fb73 	bl	800a1be <__retarget_lock_release_recursive>
 8009ad8:	2600      	movs	r6, #0
 8009ada:	4630      	mov	r0, r6
 8009adc:	bd70      	pop	{r4, r5, r6, pc}
 8009ade:	4621      	mov	r1, r4
 8009ae0:	4628      	mov	r0, r5
 8009ae2:	f000 f83b 	bl	8009b5c <__sflush_r>
 8009ae6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8009ae8:	4606      	mov	r6, r0
 8009aea:	b133      	cbz	r3, 8009afa <_fclose_r+0x5a>
 8009aec:	6a21      	ldr	r1, [r4, #32]
 8009aee:	4628      	mov	r0, r5
 8009af0:	4798      	blx	r3
 8009af2:	2800      	cmp	r0, #0
 8009af4:	bfb8      	it	lt
 8009af6:	f04f 36ff 	movlt.w	r6, #4294967295
 8009afa:	89a3      	ldrh	r3, [r4, #12]
 8009afc:	061a      	lsls	r2, r3, #24
 8009afe:	d503      	bpl.n	8009b08 <_fclose_r+0x68>
 8009b00:	6921      	ldr	r1, [r4, #16]
 8009b02:	4628      	mov	r0, r5
 8009b04:	f000 fb5c 	bl	800a1c0 <_free_r>
 8009b08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b0a:	b141      	cbz	r1, 8009b1e <_fclose_r+0x7e>
 8009b0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b10:	4299      	cmp	r1, r3
 8009b12:	d002      	beq.n	8009b1a <_fclose_r+0x7a>
 8009b14:	4628      	mov	r0, r5
 8009b16:	f000 fb53 	bl	800a1c0 <_free_r>
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b1e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009b20:	b121      	cbz	r1, 8009b2c <_fclose_r+0x8c>
 8009b22:	4628      	mov	r0, r5
 8009b24:	f000 fb4c 	bl	800a1c0 <_free_r>
 8009b28:	2300      	movs	r3, #0
 8009b2a:	64a3      	str	r3, [r4, #72]	@ 0x48
 8009b2c:	f000 f942 	bl	8009db4 <__sfp_lock_acquire>
 8009b30:	2300      	movs	r3, #0
 8009b32:	81a3      	strh	r3, [r4, #12]
 8009b34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b36:	07db      	lsls	r3, r3, #31
 8009b38:	d402      	bmi.n	8009b40 <_fclose_r+0xa0>
 8009b3a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b3c:	f000 fb3f 	bl	800a1be <__retarget_lock_release_recursive>
 8009b40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b42:	f000 fb3a 	bl	800a1ba <__retarget_lock_close_recursive>
 8009b46:	f000 f93b 	bl	8009dc0 <__sfp_lock_release>
 8009b4a:	e7c6      	b.n	8009ada <_fclose_r+0x3a>

08009b4c <fclose>:
 8009b4c:	4b02      	ldr	r3, [pc, #8]	@ (8009b58 <fclose+0xc>)
 8009b4e:	4601      	mov	r1, r0
 8009b50:	6818      	ldr	r0, [r3, #0]
 8009b52:	f7ff bfa5 	b.w	8009aa0 <_fclose_r>
 8009b56:	bf00      	nop
 8009b58:	20000018 	.word	0x20000018

08009b5c <__sflush_r>:
 8009b5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b64:	0716      	lsls	r6, r2, #28
 8009b66:	4605      	mov	r5, r0
 8009b68:	460c      	mov	r4, r1
 8009b6a:	d454      	bmi.n	8009c16 <__sflush_r+0xba>
 8009b6c:	684b      	ldr	r3, [r1, #4]
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	dc02      	bgt.n	8009b78 <__sflush_r+0x1c>
 8009b72:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	dd48      	ble.n	8009c0a <__sflush_r+0xae>
 8009b78:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b7a:	2e00      	cmp	r6, #0
 8009b7c:	d045      	beq.n	8009c0a <__sflush_r+0xae>
 8009b7e:	2300      	movs	r3, #0
 8009b80:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009b84:	682f      	ldr	r7, [r5, #0]
 8009b86:	6a21      	ldr	r1, [r4, #32]
 8009b88:	602b      	str	r3, [r5, #0]
 8009b8a:	d030      	beq.n	8009bee <__sflush_r+0x92>
 8009b8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009b8e:	89a3      	ldrh	r3, [r4, #12]
 8009b90:	0759      	lsls	r1, r3, #29
 8009b92:	d505      	bpl.n	8009ba0 <__sflush_r+0x44>
 8009b94:	6863      	ldr	r3, [r4, #4]
 8009b96:	1ad2      	subs	r2, r2, r3
 8009b98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009b9a:	b10b      	cbz	r3, 8009ba0 <__sflush_r+0x44>
 8009b9c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009b9e:	1ad2      	subs	r2, r2, r3
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ba4:	6a21      	ldr	r1, [r4, #32]
 8009ba6:	4628      	mov	r0, r5
 8009ba8:	47b0      	blx	r6
 8009baa:	1c43      	adds	r3, r0, #1
 8009bac:	89a3      	ldrh	r3, [r4, #12]
 8009bae:	d106      	bne.n	8009bbe <__sflush_r+0x62>
 8009bb0:	6829      	ldr	r1, [r5, #0]
 8009bb2:	291d      	cmp	r1, #29
 8009bb4:	d82b      	bhi.n	8009c0e <__sflush_r+0xb2>
 8009bb6:	4a2a      	ldr	r2, [pc, #168]	@ (8009c60 <__sflush_r+0x104>)
 8009bb8:	40ca      	lsrs	r2, r1
 8009bba:	07d6      	lsls	r6, r2, #31
 8009bbc:	d527      	bpl.n	8009c0e <__sflush_r+0xb2>
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	6062      	str	r2, [r4, #4]
 8009bc2:	04d9      	lsls	r1, r3, #19
 8009bc4:	6922      	ldr	r2, [r4, #16]
 8009bc6:	6022      	str	r2, [r4, #0]
 8009bc8:	d504      	bpl.n	8009bd4 <__sflush_r+0x78>
 8009bca:	1c42      	adds	r2, r0, #1
 8009bcc:	d101      	bne.n	8009bd2 <__sflush_r+0x76>
 8009bce:	682b      	ldr	r3, [r5, #0]
 8009bd0:	b903      	cbnz	r3, 8009bd4 <__sflush_r+0x78>
 8009bd2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009bd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bd6:	602f      	str	r7, [r5, #0]
 8009bd8:	b1b9      	cbz	r1, 8009c0a <__sflush_r+0xae>
 8009bda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bde:	4299      	cmp	r1, r3
 8009be0:	d002      	beq.n	8009be8 <__sflush_r+0x8c>
 8009be2:	4628      	mov	r0, r5
 8009be4:	f000 faec 	bl	800a1c0 <_free_r>
 8009be8:	2300      	movs	r3, #0
 8009bea:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bec:	e00d      	b.n	8009c0a <__sflush_r+0xae>
 8009bee:	2301      	movs	r3, #1
 8009bf0:	4628      	mov	r0, r5
 8009bf2:	47b0      	blx	r6
 8009bf4:	4602      	mov	r2, r0
 8009bf6:	1c50      	adds	r0, r2, #1
 8009bf8:	d1c9      	bne.n	8009b8e <__sflush_r+0x32>
 8009bfa:	682b      	ldr	r3, [r5, #0]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d0c6      	beq.n	8009b8e <__sflush_r+0x32>
 8009c00:	2b1d      	cmp	r3, #29
 8009c02:	d001      	beq.n	8009c08 <__sflush_r+0xac>
 8009c04:	2b16      	cmp	r3, #22
 8009c06:	d11e      	bne.n	8009c46 <__sflush_r+0xea>
 8009c08:	602f      	str	r7, [r5, #0]
 8009c0a:	2000      	movs	r0, #0
 8009c0c:	e022      	b.n	8009c54 <__sflush_r+0xf8>
 8009c0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c12:	b21b      	sxth	r3, r3
 8009c14:	e01b      	b.n	8009c4e <__sflush_r+0xf2>
 8009c16:	690f      	ldr	r7, [r1, #16]
 8009c18:	2f00      	cmp	r7, #0
 8009c1a:	d0f6      	beq.n	8009c0a <__sflush_r+0xae>
 8009c1c:	0793      	lsls	r3, r2, #30
 8009c1e:	680e      	ldr	r6, [r1, #0]
 8009c20:	bf08      	it	eq
 8009c22:	694b      	ldreq	r3, [r1, #20]
 8009c24:	600f      	str	r7, [r1, #0]
 8009c26:	bf18      	it	ne
 8009c28:	2300      	movne	r3, #0
 8009c2a:	eba6 0807 	sub.w	r8, r6, r7
 8009c2e:	608b      	str	r3, [r1, #8]
 8009c30:	f1b8 0f00 	cmp.w	r8, #0
 8009c34:	dde9      	ble.n	8009c0a <__sflush_r+0xae>
 8009c36:	6a21      	ldr	r1, [r4, #32]
 8009c38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009c3a:	4643      	mov	r3, r8
 8009c3c:	463a      	mov	r2, r7
 8009c3e:	4628      	mov	r0, r5
 8009c40:	47b0      	blx	r6
 8009c42:	2800      	cmp	r0, #0
 8009c44:	dc08      	bgt.n	8009c58 <__sflush_r+0xfc>
 8009c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c4e:	81a3      	strh	r3, [r4, #12]
 8009c50:	f04f 30ff 	mov.w	r0, #4294967295
 8009c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c58:	4407      	add	r7, r0
 8009c5a:	eba8 0800 	sub.w	r8, r8, r0
 8009c5e:	e7e7      	b.n	8009c30 <__sflush_r+0xd4>
 8009c60:	20400001 	.word	0x20400001

08009c64 <_fflush_r>:
 8009c64:	b538      	push	{r3, r4, r5, lr}
 8009c66:	690b      	ldr	r3, [r1, #16]
 8009c68:	4605      	mov	r5, r0
 8009c6a:	460c      	mov	r4, r1
 8009c6c:	b913      	cbnz	r3, 8009c74 <_fflush_r+0x10>
 8009c6e:	2500      	movs	r5, #0
 8009c70:	4628      	mov	r0, r5
 8009c72:	bd38      	pop	{r3, r4, r5, pc}
 8009c74:	b118      	cbz	r0, 8009c7e <_fflush_r+0x1a>
 8009c76:	6a03      	ldr	r3, [r0, #32]
 8009c78:	b90b      	cbnz	r3, 8009c7e <_fflush_r+0x1a>
 8009c7a:	f000 f8a7 	bl	8009dcc <__sinit>
 8009c7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d0f3      	beq.n	8009c6e <_fflush_r+0xa>
 8009c86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009c88:	07d0      	lsls	r0, r2, #31
 8009c8a:	d404      	bmi.n	8009c96 <_fflush_r+0x32>
 8009c8c:	0599      	lsls	r1, r3, #22
 8009c8e:	d402      	bmi.n	8009c96 <_fflush_r+0x32>
 8009c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c92:	f000 fa93 	bl	800a1bc <__retarget_lock_acquire_recursive>
 8009c96:	4628      	mov	r0, r5
 8009c98:	4621      	mov	r1, r4
 8009c9a:	f7ff ff5f 	bl	8009b5c <__sflush_r>
 8009c9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ca0:	07da      	lsls	r2, r3, #31
 8009ca2:	4605      	mov	r5, r0
 8009ca4:	d4e4      	bmi.n	8009c70 <_fflush_r+0xc>
 8009ca6:	89a3      	ldrh	r3, [r4, #12]
 8009ca8:	059b      	lsls	r3, r3, #22
 8009caa:	d4e1      	bmi.n	8009c70 <_fflush_r+0xc>
 8009cac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009cae:	f000 fa86 	bl	800a1be <__retarget_lock_release_recursive>
 8009cb2:	e7dd      	b.n	8009c70 <_fflush_r+0xc>

08009cb4 <std>:
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	b510      	push	{r4, lr}
 8009cb8:	4604      	mov	r4, r0
 8009cba:	e9c0 3300 	strd	r3, r3, [r0]
 8009cbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009cc2:	6083      	str	r3, [r0, #8]
 8009cc4:	8181      	strh	r1, [r0, #12]
 8009cc6:	6643      	str	r3, [r0, #100]	@ 0x64
 8009cc8:	81c2      	strh	r2, [r0, #14]
 8009cca:	6183      	str	r3, [r0, #24]
 8009ccc:	4619      	mov	r1, r3
 8009cce:	2208      	movs	r2, #8
 8009cd0:	305c      	adds	r0, #92	@ 0x5c
 8009cd2:	f000 f9f9 	bl	800a0c8 <memset>
 8009cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8009d0c <std+0x58>)
 8009cd8:	6263      	str	r3, [r4, #36]	@ 0x24
 8009cda:	4b0d      	ldr	r3, [pc, #52]	@ (8009d10 <std+0x5c>)
 8009cdc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009cde:	4b0d      	ldr	r3, [pc, #52]	@ (8009d14 <std+0x60>)
 8009ce0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8009d18 <std+0x64>)
 8009ce4:	6323      	str	r3, [r4, #48]	@ 0x30
 8009ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8009d1c <std+0x68>)
 8009ce8:	6224      	str	r4, [r4, #32]
 8009cea:	429c      	cmp	r4, r3
 8009cec:	d006      	beq.n	8009cfc <std+0x48>
 8009cee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009cf2:	4294      	cmp	r4, r2
 8009cf4:	d002      	beq.n	8009cfc <std+0x48>
 8009cf6:	33d0      	adds	r3, #208	@ 0xd0
 8009cf8:	429c      	cmp	r4, r3
 8009cfa:	d105      	bne.n	8009d08 <std+0x54>
 8009cfc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009d00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d04:	f000 ba58 	b.w	800a1b8 <__retarget_lock_init_recursive>
 8009d08:	bd10      	pop	{r4, pc}
 8009d0a:	bf00      	nop
 8009d0c:	08009f19 	.word	0x08009f19
 8009d10:	08009f3b 	.word	0x08009f3b
 8009d14:	08009f73 	.word	0x08009f73
 8009d18:	08009f97 	.word	0x08009f97
 8009d1c:	20000538 	.word	0x20000538

08009d20 <stdio_exit_handler>:
 8009d20:	4a02      	ldr	r2, [pc, #8]	@ (8009d2c <stdio_exit_handler+0xc>)
 8009d22:	4903      	ldr	r1, [pc, #12]	@ (8009d30 <stdio_exit_handler+0x10>)
 8009d24:	4803      	ldr	r0, [pc, #12]	@ (8009d34 <stdio_exit_handler+0x14>)
 8009d26:	f000 b869 	b.w	8009dfc <_fwalk_sglue>
 8009d2a:	bf00      	nop
 8009d2c:	2000000c 	.word	0x2000000c
 8009d30:	08009c65 	.word	0x08009c65
 8009d34:	2000001c 	.word	0x2000001c

08009d38 <cleanup_stdio>:
 8009d38:	6841      	ldr	r1, [r0, #4]
 8009d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8009d6c <cleanup_stdio+0x34>)
 8009d3c:	4299      	cmp	r1, r3
 8009d3e:	b510      	push	{r4, lr}
 8009d40:	4604      	mov	r4, r0
 8009d42:	d001      	beq.n	8009d48 <cleanup_stdio+0x10>
 8009d44:	f7ff ff8e 	bl	8009c64 <_fflush_r>
 8009d48:	68a1      	ldr	r1, [r4, #8]
 8009d4a:	4b09      	ldr	r3, [pc, #36]	@ (8009d70 <cleanup_stdio+0x38>)
 8009d4c:	4299      	cmp	r1, r3
 8009d4e:	d002      	beq.n	8009d56 <cleanup_stdio+0x1e>
 8009d50:	4620      	mov	r0, r4
 8009d52:	f7ff ff87 	bl	8009c64 <_fflush_r>
 8009d56:	68e1      	ldr	r1, [r4, #12]
 8009d58:	4b06      	ldr	r3, [pc, #24]	@ (8009d74 <cleanup_stdio+0x3c>)
 8009d5a:	4299      	cmp	r1, r3
 8009d5c:	d004      	beq.n	8009d68 <cleanup_stdio+0x30>
 8009d5e:	4620      	mov	r0, r4
 8009d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d64:	f7ff bf7e 	b.w	8009c64 <_fflush_r>
 8009d68:	bd10      	pop	{r4, pc}
 8009d6a:	bf00      	nop
 8009d6c:	20000538 	.word	0x20000538
 8009d70:	200005a0 	.word	0x200005a0
 8009d74:	20000608 	.word	0x20000608

08009d78 <global_stdio_init.part.0>:
 8009d78:	b510      	push	{r4, lr}
 8009d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8009da8 <global_stdio_init.part.0+0x30>)
 8009d7c:	4c0b      	ldr	r4, [pc, #44]	@ (8009dac <global_stdio_init.part.0+0x34>)
 8009d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8009db0 <global_stdio_init.part.0+0x38>)
 8009d80:	601a      	str	r2, [r3, #0]
 8009d82:	4620      	mov	r0, r4
 8009d84:	2200      	movs	r2, #0
 8009d86:	2104      	movs	r1, #4
 8009d88:	f7ff ff94 	bl	8009cb4 <std>
 8009d8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009d90:	2201      	movs	r2, #1
 8009d92:	2109      	movs	r1, #9
 8009d94:	f7ff ff8e 	bl	8009cb4 <std>
 8009d98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009d9c:	2202      	movs	r2, #2
 8009d9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009da2:	2112      	movs	r1, #18
 8009da4:	f7ff bf86 	b.w	8009cb4 <std>
 8009da8:	20000670 	.word	0x20000670
 8009dac:	20000538 	.word	0x20000538
 8009db0:	08009d21 	.word	0x08009d21

08009db4 <__sfp_lock_acquire>:
 8009db4:	4801      	ldr	r0, [pc, #4]	@ (8009dbc <__sfp_lock_acquire+0x8>)
 8009db6:	f000 ba01 	b.w	800a1bc <__retarget_lock_acquire_recursive>
 8009dba:	bf00      	nop
 8009dbc:	20000679 	.word	0x20000679

08009dc0 <__sfp_lock_release>:
 8009dc0:	4801      	ldr	r0, [pc, #4]	@ (8009dc8 <__sfp_lock_release+0x8>)
 8009dc2:	f000 b9fc 	b.w	800a1be <__retarget_lock_release_recursive>
 8009dc6:	bf00      	nop
 8009dc8:	20000679 	.word	0x20000679

08009dcc <__sinit>:
 8009dcc:	b510      	push	{r4, lr}
 8009dce:	4604      	mov	r4, r0
 8009dd0:	f7ff fff0 	bl	8009db4 <__sfp_lock_acquire>
 8009dd4:	6a23      	ldr	r3, [r4, #32]
 8009dd6:	b11b      	cbz	r3, 8009de0 <__sinit+0x14>
 8009dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ddc:	f7ff bff0 	b.w	8009dc0 <__sfp_lock_release>
 8009de0:	4b04      	ldr	r3, [pc, #16]	@ (8009df4 <__sinit+0x28>)
 8009de2:	6223      	str	r3, [r4, #32]
 8009de4:	4b04      	ldr	r3, [pc, #16]	@ (8009df8 <__sinit+0x2c>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1f5      	bne.n	8009dd8 <__sinit+0xc>
 8009dec:	f7ff ffc4 	bl	8009d78 <global_stdio_init.part.0>
 8009df0:	e7f2      	b.n	8009dd8 <__sinit+0xc>
 8009df2:	bf00      	nop
 8009df4:	08009d39 	.word	0x08009d39
 8009df8:	20000670 	.word	0x20000670

08009dfc <_fwalk_sglue>:
 8009dfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e00:	4607      	mov	r7, r0
 8009e02:	4688      	mov	r8, r1
 8009e04:	4614      	mov	r4, r2
 8009e06:	2600      	movs	r6, #0
 8009e08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e0c:	f1b9 0901 	subs.w	r9, r9, #1
 8009e10:	d505      	bpl.n	8009e1e <_fwalk_sglue+0x22>
 8009e12:	6824      	ldr	r4, [r4, #0]
 8009e14:	2c00      	cmp	r4, #0
 8009e16:	d1f7      	bne.n	8009e08 <_fwalk_sglue+0xc>
 8009e18:	4630      	mov	r0, r6
 8009e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e1e:	89ab      	ldrh	r3, [r5, #12]
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	d907      	bls.n	8009e34 <_fwalk_sglue+0x38>
 8009e24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e28:	3301      	adds	r3, #1
 8009e2a:	d003      	beq.n	8009e34 <_fwalk_sglue+0x38>
 8009e2c:	4629      	mov	r1, r5
 8009e2e:	4638      	mov	r0, r7
 8009e30:	47c0      	blx	r8
 8009e32:	4306      	orrs	r6, r0
 8009e34:	3568      	adds	r5, #104	@ 0x68
 8009e36:	e7e9      	b.n	8009e0c <_fwalk_sglue+0x10>

08009e38 <iprintf>:
 8009e38:	b40f      	push	{r0, r1, r2, r3}
 8009e3a:	b507      	push	{r0, r1, r2, lr}
 8009e3c:	4906      	ldr	r1, [pc, #24]	@ (8009e58 <iprintf+0x20>)
 8009e3e:	ab04      	add	r3, sp, #16
 8009e40:	6808      	ldr	r0, [r1, #0]
 8009e42:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e46:	6881      	ldr	r1, [r0, #8]
 8009e48:	9301      	str	r3, [sp, #4]
 8009e4a:	f000 fadb 	bl	800a404 <_vfiprintf_r>
 8009e4e:	b003      	add	sp, #12
 8009e50:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e54:	b004      	add	sp, #16
 8009e56:	4770      	bx	lr
 8009e58:	20000018 	.word	0x20000018

08009e5c <_puts_r>:
 8009e5c:	6a03      	ldr	r3, [r0, #32]
 8009e5e:	b570      	push	{r4, r5, r6, lr}
 8009e60:	6884      	ldr	r4, [r0, #8]
 8009e62:	4605      	mov	r5, r0
 8009e64:	460e      	mov	r6, r1
 8009e66:	b90b      	cbnz	r3, 8009e6c <_puts_r+0x10>
 8009e68:	f7ff ffb0 	bl	8009dcc <__sinit>
 8009e6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e6e:	07db      	lsls	r3, r3, #31
 8009e70:	d405      	bmi.n	8009e7e <_puts_r+0x22>
 8009e72:	89a3      	ldrh	r3, [r4, #12]
 8009e74:	0598      	lsls	r0, r3, #22
 8009e76:	d402      	bmi.n	8009e7e <_puts_r+0x22>
 8009e78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e7a:	f000 f99f 	bl	800a1bc <__retarget_lock_acquire_recursive>
 8009e7e:	89a3      	ldrh	r3, [r4, #12]
 8009e80:	0719      	lsls	r1, r3, #28
 8009e82:	d502      	bpl.n	8009e8a <_puts_r+0x2e>
 8009e84:	6923      	ldr	r3, [r4, #16]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d135      	bne.n	8009ef6 <_puts_r+0x9a>
 8009e8a:	4621      	mov	r1, r4
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	f000 f8c5 	bl	800a01c <__swsetup_r>
 8009e92:	b380      	cbz	r0, 8009ef6 <_puts_r+0x9a>
 8009e94:	f04f 35ff 	mov.w	r5, #4294967295
 8009e98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e9a:	07da      	lsls	r2, r3, #31
 8009e9c:	d405      	bmi.n	8009eaa <_puts_r+0x4e>
 8009e9e:	89a3      	ldrh	r3, [r4, #12]
 8009ea0:	059b      	lsls	r3, r3, #22
 8009ea2:	d402      	bmi.n	8009eaa <_puts_r+0x4e>
 8009ea4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ea6:	f000 f98a 	bl	800a1be <__retarget_lock_release_recursive>
 8009eaa:	4628      	mov	r0, r5
 8009eac:	bd70      	pop	{r4, r5, r6, pc}
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	da04      	bge.n	8009ebc <_puts_r+0x60>
 8009eb2:	69a2      	ldr	r2, [r4, #24]
 8009eb4:	429a      	cmp	r2, r3
 8009eb6:	dc17      	bgt.n	8009ee8 <_puts_r+0x8c>
 8009eb8:	290a      	cmp	r1, #10
 8009eba:	d015      	beq.n	8009ee8 <_puts_r+0x8c>
 8009ebc:	6823      	ldr	r3, [r4, #0]
 8009ebe:	1c5a      	adds	r2, r3, #1
 8009ec0:	6022      	str	r2, [r4, #0]
 8009ec2:	7019      	strb	r1, [r3, #0]
 8009ec4:	68a3      	ldr	r3, [r4, #8]
 8009ec6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009eca:	3b01      	subs	r3, #1
 8009ecc:	60a3      	str	r3, [r4, #8]
 8009ece:	2900      	cmp	r1, #0
 8009ed0:	d1ed      	bne.n	8009eae <_puts_r+0x52>
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	da11      	bge.n	8009efa <_puts_r+0x9e>
 8009ed6:	4622      	mov	r2, r4
 8009ed8:	210a      	movs	r1, #10
 8009eda:	4628      	mov	r0, r5
 8009edc:	f000 f85f 	bl	8009f9e <__swbuf_r>
 8009ee0:	3001      	adds	r0, #1
 8009ee2:	d0d7      	beq.n	8009e94 <_puts_r+0x38>
 8009ee4:	250a      	movs	r5, #10
 8009ee6:	e7d7      	b.n	8009e98 <_puts_r+0x3c>
 8009ee8:	4622      	mov	r2, r4
 8009eea:	4628      	mov	r0, r5
 8009eec:	f000 f857 	bl	8009f9e <__swbuf_r>
 8009ef0:	3001      	adds	r0, #1
 8009ef2:	d1e7      	bne.n	8009ec4 <_puts_r+0x68>
 8009ef4:	e7ce      	b.n	8009e94 <_puts_r+0x38>
 8009ef6:	3e01      	subs	r6, #1
 8009ef8:	e7e4      	b.n	8009ec4 <_puts_r+0x68>
 8009efa:	6823      	ldr	r3, [r4, #0]
 8009efc:	1c5a      	adds	r2, r3, #1
 8009efe:	6022      	str	r2, [r4, #0]
 8009f00:	220a      	movs	r2, #10
 8009f02:	701a      	strb	r2, [r3, #0]
 8009f04:	e7ee      	b.n	8009ee4 <_puts_r+0x88>
	...

08009f08 <puts>:
 8009f08:	4b02      	ldr	r3, [pc, #8]	@ (8009f14 <puts+0xc>)
 8009f0a:	4601      	mov	r1, r0
 8009f0c:	6818      	ldr	r0, [r3, #0]
 8009f0e:	f7ff bfa5 	b.w	8009e5c <_puts_r>
 8009f12:	bf00      	nop
 8009f14:	20000018 	.word	0x20000018

08009f18 <__sread>:
 8009f18:	b510      	push	{r4, lr}
 8009f1a:	460c      	mov	r4, r1
 8009f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f20:	f000 f8fc 	bl	800a11c <_read_r>
 8009f24:	2800      	cmp	r0, #0
 8009f26:	bfab      	itete	ge
 8009f28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009f2a:	89a3      	ldrhlt	r3, [r4, #12]
 8009f2c:	181b      	addge	r3, r3, r0
 8009f2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009f32:	bfac      	ite	ge
 8009f34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009f36:	81a3      	strhlt	r3, [r4, #12]
 8009f38:	bd10      	pop	{r4, pc}

08009f3a <__swrite>:
 8009f3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f3e:	461f      	mov	r7, r3
 8009f40:	898b      	ldrh	r3, [r1, #12]
 8009f42:	05db      	lsls	r3, r3, #23
 8009f44:	4605      	mov	r5, r0
 8009f46:	460c      	mov	r4, r1
 8009f48:	4616      	mov	r6, r2
 8009f4a:	d505      	bpl.n	8009f58 <__swrite+0x1e>
 8009f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f50:	2302      	movs	r3, #2
 8009f52:	2200      	movs	r2, #0
 8009f54:	f000 f8d0 	bl	800a0f8 <_lseek_r>
 8009f58:	89a3      	ldrh	r3, [r4, #12]
 8009f5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009f62:	81a3      	strh	r3, [r4, #12]
 8009f64:	4632      	mov	r2, r6
 8009f66:	463b      	mov	r3, r7
 8009f68:	4628      	mov	r0, r5
 8009f6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f6e:	f000 b8e7 	b.w	800a140 <_write_r>

08009f72 <__sseek>:
 8009f72:	b510      	push	{r4, lr}
 8009f74:	460c      	mov	r4, r1
 8009f76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f7a:	f000 f8bd 	bl	800a0f8 <_lseek_r>
 8009f7e:	1c43      	adds	r3, r0, #1
 8009f80:	89a3      	ldrh	r3, [r4, #12]
 8009f82:	bf15      	itete	ne
 8009f84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009f86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009f8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009f8e:	81a3      	strheq	r3, [r4, #12]
 8009f90:	bf18      	it	ne
 8009f92:	81a3      	strhne	r3, [r4, #12]
 8009f94:	bd10      	pop	{r4, pc}

08009f96 <__sclose>:
 8009f96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f9a:	f000 b89d 	b.w	800a0d8 <_close_r>

08009f9e <__swbuf_r>:
 8009f9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa0:	460e      	mov	r6, r1
 8009fa2:	4614      	mov	r4, r2
 8009fa4:	4605      	mov	r5, r0
 8009fa6:	b118      	cbz	r0, 8009fb0 <__swbuf_r+0x12>
 8009fa8:	6a03      	ldr	r3, [r0, #32]
 8009faa:	b90b      	cbnz	r3, 8009fb0 <__swbuf_r+0x12>
 8009fac:	f7ff ff0e 	bl	8009dcc <__sinit>
 8009fb0:	69a3      	ldr	r3, [r4, #24]
 8009fb2:	60a3      	str	r3, [r4, #8]
 8009fb4:	89a3      	ldrh	r3, [r4, #12]
 8009fb6:	071a      	lsls	r2, r3, #28
 8009fb8:	d501      	bpl.n	8009fbe <__swbuf_r+0x20>
 8009fba:	6923      	ldr	r3, [r4, #16]
 8009fbc:	b943      	cbnz	r3, 8009fd0 <__swbuf_r+0x32>
 8009fbe:	4621      	mov	r1, r4
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	f000 f82b 	bl	800a01c <__swsetup_r>
 8009fc6:	b118      	cbz	r0, 8009fd0 <__swbuf_r+0x32>
 8009fc8:	f04f 37ff 	mov.w	r7, #4294967295
 8009fcc:	4638      	mov	r0, r7
 8009fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fd0:	6823      	ldr	r3, [r4, #0]
 8009fd2:	6922      	ldr	r2, [r4, #16]
 8009fd4:	1a98      	subs	r0, r3, r2
 8009fd6:	6963      	ldr	r3, [r4, #20]
 8009fd8:	b2f6      	uxtb	r6, r6
 8009fda:	4283      	cmp	r3, r0
 8009fdc:	4637      	mov	r7, r6
 8009fde:	dc05      	bgt.n	8009fec <__swbuf_r+0x4e>
 8009fe0:	4621      	mov	r1, r4
 8009fe2:	4628      	mov	r0, r5
 8009fe4:	f7ff fe3e 	bl	8009c64 <_fflush_r>
 8009fe8:	2800      	cmp	r0, #0
 8009fea:	d1ed      	bne.n	8009fc8 <__swbuf_r+0x2a>
 8009fec:	68a3      	ldr	r3, [r4, #8]
 8009fee:	3b01      	subs	r3, #1
 8009ff0:	60a3      	str	r3, [r4, #8]
 8009ff2:	6823      	ldr	r3, [r4, #0]
 8009ff4:	1c5a      	adds	r2, r3, #1
 8009ff6:	6022      	str	r2, [r4, #0]
 8009ff8:	701e      	strb	r6, [r3, #0]
 8009ffa:	6962      	ldr	r2, [r4, #20]
 8009ffc:	1c43      	adds	r3, r0, #1
 8009ffe:	429a      	cmp	r2, r3
 800a000:	d004      	beq.n	800a00c <__swbuf_r+0x6e>
 800a002:	89a3      	ldrh	r3, [r4, #12]
 800a004:	07db      	lsls	r3, r3, #31
 800a006:	d5e1      	bpl.n	8009fcc <__swbuf_r+0x2e>
 800a008:	2e0a      	cmp	r6, #10
 800a00a:	d1df      	bne.n	8009fcc <__swbuf_r+0x2e>
 800a00c:	4621      	mov	r1, r4
 800a00e:	4628      	mov	r0, r5
 800a010:	f7ff fe28 	bl	8009c64 <_fflush_r>
 800a014:	2800      	cmp	r0, #0
 800a016:	d0d9      	beq.n	8009fcc <__swbuf_r+0x2e>
 800a018:	e7d6      	b.n	8009fc8 <__swbuf_r+0x2a>
	...

0800a01c <__swsetup_r>:
 800a01c:	b538      	push	{r3, r4, r5, lr}
 800a01e:	4b29      	ldr	r3, [pc, #164]	@ (800a0c4 <__swsetup_r+0xa8>)
 800a020:	4605      	mov	r5, r0
 800a022:	6818      	ldr	r0, [r3, #0]
 800a024:	460c      	mov	r4, r1
 800a026:	b118      	cbz	r0, 800a030 <__swsetup_r+0x14>
 800a028:	6a03      	ldr	r3, [r0, #32]
 800a02a:	b90b      	cbnz	r3, 800a030 <__swsetup_r+0x14>
 800a02c:	f7ff fece 	bl	8009dcc <__sinit>
 800a030:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a034:	0719      	lsls	r1, r3, #28
 800a036:	d422      	bmi.n	800a07e <__swsetup_r+0x62>
 800a038:	06da      	lsls	r2, r3, #27
 800a03a:	d407      	bmi.n	800a04c <__swsetup_r+0x30>
 800a03c:	2209      	movs	r2, #9
 800a03e:	602a      	str	r2, [r5, #0]
 800a040:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a044:	81a3      	strh	r3, [r4, #12]
 800a046:	f04f 30ff 	mov.w	r0, #4294967295
 800a04a:	e033      	b.n	800a0b4 <__swsetup_r+0x98>
 800a04c:	0758      	lsls	r0, r3, #29
 800a04e:	d512      	bpl.n	800a076 <__swsetup_r+0x5a>
 800a050:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a052:	b141      	cbz	r1, 800a066 <__swsetup_r+0x4a>
 800a054:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a058:	4299      	cmp	r1, r3
 800a05a:	d002      	beq.n	800a062 <__swsetup_r+0x46>
 800a05c:	4628      	mov	r0, r5
 800a05e:	f000 f8af 	bl	800a1c0 <_free_r>
 800a062:	2300      	movs	r3, #0
 800a064:	6363      	str	r3, [r4, #52]	@ 0x34
 800a066:	89a3      	ldrh	r3, [r4, #12]
 800a068:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a06c:	81a3      	strh	r3, [r4, #12]
 800a06e:	2300      	movs	r3, #0
 800a070:	6063      	str	r3, [r4, #4]
 800a072:	6923      	ldr	r3, [r4, #16]
 800a074:	6023      	str	r3, [r4, #0]
 800a076:	89a3      	ldrh	r3, [r4, #12]
 800a078:	f043 0308 	orr.w	r3, r3, #8
 800a07c:	81a3      	strh	r3, [r4, #12]
 800a07e:	6923      	ldr	r3, [r4, #16]
 800a080:	b94b      	cbnz	r3, 800a096 <__swsetup_r+0x7a>
 800a082:	89a3      	ldrh	r3, [r4, #12]
 800a084:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a088:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a08c:	d003      	beq.n	800a096 <__swsetup_r+0x7a>
 800a08e:	4621      	mov	r1, r4
 800a090:	4628      	mov	r0, r5
 800a092:	f000 fc81 	bl	800a998 <__smakebuf_r>
 800a096:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a09a:	f013 0201 	ands.w	r2, r3, #1
 800a09e:	d00a      	beq.n	800a0b6 <__swsetup_r+0x9a>
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	60a2      	str	r2, [r4, #8]
 800a0a4:	6962      	ldr	r2, [r4, #20]
 800a0a6:	4252      	negs	r2, r2
 800a0a8:	61a2      	str	r2, [r4, #24]
 800a0aa:	6922      	ldr	r2, [r4, #16]
 800a0ac:	b942      	cbnz	r2, 800a0c0 <__swsetup_r+0xa4>
 800a0ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a0b2:	d1c5      	bne.n	800a040 <__swsetup_r+0x24>
 800a0b4:	bd38      	pop	{r3, r4, r5, pc}
 800a0b6:	0799      	lsls	r1, r3, #30
 800a0b8:	bf58      	it	pl
 800a0ba:	6962      	ldrpl	r2, [r4, #20]
 800a0bc:	60a2      	str	r2, [r4, #8]
 800a0be:	e7f4      	b.n	800a0aa <__swsetup_r+0x8e>
 800a0c0:	2000      	movs	r0, #0
 800a0c2:	e7f7      	b.n	800a0b4 <__swsetup_r+0x98>
 800a0c4:	20000018 	.word	0x20000018

0800a0c8 <memset>:
 800a0c8:	4402      	add	r2, r0
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d100      	bne.n	800a0d2 <memset+0xa>
 800a0d0:	4770      	bx	lr
 800a0d2:	f803 1b01 	strb.w	r1, [r3], #1
 800a0d6:	e7f9      	b.n	800a0cc <memset+0x4>

0800a0d8 <_close_r>:
 800a0d8:	b538      	push	{r3, r4, r5, lr}
 800a0da:	4d06      	ldr	r5, [pc, #24]	@ (800a0f4 <_close_r+0x1c>)
 800a0dc:	2300      	movs	r3, #0
 800a0de:	4604      	mov	r4, r0
 800a0e0:	4608      	mov	r0, r1
 800a0e2:	602b      	str	r3, [r5, #0]
 800a0e4:	f7f7 f825 	bl	8001132 <_close>
 800a0e8:	1c43      	adds	r3, r0, #1
 800a0ea:	d102      	bne.n	800a0f2 <_close_r+0x1a>
 800a0ec:	682b      	ldr	r3, [r5, #0]
 800a0ee:	b103      	cbz	r3, 800a0f2 <_close_r+0x1a>
 800a0f0:	6023      	str	r3, [r4, #0]
 800a0f2:	bd38      	pop	{r3, r4, r5, pc}
 800a0f4:	20000674 	.word	0x20000674

0800a0f8 <_lseek_r>:
 800a0f8:	b538      	push	{r3, r4, r5, lr}
 800a0fa:	4d07      	ldr	r5, [pc, #28]	@ (800a118 <_lseek_r+0x20>)
 800a0fc:	4604      	mov	r4, r0
 800a0fe:	4608      	mov	r0, r1
 800a100:	4611      	mov	r1, r2
 800a102:	2200      	movs	r2, #0
 800a104:	602a      	str	r2, [r5, #0]
 800a106:	461a      	mov	r2, r3
 800a108:	f7f7 f83a 	bl	8001180 <_lseek>
 800a10c:	1c43      	adds	r3, r0, #1
 800a10e:	d102      	bne.n	800a116 <_lseek_r+0x1e>
 800a110:	682b      	ldr	r3, [r5, #0]
 800a112:	b103      	cbz	r3, 800a116 <_lseek_r+0x1e>
 800a114:	6023      	str	r3, [r4, #0]
 800a116:	bd38      	pop	{r3, r4, r5, pc}
 800a118:	20000674 	.word	0x20000674

0800a11c <_read_r>:
 800a11c:	b538      	push	{r3, r4, r5, lr}
 800a11e:	4d07      	ldr	r5, [pc, #28]	@ (800a13c <_read_r+0x20>)
 800a120:	4604      	mov	r4, r0
 800a122:	4608      	mov	r0, r1
 800a124:	4611      	mov	r1, r2
 800a126:	2200      	movs	r2, #0
 800a128:	602a      	str	r2, [r5, #0]
 800a12a:	461a      	mov	r2, r3
 800a12c:	f7f6 ffc8 	bl	80010c0 <_read>
 800a130:	1c43      	adds	r3, r0, #1
 800a132:	d102      	bne.n	800a13a <_read_r+0x1e>
 800a134:	682b      	ldr	r3, [r5, #0]
 800a136:	b103      	cbz	r3, 800a13a <_read_r+0x1e>
 800a138:	6023      	str	r3, [r4, #0]
 800a13a:	bd38      	pop	{r3, r4, r5, pc}
 800a13c:	20000674 	.word	0x20000674

0800a140 <_write_r>:
 800a140:	b538      	push	{r3, r4, r5, lr}
 800a142:	4d07      	ldr	r5, [pc, #28]	@ (800a160 <_write_r+0x20>)
 800a144:	4604      	mov	r4, r0
 800a146:	4608      	mov	r0, r1
 800a148:	4611      	mov	r1, r2
 800a14a:	2200      	movs	r2, #0
 800a14c:	602a      	str	r2, [r5, #0]
 800a14e:	461a      	mov	r2, r3
 800a150:	f7f6 ffd3 	bl	80010fa <_write>
 800a154:	1c43      	adds	r3, r0, #1
 800a156:	d102      	bne.n	800a15e <_write_r+0x1e>
 800a158:	682b      	ldr	r3, [r5, #0]
 800a15a:	b103      	cbz	r3, 800a15e <_write_r+0x1e>
 800a15c:	6023      	str	r3, [r4, #0]
 800a15e:	bd38      	pop	{r3, r4, r5, pc}
 800a160:	20000674 	.word	0x20000674

0800a164 <__errno>:
 800a164:	4b01      	ldr	r3, [pc, #4]	@ (800a16c <__errno+0x8>)
 800a166:	6818      	ldr	r0, [r3, #0]
 800a168:	4770      	bx	lr
 800a16a:	bf00      	nop
 800a16c:	20000018 	.word	0x20000018

0800a170 <__libc_init_array>:
 800a170:	b570      	push	{r4, r5, r6, lr}
 800a172:	4d0d      	ldr	r5, [pc, #52]	@ (800a1a8 <__libc_init_array+0x38>)
 800a174:	4c0d      	ldr	r4, [pc, #52]	@ (800a1ac <__libc_init_array+0x3c>)
 800a176:	1b64      	subs	r4, r4, r5
 800a178:	10a4      	asrs	r4, r4, #2
 800a17a:	2600      	movs	r6, #0
 800a17c:	42a6      	cmp	r6, r4
 800a17e:	d109      	bne.n	800a194 <__libc_init_array+0x24>
 800a180:	4d0b      	ldr	r5, [pc, #44]	@ (800a1b0 <__libc_init_array+0x40>)
 800a182:	4c0c      	ldr	r4, [pc, #48]	@ (800a1b4 <__libc_init_array+0x44>)
 800a184:	f000 fc76 	bl	800aa74 <_init>
 800a188:	1b64      	subs	r4, r4, r5
 800a18a:	10a4      	asrs	r4, r4, #2
 800a18c:	2600      	movs	r6, #0
 800a18e:	42a6      	cmp	r6, r4
 800a190:	d105      	bne.n	800a19e <__libc_init_array+0x2e>
 800a192:	bd70      	pop	{r4, r5, r6, pc}
 800a194:	f855 3b04 	ldr.w	r3, [r5], #4
 800a198:	4798      	blx	r3
 800a19a:	3601      	adds	r6, #1
 800a19c:	e7ee      	b.n	800a17c <__libc_init_array+0xc>
 800a19e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1a2:	4798      	blx	r3
 800a1a4:	3601      	adds	r6, #1
 800a1a6:	e7f2      	b.n	800a18e <__libc_init_array+0x1e>
 800a1a8:	08035c40 	.word	0x08035c40
 800a1ac:	08035c40 	.word	0x08035c40
 800a1b0:	08035c40 	.word	0x08035c40
 800a1b4:	08035c44 	.word	0x08035c44

0800a1b8 <__retarget_lock_init_recursive>:
 800a1b8:	4770      	bx	lr

0800a1ba <__retarget_lock_close_recursive>:
 800a1ba:	4770      	bx	lr

0800a1bc <__retarget_lock_acquire_recursive>:
 800a1bc:	4770      	bx	lr

0800a1be <__retarget_lock_release_recursive>:
 800a1be:	4770      	bx	lr

0800a1c0 <_free_r>:
 800a1c0:	b538      	push	{r3, r4, r5, lr}
 800a1c2:	4605      	mov	r5, r0
 800a1c4:	2900      	cmp	r1, #0
 800a1c6:	d041      	beq.n	800a24c <_free_r+0x8c>
 800a1c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1cc:	1f0c      	subs	r4, r1, #4
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	bfb8      	it	lt
 800a1d2:	18e4      	addlt	r4, r4, r3
 800a1d4:	f000 f8e0 	bl	800a398 <__malloc_lock>
 800a1d8:	4a1d      	ldr	r2, [pc, #116]	@ (800a250 <_free_r+0x90>)
 800a1da:	6813      	ldr	r3, [r2, #0]
 800a1dc:	b933      	cbnz	r3, 800a1ec <_free_r+0x2c>
 800a1de:	6063      	str	r3, [r4, #4]
 800a1e0:	6014      	str	r4, [r2, #0]
 800a1e2:	4628      	mov	r0, r5
 800a1e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1e8:	f000 b8dc 	b.w	800a3a4 <__malloc_unlock>
 800a1ec:	42a3      	cmp	r3, r4
 800a1ee:	d908      	bls.n	800a202 <_free_r+0x42>
 800a1f0:	6820      	ldr	r0, [r4, #0]
 800a1f2:	1821      	adds	r1, r4, r0
 800a1f4:	428b      	cmp	r3, r1
 800a1f6:	bf01      	itttt	eq
 800a1f8:	6819      	ldreq	r1, [r3, #0]
 800a1fa:	685b      	ldreq	r3, [r3, #4]
 800a1fc:	1809      	addeq	r1, r1, r0
 800a1fe:	6021      	streq	r1, [r4, #0]
 800a200:	e7ed      	b.n	800a1de <_free_r+0x1e>
 800a202:	461a      	mov	r2, r3
 800a204:	685b      	ldr	r3, [r3, #4]
 800a206:	b10b      	cbz	r3, 800a20c <_free_r+0x4c>
 800a208:	42a3      	cmp	r3, r4
 800a20a:	d9fa      	bls.n	800a202 <_free_r+0x42>
 800a20c:	6811      	ldr	r1, [r2, #0]
 800a20e:	1850      	adds	r0, r2, r1
 800a210:	42a0      	cmp	r0, r4
 800a212:	d10b      	bne.n	800a22c <_free_r+0x6c>
 800a214:	6820      	ldr	r0, [r4, #0]
 800a216:	4401      	add	r1, r0
 800a218:	1850      	adds	r0, r2, r1
 800a21a:	4283      	cmp	r3, r0
 800a21c:	6011      	str	r1, [r2, #0]
 800a21e:	d1e0      	bne.n	800a1e2 <_free_r+0x22>
 800a220:	6818      	ldr	r0, [r3, #0]
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	6053      	str	r3, [r2, #4]
 800a226:	4408      	add	r0, r1
 800a228:	6010      	str	r0, [r2, #0]
 800a22a:	e7da      	b.n	800a1e2 <_free_r+0x22>
 800a22c:	d902      	bls.n	800a234 <_free_r+0x74>
 800a22e:	230c      	movs	r3, #12
 800a230:	602b      	str	r3, [r5, #0]
 800a232:	e7d6      	b.n	800a1e2 <_free_r+0x22>
 800a234:	6820      	ldr	r0, [r4, #0]
 800a236:	1821      	adds	r1, r4, r0
 800a238:	428b      	cmp	r3, r1
 800a23a:	bf04      	itt	eq
 800a23c:	6819      	ldreq	r1, [r3, #0]
 800a23e:	685b      	ldreq	r3, [r3, #4]
 800a240:	6063      	str	r3, [r4, #4]
 800a242:	bf04      	itt	eq
 800a244:	1809      	addeq	r1, r1, r0
 800a246:	6021      	streq	r1, [r4, #0]
 800a248:	6054      	str	r4, [r2, #4]
 800a24a:	e7ca      	b.n	800a1e2 <_free_r+0x22>
 800a24c:	bd38      	pop	{r3, r4, r5, pc}
 800a24e:	bf00      	nop
 800a250:	20000680 	.word	0x20000680

0800a254 <sbrk_aligned>:
 800a254:	b570      	push	{r4, r5, r6, lr}
 800a256:	4e0f      	ldr	r6, [pc, #60]	@ (800a294 <sbrk_aligned+0x40>)
 800a258:	460c      	mov	r4, r1
 800a25a:	6831      	ldr	r1, [r6, #0]
 800a25c:	4605      	mov	r5, r0
 800a25e:	b911      	cbnz	r1, 800a266 <sbrk_aligned+0x12>
 800a260:	f000 fbf8 	bl	800aa54 <_sbrk_r>
 800a264:	6030      	str	r0, [r6, #0]
 800a266:	4621      	mov	r1, r4
 800a268:	4628      	mov	r0, r5
 800a26a:	f000 fbf3 	bl	800aa54 <_sbrk_r>
 800a26e:	1c43      	adds	r3, r0, #1
 800a270:	d103      	bne.n	800a27a <sbrk_aligned+0x26>
 800a272:	f04f 34ff 	mov.w	r4, #4294967295
 800a276:	4620      	mov	r0, r4
 800a278:	bd70      	pop	{r4, r5, r6, pc}
 800a27a:	1cc4      	adds	r4, r0, #3
 800a27c:	f024 0403 	bic.w	r4, r4, #3
 800a280:	42a0      	cmp	r0, r4
 800a282:	d0f8      	beq.n	800a276 <sbrk_aligned+0x22>
 800a284:	1a21      	subs	r1, r4, r0
 800a286:	4628      	mov	r0, r5
 800a288:	f000 fbe4 	bl	800aa54 <_sbrk_r>
 800a28c:	3001      	adds	r0, #1
 800a28e:	d1f2      	bne.n	800a276 <sbrk_aligned+0x22>
 800a290:	e7ef      	b.n	800a272 <sbrk_aligned+0x1e>
 800a292:	bf00      	nop
 800a294:	2000067c 	.word	0x2000067c

0800a298 <_malloc_r>:
 800a298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a29c:	1ccd      	adds	r5, r1, #3
 800a29e:	f025 0503 	bic.w	r5, r5, #3
 800a2a2:	3508      	adds	r5, #8
 800a2a4:	2d0c      	cmp	r5, #12
 800a2a6:	bf38      	it	cc
 800a2a8:	250c      	movcc	r5, #12
 800a2aa:	2d00      	cmp	r5, #0
 800a2ac:	4606      	mov	r6, r0
 800a2ae:	db01      	blt.n	800a2b4 <_malloc_r+0x1c>
 800a2b0:	42a9      	cmp	r1, r5
 800a2b2:	d904      	bls.n	800a2be <_malloc_r+0x26>
 800a2b4:	230c      	movs	r3, #12
 800a2b6:	6033      	str	r3, [r6, #0]
 800a2b8:	2000      	movs	r0, #0
 800a2ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a394 <_malloc_r+0xfc>
 800a2c2:	f000 f869 	bl	800a398 <__malloc_lock>
 800a2c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a2ca:	461c      	mov	r4, r3
 800a2cc:	bb44      	cbnz	r4, 800a320 <_malloc_r+0x88>
 800a2ce:	4629      	mov	r1, r5
 800a2d0:	4630      	mov	r0, r6
 800a2d2:	f7ff ffbf 	bl	800a254 <sbrk_aligned>
 800a2d6:	1c43      	adds	r3, r0, #1
 800a2d8:	4604      	mov	r4, r0
 800a2da:	d158      	bne.n	800a38e <_malloc_r+0xf6>
 800a2dc:	f8d8 4000 	ldr.w	r4, [r8]
 800a2e0:	4627      	mov	r7, r4
 800a2e2:	2f00      	cmp	r7, #0
 800a2e4:	d143      	bne.n	800a36e <_malloc_r+0xd6>
 800a2e6:	2c00      	cmp	r4, #0
 800a2e8:	d04b      	beq.n	800a382 <_malloc_r+0xea>
 800a2ea:	6823      	ldr	r3, [r4, #0]
 800a2ec:	4639      	mov	r1, r7
 800a2ee:	4630      	mov	r0, r6
 800a2f0:	eb04 0903 	add.w	r9, r4, r3
 800a2f4:	f000 fbae 	bl	800aa54 <_sbrk_r>
 800a2f8:	4581      	cmp	r9, r0
 800a2fa:	d142      	bne.n	800a382 <_malloc_r+0xea>
 800a2fc:	6821      	ldr	r1, [r4, #0]
 800a2fe:	1a6d      	subs	r5, r5, r1
 800a300:	4629      	mov	r1, r5
 800a302:	4630      	mov	r0, r6
 800a304:	f7ff ffa6 	bl	800a254 <sbrk_aligned>
 800a308:	3001      	adds	r0, #1
 800a30a:	d03a      	beq.n	800a382 <_malloc_r+0xea>
 800a30c:	6823      	ldr	r3, [r4, #0]
 800a30e:	442b      	add	r3, r5
 800a310:	6023      	str	r3, [r4, #0]
 800a312:	f8d8 3000 	ldr.w	r3, [r8]
 800a316:	685a      	ldr	r2, [r3, #4]
 800a318:	bb62      	cbnz	r2, 800a374 <_malloc_r+0xdc>
 800a31a:	f8c8 7000 	str.w	r7, [r8]
 800a31e:	e00f      	b.n	800a340 <_malloc_r+0xa8>
 800a320:	6822      	ldr	r2, [r4, #0]
 800a322:	1b52      	subs	r2, r2, r5
 800a324:	d420      	bmi.n	800a368 <_malloc_r+0xd0>
 800a326:	2a0b      	cmp	r2, #11
 800a328:	d917      	bls.n	800a35a <_malloc_r+0xc2>
 800a32a:	1961      	adds	r1, r4, r5
 800a32c:	42a3      	cmp	r3, r4
 800a32e:	6025      	str	r5, [r4, #0]
 800a330:	bf18      	it	ne
 800a332:	6059      	strne	r1, [r3, #4]
 800a334:	6863      	ldr	r3, [r4, #4]
 800a336:	bf08      	it	eq
 800a338:	f8c8 1000 	streq.w	r1, [r8]
 800a33c:	5162      	str	r2, [r4, r5]
 800a33e:	604b      	str	r3, [r1, #4]
 800a340:	4630      	mov	r0, r6
 800a342:	f000 f82f 	bl	800a3a4 <__malloc_unlock>
 800a346:	f104 000b 	add.w	r0, r4, #11
 800a34a:	1d23      	adds	r3, r4, #4
 800a34c:	f020 0007 	bic.w	r0, r0, #7
 800a350:	1ac2      	subs	r2, r0, r3
 800a352:	bf1c      	itt	ne
 800a354:	1a1b      	subne	r3, r3, r0
 800a356:	50a3      	strne	r3, [r4, r2]
 800a358:	e7af      	b.n	800a2ba <_malloc_r+0x22>
 800a35a:	6862      	ldr	r2, [r4, #4]
 800a35c:	42a3      	cmp	r3, r4
 800a35e:	bf0c      	ite	eq
 800a360:	f8c8 2000 	streq.w	r2, [r8]
 800a364:	605a      	strne	r2, [r3, #4]
 800a366:	e7eb      	b.n	800a340 <_malloc_r+0xa8>
 800a368:	4623      	mov	r3, r4
 800a36a:	6864      	ldr	r4, [r4, #4]
 800a36c:	e7ae      	b.n	800a2cc <_malloc_r+0x34>
 800a36e:	463c      	mov	r4, r7
 800a370:	687f      	ldr	r7, [r7, #4]
 800a372:	e7b6      	b.n	800a2e2 <_malloc_r+0x4a>
 800a374:	461a      	mov	r2, r3
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	42a3      	cmp	r3, r4
 800a37a:	d1fb      	bne.n	800a374 <_malloc_r+0xdc>
 800a37c:	2300      	movs	r3, #0
 800a37e:	6053      	str	r3, [r2, #4]
 800a380:	e7de      	b.n	800a340 <_malloc_r+0xa8>
 800a382:	230c      	movs	r3, #12
 800a384:	6033      	str	r3, [r6, #0]
 800a386:	4630      	mov	r0, r6
 800a388:	f000 f80c 	bl	800a3a4 <__malloc_unlock>
 800a38c:	e794      	b.n	800a2b8 <_malloc_r+0x20>
 800a38e:	6005      	str	r5, [r0, #0]
 800a390:	e7d6      	b.n	800a340 <_malloc_r+0xa8>
 800a392:	bf00      	nop
 800a394:	20000680 	.word	0x20000680

0800a398 <__malloc_lock>:
 800a398:	4801      	ldr	r0, [pc, #4]	@ (800a3a0 <__malloc_lock+0x8>)
 800a39a:	f7ff bf0f 	b.w	800a1bc <__retarget_lock_acquire_recursive>
 800a39e:	bf00      	nop
 800a3a0:	20000678 	.word	0x20000678

0800a3a4 <__malloc_unlock>:
 800a3a4:	4801      	ldr	r0, [pc, #4]	@ (800a3ac <__malloc_unlock+0x8>)
 800a3a6:	f7ff bf0a 	b.w	800a1be <__retarget_lock_release_recursive>
 800a3aa:	bf00      	nop
 800a3ac:	20000678 	.word	0x20000678

0800a3b0 <__sfputc_r>:
 800a3b0:	6893      	ldr	r3, [r2, #8]
 800a3b2:	3b01      	subs	r3, #1
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	b410      	push	{r4}
 800a3b8:	6093      	str	r3, [r2, #8]
 800a3ba:	da08      	bge.n	800a3ce <__sfputc_r+0x1e>
 800a3bc:	6994      	ldr	r4, [r2, #24]
 800a3be:	42a3      	cmp	r3, r4
 800a3c0:	db01      	blt.n	800a3c6 <__sfputc_r+0x16>
 800a3c2:	290a      	cmp	r1, #10
 800a3c4:	d103      	bne.n	800a3ce <__sfputc_r+0x1e>
 800a3c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3ca:	f7ff bde8 	b.w	8009f9e <__swbuf_r>
 800a3ce:	6813      	ldr	r3, [r2, #0]
 800a3d0:	1c58      	adds	r0, r3, #1
 800a3d2:	6010      	str	r0, [r2, #0]
 800a3d4:	7019      	strb	r1, [r3, #0]
 800a3d6:	4608      	mov	r0, r1
 800a3d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3dc:	4770      	bx	lr

0800a3de <__sfputs_r>:
 800a3de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3e0:	4606      	mov	r6, r0
 800a3e2:	460f      	mov	r7, r1
 800a3e4:	4614      	mov	r4, r2
 800a3e6:	18d5      	adds	r5, r2, r3
 800a3e8:	42ac      	cmp	r4, r5
 800a3ea:	d101      	bne.n	800a3f0 <__sfputs_r+0x12>
 800a3ec:	2000      	movs	r0, #0
 800a3ee:	e007      	b.n	800a400 <__sfputs_r+0x22>
 800a3f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3f4:	463a      	mov	r2, r7
 800a3f6:	4630      	mov	r0, r6
 800a3f8:	f7ff ffda 	bl	800a3b0 <__sfputc_r>
 800a3fc:	1c43      	adds	r3, r0, #1
 800a3fe:	d1f3      	bne.n	800a3e8 <__sfputs_r+0xa>
 800a400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a404 <_vfiprintf_r>:
 800a404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a408:	460d      	mov	r5, r1
 800a40a:	b09d      	sub	sp, #116	@ 0x74
 800a40c:	4614      	mov	r4, r2
 800a40e:	4698      	mov	r8, r3
 800a410:	4606      	mov	r6, r0
 800a412:	b118      	cbz	r0, 800a41c <_vfiprintf_r+0x18>
 800a414:	6a03      	ldr	r3, [r0, #32]
 800a416:	b90b      	cbnz	r3, 800a41c <_vfiprintf_r+0x18>
 800a418:	f7ff fcd8 	bl	8009dcc <__sinit>
 800a41c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a41e:	07d9      	lsls	r1, r3, #31
 800a420:	d405      	bmi.n	800a42e <_vfiprintf_r+0x2a>
 800a422:	89ab      	ldrh	r3, [r5, #12]
 800a424:	059a      	lsls	r2, r3, #22
 800a426:	d402      	bmi.n	800a42e <_vfiprintf_r+0x2a>
 800a428:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a42a:	f7ff fec7 	bl	800a1bc <__retarget_lock_acquire_recursive>
 800a42e:	89ab      	ldrh	r3, [r5, #12]
 800a430:	071b      	lsls	r3, r3, #28
 800a432:	d501      	bpl.n	800a438 <_vfiprintf_r+0x34>
 800a434:	692b      	ldr	r3, [r5, #16]
 800a436:	b99b      	cbnz	r3, 800a460 <_vfiprintf_r+0x5c>
 800a438:	4629      	mov	r1, r5
 800a43a:	4630      	mov	r0, r6
 800a43c:	f7ff fdee 	bl	800a01c <__swsetup_r>
 800a440:	b170      	cbz	r0, 800a460 <_vfiprintf_r+0x5c>
 800a442:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a444:	07dc      	lsls	r4, r3, #31
 800a446:	d504      	bpl.n	800a452 <_vfiprintf_r+0x4e>
 800a448:	f04f 30ff 	mov.w	r0, #4294967295
 800a44c:	b01d      	add	sp, #116	@ 0x74
 800a44e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a452:	89ab      	ldrh	r3, [r5, #12]
 800a454:	0598      	lsls	r0, r3, #22
 800a456:	d4f7      	bmi.n	800a448 <_vfiprintf_r+0x44>
 800a458:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a45a:	f7ff feb0 	bl	800a1be <__retarget_lock_release_recursive>
 800a45e:	e7f3      	b.n	800a448 <_vfiprintf_r+0x44>
 800a460:	2300      	movs	r3, #0
 800a462:	9309      	str	r3, [sp, #36]	@ 0x24
 800a464:	2320      	movs	r3, #32
 800a466:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a46a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a46e:	2330      	movs	r3, #48	@ 0x30
 800a470:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a620 <_vfiprintf_r+0x21c>
 800a474:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a478:	f04f 0901 	mov.w	r9, #1
 800a47c:	4623      	mov	r3, r4
 800a47e:	469a      	mov	sl, r3
 800a480:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a484:	b10a      	cbz	r2, 800a48a <_vfiprintf_r+0x86>
 800a486:	2a25      	cmp	r2, #37	@ 0x25
 800a488:	d1f9      	bne.n	800a47e <_vfiprintf_r+0x7a>
 800a48a:	ebba 0b04 	subs.w	fp, sl, r4
 800a48e:	d00b      	beq.n	800a4a8 <_vfiprintf_r+0xa4>
 800a490:	465b      	mov	r3, fp
 800a492:	4622      	mov	r2, r4
 800a494:	4629      	mov	r1, r5
 800a496:	4630      	mov	r0, r6
 800a498:	f7ff ffa1 	bl	800a3de <__sfputs_r>
 800a49c:	3001      	adds	r0, #1
 800a49e:	f000 80a7 	beq.w	800a5f0 <_vfiprintf_r+0x1ec>
 800a4a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a4a4:	445a      	add	r2, fp
 800a4a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800a4a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	f000 809f 	beq.w	800a5f0 <_vfiprintf_r+0x1ec>
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	f04f 32ff 	mov.w	r2, #4294967295
 800a4b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a4bc:	f10a 0a01 	add.w	sl, sl, #1
 800a4c0:	9304      	str	r3, [sp, #16]
 800a4c2:	9307      	str	r3, [sp, #28]
 800a4c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a4c8:	931a      	str	r3, [sp, #104]	@ 0x68
 800a4ca:	4654      	mov	r4, sl
 800a4cc:	2205      	movs	r2, #5
 800a4ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4d2:	4853      	ldr	r0, [pc, #332]	@ (800a620 <_vfiprintf_r+0x21c>)
 800a4d4:	f7f5 fe7c 	bl	80001d0 <memchr>
 800a4d8:	9a04      	ldr	r2, [sp, #16]
 800a4da:	b9d8      	cbnz	r0, 800a514 <_vfiprintf_r+0x110>
 800a4dc:	06d1      	lsls	r1, r2, #27
 800a4de:	bf44      	itt	mi
 800a4e0:	2320      	movmi	r3, #32
 800a4e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a4e6:	0713      	lsls	r3, r2, #28
 800a4e8:	bf44      	itt	mi
 800a4ea:	232b      	movmi	r3, #43	@ 0x2b
 800a4ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a4f0:	f89a 3000 	ldrb.w	r3, [sl]
 800a4f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4f6:	d015      	beq.n	800a524 <_vfiprintf_r+0x120>
 800a4f8:	9a07      	ldr	r2, [sp, #28]
 800a4fa:	4654      	mov	r4, sl
 800a4fc:	2000      	movs	r0, #0
 800a4fe:	f04f 0c0a 	mov.w	ip, #10
 800a502:	4621      	mov	r1, r4
 800a504:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a508:	3b30      	subs	r3, #48	@ 0x30
 800a50a:	2b09      	cmp	r3, #9
 800a50c:	d94b      	bls.n	800a5a6 <_vfiprintf_r+0x1a2>
 800a50e:	b1b0      	cbz	r0, 800a53e <_vfiprintf_r+0x13a>
 800a510:	9207      	str	r2, [sp, #28]
 800a512:	e014      	b.n	800a53e <_vfiprintf_r+0x13a>
 800a514:	eba0 0308 	sub.w	r3, r0, r8
 800a518:	fa09 f303 	lsl.w	r3, r9, r3
 800a51c:	4313      	orrs	r3, r2
 800a51e:	9304      	str	r3, [sp, #16]
 800a520:	46a2      	mov	sl, r4
 800a522:	e7d2      	b.n	800a4ca <_vfiprintf_r+0xc6>
 800a524:	9b03      	ldr	r3, [sp, #12]
 800a526:	1d19      	adds	r1, r3, #4
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	9103      	str	r1, [sp, #12]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	bfbb      	ittet	lt
 800a530:	425b      	neglt	r3, r3
 800a532:	f042 0202 	orrlt.w	r2, r2, #2
 800a536:	9307      	strge	r3, [sp, #28]
 800a538:	9307      	strlt	r3, [sp, #28]
 800a53a:	bfb8      	it	lt
 800a53c:	9204      	strlt	r2, [sp, #16]
 800a53e:	7823      	ldrb	r3, [r4, #0]
 800a540:	2b2e      	cmp	r3, #46	@ 0x2e
 800a542:	d10a      	bne.n	800a55a <_vfiprintf_r+0x156>
 800a544:	7863      	ldrb	r3, [r4, #1]
 800a546:	2b2a      	cmp	r3, #42	@ 0x2a
 800a548:	d132      	bne.n	800a5b0 <_vfiprintf_r+0x1ac>
 800a54a:	9b03      	ldr	r3, [sp, #12]
 800a54c:	1d1a      	adds	r2, r3, #4
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	9203      	str	r2, [sp, #12]
 800a552:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a556:	3402      	adds	r4, #2
 800a558:	9305      	str	r3, [sp, #20]
 800a55a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a630 <_vfiprintf_r+0x22c>
 800a55e:	7821      	ldrb	r1, [r4, #0]
 800a560:	2203      	movs	r2, #3
 800a562:	4650      	mov	r0, sl
 800a564:	f7f5 fe34 	bl	80001d0 <memchr>
 800a568:	b138      	cbz	r0, 800a57a <_vfiprintf_r+0x176>
 800a56a:	9b04      	ldr	r3, [sp, #16]
 800a56c:	eba0 000a 	sub.w	r0, r0, sl
 800a570:	2240      	movs	r2, #64	@ 0x40
 800a572:	4082      	lsls	r2, r0
 800a574:	4313      	orrs	r3, r2
 800a576:	3401      	adds	r4, #1
 800a578:	9304      	str	r3, [sp, #16]
 800a57a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a57e:	4829      	ldr	r0, [pc, #164]	@ (800a624 <_vfiprintf_r+0x220>)
 800a580:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a584:	2206      	movs	r2, #6
 800a586:	f7f5 fe23 	bl	80001d0 <memchr>
 800a58a:	2800      	cmp	r0, #0
 800a58c:	d03f      	beq.n	800a60e <_vfiprintf_r+0x20a>
 800a58e:	4b26      	ldr	r3, [pc, #152]	@ (800a628 <_vfiprintf_r+0x224>)
 800a590:	bb1b      	cbnz	r3, 800a5da <_vfiprintf_r+0x1d6>
 800a592:	9b03      	ldr	r3, [sp, #12]
 800a594:	3307      	adds	r3, #7
 800a596:	f023 0307 	bic.w	r3, r3, #7
 800a59a:	3308      	adds	r3, #8
 800a59c:	9303      	str	r3, [sp, #12]
 800a59e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5a0:	443b      	add	r3, r7
 800a5a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5a4:	e76a      	b.n	800a47c <_vfiprintf_r+0x78>
 800a5a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a5aa:	460c      	mov	r4, r1
 800a5ac:	2001      	movs	r0, #1
 800a5ae:	e7a8      	b.n	800a502 <_vfiprintf_r+0xfe>
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	3401      	adds	r4, #1
 800a5b4:	9305      	str	r3, [sp, #20]
 800a5b6:	4619      	mov	r1, r3
 800a5b8:	f04f 0c0a 	mov.w	ip, #10
 800a5bc:	4620      	mov	r0, r4
 800a5be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5c2:	3a30      	subs	r2, #48	@ 0x30
 800a5c4:	2a09      	cmp	r2, #9
 800a5c6:	d903      	bls.n	800a5d0 <_vfiprintf_r+0x1cc>
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d0c6      	beq.n	800a55a <_vfiprintf_r+0x156>
 800a5cc:	9105      	str	r1, [sp, #20]
 800a5ce:	e7c4      	b.n	800a55a <_vfiprintf_r+0x156>
 800a5d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a5d4:	4604      	mov	r4, r0
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	e7f0      	b.n	800a5bc <_vfiprintf_r+0x1b8>
 800a5da:	ab03      	add	r3, sp, #12
 800a5dc:	9300      	str	r3, [sp, #0]
 800a5de:	462a      	mov	r2, r5
 800a5e0:	4b12      	ldr	r3, [pc, #72]	@ (800a62c <_vfiprintf_r+0x228>)
 800a5e2:	a904      	add	r1, sp, #16
 800a5e4:	4630      	mov	r0, r6
 800a5e6:	f3af 8000 	nop.w
 800a5ea:	4607      	mov	r7, r0
 800a5ec:	1c78      	adds	r0, r7, #1
 800a5ee:	d1d6      	bne.n	800a59e <_vfiprintf_r+0x19a>
 800a5f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a5f2:	07d9      	lsls	r1, r3, #31
 800a5f4:	d405      	bmi.n	800a602 <_vfiprintf_r+0x1fe>
 800a5f6:	89ab      	ldrh	r3, [r5, #12]
 800a5f8:	059a      	lsls	r2, r3, #22
 800a5fa:	d402      	bmi.n	800a602 <_vfiprintf_r+0x1fe>
 800a5fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a5fe:	f7ff fdde 	bl	800a1be <__retarget_lock_release_recursive>
 800a602:	89ab      	ldrh	r3, [r5, #12]
 800a604:	065b      	lsls	r3, r3, #25
 800a606:	f53f af1f 	bmi.w	800a448 <_vfiprintf_r+0x44>
 800a60a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a60c:	e71e      	b.n	800a44c <_vfiprintf_r+0x48>
 800a60e:	ab03      	add	r3, sp, #12
 800a610:	9300      	str	r3, [sp, #0]
 800a612:	462a      	mov	r2, r5
 800a614:	4b05      	ldr	r3, [pc, #20]	@ (800a62c <_vfiprintf_r+0x228>)
 800a616:	a904      	add	r1, sp, #16
 800a618:	4630      	mov	r0, r6
 800a61a:	f000 f879 	bl	800a710 <_printf_i>
 800a61e:	e7e4      	b.n	800a5ea <_vfiprintf_r+0x1e6>
 800a620:	08035c04 	.word	0x08035c04
 800a624:	08035c0e 	.word	0x08035c0e
 800a628:	00000000 	.word	0x00000000
 800a62c:	0800a3df 	.word	0x0800a3df
 800a630:	08035c0a 	.word	0x08035c0a

0800a634 <_printf_common>:
 800a634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a638:	4616      	mov	r6, r2
 800a63a:	4698      	mov	r8, r3
 800a63c:	688a      	ldr	r2, [r1, #8]
 800a63e:	690b      	ldr	r3, [r1, #16]
 800a640:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a644:	4293      	cmp	r3, r2
 800a646:	bfb8      	it	lt
 800a648:	4613      	movlt	r3, r2
 800a64a:	6033      	str	r3, [r6, #0]
 800a64c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a650:	4607      	mov	r7, r0
 800a652:	460c      	mov	r4, r1
 800a654:	b10a      	cbz	r2, 800a65a <_printf_common+0x26>
 800a656:	3301      	adds	r3, #1
 800a658:	6033      	str	r3, [r6, #0]
 800a65a:	6823      	ldr	r3, [r4, #0]
 800a65c:	0699      	lsls	r1, r3, #26
 800a65e:	bf42      	ittt	mi
 800a660:	6833      	ldrmi	r3, [r6, #0]
 800a662:	3302      	addmi	r3, #2
 800a664:	6033      	strmi	r3, [r6, #0]
 800a666:	6825      	ldr	r5, [r4, #0]
 800a668:	f015 0506 	ands.w	r5, r5, #6
 800a66c:	d106      	bne.n	800a67c <_printf_common+0x48>
 800a66e:	f104 0a19 	add.w	sl, r4, #25
 800a672:	68e3      	ldr	r3, [r4, #12]
 800a674:	6832      	ldr	r2, [r6, #0]
 800a676:	1a9b      	subs	r3, r3, r2
 800a678:	42ab      	cmp	r3, r5
 800a67a:	dc26      	bgt.n	800a6ca <_printf_common+0x96>
 800a67c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a680:	6822      	ldr	r2, [r4, #0]
 800a682:	3b00      	subs	r3, #0
 800a684:	bf18      	it	ne
 800a686:	2301      	movne	r3, #1
 800a688:	0692      	lsls	r2, r2, #26
 800a68a:	d42b      	bmi.n	800a6e4 <_printf_common+0xb0>
 800a68c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a690:	4641      	mov	r1, r8
 800a692:	4638      	mov	r0, r7
 800a694:	47c8      	blx	r9
 800a696:	3001      	adds	r0, #1
 800a698:	d01e      	beq.n	800a6d8 <_printf_common+0xa4>
 800a69a:	6823      	ldr	r3, [r4, #0]
 800a69c:	6922      	ldr	r2, [r4, #16]
 800a69e:	f003 0306 	and.w	r3, r3, #6
 800a6a2:	2b04      	cmp	r3, #4
 800a6a4:	bf02      	ittt	eq
 800a6a6:	68e5      	ldreq	r5, [r4, #12]
 800a6a8:	6833      	ldreq	r3, [r6, #0]
 800a6aa:	1aed      	subeq	r5, r5, r3
 800a6ac:	68a3      	ldr	r3, [r4, #8]
 800a6ae:	bf0c      	ite	eq
 800a6b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a6b4:	2500      	movne	r5, #0
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	bfc4      	itt	gt
 800a6ba:	1a9b      	subgt	r3, r3, r2
 800a6bc:	18ed      	addgt	r5, r5, r3
 800a6be:	2600      	movs	r6, #0
 800a6c0:	341a      	adds	r4, #26
 800a6c2:	42b5      	cmp	r5, r6
 800a6c4:	d11a      	bne.n	800a6fc <_printf_common+0xc8>
 800a6c6:	2000      	movs	r0, #0
 800a6c8:	e008      	b.n	800a6dc <_printf_common+0xa8>
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	4652      	mov	r2, sl
 800a6ce:	4641      	mov	r1, r8
 800a6d0:	4638      	mov	r0, r7
 800a6d2:	47c8      	blx	r9
 800a6d4:	3001      	adds	r0, #1
 800a6d6:	d103      	bne.n	800a6e0 <_printf_common+0xac>
 800a6d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a6dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6e0:	3501      	adds	r5, #1
 800a6e2:	e7c6      	b.n	800a672 <_printf_common+0x3e>
 800a6e4:	18e1      	adds	r1, r4, r3
 800a6e6:	1c5a      	adds	r2, r3, #1
 800a6e8:	2030      	movs	r0, #48	@ 0x30
 800a6ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a6ee:	4422      	add	r2, r4
 800a6f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a6f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a6f8:	3302      	adds	r3, #2
 800a6fa:	e7c7      	b.n	800a68c <_printf_common+0x58>
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	4622      	mov	r2, r4
 800a700:	4641      	mov	r1, r8
 800a702:	4638      	mov	r0, r7
 800a704:	47c8      	blx	r9
 800a706:	3001      	adds	r0, #1
 800a708:	d0e6      	beq.n	800a6d8 <_printf_common+0xa4>
 800a70a:	3601      	adds	r6, #1
 800a70c:	e7d9      	b.n	800a6c2 <_printf_common+0x8e>
	...

0800a710 <_printf_i>:
 800a710:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a714:	7e0f      	ldrb	r7, [r1, #24]
 800a716:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a718:	2f78      	cmp	r7, #120	@ 0x78
 800a71a:	4691      	mov	r9, r2
 800a71c:	4680      	mov	r8, r0
 800a71e:	460c      	mov	r4, r1
 800a720:	469a      	mov	sl, r3
 800a722:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a726:	d807      	bhi.n	800a738 <_printf_i+0x28>
 800a728:	2f62      	cmp	r7, #98	@ 0x62
 800a72a:	d80a      	bhi.n	800a742 <_printf_i+0x32>
 800a72c:	2f00      	cmp	r7, #0
 800a72e:	f000 80d1 	beq.w	800a8d4 <_printf_i+0x1c4>
 800a732:	2f58      	cmp	r7, #88	@ 0x58
 800a734:	f000 80b8 	beq.w	800a8a8 <_printf_i+0x198>
 800a738:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a73c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a740:	e03a      	b.n	800a7b8 <_printf_i+0xa8>
 800a742:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a746:	2b15      	cmp	r3, #21
 800a748:	d8f6      	bhi.n	800a738 <_printf_i+0x28>
 800a74a:	a101      	add	r1, pc, #4	@ (adr r1, 800a750 <_printf_i+0x40>)
 800a74c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a750:	0800a7a9 	.word	0x0800a7a9
 800a754:	0800a7bd 	.word	0x0800a7bd
 800a758:	0800a739 	.word	0x0800a739
 800a75c:	0800a739 	.word	0x0800a739
 800a760:	0800a739 	.word	0x0800a739
 800a764:	0800a739 	.word	0x0800a739
 800a768:	0800a7bd 	.word	0x0800a7bd
 800a76c:	0800a739 	.word	0x0800a739
 800a770:	0800a739 	.word	0x0800a739
 800a774:	0800a739 	.word	0x0800a739
 800a778:	0800a739 	.word	0x0800a739
 800a77c:	0800a8bb 	.word	0x0800a8bb
 800a780:	0800a7e7 	.word	0x0800a7e7
 800a784:	0800a875 	.word	0x0800a875
 800a788:	0800a739 	.word	0x0800a739
 800a78c:	0800a739 	.word	0x0800a739
 800a790:	0800a8dd 	.word	0x0800a8dd
 800a794:	0800a739 	.word	0x0800a739
 800a798:	0800a7e7 	.word	0x0800a7e7
 800a79c:	0800a739 	.word	0x0800a739
 800a7a0:	0800a739 	.word	0x0800a739
 800a7a4:	0800a87d 	.word	0x0800a87d
 800a7a8:	6833      	ldr	r3, [r6, #0]
 800a7aa:	1d1a      	adds	r2, r3, #4
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	6032      	str	r2, [r6, #0]
 800a7b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a7b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a7b8:	2301      	movs	r3, #1
 800a7ba:	e09c      	b.n	800a8f6 <_printf_i+0x1e6>
 800a7bc:	6833      	ldr	r3, [r6, #0]
 800a7be:	6820      	ldr	r0, [r4, #0]
 800a7c0:	1d19      	adds	r1, r3, #4
 800a7c2:	6031      	str	r1, [r6, #0]
 800a7c4:	0606      	lsls	r6, r0, #24
 800a7c6:	d501      	bpl.n	800a7cc <_printf_i+0xbc>
 800a7c8:	681d      	ldr	r5, [r3, #0]
 800a7ca:	e003      	b.n	800a7d4 <_printf_i+0xc4>
 800a7cc:	0645      	lsls	r5, r0, #25
 800a7ce:	d5fb      	bpl.n	800a7c8 <_printf_i+0xb8>
 800a7d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a7d4:	2d00      	cmp	r5, #0
 800a7d6:	da03      	bge.n	800a7e0 <_printf_i+0xd0>
 800a7d8:	232d      	movs	r3, #45	@ 0x2d
 800a7da:	426d      	negs	r5, r5
 800a7dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7e0:	4858      	ldr	r0, [pc, #352]	@ (800a944 <_printf_i+0x234>)
 800a7e2:	230a      	movs	r3, #10
 800a7e4:	e011      	b.n	800a80a <_printf_i+0xfa>
 800a7e6:	6821      	ldr	r1, [r4, #0]
 800a7e8:	6833      	ldr	r3, [r6, #0]
 800a7ea:	0608      	lsls	r0, r1, #24
 800a7ec:	f853 5b04 	ldr.w	r5, [r3], #4
 800a7f0:	d402      	bmi.n	800a7f8 <_printf_i+0xe8>
 800a7f2:	0649      	lsls	r1, r1, #25
 800a7f4:	bf48      	it	mi
 800a7f6:	b2ad      	uxthmi	r5, r5
 800a7f8:	2f6f      	cmp	r7, #111	@ 0x6f
 800a7fa:	4852      	ldr	r0, [pc, #328]	@ (800a944 <_printf_i+0x234>)
 800a7fc:	6033      	str	r3, [r6, #0]
 800a7fe:	bf14      	ite	ne
 800a800:	230a      	movne	r3, #10
 800a802:	2308      	moveq	r3, #8
 800a804:	2100      	movs	r1, #0
 800a806:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a80a:	6866      	ldr	r6, [r4, #4]
 800a80c:	60a6      	str	r6, [r4, #8]
 800a80e:	2e00      	cmp	r6, #0
 800a810:	db05      	blt.n	800a81e <_printf_i+0x10e>
 800a812:	6821      	ldr	r1, [r4, #0]
 800a814:	432e      	orrs	r6, r5
 800a816:	f021 0104 	bic.w	r1, r1, #4
 800a81a:	6021      	str	r1, [r4, #0]
 800a81c:	d04b      	beq.n	800a8b6 <_printf_i+0x1a6>
 800a81e:	4616      	mov	r6, r2
 800a820:	fbb5 f1f3 	udiv	r1, r5, r3
 800a824:	fb03 5711 	mls	r7, r3, r1, r5
 800a828:	5dc7      	ldrb	r7, [r0, r7]
 800a82a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a82e:	462f      	mov	r7, r5
 800a830:	42bb      	cmp	r3, r7
 800a832:	460d      	mov	r5, r1
 800a834:	d9f4      	bls.n	800a820 <_printf_i+0x110>
 800a836:	2b08      	cmp	r3, #8
 800a838:	d10b      	bne.n	800a852 <_printf_i+0x142>
 800a83a:	6823      	ldr	r3, [r4, #0]
 800a83c:	07df      	lsls	r7, r3, #31
 800a83e:	d508      	bpl.n	800a852 <_printf_i+0x142>
 800a840:	6923      	ldr	r3, [r4, #16]
 800a842:	6861      	ldr	r1, [r4, #4]
 800a844:	4299      	cmp	r1, r3
 800a846:	bfde      	ittt	le
 800a848:	2330      	movle	r3, #48	@ 0x30
 800a84a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a84e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a852:	1b92      	subs	r2, r2, r6
 800a854:	6122      	str	r2, [r4, #16]
 800a856:	f8cd a000 	str.w	sl, [sp]
 800a85a:	464b      	mov	r3, r9
 800a85c:	aa03      	add	r2, sp, #12
 800a85e:	4621      	mov	r1, r4
 800a860:	4640      	mov	r0, r8
 800a862:	f7ff fee7 	bl	800a634 <_printf_common>
 800a866:	3001      	adds	r0, #1
 800a868:	d14a      	bne.n	800a900 <_printf_i+0x1f0>
 800a86a:	f04f 30ff 	mov.w	r0, #4294967295
 800a86e:	b004      	add	sp, #16
 800a870:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a874:	6823      	ldr	r3, [r4, #0]
 800a876:	f043 0320 	orr.w	r3, r3, #32
 800a87a:	6023      	str	r3, [r4, #0]
 800a87c:	4832      	ldr	r0, [pc, #200]	@ (800a948 <_printf_i+0x238>)
 800a87e:	2778      	movs	r7, #120	@ 0x78
 800a880:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a884:	6823      	ldr	r3, [r4, #0]
 800a886:	6831      	ldr	r1, [r6, #0]
 800a888:	061f      	lsls	r7, r3, #24
 800a88a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a88e:	d402      	bmi.n	800a896 <_printf_i+0x186>
 800a890:	065f      	lsls	r7, r3, #25
 800a892:	bf48      	it	mi
 800a894:	b2ad      	uxthmi	r5, r5
 800a896:	6031      	str	r1, [r6, #0]
 800a898:	07d9      	lsls	r1, r3, #31
 800a89a:	bf44      	itt	mi
 800a89c:	f043 0320 	orrmi.w	r3, r3, #32
 800a8a0:	6023      	strmi	r3, [r4, #0]
 800a8a2:	b11d      	cbz	r5, 800a8ac <_printf_i+0x19c>
 800a8a4:	2310      	movs	r3, #16
 800a8a6:	e7ad      	b.n	800a804 <_printf_i+0xf4>
 800a8a8:	4826      	ldr	r0, [pc, #152]	@ (800a944 <_printf_i+0x234>)
 800a8aa:	e7e9      	b.n	800a880 <_printf_i+0x170>
 800a8ac:	6823      	ldr	r3, [r4, #0]
 800a8ae:	f023 0320 	bic.w	r3, r3, #32
 800a8b2:	6023      	str	r3, [r4, #0]
 800a8b4:	e7f6      	b.n	800a8a4 <_printf_i+0x194>
 800a8b6:	4616      	mov	r6, r2
 800a8b8:	e7bd      	b.n	800a836 <_printf_i+0x126>
 800a8ba:	6833      	ldr	r3, [r6, #0]
 800a8bc:	6825      	ldr	r5, [r4, #0]
 800a8be:	6961      	ldr	r1, [r4, #20]
 800a8c0:	1d18      	adds	r0, r3, #4
 800a8c2:	6030      	str	r0, [r6, #0]
 800a8c4:	062e      	lsls	r6, r5, #24
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	d501      	bpl.n	800a8ce <_printf_i+0x1be>
 800a8ca:	6019      	str	r1, [r3, #0]
 800a8cc:	e002      	b.n	800a8d4 <_printf_i+0x1c4>
 800a8ce:	0668      	lsls	r0, r5, #25
 800a8d0:	d5fb      	bpl.n	800a8ca <_printf_i+0x1ba>
 800a8d2:	8019      	strh	r1, [r3, #0]
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	6123      	str	r3, [r4, #16]
 800a8d8:	4616      	mov	r6, r2
 800a8da:	e7bc      	b.n	800a856 <_printf_i+0x146>
 800a8dc:	6833      	ldr	r3, [r6, #0]
 800a8de:	1d1a      	adds	r2, r3, #4
 800a8e0:	6032      	str	r2, [r6, #0]
 800a8e2:	681e      	ldr	r6, [r3, #0]
 800a8e4:	6862      	ldr	r2, [r4, #4]
 800a8e6:	2100      	movs	r1, #0
 800a8e8:	4630      	mov	r0, r6
 800a8ea:	f7f5 fc71 	bl	80001d0 <memchr>
 800a8ee:	b108      	cbz	r0, 800a8f4 <_printf_i+0x1e4>
 800a8f0:	1b80      	subs	r0, r0, r6
 800a8f2:	6060      	str	r0, [r4, #4]
 800a8f4:	6863      	ldr	r3, [r4, #4]
 800a8f6:	6123      	str	r3, [r4, #16]
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8fe:	e7aa      	b.n	800a856 <_printf_i+0x146>
 800a900:	6923      	ldr	r3, [r4, #16]
 800a902:	4632      	mov	r2, r6
 800a904:	4649      	mov	r1, r9
 800a906:	4640      	mov	r0, r8
 800a908:	47d0      	blx	sl
 800a90a:	3001      	adds	r0, #1
 800a90c:	d0ad      	beq.n	800a86a <_printf_i+0x15a>
 800a90e:	6823      	ldr	r3, [r4, #0]
 800a910:	079b      	lsls	r3, r3, #30
 800a912:	d413      	bmi.n	800a93c <_printf_i+0x22c>
 800a914:	68e0      	ldr	r0, [r4, #12]
 800a916:	9b03      	ldr	r3, [sp, #12]
 800a918:	4298      	cmp	r0, r3
 800a91a:	bfb8      	it	lt
 800a91c:	4618      	movlt	r0, r3
 800a91e:	e7a6      	b.n	800a86e <_printf_i+0x15e>
 800a920:	2301      	movs	r3, #1
 800a922:	4632      	mov	r2, r6
 800a924:	4649      	mov	r1, r9
 800a926:	4640      	mov	r0, r8
 800a928:	47d0      	blx	sl
 800a92a:	3001      	adds	r0, #1
 800a92c:	d09d      	beq.n	800a86a <_printf_i+0x15a>
 800a92e:	3501      	adds	r5, #1
 800a930:	68e3      	ldr	r3, [r4, #12]
 800a932:	9903      	ldr	r1, [sp, #12]
 800a934:	1a5b      	subs	r3, r3, r1
 800a936:	42ab      	cmp	r3, r5
 800a938:	dcf2      	bgt.n	800a920 <_printf_i+0x210>
 800a93a:	e7eb      	b.n	800a914 <_printf_i+0x204>
 800a93c:	2500      	movs	r5, #0
 800a93e:	f104 0619 	add.w	r6, r4, #25
 800a942:	e7f5      	b.n	800a930 <_printf_i+0x220>
 800a944:	08035c15 	.word	0x08035c15
 800a948:	08035c26 	.word	0x08035c26

0800a94c <__swhatbuf_r>:
 800a94c:	b570      	push	{r4, r5, r6, lr}
 800a94e:	460c      	mov	r4, r1
 800a950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a954:	2900      	cmp	r1, #0
 800a956:	b096      	sub	sp, #88	@ 0x58
 800a958:	4615      	mov	r5, r2
 800a95a:	461e      	mov	r6, r3
 800a95c:	da0d      	bge.n	800a97a <__swhatbuf_r+0x2e>
 800a95e:	89a3      	ldrh	r3, [r4, #12]
 800a960:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a964:	f04f 0100 	mov.w	r1, #0
 800a968:	bf14      	ite	ne
 800a96a:	2340      	movne	r3, #64	@ 0x40
 800a96c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a970:	2000      	movs	r0, #0
 800a972:	6031      	str	r1, [r6, #0]
 800a974:	602b      	str	r3, [r5, #0]
 800a976:	b016      	add	sp, #88	@ 0x58
 800a978:	bd70      	pop	{r4, r5, r6, pc}
 800a97a:	466a      	mov	r2, sp
 800a97c:	f000 f848 	bl	800aa10 <_fstat_r>
 800a980:	2800      	cmp	r0, #0
 800a982:	dbec      	blt.n	800a95e <__swhatbuf_r+0x12>
 800a984:	9901      	ldr	r1, [sp, #4]
 800a986:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a98a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a98e:	4259      	negs	r1, r3
 800a990:	4159      	adcs	r1, r3
 800a992:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a996:	e7eb      	b.n	800a970 <__swhatbuf_r+0x24>

0800a998 <__smakebuf_r>:
 800a998:	898b      	ldrh	r3, [r1, #12]
 800a99a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a99c:	079d      	lsls	r5, r3, #30
 800a99e:	4606      	mov	r6, r0
 800a9a0:	460c      	mov	r4, r1
 800a9a2:	d507      	bpl.n	800a9b4 <__smakebuf_r+0x1c>
 800a9a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a9a8:	6023      	str	r3, [r4, #0]
 800a9aa:	6123      	str	r3, [r4, #16]
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	6163      	str	r3, [r4, #20]
 800a9b0:	b003      	add	sp, #12
 800a9b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9b4:	ab01      	add	r3, sp, #4
 800a9b6:	466a      	mov	r2, sp
 800a9b8:	f7ff ffc8 	bl	800a94c <__swhatbuf_r>
 800a9bc:	9f00      	ldr	r7, [sp, #0]
 800a9be:	4605      	mov	r5, r0
 800a9c0:	4639      	mov	r1, r7
 800a9c2:	4630      	mov	r0, r6
 800a9c4:	f7ff fc68 	bl	800a298 <_malloc_r>
 800a9c8:	b948      	cbnz	r0, 800a9de <__smakebuf_r+0x46>
 800a9ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9ce:	059a      	lsls	r2, r3, #22
 800a9d0:	d4ee      	bmi.n	800a9b0 <__smakebuf_r+0x18>
 800a9d2:	f023 0303 	bic.w	r3, r3, #3
 800a9d6:	f043 0302 	orr.w	r3, r3, #2
 800a9da:	81a3      	strh	r3, [r4, #12]
 800a9dc:	e7e2      	b.n	800a9a4 <__smakebuf_r+0xc>
 800a9de:	89a3      	ldrh	r3, [r4, #12]
 800a9e0:	6020      	str	r0, [r4, #0]
 800a9e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9e6:	81a3      	strh	r3, [r4, #12]
 800a9e8:	9b01      	ldr	r3, [sp, #4]
 800a9ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a9ee:	b15b      	cbz	r3, 800aa08 <__smakebuf_r+0x70>
 800a9f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9f4:	4630      	mov	r0, r6
 800a9f6:	f000 f81d 	bl	800aa34 <_isatty_r>
 800a9fa:	b128      	cbz	r0, 800aa08 <__smakebuf_r+0x70>
 800a9fc:	89a3      	ldrh	r3, [r4, #12]
 800a9fe:	f023 0303 	bic.w	r3, r3, #3
 800aa02:	f043 0301 	orr.w	r3, r3, #1
 800aa06:	81a3      	strh	r3, [r4, #12]
 800aa08:	89a3      	ldrh	r3, [r4, #12]
 800aa0a:	431d      	orrs	r5, r3
 800aa0c:	81a5      	strh	r5, [r4, #12]
 800aa0e:	e7cf      	b.n	800a9b0 <__smakebuf_r+0x18>

0800aa10 <_fstat_r>:
 800aa10:	b538      	push	{r3, r4, r5, lr}
 800aa12:	4d07      	ldr	r5, [pc, #28]	@ (800aa30 <_fstat_r+0x20>)
 800aa14:	2300      	movs	r3, #0
 800aa16:	4604      	mov	r4, r0
 800aa18:	4608      	mov	r0, r1
 800aa1a:	4611      	mov	r1, r2
 800aa1c:	602b      	str	r3, [r5, #0]
 800aa1e:	f7f6 fb94 	bl	800114a <_fstat>
 800aa22:	1c43      	adds	r3, r0, #1
 800aa24:	d102      	bne.n	800aa2c <_fstat_r+0x1c>
 800aa26:	682b      	ldr	r3, [r5, #0]
 800aa28:	b103      	cbz	r3, 800aa2c <_fstat_r+0x1c>
 800aa2a:	6023      	str	r3, [r4, #0]
 800aa2c:	bd38      	pop	{r3, r4, r5, pc}
 800aa2e:	bf00      	nop
 800aa30:	20000674 	.word	0x20000674

0800aa34 <_isatty_r>:
 800aa34:	b538      	push	{r3, r4, r5, lr}
 800aa36:	4d06      	ldr	r5, [pc, #24]	@ (800aa50 <_isatty_r+0x1c>)
 800aa38:	2300      	movs	r3, #0
 800aa3a:	4604      	mov	r4, r0
 800aa3c:	4608      	mov	r0, r1
 800aa3e:	602b      	str	r3, [r5, #0]
 800aa40:	f7f6 fb93 	bl	800116a <_isatty>
 800aa44:	1c43      	adds	r3, r0, #1
 800aa46:	d102      	bne.n	800aa4e <_isatty_r+0x1a>
 800aa48:	682b      	ldr	r3, [r5, #0]
 800aa4a:	b103      	cbz	r3, 800aa4e <_isatty_r+0x1a>
 800aa4c:	6023      	str	r3, [r4, #0]
 800aa4e:	bd38      	pop	{r3, r4, r5, pc}
 800aa50:	20000674 	.word	0x20000674

0800aa54 <_sbrk_r>:
 800aa54:	b538      	push	{r3, r4, r5, lr}
 800aa56:	4d06      	ldr	r5, [pc, #24]	@ (800aa70 <_sbrk_r+0x1c>)
 800aa58:	2300      	movs	r3, #0
 800aa5a:	4604      	mov	r4, r0
 800aa5c:	4608      	mov	r0, r1
 800aa5e:	602b      	str	r3, [r5, #0]
 800aa60:	f7f6 fb9c 	bl	800119c <_sbrk>
 800aa64:	1c43      	adds	r3, r0, #1
 800aa66:	d102      	bne.n	800aa6e <_sbrk_r+0x1a>
 800aa68:	682b      	ldr	r3, [r5, #0]
 800aa6a:	b103      	cbz	r3, 800aa6e <_sbrk_r+0x1a>
 800aa6c:	6023      	str	r3, [r4, #0]
 800aa6e:	bd38      	pop	{r3, r4, r5, pc}
 800aa70:	20000674 	.word	0x20000674

0800aa74 <_init>:
 800aa74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa76:	bf00      	nop
 800aa78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa7a:	bc08      	pop	{r3}
 800aa7c:	469e      	mov	lr, r3
 800aa7e:	4770      	bx	lr

0800aa80 <_fini>:
 800aa80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa82:	bf00      	nop
 800aa84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa86:	bc08      	pop	{r3}
 800aa88:	469e      	mov	lr, r3
 800aa8a:	4770      	bx	lr
