<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › crypto › ux500 › cryp › cryp_irqp.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cryp_irqp.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/**</span>
<span class="cm"> * Copyright (C) ST-Ericsson SA 2010</span>
<span class="cm"> * Author: Shujuan Chen &lt;shujuan.chen@stericsson.com&gt; for ST-Ericsson.</span>
<span class="cm"> * Author: Jonas Linde &lt;jonas.linde@stericsson.com&gt; for ST-Ericsson.</span>
<span class="cm"> * Author: Joakim Bech &lt;joakim.xx.bech@stericsson.com&gt; for ST-Ericsson.</span>
<span class="cm"> * Author: Berne Hebark &lt;berne.herbark@stericsson.com&gt; for ST-Ericsson.</span>
<span class="cm"> * Author: Niklas Hernaeus &lt;niklas.hernaeus@stericsson.com&gt; for ST-Ericsson.</span>
<span class="cm"> * License terms: GNU General Public License (GPL) version 2</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __CRYP_IRQP_H_</span>
<span class="cp">#define __CRYP_IRQP_H_</span>

<span class="cp">#include &quot;cryp_irq.h&quot;</span>

<span class="cm">/**</span>
<span class="cm"> *</span>
<span class="cm"> * CRYP Registers - Offset mapping</span>
<span class="cm"> *     +-----------------+</span>
<span class="cm"> * 00h | CRYP_CR         |  Configuration register</span>
<span class="cm"> *     +-----------------+</span>
<span class="cm"> * 04h | CRYP_SR         |  Status register</span>
<span class="cm"> *     +-----------------+</span>
<span class="cm"> * 08h | CRYP_DIN        |  Data In register</span>
<span class="cm"> *     +-----------------+</span>
<span class="cm"> * 0ch | CRYP_DOUT       |  Data out register</span>
<span class="cm"> *     +-----------------+</span>
<span class="cm"> * 10h | CRYP_DMACR      |  DMA control register</span>
<span class="cm"> *     +-----------------+</span>
<span class="cm"> * 14h | CRYP_IMSC       |  IMSC</span>
<span class="cm"> *     +-----------------+</span>
<span class="cm"> * 18h | CRYP_RIS        |  Raw interrupt status</span>
<span class="cm"> *     +-----------------+</span>
<span class="cm"> * 1ch | CRYP_MIS        |  Masked interrupt status.</span>
<span class="cm"> *     +-----------------+</span>
<span class="cm"> *       Key registers</span>
<span class="cm"> *       IVR registers</span>
<span class="cm"> *       Peripheral</span>
<span class="cm"> *       Cell IDs</span>
<span class="cm"> *</span>
<span class="cm"> *       Refer data structure for other register map</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * struct cryp_register</span>
<span class="cm"> * @cr			- Configuration register</span>
<span class="cm"> * @status		- Status register</span>
<span class="cm"> * @din			- Data input register</span>
<span class="cm"> * @din_size		- Data input size register</span>
<span class="cm"> * @dout		- Data output register</span>
<span class="cm"> * @dout_size		- Data output size register</span>
<span class="cm"> * @dmacr		- Dma control register</span>
<span class="cm"> * @imsc		- Interrupt mask set/clear register</span>
<span class="cm"> * @ris			- Raw interrupt status</span>
<span class="cm"> * @mis			- Masked interrupt statu register</span>
<span class="cm"> * @key_1_l		- Key register 1 L</span>
<span class="cm"> * @key_1_r		- Key register 1 R</span>
<span class="cm"> * @key_2_l		- Key register 2 L</span>
<span class="cm"> * @key_2_r		- Key register 2 R</span>
<span class="cm"> * @key_3_l		- Key register 3 L</span>
<span class="cm"> * @key_3_r		- Key register 3 R</span>
<span class="cm"> * @key_4_l		- Key register 4 L</span>
<span class="cm"> * @key_4_r		- Key register 4 R</span>
<span class="cm"> * @init_vect_0_l	- init vector 0 L</span>
<span class="cm"> * @init_vect_0_r	- init vector 0 R</span>
<span class="cm"> * @init_vect_1_l	- init vector 1 L</span>
<span class="cm"> * @init_vect_1_r	- init vector 1 R</span>
<span class="cm"> * @cryp_unused1	- unused registers</span>
<span class="cm"> * @itcr		- Integration test control register</span>
<span class="cm"> * @itip		- Integration test input register</span>
<span class="cm"> * @itop		- Integration test output register</span>
<span class="cm"> * @cryp_unused2	- unused registers</span>
<span class="cm"> * @periphId0		- FE0 CRYP Peripheral Identication Register</span>
<span class="cm"> * @periphId1		- FE4</span>
<span class="cm"> * @periphId2		- FE8</span>
<span class="cm"> * @periphId3		- FEC</span>
<span class="cm"> * @pcellId0		- FF0  CRYP PCell Identication Register</span>
<span class="cm"> * @pcellId1		- FF4</span>
<span class="cm"> * @pcellId2		- FF8</span>
<span class="cm"> * @pcellId3		- FFC</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">cryp_register</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">cr</span><span class="p">;</span>			<span class="cm">/* Configuration register   */</span>
	<span class="n">u32</span> <span class="n">sr</span><span class="p">;</span>			<span class="cm">/* Status register          */</span>
	<span class="n">u32</span> <span class="n">din</span><span class="p">;</span>		<span class="cm">/* Data input register      */</span>
	<span class="n">u32</span> <span class="n">din_size</span><span class="p">;</span>		<span class="cm">/* Data input size register */</span>
	<span class="n">u32</span> <span class="n">dout</span><span class="p">;</span>		<span class="cm">/* Data output register     */</span>
	<span class="n">u32</span> <span class="n">dout_size</span><span class="p">;</span>		<span class="cm">/* Data output size register */</span>
	<span class="n">u32</span> <span class="n">dmacr</span><span class="p">;</span>		<span class="cm">/* Dma control register     */</span>
	<span class="n">u32</span> <span class="n">imsc</span><span class="p">;</span>		<span class="cm">/* Interrupt mask set/clear register */</span>
	<span class="n">u32</span> <span class="n">ris</span><span class="p">;</span>		<span class="cm">/* Raw interrupt status             */</span>
	<span class="n">u32</span> <span class="n">mis</span><span class="p">;</span>		<span class="cm">/* Masked interrupt statu register  */</span>

	<span class="n">u32</span> <span class="n">key_1_l</span><span class="p">;</span>		<span class="cm">/*Key register 1 L */</span>
	<span class="n">u32</span> <span class="n">key_1_r</span><span class="p">;</span>		<span class="cm">/*Key register 1 R */</span>
	<span class="n">u32</span> <span class="n">key_2_l</span><span class="p">;</span>		<span class="cm">/*Key register 2 L */</span>
	<span class="n">u32</span> <span class="n">key_2_r</span><span class="p">;</span>		<span class="cm">/*Key register 2 R */</span>
	<span class="n">u32</span> <span class="n">key_3_l</span><span class="p">;</span>		<span class="cm">/*Key register 3 L */</span>
	<span class="n">u32</span> <span class="n">key_3_r</span><span class="p">;</span>		<span class="cm">/*Key register 3 R */</span>
	<span class="n">u32</span> <span class="n">key_4_l</span><span class="p">;</span>		<span class="cm">/*Key register 4 L */</span>
	<span class="n">u32</span> <span class="n">key_4_r</span><span class="p">;</span>		<span class="cm">/*Key register 4 R */</span>

	<span class="n">u32</span> <span class="n">init_vect_0_l</span><span class="p">;</span>	<span class="cm">/*init vector 0 L */</span>
	<span class="n">u32</span> <span class="n">init_vect_0_r</span><span class="p">;</span>	<span class="cm">/*init vector 0 R */</span>
	<span class="n">u32</span> <span class="n">init_vect_1_l</span><span class="p">;</span>	<span class="cm">/*init vector 1 L */</span>
	<span class="n">u32</span> <span class="n">init_vect_1_r</span><span class="p">;</span>	<span class="cm">/*init vector 1 R */</span>

	<span class="n">u32</span> <span class="n">cryp_unused1</span><span class="p">[(</span><span class="mh">0x80</span> <span class="o">-</span> <span class="mh">0x58</span><span class="p">)</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)];</span>	<span class="cm">/* unused registers */</span>
	<span class="n">u32</span> <span class="n">itcr</span><span class="p">;</span>		<span class="cm">/*Integration test control register */</span>
	<span class="n">u32</span> <span class="n">itip</span><span class="p">;</span>		<span class="cm">/*Integration test input register */</span>
	<span class="n">u32</span> <span class="n">itop</span><span class="p">;</span>		<span class="cm">/*Integration test output register */</span>
	<span class="n">u32</span> <span class="n">cryp_unused2</span><span class="p">[(</span><span class="mh">0xFE0</span> <span class="o">-</span> <span class="mh">0x8C</span><span class="p">)</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)];</span>	<span class="cm">/* unused registers */</span>

	<span class="n">u32</span> <span class="n">periphId0</span><span class="p">;</span>		<span class="cm">/* FE0  CRYP Peripheral Identication Register */</span>
	<span class="n">u32</span> <span class="n">periphId1</span><span class="p">;</span>		<span class="cm">/* FE4 */</span>
	<span class="n">u32</span> <span class="n">periphId2</span><span class="p">;</span>		<span class="cm">/* FE8 */</span>
	<span class="n">u32</span> <span class="n">periphId3</span><span class="p">;</span>		<span class="cm">/* FEC */</span>

	<span class="n">u32</span> <span class="n">pcellId0</span><span class="p">;</span>		<span class="cm">/* FF0  CRYP PCell Identication Register */</span>
	<span class="n">u32</span> <span class="n">pcellId1</span><span class="p">;</span>		<span class="cm">/* FF4 */</span>
	<span class="n">u32</span> <span class="n">pcellId2</span><span class="p">;</span>		<span class="cm">/* FF8 */</span>
	<span class="n">u32</span> <span class="n">pcellId3</span><span class="p">;</span>		<span class="cm">/* FFC */</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
