// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_loop_height_pro_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_1_data_stream_0_V_dout,
        img_1_data_stream_0_V_empty_n,
        img_1_data_stream_0_V_read,
        Background_data_stream_0_V_din,
        Background_data_stream_0_V_full_n,
        Background_data_stream_0_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state32 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] img_1_data_stream_0_V_dout;
input   img_1_data_stream_0_V_empty_n;
output   img_1_data_stream_0_V_read;
output  [15:0] Background_data_stream_0_V_din;
input   Background_data_stream_0_V_full_n;
output   Background_data_stream_0_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_1_data_stream_0_V_read;
reg Background_data_stream_0_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    img_1_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] and_ln118_reg_3779;
reg   [0:0] icmp_ln899_1_reg_3659;
reg   [0:0] icmp_ln887_reg_3650;
reg    Background_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter28;
reg   [0:0] and_ln512_reg_3855;
reg   [0:0] and_ln512_reg_3855_pp0_iter27_reg;
reg   [8:0] t_V_5_reg_635;
wire   [0:0] icmp_ln443_fu_646_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] i_V_fu_652_p2;
reg   [8:0] i_V_reg_3645;
wire   [0:0] icmp_ln887_fu_658_p2;
wire   [0:0] xor_ln457_fu_664_p2;
reg   [0:0] xor_ln457_reg_3654;
wire   [0:0] icmp_ln899_1_fu_670_p2;
wire   [0:0] icmp_ln879_2_fu_676_p2;
reg   [0:0] icmp_ln879_2_reg_3664;
wire   [0:0] icmp_ln879_4_fu_682_p2;
reg   [0:0] icmp_ln879_4_reg_3668;
wire   [0:0] icmp_ln879_6_fu_688_p2;
reg   [0:0] icmp_ln879_6_reg_3672;
wire   [0:0] icmp_ln879_7_fu_694_p2;
reg   [0:0] icmp_ln879_7_reg_3676;
wire   [0:0] icmp_ln879_fu_700_p2;
reg   [0:0] icmp_ln879_reg_3680;
wire   [0:0] icmp_ln899_fu_706_p2;
reg   [0:0] icmp_ln899_reg_3684;
wire   [3:0] select_ln493_fu_734_p3;
reg   [3:0] select_ln493_reg_3696;
wire   [3:0] select_ln493_1_fu_760_p3;
reg   [3:0] select_ln493_1_reg_3701;
wire   [3:0] select_ln493_2_fu_786_p3;
reg   [3:0] select_ln493_2_reg_3706;
wire   [0:0] and_ln507_fu_824_p2;
reg   [0:0] and_ln507_reg_3711;
wire   [0:0] and_ln507_1_fu_836_p2;
reg   [0:0] and_ln507_1_reg_3716;
wire   [0:0] and_ln507_2_fu_848_p2;
reg   [0:0] and_ln507_2_reg_3725;
wire   [0:0] and_ln507_3_fu_860_p2;
reg   [0:0] and_ln507_3_reg_3730;
wire   [0:0] and_ln507_4_fu_872_p2;
reg   [0:0] and_ln507_4_reg_3735;
wire   [0:0] and_ln507_5_fu_884_p2;
reg   [0:0] and_ln507_5_reg_3740;
wire   [0:0] and_ln507_6_fu_896_p2;
reg   [0:0] and_ln507_6_reg_3745;
wire   [0:0] and_ln507_7_fu_908_p2;
reg   [0:0] and_ln507_7_reg_3750;
wire   [0:0] and_ln507_8_fu_920_p2;
reg   [0:0] and_ln507_8_reg_3755;
wire   [0:0] and_ln507_9_fu_932_p2;
reg   [0:0] and_ln507_9_reg_3760;
wire   [0:0] and_ln507_10_fu_944_p2;
reg   [0:0] and_ln507_10_reg_3765;
wire   [0:0] icmp_ln444_fu_954_p2;
reg   [0:0] icmp_ln444_reg_3770;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op267_read_state4;
reg    ap_predicate_op290_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
wire    ap_block_state15_pp0_stage0_iter12;
wire    ap_block_state16_pp0_stage0_iter13;
wire    ap_block_state17_pp0_stage0_iter14;
wire    ap_block_state18_pp0_stage0_iter15;
wire    ap_block_state19_pp0_stage0_iter16;
wire    ap_block_state20_pp0_stage0_iter17;
wire    ap_block_state21_pp0_stage0_iter18;
wire    ap_block_state22_pp0_stage0_iter19;
wire    ap_block_state23_pp0_stage0_iter20;
wire    ap_block_state24_pp0_stage0_iter21;
wire    ap_block_state25_pp0_stage0_iter22;
wire    ap_block_state26_pp0_stage0_iter23;
wire    ap_block_state27_pp0_stage0_iter24;
wire    ap_block_state28_pp0_stage0_iter25;
wire    ap_block_state29_pp0_stage0_iter26;
wire    ap_block_state30_pp0_stage0_iter27;
reg    ap_block_state31_pp0_stage0_iter28;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter1_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter2_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter3_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter4_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter5_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter6_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter7_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter8_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter9_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter10_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter11_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter12_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter13_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter14_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter15_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter16_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter17_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter18_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter19_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter20_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter21_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter22_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter23_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter24_reg;
reg   [0:0] icmp_ln444_reg_3770_pp0_iter25_reg;
wire   [8:0] j_V_fu_960_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] and_ln118_fu_1014_p2;
wire   [3:0] trunc_ln458_fu_1057_p1;
reg   [3:0] trunc_ln458_reg_3783;
wire   [0:0] or_ln457_fu_1061_p2;
reg   [0:0] or_ln457_reg_3788;
reg   [8:0] k_buf_0_val_9_addr_reg_3801;
reg   [8:0] k_buf_0_val_10_add_reg_3807;
reg   [8:0] k_buf_0_val_11_add_reg_3813;
reg   [8:0] k_buf_0_val_12_add_reg_3819;
reg   [8:0] k_buf_0_val_13_add_reg_3825;
reg   [8:0] k_buf_0_val_14_add_reg_3831;
reg   [8:0] k_buf_0_val_15_add_reg_3837;
reg   [8:0] k_buf_0_val_16_add_reg_3843;
reg   [8:0] k_buf_0_val_17_add_reg_3849;
wire   [0:0] and_ln512_fu_1066_p2;
reg   [0:0] and_ln512_reg_3855_pp0_iter1_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter2_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter3_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter4_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter5_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter6_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter7_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter8_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter9_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter10_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter11_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter12_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter13_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter14_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter15_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter16_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter17_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter18_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter19_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter20_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter21_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter22_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter23_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter24_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter25_reg;
reg   [0:0] and_ln512_reg_3855_pp0_iter26_reg;
wire   [15:0] src_kernel_win_0_va_131_fu_1127_p3;
reg   [15:0] src_kernel_win_0_va_131_reg_3859;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter22_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter23_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter24_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_3859_pp0_iter25_reg;
wire   [15:0] src_kernel_win_0_va_123_fu_1450_p3;
reg   [15:0] src_kernel_win_0_va_123_reg_3864;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_3864_pp0_iter22_reg;
wire   [15:0] src_kernel_win_0_va_124_fu_1480_p3;
reg   [15:0] src_kernel_win_0_va_124_reg_3869;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter19_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter20_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_3869_pp0_iter22_reg;
wire   [15:0] src_kernel_win_0_va_125_fu_1510_p3;
reg   [15:0] src_kernel_win_0_va_125_reg_3876;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter15_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter16_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_3876_pp0_iter18_reg;
wire   [15:0] src_kernel_win_0_va_126_fu_1538_p3;
reg   [15:0] src_kernel_win_0_va_126_reg_3883;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter12_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_3883_pp0_iter15_reg;
wire   [15:0] src_kernel_win_0_va_127_fu_1566_p3;
reg   [15:0] src_kernel_win_0_va_127_reg_3890;
reg   [15:0] src_kernel_win_0_va_127_reg_3890_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_127_reg_3890_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_127_reg_3890_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_127_reg_3890_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_127_reg_3890_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_127_reg_3890_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_127_reg_3890_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_127_reg_3890_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_127_reg_3890_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_127_reg_3890_pp0_iter11_reg;
wire   [15:0] src_kernel_win_0_va_128_fu_1594_p3;
reg   [15:0] src_kernel_win_0_va_128_reg_3897;
reg   [15:0] src_kernel_win_0_va_128_reg_3897_pp0_iter2_reg;
reg   [15:0] src_kernel_win_0_va_128_reg_3897_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_128_reg_3897_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_128_reg_3897_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_128_reg_3897_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_128_reg_3897_pp0_iter7_reg;
wire   [15:0] src_kernel_win_0_va_129_fu_1622_p3;
reg   [15:0] src_kernel_win_0_va_129_reg_3904;
reg   [15:0] src_kernel_win_0_va_191_reg_3909;
reg   [15:0] src_kernel_win_0_va_192_reg_3915;
wire   [15:0] select_ln188_1_fu_1692_p3;
reg   [15:0] select_ln188_1_reg_3920;
wire   [0:0] icmp_ln188_2_fu_1700_p2;
reg   [0:0] icmp_ln188_2_reg_3925;
reg   [15:0] src_kernel_win_0_va_184_reg_3930;
reg   [15:0] src_kernel_win_0_va_184_reg_3930_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_184_reg_3930_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_185_reg_3936;
reg   [15:0] src_kernel_win_0_va_185_reg_3936_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_186_reg_3942;
reg   [15:0] src_kernel_win_0_va_186_reg_3942_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_187_reg_3948;
reg   [15:0] src_kernel_win_0_va_187_reg_3948_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_188_reg_3954;
reg   [15:0] src_kernel_win_0_va_189_reg_3960;
wire   [15:0] select_ln188_4_fu_1795_p3;
reg   [15:0] select_ln188_4_reg_3966;
wire   [15:0] select_ln188_6_fu_1870_p3;
reg   [15:0] select_ln188_6_reg_3972;
wire   [0:0] icmp_ln188_7_fu_1877_p2;
reg   [0:0] icmp_ln188_7_reg_3977;
wire   [15:0] select_ln188_9_fu_1904_p3;
reg   [15:0] select_ln188_9_reg_3982;
reg   [15:0] src_kernel_win_0_va_176_reg_3988;
reg   [15:0] src_kernel_win_0_va_176_reg_3988_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_176_reg_3988_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_177_reg_3994;
reg   [15:0] src_kernel_win_0_va_177_reg_3994_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_177_reg_3994_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_178_reg_4000;
reg   [15:0] src_kernel_win_0_va_178_reg_4000_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_179_reg_4006;
reg   [15:0] src_kernel_win_0_va_179_reg_4006_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_180_reg_4012;
reg   [15:0] src_kernel_win_0_va_181_reg_4018;
reg   [15:0] src_kernel_win_0_va_182_reg_4024;
wire   [15:0] select_ln188_11_fu_1951_p3;
reg   [15:0] select_ln188_11_reg_4029;
wire   [0:0] icmp_ln188_12_fu_1959_p2;
reg   [0:0] icmp_ln188_12_reg_4034;
wire   [15:0] select_ln188_14_fu_2047_p3;
reg   [15:0] select_ln188_14_reg_4039;
wire   [15:0] select_ln188_16_fu_2069_p3;
reg   [15:0] select_ln188_16_reg_4045;
wire   [0:0] icmp_ln188_17_fu_2076_p2;
reg   [0:0] icmp_ln188_17_reg_4050;
wire   [15:0] select_ln188_19_fu_2103_p3;
reg   [15:0] select_ln188_19_reg_4055;
reg   [15:0] src_kernel_win_0_va_168_reg_4061;
reg   [15:0] src_kernel_win_0_va_168_reg_4061_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_168_reg_4061_pp0_iter11_reg;
reg   [15:0] src_kernel_win_0_va_169_reg_4067;
reg   [15:0] src_kernel_win_0_va_169_reg_4067_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_170_reg_4073;
reg   [15:0] src_kernel_win_0_va_170_reg_4073_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_171_reg_4079;
reg   [15:0] src_kernel_win_0_va_172_reg_4085;
reg   [15:0] src_kernel_win_0_va_173_reg_4091;
wire   [15:0] select_ln188_21_fu_2152_p3;
reg   [15:0] select_ln188_21_reg_4096;
wire   [0:0] icmp_ln188_22_fu_2160_p2;
reg   [0:0] icmp_ln188_22_reg_4101;
wire   [15:0] select_ln188_24_fu_2248_p3;
reg   [15:0] select_ln188_24_reg_4106;
wire   [15:0] select_ln188_26_fu_2270_p3;
reg   [15:0] select_ln188_26_reg_4112;
wire   [0:0] icmp_ln188_27_fu_2277_p2;
reg   [0:0] icmp_ln188_27_reg_4117;
reg   [15:0] src_kernel_win_0_va_160_reg_4122;
reg   [15:0] src_kernel_win_0_va_160_reg_4122_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_160_reg_4122_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_161_reg_4128;
reg   [15:0] src_kernel_win_0_va_161_reg_4128_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_161_reg_4128_pp0_iter14_reg;
reg   [15:0] src_kernel_win_0_va_162_reg_4134;
reg   [15:0] src_kernel_win_0_va_162_reg_4134_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_163_reg_4140;
reg   [15:0] src_kernel_win_0_va_163_reg_4140_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_164_reg_4146;
reg   [15:0] src_kernel_win_0_va_164_reg_4146_pp0_iter13_reg;
reg   [15:0] src_kernel_win_0_va_165_reg_4152;
reg   [15:0] src_kernel_win_0_va_166_reg_4158;
wire   [15:0] select_ln188_29_fu_2329_p3;
reg   [15:0] select_ln188_29_reg_4164;
wire   [15:0] select_ln188_31_fu_2412_p3;
reg   [15:0] select_ln188_31_reg_4170;
wire   [0:0] icmp_ln188_32_fu_2419_p2;
reg   [0:0] icmp_ln188_32_reg_4175;
wire   [15:0] select_ln188_34_fu_2446_p3;
reg   [15:0] select_ln188_34_reg_4180;
wire   [15:0] select_ln188_36_fu_2468_p3;
reg   [15:0] select_ln188_36_reg_4186;
wire   [0:0] icmp_ln188_37_fu_2475_p2;
reg   [0:0] icmp_ln188_37_reg_4191;
reg   [15:0] src_kernel_win_0_va_152_reg_4196;
reg   [15:0] src_kernel_win_0_va_152_reg_4196_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_152_reg_4196_pp0_iter18_reg;
reg   [15:0] src_kernel_win_0_va_153_reg_4202;
reg   [15:0] src_kernel_win_0_va_153_reg_4202_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_154_reg_4208;
reg   [15:0] src_kernel_win_0_va_154_reg_4208_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_155_reg_4214;
reg   [15:0] src_kernel_win_0_va_155_reg_4214_pp0_iter17_reg;
reg   [15:0] src_kernel_win_0_va_156_reg_4220;
reg   [15:0] src_kernel_win_0_va_157_reg_4226;
wire   [15:0] select_ln188_39_fu_2529_p3;
reg   [15:0] select_ln188_39_reg_4232;
wire   [15:0] select_ln188_41_fu_2612_p3;
reg   [15:0] select_ln188_41_reg_4238;
wire   [0:0] icmp_ln188_42_fu_2619_p2;
reg   [0:0] icmp_ln188_42_reg_4243;
wire   [15:0] select_ln188_44_fu_2646_p3;
reg   [15:0] select_ln188_44_reg_4248;
wire   [15:0] select_ln188_46_fu_2668_p3;
reg   [15:0] select_ln188_46_reg_4254;
reg   [15:0] src_kernel_win_0_va_144_reg_4260;
reg   [15:0] src_kernel_win_0_va_144_reg_4260_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_144_reg_4260_pp0_iter22_reg;
reg   [15:0] src_kernel_win_0_va_145_reg_4266;
reg   [15:0] src_kernel_win_0_va_145_reg_4266_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_146_reg_4272;
reg   [15:0] src_kernel_win_0_va_146_reg_4272_pp0_iter21_reg;
reg   [15:0] src_kernel_win_0_va_147_reg_4278;
reg   [15:0] src_kernel_win_0_va_148_reg_4284;
reg   [15:0] src_kernel_win_0_va_149_reg_4290;
wire   [15:0] select_ln188_48_fu_2717_p3;
reg   [15:0] select_ln188_48_reg_4295;
wire   [0:0] icmp_ln188_49_fu_2725_p2;
reg   [0:0] icmp_ln188_49_reg_4300;
wire   [15:0] select_ln188_51_fu_2813_p3;
reg   [15:0] select_ln188_51_reg_4305;
wire   [15:0] select_ln188_53_fu_2835_p3;
reg   [15:0] select_ln188_53_reg_4311;
wire   [0:0] icmp_ln188_54_fu_2842_p2;
reg   [0:0] icmp_ln188_54_reg_4316;
reg   [15:0] src_kernel_win_0_va_137_reg_4321;
reg   [15:0] src_kernel_win_0_va_137_reg_4321_pp0_iter24_reg;
reg   [15:0] src_kernel_win_0_va_137_reg_4321_pp0_iter25_reg;
reg   [15:0] src_kernel_win_0_va_138_reg_4327;
reg   [15:0] src_kernel_win_0_va_138_reg_4327_pp0_iter24_reg;
reg   [15:0] src_kernel_win_0_va_139_reg_4333;
reg   [15:0] src_kernel_win_0_va_139_reg_4333_pp0_iter24_reg;
reg   [15:0] src_kernel_win_0_va_140_reg_4339;
reg   [15:0] src_kernel_win_0_va_140_reg_4339_pp0_iter24_reg;
reg   [15:0] src_kernel_win_0_va_141_reg_4345;
reg   [15:0] src_kernel_win_0_va_142_reg_4351;
wire   [15:0] select_ln188_56_fu_2891_p3;
reg   [15:0] select_ln188_56_reg_4357;
wire   [15:0] select_ln188_58_fu_2966_p3;
reg   [15:0] select_ln188_58_reg_4363;
wire   [0:0] icmp_ln188_59_fu_2973_p2;
reg   [0:0] icmp_ln188_59_reg_4368;
wire   [15:0] select_ln188_61_fu_3000_p3;
reg   [15:0] select_ln188_61_reg_4373;
reg   [15:0] src_kernel_win_0_va_132_reg_4379;
reg   [15:0] src_kernel_win_0_va_132_reg_4379_pp0_iter27_reg;
reg   [15:0] src_kernel_win_0_va_133_reg_4385;
reg   [15:0] src_kernel_win_0_va_134_reg_4391;
reg   [15:0] src_kernel_win_0_va_135_reg_4397;
wire   [15:0] select_ln188_63_fu_3038_p3;
reg   [15:0] select_ln188_63_reg_4402;
wire   [0:0] icmp_ln188_64_fu_3046_p2;
reg   [0:0] icmp_ln188_64_reg_4407;
wire   [15:0] select_ln188_66_fu_3118_p3;
reg   [15:0] select_ln188_66_reg_4412;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
wire   [8:0] k_buf_0_val_16_address0;
reg    k_buf_0_val_16_ce0;
wire   [15:0] k_buf_0_val_16_q0;
wire   [8:0] k_buf_0_val_16_address1;
reg    k_buf_0_val_16_ce1;
reg    k_buf_0_val_16_we1;
reg   [15:0] k_buf_0_val_16_d1;
wire   [8:0] k_buf_0_val_15_address0;
reg    k_buf_0_val_15_ce0;
wire   [15:0] k_buf_0_val_15_q0;
wire   [8:0] k_buf_0_val_15_address1;
reg    k_buf_0_val_15_ce1;
reg    k_buf_0_val_15_we1;
reg   [15:0] k_buf_0_val_15_d1;
wire   [8:0] k_buf_0_val_14_address0;
reg    k_buf_0_val_14_ce0;
wire   [15:0] k_buf_0_val_14_q0;
wire   [8:0] k_buf_0_val_14_address1;
reg    k_buf_0_val_14_ce1;
reg    k_buf_0_val_14_we1;
reg   [15:0] k_buf_0_val_14_d1;
wire   [8:0] k_buf_0_val_13_address0;
reg    k_buf_0_val_13_ce0;
wire   [15:0] k_buf_0_val_13_q0;
wire   [8:0] k_buf_0_val_13_address1;
reg    k_buf_0_val_13_ce1;
reg    k_buf_0_val_13_we1;
reg   [15:0] k_buf_0_val_13_d1;
wire   [8:0] k_buf_0_val_12_address0;
reg    k_buf_0_val_12_ce0;
wire   [15:0] k_buf_0_val_12_q0;
wire   [8:0] k_buf_0_val_12_address1;
reg    k_buf_0_val_12_ce1;
reg    k_buf_0_val_12_we1;
reg   [15:0] k_buf_0_val_12_d1;
wire   [8:0] k_buf_0_val_11_address0;
reg    k_buf_0_val_11_ce0;
wire   [15:0] k_buf_0_val_11_q0;
wire   [8:0] k_buf_0_val_11_address1;
reg    k_buf_0_val_11_ce1;
reg    k_buf_0_val_11_we1;
reg   [15:0] k_buf_0_val_11_d1;
wire   [8:0] k_buf_0_val_10_address0;
reg    k_buf_0_val_10_ce0;
wire   [15:0] k_buf_0_val_10_q0;
wire   [8:0] k_buf_0_val_10_address1;
reg    k_buf_0_val_10_ce1;
reg    k_buf_0_val_10_we1;
reg   [15:0] k_buf_0_val_10_d1;
wire   [8:0] k_buf_0_val_9_address0;
reg    k_buf_0_val_9_ce0;
wire   [15:0] k_buf_0_val_9_q0;
wire   [8:0] k_buf_0_val_9_address1;
reg    k_buf_0_val_9_ce1;
reg    k_buf_0_val_9_we1;
wire   [8:0] k_buf_0_val_17_address0;
reg    k_buf_0_val_17_ce0;
wire   [15:0] k_buf_0_val_17_q0;
wire   [8:0] k_buf_0_val_17_address1;
reg    k_buf_0_val_17_ce1;
reg    k_buf_0_val_17_we1;
reg   [15:0] k_buf_0_val_17_d1;
reg   [8:0] t_V_3_reg_624;
reg    ap_block_state1;
wire    ap_CS_fsm_state32;
wire   [63:0] empty_585_fu_1044_p1;
reg   [15:0] src_kernel_win_0_va_fu_114;
reg   [15:0] src_kernel_win_0_va_1_fu_118;
reg   [15:0] src_kernel_win_0_va_2_fu_122;
reg   [15:0] src_kernel_win_0_va_3_fu_126;
reg   [15:0] src_kernel_win_0_va_4_fu_130;
reg   [15:0] src_kernel_win_0_va_5_fu_134;
reg   [15:0] src_kernel_win_0_va_6_fu_138;
reg   [15:0] src_kernel_win_0_va_7_fu_142;
reg   [15:0] src_kernel_win_0_va_8_fu_146;
reg   [15:0] src_kernel_win_0_va_9_fu_150;
reg   [15:0] src_kernel_win_0_va_10_fu_154;
reg   [15:0] src_kernel_win_0_va_11_fu_158;
reg   [15:0] src_kernel_win_0_va_12_fu_162;
reg   [15:0] src_kernel_win_0_va_13_fu_166;
reg   [15:0] src_kernel_win_0_va_14_fu_170;
reg   [15:0] src_kernel_win_0_va_15_fu_174;
reg   [15:0] src_kernel_win_0_va_16_fu_178;
reg   [15:0] src_kernel_win_0_va_17_fu_182;
reg   [15:0] src_kernel_win_0_va_18_fu_186;
reg   [15:0] src_kernel_win_0_va_19_fu_190;
reg   [15:0] src_kernel_win_0_va_20_fu_194;
reg   [15:0] src_kernel_win_0_va_21_fu_198;
reg   [15:0] src_kernel_win_0_va_22_fu_202;
reg   [15:0] src_kernel_win_0_va_23_fu_206;
reg   [15:0] src_kernel_win_0_va_24_fu_210;
reg   [15:0] src_kernel_win_0_va_25_fu_214;
reg   [15:0] src_kernel_win_0_va_26_fu_218;
reg   [15:0] src_kernel_win_0_va_27_fu_222;
reg   [15:0] src_kernel_win_0_va_28_fu_226;
reg   [15:0] src_kernel_win_0_va_29_fu_230;
reg   [15:0] src_kernel_win_0_va_30_fu_234;
reg   [15:0] src_kernel_win_0_va_31_fu_238;
reg   [15:0] src_kernel_win_0_va_32_fu_242;
reg   [15:0] src_kernel_win_0_va_33_fu_246;
reg   [15:0] src_kernel_win_0_va_34_fu_250;
reg   [15:0] src_kernel_win_0_va_35_fu_254;
reg   [15:0] src_kernel_win_0_va_36_fu_258;
reg   [15:0] src_kernel_win_0_va_37_fu_262;
reg   [15:0] src_kernel_win_0_va_38_fu_266;
reg   [15:0] src_kernel_win_0_va_39_fu_270;
reg   [15:0] src_kernel_win_0_va_40_fu_274;
reg   [15:0] src_kernel_win_0_va_41_fu_278;
reg   [15:0] src_kernel_win_0_va_42_fu_282;
reg   [15:0] src_kernel_win_0_va_43_fu_286;
reg   [15:0] src_kernel_win_0_va_44_fu_290;
reg   [15:0] src_kernel_win_0_va_45_fu_294;
reg   [15:0] src_kernel_win_0_va_46_fu_298;
reg   [15:0] src_kernel_win_0_va_47_fu_302;
reg   [15:0] src_kernel_win_0_va_48_fu_306;
reg   [15:0] src_kernel_win_0_va_49_fu_310;
reg   [15:0] src_kernel_win_0_va_50_fu_314;
reg   [15:0] src_kernel_win_0_va_51_fu_318;
reg   [15:0] src_kernel_win_0_va_52_fu_322;
reg   [15:0] src_kernel_win_0_va_53_fu_326;
reg   [15:0] src_kernel_win_0_va_54_fu_330;
reg   [15:0] src_kernel_win_0_va_55_fu_334;
reg   [15:0] src_kernel_win_0_va_56_fu_338;
reg   [15:0] src_kernel_win_0_va_57_fu_342;
reg   [15:0] src_kernel_win_0_va_58_fu_346;
reg   [15:0] src_kernel_win_0_va_59_fu_350;
reg   [15:0] src_kernel_win_0_va_60_fu_354;
wire   [15:0] src_kernel_win_0_va_130_fu_1650_p3;
reg   [15:0] src_kernel_win_0_va_61_fu_358;
reg   [15:0] src_kernel_win_0_va_62_fu_362;
reg   [15:0] src_kernel_win_0_va_63_fu_366;
reg   [15:0] src_kernel_win_0_va_64_fu_370;
reg   [15:0] src_kernel_win_0_va_65_fu_374;
reg   [15:0] right_border_buf_0_s_fu_378;
wire   [15:0] col_buf_0_val_8_0_fu_1375_p3;
reg   [15:0] right_border_buf_0_1_fu_382;
wire   [15:0] col_buf_0_val_7_0_fu_1344_p3;
reg   [15:0] right_border_buf_0_2_fu_386;
wire   [15:0] col_buf_0_val_6_0_fu_1313_p3;
reg   [15:0] right_border_buf_0_3_fu_390;
wire   [15:0] col_buf_0_val_5_0_fu_1282_p3;
reg   [15:0] right_border_buf_0_4_fu_394;
wire   [15:0] col_buf_0_val_4_0_fu_1251_p3;
reg   [15:0] right_border_buf_0_5_fu_398;
wire   [15:0] col_buf_0_val_3_0_fu_1220_p3;
reg   [15:0] right_border_buf_0_6_fu_402;
wire   [15:0] col_buf_0_val_2_0_fu_1189_p3;
reg   [15:0] right_border_buf_0_7_fu_406;
wire   [15:0] col_buf_0_val_1_0_fu_1158_p3;
reg   [15:0] right_border_buf_0_8_fu_410;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] add_ln506_1_fu_716_p2;
wire   [3:0] trunc_ln506_fu_712_p1;
wire   [0:0] icmp_ln118_fu_722_p2;
wire   [3:0] xor_ln493_fu_728_p2;
wire   [8:0] add_ln506_fu_742_p2;
wire   [0:0] icmp_ln118_1_fu_748_p2;
wire   [3:0] sub_ln493_fu_754_p2;
wire   [8:0] add_ln506_2_fu_768_p2;
wire   [0:0] icmp_ln118_2_fu_774_p2;
wire   [3:0] sub_ln493_1_fu_780_p2;
wire   [0:0] icmp_ln507_fu_818_p2;
wire   [0:0] icmp_ln507_1_fu_830_p2;
wire   [0:0] icmp_ln507_2_fu_842_p2;
wire   [3:0] sub_ln493_2_fu_794_p2;
wire   [0:0] icmp_ln507_3_fu_854_p2;
wire   [0:0] icmp_ln507_4_fu_866_p2;
wire   [3:0] sub_ln493_3_fu_800_p2;
wire   [0:0] icmp_ln507_5_fu_878_p2;
wire   [0:0] icmp_ln507_6_fu_890_p2;
wire   [3:0] sub_ln493_4_fu_806_p2;
wire   [0:0] icmp_ln507_7_fu_902_p2;
wire   [0:0] icmp_ln507_8_fu_914_p2;
wire   [3:0] sub_ln493_5_fu_812_p2;
wire   [0:0] icmp_ln507_9_fu_926_p2;
wire   [0:0] icmp_ln507_10_fu_938_p2;
wire   [5:0] tmp_fu_966_p4;
wire   [9:0] zext_ln444_fu_950_p1;
wire   [9:0] ImagLoc_x_fu_982_p2;
wire   [0:0] tmp_67_fu_994_p3;
wire   [0:0] icmp_ln118_3_fu_1008_p2;
wire   [0:0] xor_ln118_fu_1002_p2;
wire   [0:0] tmp_68_fu_1020_p3;
wire   [8:0] add_ln451_1_fu_988_p2;
wire   [8:0] select_ln121_fu_1028_p3;
wire   [8:0] x_fu_1036_p3;
wire   [0:0] icmp_ln891_fu_976_p2;
wire   [3:0] xor_ln493_1_fu_1098_p2;
wire   [15:0] tmp_6_fu_1103_p11;
wire   [15:0] tmp_7_fu_1134_p11;
wire   [15:0] tmp_8_fu_1165_p11;
wire   [15:0] tmp_9_fu_1196_p11;
wire   [15:0] tmp_10_fu_1227_p11;
wire   [15:0] tmp_11_fu_1258_p11;
wire   [15:0] tmp_12_fu_1289_p11;
wire   [15:0] tmp_13_fu_1320_p11;
wire   [15:0] tmp_14_fu_1351_p11;
wire   [15:0] tmp_15_fu_1427_p11;
wire   [15:0] tmp_16_fu_1457_p11;
wire   [15:0] tmp_17_fu_1487_p11;
wire   [15:0] select_ln507_fu_1517_p3;
wire   [15:0] select_ln507_1_fu_1524_p3;
wire   [15:0] select_ln899_fu_1531_p3;
wire   [15:0] select_ln507_3_fu_1545_p3;
wire   [15:0] select_ln507_4_fu_1552_p3;
wire   [15:0] select_ln899_4_fu_1559_p3;
wire   [15:0] select_ln507_6_fu_1573_p3;
wire   [15:0] select_ln507_7_fu_1580_p3;
wire   [15:0] select_ln899_5_fu_1587_p3;
wire   [15:0] select_ln507_9_fu_1601_p3;
wire   [15:0] select_ln507_10_fu_1608_p3;
wire   [15:0] select_ln899_6_fu_1615_p3;
wire   [15:0] select_ln507_12_fu_1629_p3;
wire   [15:0] select_ln507_13_fu_1636_p3;
wire   [15:0] select_ln899_7_fu_1643_p3;
wire   [0:0] icmp_ln188_fu_1672_p2;
wire   [15:0] select_ln188_fu_1678_p3;
wire   [0:0] icmp_ln188_1_fu_1686_p2;
wire   [15:0] select_ln188_2_fu_1772_p3;
wire   [0:0] icmp_ln188_3_fu_1777_p2;
wire   [15:0] select_ln188_3_fu_1782_p3;
wire   [0:0] icmp_ln188_4_fu_1789_p2;
wire   [0:0] icmp_ln188_5_fu_1855_p2;
wire   [15:0] select_ln188_5_fu_1859_p3;
wire   [0:0] icmp_ln188_6_fu_1865_p2;
wire   [15:0] select_ln188_7_fu_1882_p3;
wire   [0:0] icmp_ln188_8_fu_1887_p2;
wire   [15:0] select_ln188_8_fu_1892_p3;
wire   [0:0] icmp_ln188_9_fu_1899_p2;
wire   [0:0] icmp_ln188_10_fu_1935_p2;
wire   [15:0] select_ln188_10_fu_1939_p3;
wire   [0:0] icmp_ln188_11_fu_1945_p2;
wire   [15:0] select_ln188_12_fu_2025_p3;
wire   [0:0] icmp_ln188_13_fu_2030_p2;
wire   [15:0] select_ln188_13_fu_2035_p3;
wire   [0:0] icmp_ln188_14_fu_2042_p2;
wire   [0:0] icmp_ln188_15_fu_2054_p2;
wire   [15:0] select_ln188_15_fu_2058_p3;
wire   [0:0] icmp_ln188_16_fu_2064_p2;
wire   [15:0] select_ln188_17_fu_2081_p3;
wire   [0:0] icmp_ln188_18_fu_2086_p2;
wire   [15:0] select_ln188_18_fu_2091_p3;
wire   [0:0] icmp_ln188_19_fu_2098_p2;
wire   [0:0] icmp_ln188_20_fu_2134_p2;
wire   [15:0] select_ln188_20_fu_2139_p3;
wire   [0:0] icmp_ln188_21_fu_2146_p2;
wire   [15:0] select_ln188_22_fu_2226_p3;
wire   [0:0] icmp_ln188_23_fu_2231_p2;
wire   [15:0] select_ln188_23_fu_2236_p3;
wire   [0:0] icmp_ln188_24_fu_2243_p2;
wire   [0:0] icmp_ln188_25_fu_2255_p2;
wire   [15:0] select_ln188_25_fu_2259_p3;
wire   [0:0] icmp_ln188_26_fu_2265_p2;
wire   [15:0] select_ln188_27_fu_2306_p3;
wire   [0:0] icmp_ln188_28_fu_2311_p2;
wire   [15:0] select_ln188_28_fu_2316_p3;
wire   [0:0] icmp_ln188_29_fu_2323_p2;
wire   [0:0] icmp_ln188_30_fu_2397_p2;
wire   [15:0] select_ln188_30_fu_2401_p3;
wire   [0:0] icmp_ln188_31_fu_2407_p2;
wire   [15:0] select_ln188_32_fu_2424_p3;
wire   [0:0] icmp_ln188_33_fu_2429_p2;
wire   [15:0] select_ln188_33_fu_2434_p3;
wire   [0:0] icmp_ln188_34_fu_2441_p2;
wire   [0:0] icmp_ln188_35_fu_2453_p2;
wire   [15:0] select_ln188_35_fu_2457_p3;
wire   [0:0] icmp_ln188_36_fu_2463_p2;
wire   [15:0] select_ln188_37_fu_2504_p3;
wire   [0:0] icmp_ln188_38_fu_2509_p2;
wire   [15:0] select_ln188_38_fu_2515_p3;
wire   [0:0] icmp_ln188_39_fu_2523_p2;
wire   [0:0] icmp_ln188_40_fu_2597_p2;
wire   [15:0] select_ln188_40_fu_2601_p3;
wire   [0:0] icmp_ln188_41_fu_2607_p2;
wire   [15:0] select_ln188_42_fu_2624_p3;
wire   [0:0] icmp_ln188_43_fu_2629_p2;
wire   [15:0] select_ln188_43_fu_2634_p3;
wire   [0:0] icmp_ln188_44_fu_2641_p2;
wire   [0:0] icmp_ln188_45_fu_2653_p2;
wire   [15:0] select_ln188_45_fu_2657_p3;
wire   [0:0] icmp_ln188_46_fu_2663_p2;
wire   [0:0] icmp_ln188_47_fu_2699_p2;
wire   [15:0] select_ln188_47_fu_2704_p3;
wire   [0:0] icmp_ln188_48_fu_2711_p2;
wire   [15:0] select_ln188_49_fu_2791_p3;
wire   [0:0] icmp_ln188_50_fu_2796_p2;
wire   [15:0] select_ln188_50_fu_2801_p3;
wire   [0:0] icmp_ln188_51_fu_2808_p2;
wire   [0:0] icmp_ln188_52_fu_2820_p2;
wire   [15:0] select_ln188_52_fu_2824_p3;
wire   [0:0] icmp_ln188_53_fu_2830_p2;
wire   [15:0] select_ln188_54_fu_2868_p3;
wire   [0:0] icmp_ln188_55_fu_2873_p2;
wire   [15:0] select_ln188_55_fu_2878_p3;
wire   [0:0] icmp_ln188_56_fu_2885_p2;
wire   [0:0] icmp_ln188_57_fu_2951_p2;
wire   [15:0] select_ln188_57_fu_2955_p3;
wire   [0:0] icmp_ln188_58_fu_2961_p2;
wire   [15:0] select_ln188_59_fu_2978_p3;
wire   [0:0] icmp_ln188_60_fu_2983_p2;
wire   [15:0] select_ln188_60_fu_2988_p3;
wire   [0:0] icmp_ln188_61_fu_2995_p2;
wire   [0:0] icmp_ln188_62_fu_3022_p2;
wire   [15:0] select_ln188_62_fu_3026_p3;
wire   [0:0] icmp_ln188_63_fu_3032_p2;
wire   [15:0] select_ln188_64_fu_3096_p3;
wire   [0:0] icmp_ln188_65_fu_3101_p2;
wire   [15:0] select_ln188_65_fu_3106_p3;
wire   [0:0] icmp_ln188_66_fu_3113_p2;
wire   [0:0] icmp_ln188_67_fu_3125_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_198;
reg    ap_enable_state3_pp0_iter0_stage0;
wire    ap_enable_operation_239;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op280_store_state4;
reg    ap_enable_operation_280;
reg    ap_predicate_op291_store_state4;
reg    ap_enable_operation_291;
reg    ap_enable_operation_200;
wire    ap_enable_operation_243;
reg    ap_predicate_op278_store_state4;
reg    ap_enable_operation_278;
reg    ap_predicate_op289_store_state4;
reg    ap_enable_operation_289;
reg    ap_enable_operation_202;
wire    ap_enable_operation_246;
reg    ap_predicate_op276_store_state4;
reg    ap_enable_operation_276;
reg    ap_predicate_op288_store_state4;
reg    ap_enable_operation_288;
reg    ap_enable_operation_204;
wire    ap_enable_operation_249;
reg    ap_predicate_op274_store_state4;
reg    ap_enable_operation_274;
reg    ap_predicate_op287_store_state4;
reg    ap_enable_operation_287;
reg    ap_enable_operation_206;
wire    ap_enable_operation_252;
reg    ap_predicate_op272_store_state4;
reg    ap_enable_operation_272;
reg    ap_predicate_op286_store_state4;
reg    ap_enable_operation_286;
reg    ap_enable_operation_208;
wire    ap_enable_operation_255;
reg    ap_predicate_op271_store_state4;
reg    ap_enable_operation_271;
reg    ap_predicate_op285_store_state4;
reg    ap_enable_operation_285;
reg    ap_enable_operation_210;
wire    ap_enable_operation_258;
reg    ap_predicate_op270_store_state4;
reg    ap_enable_operation_270;
reg    ap_predicate_op284_store_state4;
reg    ap_enable_operation_284;
reg    ap_enable_operation_212;
wire    ap_enable_operation_261;
reg    ap_predicate_op269_store_state4;
reg    ap_enable_operation_269;
reg    ap_predicate_op283_store_state4;
reg    ap_enable_operation_283;
reg    ap_enable_operation_214;
wire    ap_enable_operation_264;
reg    ap_predicate_op268_store_state4;
reg    ap_enable_operation_268;
reg    ap_predicate_op282_store_state4;
reg    ap_enable_operation_282;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2705;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
end

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_16_address0),
    .ce0(k_buf_0_val_16_ce0),
    .q0(k_buf_0_val_16_q0),
    .address1(k_buf_0_val_16_address1),
    .ce1(k_buf_0_val_16_ce1),
    .we1(k_buf_0_val_16_we1),
    .d1(k_buf_0_val_16_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_15_address0),
    .ce0(k_buf_0_val_15_ce0),
    .q0(k_buf_0_val_15_q0),
    .address1(k_buf_0_val_15_address1),
    .ce1(k_buf_0_val_15_ce1),
    .we1(k_buf_0_val_15_we1),
    .d1(k_buf_0_val_15_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_14_address0),
    .ce0(k_buf_0_val_14_ce0),
    .q0(k_buf_0_val_14_q0),
    .address1(k_buf_0_val_14_address1),
    .ce1(k_buf_0_val_14_ce1),
    .we1(k_buf_0_val_14_we1),
    .d1(k_buf_0_val_14_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_13_address0),
    .ce0(k_buf_0_val_13_ce0),
    .q0(k_buf_0_val_13_q0),
    .address1(k_buf_0_val_13_address1),
    .ce1(k_buf_0_val_13_ce1),
    .we1(k_buf_0_val_13_we1),
    .d1(k_buf_0_val_13_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_12_address0),
    .ce0(k_buf_0_val_12_ce0),
    .q0(k_buf_0_val_12_q0),
    .address1(k_buf_0_val_12_address1),
    .ce1(k_buf_0_val_12_ce1),
    .we1(k_buf_0_val_12_we1),
    .d1(k_buf_0_val_12_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_11_address0),
    .ce0(k_buf_0_val_11_ce0),
    .q0(k_buf_0_val_11_q0),
    .address1(k_buf_0_val_11_address1),
    .ce1(k_buf_0_val_11_ce1),
    .we1(k_buf_0_val_11_we1),
    .d1(k_buf_0_val_11_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_10_address0),
    .ce0(k_buf_0_val_10_ce0),
    .q0(k_buf_0_val_10_q0),
    .address1(k_buf_0_val_10_address1),
    .ce1(k_buf_0_val_10_ce1),
    .we1(k_buf_0_val_10_we1),
    .d1(k_buf_0_val_10_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_9_address0),
    .ce0(k_buf_0_val_9_ce0),
    .q0(k_buf_0_val_9_q0),
    .address1(k_buf_0_val_9_address1),
    .ce1(k_buf_0_val_9_ce1),
    .we1(k_buf_0_val_9_we1),
    .d1(img_1_data_stream_0_V_dout)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_17_address0),
    .ce0(k_buf_0_val_17_ce0),
    .q0(k_buf_0_val_17_q0),
    .address1(k_buf_0_val_17_address1),
    .ce1(k_buf_0_val_17_ce1),
    .we1(k_buf_0_val_17_we1),
    .d1(k_buf_0_val_17_d1)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U113(
    .din0(right_border_buf_0_8_fu_410),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1098_p2),
    .dout(tmp_6_fu_1103_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U114(
    .din0(right_border_buf_0_7_fu_406),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1098_p2),
    .dout(tmp_7_fu_1134_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U115(
    .din0(right_border_buf_0_6_fu_402),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1098_p2),
    .dout(tmp_8_fu_1165_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U116(
    .din0(right_border_buf_0_5_fu_398),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1098_p2),
    .dout(tmp_9_fu_1196_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U117(
    .din0(right_border_buf_0_4_fu_394),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1098_p2),
    .dout(tmp_10_fu_1227_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U118(
    .din0(right_border_buf_0_3_fu_390),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1098_p2),
    .dout(tmp_11_fu_1258_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U119(
    .din0(right_border_buf_0_2_fu_386),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1098_p2),
    .dout(tmp_12_fu_1289_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U120(
    .din0(right_border_buf_0_1_fu_382),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1098_p2),
    .dout(tmp_13_fu_1320_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U121(
    .din0(right_border_buf_0_s_fu_378),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1098_p2),
    .dout(tmp_14_fu_1351_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U122(
    .din0(src_kernel_win_0_va_131_fu_1127_p3),
    .din1(col_buf_0_val_1_0_fu_1158_p3),
    .din2(col_buf_0_val_2_0_fu_1189_p3),
    .din3(col_buf_0_val_3_0_fu_1220_p3),
    .din4(col_buf_0_val_4_0_fu_1251_p3),
    .din5(col_buf_0_val_5_0_fu_1282_p3),
    .din6(col_buf_0_val_6_0_fu_1313_p3),
    .din7(col_buf_0_val_7_0_fu_1344_p3),
    .din8(col_buf_0_val_8_0_fu_1375_p3),
    .din9(select_ln493_reg_3696),
    .dout(tmp_15_fu_1427_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U123(
    .din0(src_kernel_win_0_va_131_fu_1127_p3),
    .din1(col_buf_0_val_1_0_fu_1158_p3),
    .din2(col_buf_0_val_2_0_fu_1189_p3),
    .din3(col_buf_0_val_3_0_fu_1220_p3),
    .din4(col_buf_0_val_4_0_fu_1251_p3),
    .din5(col_buf_0_val_5_0_fu_1282_p3),
    .din6(col_buf_0_val_6_0_fu_1313_p3),
    .din7(col_buf_0_val_7_0_fu_1344_p3),
    .din8(col_buf_0_val_8_0_fu_1375_p3),
    .din9(select_ln493_1_reg_3701),
    .dout(tmp_16_fu_1457_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U124(
    .din0(src_kernel_win_0_va_131_fu_1127_p3),
    .din1(col_buf_0_val_1_0_fu_1158_p3),
    .din2(col_buf_0_val_2_0_fu_1189_p3),
    .din3(col_buf_0_val_3_0_fu_1220_p3),
    .din4(col_buf_0_val_4_0_fu_1251_p3),
    .din5(col_buf_0_val_5_0_fu_1282_p3),
    .din6(col_buf_0_val_6_0_fu_1313_p3),
    .din7(col_buf_0_val_7_0_fu_1344_p3),
    .din8(col_buf_0_val_8_0_fu_1375_p3),
    .din9(select_ln493_2_reg_3706),
    .dout(tmp_17_fu_1487_p11)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln443_fu_646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln443_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end else if (((icmp_ln443_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter28 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        t_V_3_reg_624 <= i_V_reg_3645;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_3_reg_624 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_954_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_5_reg_635 <= j_V_fu_960_p2;
    end else if (((icmp_ln443_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_5_reg_635 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_954_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln118_reg_3779 <= and_ln118_fu_1014_p2;
        and_ln512_reg_3855 <= and_ln512_fu_1066_p2;
        k_buf_0_val_10_add_reg_3807 <= empty_585_fu_1044_p1;
        k_buf_0_val_11_add_reg_3813 <= empty_585_fu_1044_p1;
        k_buf_0_val_12_add_reg_3819 <= empty_585_fu_1044_p1;
        k_buf_0_val_13_add_reg_3825 <= empty_585_fu_1044_p1;
        k_buf_0_val_14_add_reg_3831 <= empty_585_fu_1044_p1;
        k_buf_0_val_15_add_reg_3837 <= empty_585_fu_1044_p1;
        k_buf_0_val_16_add_reg_3843 <= empty_585_fu_1044_p1;
        k_buf_0_val_17_add_reg_3849 <= empty_585_fu_1044_p1;
        k_buf_0_val_9_addr_reg_3801 <= empty_585_fu_1044_p1;
        or_ln457_reg_3788 <= or_ln457_fu_1061_p2;
        trunc_ln458_reg_3783 <= trunc_ln458_fu_1057_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln443_fu_646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln507_10_reg_3765 <= and_ln507_10_fu_944_p2;
        and_ln507_1_reg_3716 <= and_ln507_1_fu_836_p2;
        and_ln507_2_reg_3725 <= and_ln507_2_fu_848_p2;
        and_ln507_3_reg_3730 <= and_ln507_3_fu_860_p2;
        and_ln507_4_reg_3735 <= and_ln507_4_fu_872_p2;
        and_ln507_5_reg_3740 <= and_ln507_5_fu_884_p2;
        and_ln507_6_reg_3745 <= and_ln507_6_fu_896_p2;
        and_ln507_7_reg_3750 <= and_ln507_7_fu_908_p2;
        and_ln507_8_reg_3755 <= and_ln507_8_fu_920_p2;
        and_ln507_9_reg_3760 <= and_ln507_9_fu_932_p2;
        and_ln507_reg_3711 <= and_ln507_fu_824_p2;
        icmp_ln879_2_reg_3664 <= icmp_ln879_2_fu_676_p2;
        icmp_ln879_4_reg_3668 <= icmp_ln879_4_fu_682_p2;
        icmp_ln879_6_reg_3672 <= icmp_ln879_6_fu_688_p2;
        icmp_ln879_7_reg_3676 <= icmp_ln879_7_fu_694_p2;
        icmp_ln879_reg_3680 <= icmp_ln879_fu_700_p2;
        icmp_ln887_reg_3650 <= icmp_ln887_fu_658_p2;
        icmp_ln899_1_reg_3659 <= icmp_ln899_1_fu_670_p2;
        icmp_ln899_reg_3684 <= icmp_ln899_fu_706_p2;
        select_ln493_1_reg_3701 <= select_ln493_1_fu_760_p3;
        select_ln493_2_reg_3706 <= select_ln493_2_fu_786_p3;
        select_ln493_reg_3696 <= select_ln493_fu_734_p3;
        xor_ln457_reg_3654 <= xor_ln457_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln512_reg_3855_pp0_iter10_reg <= and_ln512_reg_3855_pp0_iter9_reg;
        and_ln512_reg_3855_pp0_iter11_reg <= and_ln512_reg_3855_pp0_iter10_reg;
        and_ln512_reg_3855_pp0_iter12_reg <= and_ln512_reg_3855_pp0_iter11_reg;
        and_ln512_reg_3855_pp0_iter13_reg <= and_ln512_reg_3855_pp0_iter12_reg;
        and_ln512_reg_3855_pp0_iter14_reg <= and_ln512_reg_3855_pp0_iter13_reg;
        and_ln512_reg_3855_pp0_iter15_reg <= and_ln512_reg_3855_pp0_iter14_reg;
        and_ln512_reg_3855_pp0_iter16_reg <= and_ln512_reg_3855_pp0_iter15_reg;
        and_ln512_reg_3855_pp0_iter17_reg <= and_ln512_reg_3855_pp0_iter16_reg;
        and_ln512_reg_3855_pp0_iter18_reg <= and_ln512_reg_3855_pp0_iter17_reg;
        and_ln512_reg_3855_pp0_iter19_reg <= and_ln512_reg_3855_pp0_iter18_reg;
        and_ln512_reg_3855_pp0_iter20_reg <= and_ln512_reg_3855_pp0_iter19_reg;
        and_ln512_reg_3855_pp0_iter21_reg <= and_ln512_reg_3855_pp0_iter20_reg;
        and_ln512_reg_3855_pp0_iter22_reg <= and_ln512_reg_3855_pp0_iter21_reg;
        and_ln512_reg_3855_pp0_iter23_reg <= and_ln512_reg_3855_pp0_iter22_reg;
        and_ln512_reg_3855_pp0_iter24_reg <= and_ln512_reg_3855_pp0_iter23_reg;
        and_ln512_reg_3855_pp0_iter25_reg <= and_ln512_reg_3855_pp0_iter24_reg;
        and_ln512_reg_3855_pp0_iter26_reg <= and_ln512_reg_3855_pp0_iter25_reg;
        and_ln512_reg_3855_pp0_iter27_reg <= and_ln512_reg_3855_pp0_iter26_reg;
        and_ln512_reg_3855_pp0_iter2_reg <= and_ln512_reg_3855_pp0_iter1_reg;
        and_ln512_reg_3855_pp0_iter3_reg <= and_ln512_reg_3855_pp0_iter2_reg;
        and_ln512_reg_3855_pp0_iter4_reg <= and_ln512_reg_3855_pp0_iter3_reg;
        and_ln512_reg_3855_pp0_iter5_reg <= and_ln512_reg_3855_pp0_iter4_reg;
        and_ln512_reg_3855_pp0_iter6_reg <= and_ln512_reg_3855_pp0_iter5_reg;
        and_ln512_reg_3855_pp0_iter7_reg <= and_ln512_reg_3855_pp0_iter6_reg;
        and_ln512_reg_3855_pp0_iter8_reg <= and_ln512_reg_3855_pp0_iter7_reg;
        and_ln512_reg_3855_pp0_iter9_reg <= and_ln512_reg_3855_pp0_iter8_reg;
        icmp_ln444_reg_3770_pp0_iter10_reg <= icmp_ln444_reg_3770_pp0_iter9_reg;
        icmp_ln444_reg_3770_pp0_iter11_reg <= icmp_ln444_reg_3770_pp0_iter10_reg;
        icmp_ln444_reg_3770_pp0_iter12_reg <= icmp_ln444_reg_3770_pp0_iter11_reg;
        icmp_ln444_reg_3770_pp0_iter13_reg <= icmp_ln444_reg_3770_pp0_iter12_reg;
        icmp_ln444_reg_3770_pp0_iter14_reg <= icmp_ln444_reg_3770_pp0_iter13_reg;
        icmp_ln444_reg_3770_pp0_iter15_reg <= icmp_ln444_reg_3770_pp0_iter14_reg;
        icmp_ln444_reg_3770_pp0_iter16_reg <= icmp_ln444_reg_3770_pp0_iter15_reg;
        icmp_ln444_reg_3770_pp0_iter17_reg <= icmp_ln444_reg_3770_pp0_iter16_reg;
        icmp_ln444_reg_3770_pp0_iter18_reg <= icmp_ln444_reg_3770_pp0_iter17_reg;
        icmp_ln444_reg_3770_pp0_iter19_reg <= icmp_ln444_reg_3770_pp0_iter18_reg;
        icmp_ln444_reg_3770_pp0_iter20_reg <= icmp_ln444_reg_3770_pp0_iter19_reg;
        icmp_ln444_reg_3770_pp0_iter21_reg <= icmp_ln444_reg_3770_pp0_iter20_reg;
        icmp_ln444_reg_3770_pp0_iter22_reg <= icmp_ln444_reg_3770_pp0_iter21_reg;
        icmp_ln444_reg_3770_pp0_iter23_reg <= icmp_ln444_reg_3770_pp0_iter22_reg;
        icmp_ln444_reg_3770_pp0_iter24_reg <= icmp_ln444_reg_3770_pp0_iter23_reg;
        icmp_ln444_reg_3770_pp0_iter25_reg <= icmp_ln444_reg_3770_pp0_iter24_reg;
        icmp_ln444_reg_3770_pp0_iter2_reg <= icmp_ln444_reg_3770_pp0_iter1_reg;
        icmp_ln444_reg_3770_pp0_iter3_reg <= icmp_ln444_reg_3770_pp0_iter2_reg;
        icmp_ln444_reg_3770_pp0_iter4_reg <= icmp_ln444_reg_3770_pp0_iter3_reg;
        icmp_ln444_reg_3770_pp0_iter5_reg <= icmp_ln444_reg_3770_pp0_iter4_reg;
        icmp_ln444_reg_3770_pp0_iter6_reg <= icmp_ln444_reg_3770_pp0_iter5_reg;
        icmp_ln444_reg_3770_pp0_iter7_reg <= icmp_ln444_reg_3770_pp0_iter6_reg;
        icmp_ln444_reg_3770_pp0_iter8_reg <= icmp_ln444_reg_3770_pp0_iter7_reg;
        icmp_ln444_reg_3770_pp0_iter9_reg <= icmp_ln444_reg_3770_pp0_iter8_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter10_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter9_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter11_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter10_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter12_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter11_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter13_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter12_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter14_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter13_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter15_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter14_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter16_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter15_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter17_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter16_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter18_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter17_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter19_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter18_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter20_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter19_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter21_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter20_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter22_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter21_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter2_reg <= src_kernel_win_0_va_123_reg_3864;
        src_kernel_win_0_va_123_reg_3864_pp0_iter3_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter2_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter4_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter3_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter5_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter4_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter6_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter5_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter7_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter6_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter8_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter7_reg;
        src_kernel_win_0_va_123_reg_3864_pp0_iter9_reg <= src_kernel_win_0_va_123_reg_3864_pp0_iter8_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter10_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter9_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter11_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter10_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter12_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter11_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter13_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter12_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter14_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter13_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter15_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter14_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter16_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter15_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter17_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter16_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter18_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter17_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter19_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter18_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter20_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter19_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter21_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter20_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter22_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter21_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter2_reg <= src_kernel_win_0_va_124_reg_3869;
        src_kernel_win_0_va_124_reg_3869_pp0_iter3_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter2_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter4_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter3_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter5_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter4_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter6_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter5_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter7_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter6_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter8_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter7_reg;
        src_kernel_win_0_va_124_reg_3869_pp0_iter9_reg <= src_kernel_win_0_va_124_reg_3869_pp0_iter8_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter10_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter9_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter11_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter10_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter12_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter11_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter13_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter12_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter14_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter13_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter15_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter14_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter16_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter15_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter17_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter16_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter18_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter17_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter2_reg <= src_kernel_win_0_va_125_reg_3876;
        src_kernel_win_0_va_125_reg_3876_pp0_iter3_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter2_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter4_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter3_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter5_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter4_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter6_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter5_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter7_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter6_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter8_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter7_reg;
        src_kernel_win_0_va_125_reg_3876_pp0_iter9_reg <= src_kernel_win_0_va_125_reg_3876_pp0_iter8_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter10_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter9_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter11_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter10_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter12_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter11_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter13_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter12_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter14_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter13_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter15_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter14_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter2_reg <= src_kernel_win_0_va_126_reg_3883;
        src_kernel_win_0_va_126_reg_3883_pp0_iter3_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter2_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter4_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter3_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter5_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter4_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter6_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter5_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter7_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter6_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter8_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter7_reg;
        src_kernel_win_0_va_126_reg_3883_pp0_iter9_reg <= src_kernel_win_0_va_126_reg_3883_pp0_iter8_reg;
        src_kernel_win_0_va_127_reg_3890_pp0_iter10_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter9_reg;
        src_kernel_win_0_va_127_reg_3890_pp0_iter11_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter10_reg;
        src_kernel_win_0_va_127_reg_3890_pp0_iter2_reg <= src_kernel_win_0_va_127_reg_3890;
        src_kernel_win_0_va_127_reg_3890_pp0_iter3_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter2_reg;
        src_kernel_win_0_va_127_reg_3890_pp0_iter4_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter3_reg;
        src_kernel_win_0_va_127_reg_3890_pp0_iter5_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter4_reg;
        src_kernel_win_0_va_127_reg_3890_pp0_iter6_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter5_reg;
        src_kernel_win_0_va_127_reg_3890_pp0_iter7_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter6_reg;
        src_kernel_win_0_va_127_reg_3890_pp0_iter8_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter7_reg;
        src_kernel_win_0_va_127_reg_3890_pp0_iter9_reg <= src_kernel_win_0_va_127_reg_3890_pp0_iter8_reg;
        src_kernel_win_0_va_128_reg_3897_pp0_iter2_reg <= src_kernel_win_0_va_128_reg_3897;
        src_kernel_win_0_va_128_reg_3897_pp0_iter3_reg <= src_kernel_win_0_va_128_reg_3897_pp0_iter2_reg;
        src_kernel_win_0_va_128_reg_3897_pp0_iter4_reg <= src_kernel_win_0_va_128_reg_3897_pp0_iter3_reg;
        src_kernel_win_0_va_128_reg_3897_pp0_iter5_reg <= src_kernel_win_0_va_128_reg_3897_pp0_iter4_reg;
        src_kernel_win_0_va_128_reg_3897_pp0_iter6_reg <= src_kernel_win_0_va_128_reg_3897_pp0_iter5_reg;
        src_kernel_win_0_va_128_reg_3897_pp0_iter7_reg <= src_kernel_win_0_va_128_reg_3897_pp0_iter6_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter10_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter9_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter11_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter10_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter12_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter11_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter13_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter12_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter14_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter13_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter15_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter14_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter16_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter15_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter17_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter16_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter18_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter17_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter19_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter18_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter20_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter19_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter21_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter20_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter22_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter21_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter23_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter22_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter24_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter23_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter25_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter24_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter2_reg <= src_kernel_win_0_va_131_reg_3859;
        src_kernel_win_0_va_131_reg_3859_pp0_iter3_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter2_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter4_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter3_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter5_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter4_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter6_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter5_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter7_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter6_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter8_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter7_reg;
        src_kernel_win_0_va_131_reg_3859_pp0_iter9_reg <= src_kernel_win_0_va_131_reg_3859_pp0_iter8_reg;
        src_kernel_win_0_va_132_reg_4379_pp0_iter27_reg <= src_kernel_win_0_va_132_reg_4379;
        src_kernel_win_0_va_137_reg_4321_pp0_iter24_reg <= src_kernel_win_0_va_137_reg_4321;
        src_kernel_win_0_va_137_reg_4321_pp0_iter25_reg <= src_kernel_win_0_va_137_reg_4321_pp0_iter24_reg;
        src_kernel_win_0_va_138_reg_4327_pp0_iter24_reg <= src_kernel_win_0_va_138_reg_4327;
        src_kernel_win_0_va_139_reg_4333_pp0_iter24_reg <= src_kernel_win_0_va_139_reg_4333;
        src_kernel_win_0_va_140_reg_4339_pp0_iter24_reg <= src_kernel_win_0_va_140_reg_4339;
        src_kernel_win_0_va_144_reg_4260_pp0_iter21_reg <= src_kernel_win_0_va_144_reg_4260;
        src_kernel_win_0_va_144_reg_4260_pp0_iter22_reg <= src_kernel_win_0_va_144_reg_4260_pp0_iter21_reg;
        src_kernel_win_0_va_145_reg_4266_pp0_iter21_reg <= src_kernel_win_0_va_145_reg_4266;
        src_kernel_win_0_va_146_reg_4272_pp0_iter21_reg <= src_kernel_win_0_va_146_reg_4272;
        src_kernel_win_0_va_152_reg_4196_pp0_iter17_reg <= src_kernel_win_0_va_152_reg_4196;
        src_kernel_win_0_va_152_reg_4196_pp0_iter18_reg <= src_kernel_win_0_va_152_reg_4196_pp0_iter17_reg;
        src_kernel_win_0_va_153_reg_4202_pp0_iter17_reg <= src_kernel_win_0_va_153_reg_4202;
        src_kernel_win_0_va_154_reg_4208_pp0_iter17_reg <= src_kernel_win_0_va_154_reg_4208;
        src_kernel_win_0_va_155_reg_4214_pp0_iter17_reg <= src_kernel_win_0_va_155_reg_4214;
        src_kernel_win_0_va_160_reg_4122_pp0_iter13_reg <= src_kernel_win_0_va_160_reg_4122;
        src_kernel_win_0_va_160_reg_4122_pp0_iter14_reg <= src_kernel_win_0_va_160_reg_4122_pp0_iter13_reg;
        src_kernel_win_0_va_161_reg_4128_pp0_iter13_reg <= src_kernel_win_0_va_161_reg_4128;
        src_kernel_win_0_va_161_reg_4128_pp0_iter14_reg <= src_kernel_win_0_va_161_reg_4128_pp0_iter13_reg;
        src_kernel_win_0_va_162_reg_4134_pp0_iter13_reg <= src_kernel_win_0_va_162_reg_4134;
        src_kernel_win_0_va_163_reg_4140_pp0_iter13_reg <= src_kernel_win_0_va_163_reg_4140;
        src_kernel_win_0_va_164_reg_4146_pp0_iter13_reg <= src_kernel_win_0_va_164_reg_4146;
        src_kernel_win_0_va_168_reg_4061_pp0_iter10_reg <= src_kernel_win_0_va_168_reg_4061;
        src_kernel_win_0_va_168_reg_4061_pp0_iter11_reg <= src_kernel_win_0_va_168_reg_4061_pp0_iter10_reg;
        src_kernel_win_0_va_169_reg_4067_pp0_iter10_reg <= src_kernel_win_0_va_169_reg_4067;
        src_kernel_win_0_va_170_reg_4073_pp0_iter10_reg <= src_kernel_win_0_va_170_reg_4073;
        src_kernel_win_0_va_176_reg_3988_pp0_iter6_reg <= src_kernel_win_0_va_176_reg_3988;
        src_kernel_win_0_va_176_reg_3988_pp0_iter7_reg <= src_kernel_win_0_va_176_reg_3988_pp0_iter6_reg;
        src_kernel_win_0_va_177_reg_3994_pp0_iter6_reg <= src_kernel_win_0_va_177_reg_3994;
        src_kernel_win_0_va_177_reg_3994_pp0_iter7_reg <= src_kernel_win_0_va_177_reg_3994_pp0_iter6_reg;
        src_kernel_win_0_va_178_reg_4000_pp0_iter6_reg <= src_kernel_win_0_va_178_reg_4000;
        src_kernel_win_0_va_179_reg_4006_pp0_iter6_reg <= src_kernel_win_0_va_179_reg_4006;
        src_kernel_win_0_va_184_reg_3930_pp0_iter3_reg <= src_kernel_win_0_va_184_reg_3930;
        src_kernel_win_0_va_184_reg_3930_pp0_iter4_reg <= src_kernel_win_0_va_184_reg_3930_pp0_iter3_reg;
        src_kernel_win_0_va_185_reg_3936_pp0_iter3_reg <= src_kernel_win_0_va_185_reg_3936;
        src_kernel_win_0_va_186_reg_3942_pp0_iter3_reg <= src_kernel_win_0_va_186_reg_3942;
        src_kernel_win_0_va_187_reg_3948_pp0_iter3_reg <= src_kernel_win_0_va_187_reg_3948;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln512_reg_3855_pp0_iter1_reg <= and_ln512_reg_3855;
        icmp_ln444_reg_3770 <= icmp_ln444_fu_954_p2;
        icmp_ln444_reg_3770_pp0_iter1_reg <= icmp_ln444_reg_3770;
        src_kernel_win_0_va_123_reg_3864 <= src_kernel_win_0_va_123_fu_1450_p3;
        src_kernel_win_0_va_124_reg_3869 <= src_kernel_win_0_va_124_fu_1480_p3;
        src_kernel_win_0_va_125_reg_3876 <= src_kernel_win_0_va_125_fu_1510_p3;
        src_kernel_win_0_va_126_reg_3883 <= src_kernel_win_0_va_126_fu_1538_p3;
        src_kernel_win_0_va_127_reg_3890 <= src_kernel_win_0_va_127_fu_1566_p3;
        src_kernel_win_0_va_128_reg_3897 <= src_kernel_win_0_va_128_fu_1594_p3;
        src_kernel_win_0_va_129_reg_3904 <= src_kernel_win_0_va_129_fu_1622_p3;
        src_kernel_win_0_va_131_reg_3859 <= src_kernel_win_0_va_131_fu_1127_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_3645 <= i_V_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_12_reg_4034 <= icmp_ln188_12_fu_1959_p2;
        select_ln188_11_reg_4029 <= select_ln188_11_fu_1951_p3;
        src_kernel_win_0_va_176_reg_3988 <= src_kernel_win_0_va_45_fu_294;
        src_kernel_win_0_va_177_reg_3994 <= src_kernel_win_0_va_46_fu_298;
        src_kernel_win_0_va_178_reg_4000 <= src_kernel_win_0_va_47_fu_302;
        src_kernel_win_0_va_179_reg_4006 <= src_kernel_win_0_va_48_fu_306;
        src_kernel_win_0_va_180_reg_4012 <= src_kernel_win_0_va_49_fu_310;
        src_kernel_win_0_va_181_reg_4018 <= src_kernel_win_0_va_50_fu_314;
        src_kernel_win_0_va_182_reg_4024 <= src_kernel_win_0_va_51_fu_318;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_17_reg_4050 <= icmp_ln188_17_fu_2076_p2;
        select_ln188_16_reg_4045 <= select_ln188_16_fu_2069_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_22_reg_4101 <= icmp_ln188_22_fu_2160_p2;
        select_ln188_21_reg_4096 <= select_ln188_21_fu_2152_p3;
        src_kernel_win_0_va_168_reg_4061 <= src_kernel_win_0_va_37_fu_262;
        src_kernel_win_0_va_169_reg_4067 <= src_kernel_win_0_va_38_fu_266;
        src_kernel_win_0_va_170_reg_4073 <= src_kernel_win_0_va_39_fu_270;
        src_kernel_win_0_va_171_reg_4079 <= src_kernel_win_0_va_40_fu_274;
        src_kernel_win_0_va_172_reg_4085 <= src_kernel_win_0_va_41_fu_278;
        src_kernel_win_0_va_173_reg_4091 <= src_kernel_win_0_va_42_fu_282;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter10_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_27_reg_4117 <= icmp_ln188_27_fu_2277_p2;
        select_ln188_26_reg_4112 <= select_ln188_26_fu_2270_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_2_reg_3925 <= icmp_ln188_2_fu_1700_p2;
        select_ln188_1_reg_3920 <= select_ln188_1_fu_1692_p3;
        src_kernel_win_0_va_191_reg_3909 <= src_kernel_win_0_va_61_fu_358;
        src_kernel_win_0_va_192_reg_3915 <= src_kernel_win_0_va_62_fu_362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter12_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_32_reg_4175 <= icmp_ln188_32_fu_2419_p2;
        select_ln188_31_reg_4170 <= select_ln188_31_fu_2412_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter14_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_37_reg_4191 <= icmp_ln188_37_fu_2475_p2;
        select_ln188_36_reg_4186 <= select_ln188_36_fu_2468_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter16_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_42_reg_4243 <= icmp_ln188_42_fu_2619_p2;
        select_ln188_41_reg_4238 <= select_ln188_41_fu_2612_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter19_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_49_reg_4300 <= icmp_ln188_49_fu_2725_p2;
        select_ln188_48_reg_4295 <= select_ln188_48_fu_2717_p3;
        src_kernel_win_0_va_144_reg_4260 <= src_kernel_win_0_va_13_fu_166;
        src_kernel_win_0_va_145_reg_4266 <= src_kernel_win_0_va_14_fu_170;
        src_kernel_win_0_va_146_reg_4272 <= src_kernel_win_0_va_15_fu_174;
        src_kernel_win_0_va_147_reg_4278 <= src_kernel_win_0_va_16_fu_178;
        src_kernel_win_0_va_148_reg_4284 <= src_kernel_win_0_va_17_fu_182;
        src_kernel_win_0_va_149_reg_4290 <= src_kernel_win_0_va_18_fu_186;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter21_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_54_reg_4316 <= icmp_ln188_54_fu_2842_p2;
        select_ln188_53_reg_4311 <= select_ln188_53_fu_2835_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter23_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_59_reg_4368 <= icmp_ln188_59_fu_2973_p2;
        select_ln188_58_reg_4363 <= select_ln188_58_fu_2966_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter25_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_64_reg_4407 <= icmp_ln188_64_fu_3046_p2;
        select_ln188_63_reg_4402 <= select_ln188_63_fu_3038_p3;
        src_kernel_win_0_va_132_reg_4379 <= src_kernel_win_0_va_1_fu_118;
        src_kernel_win_0_va_133_reg_4385 <= src_kernel_win_0_va_2_fu_122;
        src_kernel_win_0_va_134_reg_4391 <= src_kernel_win_0_va_3_fu_126;
        src_kernel_win_0_va_135_reg_4397 <= src_kernel_win_0_va_4_fu_130;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_7_reg_3977 <= icmp_ln188_7_fu_1877_p2;
        select_ln188_6_reg_3972 <= select_ln188_6_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_1_fu_382 <= col_buf_0_val_7_0_fu_1344_p3;
        right_border_buf_0_2_fu_386 <= col_buf_0_val_6_0_fu_1313_p3;
        right_border_buf_0_3_fu_390 <= col_buf_0_val_5_0_fu_1282_p3;
        right_border_buf_0_4_fu_394 <= col_buf_0_val_4_0_fu_1251_p3;
        right_border_buf_0_5_fu_398 <= col_buf_0_val_3_0_fu_1220_p3;
        right_border_buf_0_6_fu_402 <= col_buf_0_val_2_0_fu_1189_p3;
        right_border_buf_0_7_fu_406 <= col_buf_0_val_1_0_fu_1158_p3;
        right_border_buf_0_8_fu_410 <= src_kernel_win_0_va_131_fu_1127_p3;
        right_border_buf_0_s_fu_378 <= col_buf_0_val_8_0_fu_1375_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_14_reg_4039 <= select_ln188_14_fu_2047_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_19_reg_4055 <= select_ln188_19_fu_2103_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_24_reg_4106 <= select_ln188_24_fu_2248_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter11_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_29_reg_4164 <= select_ln188_29_fu_2329_p3;
        src_kernel_win_0_va_160_reg_4122 <= src_kernel_win_0_va_29_fu_230;
        src_kernel_win_0_va_161_reg_4128 <= src_kernel_win_0_va_30_fu_234;
        src_kernel_win_0_va_162_reg_4134 <= src_kernel_win_0_va_31_fu_238;
        src_kernel_win_0_va_163_reg_4140 <= src_kernel_win_0_va_32_fu_242;
        src_kernel_win_0_va_164_reg_4146 <= src_kernel_win_0_va_33_fu_246;
        src_kernel_win_0_va_165_reg_4152 <= src_kernel_win_0_va_34_fu_250;
        src_kernel_win_0_va_166_reg_4158 <= src_kernel_win_0_va_35_fu_254;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_34_reg_4180 <= select_ln188_34_fu_2446_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter15_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_39_reg_4232 <= select_ln188_39_fu_2529_p3;
        src_kernel_win_0_va_152_reg_4196 <= src_kernel_win_0_va_21_fu_198;
        src_kernel_win_0_va_153_reg_4202 <= src_kernel_win_0_va_22_fu_202;
        src_kernel_win_0_va_154_reg_4208 <= src_kernel_win_0_va_23_fu_206;
        src_kernel_win_0_va_155_reg_4214 <= src_kernel_win_0_va_24_fu_210;
        src_kernel_win_0_va_156_reg_4220 <= src_kernel_win_0_va_25_fu_214;
        src_kernel_win_0_va_157_reg_4226 <= src_kernel_win_0_va_26_fu_218;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter17_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_44_reg_4248 <= select_ln188_44_fu_2646_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter18_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_46_reg_4254 <= select_ln188_46_fu_2668_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_4_reg_3966 <= select_ln188_4_fu_1795_p3;
        src_kernel_win_0_va_184_reg_3930 <= src_kernel_win_0_va_53_fu_326;
        src_kernel_win_0_va_185_reg_3936 <= src_kernel_win_0_va_54_fu_330;
        src_kernel_win_0_va_186_reg_3942 <= src_kernel_win_0_va_55_fu_334;
        src_kernel_win_0_va_187_reg_3948 <= src_kernel_win_0_va_56_fu_338;
        src_kernel_win_0_va_188_reg_3954 <= src_kernel_win_0_va_57_fu_342;
        src_kernel_win_0_va_189_reg_3960 <= src_kernel_win_0_va_58_fu_346;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter20_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_51_reg_4305 <= select_ln188_51_fu_2813_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter22_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_56_reg_4357 <= select_ln188_56_fu_2891_p3;
        src_kernel_win_0_va_137_reg_4321 <= src_kernel_win_0_va_6_fu_138;
        src_kernel_win_0_va_138_reg_4327 <= src_kernel_win_0_va_7_fu_142;
        src_kernel_win_0_va_139_reg_4333 <= src_kernel_win_0_va_8_fu_146;
        src_kernel_win_0_va_140_reg_4339 <= src_kernel_win_0_va_9_fu_150;
        src_kernel_win_0_va_141_reg_4345 <= src_kernel_win_0_va_10_fu_154;
        src_kernel_win_0_va_142_reg_4351 <= src_kernel_win_0_va_11_fu_158;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter24_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_61_reg_4373 <= select_ln188_61_fu_3000_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter26_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_66_reg_4412 <= select_ln188_66_fu_3118_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_9_reg_3982 <= select_ln188_9_fu_1904_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3770_pp0_iter22_reg == 1'd0) & (ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_10_fu_154 <= src_kernel_win_0_va_9_fu_150;
        src_kernel_win_0_va_11_fu_158 <= src_kernel_win_0_va_10_fu_154;
        src_kernel_win_0_va_12_fu_162 <= src_kernel_win_0_va_11_fu_158;
        src_kernel_win_0_va_6_fu_138 <= src_kernel_win_0_va_123_reg_3864_pp0_iter22_reg;
        src_kernel_win_0_va_7_fu_142 <= src_kernel_win_0_va_6_fu_138;
        src_kernel_win_0_va_8_fu_146 <= src_kernel_win_0_va_7_fu_142;
        src_kernel_win_0_va_9_fu_150 <= src_kernel_win_0_va_8_fu_146;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3770_pp0_iter19_reg == 1'd0) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_13_fu_166 <= src_kernel_win_0_va_124_reg_3869_pp0_iter19_reg;
        src_kernel_win_0_va_14_fu_170 <= src_kernel_win_0_va_13_fu_166;
        src_kernel_win_0_va_15_fu_174 <= src_kernel_win_0_va_14_fu_170;
        src_kernel_win_0_va_16_fu_178 <= src_kernel_win_0_va_15_fu_174;
        src_kernel_win_0_va_17_fu_182 <= src_kernel_win_0_va_16_fu_178;
        src_kernel_win_0_va_18_fu_186 <= src_kernel_win_0_va_17_fu_182;
        src_kernel_win_0_va_19_fu_190 <= src_kernel_win_0_va_18_fu_186;
        src_kernel_win_0_va_20_fu_194 <= src_kernel_win_0_va_19_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3770_pp0_iter25_reg == 1'd0) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_1_fu_118 <= src_kernel_win_0_va_fu_114;
        src_kernel_win_0_va_2_fu_122 <= src_kernel_win_0_va_1_fu_118;
        src_kernel_win_0_va_3_fu_126 <= src_kernel_win_0_va_2_fu_122;
        src_kernel_win_0_va_4_fu_130 <= src_kernel_win_0_va_3_fu_126;
        src_kernel_win_0_va_5_fu_134 <= src_kernel_win_0_va_4_fu_130;
        src_kernel_win_0_va_fu_114 <= src_kernel_win_0_va_131_reg_3859_pp0_iter25_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3770_pp0_iter15_reg == 1'd0) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_21_fu_198 <= src_kernel_win_0_va_125_reg_3876_pp0_iter15_reg;
        src_kernel_win_0_va_22_fu_202 <= src_kernel_win_0_va_21_fu_198;
        src_kernel_win_0_va_23_fu_206 <= src_kernel_win_0_va_22_fu_202;
        src_kernel_win_0_va_24_fu_210 <= src_kernel_win_0_va_23_fu_206;
        src_kernel_win_0_va_25_fu_214 <= src_kernel_win_0_va_24_fu_210;
        src_kernel_win_0_va_26_fu_218 <= src_kernel_win_0_va_25_fu_214;
        src_kernel_win_0_va_27_fu_222 <= src_kernel_win_0_va_26_fu_218;
        src_kernel_win_0_va_28_fu_226 <= src_kernel_win_0_va_27_fu_222;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3770_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_29_fu_230 <= src_kernel_win_0_va_126_reg_3883_pp0_iter11_reg;
        src_kernel_win_0_va_30_fu_234 <= src_kernel_win_0_va_29_fu_230;
        src_kernel_win_0_va_31_fu_238 <= src_kernel_win_0_va_30_fu_234;
        src_kernel_win_0_va_32_fu_242 <= src_kernel_win_0_va_31_fu_238;
        src_kernel_win_0_va_33_fu_246 <= src_kernel_win_0_va_32_fu_242;
        src_kernel_win_0_va_34_fu_250 <= src_kernel_win_0_va_33_fu_246;
        src_kernel_win_0_va_35_fu_254 <= src_kernel_win_0_va_34_fu_250;
        src_kernel_win_0_va_36_fu_258 <= src_kernel_win_0_va_35_fu_254;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3770_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_37_fu_262 <= src_kernel_win_0_va_127_reg_3890_pp0_iter8_reg;
        src_kernel_win_0_va_38_fu_266 <= src_kernel_win_0_va_37_fu_262;
        src_kernel_win_0_va_39_fu_270 <= src_kernel_win_0_va_38_fu_266;
        src_kernel_win_0_va_40_fu_274 <= src_kernel_win_0_va_39_fu_270;
        src_kernel_win_0_va_41_fu_278 <= src_kernel_win_0_va_40_fu_274;
        src_kernel_win_0_va_42_fu_282 <= src_kernel_win_0_va_41_fu_278;
        src_kernel_win_0_va_43_fu_286 <= src_kernel_win_0_va_42_fu_282;
        src_kernel_win_0_va_44_fu_290 <= src_kernel_win_0_va_43_fu_286;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3770_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_45_fu_294 <= src_kernel_win_0_va_128_reg_3897_pp0_iter4_reg;
        src_kernel_win_0_va_46_fu_298 <= src_kernel_win_0_va_45_fu_294;
        src_kernel_win_0_va_47_fu_302 <= src_kernel_win_0_va_46_fu_298;
        src_kernel_win_0_va_48_fu_306 <= src_kernel_win_0_va_47_fu_302;
        src_kernel_win_0_va_49_fu_310 <= src_kernel_win_0_va_48_fu_306;
        src_kernel_win_0_va_50_fu_314 <= src_kernel_win_0_va_49_fu_310;
        src_kernel_win_0_va_51_fu_318 <= src_kernel_win_0_va_50_fu_314;
        src_kernel_win_0_va_52_fu_322 <= src_kernel_win_0_va_51_fu_318;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3770_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_53_fu_326 <= src_kernel_win_0_va_129_reg_3904;
        src_kernel_win_0_va_54_fu_330 <= src_kernel_win_0_va_53_fu_326;
        src_kernel_win_0_va_55_fu_334 <= src_kernel_win_0_va_54_fu_330;
        src_kernel_win_0_va_56_fu_338 <= src_kernel_win_0_va_55_fu_334;
        src_kernel_win_0_va_57_fu_342 <= src_kernel_win_0_va_56_fu_338;
        src_kernel_win_0_va_58_fu_346 <= src_kernel_win_0_va_57_fu_342;
        src_kernel_win_0_va_59_fu_350 <= src_kernel_win_0_va_58_fu_346;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3770 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_60_fu_354 <= src_kernel_win_0_va_130_fu_1650_p3;
        src_kernel_win_0_va_61_fu_358 <= src_kernel_win_0_va_60_fu_354;
        src_kernel_win_0_va_62_fu_362 <= src_kernel_win_0_va_61_fu_358;
        src_kernel_win_0_va_63_fu_366 <= src_kernel_win_0_va_62_fu_362;
        src_kernel_win_0_va_64_fu_370 <= src_kernel_win_0_va_63_fu_366;
        src_kernel_win_0_va_65_fu_374 <= src_kernel_win_0_va_64_fu_370;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter27_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        Background_data_stream_0_V_blk_n = Background_data_stream_0_V_full_n;
    end else begin
        Background_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_3855_pp0_iter27_reg) & (ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Background_data_stream_0_V_write = 1'b1;
    end else begin
        Background_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln444_fu_954_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (1'd1 == and_ln118_reg_3779) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        img_1_data_stream_0_V_blk_n = img_1_data_stream_0_V_empty_n;
    end else begin
        img_1_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op290_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op267_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_1_data_stream_0_V_read = 1'b1;
    end else begin
        img_1_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_10_ce0 = 1'b1;
    end else begin
        k_buf_0_val_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_7_reg_3676 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_10_ce1 = 1'b1;
    end else begin
        k_buf_0_val_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2705)) begin
        if (((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1))) begin
            k_buf_0_val_10_d1 = k_buf_0_val_9_q0;
        end else if (((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_7_reg_3676 == 1'd1))) begin
            k_buf_0_val_10_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_10_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_7_reg_3676 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_10_we1 = 1'b1;
    end else begin
        k_buf_0_val_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_11_ce0 = 1'b1;
    end else begin
        k_buf_0_val_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_6_reg_3672 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_11_ce1 = 1'b1;
    end else begin
        k_buf_0_val_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2705)) begin
        if (((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1))) begin
            k_buf_0_val_11_d1 = k_buf_0_val_10_q0;
        end else if (((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_6_reg_3672 == 1'd1))) begin
            k_buf_0_val_11_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_11_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_6_reg_3672 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_11_we1 = 1'b1;
    end else begin
        k_buf_0_val_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_12_ce0 = 1'b1;
    end else begin
        k_buf_0_val_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_4_reg_3668 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_12_ce1 = 1'b1;
    end else begin
        k_buf_0_val_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2705)) begin
        if (((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1))) begin
            k_buf_0_val_12_d1 = k_buf_0_val_11_q0;
        end else if (((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_4_reg_3668 == 1'd1))) begin
            k_buf_0_val_12_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_12_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_4_reg_3668 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_12_we1 = 1'b1;
    end else begin
        k_buf_0_val_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_13_ce0 = 1'b1;
    end else begin
        k_buf_0_val_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_13_ce1 = 1'b1;
    end else begin
        k_buf_0_val_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2705)) begin
        if (((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1))) begin
            k_buf_0_val_13_d1 = k_buf_0_val_12_q0;
        end else if (((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1))) begin
            k_buf_0_val_13_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_13_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_13_we1 = 1'b1;
    end else begin
        k_buf_0_val_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_14_ce0 = 1'b1;
    end else begin
        k_buf_0_val_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_14_ce1 = 1'b1;
    end else begin
        k_buf_0_val_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2705)) begin
        if (((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1))) begin
            k_buf_0_val_14_d1 = k_buf_0_val_13_q0;
        end else if (((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1))) begin
            k_buf_0_val_14_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_14_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_14_we1 = 1'b1;
    end else begin
        k_buf_0_val_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_15_ce0 = 1'b1;
    end else begin
        k_buf_0_val_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_15_ce1 = 1'b1;
    end else begin
        k_buf_0_val_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2705)) begin
        if (((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1))) begin
            k_buf_0_val_15_d1 = k_buf_0_val_14_q0;
        end else if (((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1))) begin
            k_buf_0_val_15_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_15_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_15_we1 = 1'b1;
    end else begin
        k_buf_0_val_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_16_ce0 = 1'b1;
    end else begin
        k_buf_0_val_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_16_ce1 = 1'b1;
    end else begin
        k_buf_0_val_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2705)) begin
        if (((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1))) begin
            k_buf_0_val_16_d1 = k_buf_0_val_15_q0;
        end else if (((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1))) begin
            k_buf_0_val_16_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_16_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_16_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_16_we1 = 1'b1;
    end else begin
        k_buf_0_val_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_17_ce0 = 1'b1;
    end else begin
        k_buf_0_val_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_17_ce1 = 1'b1;
    end else begin
        k_buf_0_val_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2705)) begin
        if (((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1))) begin
            k_buf_0_val_17_d1 = k_buf_0_val_16_q0;
        end else if (((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1))) begin
            k_buf_0_val_17_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_17_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_17_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_17_we1 = 1'b1;
    end else begin
        k_buf_0_val_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_9_ce0 = 1'b1;
    end else begin
        k_buf_0_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_reg_3680 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_ce1 = 1'b1;
    end else begin
        k_buf_0_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_reg_3680 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_we1 = 1'b1;
    end else begin
        k_buf_0_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln443_fu_646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln444_fu_954_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter27 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter28 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter27 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter28 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln444_fu_954_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Background_data_stream_0_V_din = ((icmp_ln188_67_fu_3125_p2[0:0] === 1'b1) ? src_kernel_win_0_va_132_reg_4379_pp0_iter27_reg : select_ln188_66_reg_4412);

assign ImagLoc_x_fu_982_p2 = ($signed(10'd1020) + $signed(zext_ln444_fu_950_p1));

assign add_ln451_1_fu_988_p2 = ($signed(9'd508) + $signed(t_V_5_reg_635));

assign add_ln506_1_fu_716_p2 = ($signed(9'd510) + $signed(t_V_3_reg_624));

assign add_ln506_2_fu_768_p2 = ($signed(9'd508) + $signed(t_V_3_reg_624));

assign add_ln506_fu_742_p2 = ($signed(9'd509) + $signed(t_V_3_reg_624));

assign and_ln118_fu_1014_p2 = (xor_ln118_fu_1002_p2 & icmp_ln118_3_fu_1008_p2);

assign and_ln507_10_fu_944_p2 = (icmp_ln899_fu_706_p2 & icmp_ln507_10_fu_938_p2);

assign and_ln507_1_fu_836_p2 = (icmp_ln899_fu_706_p2 & icmp_ln507_1_fu_830_p2);

assign and_ln507_2_fu_848_p2 = (icmp_ln899_fu_706_p2 & icmp_ln507_2_fu_842_p2);

assign and_ln507_3_fu_860_p2 = (icmp_ln899_fu_706_p2 & icmp_ln507_3_fu_854_p2);

assign and_ln507_4_fu_872_p2 = (icmp_ln899_fu_706_p2 & icmp_ln507_4_fu_866_p2);

assign and_ln507_5_fu_884_p2 = (icmp_ln899_fu_706_p2 & icmp_ln507_5_fu_878_p2);

assign and_ln507_6_fu_896_p2 = (icmp_ln899_fu_706_p2 & icmp_ln507_6_fu_890_p2);

assign and_ln507_7_fu_908_p2 = (icmp_ln899_fu_706_p2 & icmp_ln507_7_fu_902_p2);

assign and_ln507_8_fu_920_p2 = (icmp_ln899_fu_706_p2 & icmp_ln507_8_fu_914_p2);

assign and_ln507_9_fu_932_p2 = (icmp_ln899_fu_706_p2 & icmp_ln507_9_fu_926_p2);

assign and_ln507_fu_824_p2 = (icmp_ln899_fu_706_p2 & icmp_ln507_fu_818_p2);

assign and_ln512_fu_1066_p2 = (icmp_ln899_1_reg_3659 & icmp_ln891_fu_976_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'd1 == and_ln512_reg_3855_pp0_iter27_reg) & (1'b0 == Background_data_stream_0_V_full_n) & (ap_enable_reg_pp0_iter28 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op290_read_state4 == 1'b1)) | ((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op267_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'd1 == and_ln512_reg_3855_pp0_iter27_reg) & (1'b0 == Background_data_stream_0_V_full_n) & (ap_enable_reg_pp0_iter28 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op290_read_state4 == 1'b1)) | ((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op267_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'd1 == and_ln512_reg_3855_pp0_iter27_reg) & (1'b0 == Background_data_stream_0_V_full_n) & (ap_enable_reg_pp0_iter28 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op290_read_state4 == 1'b1)) | ((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op267_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state31_pp0_stage0_iter28 = ((1'd1 == and_ln512_reg_3855_pp0_iter27_reg) & (1'b0 == Background_data_stream_0_V_full_n));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op290_read_state4 == 1'b1)) | ((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op267_read_state4 == 1'b1)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2705 = ((1'd1 == and_ln118_reg_3779) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_198 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_200 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_202 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_204 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_206 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_208 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_210 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_212 = (icmp_ln444_fu_954_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_214 = (icmp_ln444_fu_954_p2 == 1'd0);
end

assign ap_enable_operation_239 = (1'b1 == 1'b1);

assign ap_enable_operation_243 = (1'b1 == 1'b1);

assign ap_enable_operation_246 = (1'b1 == 1'b1);

assign ap_enable_operation_249 = (1'b1 == 1'b1);

assign ap_enable_operation_252 = (1'b1 == 1'b1);

assign ap_enable_operation_255 = (1'b1 == 1'b1);

assign ap_enable_operation_258 = (1'b1 == 1'b1);

assign ap_enable_operation_261 = (1'b1 == 1'b1);

assign ap_enable_operation_264 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_268 = (ap_predicate_op268_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_269 = (ap_predicate_op269_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_270 = (ap_predicate_op270_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_271 = (ap_predicate_op271_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_272 = (ap_predicate_op272_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_274 = (ap_predicate_op274_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_276 = (ap_predicate_op276_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_278 = (ap_predicate_op278_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_280 = (ap_predicate_op280_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_282 = (ap_predicate_op282_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_283 = (ap_predicate_op283_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_284 = (ap_predicate_op284_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_285 = (ap_predicate_op285_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_286 = (ap_predicate_op286_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_287 = (ap_predicate_op287_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_288 = (ap_predicate_op288_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_289 = (ap_predicate_op289_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_291 = (ap_predicate_op291_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op267_read_state4 = ((icmp_ln899_1_reg_3659 == 1'd0) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op268_store_state4 = ((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op269_store_state4 = ((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op270_store_state4 = ((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op271_store_state4 = ((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op272_store_state4 = ((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_2_reg_3664 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op274_store_state4 = ((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_4_reg_3668 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op276_store_state4 = ((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_6_reg_3672 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op278_store_state4 = ((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_7_reg_3676 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op280_store_state4 = ((icmp_ln899_1_reg_3659 == 1'd0) & (icmp_ln879_reg_3680 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op282_store_state4 = ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op283_store_state4 = ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op284_store_state4 = ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op285_store_state4 = ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op286_store_state4 = ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op287_store_state4 = ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op288_store_state4 = ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op289_store_state4 = ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op290_read_state4 = ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

always @ (*) begin
    ap_predicate_op291_store_state4 = ((icmp_ln887_reg_3650 == 1'd1) & (icmp_ln899_1_reg_3659 == 1'd1) & (1'd1 == and_ln118_reg_3779));
end

assign col_buf_0_val_1_0_fu_1158_p3 = ((or_ln457_reg_3788[0:0] === 1'b1) ? k_buf_0_val_10_q0 : tmp_7_fu_1134_p11);

assign col_buf_0_val_2_0_fu_1189_p3 = ((or_ln457_reg_3788[0:0] === 1'b1) ? k_buf_0_val_11_q0 : tmp_8_fu_1165_p11);

assign col_buf_0_val_3_0_fu_1220_p3 = ((or_ln457_reg_3788[0:0] === 1'b1) ? k_buf_0_val_12_q0 : tmp_9_fu_1196_p11);

assign col_buf_0_val_4_0_fu_1251_p3 = ((or_ln457_reg_3788[0:0] === 1'b1) ? k_buf_0_val_13_q0 : tmp_10_fu_1227_p11);

assign col_buf_0_val_5_0_fu_1282_p3 = ((or_ln457_reg_3788[0:0] === 1'b1) ? k_buf_0_val_14_q0 : tmp_11_fu_1258_p11);

assign col_buf_0_val_6_0_fu_1313_p3 = ((or_ln457_reg_3788[0:0] === 1'b1) ? k_buf_0_val_15_q0 : tmp_12_fu_1289_p11);

assign col_buf_0_val_7_0_fu_1344_p3 = ((or_ln457_reg_3788[0:0] === 1'b1) ? k_buf_0_val_16_q0 : tmp_13_fu_1320_p11);

assign col_buf_0_val_8_0_fu_1375_p3 = ((or_ln457_reg_3788[0:0] === 1'b1) ? k_buf_0_val_17_q0 : tmp_14_fu_1351_p11);

assign empty_585_fu_1044_p1 = x_fu_1036_p3;

assign i_V_fu_652_p2 = (t_V_3_reg_624 + 9'd1);

assign icmp_ln118_1_fu_748_p2 = ((add_ln506_fu_742_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln118_2_fu_774_p2 = ((add_ln506_2_fu_768_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln118_3_fu_1008_p2 = (($signed(ImagLoc_x_fu_982_p2) < $signed(10'd480)) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_722_p2 = ((add_ln506_1_fu_716_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln188_10_fu_1935_p2 = ((src_kernel_win_0_va_184_reg_3930_pp0_iter4_reg > select_ln188_9_reg_3982) ? 1'b1 : 1'b0);

assign icmp_ln188_11_fu_1945_p2 = ((src_kernel_win_0_va_52_fu_322 > select_ln188_10_fu_1939_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_12_fu_1959_p2 = ((src_kernel_win_0_va_51_fu_318 > select_ln188_11_fu_1951_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_13_fu_2030_p2 = ((src_kernel_win_0_va_181_reg_4018 > select_ln188_12_fu_2025_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_14_fu_2042_p2 = ((src_kernel_win_0_va_180_reg_4012 > select_ln188_13_fu_2035_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_15_fu_2054_p2 = ((src_kernel_win_0_va_179_reg_4006_pp0_iter6_reg > select_ln188_14_reg_4039) ? 1'b1 : 1'b0);

assign icmp_ln188_16_fu_2064_p2 = ((src_kernel_win_0_va_178_reg_4000_pp0_iter6_reg > select_ln188_15_fu_2058_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_17_fu_2076_p2 = ((src_kernel_win_0_va_177_reg_3994_pp0_iter6_reg > select_ln188_16_fu_2069_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_18_fu_2086_p2 = ((src_kernel_win_0_va_176_reg_3988_pp0_iter7_reg > select_ln188_17_fu_2081_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_19_fu_2098_p2 = ((src_kernel_win_0_va_128_reg_3897_pp0_iter7_reg > select_ln188_18_fu_2091_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_1_fu_1686_p2 = ((src_kernel_win_0_va_63_fu_366 > select_ln188_fu_1678_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_20_fu_2134_p2 = ((src_kernel_win_0_va_44_fu_290 > select_ln188_19_reg_4055) ? 1'b1 : 1'b0);

assign icmp_ln188_21_fu_2146_p2 = ((src_kernel_win_0_va_43_fu_286 > select_ln188_20_fu_2139_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_22_fu_2160_p2 = ((src_kernel_win_0_va_42_fu_282 > select_ln188_21_fu_2152_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_23_fu_2231_p2 = ((src_kernel_win_0_va_172_reg_4085 > select_ln188_22_fu_2226_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_24_fu_2243_p2 = ((src_kernel_win_0_va_171_reg_4079 > select_ln188_23_fu_2236_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_25_fu_2255_p2 = ((src_kernel_win_0_va_170_reg_4073_pp0_iter10_reg > select_ln188_24_reg_4106) ? 1'b1 : 1'b0);

assign icmp_ln188_26_fu_2265_p2 = ((src_kernel_win_0_va_169_reg_4067_pp0_iter10_reg > select_ln188_25_fu_2259_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_27_fu_2277_p2 = ((src_kernel_win_0_va_168_reg_4061_pp0_iter10_reg > select_ln188_26_fu_2270_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_28_fu_2311_p2 = ((src_kernel_win_0_va_127_reg_3890_pp0_iter11_reg > select_ln188_27_fu_2306_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_29_fu_2323_p2 = ((src_kernel_win_0_va_36_fu_258 > select_ln188_28_fu_2316_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_2_fu_1700_p2 = ((src_kernel_win_0_va_62_fu_362 > select_ln188_1_fu_1692_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_30_fu_2397_p2 = ((src_kernel_win_0_va_166_reg_4158 > select_ln188_29_reg_4164) ? 1'b1 : 1'b0);

assign icmp_ln188_31_fu_2407_p2 = ((src_kernel_win_0_va_165_reg_4152 > select_ln188_30_fu_2401_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_32_fu_2419_p2 = ((src_kernel_win_0_va_164_reg_4146 > select_ln188_31_fu_2412_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_33_fu_2429_p2 = ((src_kernel_win_0_va_163_reg_4140_pp0_iter13_reg > select_ln188_32_fu_2424_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_34_fu_2441_p2 = ((src_kernel_win_0_va_162_reg_4134_pp0_iter13_reg > select_ln188_33_fu_2434_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_35_fu_2453_p2 = ((src_kernel_win_0_va_161_reg_4128_pp0_iter14_reg > select_ln188_34_reg_4180) ? 1'b1 : 1'b0);

assign icmp_ln188_36_fu_2463_p2 = ((src_kernel_win_0_va_160_reg_4122_pp0_iter14_reg > select_ln188_35_fu_2457_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_37_fu_2475_p2 = ((src_kernel_win_0_va_126_reg_3883_pp0_iter14_reg > select_ln188_36_fu_2468_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_38_fu_2509_p2 = ((src_kernel_win_0_va_28_fu_226 > select_ln188_37_fu_2504_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_39_fu_2523_p2 = ((src_kernel_win_0_va_27_fu_222 > select_ln188_38_fu_2515_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_3_fu_1777_p2 = ((src_kernel_win_0_va_191_reg_3909 > select_ln188_2_fu_1772_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_40_fu_2597_p2 = ((src_kernel_win_0_va_157_reg_4226 > select_ln188_39_reg_4232) ? 1'b1 : 1'b0);

assign icmp_ln188_41_fu_2607_p2 = ((src_kernel_win_0_va_156_reg_4220 > select_ln188_40_fu_2601_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_42_fu_2619_p2 = ((src_kernel_win_0_va_155_reg_4214 > select_ln188_41_fu_2612_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_43_fu_2629_p2 = ((src_kernel_win_0_va_154_reg_4208_pp0_iter17_reg > select_ln188_42_fu_2624_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_44_fu_2641_p2 = ((src_kernel_win_0_va_153_reg_4202_pp0_iter17_reg > select_ln188_43_fu_2634_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_45_fu_2653_p2 = ((src_kernel_win_0_va_152_reg_4196_pp0_iter18_reg > select_ln188_44_reg_4248) ? 1'b1 : 1'b0);

assign icmp_ln188_46_fu_2663_p2 = ((src_kernel_win_0_va_125_reg_3876_pp0_iter18_reg > select_ln188_45_fu_2657_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_47_fu_2699_p2 = ((src_kernel_win_0_va_20_fu_194 > select_ln188_46_reg_4254) ? 1'b1 : 1'b0);

assign icmp_ln188_48_fu_2711_p2 = ((src_kernel_win_0_va_19_fu_190 > select_ln188_47_fu_2704_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_49_fu_2725_p2 = ((src_kernel_win_0_va_18_fu_186 > select_ln188_48_fu_2717_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_4_fu_1789_p2 = ((src_kernel_win_0_va_59_fu_350 > select_ln188_3_fu_1782_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_50_fu_2796_p2 = ((src_kernel_win_0_va_148_reg_4284 > select_ln188_49_fu_2791_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_51_fu_2808_p2 = ((src_kernel_win_0_va_147_reg_4278 > select_ln188_50_fu_2801_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_52_fu_2820_p2 = ((src_kernel_win_0_va_146_reg_4272_pp0_iter21_reg > select_ln188_51_reg_4305) ? 1'b1 : 1'b0);

assign icmp_ln188_53_fu_2830_p2 = ((src_kernel_win_0_va_145_reg_4266_pp0_iter21_reg > select_ln188_52_fu_2824_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_54_fu_2842_p2 = ((src_kernel_win_0_va_144_reg_4260_pp0_iter21_reg > select_ln188_53_fu_2835_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_55_fu_2873_p2 = ((src_kernel_win_0_va_124_reg_3869_pp0_iter22_reg > select_ln188_54_fu_2868_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_56_fu_2885_p2 = ((src_kernel_win_0_va_12_fu_162 > select_ln188_55_fu_2878_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_57_fu_2951_p2 = ((src_kernel_win_0_va_142_reg_4351 > select_ln188_56_reg_4357) ? 1'b1 : 1'b0);

assign icmp_ln188_58_fu_2961_p2 = ((src_kernel_win_0_va_141_reg_4345 > select_ln188_57_fu_2955_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_59_fu_2973_p2 = ((src_kernel_win_0_va_140_reg_4339 > select_ln188_58_fu_2966_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_5_fu_1855_p2 = ((src_kernel_win_0_va_189_reg_3960 > select_ln188_4_reg_3966) ? 1'b1 : 1'b0);

assign icmp_ln188_60_fu_2983_p2 = ((src_kernel_win_0_va_139_reg_4333_pp0_iter24_reg > select_ln188_59_fu_2978_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_61_fu_2995_p2 = ((src_kernel_win_0_va_138_reg_4327_pp0_iter24_reg > select_ln188_60_fu_2988_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_62_fu_3022_p2 = ((src_kernel_win_0_va_137_reg_4321_pp0_iter25_reg > select_ln188_61_reg_4373) ? 1'b1 : 1'b0);

assign icmp_ln188_63_fu_3032_p2 = ((src_kernel_win_0_va_5_fu_134 > select_ln188_62_fu_3026_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_64_fu_3046_p2 = ((src_kernel_win_0_va_4_fu_130 > select_ln188_63_fu_3038_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_65_fu_3101_p2 = ((src_kernel_win_0_va_134_reg_4391 > select_ln188_64_fu_3096_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_66_fu_3113_p2 = ((src_kernel_win_0_va_133_reg_4385 > select_ln188_65_fu_3106_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_67_fu_3125_p2 = ((src_kernel_win_0_va_132_reg_4379_pp0_iter27_reg > select_ln188_66_reg_4412) ? 1'b1 : 1'b0);

assign icmp_ln188_6_fu_1865_p2 = ((src_kernel_win_0_va_188_reg_3954 > select_ln188_5_fu_1859_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_7_fu_1877_p2 = ((src_kernel_win_0_va_187_reg_3948 > select_ln188_6_fu_1870_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_8_fu_1887_p2 = ((src_kernel_win_0_va_186_reg_3942_pp0_iter3_reg > select_ln188_7_fu_1882_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_9_fu_1899_p2 = ((src_kernel_win_0_va_185_reg_3936_pp0_iter3_reg > select_ln188_8_fu_1892_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_1672_p2 = ((src_kernel_win_0_va_64_fu_370 > src_kernel_win_0_va_65_fu_374) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_646_p2 = ((t_V_3_reg_624 == 9'd275) ? 1'b1 : 1'b0);

assign icmp_ln444_fu_954_p2 = ((t_V_5_reg_635 == 9'd488) ? 1'b1 : 1'b0);

assign icmp_ln507_10_fu_938_p2 = ((sub_ln493_5_fu_812_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln507_1_fu_830_p2 = ((trunc_ln506_fu_712_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln507_2_fu_842_p2 = ((trunc_ln506_fu_712_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_3_fu_854_p2 = ((sub_ln493_2_fu_794_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_4_fu_866_p2 = ((sub_ln493_2_fu_794_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln507_5_fu_878_p2 = ((sub_ln493_3_fu_800_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln507_6_fu_890_p2 = ((sub_ln493_3_fu_800_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_7_fu_902_p2 = ((sub_ln493_4_fu_806_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln507_8_fu_914_p2 = ((sub_ln493_4_fu_806_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln507_9_fu_926_p2 = ((sub_ln493_5_fu_812_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln507_fu_818_p2 = ((trunc_ln506_fu_712_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_676_p2 = ((t_V_3_reg_624 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_682_p2 = ((t_V_3_reg_624 == 9'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_688_p2 = ((t_V_3_reg_624 == 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_694_p2 = ((t_V_3_reg_624 == 9'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_700_p2 = ((t_V_3_reg_624 == 9'd4) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_658_p2 = ((t_V_3_reg_624 < 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_976_p2 = ((tmp_fu_966_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_670_p2 = ((t_V_3_reg_624 > 9'd4) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_706_p2 = ((t_V_3_reg_624 > 9'd270) ? 1'b1 : 1'b0);

assign j_V_fu_960_p2 = (t_V_5_reg_635 + 9'd1);

assign k_buf_0_val_10_address0 = empty_585_fu_1044_p1;

assign k_buf_0_val_10_address1 = k_buf_0_val_10_add_reg_3807;

assign k_buf_0_val_11_address0 = empty_585_fu_1044_p1;

assign k_buf_0_val_11_address1 = k_buf_0_val_11_add_reg_3813;

assign k_buf_0_val_12_address0 = empty_585_fu_1044_p1;

assign k_buf_0_val_12_address1 = k_buf_0_val_12_add_reg_3819;

assign k_buf_0_val_13_address0 = empty_585_fu_1044_p1;

assign k_buf_0_val_13_address1 = k_buf_0_val_13_add_reg_3825;

assign k_buf_0_val_14_address0 = empty_585_fu_1044_p1;

assign k_buf_0_val_14_address1 = k_buf_0_val_14_add_reg_3831;

assign k_buf_0_val_15_address0 = empty_585_fu_1044_p1;

assign k_buf_0_val_15_address1 = k_buf_0_val_15_add_reg_3837;

assign k_buf_0_val_16_address0 = empty_585_fu_1044_p1;

assign k_buf_0_val_16_address1 = k_buf_0_val_16_add_reg_3843;

assign k_buf_0_val_17_address0 = empty_585_fu_1044_p1;

assign k_buf_0_val_17_address1 = k_buf_0_val_17_add_reg_3849;

assign k_buf_0_val_9_address0 = empty_585_fu_1044_p1;

assign k_buf_0_val_9_address1 = k_buf_0_val_9_addr_reg_3801;

assign or_ln457_fu_1061_p2 = (xor_ln457_reg_3654 | icmp_ln118_3_fu_1008_p2);

assign select_ln121_fu_1028_p3 = ((tmp_68_fu_1020_p3[0:0] === 1'b1) ? 9'd0 : 9'd479);

assign select_ln188_10_fu_1939_p3 = ((icmp_ln188_10_fu_1935_p2[0:0] === 1'b1) ? src_kernel_win_0_va_184_reg_3930_pp0_iter4_reg : select_ln188_9_reg_3982);

assign select_ln188_11_fu_1951_p3 = ((icmp_ln188_11_fu_1945_p2[0:0] === 1'b1) ? src_kernel_win_0_va_52_fu_322 : select_ln188_10_fu_1939_p3);

assign select_ln188_12_fu_2025_p3 = ((icmp_ln188_12_reg_4034[0:0] === 1'b1) ? src_kernel_win_0_va_182_reg_4024 : select_ln188_11_reg_4029);

assign select_ln188_13_fu_2035_p3 = ((icmp_ln188_13_fu_2030_p2[0:0] === 1'b1) ? src_kernel_win_0_va_181_reg_4018 : select_ln188_12_fu_2025_p3);

assign select_ln188_14_fu_2047_p3 = ((icmp_ln188_14_fu_2042_p2[0:0] === 1'b1) ? src_kernel_win_0_va_180_reg_4012 : select_ln188_13_fu_2035_p3);

assign select_ln188_15_fu_2058_p3 = ((icmp_ln188_15_fu_2054_p2[0:0] === 1'b1) ? src_kernel_win_0_va_179_reg_4006_pp0_iter6_reg : select_ln188_14_reg_4039);

assign select_ln188_16_fu_2069_p3 = ((icmp_ln188_16_fu_2064_p2[0:0] === 1'b1) ? src_kernel_win_0_va_178_reg_4000_pp0_iter6_reg : select_ln188_15_fu_2058_p3);

assign select_ln188_17_fu_2081_p3 = ((icmp_ln188_17_reg_4050[0:0] === 1'b1) ? src_kernel_win_0_va_177_reg_3994_pp0_iter7_reg : select_ln188_16_reg_4045);

assign select_ln188_18_fu_2091_p3 = ((icmp_ln188_18_fu_2086_p2[0:0] === 1'b1) ? src_kernel_win_0_va_176_reg_3988_pp0_iter7_reg : select_ln188_17_fu_2081_p3);

assign select_ln188_19_fu_2103_p3 = ((icmp_ln188_19_fu_2098_p2[0:0] === 1'b1) ? src_kernel_win_0_va_128_reg_3897_pp0_iter7_reg : select_ln188_18_fu_2091_p3);

assign select_ln188_1_fu_1692_p3 = ((icmp_ln188_1_fu_1686_p2[0:0] === 1'b1) ? src_kernel_win_0_va_63_fu_366 : select_ln188_fu_1678_p3);

assign select_ln188_20_fu_2139_p3 = ((icmp_ln188_20_fu_2134_p2[0:0] === 1'b1) ? src_kernel_win_0_va_44_fu_290 : select_ln188_19_reg_4055);

assign select_ln188_21_fu_2152_p3 = ((icmp_ln188_21_fu_2146_p2[0:0] === 1'b1) ? src_kernel_win_0_va_43_fu_286 : select_ln188_20_fu_2139_p3);

assign select_ln188_22_fu_2226_p3 = ((icmp_ln188_22_reg_4101[0:0] === 1'b1) ? src_kernel_win_0_va_173_reg_4091 : select_ln188_21_reg_4096);

assign select_ln188_23_fu_2236_p3 = ((icmp_ln188_23_fu_2231_p2[0:0] === 1'b1) ? src_kernel_win_0_va_172_reg_4085 : select_ln188_22_fu_2226_p3);

assign select_ln188_24_fu_2248_p3 = ((icmp_ln188_24_fu_2243_p2[0:0] === 1'b1) ? src_kernel_win_0_va_171_reg_4079 : select_ln188_23_fu_2236_p3);

assign select_ln188_25_fu_2259_p3 = ((icmp_ln188_25_fu_2255_p2[0:0] === 1'b1) ? src_kernel_win_0_va_170_reg_4073_pp0_iter10_reg : select_ln188_24_reg_4106);

assign select_ln188_26_fu_2270_p3 = ((icmp_ln188_26_fu_2265_p2[0:0] === 1'b1) ? src_kernel_win_0_va_169_reg_4067_pp0_iter10_reg : select_ln188_25_fu_2259_p3);

assign select_ln188_27_fu_2306_p3 = ((icmp_ln188_27_reg_4117[0:0] === 1'b1) ? src_kernel_win_0_va_168_reg_4061_pp0_iter11_reg : select_ln188_26_reg_4112);

assign select_ln188_28_fu_2316_p3 = ((icmp_ln188_28_fu_2311_p2[0:0] === 1'b1) ? src_kernel_win_0_va_127_reg_3890_pp0_iter11_reg : select_ln188_27_fu_2306_p3);

assign select_ln188_29_fu_2329_p3 = ((icmp_ln188_29_fu_2323_p2[0:0] === 1'b1) ? src_kernel_win_0_va_36_fu_258 : select_ln188_28_fu_2316_p3);

assign select_ln188_2_fu_1772_p3 = ((icmp_ln188_2_reg_3925[0:0] === 1'b1) ? src_kernel_win_0_va_192_reg_3915 : select_ln188_1_reg_3920);

assign select_ln188_30_fu_2401_p3 = ((icmp_ln188_30_fu_2397_p2[0:0] === 1'b1) ? src_kernel_win_0_va_166_reg_4158 : select_ln188_29_reg_4164);

assign select_ln188_31_fu_2412_p3 = ((icmp_ln188_31_fu_2407_p2[0:0] === 1'b1) ? src_kernel_win_0_va_165_reg_4152 : select_ln188_30_fu_2401_p3);

assign select_ln188_32_fu_2424_p3 = ((icmp_ln188_32_reg_4175[0:0] === 1'b1) ? src_kernel_win_0_va_164_reg_4146_pp0_iter13_reg : select_ln188_31_reg_4170);

assign select_ln188_33_fu_2434_p3 = ((icmp_ln188_33_fu_2429_p2[0:0] === 1'b1) ? src_kernel_win_0_va_163_reg_4140_pp0_iter13_reg : select_ln188_32_fu_2424_p3);

assign select_ln188_34_fu_2446_p3 = ((icmp_ln188_34_fu_2441_p2[0:0] === 1'b1) ? src_kernel_win_0_va_162_reg_4134_pp0_iter13_reg : select_ln188_33_fu_2434_p3);

assign select_ln188_35_fu_2457_p3 = ((icmp_ln188_35_fu_2453_p2[0:0] === 1'b1) ? src_kernel_win_0_va_161_reg_4128_pp0_iter14_reg : select_ln188_34_reg_4180);

assign select_ln188_36_fu_2468_p3 = ((icmp_ln188_36_fu_2463_p2[0:0] === 1'b1) ? src_kernel_win_0_va_160_reg_4122_pp0_iter14_reg : select_ln188_35_fu_2457_p3);

assign select_ln188_37_fu_2504_p3 = ((icmp_ln188_37_reg_4191[0:0] === 1'b1) ? src_kernel_win_0_va_126_reg_3883_pp0_iter15_reg : select_ln188_36_reg_4186);

assign select_ln188_38_fu_2515_p3 = ((icmp_ln188_38_fu_2509_p2[0:0] === 1'b1) ? src_kernel_win_0_va_28_fu_226 : select_ln188_37_fu_2504_p3);

assign select_ln188_39_fu_2529_p3 = ((icmp_ln188_39_fu_2523_p2[0:0] === 1'b1) ? src_kernel_win_0_va_27_fu_222 : select_ln188_38_fu_2515_p3);

assign select_ln188_3_fu_1782_p3 = ((icmp_ln188_3_fu_1777_p2[0:0] === 1'b1) ? src_kernel_win_0_va_191_reg_3909 : select_ln188_2_fu_1772_p3);

assign select_ln188_40_fu_2601_p3 = ((icmp_ln188_40_fu_2597_p2[0:0] === 1'b1) ? src_kernel_win_0_va_157_reg_4226 : select_ln188_39_reg_4232);

assign select_ln188_41_fu_2612_p3 = ((icmp_ln188_41_fu_2607_p2[0:0] === 1'b1) ? src_kernel_win_0_va_156_reg_4220 : select_ln188_40_fu_2601_p3);

assign select_ln188_42_fu_2624_p3 = ((icmp_ln188_42_reg_4243[0:0] === 1'b1) ? src_kernel_win_0_va_155_reg_4214_pp0_iter17_reg : select_ln188_41_reg_4238);

assign select_ln188_43_fu_2634_p3 = ((icmp_ln188_43_fu_2629_p2[0:0] === 1'b1) ? src_kernel_win_0_va_154_reg_4208_pp0_iter17_reg : select_ln188_42_fu_2624_p3);

assign select_ln188_44_fu_2646_p3 = ((icmp_ln188_44_fu_2641_p2[0:0] === 1'b1) ? src_kernel_win_0_va_153_reg_4202_pp0_iter17_reg : select_ln188_43_fu_2634_p3);

assign select_ln188_45_fu_2657_p3 = ((icmp_ln188_45_fu_2653_p2[0:0] === 1'b1) ? src_kernel_win_0_va_152_reg_4196_pp0_iter18_reg : select_ln188_44_reg_4248);

assign select_ln188_46_fu_2668_p3 = ((icmp_ln188_46_fu_2663_p2[0:0] === 1'b1) ? src_kernel_win_0_va_125_reg_3876_pp0_iter18_reg : select_ln188_45_fu_2657_p3);

assign select_ln188_47_fu_2704_p3 = ((icmp_ln188_47_fu_2699_p2[0:0] === 1'b1) ? src_kernel_win_0_va_20_fu_194 : select_ln188_46_reg_4254);

assign select_ln188_48_fu_2717_p3 = ((icmp_ln188_48_fu_2711_p2[0:0] === 1'b1) ? src_kernel_win_0_va_19_fu_190 : select_ln188_47_fu_2704_p3);

assign select_ln188_49_fu_2791_p3 = ((icmp_ln188_49_reg_4300[0:0] === 1'b1) ? src_kernel_win_0_va_149_reg_4290 : select_ln188_48_reg_4295);

assign select_ln188_4_fu_1795_p3 = ((icmp_ln188_4_fu_1789_p2[0:0] === 1'b1) ? src_kernel_win_0_va_59_fu_350 : select_ln188_3_fu_1782_p3);

assign select_ln188_50_fu_2801_p3 = ((icmp_ln188_50_fu_2796_p2[0:0] === 1'b1) ? src_kernel_win_0_va_148_reg_4284 : select_ln188_49_fu_2791_p3);

assign select_ln188_51_fu_2813_p3 = ((icmp_ln188_51_fu_2808_p2[0:0] === 1'b1) ? src_kernel_win_0_va_147_reg_4278 : select_ln188_50_fu_2801_p3);

assign select_ln188_52_fu_2824_p3 = ((icmp_ln188_52_fu_2820_p2[0:0] === 1'b1) ? src_kernel_win_0_va_146_reg_4272_pp0_iter21_reg : select_ln188_51_reg_4305);

assign select_ln188_53_fu_2835_p3 = ((icmp_ln188_53_fu_2830_p2[0:0] === 1'b1) ? src_kernel_win_0_va_145_reg_4266_pp0_iter21_reg : select_ln188_52_fu_2824_p3);

assign select_ln188_54_fu_2868_p3 = ((icmp_ln188_54_reg_4316[0:0] === 1'b1) ? src_kernel_win_0_va_144_reg_4260_pp0_iter22_reg : select_ln188_53_reg_4311);

assign select_ln188_55_fu_2878_p3 = ((icmp_ln188_55_fu_2873_p2[0:0] === 1'b1) ? src_kernel_win_0_va_124_reg_3869_pp0_iter22_reg : select_ln188_54_fu_2868_p3);

assign select_ln188_56_fu_2891_p3 = ((icmp_ln188_56_fu_2885_p2[0:0] === 1'b1) ? src_kernel_win_0_va_12_fu_162 : select_ln188_55_fu_2878_p3);

assign select_ln188_57_fu_2955_p3 = ((icmp_ln188_57_fu_2951_p2[0:0] === 1'b1) ? src_kernel_win_0_va_142_reg_4351 : select_ln188_56_reg_4357);

assign select_ln188_58_fu_2966_p3 = ((icmp_ln188_58_fu_2961_p2[0:0] === 1'b1) ? src_kernel_win_0_va_141_reg_4345 : select_ln188_57_fu_2955_p3);

assign select_ln188_59_fu_2978_p3 = ((icmp_ln188_59_reg_4368[0:0] === 1'b1) ? src_kernel_win_0_va_140_reg_4339_pp0_iter24_reg : select_ln188_58_reg_4363);

assign select_ln188_5_fu_1859_p3 = ((icmp_ln188_5_fu_1855_p2[0:0] === 1'b1) ? src_kernel_win_0_va_189_reg_3960 : select_ln188_4_reg_3966);

assign select_ln188_60_fu_2988_p3 = ((icmp_ln188_60_fu_2983_p2[0:0] === 1'b1) ? src_kernel_win_0_va_139_reg_4333_pp0_iter24_reg : select_ln188_59_fu_2978_p3);

assign select_ln188_61_fu_3000_p3 = ((icmp_ln188_61_fu_2995_p2[0:0] === 1'b1) ? src_kernel_win_0_va_138_reg_4327_pp0_iter24_reg : select_ln188_60_fu_2988_p3);

assign select_ln188_62_fu_3026_p3 = ((icmp_ln188_62_fu_3022_p2[0:0] === 1'b1) ? src_kernel_win_0_va_137_reg_4321_pp0_iter25_reg : select_ln188_61_reg_4373);

assign select_ln188_63_fu_3038_p3 = ((icmp_ln188_63_fu_3032_p2[0:0] === 1'b1) ? src_kernel_win_0_va_5_fu_134 : select_ln188_62_fu_3026_p3);

assign select_ln188_64_fu_3096_p3 = ((icmp_ln188_64_reg_4407[0:0] === 1'b1) ? src_kernel_win_0_va_135_reg_4397 : select_ln188_63_reg_4402);

assign select_ln188_65_fu_3106_p3 = ((icmp_ln188_65_fu_3101_p2[0:0] === 1'b1) ? src_kernel_win_0_va_134_reg_4391 : select_ln188_64_fu_3096_p3);

assign select_ln188_66_fu_3118_p3 = ((icmp_ln188_66_fu_3113_p2[0:0] === 1'b1) ? src_kernel_win_0_va_133_reg_4385 : select_ln188_65_fu_3106_p3);

assign select_ln188_6_fu_1870_p3 = ((icmp_ln188_6_fu_1865_p2[0:0] === 1'b1) ? src_kernel_win_0_va_188_reg_3954 : select_ln188_5_fu_1859_p3);

assign select_ln188_7_fu_1882_p3 = ((icmp_ln188_7_reg_3977[0:0] === 1'b1) ? src_kernel_win_0_va_187_reg_3948_pp0_iter3_reg : select_ln188_6_reg_3972);

assign select_ln188_8_fu_1892_p3 = ((icmp_ln188_8_fu_1887_p2[0:0] === 1'b1) ? src_kernel_win_0_va_186_reg_3942_pp0_iter3_reg : select_ln188_7_fu_1882_p3);

assign select_ln188_9_fu_1904_p3 = ((icmp_ln188_9_fu_1899_p2[0:0] === 1'b1) ? src_kernel_win_0_va_185_reg_3936_pp0_iter3_reg : select_ln188_8_fu_1892_p3);

assign select_ln188_fu_1678_p3 = ((icmp_ln188_fu_1672_p2[0:0] === 1'b1) ? src_kernel_win_0_va_64_fu_370 : src_kernel_win_0_va_65_fu_374);

assign select_ln493_1_fu_760_p3 = ((icmp_ln118_1_fu_748_p2[0:0] === 1'b1) ? 4'd0 : sub_ln493_fu_754_p2);

assign select_ln493_2_fu_786_p3 = ((icmp_ln118_2_fu_774_p2[0:0] === 1'b1) ? 4'd0 : sub_ln493_1_fu_780_p2);

assign select_ln493_fu_734_p3 = ((icmp_ln118_fu_722_p2[0:0] === 1'b1) ? 4'd0 : xor_ln493_fu_728_p2);

assign select_ln507_10_fu_1608_p3 = ((and_ln507_1_reg_3716[0:0] === 1'b1) ? col_buf_0_val_5_0_fu_1282_p3 : select_ln507_9_fu_1601_p3);

assign select_ln507_12_fu_1629_p3 = ((and_ln507_9_reg_3760[0:0] === 1'b1) ? col_buf_0_val_5_0_fu_1282_p3 : col_buf_0_val_7_0_fu_1344_p3);

assign select_ln507_13_fu_1636_p3 = ((and_ln507_1_reg_3716[0:0] === 1'b1) ? col_buf_0_val_6_0_fu_1313_p3 : select_ln507_12_fu_1629_p3);

assign select_ln507_1_fu_1524_p3 = ((and_ln507_1_reg_3716[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1189_p3 : select_ln507_fu_1517_p3);

assign select_ln507_3_fu_1545_p3 = ((and_ln507_3_reg_3730[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1189_p3 : col_buf_0_val_4_0_fu_1251_p3);

assign select_ln507_4_fu_1552_p3 = ((and_ln507_1_reg_3716[0:0] === 1'b1) ? col_buf_0_val_3_0_fu_1220_p3 : select_ln507_3_fu_1545_p3);

assign select_ln507_6_fu_1573_p3 = ((and_ln507_5_reg_3740[0:0] === 1'b1) ? col_buf_0_val_3_0_fu_1220_p3 : col_buf_0_val_5_0_fu_1282_p3);

assign select_ln507_7_fu_1580_p3 = ((and_ln507_1_reg_3716[0:0] === 1'b1) ? col_buf_0_val_4_0_fu_1251_p3 : select_ln507_6_fu_1573_p3);

assign select_ln507_9_fu_1601_p3 = ((and_ln507_7_reg_3750[0:0] === 1'b1) ? col_buf_0_val_4_0_fu_1251_p3 : col_buf_0_val_6_0_fu_1313_p3);

assign select_ln507_fu_1517_p3 = ((and_ln507_reg_3711[0:0] === 1'b1) ? col_buf_0_val_1_0_fu_1158_p3 : col_buf_0_val_3_0_fu_1220_p3);

assign select_ln899_4_fu_1559_p3 = ((icmp_ln899_reg_3684[0:0] === 1'b1) ? select_ln507_4_fu_1552_p3 : col_buf_0_val_5_0_fu_1282_p3);

assign select_ln899_5_fu_1587_p3 = ((icmp_ln899_reg_3684[0:0] === 1'b1) ? select_ln507_7_fu_1580_p3 : col_buf_0_val_6_0_fu_1313_p3);

assign select_ln899_6_fu_1615_p3 = ((icmp_ln899_reg_3684[0:0] === 1'b1) ? select_ln507_10_fu_1608_p3 : col_buf_0_val_7_0_fu_1344_p3);

assign select_ln899_7_fu_1643_p3 = ((icmp_ln899_reg_3684[0:0] === 1'b1) ? select_ln507_13_fu_1636_p3 : col_buf_0_val_8_0_fu_1375_p3);

assign select_ln899_fu_1531_p3 = ((icmp_ln899_reg_3684[0:0] === 1'b1) ? select_ln507_1_fu_1524_p3 : col_buf_0_val_4_0_fu_1251_p3);

assign src_kernel_win_0_va_123_fu_1450_p3 = ((icmp_ln899_reg_3684[0:0] === 1'b1) ? tmp_15_fu_1427_p11 : col_buf_0_val_1_0_fu_1158_p3);

assign src_kernel_win_0_va_124_fu_1480_p3 = ((icmp_ln899_reg_3684[0:0] === 1'b1) ? tmp_16_fu_1457_p11 : col_buf_0_val_2_0_fu_1189_p3);

assign src_kernel_win_0_va_125_fu_1510_p3 = ((icmp_ln899_reg_3684[0:0] === 1'b1) ? tmp_17_fu_1487_p11 : col_buf_0_val_3_0_fu_1220_p3);

assign src_kernel_win_0_va_126_fu_1538_p3 = ((and_ln507_2_reg_3725[0:0] === 1'b1) ? src_kernel_win_0_va_131_fu_1127_p3 : select_ln899_fu_1531_p3);

assign src_kernel_win_0_va_127_fu_1566_p3 = ((and_ln507_4_reg_3735[0:0] === 1'b1) ? col_buf_0_val_1_0_fu_1158_p3 : select_ln899_4_fu_1559_p3);

assign src_kernel_win_0_va_128_fu_1594_p3 = ((and_ln507_6_reg_3745[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1189_p3 : select_ln899_5_fu_1587_p3);

assign src_kernel_win_0_va_129_fu_1622_p3 = ((and_ln507_8_reg_3755[0:0] === 1'b1) ? col_buf_0_val_3_0_fu_1220_p3 : select_ln899_6_fu_1615_p3);

assign src_kernel_win_0_va_130_fu_1650_p3 = ((and_ln507_10_reg_3765[0:0] === 1'b1) ? col_buf_0_val_4_0_fu_1251_p3 : select_ln899_7_fu_1643_p3);

assign src_kernel_win_0_va_131_fu_1127_p3 = ((or_ln457_reg_3788[0:0] === 1'b1) ? k_buf_0_val_9_q0 : tmp_6_fu_1103_p11);

assign sub_ln493_1_fu_780_p2 = (4'd1 - trunc_ln506_fu_712_p1);

assign sub_ln493_2_fu_794_p2 = (4'd3 - trunc_ln506_fu_712_p1);

assign sub_ln493_3_fu_800_p2 = (4'd4 - trunc_ln506_fu_712_p1);

assign sub_ln493_4_fu_806_p2 = (4'd5 - trunc_ln506_fu_712_p1);

assign sub_ln493_5_fu_812_p2 = (4'd6 - trunc_ln506_fu_712_p1);

assign sub_ln493_fu_754_p2 = (4'd0 - trunc_ln506_fu_712_p1);

assign tmp_67_fu_994_p3 = ImagLoc_x_fu_982_p2[32'd9];

assign tmp_68_fu_1020_p3 = ImagLoc_x_fu_982_p2[32'd9];

assign tmp_fu_966_p4 = {{t_V_5_reg_635[8:3]}};

assign trunc_ln458_fu_1057_p1 = x_fu_1036_p3[3:0];

assign trunc_ln506_fu_712_p1 = t_V_3_reg_624[3:0];

assign x_fu_1036_p3 = ((and_ln118_fu_1014_p2[0:0] === 1'b1) ? add_ln451_1_fu_988_p2 : select_ln121_fu_1028_p3);

assign xor_ln118_fu_1002_p2 = (tmp_67_fu_994_p3 ^ 1'd1);

assign xor_ln457_fu_664_p2 = (icmp_ln887_fu_658_p2 ^ 1'd1);

assign xor_ln493_1_fu_1098_p2 = (trunc_ln458_reg_3783 ^ 4'd15);

assign xor_ln493_fu_728_p2 = (trunc_ln506_fu_712_p1 ^ 4'd15);

assign zext_ln444_fu_950_p1 = t_V_5_reg_635;

endmodule //Loop_loop_height_pro_1
