# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FFJK_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/kenne/Documents/workspace/Taller\ Digitales/TallerDigitales/Tarea\ Flip\ Flop {C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Tarea Flip Flop/FFJK.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:36 on Aug 21,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Tarea Flip Flop" C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Tarea Flip Flop/FFJK.v 
# -- Compiling module FFJK
# -- Compiling module JK_ff
# -- Compiling module SR_ff
# 
# Top level modules:
# 	FFJK
# 	JK_ff
# 	SR_ff
# End time: 22:46:36 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Tarea Flip Flop/SR_ff_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:36 on Aug 21,2019
# vlog -reportprogress 300 -work work C:/Users/kenne/Documents/workspace/Taller Digitales/TallerDigitales/Tarea Flip Flop/SR_ff_tb.v 
# -- Compiling module SR_ff_tb
# 
# Top level modules:
# 	SR_ff_tb
# End time: 22:49:36 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SR_ff_tb
# vsim work.SR_ff_tb 
# Start time: 22:49:48 on Aug 21,2019
# Loading work.SR_ff_tb
# Loading work.SR_ff
add wave -position end  sim:/SR_ff_tb/S_in
add wave -position end  sim:/SR_ff_tb/R_in
add wave -position end  sim:/SR_ff_tb/CLK
add wave -position end  sim:/SR_ff_tb/rst_in
add wave -position end  sim:/SR_ff_tb/Q_out
add wave -position end  sim:/SR_ff_tb/testvectors
add wave -position end  sim:/SR_ff_tb/i
run
# End time: 22:54:17 on Aug 21,2019, Elapsed time: 0:04:29
# Errors: 0, Warnings: 0
