# Makefile with different rules and variables

CC = gcc
SRC = main.c holberton.c
OBJ = $(SRC:.c=.o)
NAME = holberton
RM = rm -f

all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

clean:
	$(rm -f *~)

oclean:
	$(rm -f) $(OBJ)

fclean:
	$(clean)
	$(oclean)
	$(rm -f) $(NAME)

re:
	$(make)
