--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 13.088 ns
From           : AVG[2]
To             : F1_readADCmulti_ExtClk:inst1|AVGen_READ
From Clock     : --
To Clock       : MCLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.832 ns
From           : F1_readADCmulti_ExtClk:inst1|TCLK23[3]
To             : TEST_TCLK23[3]
From Clock     : AVG[1]
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.664 ns
From           : AVG[1]
To             : SCKL
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.062 ns
From           : AQMODE
To             : F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0]
From Clock     : --
To Clock       : AVG[1]
Failed Paths   : 0

Type           : Clock Setup: 'MCLK'
Slack          : N/A
Required Time  : None
Actual Time    : 144.43 MHz ( period = 6.924 ns )
From           : F1_readADCmulti_ExtClk:inst1|r_DATAL[14]
To             : F1_readADCmulti_ExtClk:inst1|DOUTL[14]
From Clock     : MCLK
To Clock       : MCLK
Failed Paths   : 0

Type           : Clock Setup: 'SR[1]'
Slack          : N/A
Required Time  : None
Actual Time    : 150.40 MHz ( period = 6.649 ns )
From           : F1_readADCmulti_ExtClk:inst1|TCLK23[2]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[21]
From Clock     : SR[1]
To Clock       : SR[1]
Failed Paths   : 0

Type           : Clock Setup: 'AVG[1]'
Slack          : N/A
Required Time  : None
Actual Time    : 151.68 MHz ( period = 6.593 ns )
From           : F1_readADCmulti_ExtClk:inst1|TCLK23[2]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[21]
From Clock     : AVG[1]
To Clock       : AVG[1]
Failed Paths   : 0

Type           : Clock Setup: 'SR[0]'
Slack          : N/A
Required Time  : None
Actual Time    : 151.72 MHz ( period = 6.591 ns )
From           : F1_readADCmulti_ExtClk:inst1|TCLK23[2]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[21]
From Clock     : SR[0]
To Clock       : SR[0]
Failed Paths   : 0

Type           : Clock Setup: 'AVG[0]'
Slack          : N/A
Required Time  : None
Actual Time    : 154.37 MHz ( period = 6.478 ns )
From           : F1_readADCmulti_ExtClk:inst1|TCLK23[2]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[21]
From Clock     : AVG[0]
To Clock       : AVG[0]
Failed Paths   : 0

Type           : Clock Setup: 'SR[2]'
Slack          : N/A
Required Time  : None
Actual Time    : 170.24 MHz ( period = 5.874 ns )
From           : F1_readADCmulti_ExtClk:inst1|TCLK23[2]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[21]
From Clock     : SR[2]
To Clock       : SR[2]
Failed Paths   : 0

Type           : Clock Setup: 'AVG[2]'
Slack          : N/A
Required Time  : None
Actual Time    : 170.30 MHz ( period = 5.872 ns )
From           : F1_readADCmulti_ExtClk:inst1|TCLK23[2]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[21]
From Clock     : AVG[2]
To Clock       : AVG[2]
Failed Paths   : 0

Type           : Clock Hold: 'MCLK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : F20_EmulateADC:inst9|SRDATA[23]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[20]
From Clock     : MCLK
To Clock       : MCLK
Failed Paths   : 46

Type           : Clock Hold: 'SR[1]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : F20_EmulateADC:inst9|SRDATA[23]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[20]
From Clock     : SR[1]
To Clock       : SR[1]
Failed Paths   : 52

Type           : Clock Hold: 'AVG[1]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : F20_EmulateADC:inst9|SRDATA[23]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[20]
From Clock     : AVG[1]
To Clock       : AVG[1]
Failed Paths   : 52

Type           : Clock Hold: 'SR[0]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : F20_EmulateADC:inst9|SRDATA[23]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[20]
From Clock     : SR[0]
To Clock       : SR[0]
Failed Paths   : 52

Type           : Clock Hold: 'AVG[0]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : F20_EmulateADC:inst9|SRDATA[23]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[20]
From Clock     : AVG[0]
To Clock       : AVG[0]
Failed Paths   : 48

Type           : Clock Hold: 'SR[2]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : F20_EmulateADC:inst9|SRDATA[23]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[20]
From Clock     : SR[2]
To Clock       : SR[2]
Failed Paths   : 9

Type           : Clock Hold: 'AVG[2]'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : F20_EmulateADC:inst9|SRDATA[23]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[20]
From Clock     : AVG[2]
To Clock       : AVG[2]
Failed Paths   : 9

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 268

--------------------------------------------------------------------------------------

