-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
-- Date        : Thu Mar 28 18:47:05 2019
-- Host        : MIRICOLT001 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ minized_petalinux_minized_user_dsp_pic_0_0_sim_netlist.vhdl
-- Design      : minized_petalinux_minized_user_dsp_pic_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z007sclg225-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kcpsm6 is
  port (
    read_strobe : out STD_LOGIC;
    userpicoaddress : out STD_LOGIC_VECTOR ( 10 downto 0 );
    out_port : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_0\ : out STD_LOGIC;
    logical_y_net_x1 : out STD_LOGIC;
    logical_y_net : out STD_LOGIC;
    logical_y_net_0 : out STD_LOGIC;
    fully_2_1_bitnot : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_picos : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    userpicoinstruction : in STD_LOGIC_VECTOR ( 17 downto 0 );
    in_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmdout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    buffer_data_present : in STD_LOGIC;
    data_present_flop : in STD_LOGIC;
    user2dspfifofull : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kcpsm6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kcpsm6 is
  signal ADDRA : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ADDRB : STD_LOGIC_VECTOR ( 4 to 4 );
  signal CI : STD_LOGIC;
  signal DIC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal DOA : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal DOC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal I0 : STD_LOGIC;
  signal I00_in : STD_LOGIC;
  signal I014_in : STD_LOGIC;
  signal I015_in : STD_LOGIC;
  signal I019_in : STD_LOGIC;
  signal I022_in : STD_LOGIC;
  signal I06_in : STD_LOGIC;
  signal I07_in : STD_LOGIC;
  signal I1 : STD_LOGIC;
  signal I2 : STD_LOGIC;
  signal I3 : STD_LOGIC;
  signal I4 : STD_LOGIC;
  signal I5 : STD_LOGIC;
  signal active_interrupt : STD_LOGIC;
  signal active_interrupt_value : STD_LOGIC;
  signal alu_mux_sel_0 : STD_LOGIC;
  signal alu_mux_sel_1 : STD_LOGIC;
  signal alu_mux_sel_value_0 : STD_LOGIC;
  signal alu_mux_sel_value_1 : STD_LOGIC;
  signal alu_result_0 : STD_LOGIC;
  signal alu_result_1 : STD_LOGIC;
  signal alu_result_4 : STD_LOGIC;
  signal alu_result_5 : STD_LOGIC;
  signal alu_result_6 : STD_LOGIC;
  signal alu_result_7 : STD_LOGIC;
  signal arith_carry : STD_LOGIC;
  signal arith_carry_in : STD_LOGIC;
  signal arith_carry_value : STD_LOGIC;
  signal arith_logical_sel_0 : STD_LOGIC;
  signal arith_logical_sel_1 : STD_LOGIC;
  signal arith_logical_sel_2 : STD_LOGIC;
  signal arith_logical_value_0 : STD_LOGIC;
  signal arith_logical_value_1 : STD_LOGIC;
  signal arith_logical_value_2 : STD_LOGIC;
  signal arith_logical_value_3 : STD_LOGIC;
  signal arith_logical_value_4 : STD_LOGIC;
  signal arith_logical_value_5 : STD_LOGIC;
  signal arith_logical_value_6 : STD_LOGIC;
  signal arith_logical_value_7 : STD_LOGIC;
  signal bank_value : STD_LOGIC;
  signal carry_arith_logical_0 : STD_LOGIC;
  signal carry_arith_logical_1 : STD_LOGIC;
  signal carry_arith_logical_2 : STD_LOGIC;
  signal carry_arith_logical_3 : STD_LOGIC;
  signal carry_arith_logical_4 : STD_LOGIC;
  signal carry_arith_logical_5 : STD_LOGIC;
  signal carry_arith_logical_6 : STD_LOGIC;
  signal carry_flag : STD_LOGIC;
  signal carry_flag_value : STD_LOGIC;
  signal carry_in_zero : STD_LOGIC;
  signal carry_lower_parity : STD_LOGIC;
  signal carry_lower_zero : STD_LOGIC;
  signal carry_middle_zero : STD_LOGIC;
  signal carry_pc_0 : STD_LOGIC;
  signal carry_pc_1 : STD_LOGIC;
  signal carry_pc_10 : STD_LOGIC;
  signal carry_pc_2 : STD_LOGIC;
  signal carry_pc_3 : STD_LOGIC;
  signal carry_pc_4 : STD_LOGIC;
  signal carry_pc_5 : STD_LOGIC;
  signal carry_pc_6 : STD_LOGIC;
  signal carry_pc_7 : STD_LOGIC;
  signal carry_pc_8 : STD_LOGIC;
  signal carry_pc_9 : STD_LOGIC;
  signal drive_carry_in_zero : STD_LOGIC;
  signal \fd_prim_array[3].bit_is_1.fdse_comp_i_2_n_0\ : STD_LOGIC;
  signal feed_pointer_value_0 : STD_LOGIC;
  signal feed_pointer_value_1 : STD_LOGIC;
  signal feed_pointer_value_2 : STD_LOGIC;
  signal feed_pointer_value_3 : STD_LOGIC;
  signal feed_pointer_value_4 : STD_LOGIC;
  signal flag_enable : STD_LOGIC;
  signal flag_enable_type : STD_LOGIC;
  signal flag_enable_value : STD_LOGIC;
  signal half_arith_logical_0 : STD_LOGIC;
  signal half_arith_logical_1 : STD_LOGIC;
  signal half_arith_logical_2 : STD_LOGIC;
  signal half_arith_logical_3 : STD_LOGIC;
  signal half_arith_logical_4 : STD_LOGIC;
  signal half_arith_logical_5 : STD_LOGIC;
  signal half_arith_logical_6 : STD_LOGIC;
  signal half_arith_logical_7 : STD_LOGIC;
  signal half_pc_0 : STD_LOGIC;
  signal half_pc_1 : STD_LOGIC;
  signal half_pc_10 : STD_LOGIC;
  signal half_pc_11 : STD_LOGIC;
  signal half_pc_2 : STD_LOGIC;
  signal half_pc_3 : STD_LOGIC;
  signal half_pc_4 : STD_LOGIC;
  signal half_pc_5 : STD_LOGIC;
  signal half_pc_6 : STD_LOGIC;
  signal half_pc_7 : STD_LOGIC;
  signal half_pc_8 : STD_LOGIC;
  signal half_pc_9 : STD_LOGIC;
  signal half_pointer_value_0 : STD_LOGIC;
  signal half_pointer_value_1 : STD_LOGIC;
  signal half_pointer_value_2 : STD_LOGIC;
  signal half_pointer_value_3 : STD_LOGIC;
  signal half_pointer_value_4 : STD_LOGIC;
  signal int_enable_type : STD_LOGIC;
  signal internal_reset_value : STD_LOGIC;
  signal interrupt_enable : STD_LOGIC;
  signal interrupt_enable_value : STD_LOGIC;
  signal k_write_strobe_value : STD_LOGIC;
  signal loadstar_type : STD_LOGIC;
  signal logical_carry_mask_0 : STD_LOGIC;
  signal logical_carry_mask_1 : STD_LOGIC;
  signal logical_carry_mask_2 : STD_LOGIC;
  signal logical_carry_mask_3 : STD_LOGIC;
  signal logical_carry_mask_4 : STD_LOGIC;
  signal logical_carry_mask_5 : STD_LOGIC;
  signal logical_carry_mask_6 : STD_LOGIC;
  signal logical_carry_mask_7 : STD_LOGIC;
  signal lower_parity : STD_LOGIC;
  signal lower_parity_sel : STD_LOGIC;
  signal lower_reg_banks_n_0 : STD_LOGIC;
  signal lower_reg_banks_n_1 : STD_LOGIC;
  signal lower_reg_banks_n_4 : STD_LOGIC;
  signal lower_reg_banks_n_5 : STD_LOGIC;
  signal lower_zero : STD_LOGIC;
  signal lower_zero_sel : STD_LOGIC;
  signal middle_zero : STD_LOGIC;
  signal middle_zero_sel : STD_LOGIC;
  signal move_type : STD_LOGIC;
  signal parity : STD_LOGIC;
  signal pc_mode_0 : STD_LOGIC;
  signal pc_mode_1 : STD_LOGIC;
  signal pc_mode_2 : STD_LOGIC;
  signal pc_move_is_valid : STD_LOGIC;
  signal pc_value_0 : STD_LOGIC;
  signal pc_value_1 : STD_LOGIC;
  signal pc_value_10 : STD_LOGIC;
  signal pc_value_11 : STD_LOGIC;
  signal pc_value_2 : STD_LOGIC;
  signal pc_value_3 : STD_LOGIC;
  signal pc_value_4 : STD_LOGIC;
  signal pc_value_5 : STD_LOGIC;
  signal pc_value_6 : STD_LOGIC;
  signal pc_value_7 : STD_LOGIC;
  signal pc_value_8 : STD_LOGIC;
  signal pc_value_9 : STD_LOGIC;
  signal pc_vector_0 : STD_LOGIC;
  signal pc_vector_1 : STD_LOGIC;
  signal pc_vector_10 : STD_LOGIC;
  signal pc_vector_11 : STD_LOGIC;
  signal pc_vector_2 : STD_LOGIC;
  signal pc_vector_3 : STD_LOGIC;
  signal pc_vector_4 : STD_LOGIC;
  signal pc_vector_5 : STD_LOGIC;
  signal pc_vector_6 : STD_LOGIC;
  signal pc_vector_7 : STD_LOGIC;
  signal pc_vector_8 : STD_LOGIC;
  signal pc_vector_9 : STD_LOGIC;
  signal picoblaze1_address_net : STD_LOGIC_VECTOR ( 11 to 11 );
  signal picoblaze1_port_id_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal picoblaze1_write_strobe_net : STD_LOGIC;
  signal pop_stack : STD_LOGIC;
  signal push_stack : STD_LOGIC;
  signal read_strobe_value : STD_LOGIC;
  signal regbank_type : STD_LOGIC;
  signal register_enable : STD_LOGIC;
  signal register_enable_type : STD_LOGIC;
  signal register_enable_value : STD_LOGIC;
  signal return_vector_0 : STD_LOGIC;
  signal return_vector_1 : STD_LOGIC;
  signal return_vector_10 : STD_LOGIC;
  signal return_vector_11 : STD_LOGIC;
  signal return_vector_2 : STD_LOGIC;
  signal return_vector_3 : STD_LOGIC;
  signal return_vector_4 : STD_LOGIC;
  signal return_vector_5 : STD_LOGIC;
  signal return_vector_6 : STD_LOGIC;
  signal return_vector_7 : STD_LOGIC;
  signal return_vector_8 : STD_LOGIC;
  signal return_vector_9 : STD_LOGIC;
  signal returni_type : STD_LOGIC;
  signal run_value : STD_LOGIC;
  signal shadow_bank : STD_LOGIC;
  signal shadow_carry_flag : STD_LOGIC;
  signal shadow_zero_flag : STD_LOGIC;
  signal shadow_zero_value : STD_LOGIC;
  signal shift_carry : STD_LOGIC;
  signal shift_carry_value : STD_LOGIC;
  signal shift_in_bit : STD_LOGIC;
  signal shift_rotate_result_0 : STD_LOGIC;
  signal shift_rotate_result_1 : STD_LOGIC;
  signal shift_rotate_result_2 : STD_LOGIC;
  signal shift_rotate_result_3 : STD_LOGIC;
  signal shift_rotate_result_4 : STD_LOGIC;
  signal shift_rotate_result_5 : STD_LOGIC;
  signal shift_rotate_result_6 : STD_LOGIC;
  signal shift_rotate_result_7 : STD_LOGIC;
  signal shift_rotate_value_0 : STD_LOGIC;
  signal shift_rotate_value_1 : STD_LOGIC;
  signal shift_rotate_value_2 : STD_LOGIC;
  signal shift_rotate_value_3 : STD_LOGIC;
  signal shift_rotate_value_4 : STD_LOGIC;
  signal shift_rotate_value_5 : STD_LOGIC;
  signal shift_rotate_value_6 : STD_LOGIC;
  signal shift_rotate_value_7 : STD_LOGIC;
  signal spm_data_0 : STD_LOGIC;
  signal spm_data_1 : STD_LOGIC;
  signal spm_data_2 : STD_LOGIC;
  signal spm_data_3 : STD_LOGIC;
  signal spm_data_4 : STD_LOGIC;
  signal spm_data_5 : STD_LOGIC;
  signal spm_data_6 : STD_LOGIC;
  signal spm_data_7 : STD_LOGIC;
  signal spm_enable : STD_LOGIC;
  signal spm_enable_value : STD_LOGIC;
  signal spm_ram_data_0 : STD_LOGIC;
  signal spm_ram_data_1 : STD_LOGIC;
  signal spm_ram_data_2 : STD_LOGIC;
  signal spm_ram_data_3 : STD_LOGIC;
  signal spm_ram_data_4 : STD_LOGIC;
  signal spm_ram_data_5 : STD_LOGIC;
  signal spm_ram_data_6 : STD_LOGIC;
  signal spm_ram_data_7 : STD_LOGIC;
  signal stack_pointer_carry_0 : STD_LOGIC;
  signal stack_pointer_carry_1 : STD_LOGIC;
  signal stack_pointer_carry_2 : STD_LOGIC;
  signal stack_pointer_carry_3 : STD_LOGIC;
  signal stack_pointer_value_0 : STD_LOGIC;
  signal stack_pointer_value_1 : STD_LOGIC;
  signal stack_pointer_value_2 : STD_LOGIC;
  signal stack_pointer_value_3 : STD_LOGIC;
  signal stack_pointer_value_4 : STD_LOGIC;
  signal stack_ram_high_n_0 : STD_LOGIC;
  signal stack_ram_high_n_1 : STD_LOGIC;
  signal stack_ram_high_n_2 : STD_LOGIC;
  signal stack_ram_high_n_3 : STD_LOGIC;
  signal stack_ram_high_n_4 : STD_LOGIC;
  signal stack_ram_high_n_5 : STD_LOGIC;
  signal stack_ram_high_n_6 : STD_LOGIC;
  signal stack_ram_high_n_7 : STD_LOGIC;
  signal stack_ram_low_n_0 : STD_LOGIC;
  signal stack_ram_low_n_1 : STD_LOGIC;
  signal stack_ram_low_n_2 : STD_LOGIC;
  signal stack_ram_low_n_3 : STD_LOGIC;
  signal stack_ram_low_n_4 : STD_LOGIC;
  signal stack_ram_low_n_5 : STD_LOGIC;
  signal stack_ram_low_n_6 : STD_LOGIC;
  signal stack_ram_low_n_7 : STD_LOGIC;
  signal strobe_type : STD_LOGIC;
  signal sx : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sx_addr4_value : STD_LOGIC;
  signal t_state2_flop_n_0 : STD_LOGIC;
  signal t_state_0 : STD_LOGIC;
  signal t_state_value_0 : STD_LOGIC;
  signal t_state_value_1 : STD_LOGIC;
  signal upper_parity : STD_LOGIC;
  signal upper_zero_sel : STD_LOGIC;
  signal use_zero_flag : STD_LOGIC;
  signal use_zero_flag_value : STD_LOGIC;
  signal \^userpicoaddress\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal write_strobe_value : STD_LOGIC;
  signal zero_flag : STD_LOGIC;
  signal zero_flag_value : STD_LOGIC;
  signal \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_arith_carry_xorcy_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arith_carry_xorcy_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arith_carry_xorcy_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_arith_carry_xorcy_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_init_zero_muxcy_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_parity_muxcy_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_parity_muxcy_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_parity_muxcy_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_parity_muxcy_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HBLKNM : string;
  attribute HBLKNM of active_interrupt_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of active_interrupt_flop : label is "FD";
  attribute box_type : string;
  attribute box_type of active_interrupt_flop : label is "PRIMITIVE";
  attribute HBLKNM of active_interrupt_lut : label is "kcpsm6_control";
  attribute box_type of active_interrupt_lut : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[0].lsb_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[0].lsb_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[0].lsb_pc.pc_muxcy_CARRY4\ : label is "kcpsm6_pc0";
  attribute XILINX_LEGACY_PRIM of \address_loop[0].lsb_pc.pc_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \address_loop[0].lsb_pc.pc_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[0].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector0";
  attribute box_type of \address_loop[0].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[0].pc_flop\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[0].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[0].return_vector_flop\ : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of \address_loop[0].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[0].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[10].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector1";
  attribute box_type of \address_loop[10].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[10].pc_flop\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[10].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[10].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[10].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[10].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[10].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[10].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[11].pc_flop\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[11].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[11].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[11].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[11].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[11].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[11].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[1].pc_flop\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[1].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[1].return_vector_flop\ : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of \address_loop[1].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[1].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[1].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[1].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[2].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector0";
  attribute box_type of \address_loop[2].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[2].pc_flop\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[2].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[2].return_vector_flop\ : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of \address_loop[2].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[2].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[2].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[2].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[3].pc_flop\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[3].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[3].return_vector_flop\ : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of \address_loop[3].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[3].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[3].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[3].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[4].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector0";
  attribute box_type of \address_loop[4].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[4].pc_flop\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[4].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[4].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[4].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[4].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[4].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[4].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "kcpsm6_pc1";
  attribute XILINX_LEGACY_PRIM of \address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[5].pc_flop\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[5].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[5].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[5].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[5].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[5].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[5].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[6].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector0";
  attribute box_type of \address_loop[6].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[6].pc_flop\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[6].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[6].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[6].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[6].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[6].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[6].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[7].pc_flop\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[7].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[7].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[7].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[7].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[7].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[7].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[8].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector1";
  attribute box_type of \address_loop[8].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[8].pc_flop\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[8].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[8].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[8].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[8].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[8].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[8].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "kcpsm6_pc2";
  attribute XILINX_LEGACY_PRIM of \address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[9].pc_flop\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[9].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[9].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[9].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[9].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[9].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[9].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of alu_decode0_lut : label is "kcpsm6_decode2";
  attribute box_type of alu_decode0_lut : label is "PRIMITIVE";
  attribute HBLKNM of alu_decode1_lut : label is "kcpsm6_decode1";
  attribute box_type of alu_decode1_lut : label is "PRIMITIVE";
  attribute HBLKNM of alu_decode2_lut : label is "kcpsm6_decode2";
  attribute box_type of alu_decode2_lut : label is "PRIMITIVE";
  attribute HBLKNM of alu_mux_sel0_flop : label is "kcpsm6_decode2";
  attribute XILINX_LEGACY_PRIM of alu_mux_sel0_flop : label is "FD";
  attribute box_type of alu_mux_sel0_flop : label is "PRIMITIVE";
  attribute HBLKNM of alu_mux_sel1_flop : label is "kcpsm6_decode1";
  attribute XILINX_LEGACY_PRIM of alu_mux_sel1_flop : label is "FD";
  attribute box_type of alu_mux_sel1_flop : label is "PRIMITIVE";
  attribute HBLKNM of arith_carry_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of arith_carry_flop : label is "FD";
  attribute box_type of arith_carry_flop : label is "PRIMITIVE";
  attribute HBLKNM of arith_carry_xorcy_CARRY4 : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of arith_carry_xorcy_CARRY4 : label is "(MUXCY,XORCY)";
  attribute box_type of arith_carry_xorcy_CARRY4 : label is "PRIMITIVE";
  attribute HBLKNM of bank_flop : label is "kcpsm6_stack1";
  attribute XILINX_LEGACY_PRIM of bank_flop : label is "FDR";
  attribute box_type of bank_flop : label is "PRIMITIVE";
  attribute HBLKNM of bank_lut : label is "kcpsm6_stack1";
  attribute box_type of bank_lut : label is "PRIMITIVE";
  attribute HBLKNM of carry_flag_flop : label is "kcpsm6_flags";
  attribute box_type of carry_flag_flop : label is "PRIMITIVE";
  attribute HBLKNM of carry_flag_lut : label is "kcpsm6_flags";
  attribute box_type of carry_flag_lut : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].alu_mux_lut\ : label is "kcpsm6_alu0";
  attribute box_type of \data_path_loop[0].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].arith_logical_flop\ : label is "kcpsm6_add0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[0].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].arith_logical_lut\ : label is "kcpsm6_add0";
  attribute box_type of \data_path_loop[0].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].large_spm.spm_flop\ : label is "kcpsm6_spm0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[0].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].large_spm.spm_ram\ : label is "kcpsm6_spm0";
  attribute box_type of \data_path_loop[0].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[0].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4\ : label is "kcpsm6_add0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].lsb_shift_rotate.shift_bit_lut\ : label is "kcpsm6_decode1";
  attribute box_type of \data_path_loop[0].lsb_shift_rotate.shift_bit_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].lsb_shift_rotate.shift_rotate_lut\ : label is "kcpsm6_sandr";
  attribute box_type of \data_path_loop[0].lsb_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].output_data.sy_kk_mux_lut\ : label is "kcpsm6_port_id";
  attribute box_type of \data_path_loop[0].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].second_operand.out_port_lut\ : label is "kcpsm6_out_port";
  attribute box_type of \data_path_loop[0].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].alu_mux_lut\ : label is "kcpsm6_alu0";
  attribute box_type of \data_path_loop[1].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].arith_logical_flop\ : label is "kcpsm6_add0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[1].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[1].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].arith_logical_lut\ : label is "kcpsm6_add0";
  attribute box_type of \data_path_loop[1].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].large_spm.spm_flop\ : label is "kcpsm6_spm1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[1].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[1].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].large_spm.spm_ram\ : label is "kcpsm6_spm1";
  attribute box_type of \data_path_loop[1].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[1].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[1].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].alu_mux_lut\ : label is "kcpsm6_alu0";
  attribute box_type of \data_path_loop[2].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].arith_logical_flop\ : label is "kcpsm6_add0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[2].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[2].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].arith_logical_lut\ : label is "kcpsm6_add0";
  attribute box_type of \data_path_loop[2].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].large_spm.spm_flop\ : label is "kcpsm6_spm2";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[2].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[2].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].large_spm.spm_ram\ : label is "kcpsm6_spm2";
  attribute box_type of \data_path_loop[2].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[2].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[2].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].mid_shift_rotate.shift_rotate_lut\ : label is "kcpsm6_sandr";
  attribute box_type of \data_path_loop[2].mid_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].output_data.sy_kk_mux_lut\ : label is "kcpsm6_port_id";
  attribute box_type of \data_path_loop[2].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].second_operand.out_port_lut\ : label is "kcpsm6_out_port";
  attribute box_type of \data_path_loop[2].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].alu_mux_lut\ : label is "kcpsm6_alu0";
  attribute box_type of \data_path_loop[3].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].arith_logical_flop\ : label is "kcpsm6_add0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[3].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[3].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].arith_logical_lut\ : label is "kcpsm6_add0";
  attribute box_type of \data_path_loop[3].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].large_spm.spm_flop\ : label is "kcpsm6_spm3";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[3].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[3].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].large_spm.spm_ram\ : label is "kcpsm6_spm3";
  attribute box_type of \data_path_loop[3].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[3].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[3].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].alu_mux_lut\ : label is "kcpsm6_alu1";
  attribute box_type of \data_path_loop[4].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].arith_logical_flop\ : label is "kcpsm6_add1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[4].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[4].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].arith_logical_lut\ : label is "kcpsm6_add1";
  attribute box_type of \data_path_loop[4].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].large_spm.spm_flop\ : label is "kcpsm6_spm4";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[4].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[4].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].large_spm.spm_ram\ : label is "kcpsm6_spm4";
  attribute box_type of \data_path_loop[4].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[4].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[4].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].mid_shift_rotate.shift_rotate_lut\ : label is "kcpsm6_sandr";
  attribute box_type of \data_path_loop[4].mid_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].output_data.sy_kk_mux_lut\ : label is "kcpsm6_port_id";
  attribute box_type of \data_path_loop[4].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].second_operand.out_port_lut\ : label is "kcpsm6_out_port";
  attribute box_type of \data_path_loop[4].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4\ : label is "kcpsm6_add1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].alu_mux_lut\ : label is "kcpsm6_alu1";
  attribute box_type of \data_path_loop[5].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].arith_logical_flop\ : label is "kcpsm6_add1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[5].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[5].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].arith_logical_lut\ : label is "kcpsm6_add1";
  attribute box_type of \data_path_loop[5].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].large_spm.spm_flop\ : label is "kcpsm6_spm5";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[5].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[5].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].large_spm.spm_ram\ : label is "kcpsm6_spm5";
  attribute box_type of \data_path_loop[5].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[5].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[5].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].alu_mux_lut\ : label is "kcpsm6_alu1";
  attribute box_type of \data_path_loop[6].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].arith_logical_flop\ : label is "kcpsm6_add1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[6].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[6].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].arith_logical_lut\ : label is "kcpsm6_add1";
  attribute box_type of \data_path_loop[6].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].large_spm.spm_flop\ : label is "kcpsm6_spm6";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[6].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[6].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].large_spm.spm_ram\ : label is "kcpsm6_spm6";
  attribute box_type of \data_path_loop[6].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[6].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[6].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].msb_shift_rotate.shift_rotate_lut\ : label is "kcpsm6_sandr";
  attribute box_type of \data_path_loop[6].msb_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].output_data.sy_kk_mux_lut\ : label is "kcpsm6_port_id";
  attribute box_type of \data_path_loop[6].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].second_operand.out_port_lut\ : label is "kcpsm6_out_port";
  attribute box_type of \data_path_loop[6].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].alu_mux_lut\ : label is "kcpsm6_alu1";
  attribute box_type of \data_path_loop[7].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].arith_logical_flop\ : label is "kcpsm6_add1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[7].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[7].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].arith_logical_lut\ : label is "kcpsm6_add1";
  attribute box_type of \data_path_loop[7].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].large_spm.spm_flop\ : label is "kcpsm6_spm7";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[7].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[7].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].large_spm.spm_ram\ : label is "kcpsm6_spm7";
  attribute box_type of \data_path_loop[7].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[7].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[7].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of flag_enable_flop : label is "kcpsm6_strobes";
  attribute XILINX_LEGACY_PRIM of flag_enable_flop : label is "FDR";
  attribute box_type of flag_enable_flop : label is "PRIMITIVE";
  attribute HBLKNM of init_zero_muxcy_CARRY4 : label is "kcpsm6_flags";
  attribute XILINX_LEGACY_PRIM of init_zero_muxcy_CARRY4 : label is "(MUXCY,XORCY)";
  attribute box_type of init_zero_muxcy_CARRY4 : label is "PRIMITIVE";
  attribute HBLKNM of int_enable_type_lut : label is "kcpsm6_decode0";
  attribute box_type of int_enable_type_lut : label is "PRIMITIVE";
  attribute HBLKNM of internal_reset_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of internal_reset_flop : label is "FD";
  attribute box_type of internal_reset_flop : label is "PRIMITIVE";
  attribute HBLKNM of interrupt_enable_flop : label is "kcpsm6_decode0";
  attribute XILINX_LEGACY_PRIM of interrupt_enable_flop : label is "FD";
  attribute box_type of interrupt_enable_flop : label is "PRIMITIVE";
  attribute HBLKNM of interrupt_enable_lut : label is "kcpsm6_decode0";
  attribute box_type of interrupt_enable_lut : label is "PRIMITIVE";
  attribute HBLKNM of lower_parity_lut : label is "kcpsm6_decode2";
  attribute box_type of lower_parity_lut : label is "PRIMITIVE";
  attribute HBLKNM of lower_reg_banks : label is "kcpsm6_reg0";
  attribute box_type of lower_reg_banks : label is "PRIMITIVE";
  attribute HBLKNM of lower_zero_lut : label is "kcpsm6_flags";
  attribute box_type of lower_zero_lut : label is "PRIMITIVE";
  attribute HBLKNM of middle_zero_lut : label is "kcpsm6_flags";
  attribute box_type of middle_zero_lut : label is "PRIMITIVE";
  attribute HBLKNM of move_type_lut : label is "kcpsm6_decode0";
  attribute box_type of move_type_lut : label is "PRIMITIVE";
  attribute HBLKNM of parity_muxcy_CARRY4 : label is "kcpsm6_decode2";
  attribute XILINX_LEGACY_PRIM of parity_muxcy_CARRY4 : label is "(MUXCY,XORCY)";
  attribute box_type of parity_muxcy_CARRY4 : label is "PRIMITIVE";
  attribute HBLKNM of pc_mode1_lut : label is "kcpsm6_vector1";
  attribute box_type of pc_mode1_lut : label is "PRIMITIVE";
  attribute HBLKNM of pc_mode2_lut : label is "kcpsm6_vector1";
  attribute box_type of pc_mode2_lut : label is "PRIMITIVE";
  attribute HBLKNM of pc_move_is_valid_lut : label is "kcpsm6_decode0";
  attribute box_type of pc_move_is_valid_lut : label is "PRIMITIVE";
  attribute HBLKNM of push_pop_lut : label is "kcpsm6_stack1";
  attribute box_type of push_pop_lut : label is "PRIMITIVE";
  attribute HBLKNM of read_strobe_flop : label is "kcpsm6_strobes";
  attribute XILINX_LEGACY_PRIM of read_strobe_flop : label is "FDR";
  attribute box_type of read_strobe_flop : label is "PRIMITIVE";
  attribute HBLKNM of read_strobe_lut : label is "kcpsm6_strobes";
  attribute box_type of read_strobe_lut : label is "PRIMITIVE";
  attribute HBLKNM of regbank_type_lut : label is "kcpsm6_stack1";
  attribute box_type of regbank_type_lut : label is "PRIMITIVE";
  attribute HBLKNM of register_enable_flop : label is "kcpsm6_strobes";
  attribute XILINX_LEGACY_PRIM of register_enable_flop : label is "FDR";
  attribute box_type of register_enable_flop : label is "PRIMITIVE";
  attribute HBLKNM of register_enable_lut : label is "kcpsm6_strobes";
  attribute box_type of register_enable_lut : label is "PRIMITIVE";
  attribute HBLKNM of register_enable_type_lut : label is "kcpsm6_strobes";
  attribute box_type of register_enable_type_lut : label is "PRIMITIVE";
  attribute HBLKNM of reset_lut : label is "kcpsm6_control";
  attribute box_type of reset_lut : label is "PRIMITIVE";
  attribute HBLKNM of run_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of run_flop : label is "FD";
  attribute box_type of run_flop : label is "PRIMITIVE";
  attribute HBLKNM of shadow_bank_flop : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of shadow_bank_flop : label is "FD";
  attribute box_type of shadow_bank_flop : label is "PRIMITIVE";
  attribute HBLKNM of shadow_carry_flag_flop : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of shadow_carry_flag_flop : label is "FD";
  attribute box_type of shadow_carry_flag_flop : label is "PRIMITIVE";
  attribute HBLKNM of shadow_zero_flag_flop : label is "kcpsm6_decode1";
  attribute XILINX_LEGACY_PRIM of shadow_zero_flag_flop : label is "FD";
  attribute box_type of shadow_zero_flag_flop : label is "PRIMITIVE";
  attribute HBLKNM of shift_carry_flop : label is "kcpsm6_decode1";
  attribute XILINX_LEGACY_PRIM of shift_carry_flop : label is "FD";
  attribute box_type of shift_carry_flop : label is "PRIMITIVE";
  attribute HBLKNM of shift_carry_lut : label is "kcpsm6_decode1";
  attribute box_type of shift_carry_lut : label is "PRIMITIVE";
  attribute HBLKNM of spm_enable_flop : label is "kcpsm6_strobes";
  attribute XILINX_LEGACY_PRIM of spm_enable_flop : label is "FDR";
  attribute box_type of spm_enable_flop : label is "PRIMITIVE";
  attribute HBLKNM of spm_enable_lut : label is "kcpsm6_strobes";
  attribute box_type of spm_enable_lut : label is "PRIMITIVE";
  attribute HBLKNM of stack_bit_flop : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of stack_bit_flop : label is "FD";
  attribute box_type of stack_bit_flop : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[0].lsb_stack.pointer_flop\ : label is "kcpsm6_stack0";
  attribute XILINX_LEGACY_PRIM of \stack_loop[0].lsb_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[0].lsb_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[0].lsb_stack.stack_muxcy_CARRY4\ : label is "kcpsm6_stack0";
  attribute XILINX_LEGACY_PRIM of \stack_loop[0].lsb_stack.stack_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \stack_loop[0].lsb_stack.stack_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[0].lsb_stack.stack_pointer_lut\ : label is "kcpsm6_stack0";
  attribute box_type of \stack_loop[0].lsb_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[1].upper_stack.pointer_flop\ : label is "kcpsm6_stack0";
  attribute XILINX_LEGACY_PRIM of \stack_loop[1].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[1].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[1].upper_stack.stack_pointer_lut\ : label is "kcpsm6_stack0";
  attribute box_type of \stack_loop[1].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[2].upper_stack.pointer_flop\ : label is "kcpsm6_stack0";
  attribute XILINX_LEGACY_PRIM of \stack_loop[2].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[2].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[2].upper_stack.stack_pointer_lut\ : label is "kcpsm6_stack0";
  attribute box_type of \stack_loop[2].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[3].upper_stack.pointer_flop\ : label is "kcpsm6_stack0";
  attribute XILINX_LEGACY_PRIM of \stack_loop[3].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[3].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[3].upper_stack.stack_pointer_lut\ : label is "kcpsm6_stack0";
  attribute box_type of \stack_loop[3].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[4].upper_stack.pointer_flop\ : label is "kcpsm6_stack1";
  attribute XILINX_LEGACY_PRIM of \stack_loop[4].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[4].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[4].upper_stack.stack_muxcy_CARRY4\ : label is "kcpsm6_stack1";
  attribute XILINX_LEGACY_PRIM of \stack_loop[4].upper_stack.stack_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \stack_loop[4].upper_stack.stack_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[4].upper_stack.stack_pointer_lut\ : label is "kcpsm6_stack1";
  attribute box_type of \stack_loop[4].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of stack_ram_high : label is "kcpsm6_stack_ram1";
  attribute box_type of stack_ram_high : label is "PRIMITIVE";
  attribute HBLKNM of stack_ram_low : label is "kcpsm6_stack_ram0";
  attribute box_type of stack_ram_low : label is "PRIMITIVE";
  attribute HBLKNM of stack_zero_flop : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of stack_zero_flop : label is "FD";
  attribute box_type of stack_zero_flop : label is "PRIMITIVE";
  attribute HBLKNM of sx_addr4_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of sx_addr4_flop : label is "FD";
  attribute box_type of sx_addr4_flop : label is "PRIMITIVE";
  attribute HBLKNM of t_state1_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of t_state1_flop : label is "FD";
  attribute box_type of t_state1_flop : label is "PRIMITIVE";
  attribute HBLKNM of t_state2_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of t_state2_flop : label is "FD";
  attribute box_type of t_state2_flop : label is "PRIMITIVE";
  attribute HBLKNM of t_state_lut : label is "kcpsm6_control";
  attribute box_type of t_state_lut : label is "PRIMITIVE";
  attribute HBLKNM of upper_parity_lut : label is "kcpsm6_decode2";
  attribute box_type of upper_parity_lut : label is "PRIMITIVE";
  attribute HBLKNM of upper_reg_banks : label is "kcpsm6_reg1";
  attribute box_type of upper_reg_banks : label is "PRIMITIVE";
  attribute HBLKNM of upper_zero_lut : label is "kcpsm6_flags";
  attribute box_type of upper_zero_lut : label is "PRIMITIVE";
  attribute HBLKNM of use_zero_flag_flop : label is "kcpsm6_decode1";
  attribute XILINX_LEGACY_PRIM of use_zero_flag_flop : label is "FD";
  attribute box_type of use_zero_flag_flop : label is "PRIMITIVE";
  attribute HBLKNM of use_zero_flag_lut : label is "kcpsm6_decode1";
  attribute box_type of use_zero_flag_lut : label is "PRIMITIVE";
  attribute HBLKNM of write_strobe_flop : label is "kcpsm6_strobes";
  attribute XILINX_LEGACY_PRIM of write_strobe_flop : label is "FDR";
  attribute box_type of write_strobe_flop : label is "PRIMITIVE";
  attribute HBLKNM of zero_flag_flop : label is "kcpsm6_flags";
  attribute box_type of zero_flag_flop : label is "PRIMITIVE";
begin
  userpicoaddress(10 downto 0) <= \^userpicoaddress\(10 downto 0);
active_interrupt_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => active_interrupt_value,
      Q => active_interrupt,
      R => '0'
    );
active_interrupt_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CC33FF0080808080"
    )
        port map (
      I0 => interrupt_enable,
      I1 => t_state2_flop_n_0,
      I2 => '0',
      I3 => I3,
      I4 => loadstar_type,
      I5 => '1',
      O5 => active_interrupt_value,
      O6 => sx_addr4_value
    );
\address_loop[0].lsb_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FF33CC0F00"
    )
        port map (
      I0 => lower_reg_banks_n_1,
      I1 => pc_vector_0,
      I2 => \^userpicoaddress\(0),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_0
    );
\address_loop[0].lsb_pc.pc_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carry_pc_3,
      CO(2) => carry_pc_2,
      CO(1) => carry_pc_1,
      CO(0) => carry_pc_0,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pc_mode_0,
      O(3) => pc_value_3,
      O(2) => pc_value_2,
      O(1) => pc_value_1,
      O(0) => pc_value_0,
      S(3) => half_pc_3,
      S(2) => half_pc_2,
      S(1) => half_pc_1,
      S(0) => half_pc_0
    );
\address_loop[0].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => userpicoinstruction(0),
      I1 => return_vector_0,
      I2 => userpicoinstruction(1),
      I3 => return_vector_1,
      I4 => userpicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_0,
      O6 => pc_vector_1
    );
\address_loop[0].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_0,
      Q => \^userpicoaddress\(0),
      R => I1
    );
\address_loop[0].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_5,
      Q => return_vector_0,
      R => '0'
    );
\address_loop[10].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => userpicoinstruction(10),
      I1 => return_vector_10,
      I2 => userpicoinstruction(11),
      I3 => return_vector_11,
      I4 => userpicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_10,
      O6 => pc_vector_11
    );
\address_loop[10].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_10,
      Q => \^userpicoaddress\(10),
      R => I1
    );
\address_loop[10].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_7,
      Q => return_vector_10,
      R => '0'
    );
\address_loop[10].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => sx(2),
      I1 => pc_vector_10,
      I2 => \^userpicoaddress\(10),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_10
    );
\address_loop[11].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_11,
      Q => picoblaze1_address_net(11),
      R => I1
    );
\address_loop[11].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_6,
      Q => return_vector_11,
      R => '0'
    );
\address_loop[11].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => sx(3),
      I1 => pc_vector_11,
      I2 => picoblaze1_address_net(11),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_11
    );
\address_loop[1].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_1,
      Q => \^userpicoaddress\(1),
      R => I1
    );
\address_loop[1].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_4,
      Q => return_vector_1,
      R => '0'
    );
\address_loop[1].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => lower_reg_banks_n_0,
      I1 => pc_vector_1,
      I2 => \^userpicoaddress\(1),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_1
    );
\address_loop[2].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => userpicoinstruction(2),
      I1 => return_vector_2,
      I2 => userpicoinstruction(3),
      I3 => return_vector_3,
      I4 => userpicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_2,
      O6 => pc_vector_3
    );
\address_loop[2].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_2,
      Q => \^userpicoaddress\(2),
      R => I1
    );
\address_loop[2].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_7,
      Q => return_vector_2,
      R => '0'
    );
\address_loop[2].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => lower_reg_banks_n_5,
      I1 => pc_vector_2,
      I2 => \^userpicoaddress\(2),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_2
    );
\address_loop[3].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_3,
      Q => \^userpicoaddress\(3),
      R => I1
    );
\address_loop[3].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_6,
      Q => return_vector_3,
      R => '0'
    );
\address_loop[3].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => lower_reg_banks_n_4,
      I1 => pc_vector_3,
      I2 => \^userpicoaddress\(3),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_3
    );
\address_loop[4].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => userpicoinstruction(4),
      I1 => return_vector_4,
      I2 => userpicoinstruction(5),
      I3 => return_vector_5,
      I4 => userpicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_4,
      O6 => pc_vector_5
    );
\address_loop[4].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_4,
      Q => \^userpicoaddress\(4),
      R => I1
    );
\address_loop[4].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_1,
      Q => return_vector_4,
      R => '0'
    );
\address_loop[4].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => DOA(0),
      I1 => pc_vector_4,
      I2 => \^userpicoaddress\(4),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_4
    );
\address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_pc_3,
      CO(3) => carry_pc_7,
      CO(2) => carry_pc_6,
      CO(1) => carry_pc_5,
      CO(0) => carry_pc_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => pc_value_7,
      O(2) => pc_value_6,
      O(1) => pc_value_5,
      O(0) => pc_value_4,
      S(3) => half_pc_7,
      S(2) => half_pc_6,
      S(1) => half_pc_5,
      S(0) => half_pc_4
    );
\address_loop[5].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_5,
      Q => \^userpicoaddress\(5),
      R => I1
    );
\address_loop[5].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_0,
      Q => return_vector_5,
      R => '0'
    );
\address_loop[5].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => DOA(1),
      I1 => pc_vector_5,
      I2 => \^userpicoaddress\(5),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_5
    );
\address_loop[6].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => userpicoinstruction(6),
      I1 => return_vector_6,
      I2 => userpicoinstruction(7),
      I3 => return_vector_7,
      I4 => userpicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_6,
      O6 => pc_vector_7
    );
\address_loop[6].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_6,
      Q => \^userpicoaddress\(6),
      R => I1
    );
\address_loop[6].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_3,
      Q => return_vector_6,
      R => '0'
    );
\address_loop[6].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => DOC(0),
      I1 => pc_vector_6,
      I2 => \^userpicoaddress\(6),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_6
    );
\address_loop[7].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_7,
      Q => \^userpicoaddress\(7),
      R => I1
    );
\address_loop[7].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_2,
      Q => return_vector_7,
      R => '0'
    );
\address_loop[7].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => DOC(1),
      I1 => pc_vector_7,
      I2 => \^userpicoaddress\(7),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_7
    );
\address_loop[8].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => userpicoinstruction(8),
      I1 => return_vector_8,
      I2 => userpicoinstruction(9),
      I3 => return_vector_9,
      I4 => userpicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_8,
      O6 => pc_vector_9
    );
\address_loop[8].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_8,
      Q => \^userpicoaddress\(8),
      R => I1
    );
\address_loop[8].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_5,
      Q => return_vector_8,
      R => '0'
    );
\address_loop[8].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => sx(0),
      I1 => pc_vector_8,
      I2 => \^userpicoaddress\(8),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_8
    );
\address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_pc_7,
      CO(3) => \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_pc_10,
      CO(1) => carry_pc_9,
      CO(0) => carry_pc_8,
      CYINIT => '0',
      DI(3) => \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3) => pc_value_11,
      O(2) => pc_value_10,
      O(1) => pc_value_9,
      O(0) => pc_value_8,
      S(3) => half_pc_11,
      S(2) => half_pc_10,
      S(1) => half_pc_9,
      S(0) => half_pc_8
    );
\address_loop[9].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_9,
      Q => \^userpicoaddress\(9),
      R => I1
    );
\address_loop[9].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_4,
      Q => return_vector_9,
      R => '0'
    );
\address_loop[9].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => sx(1),
      I1 => pc_vector_9,
      I2 => \^userpicoaddress\(9),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_9
    );
alu_decode0_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"03CA000004200000"
    )
        port map (
      I0 => userpicoinstruction(13),
      I1 => userpicoinstruction(14),
      I2 => userpicoinstruction(15),
      I3 => userpicoinstruction(16),
      I4 => '1',
      I5 => '1',
      O5 => alu_mux_sel_value_0,
      O6 => arith_logical_sel_0
    );
alu_decode1_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"7708000000000F00"
    )
        port map (
      I0 => carry_flag,
      I1 => userpicoinstruction(13),
      I2 => userpicoinstruction(14),
      I3 => userpicoinstruction(15),
      I4 => userpicoinstruction(16),
      I5 => '1',
      O5 => alu_mux_sel_value_1,
      O6 => arith_carry_in
    );
alu_decode2_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"D000000002000000"
    )
        port map (
      I0 => userpicoinstruction(14),
      I1 => userpicoinstruction(15),
      I2 => userpicoinstruction(16),
      I3 => '1',
      I4 => '1',
      I5 => '1',
      O5 => arith_logical_sel_1,
      O6 => arith_logical_sel_2
    );
alu_mux_sel0_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => alu_mux_sel_value_0,
      Q => alu_mux_sel_0,
      R => '0'
    );
alu_mux_sel1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => alu_mux_sel_value_1,
      Q => alu_mux_sel_1,
      R => '0'
    );
arith_carry_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_carry_value,
      Q => arith_carry,
      R => '0'
    );
arith_carry_xorcy_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => CI,
      CO(3 downto 0) => NLW_arith_carry_xorcy_CARRY4_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => NLW_arith_carry_xorcy_CARRY4_DI_UNCONNECTED(3 downto 0),
      O(3 downto 1) => NLW_arith_carry_xorcy_CARRY4_O_UNCONNECTED(3 downto 1),
      O(0) => arith_carry_value,
      S(3 downto 1) => NLW_arith_carry_xorcy_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => '0'
    );
bank_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => bank_value,
      Q => I3,
      R => I1
    );
bank_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFF00FF00FF00"
    )
        port map (
      I0 => userpicoinstruction(0),
      I1 => shadow_bank,
      I2 => userpicoinstruction(16),
      I3 => I3,
      I4 => regbank_type,
      I5 => t_state_0,
      O => bank_value
    );
carry_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => flag_enable,
      D => carry_flag_value,
      Q => carry_flag,
      R => I1
    );
carry_flag_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"3333AACCF0AA0000"
    )
        port map (
      I0 => shift_carry,
      I1 => arith_carry,
      I2 => parity,
      I3 => userpicoinstruction(14),
      I4 => userpicoinstruction(15),
      I5 => userpicoinstruction(16),
      O5 => drive_carry_in_zero,
      O6 => carry_flag_value
    );
\data_path_loop[0].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I022_in,
      I1 => shift_rotate_result_0,
      I2 => in_port(0),
      I3 => spm_data_0,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_0
    );
\data_path_loop[0].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_0,
      Q => I022_in,
      R => '0'
    );
\data_path_loop[0].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze1_port_id_net(0),
      I1 => sx(0),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_0,
      O6 => half_arith_logical_0
    );
\data_path_loop[0].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_0,
      Q => spm_data_0,
      R => '0'
    );
\data_path_loop[0].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 0) => picoblaze1_port_id_net(7 downto 0),
      D => sx(0),
      O => spm_ram_data_0,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[0].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_0,
      Q => shift_rotate_result_0,
      R => userpicoinstruction(7)
    );
\data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carry_arith_logical_3,
      CO(2) => carry_arith_logical_2,
      CO(1) => carry_arith_logical_1,
      CO(0) => carry_arith_logical_0,
      CYINIT => arith_carry_in,
      DI(3) => logical_carry_mask_3,
      DI(2) => logical_carry_mask_2,
      DI(1) => logical_carry_mask_1,
      DI(0) => logical_carry_mask_0,
      O(3) => arith_logical_value_3,
      O(2) => arith_logical_value_2,
      O(1) => arith_logical_value_1,
      O(0) => arith_logical_value_0,
      S(3) => half_arith_logical_3,
      S(2) => half_arith_logical_2,
      S(1) => half_arith_logical_1,
      S(0) => half_arith_logical_0
    );
\data_path_loop[0].lsb_shift_rotate.shift_bit_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => userpicoinstruction(0),
      I1 => userpicoinstruction(1),
      I2 => userpicoinstruction(2),
      I3 => carry_flag,
      I4 => sx(0),
      I5 => sx(7),
      O => shift_in_bit
    );
\data_path_loop[0].lsb_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => shift_in_bit,
      I1 => sx(1),
      I2 => sx(0),
      I3 => sx(2),
      I4 => userpicoinstruction(3),
      I5 => '1',
      O5 => shift_rotate_value_0,
      O6 => shift_rotate_value_1
    );
\data_path_loop[0].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => lower_reg_banks_n_1,
      I1 => userpicoinstruction(0),
      I2 => lower_reg_banks_n_0,
      I3 => userpicoinstruction(1),
      I4 => userpicoinstruction(12),
      I5 => '1',
      O5 => picoblaze1_port_id_net(0),
      O6 => picoblaze1_port_id_net(1)
    );
\data_path_loop[0].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(0),
      I1 => userpicoinstruction(4),
      I2 => sx(1),
      I3 => userpicoinstruction(5),
      I4 => userpicoinstruction(13),
      I5 => '1',
      O5 => out_port(0),
      O6 => out_port(1)
    );
\data_path_loop[1].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I019_in,
      I1 => shift_rotate_result_1,
      I2 => in_port(1),
      I3 => spm_data_1,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_1
    );
\data_path_loop[1].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_1,
      Q => I019_in,
      R => '0'
    );
\data_path_loop[1].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze1_port_id_net(1),
      I1 => sx(1),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_1,
      O6 => half_arith_logical_1
    );
\data_path_loop[1].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_1,
      Q => spm_data_1,
      R => '0'
    );
\data_path_loop[1].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 0) => picoblaze1_port_id_net(7 downto 0),
      D => sx(1),
      O => spm_ram_data_1,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[1].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_1,
      Q => shift_rotate_result_1,
      R => userpicoinstruction(7)
    );
\data_path_loop[2].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I015_in,
      I1 => shift_rotate_result_2,
      I2 => in_port(2),
      I3 => spm_data_2,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => DIC(0)
    );
\data_path_loop[2].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_2,
      Q => I015_in,
      R => '0'
    );
\data_path_loop[2].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze1_port_id_net(2),
      I1 => sx(2),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_2,
      O6 => half_arith_logical_2
    );
\data_path_loop[2].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_2,
      Q => spm_data_2,
      R => '0'
    );
\data_path_loop[2].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 0) => picoblaze1_port_id_net(7 downto 0),
      D => sx(2),
      O => spm_ram_data_2,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[2].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_2,
      Q => shift_rotate_result_2,
      R => userpicoinstruction(7)
    );
\data_path_loop[2].mid_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(1),
      I1 => sx(3),
      I2 => sx(2),
      I3 => sx(4),
      I4 => userpicoinstruction(3),
      I5 => '1',
      O5 => shift_rotate_value_2,
      O6 => shift_rotate_value_3
    );
\data_path_loop[2].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => lower_reg_banks_n_5,
      I1 => userpicoinstruction(2),
      I2 => lower_reg_banks_n_4,
      I3 => userpicoinstruction(3),
      I4 => userpicoinstruction(12),
      I5 => '1',
      O5 => picoblaze1_port_id_net(2),
      O6 => picoblaze1_port_id_net(3)
    );
\data_path_loop[2].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(2),
      I1 => userpicoinstruction(6),
      I2 => sx(3),
      I3 => userpicoinstruction(7),
      I4 => userpicoinstruction(13),
      I5 => '1',
      O5 => out_port(2),
      O6 => out_port(3)
    );
\data_path_loop[3].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I014_in,
      I1 => shift_rotate_result_3,
      I2 => in_port(3),
      I3 => spm_data_3,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => DIC(1)
    );
\data_path_loop[3].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_3,
      Q => I014_in,
      R => '0'
    );
\data_path_loop[3].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze1_port_id_net(3),
      I1 => sx(3),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_3,
      O6 => half_arith_logical_3
    );
\data_path_loop[3].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_3,
      Q => spm_data_3,
      R => '0'
    );
\data_path_loop[3].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 0) => picoblaze1_port_id_net(7 downto 0),
      D => sx(3),
      O => spm_ram_data_3,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[3].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_3,
      Q => shift_rotate_result_3,
      R => userpicoinstruction(7)
    );
\data_path_loop[4].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I07_in,
      I1 => shift_rotate_result_4,
      I2 => in_port(4),
      I3 => spm_data_4,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_4
    );
\data_path_loop[4].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_4,
      Q => I07_in,
      R => '0'
    );
\data_path_loop[4].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze1_port_id_net(4),
      I1 => sx(4),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_4,
      O6 => half_arith_logical_4
    );
\data_path_loop[4].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_4,
      Q => spm_data_4,
      R => '0'
    );
\data_path_loop[4].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 0) => picoblaze1_port_id_net(7 downto 0),
      D => sx(4),
      O => spm_ram_data_4,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[4].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_4,
      Q => shift_rotate_result_4,
      R => userpicoinstruction(7)
    );
\data_path_loop[4].mid_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(3),
      I1 => sx(5),
      I2 => sx(4),
      I3 => sx(6),
      I4 => userpicoinstruction(3),
      I5 => '1',
      O5 => shift_rotate_value_4,
      O6 => shift_rotate_value_5
    );
\data_path_loop[4].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => DOA(0),
      I1 => userpicoinstruction(4),
      I2 => DOA(1),
      I3 => userpicoinstruction(5),
      I4 => userpicoinstruction(12),
      I5 => '1',
      O5 => picoblaze1_port_id_net(4),
      O6 => picoblaze1_port_id_net(5)
    );
\data_path_loop[4].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(4),
      I1 => userpicoinstruction(8),
      I2 => sx(5),
      I3 => userpicoinstruction(9),
      I4 => userpicoinstruction(13),
      I5 => '1',
      O5 => out_port(4),
      O6 => out_port(5)
    );
\data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_arith_logical_3,
      CO(3) => CI,
      CO(2) => carry_arith_logical_6,
      CO(1) => carry_arith_logical_5,
      CO(0) => carry_arith_logical_4,
      CYINIT => '0',
      DI(3) => logical_carry_mask_7,
      DI(2) => logical_carry_mask_6,
      DI(1) => logical_carry_mask_5,
      DI(0) => logical_carry_mask_4,
      O(3) => arith_logical_value_7,
      O(2) => arith_logical_value_6,
      O(1) => arith_logical_value_5,
      O(0) => arith_logical_value_4,
      S(3) => half_arith_logical_7,
      S(2) => half_arith_logical_6,
      S(1) => half_arith_logical_5,
      S(0) => half_arith_logical_4
    );
\data_path_loop[5].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I06_in,
      I1 => shift_rotate_result_5,
      I2 => in_port(5),
      I3 => spm_data_5,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_5
    );
\data_path_loop[5].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_5,
      Q => I06_in,
      R => '0'
    );
\data_path_loop[5].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze1_port_id_net(5),
      I1 => sx(5),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_5,
      O6 => half_arith_logical_5
    );
\data_path_loop[5].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_5,
      Q => spm_data_5,
      R => '0'
    );
\data_path_loop[5].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 0) => picoblaze1_port_id_net(7 downto 0),
      D => sx(5),
      O => spm_ram_data_5,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[5].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_5,
      Q => shift_rotate_result_5,
      R => userpicoinstruction(7)
    );
\data_path_loop[6].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I00_in,
      I1 => shift_rotate_result_6,
      I2 => in_port(6),
      I3 => spm_data_6,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_6
    );
\data_path_loop[6].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_6,
      Q => I00_in,
      R => '0'
    );
\data_path_loop[6].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze1_port_id_net(6),
      I1 => sx(6),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_6,
      O6 => half_arith_logical_6
    );
\data_path_loop[6].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_6,
      Q => spm_data_6,
      R => '0'
    );
\data_path_loop[6].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 0) => picoblaze1_port_id_net(7 downto 0),
      D => sx(6),
      O => spm_ram_data_6,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[6].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_6,
      Q => shift_rotate_result_6,
      R => userpicoinstruction(7)
    );
\data_path_loop[6].msb_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(5),
      I1 => sx(7),
      I2 => sx(6),
      I3 => shift_in_bit,
      I4 => userpicoinstruction(3),
      I5 => '1',
      O5 => shift_rotate_value_6,
      O6 => shift_rotate_value_7
    );
\data_path_loop[6].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => DOC(0),
      I1 => userpicoinstruction(6),
      I2 => DOC(1),
      I3 => userpicoinstruction(7),
      I4 => userpicoinstruction(12),
      I5 => '1',
      O5 => picoblaze1_port_id_net(6),
      O6 => picoblaze1_port_id_net(7)
    );
\data_path_loop[6].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(6),
      I1 => userpicoinstruction(10),
      I2 => sx(7),
      I3 => userpicoinstruction(11),
      I4 => userpicoinstruction(13),
      I5 => '1',
      O5 => out_port(6),
      O6 => out_port(7)
    );
\data_path_loop[7].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I5,
      I1 => shift_rotate_result_7,
      I2 => in_port(7),
      I3 => spm_data_7,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_7
    );
\data_path_loop[7].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_7,
      Q => I5,
      R => '0'
    );
\data_path_loop[7].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze1_port_id_net(7),
      I1 => sx(7),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_7,
      O6 => half_arith_logical_7
    );
\data_path_loop[7].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_7,
      Q => spm_data_7,
      R => '0'
    );
\data_path_loop[7].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 0) => picoblaze1_port_id_net(7 downto 0),
      D => sx(7),
      O => spm_ram_data_7,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[7].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_7,
      Q => shift_rotate_result_7,
      R => userpicoinstruction(7)
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => picoblaze1_port_id_net(1),
      I1 => picoblaze1_port_id_net(0),
      I2 => picoblaze1_port_id_net(3),
      I3 => picoblaze1_port_id_net(2),
      I4 => \fd_prim_array[3].bit_is_1.fdse_comp_i_2_n_0\,
      I5 => picoblaze1_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp\
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => picoblaze1_port_id_net(2),
      I1 => picoblaze1_port_id_net(0),
      I2 => picoblaze1_port_id_net(1),
      I3 => picoblaze1_port_id_net(3),
      I4 => \fd_prim_array[3].bit_is_1.fdse_comp_i_2_n_0\,
      I5 => picoblaze1_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_0\
    );
\fd_prim_array[3].bit_is_1.fdse_comp_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => picoblaze1_port_id_net(0),
      I1 => picoblaze1_port_id_net(1),
      I2 => picoblaze1_port_id_net(3),
      I3 => picoblaze1_port_id_net(2),
      I4 => \fd_prim_array[3].bit_is_1.fdse_comp_i_2_n_0\,
      I5 => picoblaze1_write_strobe_net,
      O => logical_y_net_0
    );
\fd_prim_array[3].bit_is_1.fdse_comp_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => picoblaze1_port_id_net(6),
      I1 => picoblaze1_port_id_net(7),
      I2 => picoblaze1_port_id_net(5),
      I3 => picoblaze1_port_id_net(4),
      O => \fd_prim_array[3].bit_is_1.fdse_comp_i_2_n_0\
    );
\fd_prim_array[4].bit_is_1.fdse_comp_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => picoblaze1_port_id_net(2),
      I1 => picoblaze1_port_id_net(1),
      I2 => picoblaze1_port_id_net(0),
      I3 => picoblaze1_port_id_net(3),
      I4 => \fd_prim_array[3].bit_is_1.fdse_comp_i_2_n_0\,
      I5 => picoblaze1_write_strobe_net,
      O => logical_y_net_x1
    );
\fd_prim_array[7].bit_is_0.fdre_comp_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => picoblaze1_port_id_net(1),
      I1 => picoblaze1_port_id_net(0),
      I2 => picoblaze1_port_id_net(3),
      I3 => picoblaze1_port_id_net(2),
      I4 => \fd_prim_array[3].bit_is_1.fdse_comp_i_2_n_0\,
      I5 => picoblaze1_write_strobe_net,
      O => logical_y_net
    );
flag_enable_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => flag_enable_value,
      Q => flag_enable,
      R => active_interrupt
    );
init_zero_muxcy_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => zero_flag_value,
      CO(2) => carry_middle_zero,
      CO(1) => carry_lower_zero,
      CO(0) => carry_in_zero,
      CYINIT => '0',
      DI(3) => shadow_zero_flag,
      DI(2) => middle_zero,
      DI(1) => lower_zero,
      DI(0) => drive_carry_in_zero,
      O(3 downto 0) => NLW_init_zero_muxcy_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => upper_zero_sel,
      S(2) => middle_zero_sel,
      S(1) => lower_zero_sel,
      S(0) => carry_flag_value
    );
int_enable_type_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0010000000000800"
    )
        port map (
      I0 => userpicoinstruction(13),
      I1 => userpicoinstruction(14),
      I2 => userpicoinstruction(15),
      I3 => userpicoinstruction(16),
      I4 => userpicoinstruction(17),
      I5 => '1',
      O5 => loadstar_type,
      O6 => int_enable_type
    );
internal_reset_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => internal_reset_value,
      Q => I1,
      R => '0'
    );
interrupt_enable_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interrupt_enable_value,
      Q => interrupt_enable,
      R => '0'
    );
interrupt_enable_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CAAA"
    )
        port map (
      I0 => interrupt_enable,
      I1 => userpicoinstruction(0),
      I2 => int_enable_type,
      I3 => t_state_0,
      I4 => active_interrupt,
      I5 => I1,
      O => interrupt_enable_value
    );
\latency_pipe_5_26[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => picoblaze1_port_id_net(3),
      I1 => picoblaze1_port_id_net(0),
      I2 => picoblaze1_port_id_net(1),
      I3 => picoblaze1_port_id_net(2),
      O => fully_2_1_bitnot
    );
lower_parity_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000087780000"
    )
        port map (
      I0 => userpicoinstruction(13),
      I1 => carry_flag,
      I2 => I022_in,
      I3 => I019_in,
      I4 => '1',
      I5 => '1',
      O5 => lower_parity,
      O6 => lower_parity_sel
    );
lower_reg_banks: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => I3,
      ADDRA(3 downto 0) => userpicoinstruction(7 downto 4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => userpicoinstruction(11 downto 8),
      ADDRC(4) => I3,
      ADDRC(3 downto 0) => userpicoinstruction(7 downto 4),
      ADDRD(4) => ADDRB(4),
      ADDRD(3 downto 0) => userpicoinstruction(11 downto 8),
      DIA(1) => alu_result_1,
      DIA(0) => alu_result_0,
      DIB(1) => alu_result_1,
      DIB(0) => alu_result_0,
      DIC(1 downto 0) => DIC(1 downto 0),
      DID(1 downto 0) => DIC(1 downto 0),
      DOA(1) => lower_reg_banks_n_0,
      DOA(0) => lower_reg_banks_n_1,
      DOB(1 downto 0) => sx(1 downto 0),
      DOC(1) => lower_reg_banks_n_4,
      DOC(0) => lower_reg_banks_n_5,
      DOD(1 downto 0) => sx(3 downto 2),
      WCLK => clk,
      WE => register_enable
    );
lower_zero_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => alu_result_0,
      I1 => alu_result_1,
      I2 => DIC(0),
      I3 => DIC(1),
      I4 => alu_result_4,
      I5 => '1',
      O5 => lower_zero,
      O6 => lower_zero_sel
    );
middle_zero_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000D00000000"
    )
        port map (
      I0 => use_zero_flag,
      I1 => zero_flag,
      I2 => alu_result_5,
      I3 => alu_result_6,
      I4 => alu_result_7,
      I5 => '1',
      O5 => middle_zero,
      O6 => middle_zero_sel
    );
move_type_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"7777027700000200"
    )
        port map (
      I0 => userpicoinstruction(12),
      I1 => userpicoinstruction(13),
      I2 => userpicoinstruction(14),
      I3 => userpicoinstruction(15),
      I4 => userpicoinstruction(16),
      I5 => '1',
      O5 => returni_type,
      O6 => move_type
    );
parity_muxcy_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_parity_muxcy_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => carry_lower_parity,
      CYINIT => '0',
      DI(3 downto 1) => NLW_parity_muxcy_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => lower_parity,
      O(3 downto 2) => NLW_parity_muxcy_CARRY4_O_UNCONNECTED(3 downto 2),
      O(1) => parity,
      O(0) => NLW_parity_muxcy_CARRY4_O_UNCONNECTED(0),
      S(3 downto 2) => NLW_parity_muxcy_CARRY4_S_UNCONNECTED(3 downto 2),
      S(1) => upper_parity,
      S(0) => lower_parity_sel
    );
pc_mode1_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000F000000023FF"
    )
        port map (
      I0 => userpicoinstruction(12),
      I1 => returni_type,
      I2 => move_type,
      I3 => pc_move_is_valid,
      I4 => active_interrupt,
      I5 => '1',
      O5 => pc_mode_0,
      O6 => pc_mode_1
    );
pc_mode2_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => userpicoinstruction(12),
      I1 => userpicoinstruction(14),
      I2 => userpicoinstruction(15),
      I3 => userpicoinstruction(16),
      I4 => userpicoinstruction(17),
      I5 => active_interrupt,
      O => pc_mode_2
    );
pc_move_is_valid_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A3CFFFF00000000"
    )
        port map (
      I0 => carry_flag,
      I1 => zero_flag,
      I2 => userpicoinstruction(14),
      I3 => userpicoinstruction(15),
      I4 => userpicoinstruction(16),
      I5 => userpicoinstruction(17),
      O => pc_move_is_valid
    );
\pipe_22_22[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => cmdout(0),
      I1 => picoblaze1_port_id_net(2),
      I2 => data_out(0),
      I3 => picoblaze1_port_id_net(0),
      I4 => buffer_data_present,
      I5 => picoblaze1_port_id_net(1),
      O => D(0)
    );
\pipe_22_22[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => cmdout(1),
      I1 => picoblaze1_port_id_net(2),
      I2 => data_out(1),
      I3 => picoblaze1_port_id_net(0),
      I4 => data_present_flop,
      I5 => picoblaze1_port_id_net(1),
      O => D(1)
    );
\pipe_22_22[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => cmdout(2),
      I1 => picoblaze1_port_id_net(2),
      I2 => data_out(2),
      I3 => picoblaze1_port_id_net(0),
      I4 => picoblaze1_port_id_net(1),
      O => D(2)
    );
\pipe_22_22[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => cmdout(3),
      I1 => picoblaze1_port_id_net(2),
      I2 => data_out(3),
      I3 => picoblaze1_port_id_net(0),
      I4 => picoblaze1_port_id_net(1),
      O => D(3)
    );
\pipe_22_22[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => cmdout(4),
      I1 => picoblaze1_port_id_net(2),
      I2 => data_out(4),
      I3 => picoblaze1_port_id_net(0),
      I4 => picoblaze1_port_id_net(1),
      O => D(4)
    );
\pipe_22_22[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => cmdout(5),
      I1 => picoblaze1_port_id_net(2),
      I2 => data_out(5),
      I3 => picoblaze1_port_id_net(0),
      I4 => user2dspfifofull,
      I5 => picoblaze1_port_id_net(1),
      O => D(5)
    );
\pipe_22_22[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => cmdout(6),
      I1 => picoblaze1_port_id_net(2),
      I2 => data_out(6),
      I3 => picoblaze1_port_id_net(0),
      I4 => user2dspfifofull,
      I5 => picoblaze1_port_id_net(1),
      O => D(6)
    );
\pipe_22_22[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => cmdout(7),
      I1 => picoblaze1_port_id_net(2),
      I2 => data_out(7),
      I3 => picoblaze1_port_id_net(0),
      I4 => user2dspfifofull,
      I5 => picoblaze1_port_id_net(1),
      O => D(7)
    );
push_pop_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFFF100000002000"
    )
        port map (
      I0 => userpicoinstruction(12),
      I1 => userpicoinstruction(13),
      I2 => move_type,
      I3 => pc_move_is_valid,
      I4 => active_interrupt,
      I5 => '1',
      O5 => pop_stack,
      O6 => push_stack
    );
read_strobe_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => read_strobe_value,
      Q => read_strobe,
      R => active_interrupt
    );
read_strobe_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"4000000001000000"
    )
        port map (
      I0 => userpicoinstruction(13),
      I1 => userpicoinstruction(14),
      I2 => userpicoinstruction(17),
      I3 => strobe_type,
      I4 => t_state_0,
      I5 => '1',
      O5 => read_strobe_value,
      O6 => write_strobe_value
    );
\reg_array[0].srlc32_used.u1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => picoblaze1_port_id_net(1),
      I1 => picoblaze1_port_id_net(0),
      I2 => picoblaze1_port_id_net(3),
      I3 => picoblaze1_port_id_net(2),
      I4 => \fd_prim_array[3].bit_is_1.fdse_comp_i_2_n_0\,
      I5 => picoblaze1_write_strobe_net,
      O => ce
    );
regbank_type_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080020000000000"
    )
        port map (
      I0 => userpicoinstruction(12),
      I1 => userpicoinstruction(13),
      I2 => userpicoinstruction(14),
      I3 => userpicoinstruction(15),
      I4 => userpicoinstruction(16),
      I5 => userpicoinstruction(17),
      O => regbank_type
    );
register_enable_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => register_enable_value,
      Q => register_enable,
      R => active_interrupt
    );
register_enable_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"C0CC0000A0AA0000"
    )
        port map (
      I0 => flag_enable_type,
      I1 => register_enable_type,
      I2 => userpicoinstruction(12),
      I3 => userpicoinstruction(17),
      I4 => t_state_0,
      I5 => '1',
      O5 => flag_enable_value,
      O6 => register_enable_value
    );
register_enable_type_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"00013F3F0010F7CE"
    )
        port map (
      I0 => userpicoinstruction(13),
      I1 => userpicoinstruction(14),
      I2 => userpicoinstruction(15),
      I3 => userpicoinstruction(16),
      I4 => userpicoinstruction(17),
      I5 => '1',
      O5 => flag_enable_type,
      O6 => register_enable_type
    );
reset_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFFFF55500000EEE"
    )
        port map (
      I0 => I0,
      I1 => I1,
      I2 => I2,
      I3 => t_state2_flop_n_0,
      I4 => reset_picos(0),
      I5 => '1',
      O5 => run_value,
      O6 => internal_reset_value
    );
run_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => run_value,
      Q => I0,
      R => '0'
    );
shadow_bank_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_3,
      Q => shadow_bank,
      R => '0'
    );
shadow_carry_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_1,
      Q => shadow_carry_flag,
      R => '0'
    );
shadow_zero_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shadow_zero_value,
      Q => shadow_zero_flag,
      R => '0'
    );
shift_carry_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_carry_value,
      Q => shift_carry,
      R => '0'
    );
shift_carry_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAACCF0F0F0F0"
    )
        port map (
      I0 => sx(0),
      I1 => sx(7),
      I2 => shadow_carry_flag,
      I3 => userpicoinstruction(3),
      I4 => userpicoinstruction(7),
      I5 => userpicoinstruction(16),
      O => shift_carry_value
    );
spm_enable_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_enable_value,
      Q => spm_enable,
      R => active_interrupt
    );
spm_enable_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"8000000020000000"
    )
        port map (
      I0 => userpicoinstruction(13),
      I1 => userpicoinstruction(14),
      I2 => userpicoinstruction(17),
      I3 => strobe_type,
      I4 => t_state_0,
      I5 => '1',
      O5 => k_write_strobe_value,
      O6 => spm_enable_value
    );
stack_bit_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_2,
      Q => I4,
      R => '0'
    );
\stack_loop[0].lsb_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_pointer_value_0,
      Q => ADDRA(0),
      R => I1
    );
\stack_loop[0].lsb_stack.stack_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => stack_pointer_carry_3,
      CO(2) => stack_pointer_carry_2,
      CO(1) => stack_pointer_carry_1,
      CO(0) => stack_pointer_carry_0,
      CYINIT => '0',
      DI(3) => feed_pointer_value_3,
      DI(2) => feed_pointer_value_2,
      DI(1) => feed_pointer_value_1,
      DI(0) => feed_pointer_value_0,
      O(3) => stack_pointer_value_3,
      O(2) => stack_pointer_value_2,
      O(1) => stack_pointer_value_1,
      O(0) => stack_pointer_value_0,
      S(3) => half_pointer_value_3,
      S(2) => half_pointer_value_2,
      S(1) => half_pointer_value_1,
      S(0) => half_pointer_value_0
    );
\stack_loop[0].lsb_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"001529AAAAAAAAAA"
    )
        port map (
      I0 => ADDRA(0),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state_0,
      I4 => t_state2_flop_n_0,
      I5 => '1',
      O5 => feed_pointer_value_0,
      O6 => half_pointer_value_0
    );
\stack_loop[1].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_pointer_value_1,
      Q => ADDRA(1),
      R => I1
    );
\stack_loop[1].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => ADDRA(1),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state_0,
      I4 => t_state2_flop_n_0,
      I5 => '1',
      O5 => feed_pointer_value_1,
      O6 => half_pointer_value_1
    );
\stack_loop[2].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_pointer_value_2,
      Q => ADDRA(2),
      R => I1
    );
\stack_loop[2].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => ADDRA(2),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state_0,
      I4 => t_state2_flop_n_0,
      I5 => '1',
      O5 => feed_pointer_value_2,
      O6 => half_pointer_value_2
    );
\stack_loop[3].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_pointer_value_3,
      Q => ADDRA(3),
      R => I1
    );
\stack_loop[3].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => ADDRA(3),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state_0,
      I4 => t_state2_flop_n_0,
      I5 => '1',
      O5 => feed_pointer_value_3,
      O6 => half_pointer_value_3
    );
\stack_loop[4].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_pointer_value_4,
      Q => ADDRA(4),
      R => I1
    );
\stack_loop[4].upper_stack.stack_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => stack_pointer_carry_3,
      CO(3 downto 1) => \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => I2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => feed_pointer_value_4,
      O(3 downto 1) => \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => stack_pointer_value_4,
      S(3 downto 1) => \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => half_pointer_value_4
    );
\stack_loop[4].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => ADDRA(4),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state_0,
      I4 => t_state2_flop_n_0,
      I5 => '1',
      O5 => feed_pointer_value_4,
      O6 => half_pointer_value_4
    );
stack_ram_high: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      DIA(1 downto 0) => \^userpicoaddress\(5 downto 4),
      DIB(1 downto 0) => \^userpicoaddress\(7 downto 6),
      DIC(1 downto 0) => \^userpicoaddress\(9 downto 8),
      DID(1) => picoblaze1_address_net(11),
      DID(0) => \^userpicoaddress\(10),
      DOA(1) => stack_ram_high_n_0,
      DOA(0) => stack_ram_high_n_1,
      DOB(1) => stack_ram_high_n_2,
      DOB(0) => stack_ram_high_n_3,
      DOC(1) => stack_ram_high_n_4,
      DOC(0) => stack_ram_high_n_5,
      DOD(1) => stack_ram_high_n_6,
      DOD(0) => stack_ram_high_n_7,
      WCLK => clk,
      WE => t_state_0
    );
stack_ram_low: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      DIA(1) => zero_flag,
      DIA(0) => carry_flag,
      DIB(1) => I0,
      DIB(0) => I3,
      DIC(1 downto 0) => \^userpicoaddress\(1 downto 0),
      DID(1 downto 0) => \^userpicoaddress\(3 downto 2),
      DOA(1) => stack_ram_low_n_0,
      DOA(0) => stack_ram_low_n_1,
      DOB(1) => stack_ram_low_n_2,
      DOB(0) => stack_ram_low_n_3,
      DOC(1) => stack_ram_low_n_4,
      DOC(0) => stack_ram_low_n_5,
      DOD(1) => stack_ram_low_n_6,
      DOD(0) => stack_ram_low_n_7,
      WCLK => clk,
      WE => t_state_0
    );
stack_zero_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_0,
      Q => shadow_zero_value,
      R => '0'
    );
sx_addr4_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sx_addr4_value,
      Q => ADDRB(4),
      R => '0'
    );
t_state1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => t_state_value_0,
      Q => t_state_0,
      R => '0'
    );
t_state2_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => t_state_value_1,
      Q => t_state2_flop_n_0,
      R => '0'
    );
t_state_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0083000B00C4004C"
    )
        port map (
      I0 => t_state_0,
      I1 => t_state2_flop_n_0,
      I2 => '0',
      I3 => I1,
      I4 => I4,
      I5 => '1',
      O5 => t_state_value_0,
      O6 => t_state_value_1
    );
upper_parity_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => I015_in,
      I1 => I014_in,
      I2 => I07_in,
      I3 => I06_in,
      I4 => I00_in,
      I5 => I5,
      O => upper_parity
    );
upper_reg_banks: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => I3,
      ADDRA(3 downto 0) => userpicoinstruction(7 downto 4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => userpicoinstruction(11 downto 8),
      ADDRC(4) => I3,
      ADDRC(3 downto 0) => userpicoinstruction(7 downto 4),
      ADDRD(4) => ADDRB(4),
      ADDRD(3 downto 0) => userpicoinstruction(11 downto 8),
      DIA(1) => alu_result_5,
      DIA(0) => alu_result_4,
      DIB(1) => alu_result_5,
      DIB(0) => alu_result_4,
      DIC(1) => alu_result_7,
      DIC(0) => alu_result_6,
      DID(1) => alu_result_7,
      DID(0) => alu_result_6,
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => sx(5 downto 4),
      DOC(1 downto 0) => DOC(1 downto 0),
      DOD(1 downto 0) => sx(7 downto 6),
      WCLK => clk,
      WE => register_enable
    );
upper_zero_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF000000000000"
    )
        port map (
      I0 => userpicoinstruction(14),
      I1 => userpicoinstruction(15),
      I2 => userpicoinstruction(16),
      I3 => '1',
      I4 => '1',
      I5 => '1',
      O => upper_zero_sel
    );
use_zero_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => use_zero_flag_value,
      Q => use_zero_flag,
      R => '0'
    );
use_zero_flag_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"A280000000F000F0"
    )
        port map (
      I0 => userpicoinstruction(13),
      I1 => userpicoinstruction(14),
      I2 => userpicoinstruction(15),
      I3 => userpicoinstruction(16),
      I4 => '1',
      I5 => '1',
      O5 => strobe_type,
      O6 => use_zero_flag_value
    );
write_strobe_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => write_strobe_value,
      Q => picoblaze1_write_strobe_net,
      R => active_interrupt
    );
zero_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => flag_enable,
      D => zero_flag_value,
      Q => zero_flag,
      R => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kcpsm6_23 is
  port (
    port_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp\ : out STD_LOGIC;
    logical_y_net_x0 : out STD_LOGIC;
    \update_phase[0]\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_0\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_1\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_2\ : out STD_LOGIC;
    \fd_prim_array[7].bit_is_0.fdre_comp\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_3\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_4\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_5\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_6\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_7\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_8\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_9\ : out STD_LOGIC;
    \fd_prim_array[0].bit_is_0.fdre_comp_10\ : out STD_LOGIC;
    \pipe_36_22_reg[0][6]\ : out STD_LOGIC;
    \pipe_36_22_reg[0][7]\ : out STD_LOGIC;
    \pipe_36_22_reg[0][4]\ : out STD_LOGIC;
    \pipe_36_22_reg[0][5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dsppicoaddress : out STD_LOGIC_VECTOR ( 10 downto 0 );
    out_port : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dsp2userfifofull : in STD_LOGIC;
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 );
    slice11_y_net : in STD_LOGIC;
    n3zsignalreceived : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cmdout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    audiosignalclock : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_picos : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    dsppicoinstruction : in STD_LOGIC_VECTOR ( 17 downto 0 );
    in_port : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kcpsm6_23 : entity is "kcpsm6";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kcpsm6_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kcpsm6_23 is
  signal ADDRA : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ADDRB : STD_LOGIC_VECTOR ( 4 to 4 );
  signal CI : STD_LOGIC;
  signal DIC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal DOA : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal DOC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal I0 : STD_LOGIC;
  signal I00_in : STD_LOGIC;
  signal I014_in : STD_LOGIC;
  signal I015_in : STD_LOGIC;
  signal I019_in : STD_LOGIC;
  signal I022_in : STD_LOGIC;
  signal I06_in : STD_LOGIC;
  signal I07_in : STD_LOGIC;
  signal I1 : STD_LOGIC;
  signal I2 : STD_LOGIC;
  signal I3 : STD_LOGIC;
  signal I4 : STD_LOGIC;
  signal I5 : STD_LOGIC;
  signal active_interrupt : STD_LOGIC;
  signal active_interrupt_value : STD_LOGIC;
  signal alu_mux_sel_0 : STD_LOGIC;
  signal alu_mux_sel_1 : STD_LOGIC;
  signal alu_mux_sel_value_0 : STD_LOGIC;
  signal alu_mux_sel_value_1 : STD_LOGIC;
  signal alu_result_0 : STD_LOGIC;
  signal alu_result_1 : STD_LOGIC;
  signal alu_result_4 : STD_LOGIC;
  signal alu_result_5 : STD_LOGIC;
  signal alu_result_6 : STD_LOGIC;
  signal alu_result_7 : STD_LOGIC;
  signal arith_carry : STD_LOGIC;
  signal arith_carry_in : STD_LOGIC;
  signal arith_carry_value : STD_LOGIC;
  signal arith_logical_sel_0 : STD_LOGIC;
  signal arith_logical_sel_1 : STD_LOGIC;
  signal arith_logical_sel_2 : STD_LOGIC;
  signal arith_logical_value_0 : STD_LOGIC;
  signal arith_logical_value_1 : STD_LOGIC;
  signal arith_logical_value_2 : STD_LOGIC;
  signal arith_logical_value_3 : STD_LOGIC;
  signal arith_logical_value_4 : STD_LOGIC;
  signal arith_logical_value_5 : STD_LOGIC;
  signal arith_logical_value_6 : STD_LOGIC;
  signal arith_logical_value_7 : STD_LOGIC;
  signal bank_value : STD_LOGIC;
  signal carry_arith_logical_0 : STD_LOGIC;
  signal carry_arith_logical_1 : STD_LOGIC;
  signal carry_arith_logical_2 : STD_LOGIC;
  signal carry_arith_logical_3 : STD_LOGIC;
  signal carry_arith_logical_4 : STD_LOGIC;
  signal carry_arith_logical_5 : STD_LOGIC;
  signal carry_arith_logical_6 : STD_LOGIC;
  signal carry_flag : STD_LOGIC;
  signal carry_flag_value : STD_LOGIC;
  signal carry_in_zero : STD_LOGIC;
  signal carry_lower_parity : STD_LOGIC;
  signal carry_lower_zero : STD_LOGIC;
  signal carry_middle_zero : STD_LOGIC;
  signal carry_pc_0 : STD_LOGIC;
  signal carry_pc_1 : STD_LOGIC;
  signal carry_pc_10 : STD_LOGIC;
  signal carry_pc_2 : STD_LOGIC;
  signal carry_pc_3 : STD_LOGIC;
  signal carry_pc_4 : STD_LOGIC;
  signal carry_pc_5 : STD_LOGIC;
  signal carry_pc_6 : STD_LOGIC;
  signal carry_pc_7 : STD_LOGIC;
  signal carry_pc_8 : STD_LOGIC;
  signal carry_pc_9 : STD_LOGIC;
  signal drive_carry_in_zero : STD_LOGIC;
  signal \^dsppicoaddress\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \fd_prim_array[0].bit_is_0.fdre_comp_i_2_n_0\ : STD_LOGIC;
  signal \fd_prim_array[5].bit_is_0.fdre_comp_i_2_n_0\ : STD_LOGIC;
  signal feed_pointer_value_0 : STD_LOGIC;
  signal feed_pointer_value_1 : STD_LOGIC;
  signal feed_pointer_value_2 : STD_LOGIC;
  signal feed_pointer_value_3 : STD_LOGIC;
  signal feed_pointer_value_4 : STD_LOGIC;
  signal flag_enable : STD_LOGIC;
  signal flag_enable_type : STD_LOGIC;
  signal flag_enable_value : STD_LOGIC;
  signal half_arith_logical_0 : STD_LOGIC;
  signal half_arith_logical_1 : STD_LOGIC;
  signal half_arith_logical_2 : STD_LOGIC;
  signal half_arith_logical_3 : STD_LOGIC;
  signal half_arith_logical_4 : STD_LOGIC;
  signal half_arith_logical_5 : STD_LOGIC;
  signal half_arith_logical_6 : STD_LOGIC;
  signal half_arith_logical_7 : STD_LOGIC;
  signal half_pc_0 : STD_LOGIC;
  signal half_pc_1 : STD_LOGIC;
  signal half_pc_10 : STD_LOGIC;
  signal half_pc_11 : STD_LOGIC;
  signal half_pc_2 : STD_LOGIC;
  signal half_pc_3 : STD_LOGIC;
  signal half_pc_4 : STD_LOGIC;
  signal half_pc_5 : STD_LOGIC;
  signal half_pc_6 : STD_LOGIC;
  signal half_pc_7 : STD_LOGIC;
  signal half_pc_8 : STD_LOGIC;
  signal half_pc_9 : STD_LOGIC;
  signal half_pointer_value_0 : STD_LOGIC;
  signal half_pointer_value_1 : STD_LOGIC;
  signal half_pointer_value_2 : STD_LOGIC;
  signal half_pointer_value_3 : STD_LOGIC;
  signal half_pointer_value_4 : STD_LOGIC;
  signal int_enable_type : STD_LOGIC;
  signal internal_reset_value : STD_LOGIC;
  signal interrupt_enable : STD_LOGIC;
  signal interrupt_enable_value : STD_LOGIC;
  signal k_write_strobe_value : STD_LOGIC;
  signal loadstar_type : STD_LOGIC;
  signal logical_carry_mask_0 : STD_LOGIC;
  signal logical_carry_mask_1 : STD_LOGIC;
  signal logical_carry_mask_2 : STD_LOGIC;
  signal logical_carry_mask_3 : STD_LOGIC;
  signal logical_carry_mask_4 : STD_LOGIC;
  signal logical_carry_mask_5 : STD_LOGIC;
  signal logical_carry_mask_6 : STD_LOGIC;
  signal logical_carry_mask_7 : STD_LOGIC;
  signal lower_parity : STD_LOGIC;
  signal lower_parity_sel : STD_LOGIC;
  signal lower_reg_banks_n_0 : STD_LOGIC;
  signal lower_reg_banks_n_1 : STD_LOGIC;
  signal lower_reg_banks_n_4 : STD_LOGIC;
  signal lower_reg_banks_n_5 : STD_LOGIC;
  signal lower_zero : STD_LOGIC;
  signal lower_zero_sel : STD_LOGIC;
  signal middle_zero : STD_LOGIC;
  signal middle_zero_sel : STD_LOGIC;
  signal move_type : STD_LOGIC;
  signal parity : STD_LOGIC;
  signal pc_mode_0 : STD_LOGIC;
  signal pc_mode_1 : STD_LOGIC;
  signal pc_mode_2 : STD_LOGIC;
  signal pc_move_is_valid : STD_LOGIC;
  signal pc_value_0 : STD_LOGIC;
  signal pc_value_1 : STD_LOGIC;
  signal pc_value_10 : STD_LOGIC;
  signal pc_value_11 : STD_LOGIC;
  signal pc_value_2 : STD_LOGIC;
  signal pc_value_3 : STD_LOGIC;
  signal pc_value_4 : STD_LOGIC;
  signal pc_value_5 : STD_LOGIC;
  signal pc_value_6 : STD_LOGIC;
  signal pc_value_7 : STD_LOGIC;
  signal pc_value_8 : STD_LOGIC;
  signal pc_value_9 : STD_LOGIC;
  signal pc_vector_0 : STD_LOGIC;
  signal pc_vector_1 : STD_LOGIC;
  signal pc_vector_10 : STD_LOGIC;
  signal pc_vector_11 : STD_LOGIC;
  signal pc_vector_2 : STD_LOGIC;
  signal pc_vector_3 : STD_LOGIC;
  signal pc_vector_4 : STD_LOGIC;
  signal pc_vector_5 : STD_LOGIC;
  signal pc_vector_6 : STD_LOGIC;
  signal pc_vector_7 : STD_LOGIC;
  signal pc_vector_8 : STD_LOGIC;
  signal pc_vector_9 : STD_LOGIC;
  signal picoblaze6_address_net : STD_LOGIC_VECTOR ( 11 to 11 );
  signal picoblaze6_port_id_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal picoblaze6_write_strobe_net : STD_LOGIC;
  signal \pipe_36_22[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][0]_i_5_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][0]_i_6_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][1]_i_4_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][2]_i_4_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_36_22[0][7]_i_2_n_0\ : STD_LOGIC;
  signal pop_stack : STD_LOGIC;
  signal \^port_id\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal push_stack : STD_LOGIC;
  signal read_strobe_value : STD_LOGIC;
  signal regbank_type : STD_LOGIC;
  signal register_enable : STD_LOGIC;
  signal register_enable_type : STD_LOGIC;
  signal register_enable_value : STD_LOGIC;
  signal return_vector_0 : STD_LOGIC;
  signal return_vector_1 : STD_LOGIC;
  signal return_vector_10 : STD_LOGIC;
  signal return_vector_11 : STD_LOGIC;
  signal return_vector_2 : STD_LOGIC;
  signal return_vector_3 : STD_LOGIC;
  signal return_vector_4 : STD_LOGIC;
  signal return_vector_5 : STD_LOGIC;
  signal return_vector_6 : STD_LOGIC;
  signal return_vector_7 : STD_LOGIC;
  signal return_vector_8 : STD_LOGIC;
  signal return_vector_9 : STD_LOGIC;
  signal returni_type : STD_LOGIC;
  signal run_value : STD_LOGIC;
  signal shadow_bank : STD_LOGIC;
  signal shadow_carry_flag : STD_LOGIC;
  signal shadow_zero_flag : STD_LOGIC;
  signal shadow_zero_value : STD_LOGIC;
  signal shift_carry : STD_LOGIC;
  signal shift_carry_value : STD_LOGIC;
  signal shift_in_bit : STD_LOGIC;
  signal shift_rotate_result_0 : STD_LOGIC;
  signal shift_rotate_result_1 : STD_LOGIC;
  signal shift_rotate_result_2 : STD_LOGIC;
  signal shift_rotate_result_3 : STD_LOGIC;
  signal shift_rotate_result_4 : STD_LOGIC;
  signal shift_rotate_result_5 : STD_LOGIC;
  signal shift_rotate_result_6 : STD_LOGIC;
  signal shift_rotate_result_7 : STD_LOGIC;
  signal shift_rotate_value_0 : STD_LOGIC;
  signal shift_rotate_value_1 : STD_LOGIC;
  signal shift_rotate_value_2 : STD_LOGIC;
  signal shift_rotate_value_3 : STD_LOGIC;
  signal shift_rotate_value_4 : STD_LOGIC;
  signal shift_rotate_value_5 : STD_LOGIC;
  signal shift_rotate_value_6 : STD_LOGIC;
  signal shift_rotate_value_7 : STD_LOGIC;
  signal spm_data_0 : STD_LOGIC;
  signal spm_data_1 : STD_LOGIC;
  signal spm_data_2 : STD_LOGIC;
  signal spm_data_3 : STD_LOGIC;
  signal spm_data_4 : STD_LOGIC;
  signal spm_data_5 : STD_LOGIC;
  signal spm_data_6 : STD_LOGIC;
  signal spm_data_7 : STD_LOGIC;
  signal spm_enable : STD_LOGIC;
  signal spm_enable_value : STD_LOGIC;
  signal spm_ram_data_0 : STD_LOGIC;
  signal spm_ram_data_1 : STD_LOGIC;
  signal spm_ram_data_2 : STD_LOGIC;
  signal spm_ram_data_3 : STD_LOGIC;
  signal spm_ram_data_4 : STD_LOGIC;
  signal spm_ram_data_5 : STD_LOGIC;
  signal spm_ram_data_6 : STD_LOGIC;
  signal spm_ram_data_7 : STD_LOGIC;
  signal stack_pointer_carry_0 : STD_LOGIC;
  signal stack_pointer_carry_1 : STD_LOGIC;
  signal stack_pointer_carry_2 : STD_LOGIC;
  signal stack_pointer_carry_3 : STD_LOGIC;
  signal stack_pointer_value_0 : STD_LOGIC;
  signal stack_pointer_value_1 : STD_LOGIC;
  signal stack_pointer_value_2 : STD_LOGIC;
  signal stack_pointer_value_3 : STD_LOGIC;
  signal stack_pointer_value_4 : STD_LOGIC;
  signal stack_ram_high_n_0 : STD_LOGIC;
  signal stack_ram_high_n_1 : STD_LOGIC;
  signal stack_ram_high_n_2 : STD_LOGIC;
  signal stack_ram_high_n_3 : STD_LOGIC;
  signal stack_ram_high_n_4 : STD_LOGIC;
  signal stack_ram_high_n_5 : STD_LOGIC;
  signal stack_ram_high_n_6 : STD_LOGIC;
  signal stack_ram_high_n_7 : STD_LOGIC;
  signal stack_ram_low_n_0 : STD_LOGIC;
  signal stack_ram_low_n_1 : STD_LOGIC;
  signal stack_ram_low_n_2 : STD_LOGIC;
  signal stack_ram_low_n_3 : STD_LOGIC;
  signal stack_ram_low_n_4 : STD_LOGIC;
  signal stack_ram_low_n_5 : STD_LOGIC;
  signal stack_ram_low_n_6 : STD_LOGIC;
  signal stack_ram_low_n_7 : STD_LOGIC;
  signal strobe_type : STD_LOGIC;
  signal sx : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sx_addr4_value : STD_LOGIC;
  signal t_state2_flop_n_0 : STD_LOGIC;
  signal t_state_0 : STD_LOGIC;
  signal t_state_value_0 : STD_LOGIC;
  signal t_state_value_1 : STD_LOGIC;
  signal \update_phase[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal upper_parity : STD_LOGIC;
  signal upper_zero_sel : STD_LOGIC;
  signal use_zero_flag : STD_LOGIC;
  signal use_zero_flag_value : STD_LOGIC;
  signal write_strobe_value : STD_LOGIC;
  signal zero_flag : STD_LOGIC;
  signal zero_flag_value : STD_LOGIC;
  signal \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_arith_carry_xorcy_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arith_carry_xorcy_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_arith_carry_xorcy_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_arith_carry_xorcy_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_init_zero_muxcy_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_parity_muxcy_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_parity_muxcy_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_parity_muxcy_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_parity_muxcy_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HBLKNM : string;
  attribute HBLKNM of active_interrupt_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of active_interrupt_flop : label is "FD";
  attribute box_type : string;
  attribute box_type of active_interrupt_flop : label is "PRIMITIVE";
  attribute HBLKNM of active_interrupt_lut : label is "kcpsm6_control";
  attribute box_type of active_interrupt_lut : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[0].lsb_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[0].lsb_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[0].lsb_pc.pc_muxcy_CARRY4\ : label is "kcpsm6_pc0";
  attribute XILINX_LEGACY_PRIM of \address_loop[0].lsb_pc.pc_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \address_loop[0].lsb_pc.pc_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[0].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector0";
  attribute box_type of \address_loop[0].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[0].pc_flop\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[0].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[0].return_vector_flop\ : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of \address_loop[0].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[0].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[10].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector1";
  attribute box_type of \address_loop[10].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[10].pc_flop\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[10].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[10].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[10].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[10].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[10].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[10].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[11].pc_flop\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[11].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[11].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[11].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[11].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[11].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[11].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[1].pc_flop\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[1].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[1].return_vector_flop\ : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of \address_loop[1].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[1].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[1].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[1].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[2].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector0";
  attribute box_type of \address_loop[2].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[2].pc_flop\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[2].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[2].return_vector_flop\ : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of \address_loop[2].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[2].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[2].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[2].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[3].pc_flop\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[3].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[3].return_vector_flop\ : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of \address_loop[3].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[3].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[3].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc0";
  attribute box_type of \address_loop[3].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[4].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector0";
  attribute box_type of \address_loop[4].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[4].pc_flop\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[4].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[4].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[4].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[4].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[4].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[4].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "kcpsm6_pc1";
  attribute XILINX_LEGACY_PRIM of \address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[5].pc_flop\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[5].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[5].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[5].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[5].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[5].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[5].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[6].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector0";
  attribute box_type of \address_loop[6].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[6].pc_flop\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[6].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[6].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[6].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[6].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[6].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[6].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[7].pc_flop\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[7].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[7].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[7].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[7].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[7].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc1";
  attribute box_type of \address_loop[7].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[8].output_data.pc_vector_mux_lut\ : label is "kcpsm6_vector1";
  attribute box_type of \address_loop[8].output_data.pc_vector_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[8].pc_flop\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[8].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[8].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[8].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[8].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[8].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[8].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "kcpsm6_pc2";
  attribute XILINX_LEGACY_PRIM of \address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[9].pc_flop\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[9].pc_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[9].return_vector_flop\ : label is "kcpsm6_stack_ram1";
  attribute XILINX_LEGACY_PRIM of \address_loop[9].return_vector_flop\ : label is "FD";
  attribute box_type of \address_loop[9].return_vector_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \address_loop[9].upper_pc.high_int_vector.pc_lut\ : label is "kcpsm6_pc2";
  attribute box_type of \address_loop[9].upper_pc.high_int_vector.pc_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of alu_decode0_lut : label is "kcpsm6_decode2";
  attribute box_type of alu_decode0_lut : label is "PRIMITIVE";
  attribute HBLKNM of alu_decode1_lut : label is "kcpsm6_decode1";
  attribute box_type of alu_decode1_lut : label is "PRIMITIVE";
  attribute HBLKNM of alu_decode2_lut : label is "kcpsm6_decode2";
  attribute box_type of alu_decode2_lut : label is "PRIMITIVE";
  attribute HBLKNM of alu_mux_sel0_flop : label is "kcpsm6_decode2";
  attribute XILINX_LEGACY_PRIM of alu_mux_sel0_flop : label is "FD";
  attribute box_type of alu_mux_sel0_flop : label is "PRIMITIVE";
  attribute HBLKNM of alu_mux_sel1_flop : label is "kcpsm6_decode1";
  attribute XILINX_LEGACY_PRIM of alu_mux_sel1_flop : label is "FD";
  attribute box_type of alu_mux_sel1_flop : label is "PRIMITIVE";
  attribute HBLKNM of arith_carry_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of arith_carry_flop : label is "FD";
  attribute box_type of arith_carry_flop : label is "PRIMITIVE";
  attribute HBLKNM of arith_carry_xorcy_CARRY4 : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of arith_carry_xorcy_CARRY4 : label is "(MUXCY,XORCY)";
  attribute box_type of arith_carry_xorcy_CARRY4 : label is "PRIMITIVE";
  attribute HBLKNM of bank_flop : label is "kcpsm6_stack1";
  attribute XILINX_LEGACY_PRIM of bank_flop : label is "FDR";
  attribute box_type of bank_flop : label is "PRIMITIVE";
  attribute HBLKNM of bank_lut : label is "kcpsm6_stack1";
  attribute box_type of bank_lut : label is "PRIMITIVE";
  attribute HBLKNM of carry_flag_flop : label is "kcpsm6_flags";
  attribute box_type of carry_flag_flop : label is "PRIMITIVE";
  attribute HBLKNM of carry_flag_lut : label is "kcpsm6_flags";
  attribute box_type of carry_flag_lut : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].alu_mux_lut\ : label is "kcpsm6_alu0";
  attribute box_type of \data_path_loop[0].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].arith_logical_flop\ : label is "kcpsm6_add0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[0].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].arith_logical_lut\ : label is "kcpsm6_add0";
  attribute box_type of \data_path_loop[0].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].large_spm.spm_flop\ : label is "kcpsm6_spm0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[0].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].large_spm.spm_ram\ : label is "kcpsm6_spm0";
  attribute box_type of \data_path_loop[0].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[0].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4\ : label is "kcpsm6_add0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].lsb_shift_rotate.shift_bit_lut\ : label is "kcpsm6_decode1";
  attribute box_type of \data_path_loop[0].lsb_shift_rotate.shift_bit_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].lsb_shift_rotate.shift_rotate_lut\ : label is "kcpsm6_sandr";
  attribute box_type of \data_path_loop[0].lsb_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].output_data.sy_kk_mux_lut\ : label is "kcpsm6_port_id";
  attribute box_type of \data_path_loop[0].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[0].second_operand.out_port_lut\ : label is "kcpsm6_out_port";
  attribute box_type of \data_path_loop[0].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].alu_mux_lut\ : label is "kcpsm6_alu0";
  attribute box_type of \data_path_loop[1].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].arith_logical_flop\ : label is "kcpsm6_add0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[1].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[1].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].arith_logical_lut\ : label is "kcpsm6_add0";
  attribute box_type of \data_path_loop[1].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].large_spm.spm_flop\ : label is "kcpsm6_spm1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[1].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[1].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].large_spm.spm_ram\ : label is "kcpsm6_spm1";
  attribute box_type of \data_path_loop[1].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[1].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[1].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[1].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].alu_mux_lut\ : label is "kcpsm6_alu0";
  attribute box_type of \data_path_loop[2].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].arith_logical_flop\ : label is "kcpsm6_add0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[2].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[2].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].arith_logical_lut\ : label is "kcpsm6_add0";
  attribute box_type of \data_path_loop[2].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].large_spm.spm_flop\ : label is "kcpsm6_spm2";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[2].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[2].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].large_spm.spm_ram\ : label is "kcpsm6_spm2";
  attribute box_type of \data_path_loop[2].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[2].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[2].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].mid_shift_rotate.shift_rotate_lut\ : label is "kcpsm6_sandr";
  attribute box_type of \data_path_loop[2].mid_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].output_data.sy_kk_mux_lut\ : label is "kcpsm6_port_id";
  attribute box_type of \data_path_loop[2].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[2].second_operand.out_port_lut\ : label is "kcpsm6_out_port";
  attribute box_type of \data_path_loop[2].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].alu_mux_lut\ : label is "kcpsm6_alu0";
  attribute box_type of \data_path_loop[3].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].arith_logical_flop\ : label is "kcpsm6_add0";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[3].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[3].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].arith_logical_lut\ : label is "kcpsm6_add0";
  attribute box_type of \data_path_loop[3].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].large_spm.spm_flop\ : label is "kcpsm6_spm3";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[3].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[3].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].large_spm.spm_ram\ : label is "kcpsm6_spm3";
  attribute box_type of \data_path_loop[3].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[3].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[3].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[3].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].alu_mux_lut\ : label is "kcpsm6_alu1";
  attribute box_type of \data_path_loop[4].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].arith_logical_flop\ : label is "kcpsm6_add1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[4].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[4].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].arith_logical_lut\ : label is "kcpsm6_add1";
  attribute box_type of \data_path_loop[4].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].large_spm.spm_flop\ : label is "kcpsm6_spm4";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[4].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[4].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].large_spm.spm_ram\ : label is "kcpsm6_spm4";
  attribute box_type of \data_path_loop[4].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[4].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[4].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].mid_shift_rotate.shift_rotate_lut\ : label is "kcpsm6_sandr";
  attribute box_type of \data_path_loop[4].mid_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].output_data.sy_kk_mux_lut\ : label is "kcpsm6_port_id";
  attribute box_type of \data_path_loop[4].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].second_operand.out_port_lut\ : label is "kcpsm6_out_port";
  attribute box_type of \data_path_loop[4].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4\ : label is "kcpsm6_add1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].alu_mux_lut\ : label is "kcpsm6_alu1";
  attribute box_type of \data_path_loop[5].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].arith_logical_flop\ : label is "kcpsm6_add1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[5].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[5].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].arith_logical_lut\ : label is "kcpsm6_add1";
  attribute box_type of \data_path_loop[5].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].large_spm.spm_flop\ : label is "kcpsm6_spm5";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[5].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[5].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].large_spm.spm_ram\ : label is "kcpsm6_spm5";
  attribute box_type of \data_path_loop[5].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[5].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[5].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[5].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].alu_mux_lut\ : label is "kcpsm6_alu1";
  attribute box_type of \data_path_loop[6].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].arith_logical_flop\ : label is "kcpsm6_add1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[6].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[6].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].arith_logical_lut\ : label is "kcpsm6_add1";
  attribute box_type of \data_path_loop[6].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].large_spm.spm_flop\ : label is "kcpsm6_spm6";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[6].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[6].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].large_spm.spm_ram\ : label is "kcpsm6_spm6";
  attribute box_type of \data_path_loop[6].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[6].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[6].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].msb_shift_rotate.shift_rotate_lut\ : label is "kcpsm6_sandr";
  attribute box_type of \data_path_loop[6].msb_shift_rotate.shift_rotate_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].output_data.sy_kk_mux_lut\ : label is "kcpsm6_port_id";
  attribute box_type of \data_path_loop[6].output_data.sy_kk_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[6].second_operand.out_port_lut\ : label is "kcpsm6_out_port";
  attribute box_type of \data_path_loop[6].second_operand.out_port_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].alu_mux_lut\ : label is "kcpsm6_alu1";
  attribute box_type of \data_path_loop[7].alu_mux_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].arith_logical_flop\ : label is "kcpsm6_add1";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[7].arith_logical_flop\ : label is "FD";
  attribute box_type of \data_path_loop[7].arith_logical_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].arith_logical_lut\ : label is "kcpsm6_add1";
  attribute box_type of \data_path_loop[7].arith_logical_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].large_spm.spm_flop\ : label is "kcpsm6_spm7";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[7].large_spm.spm_flop\ : label is "FD";
  attribute box_type of \data_path_loop[7].large_spm.spm_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].large_spm.spm_ram\ : label is "kcpsm6_spm7";
  attribute box_type of \data_path_loop[7].large_spm.spm_ram\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_path_loop[7].low_hwbuild.shift_rotate_flop\ : label is "kcpsm6_sandr";
  attribute XILINX_LEGACY_PRIM of \data_path_loop[7].low_hwbuild.shift_rotate_flop\ : label is "FDR";
  attribute box_type of \data_path_loop[7].low_hwbuild.shift_rotate_flop\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fd_prim_array[5].bit_is_0.fdre_comp_i_2\ : label is "soft_lutpair10";
  attribute HBLKNM of flag_enable_flop : label is "kcpsm6_strobes";
  attribute XILINX_LEGACY_PRIM of flag_enable_flop : label is "FDR";
  attribute box_type of flag_enable_flop : label is "PRIMITIVE";
  attribute HBLKNM of init_zero_muxcy_CARRY4 : label is "kcpsm6_flags";
  attribute XILINX_LEGACY_PRIM of init_zero_muxcy_CARRY4 : label is "(MUXCY,XORCY)";
  attribute box_type of init_zero_muxcy_CARRY4 : label is "PRIMITIVE";
  attribute HBLKNM of int_enable_type_lut : label is "kcpsm6_decode0";
  attribute box_type of int_enable_type_lut : label is "PRIMITIVE";
  attribute HBLKNM of internal_reset_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of internal_reset_flop : label is "FD";
  attribute box_type of internal_reset_flop : label is "PRIMITIVE";
  attribute HBLKNM of interrupt_enable_flop : label is "kcpsm6_decode0";
  attribute XILINX_LEGACY_PRIM of interrupt_enable_flop : label is "FD";
  attribute box_type of interrupt_enable_flop : label is "PRIMITIVE";
  attribute HBLKNM of interrupt_enable_lut : label is "kcpsm6_decode0";
  attribute box_type of interrupt_enable_lut : label is "PRIMITIVE";
  attribute HBLKNM of lower_parity_lut : label is "kcpsm6_decode2";
  attribute box_type of lower_parity_lut : label is "PRIMITIVE";
  attribute HBLKNM of lower_reg_banks : label is "kcpsm6_reg0";
  attribute box_type of lower_reg_banks : label is "PRIMITIVE";
  attribute HBLKNM of lower_zero_lut : label is "kcpsm6_flags";
  attribute box_type of lower_zero_lut : label is "PRIMITIVE";
  attribute HBLKNM of middle_zero_lut : label is "kcpsm6_flags";
  attribute box_type of middle_zero_lut : label is "PRIMITIVE";
  attribute HBLKNM of move_type_lut : label is "kcpsm6_decode0";
  attribute box_type of move_type_lut : label is "PRIMITIVE";
  attribute HBLKNM of parity_muxcy_CARRY4 : label is "kcpsm6_decode2";
  attribute XILINX_LEGACY_PRIM of parity_muxcy_CARRY4 : label is "(MUXCY,XORCY)";
  attribute box_type of parity_muxcy_CARRY4 : label is "PRIMITIVE";
  attribute HBLKNM of pc_mode1_lut : label is "kcpsm6_vector1";
  attribute box_type of pc_mode1_lut : label is "PRIMITIVE";
  attribute HBLKNM of pc_mode2_lut : label is "kcpsm6_vector1";
  attribute box_type of pc_mode2_lut : label is "PRIMITIVE";
  attribute HBLKNM of pc_move_is_valid_lut : label is "kcpsm6_decode0";
  attribute box_type of pc_move_is_valid_lut : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \pipe_36_22[0][0]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pipe_36_22[0][0]_i_5\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pipe_36_22[0][1]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pipe_36_22[0][2]_i_2\ : label is "soft_lutpair8";
  attribute HBLKNM of push_pop_lut : label is "kcpsm6_stack1";
  attribute box_type of push_pop_lut : label is "PRIMITIVE";
  attribute HBLKNM of read_strobe_lut : label is "kcpsm6_strobes";
  attribute box_type of read_strobe_lut : label is "PRIMITIVE";
  attribute HBLKNM of regbank_type_lut : label is "kcpsm6_stack1";
  attribute box_type of regbank_type_lut : label is "PRIMITIVE";
  attribute HBLKNM of register_enable_flop : label is "kcpsm6_strobes";
  attribute XILINX_LEGACY_PRIM of register_enable_flop : label is "FDR";
  attribute box_type of register_enable_flop : label is "PRIMITIVE";
  attribute HBLKNM of register_enable_lut : label is "kcpsm6_strobes";
  attribute box_type of register_enable_lut : label is "PRIMITIVE";
  attribute HBLKNM of register_enable_type_lut : label is "kcpsm6_strobes";
  attribute box_type of register_enable_type_lut : label is "PRIMITIVE";
  attribute HBLKNM of reset_lut : label is "kcpsm6_control";
  attribute box_type of reset_lut : label is "PRIMITIVE";
  attribute HBLKNM of run_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of run_flop : label is "FD";
  attribute box_type of run_flop : label is "PRIMITIVE";
  attribute HBLKNM of shadow_bank_flop : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of shadow_bank_flop : label is "FD";
  attribute box_type of shadow_bank_flop : label is "PRIMITIVE";
  attribute HBLKNM of shadow_carry_flag_flop : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of shadow_carry_flag_flop : label is "FD";
  attribute box_type of shadow_carry_flag_flop : label is "PRIMITIVE";
  attribute HBLKNM of shadow_zero_flag_flop : label is "kcpsm6_decode1";
  attribute XILINX_LEGACY_PRIM of shadow_zero_flag_flop : label is "FD";
  attribute box_type of shadow_zero_flag_flop : label is "PRIMITIVE";
  attribute HBLKNM of shift_carry_flop : label is "kcpsm6_decode1";
  attribute XILINX_LEGACY_PRIM of shift_carry_flop : label is "FD";
  attribute box_type of shift_carry_flop : label is "PRIMITIVE";
  attribute HBLKNM of shift_carry_lut : label is "kcpsm6_decode1";
  attribute box_type of shift_carry_lut : label is "PRIMITIVE";
  attribute HBLKNM of spm_enable_flop : label is "kcpsm6_strobes";
  attribute XILINX_LEGACY_PRIM of spm_enable_flop : label is "FDR";
  attribute box_type of spm_enable_flop : label is "PRIMITIVE";
  attribute HBLKNM of spm_enable_lut : label is "kcpsm6_strobes";
  attribute box_type of spm_enable_lut : label is "PRIMITIVE";
  attribute HBLKNM of stack_bit_flop : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of stack_bit_flop : label is "FD";
  attribute box_type of stack_bit_flop : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[0].lsb_stack.pointer_flop\ : label is "kcpsm6_stack0";
  attribute XILINX_LEGACY_PRIM of \stack_loop[0].lsb_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[0].lsb_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[0].lsb_stack.stack_muxcy_CARRY4\ : label is "kcpsm6_stack0";
  attribute XILINX_LEGACY_PRIM of \stack_loop[0].lsb_stack.stack_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \stack_loop[0].lsb_stack.stack_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[0].lsb_stack.stack_pointer_lut\ : label is "kcpsm6_stack0";
  attribute box_type of \stack_loop[0].lsb_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[1].upper_stack.pointer_flop\ : label is "kcpsm6_stack0";
  attribute XILINX_LEGACY_PRIM of \stack_loop[1].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[1].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[1].upper_stack.stack_pointer_lut\ : label is "kcpsm6_stack0";
  attribute box_type of \stack_loop[1].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[2].upper_stack.pointer_flop\ : label is "kcpsm6_stack0";
  attribute XILINX_LEGACY_PRIM of \stack_loop[2].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[2].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[2].upper_stack.stack_pointer_lut\ : label is "kcpsm6_stack0";
  attribute box_type of \stack_loop[2].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[3].upper_stack.pointer_flop\ : label is "kcpsm6_stack0";
  attribute XILINX_LEGACY_PRIM of \stack_loop[3].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[3].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[3].upper_stack.stack_pointer_lut\ : label is "kcpsm6_stack0";
  attribute box_type of \stack_loop[3].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[4].upper_stack.pointer_flop\ : label is "kcpsm6_stack1";
  attribute XILINX_LEGACY_PRIM of \stack_loop[4].upper_stack.pointer_flop\ : label is "FDR";
  attribute box_type of \stack_loop[4].upper_stack.pointer_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[4].upper_stack.stack_muxcy_CARRY4\ : label is "kcpsm6_stack1";
  attribute XILINX_LEGACY_PRIM of \stack_loop[4].upper_stack.stack_muxcy_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \stack_loop[4].upper_stack.stack_muxcy_CARRY4\ : label is "PRIMITIVE";
  attribute HBLKNM of \stack_loop[4].upper_stack.stack_pointer_lut\ : label is "kcpsm6_stack1";
  attribute box_type of \stack_loop[4].upper_stack.stack_pointer_lut\ : label is "PRIMITIVE";
  attribute HBLKNM of stack_ram_high : label is "kcpsm6_stack_ram1";
  attribute box_type of stack_ram_high : label is "PRIMITIVE";
  attribute HBLKNM of stack_ram_low : label is "kcpsm6_stack_ram0";
  attribute box_type of stack_ram_low : label is "PRIMITIVE";
  attribute HBLKNM of stack_zero_flop : label is "kcpsm6_stack_ram0";
  attribute XILINX_LEGACY_PRIM of stack_zero_flop : label is "FD";
  attribute box_type of stack_zero_flop : label is "PRIMITIVE";
  attribute HBLKNM of sx_addr4_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of sx_addr4_flop : label is "FD";
  attribute box_type of sx_addr4_flop : label is "PRIMITIVE";
  attribute HBLKNM of t_state1_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of t_state1_flop : label is "FD";
  attribute box_type of t_state1_flop : label is "PRIMITIVE";
  attribute HBLKNM of t_state2_flop : label is "kcpsm6_control";
  attribute XILINX_LEGACY_PRIM of t_state2_flop : label is "FD";
  attribute box_type of t_state2_flop : label is "PRIMITIVE";
  attribute HBLKNM of t_state_lut : label is "kcpsm6_control";
  attribute box_type of t_state_lut : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \update_phase[0]_INST_0_i_1\ : label is "soft_lutpair10";
  attribute HBLKNM of upper_parity_lut : label is "kcpsm6_decode2";
  attribute box_type of upper_parity_lut : label is "PRIMITIVE";
  attribute HBLKNM of upper_reg_banks : label is "kcpsm6_reg1";
  attribute box_type of upper_reg_banks : label is "PRIMITIVE";
  attribute HBLKNM of upper_zero_lut : label is "kcpsm6_flags";
  attribute box_type of upper_zero_lut : label is "PRIMITIVE";
  attribute HBLKNM of use_zero_flag_flop : label is "kcpsm6_decode1";
  attribute XILINX_LEGACY_PRIM of use_zero_flag_flop : label is "FD";
  attribute box_type of use_zero_flag_flop : label is "PRIMITIVE";
  attribute HBLKNM of use_zero_flag_lut : label is "kcpsm6_decode1";
  attribute box_type of use_zero_flag_lut : label is "PRIMITIVE";
  attribute HBLKNM of write_strobe_flop : label is "kcpsm6_strobes";
  attribute XILINX_LEGACY_PRIM of write_strobe_flop : label is "FDR";
  attribute box_type of write_strobe_flop : label is "PRIMITIVE";
  attribute HBLKNM of zero_flag_flop : label is "kcpsm6_flags";
  attribute box_type of zero_flag_flop : label is "PRIMITIVE";
begin
  dsppicoaddress(10 downto 0) <= \^dsppicoaddress\(10 downto 0);
  port_id(0) <= \^port_id\(0);
active_interrupt_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => active_interrupt_value,
      Q => active_interrupt,
      R => '0'
    );
active_interrupt_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CC33FF0080808080"
    )
        port map (
      I0 => interrupt_enable,
      I1 => t_state2_flop_n_0,
      I2 => '0',
      I3 => I3,
      I4 => loadstar_type,
      I5 => '1',
      O5 => active_interrupt_value,
      O6 => sx_addr4_value
    );
\address_loop[0].lsb_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FF33CC0F00"
    )
        port map (
      I0 => lower_reg_banks_n_1,
      I1 => pc_vector_0,
      I2 => \^dsppicoaddress\(0),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_0
    );
\address_loop[0].lsb_pc.pc_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carry_pc_3,
      CO(2) => carry_pc_2,
      CO(1) => carry_pc_1,
      CO(0) => carry_pc_0,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pc_mode_0,
      O(3) => pc_value_3,
      O(2) => pc_value_2,
      O(1) => pc_value_1,
      O(0) => pc_value_0,
      S(3) => half_pc_3,
      S(2) => half_pc_2,
      S(1) => half_pc_1,
      S(0) => half_pc_0
    );
\address_loop[0].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => dsppicoinstruction(0),
      I1 => return_vector_0,
      I2 => dsppicoinstruction(1),
      I3 => return_vector_1,
      I4 => dsppicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_0,
      O6 => pc_vector_1
    );
\address_loop[0].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_0,
      Q => \^dsppicoaddress\(0),
      R => I1
    );
\address_loop[0].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_5,
      Q => return_vector_0,
      R => '0'
    );
\address_loop[10].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => dsppicoinstruction(10),
      I1 => return_vector_10,
      I2 => dsppicoinstruction(11),
      I3 => return_vector_11,
      I4 => dsppicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_10,
      O6 => pc_vector_11
    );
\address_loop[10].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_10,
      Q => \^dsppicoaddress\(10),
      R => I1
    );
\address_loop[10].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_7,
      Q => return_vector_10,
      R => '0'
    );
\address_loop[10].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => sx(2),
      I1 => pc_vector_10,
      I2 => \^dsppicoaddress\(10),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_10
    );
\address_loop[11].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_11,
      Q => picoblaze6_address_net(11),
      R => I1
    );
\address_loop[11].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_6,
      Q => return_vector_11,
      R => '0'
    );
\address_loop[11].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => sx(3),
      I1 => pc_vector_11,
      I2 => picoblaze6_address_net(11),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_11
    );
\address_loop[1].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_1,
      Q => \^dsppicoaddress\(1),
      R => I1
    );
\address_loop[1].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_4,
      Q => return_vector_1,
      R => '0'
    );
\address_loop[1].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => lower_reg_banks_n_0,
      I1 => pc_vector_1,
      I2 => \^dsppicoaddress\(1),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_1
    );
\address_loop[2].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => dsppicoinstruction(2),
      I1 => return_vector_2,
      I2 => dsppicoinstruction(3),
      I3 => return_vector_3,
      I4 => dsppicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_2,
      O6 => pc_vector_3
    );
\address_loop[2].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_2,
      Q => \^dsppicoaddress\(2),
      R => I1
    );
\address_loop[2].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_7,
      Q => return_vector_2,
      R => '0'
    );
\address_loop[2].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => lower_reg_banks_n_5,
      I1 => pc_vector_2,
      I2 => \^dsppicoaddress\(2),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_2
    );
\address_loop[3].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_3,
      Q => \^dsppicoaddress\(3),
      R => I1
    );
\address_loop[3].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_6,
      Q => return_vector_3,
      R => '0'
    );
\address_loop[3].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => lower_reg_banks_n_4,
      I1 => pc_vector_3,
      I2 => \^dsppicoaddress\(3),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_3
    );
\address_loop[4].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => dsppicoinstruction(4),
      I1 => return_vector_4,
      I2 => dsppicoinstruction(5),
      I3 => return_vector_5,
      I4 => dsppicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_4,
      O6 => pc_vector_5
    );
\address_loop[4].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_4,
      Q => \^dsppicoaddress\(4),
      R => I1
    );
\address_loop[4].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_1,
      Q => return_vector_4,
      R => '0'
    );
\address_loop[4].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => DOA(0),
      I1 => pc_vector_4,
      I2 => \^dsppicoaddress\(4),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_4
    );
\address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_pc_3,
      CO(3) => carry_pc_7,
      CO(2) => carry_pc_6,
      CO(1) => carry_pc_5,
      CO(0) => carry_pc_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => pc_value_7,
      O(2) => pc_value_6,
      O(1) => pc_value_5,
      O(0) => pc_value_4,
      S(3) => half_pc_7,
      S(2) => half_pc_6,
      S(1) => half_pc_5,
      S(0) => half_pc_4
    );
\address_loop[5].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_5,
      Q => \^dsppicoaddress\(5),
      R => I1
    );
\address_loop[5].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_0,
      Q => return_vector_5,
      R => '0'
    );
\address_loop[5].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => DOA(1),
      I1 => pc_vector_5,
      I2 => \^dsppicoaddress\(5),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_5
    );
\address_loop[6].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => dsppicoinstruction(6),
      I1 => return_vector_6,
      I2 => dsppicoinstruction(7),
      I3 => return_vector_7,
      I4 => dsppicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_6,
      O6 => pc_vector_7
    );
\address_loop[6].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_6,
      Q => \^dsppicoaddress\(6),
      R => I1
    );
\address_loop[6].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_3,
      Q => return_vector_6,
      R => '0'
    );
\address_loop[6].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => DOC(0),
      I1 => pc_vector_6,
      I2 => \^dsppicoaddress\(6),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_6
    );
\address_loop[7].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_7,
      Q => \^dsppicoaddress\(7),
      R => I1
    );
\address_loop[7].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_2,
      Q => return_vector_7,
      R => '0'
    );
\address_loop[7].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => DOC(1),
      I1 => pc_vector_7,
      I2 => \^dsppicoaddress\(7),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_7
    );
\address_loop[8].output_data.pc_vector_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => dsppicoinstruction(8),
      I1 => return_vector_8,
      I2 => dsppicoinstruction(9),
      I3 => return_vector_9,
      I4 => dsppicoinstruction(12),
      I5 => '1',
      O5 => pc_vector_8,
      O6 => pc_vector_9
    );
\address_loop[8].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_8,
      Q => \^dsppicoaddress\(8),
      R => I1
    );
\address_loop[8].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_5,
      Q => return_vector_8,
      R => '0'
    );
\address_loop[8].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => sx(0),
      I1 => pc_vector_8,
      I2 => \^dsppicoaddress\(8),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_8
    );
\address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_pc_7,
      CO(3) => \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_pc_10,
      CO(1) => carry_pc_9,
      CO(0) => carry_pc_8,
      CYINIT => '0',
      DI(3) => \NLW_address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4_DI_UNCONNECTED\(3),
      DI(2 downto 0) => B"000",
      O(3) => pc_value_11,
      O(2) => pc_value_10,
      O(1) => pc_value_9,
      O(0) => pc_value_8,
      S(3) => half_pc_11,
      S(2) => half_pc_10,
      S(1) => half_pc_9,
      S(0) => half_pc_8
    );
\address_loop[9].pc_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => t_state_0,
      D => pc_value_9,
      Q => \^dsppicoaddress\(9),
      R => I1
    );
\address_loop[9].return_vector_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_high_n_4,
      Q => return_vector_9,
      R => '0'
    );
\address_loop[9].upper_pc.high_int_vector.pc_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00FFCCCCF000"
    )
        port map (
      I0 => sx(1),
      I1 => pc_vector_9,
      I2 => \^dsppicoaddress\(9),
      I3 => pc_mode_0,
      I4 => pc_mode_1,
      I5 => pc_mode_2,
      O => half_pc_9
    );
alu_decode0_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"03CA000004200000"
    )
        port map (
      I0 => dsppicoinstruction(13),
      I1 => dsppicoinstruction(14),
      I2 => dsppicoinstruction(15),
      I3 => dsppicoinstruction(16),
      I4 => '1',
      I5 => '1',
      O5 => alu_mux_sel_value_0,
      O6 => arith_logical_sel_0
    );
alu_decode1_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"7708000000000F00"
    )
        port map (
      I0 => carry_flag,
      I1 => dsppicoinstruction(13),
      I2 => dsppicoinstruction(14),
      I3 => dsppicoinstruction(15),
      I4 => dsppicoinstruction(16),
      I5 => '1',
      O5 => alu_mux_sel_value_1,
      O6 => arith_carry_in
    );
alu_decode2_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"D000000002000000"
    )
        port map (
      I0 => dsppicoinstruction(14),
      I1 => dsppicoinstruction(15),
      I2 => dsppicoinstruction(16),
      I3 => '1',
      I4 => '1',
      I5 => '1',
      O5 => arith_logical_sel_1,
      O6 => arith_logical_sel_2
    );
alu_mux_sel0_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => alu_mux_sel_value_0,
      Q => alu_mux_sel_0,
      R => '0'
    );
alu_mux_sel1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => alu_mux_sel_value_1,
      Q => alu_mux_sel_1,
      R => '0'
    );
arith_carry_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_carry_value,
      Q => arith_carry,
      R => '0'
    );
arith_carry_xorcy_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => CI,
      CO(3 downto 0) => NLW_arith_carry_xorcy_CARRY4_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => NLW_arith_carry_xorcy_CARRY4_DI_UNCONNECTED(3 downto 0),
      O(3 downto 1) => NLW_arith_carry_xorcy_CARRY4_O_UNCONNECTED(3 downto 1),
      O(0) => arith_carry_value,
      S(3 downto 1) => NLW_arith_carry_xorcy_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => '0'
    );
bank_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => bank_value,
      Q => I3,
      R => I1
    );
bank_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFF00FF00FF00"
    )
        port map (
      I0 => dsppicoinstruction(0),
      I1 => shadow_bank,
      I2 => dsppicoinstruction(16),
      I3 => I3,
      I4 => regbank_type,
      I5 => t_state_0,
      O => bank_value
    );
carry_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => flag_enable,
      D => carry_flag_value,
      Q => carry_flag,
      R => I1
    );
carry_flag_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"3333AACCF0AA0000"
    )
        port map (
      I0 => shift_carry,
      I1 => arith_carry,
      I2 => parity,
      I3 => dsppicoinstruction(14),
      I4 => dsppicoinstruction(15),
      I5 => dsppicoinstruction(16),
      O5 => drive_carry_in_zero,
      O6 => carry_flag_value
    );
\data_path_loop[0].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I022_in,
      I1 => shift_rotate_result_0,
      I2 => in_port(0),
      I3 => spm_data_0,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_0
    );
\data_path_loop[0].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_0,
      Q => I022_in,
      R => '0'
    );
\data_path_loop[0].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze6_port_id_net(0),
      I1 => sx(0),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_0,
      O6 => half_arith_logical_0
    );
\data_path_loop[0].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_0,
      Q => spm_data_0,
      R => '0'
    );
\data_path_loop[0].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 4) => picoblaze6_port_id_net(7 downto 4),
      A(3) => \^port_id\(0),
      A(2 downto 0) => picoblaze6_port_id_net(2 downto 0),
      D => sx(0),
      O => spm_ram_data_0,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[0].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_0,
      Q => shift_rotate_result_0,
      R => dsppicoinstruction(7)
    );
\data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carry_arith_logical_3,
      CO(2) => carry_arith_logical_2,
      CO(1) => carry_arith_logical_1,
      CO(0) => carry_arith_logical_0,
      CYINIT => arith_carry_in,
      DI(3) => logical_carry_mask_3,
      DI(2) => logical_carry_mask_2,
      DI(1) => logical_carry_mask_1,
      DI(0) => logical_carry_mask_0,
      O(3) => arith_logical_value_3,
      O(2) => arith_logical_value_2,
      O(1) => arith_logical_value_1,
      O(0) => arith_logical_value_0,
      S(3) => half_arith_logical_3,
      S(2) => half_arith_logical_2,
      S(1) => half_arith_logical_1,
      S(0) => half_arith_logical_0
    );
\data_path_loop[0].lsb_shift_rotate.shift_bit_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBC8F8CB3B08380"
    )
        port map (
      I0 => dsppicoinstruction(0),
      I1 => dsppicoinstruction(1),
      I2 => dsppicoinstruction(2),
      I3 => carry_flag,
      I4 => sx(0),
      I5 => sx(7),
      O => shift_in_bit
    );
\data_path_loop[0].lsb_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => shift_in_bit,
      I1 => sx(1),
      I2 => sx(0),
      I3 => sx(2),
      I4 => dsppicoinstruction(3),
      I5 => '1',
      O5 => shift_rotate_value_0,
      O6 => shift_rotate_value_1
    );
\data_path_loop[0].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => lower_reg_banks_n_1,
      I1 => dsppicoinstruction(0),
      I2 => lower_reg_banks_n_0,
      I3 => dsppicoinstruction(1),
      I4 => dsppicoinstruction(12),
      I5 => '1',
      O5 => picoblaze6_port_id_net(0),
      O6 => picoblaze6_port_id_net(1)
    );
\data_path_loop[0].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(0),
      I1 => dsppicoinstruction(4),
      I2 => sx(1),
      I3 => dsppicoinstruction(5),
      I4 => dsppicoinstruction(13),
      I5 => '1',
      O5 => out_port(0),
      O6 => out_port(1)
    );
\data_path_loop[1].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I019_in,
      I1 => shift_rotate_result_1,
      I2 => in_port(1),
      I3 => spm_data_1,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_1
    );
\data_path_loop[1].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_1,
      Q => I019_in,
      R => '0'
    );
\data_path_loop[1].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze6_port_id_net(1),
      I1 => sx(1),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_1,
      O6 => half_arith_logical_1
    );
\data_path_loop[1].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_1,
      Q => spm_data_1,
      R => '0'
    );
\data_path_loop[1].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 4) => picoblaze6_port_id_net(7 downto 4),
      A(3) => \^port_id\(0),
      A(2 downto 0) => picoblaze6_port_id_net(2 downto 0),
      D => sx(1),
      O => spm_ram_data_1,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[1].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_1,
      Q => shift_rotate_result_1,
      R => dsppicoinstruction(7)
    );
\data_path_loop[2].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I015_in,
      I1 => shift_rotate_result_2,
      I2 => in_port(2),
      I3 => spm_data_2,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => DIC(0)
    );
\data_path_loop[2].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_2,
      Q => I015_in,
      R => '0'
    );
\data_path_loop[2].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => sx(2),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_2,
      O6 => half_arith_logical_2
    );
\data_path_loop[2].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_2,
      Q => spm_data_2,
      R => '0'
    );
\data_path_loop[2].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 4) => picoblaze6_port_id_net(7 downto 4),
      A(3) => \^port_id\(0),
      A(2 downto 0) => picoblaze6_port_id_net(2 downto 0),
      D => sx(2),
      O => spm_ram_data_2,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[2].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_2,
      Q => shift_rotate_result_2,
      R => dsppicoinstruction(7)
    );
\data_path_loop[2].mid_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(1),
      I1 => sx(3),
      I2 => sx(2),
      I3 => sx(4),
      I4 => dsppicoinstruction(3),
      I5 => '1',
      O5 => shift_rotate_value_2,
      O6 => shift_rotate_value_3
    );
\data_path_loop[2].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => lower_reg_banks_n_5,
      I1 => dsppicoinstruction(2),
      I2 => lower_reg_banks_n_4,
      I3 => dsppicoinstruction(3),
      I4 => dsppicoinstruction(12),
      I5 => '1',
      O5 => picoblaze6_port_id_net(2),
      O6 => \^port_id\(0)
    );
\data_path_loop[2].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(2),
      I1 => dsppicoinstruction(6),
      I2 => sx(3),
      I3 => dsppicoinstruction(7),
      I4 => dsppicoinstruction(13),
      I5 => '1',
      O5 => out_port(2),
      O6 => out_port(3)
    );
\data_path_loop[3].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I014_in,
      I1 => shift_rotate_result_3,
      I2 => in_port(3),
      I3 => spm_data_3,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => DIC(1)
    );
\data_path_loop[3].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_3,
      Q => I014_in,
      R => '0'
    );
\data_path_loop[3].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => \^port_id\(0),
      I1 => sx(3),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_3,
      O6 => half_arith_logical_3
    );
\data_path_loop[3].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_3,
      Q => spm_data_3,
      R => '0'
    );
\data_path_loop[3].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 4) => picoblaze6_port_id_net(7 downto 4),
      A(3) => \^port_id\(0),
      A(2 downto 0) => picoblaze6_port_id_net(2 downto 0),
      D => sx(3),
      O => spm_ram_data_3,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[3].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_3,
      Q => shift_rotate_result_3,
      R => dsppicoinstruction(7)
    );
\data_path_loop[4].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I07_in,
      I1 => shift_rotate_result_4,
      I2 => in_port(4),
      I3 => spm_data_4,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_4
    );
\data_path_loop[4].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_4,
      Q => I07_in,
      R => '0'
    );
\data_path_loop[4].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze6_port_id_net(4),
      I1 => sx(4),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_4,
      O6 => half_arith_logical_4
    );
\data_path_loop[4].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_4,
      Q => spm_data_4,
      R => '0'
    );
\data_path_loop[4].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 4) => picoblaze6_port_id_net(7 downto 4),
      A(3) => \^port_id\(0),
      A(2 downto 0) => picoblaze6_port_id_net(2 downto 0),
      D => sx(4),
      O => spm_ram_data_4,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[4].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_4,
      Q => shift_rotate_result_4,
      R => dsppicoinstruction(7)
    );
\data_path_loop[4].mid_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(3),
      I1 => sx(5),
      I2 => sx(4),
      I3 => sx(6),
      I4 => dsppicoinstruction(3),
      I5 => '1',
      O5 => shift_rotate_value_4,
      O6 => shift_rotate_value_5
    );
\data_path_loop[4].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => DOA(0),
      I1 => dsppicoinstruction(4),
      I2 => DOA(1),
      I3 => dsppicoinstruction(5),
      I4 => dsppicoinstruction(12),
      I5 => '1',
      O5 => picoblaze6_port_id_net(4),
      O6 => picoblaze6_port_id_net(5)
    );
\data_path_loop[4].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(4),
      I1 => dsppicoinstruction(8),
      I2 => sx(5),
      I3 => dsppicoinstruction(9),
      I4 => dsppicoinstruction(13),
      I5 => '1',
      O5 => out_port(4),
      O6 => out_port(5)
    );
\data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_arith_logical_3,
      CO(3) => CI,
      CO(2) => carry_arith_logical_6,
      CO(1) => carry_arith_logical_5,
      CO(0) => carry_arith_logical_4,
      CYINIT => '0',
      DI(3) => logical_carry_mask_7,
      DI(2) => logical_carry_mask_6,
      DI(1) => logical_carry_mask_5,
      DI(0) => logical_carry_mask_4,
      O(3) => arith_logical_value_7,
      O(2) => arith_logical_value_6,
      O(1) => arith_logical_value_5,
      O(0) => arith_logical_value_4,
      S(3) => half_arith_logical_7,
      S(2) => half_arith_logical_6,
      S(1) => half_arith_logical_5,
      S(0) => half_arith_logical_4
    );
\data_path_loop[5].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I06_in,
      I1 => shift_rotate_result_5,
      I2 => in_port(5),
      I3 => spm_data_5,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_5
    );
\data_path_loop[5].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_5,
      Q => I06_in,
      R => '0'
    );
\data_path_loop[5].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze6_port_id_net(5),
      I1 => sx(5),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_5,
      O6 => half_arith_logical_5
    );
\data_path_loop[5].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_5,
      Q => spm_data_5,
      R => '0'
    );
\data_path_loop[5].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 4) => picoblaze6_port_id_net(7 downto 4),
      A(3) => \^port_id\(0),
      A(2 downto 0) => picoblaze6_port_id_net(2 downto 0),
      D => sx(5),
      O => spm_ram_data_5,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[5].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_5,
      Q => shift_rotate_result_5,
      R => dsppicoinstruction(7)
    );
\data_path_loop[6].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I00_in,
      I1 => shift_rotate_result_6,
      I2 => in_port(6),
      I3 => spm_data_6,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_6
    );
\data_path_loop[6].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_6,
      Q => I00_in,
      R => '0'
    );
\data_path_loop[6].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze6_port_id_net(6),
      I1 => sx(6),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_6,
      O6 => half_arith_logical_6
    );
\data_path_loop[6].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_6,
      Q => spm_data_6,
      R => '0'
    );
\data_path_loop[6].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 4) => picoblaze6_port_id_net(7 downto 4),
      A(3) => \^port_id\(0),
      A(2 downto 0) => picoblaze6_port_id_net(2 downto 0),
      D => sx(6),
      O => spm_ram_data_6,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[6].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_6,
      Q => shift_rotate_result_6,
      R => dsppicoinstruction(7)
    );
\data_path_loop[6].msb_shift_rotate.shift_rotate_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(5),
      I1 => sx(7),
      I2 => sx(6),
      I3 => shift_in_bit,
      I4 => dsppicoinstruction(3),
      I5 => '1',
      O5 => shift_rotate_value_6,
      O6 => shift_rotate_value_7
    );
\data_path_loop[6].output_data.sy_kk_mux_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => DOC(0),
      I1 => dsppicoinstruction(6),
      I2 => DOC(1),
      I3 => dsppicoinstruction(7),
      I4 => dsppicoinstruction(12),
      I5 => '1',
      O5 => picoblaze6_port_id_net(6),
      O6 => picoblaze6_port_id_net(7)
    );
\data_path_loop[6].second_operand.out_port_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => sx(6),
      I1 => dsppicoinstruction(10),
      I2 => sx(7),
      I3 => dsppicoinstruction(11),
      I4 => dsppicoinstruction(13),
      I5 => '1',
      O5 => out_port(6),
      O6 => out_port(7)
    );
\data_path_loop[7].alu_mux_lut\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => I5,
      I1 => shift_rotate_result_7,
      I2 => in_port(7),
      I3 => spm_data_7,
      I4 => alu_mux_sel_0,
      I5 => alu_mux_sel_1,
      O => alu_result_7
    );
\data_path_loop[7].arith_logical_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => arith_logical_value_7,
      Q => I5,
      R => '0'
    );
\data_path_loop[7].arith_logical_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"69696E8ACCCC0000"
    )
        port map (
      I0 => picoblaze6_port_id_net(7),
      I1 => sx(7),
      I2 => arith_logical_sel_0,
      I3 => arith_logical_sel_1,
      I4 => arith_logical_sel_2,
      I5 => '1',
      O5 => logical_carry_mask_7,
      O6 => half_arith_logical_7
    );
\data_path_loop[7].large_spm.spm_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_ram_data_7,
      Q => spm_data_7,
      R => '0'
    );
\data_path_loop[7].large_spm.spm_ram\: unisim.vcomponents.RAM256X1S
    generic map(
      INIT => X"0000000000000000000000000000000000000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      A(7 downto 4) => picoblaze6_port_id_net(7 downto 4),
      A(3) => \^port_id\(0),
      A(2 downto 0) => picoblaze6_port_id_net(2 downto 0),
      D => sx(7),
      O => spm_ram_data_7,
      WCLK => clk,
      WE => spm_enable
    );
\data_path_loop[7].low_hwbuild.shift_rotate_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_rotate_value_7,
      Q => shift_rotate_result_7,
      R => dsppicoinstruction(7)
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(1),
      I1 => picoblaze6_port_id_net(0),
      I2 => \^port_id\(0),
      I3 => picoblaze6_port_id_net(2),
      I4 => \update_phase[0]_INST_0_i_1_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[7].bit_is_0.fdre_comp\
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(4),
      I1 => \^port_id\(0),
      I2 => picoblaze6_port_id_net(1),
      I3 => picoblaze6_port_id_net(0),
      I4 => \fd_prim_array[0].bit_is_0.fdre_comp_i_2_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_3\
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^port_id\(0),
      I1 => picoblaze6_port_id_net(0),
      I2 => picoblaze6_port_id_net(1),
      I3 => picoblaze6_port_id_net(4),
      I4 => \fd_prim_array[0].bit_is_0.fdre_comp_i_2_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_4\
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \^port_id\(0),
      I1 => picoblaze6_port_id_net(1),
      I2 => picoblaze6_port_id_net(0),
      I3 => picoblaze6_port_id_net(4),
      I4 => \fd_prim_array[0].bit_is_0.fdre_comp_i_2_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_5\
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(0),
      I1 => picoblaze6_port_id_net(2),
      I2 => \^port_id\(0),
      I3 => picoblaze6_port_id_net(1),
      I4 => \update_phase[0]_INST_0_i_1_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_6\
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => picoblaze6_port_id_net(0),
      I2 => \^port_id\(0),
      I3 => picoblaze6_port_id_net(1),
      I4 => \update_phase[0]_INST_0_i_1_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_7\
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => picoblaze6_port_id_net(1),
      I2 => \^port_id\(0),
      I3 => picoblaze6_port_id_net(0),
      I4 => \update_phase[0]_INST_0_i_1_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_8\
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(1),
      I1 => picoblaze6_port_id_net(0),
      I2 => \^port_id\(0),
      I3 => picoblaze6_port_id_net(2),
      I4 => \update_phase[0]_INST_0_i_1_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_9\
    );
\fd_prim_array[0].bit_is_0.fdre_comp_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => picoblaze6_port_id_net(6),
      I1 => picoblaze6_port_id_net(7),
      I2 => picoblaze6_port_id_net(5),
      I3 => picoblaze6_port_id_net(2),
      O => \fd_prim_array[0].bit_is_0.fdre_comp_i_2_n_0\
    );
\fd_prim_array[5].bit_is_0.fdre_comp_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^port_id\(0),
      I1 => picoblaze6_port_id_net(2),
      I2 => picoblaze6_port_id_net(1),
      I3 => picoblaze6_port_id_net(0),
      I4 => \update_phase[0]_INST_0_i_1_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => logical_y_net_x0
    );
\fd_prim_array[5].bit_is_0.fdre_comp_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(4),
      I1 => picoblaze6_port_id_net(1),
      I2 => picoblaze6_port_id_net(2),
      I3 => picoblaze6_port_id_net(0),
      I4 => \fd_prim_array[5].bit_is_0.fdre_comp_i_2_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_2\
    );
\fd_prim_array[5].bit_is_0.fdre_comp_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => picoblaze6_port_id_net(6),
      I1 => picoblaze6_port_id_net(7),
      I2 => picoblaze6_port_id_net(5),
      I3 => \^port_id\(0),
      O => \fd_prim_array[5].bit_is_0.fdre_comp_i_2_n_0\
    );
\fd_prim_array[7].bit_is_0.fdre_comp_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(1),
      I1 => picoblaze6_port_id_net(0),
      I2 => \^port_id\(0),
      I3 => picoblaze6_port_id_net(2),
      I4 => \update_phase[0]_INST_0_i_1_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => ce
    );
\fd_prim_array[7].bit_is_0.fdre_comp_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(1),
      I1 => picoblaze6_port_id_net(0),
      I2 => \^port_id\(0),
      I3 => picoblaze6_port_id_net(2),
      I4 => \update_phase[0]_INST_0_i_1_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp\
    );
\fd_prim_array[7].bit_is_0.fdre_comp_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(1),
      I1 => picoblaze6_port_id_net(0),
      I2 => \^port_id\(0),
      I3 => picoblaze6_port_id_net(2),
      I4 => \update_phase[0]_INST_0_i_1_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_0\
    );
\fd_prim_array[7].bit_is_0.fdre_comp_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(0),
      I1 => picoblaze6_port_id_net(4),
      I2 => picoblaze6_port_id_net(2),
      I3 => picoblaze6_port_id_net(1),
      I4 => \fd_prim_array[5].bit_is_0.fdre_comp_i_2_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_1\
    );
\fd_prim_array[7].bit_is_0.fdre_comp_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(0),
      I1 => picoblaze6_port_id_net(1),
      I2 => \^port_id\(0),
      I3 => picoblaze6_port_id_net(2),
      I4 => \update_phase[0]_INST_0_i_1_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \fd_prim_array[0].bit_is_0.fdre_comp_10\
    );
flag_enable_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => flag_enable_value,
      Q => flag_enable,
      R => active_interrupt
    );
init_zero_muxcy_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => zero_flag_value,
      CO(2) => carry_middle_zero,
      CO(1) => carry_lower_zero,
      CO(0) => carry_in_zero,
      CYINIT => '0',
      DI(3) => shadow_zero_flag,
      DI(2) => middle_zero,
      DI(1) => lower_zero,
      DI(0) => drive_carry_in_zero,
      O(3 downto 0) => NLW_init_zero_muxcy_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => upper_zero_sel,
      S(2) => middle_zero_sel,
      S(1) => lower_zero_sel,
      S(0) => carry_flag_value
    );
int_enable_type_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0010000000000800"
    )
        port map (
      I0 => dsppicoinstruction(13),
      I1 => dsppicoinstruction(14),
      I2 => dsppicoinstruction(15),
      I3 => dsppicoinstruction(16),
      I4 => dsppicoinstruction(17),
      I5 => '1',
      O5 => loadstar_type,
      O6 => int_enable_type
    );
internal_reset_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => internal_reset_value,
      Q => I1,
      R => '0'
    );
interrupt_enable_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interrupt_enable_value,
      Q => interrupt_enable,
      R => '0'
    );
interrupt_enable_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000CAAA"
    )
        port map (
      I0 => interrupt_enable,
      I1 => dsppicoinstruction(0),
      I2 => int_enable_type,
      I3 => t_state_0,
      I4 => active_interrupt,
      I5 => I1,
      O => interrupt_enable_value
    );
lower_parity_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000087780000"
    )
        port map (
      I0 => dsppicoinstruction(13),
      I1 => carry_flag,
      I2 => I022_in,
      I3 => I019_in,
      I4 => '1',
      I5 => '1',
      O5 => lower_parity,
      O6 => lower_parity_sel
    );
lower_reg_banks: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => I3,
      ADDRA(3 downto 0) => dsppicoinstruction(7 downto 4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => dsppicoinstruction(11 downto 8),
      ADDRC(4) => I3,
      ADDRC(3 downto 0) => dsppicoinstruction(7 downto 4),
      ADDRD(4) => ADDRB(4),
      ADDRD(3 downto 0) => dsppicoinstruction(11 downto 8),
      DIA(1) => alu_result_1,
      DIA(0) => alu_result_0,
      DIB(1) => alu_result_1,
      DIB(0) => alu_result_0,
      DIC(1 downto 0) => DIC(1 downto 0),
      DID(1 downto 0) => DIC(1 downto 0),
      DOA(1) => lower_reg_banks_n_0,
      DOA(0) => lower_reg_banks_n_1,
      DOB(1 downto 0) => sx(1 downto 0),
      DOC(1) => lower_reg_banks_n_4,
      DOC(0) => lower_reg_banks_n_5,
      DOD(1 downto 0) => sx(3 downto 2),
      WCLK => clk,
      WE => register_enable
    );
lower_zero_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => alu_result_0,
      I1 => alu_result_1,
      I2 => DIC(0),
      I3 => DIC(1),
      I4 => alu_result_4,
      I5 => '1',
      O5 => lower_zero,
      O6 => lower_zero_sel
    );
middle_zero_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000D00000000"
    )
        port map (
      I0 => use_zero_flag,
      I1 => zero_flag,
      I2 => alu_result_5,
      I3 => alu_result_6,
      I4 => alu_result_7,
      I5 => '1',
      O5 => middle_zero,
      O6 => middle_zero_sel
    );
move_type_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"7777027700000200"
    )
        port map (
      I0 => dsppicoinstruction(12),
      I1 => dsppicoinstruction(13),
      I2 => dsppicoinstruction(14),
      I3 => dsppicoinstruction(15),
      I4 => dsppicoinstruction(16),
      I5 => '1',
      O5 => returni_type,
      O6 => move_type
    );
parity_muxcy_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_parity_muxcy_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => carry_lower_parity,
      CYINIT => '0',
      DI(3 downto 1) => NLW_parity_muxcy_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => lower_parity,
      O(3 downto 2) => NLW_parity_muxcy_CARRY4_O_UNCONNECTED(3 downto 2),
      O(1) => parity,
      O(0) => NLW_parity_muxcy_CARRY4_O_UNCONNECTED(0),
      S(3 downto 2) => NLW_parity_muxcy_CARRY4_S_UNCONNECTED(3 downto 2),
      S(1) => upper_parity,
      S(0) => lower_parity_sel
    );
pc_mode1_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000F000000023FF"
    )
        port map (
      I0 => dsppicoinstruction(12),
      I1 => returni_type,
      I2 => move_type,
      I3 => pc_move_is_valid,
      I4 => active_interrupt,
      I5 => '1',
      O5 => pc_mode_0,
      O6 => pc_mode_1
    );
pc_mode2_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => dsppicoinstruction(12),
      I1 => dsppicoinstruction(14),
      I2 => dsppicoinstruction(15),
      I3 => dsppicoinstruction(16),
      I4 => dsppicoinstruction(17),
      I5 => active_interrupt,
      O => pc_mode_2
    );
pc_move_is_valid_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A3CFFFF00000000"
    )
        port map (
      I0 => carry_flag,
      I1 => zero_flag,
      I2 => dsppicoinstruction(14),
      I3 => dsppicoinstruction(15),
      I4 => dsppicoinstruction(16),
      I5 => dsppicoinstruction(17),
      O => pc_move_is_valid
    );
\pipe_36_22[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => \pipe_36_22[0][0]_i_2_n_0\,
      I1 => \^port_id\(0),
      I2 => \pipe_36_22[0][0]_i_3_n_0\,
      I3 => \pipe_36_22[0][0]_i_4_n_0\,
      I4 => \pipe_36_22[0][0]_i_5_n_0\,
      I5 => \pipe_36_22[0][0]_i_6_n_0\,
      O => D(0)
    );
\pipe_36_22[0][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => picoblaze6_port_id_net(0),
      I1 => q(13),
      I2 => picoblaze6_port_id_net(1),
      I3 => dsp2userfifofull,
      I4 => picoblaze6_port_id_net(2),
      O => \pipe_36_22[0][0]_i_2_n_0\
    );
\pipe_36_22[0][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => picoblaze6_port_id_net(0),
      I2 => picoblaze6_port_id_net(1),
      O => \pipe_36_22[0][0]_i_3_n_0\
    );
\pipe_36_22[0][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => cmdout(0),
      I1 => audiosignalclock(0),
      I2 => picoblaze6_port_id_net(1),
      I3 => q(0),
      I4 => picoblaze6_port_id_net(0),
      I5 => q(8),
      O => \pipe_36_22[0][0]_i_4_n_0\
    );
\pipe_36_22[0][0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => picoblaze6_port_id_net(1),
      I1 => picoblaze6_port_id_net(2),
      O => \pipe_36_22[0][0]_i_5_n_0\
    );
\pipe_36_22[0][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAE22A2"
    )
        port map (
      I0 => P(0),
      I1 => picoblaze6_port_id_net(2),
      I2 => picoblaze6_port_id_net(0),
      I3 => picoblaze6_port_id_net(1),
      I4 => P(8),
      O => \pipe_36_22[0][0]_i_6_n_0\
    );
\pipe_36_22[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \pipe_36_22[0][1]_i_2_n_0\,
      I1 => \^port_id\(0),
      I2 => \pipe_36_22[0][1]_i_3_n_0\,
      I3 => picoblaze6_port_id_net(1),
      I4 => picoblaze6_port_id_net(2),
      I5 => \pipe_36_22[0][1]_i_4_n_0\,
      O => D(1)
    );
\pipe_36_22[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => picoblaze6_port_id_net(0),
      I1 => q(14),
      I2 => picoblaze6_port_id_net(1),
      I3 => nobtsignal(0),
      I4 => picoblaze6_port_id_net(2),
      O => \pipe_36_22[0][1]_i_2_n_0\
    );
\pipe_36_22[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050F4040000F404"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => q(9),
      I2 => picoblaze6_port_id_net(0),
      I3 => q(1),
      I4 => picoblaze6_port_id_net(1),
      I5 => cmdout(1),
      O => \pipe_36_22[0][1]_i_3_n_0\
    );
\pipe_36_22[0][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAE22A2"
    )
        port map (
      I0 => P(1),
      I1 => picoblaze6_port_id_net(2),
      I2 => picoblaze6_port_id_net(0),
      I3 => picoblaze6_port_id_net(1),
      I4 => P(9),
      O => \pipe_36_22[0][1]_i_4_n_0\
    );
\pipe_36_22[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \pipe_36_22[0][2]_i_2_n_0\,
      I1 => \^port_id\(0),
      I2 => \pipe_36_22[0][2]_i_3_n_0\,
      I3 => picoblaze6_port_id_net(1),
      I4 => picoblaze6_port_id_net(2),
      I5 => \pipe_36_22[0][2]_i_4_n_0\,
      O => D(2)
    );
\pipe_36_22[0][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => picoblaze6_port_id_net(0),
      I1 => q(15),
      I2 => picoblaze6_port_id_net(1),
      I3 => slice11_y_net,
      I4 => picoblaze6_port_id_net(2),
      O => \pipe_36_22[0][2]_i_2_n_0\
    );
\pipe_36_22[0][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050F4040000F404"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => q(10),
      I2 => picoblaze6_port_id_net(0),
      I3 => q(2),
      I4 => picoblaze6_port_id_net(1),
      I5 => cmdout(2),
      O => \pipe_36_22[0][2]_i_3_n_0\
    );
\pipe_36_22[0][2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAE22A2"
    )
        port map (
      I0 => P(2),
      I1 => picoblaze6_port_id_net(2),
      I2 => picoblaze6_port_id_net(0),
      I3 => picoblaze6_port_id_net(1),
      I4 => P(10),
      O => \pipe_36_22[0][2]_i_4_n_0\
    );
\pipe_36_22[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \pipe_36_22[0][3]_i_2_n_0\,
      I1 => \^port_id\(0),
      I2 => \pipe_36_22[0][3]_i_3_n_0\,
      I3 => picoblaze6_port_id_net(1),
      I4 => picoblaze6_port_id_net(2),
      I5 => \pipe_36_22[0][3]_i_4_n_0\,
      O => D(3)
    );
\pipe_36_22[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => n3zsignalreceived(0),
      I1 => picoblaze6_port_id_net(0),
      I2 => picoblaze6_port_id_net(1),
      I3 => picoblaze6_port_id_net(2),
      O => \pipe_36_22[0][3]_i_2_n_0\
    );
\pipe_36_22[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050F4040000F404"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => q(11),
      I2 => picoblaze6_port_id_net(0),
      I3 => q(3),
      I4 => picoblaze6_port_id_net(1),
      I5 => cmdout(3),
      O => \pipe_36_22[0][3]_i_3_n_0\
    );
\pipe_36_22[0][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAE22A2"
    )
        port map (
      I0 => P(3),
      I1 => picoblaze6_port_id_net(2),
      I2 => picoblaze6_port_id_net(0),
      I3 => picoblaze6_port_id_net(1),
      I4 => P(11),
      O => \pipe_36_22[0][3]_i_4_n_0\
    );
\pipe_36_22[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \pipe_36_22[0][4]_i_2_n_0\,
      I1 => picoblaze6_port_id_net(1),
      I2 => picoblaze6_port_id_net(2),
      I3 => P(4),
      I4 => picoblaze6_port_id_net(0),
      I5 => P(12),
      O => \pipe_36_22_reg[0][4]\
    );
\pipe_36_22[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050F4040000F404"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => q(12),
      I2 => picoblaze6_port_id_net(0),
      I3 => q(4),
      I4 => picoblaze6_port_id_net(1),
      I5 => cmdout(4),
      O => \pipe_36_22[0][4]_i_2_n_0\
    );
\pipe_36_22[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \pipe_36_22[0][5]_i_2_n_0\,
      I1 => picoblaze6_port_id_net(1),
      I2 => picoblaze6_port_id_net(2),
      I3 => P(5),
      I4 => picoblaze6_port_id_net(0),
      I5 => P(13),
      O => \pipe_36_22_reg[0][5]\
    );
\pipe_36_22[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050F4040000F404"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => q(13),
      I2 => picoblaze6_port_id_net(0),
      I3 => q(5),
      I4 => picoblaze6_port_id_net(1),
      I5 => cmdout(5),
      O => \pipe_36_22[0][5]_i_2_n_0\
    );
\pipe_36_22[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \pipe_36_22[0][6]_i_2_n_0\,
      I1 => picoblaze6_port_id_net(1),
      I2 => picoblaze6_port_id_net(2),
      I3 => P(6),
      I4 => picoblaze6_port_id_net(0),
      I5 => P(14),
      O => \pipe_36_22_reg[0][6]\
    );
\pipe_36_22[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050F4040000F404"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => q(14),
      I2 => picoblaze6_port_id_net(0),
      I3 => q(6),
      I4 => picoblaze6_port_id_net(1),
      I5 => cmdout(6),
      O => \pipe_36_22[0][6]_i_2_n_0\
    );
\pipe_36_22[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \pipe_36_22[0][7]_i_2_n_0\,
      I1 => picoblaze6_port_id_net(1),
      I2 => picoblaze6_port_id_net(2),
      I3 => P(7),
      I4 => picoblaze6_port_id_net(0),
      I5 => P(15),
      O => \pipe_36_22_reg[0][7]\
    );
\pipe_36_22[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050F4040000F404"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => q(15),
      I2 => picoblaze6_port_id_net(0),
      I3 => q(7),
      I4 => picoblaze6_port_id_net(1),
      I5 => cmdout(7),
      O => \pipe_36_22[0][7]_i_2_n_0\
    );
push_pop_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFFF100000002000"
    )
        port map (
      I0 => dsppicoinstruction(12),
      I1 => dsppicoinstruction(13),
      I2 => move_type,
      I3 => pc_move_is_valid,
      I4 => active_interrupt,
      I5 => '1',
      O5 => pop_stack,
      O6 => push_stack
    );
read_strobe_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"4000000001000000"
    )
        port map (
      I0 => dsppicoinstruction(13),
      I1 => dsppicoinstruction(14),
      I2 => dsppicoinstruction(17),
      I3 => strobe_type,
      I4 => t_state_0,
      I5 => '1',
      O5 => read_strobe_value,
      O6 => write_strobe_value
    );
regbank_type_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080020000000000"
    )
        port map (
      I0 => dsppicoinstruction(12),
      I1 => dsppicoinstruction(13),
      I2 => dsppicoinstruction(14),
      I3 => dsppicoinstruction(15),
      I4 => dsppicoinstruction(16),
      I5 => dsppicoinstruction(17),
      O => regbank_type
    );
register_enable_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => register_enable_value,
      Q => register_enable,
      R => active_interrupt
    );
register_enable_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"C0CC0000A0AA0000"
    )
        port map (
      I0 => flag_enable_type,
      I1 => register_enable_type,
      I2 => dsppicoinstruction(12),
      I3 => dsppicoinstruction(17),
      I4 => t_state_0,
      I5 => '1',
      O5 => flag_enable_value,
      O6 => register_enable_value
    );
register_enable_type_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"00013F3F0010F7CE"
    )
        port map (
      I0 => dsppicoinstruction(13),
      I1 => dsppicoinstruction(14),
      I2 => dsppicoinstruction(15),
      I3 => dsppicoinstruction(16),
      I4 => dsppicoinstruction(17),
      I5 => '1',
      O5 => flag_enable_type,
      O6 => register_enable_type
    );
reset_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFFFF55500000EEE"
    )
        port map (
      I0 => I0,
      I1 => I1,
      I2 => I2,
      I3 => t_state2_flop_n_0,
      I4 => reset_picos(0),
      I5 => '1',
      O5 => run_value,
      O6 => internal_reset_value
    );
run_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => run_value,
      Q => I0,
      R => '0'
    );
shadow_bank_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_3,
      Q => shadow_bank,
      R => '0'
    );
shadow_carry_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_1,
      Q => shadow_carry_flag,
      R => '0'
    );
shadow_zero_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shadow_zero_value,
      Q => shadow_zero_flag,
      R => '0'
    );
shift_carry_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shift_carry_value,
      Q => shift_carry,
      R => '0'
    );
shift_carry_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAACCF0F0F0F0"
    )
        port map (
      I0 => sx(0),
      I1 => sx(7),
      I2 => shadow_carry_flag,
      I3 => dsppicoinstruction(3),
      I4 => dsppicoinstruction(7),
      I5 => dsppicoinstruction(16),
      O => shift_carry_value
    );
spm_enable_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => spm_enable_value,
      Q => spm_enable,
      R => active_interrupt
    );
spm_enable_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"8000000020000000"
    )
        port map (
      I0 => dsppicoinstruction(13),
      I1 => dsppicoinstruction(14),
      I2 => dsppicoinstruction(17),
      I3 => strobe_type,
      I4 => t_state_0,
      I5 => '1',
      O5 => k_write_strobe_value,
      O6 => spm_enable_value
    );
stack_bit_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_2,
      Q => I4,
      R => '0'
    );
\stack_loop[0].lsb_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_pointer_value_0,
      Q => ADDRA(0),
      R => I1
    );
\stack_loop[0].lsb_stack.stack_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => stack_pointer_carry_3,
      CO(2) => stack_pointer_carry_2,
      CO(1) => stack_pointer_carry_1,
      CO(0) => stack_pointer_carry_0,
      CYINIT => '0',
      DI(3) => feed_pointer_value_3,
      DI(2) => feed_pointer_value_2,
      DI(1) => feed_pointer_value_1,
      DI(0) => feed_pointer_value_0,
      O(3) => stack_pointer_value_3,
      O(2) => stack_pointer_value_2,
      O(1) => stack_pointer_value_1,
      O(0) => stack_pointer_value_0,
      S(3) => half_pointer_value_3,
      S(2) => half_pointer_value_2,
      S(1) => half_pointer_value_1,
      S(0) => half_pointer_value_0
    );
\stack_loop[0].lsb_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"001529AAAAAAAAAA"
    )
        port map (
      I0 => ADDRA(0),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state_0,
      I4 => t_state2_flop_n_0,
      I5 => '1',
      O5 => feed_pointer_value_0,
      O6 => half_pointer_value_0
    );
\stack_loop[1].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_pointer_value_1,
      Q => ADDRA(1),
      R => I1
    );
\stack_loop[1].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => ADDRA(1),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state_0,
      I4 => t_state2_flop_n_0,
      I5 => '1',
      O5 => feed_pointer_value_1,
      O6 => half_pointer_value_1
    );
\stack_loop[2].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_pointer_value_2,
      Q => ADDRA(2),
      R => I1
    );
\stack_loop[2].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => ADDRA(2),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state_0,
      I4 => t_state2_flop_n_0,
      I5 => '1',
      O5 => feed_pointer_value_2,
      O6 => half_pointer_value_2
    );
\stack_loop[3].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_pointer_value_3,
      Q => ADDRA(3),
      R => I1
    );
\stack_loop[3].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => ADDRA(3),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state_0,
      I4 => t_state2_flop_n_0,
      I5 => '1',
      O5 => feed_pointer_value_3,
      O6 => half_pointer_value_3
    );
\stack_loop[4].upper_stack.pointer_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_pointer_value_4,
      Q => ADDRA(4),
      R => I1
    );
\stack_loop[4].upper_stack.stack_muxcy_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => stack_pointer_carry_3,
      CO(3 downto 1) => \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => I2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => feed_pointer_value_4,
      O(3 downto 1) => \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => stack_pointer_value_4,
      S(3 downto 1) => \NLW_stack_loop[4].upper_stack.stack_muxcy_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => half_pointer_value_4
    );
\stack_loop[4].upper_stack.stack_pointer_lut\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"002A252AAAAAAAAA"
    )
        port map (
      I0 => ADDRA(4),
      I1 => pop_stack,
      I2 => push_stack,
      I3 => t_state_0,
      I4 => t_state2_flop_n_0,
      I5 => '1',
      O5 => feed_pointer_value_4,
      O6 => half_pointer_value_4
    );
stack_ram_high: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      DIA(1 downto 0) => \^dsppicoaddress\(5 downto 4),
      DIB(1 downto 0) => \^dsppicoaddress\(7 downto 6),
      DIC(1 downto 0) => \^dsppicoaddress\(9 downto 8),
      DID(1) => picoblaze6_address_net(11),
      DID(0) => \^dsppicoaddress\(10),
      DOA(1) => stack_ram_high_n_0,
      DOA(0) => stack_ram_high_n_1,
      DOB(1) => stack_ram_high_n_2,
      DOB(0) => stack_ram_high_n_3,
      DOC(1) => stack_ram_high_n_4,
      DOC(0) => stack_ram_high_n_5,
      DOD(1) => stack_ram_high_n_6,
      DOD(0) => stack_ram_high_n_7,
      WCLK => clk,
      WE => t_state_0
    );
stack_ram_low: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4 downto 0) => ADDRA(4 downto 0),
      ADDRB(4 downto 0) => ADDRA(4 downto 0),
      ADDRC(4 downto 0) => ADDRA(4 downto 0),
      ADDRD(4 downto 0) => ADDRA(4 downto 0),
      DIA(1) => zero_flag,
      DIA(0) => carry_flag,
      DIB(1) => I0,
      DIB(0) => I3,
      DIC(1 downto 0) => \^dsppicoaddress\(1 downto 0),
      DID(1 downto 0) => \^dsppicoaddress\(3 downto 2),
      DOA(1) => stack_ram_low_n_0,
      DOA(0) => stack_ram_low_n_1,
      DOB(1) => stack_ram_low_n_2,
      DOB(0) => stack_ram_low_n_3,
      DOC(1) => stack_ram_low_n_4,
      DOC(0) => stack_ram_low_n_5,
      DOD(1) => stack_ram_low_n_6,
      DOD(0) => stack_ram_low_n_7,
      WCLK => clk,
      WE => t_state_0
    );
stack_zero_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stack_ram_low_n_0,
      Q => shadow_zero_value,
      R => '0'
    );
sx_addr4_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sx_addr4_value,
      Q => ADDRB(4),
      R => '0'
    );
t_state1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => t_state_value_0,
      Q => t_state_0,
      R => '0'
    );
t_state2_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => t_state_value_1,
      Q => t_state2_flop_n_0,
      R => '0'
    );
t_state_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0083000B00C4004C"
    )
        port map (
      I0 => t_state_0,
      I1 => t_state2_flop_n_0,
      I2 => '0',
      I3 => I1,
      I4 => I4,
      I5 => '1',
      O5 => t_state_value_0,
      O6 => t_state_value_1
    );
\update_phase[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => picoblaze6_port_id_net(2),
      I1 => picoblaze6_port_id_net(0),
      I2 => picoblaze6_port_id_net(1),
      I3 => \^port_id\(0),
      I4 => \update_phase[0]_INST_0_i_1_n_0\,
      I5 => picoblaze6_write_strobe_net,
      O => \update_phase[0]\
    );
\update_phase[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => picoblaze6_port_id_net(6),
      I1 => picoblaze6_port_id_net(7),
      I2 => picoblaze6_port_id_net(5),
      I3 => picoblaze6_port_id_net(4),
      O => \update_phase[0]_INST_0_i_1_n_0\
    );
upper_parity_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => I015_in,
      I1 => I014_in,
      I2 => I07_in,
      I3 => I06_in,
      I4 => I00_in,
      I5 => I5,
      O => upper_parity
    );
upper_reg_banks: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      IS_WCLK_INVERTED => '0'
    )
        port map (
      ADDRA(4) => I3,
      ADDRA(3 downto 0) => dsppicoinstruction(7 downto 4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => dsppicoinstruction(11 downto 8),
      ADDRC(4) => I3,
      ADDRC(3 downto 0) => dsppicoinstruction(7 downto 4),
      ADDRD(4) => ADDRB(4),
      ADDRD(3 downto 0) => dsppicoinstruction(11 downto 8),
      DIA(1) => alu_result_5,
      DIA(0) => alu_result_4,
      DIB(1) => alu_result_5,
      DIB(0) => alu_result_4,
      DIC(1) => alu_result_7,
      DIC(0) => alu_result_6,
      DID(1) => alu_result_7,
      DID(0) => alu_result_6,
      DOA(1 downto 0) => DOA(1 downto 0),
      DOB(1 downto 0) => sx(5 downto 4),
      DOC(1 downto 0) => DOC(1 downto 0),
      DOD(1 downto 0) => sx(7 downto 6),
      WCLK => clk,
      WE => register_enable
    );
upper_zero_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF000000000000"
    )
        port map (
      I0 => dsppicoinstruction(14),
      I1 => dsppicoinstruction(15),
      I2 => dsppicoinstruction(16),
      I3 => '1',
      I4 => '1',
      I5 => '1',
      O => upper_zero_sel
    );
use_zero_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => use_zero_flag_value,
      Q => use_zero_flag,
      R => '0'
    );
use_zero_flag_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"A280000000F000F0"
    )
        port map (
      I0 => dsppicoinstruction(13),
      I1 => dsppicoinstruction(14),
      I2 => dsppicoinstruction(15),
      I3 => dsppicoinstruction(16),
      I4 => '1',
      I5 => '1',
      O5 => strobe_type,
      O6 => use_zero_flag_value
    );
write_strobe_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => write_strobe_value,
      Q => picoblaze6_write_strobe_net,
      R => active_interrupt
    );
zero_flag_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => clk,
      CE => flag_enable,
      D => zero_flag_value,
      Q => zero_flag,
      R => I1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_axi_lite_interface_verilog is
  port (
    minized_user_dsp_picos_s_axi_awready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_wready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_arready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_bvalid : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_rvalid : out STD_LOGIC;
    tx_high : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : out STD_LOGIC;
    tonedetecton : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_signal_select : out STD_LOGIC_VECTOR ( 3 downto 0 );
    select_monitor_stream : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    receivefreq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    minized_user_dsp_picos_s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_awvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_wvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_bready : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_arvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_rready : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minized_user_dsp_picos_s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minized_user_dsp_picos_s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minized_user_dsp_picos_aresetn : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demodsignallevel : in STD_LOGIC_VECTOR ( 27 downto 0 );
    agcvalue : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_axi_lite_interface_verilog;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_axi_lite_interface_verilog is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_arready0 : STD_LOGIC;
  signal axi_awaddr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal dec_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^minized_user_dsp_picos_s_axi_arready\ : STD_LOGIC;
  signal \^minized_user_dsp_picos_s_axi_awready\ : STD_LOGIC;
  signal \^minized_user_dsp_picos_s_axi_bvalid\ : STD_LOGIC;
  signal \^minized_user_dsp_picos_s_axi_rvalid\ : STD_LOGIC;
  signal \^minized_user_dsp_picos_s_axi_wready\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^receivefreq\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^reset\ : STD_LOGIC;
  signal \^rx_signal_select\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^select_monitor_stream\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \slv_reg_array[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_array[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_array[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_array[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_array_reg[2]\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \slv_reg_array_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \slv_reg_array_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  signal \^tonedetecton\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tx_high\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \slv_reg_array[0][0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \slv_reg_array[2][15]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \slv_reg_array[2][15]_i_3\ : label is "soft_lutpair0";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  minized_user_dsp_picos_s_axi_arready <= \^minized_user_dsp_picos_s_axi_arready\;
  minized_user_dsp_picos_s_axi_awready <= \^minized_user_dsp_picos_s_axi_awready\;
  minized_user_dsp_picos_s_axi_bvalid <= \^minized_user_dsp_picos_s_axi_bvalid\;
  minized_user_dsp_picos_s_axi_rvalid <= \^minized_user_dsp_picos_s_axi_rvalid\;
  minized_user_dsp_picos_s_axi_wready <= \^minized_user_dsp_picos_s_axi_wready\;
  receivefreq(15 downto 0) <= \^receivefreq\(15 downto 0);
  reset <= \^reset\;
  rx_signal_select(3 downto 0) <= \^rx_signal_select\(3 downto 0);
  select_monitor_stream(1 downto 0) <= \^select_monitor_stream\(1 downto 0);
  tonedetecton(0) <= \^tonedetecton\(0);
  tx_high(0) <= \^tx_high\(0);
\axi_araddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_arready0,
      D => minized_user_dsp_picos_s_axi_araddr(0),
      Q => axi_araddr(0),
      R => p_0_in
    );
\axi_araddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_arready0,
      D => minized_user_dsp_picos_s_axi_araddr(1),
      Q => axi_araddr(1),
      R => p_0_in
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_arready0,
      D => minized_user_dsp_picos_s_axi_araddr(2),
      Q => axi_araddr(2),
      R => p_0_in
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_arready0,
      D => minized_user_dsp_picos_s_axi_araddr(3),
      Q => axi_araddr(3),
      R => p_0_in
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => minized_user_dsp_picos_s_axi_arvalid,
      I1 => \^minized_user_dsp_picos_s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_arready0,
      Q => \^minized_user_dsp_picos_s_axi_arready\,
      R => p_0_in
    );
\axi_awaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_awready0,
      D => minized_user_dsp_picos_s_axi_awaddr(0),
      Q => axi_awaddr(0),
      R => p_0_in
    );
\axi_awaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_awready0,
      D => minized_user_dsp_picos_s_axi_awaddr(1),
      Q => axi_awaddr(1),
      R => p_0_in
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_awready0,
      D => minized_user_dsp_picos_s_axi_awaddr(2),
      Q => axi_awaddr(2),
      R => p_0_in
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_awready0,
      D => minized_user_dsp_picos_s_axi_awaddr(3),
      Q => axi_awaddr(3),
      R => p_0_in
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => minized_user_dsp_picos_aresetn,
      O => p_0_in
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => minized_user_dsp_picos_s_axi_awvalid,
      I1 => minized_user_dsp_picos_s_axi_wvalid,
      I2 => \^minized_user_dsp_picos_s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_awready0,
      Q => \^minized_user_dsp_picos_s_axi_awready\,
      R => p_0_in
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => minized_user_dsp_picos_s_axi_awvalid,
      I1 => minized_user_dsp_picos_s_axi_wvalid,
      I2 => \^minized_user_dsp_picos_s_axi_awready\,
      I3 => \^minized_user_dsp_picos_s_axi_wready\,
      I4 => minized_user_dsp_picos_s_axi_bready,
      I5 => \^minized_user_dsp_picos_s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^minized_user_dsp_picos_s_axi_bvalid\,
      R => p_0_in
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(0),
      I1 => \^tx_high\(0),
      I2 => demodsignallevel(0),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(0),
      O => p_0_in1_in(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(10),
      I1 => \slv_reg_array_reg_n_0_[0][10]\,
      I2 => demodsignallevel(6),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(10),
      O => p_0_in1_in(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(11),
      I1 => \slv_reg_array_reg_n_0_[0][11]\,
      I2 => demodsignallevel(7),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(11),
      O => p_0_in1_in(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(12),
      I1 => \slv_reg_array_reg_n_0_[0][12]\,
      I2 => demodsignallevel(8),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(12),
      O => p_0_in1_in(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(13),
      I1 => \slv_reg_array_reg_n_0_[0][13]\,
      I2 => demodsignallevel(9),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(13),
      O => p_0_in1_in(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(14),
      I1 => \slv_reg_array_reg_n_0_[0][14]\,
      I2 => demodsignallevel(10),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(14),
      O => p_0_in1_in(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(15),
      I1 => \slv_reg_array_reg_n_0_[0][15]\,
      I2 => demodsignallevel(11),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(15),
      O => p_0_in1_in(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][16]\,
      I1 => \slv_reg_array_reg_n_0_[0][16]\,
      I2 => demodsignallevel(12),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(16),
      O => p_0_in1_in(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][17]\,
      I1 => \slv_reg_array_reg_n_0_[0][17]\,
      I2 => demodsignallevel(13),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(17),
      O => p_0_in1_in(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][18]\,
      I1 => \slv_reg_array_reg_n_0_[0][18]\,
      I2 => demodsignallevel(14),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(18),
      O => p_0_in1_in(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][19]\,
      I1 => \slv_reg_array_reg_n_0_[0][19]\,
      I2 => demodsignallevel(15),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(19),
      O => p_0_in1_in(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(1),
      I1 => \^select_monitor_stream\(0),
      I2 => demodsignallevel(1),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(1),
      O => p_0_in1_in(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][20]\,
      I1 => \slv_reg_array_reg_n_0_[0][20]\,
      I2 => demodsignallevel(16),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(20),
      O => p_0_in1_in(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][21]\,
      I1 => \slv_reg_array_reg_n_0_[0][21]\,
      I2 => demodsignallevel(17),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(21),
      O => p_0_in1_in(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][22]\,
      I1 => \slv_reg_array_reg_n_0_[0][22]\,
      I2 => demodsignallevel(18),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(22),
      O => p_0_in1_in(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][23]\,
      I1 => \slv_reg_array_reg_n_0_[0][23]\,
      I2 => demodsignallevel(19),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(23),
      O => p_0_in1_in(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][24]\,
      I1 => \slv_reg_array_reg_n_0_[0][24]\,
      I2 => demodsignallevel(20),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(24),
      O => p_0_in1_in(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][25]\,
      I1 => \slv_reg_array_reg_n_0_[0][25]\,
      I2 => demodsignallevel(21),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(25),
      O => p_0_in1_in(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][26]\,
      I1 => \slv_reg_array_reg_n_0_[0][26]\,
      I2 => demodsignallevel(22),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(26),
      O => p_0_in1_in(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][27]\,
      I1 => \slv_reg_array_reg_n_0_[0][27]\,
      I2 => demodsignallevel(23),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(27),
      O => p_0_in1_in(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][28]\,
      I1 => \slv_reg_array_reg_n_0_[0][28]\,
      I2 => demodsignallevel(24),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(28),
      O => p_0_in1_in(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][29]\,
      I1 => \slv_reg_array_reg_n_0_[0][29]\,
      I2 => demodsignallevel(25),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(29),
      O => p_0_in1_in(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(2),
      I1 => \^select_monitor_stream\(1),
      I2 => agcvalue(0),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(2),
      O => p_0_in1_in(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][30]\,
      I1 => \slv_reg_array_reg_n_0_[0][30]\,
      I2 => demodsignallevel(26),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(30),
      O => p_0_in1_in(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \slv_reg_array_reg_n_0_[1][31]\,
      I1 => \slv_reg_array_reg_n_0_[0][31]\,
      I2 => demodsignallevel(27),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \slv_reg_array_reg[2]\(31),
      O => p_0_in1_in(31)
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => axi_araddr(3),
      I1 => axi_araddr(0),
      I2 => axi_araddr(1),
      O => dec_r(1)
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => axi_araddr(2),
      I1 => axi_araddr(0),
      I2 => axi_araddr(1),
      O => dec_r(0)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(3),
      I1 => \^rx_signal_select\(0),
      I2 => agcvalue(1),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(3),
      O => p_0_in1_in(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(4),
      I1 => \^rx_signal_select\(1),
      I2 => agcvalue(2),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(4),
      O => p_0_in1_in(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(5),
      I1 => \^rx_signal_select\(2),
      I2 => agcvalue(3),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(5),
      O => p_0_in1_in(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(6),
      I1 => \^rx_signal_select\(3),
      I2 => demodsignallevel(2),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(6),
      O => p_0_in1_in(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(7),
      I1 => \^tonedetecton\(0),
      I2 => demodsignallevel(3),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(7),
      O => p_0_in1_in(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(8),
      I1 => \^reset\,
      I2 => demodsignallevel(4),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(8),
      O => p_0_in1_in(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^a\(9),
      I1 => \slv_reg_array_reg_n_0_[0][9]\,
      I2 => demodsignallevel(5),
      I3 => dec_r(1),
      I4 => dec_r(0),
      I5 => \^receivefreq\(9),
      O => p_0_in1_in(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(0),
      Q => minized_user_dsp_picos_s_axi_rdata(0),
      R => p_0_in
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(10),
      Q => minized_user_dsp_picos_s_axi_rdata(10),
      R => p_0_in
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(11),
      Q => minized_user_dsp_picos_s_axi_rdata(11),
      R => p_0_in
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(12),
      Q => minized_user_dsp_picos_s_axi_rdata(12),
      R => p_0_in
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(13),
      Q => minized_user_dsp_picos_s_axi_rdata(13),
      R => p_0_in
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(14),
      Q => minized_user_dsp_picos_s_axi_rdata(14),
      R => p_0_in
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(15),
      Q => minized_user_dsp_picos_s_axi_rdata(15),
      R => p_0_in
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(16),
      Q => minized_user_dsp_picos_s_axi_rdata(16),
      R => p_0_in
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(17),
      Q => minized_user_dsp_picos_s_axi_rdata(17),
      R => p_0_in
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(18),
      Q => minized_user_dsp_picos_s_axi_rdata(18),
      R => p_0_in
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(19),
      Q => minized_user_dsp_picos_s_axi_rdata(19),
      R => p_0_in
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(1),
      Q => minized_user_dsp_picos_s_axi_rdata(1),
      R => p_0_in
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(20),
      Q => minized_user_dsp_picos_s_axi_rdata(20),
      R => p_0_in
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(21),
      Q => minized_user_dsp_picos_s_axi_rdata(21),
      R => p_0_in
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(22),
      Q => minized_user_dsp_picos_s_axi_rdata(22),
      R => p_0_in
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(23),
      Q => minized_user_dsp_picos_s_axi_rdata(23),
      R => p_0_in
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(24),
      Q => minized_user_dsp_picos_s_axi_rdata(24),
      R => p_0_in
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(25),
      Q => minized_user_dsp_picos_s_axi_rdata(25),
      R => p_0_in
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(26),
      Q => minized_user_dsp_picos_s_axi_rdata(26),
      R => p_0_in
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(27),
      Q => minized_user_dsp_picos_s_axi_rdata(27),
      R => p_0_in
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(28),
      Q => minized_user_dsp_picos_s_axi_rdata(28),
      R => p_0_in
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(29),
      Q => minized_user_dsp_picos_s_axi_rdata(29),
      R => p_0_in
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(2),
      Q => minized_user_dsp_picos_s_axi_rdata(2),
      R => p_0_in
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(30),
      Q => minized_user_dsp_picos_s_axi_rdata(30),
      R => p_0_in
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(31),
      Q => minized_user_dsp_picos_s_axi_rdata(31),
      R => p_0_in
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(3),
      Q => minized_user_dsp_picos_s_axi_rdata(3),
      R => p_0_in
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(4),
      Q => minized_user_dsp_picos_s_axi_rdata(4),
      R => p_0_in
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(5),
      Q => minized_user_dsp_picos_s_axi_rdata(5),
      R => p_0_in
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(6),
      Q => minized_user_dsp_picos_s_axi_rdata(6),
      R => p_0_in
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(7),
      Q => minized_user_dsp_picos_s_axi_rdata(7),
      R => p_0_in
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(8),
      Q => minized_user_dsp_picos_s_axi_rdata(8),
      R => p_0_in
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \slv_reg_rden__0\,
      D => p_0_in1_in(9),
      Q => minized_user_dsp_picos_s_axi_rdata(9),
      R => p_0_in
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F88"
    )
        port map (
      I0 => \^minized_user_dsp_picos_s_axi_arready\,
      I1 => minized_user_dsp_picos_s_axi_arvalid,
      I2 => minized_user_dsp_picos_s_axi_rready,
      I3 => \^minized_user_dsp_picos_s_axi_rvalid\,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^minized_user_dsp_picos_s_axi_rvalid\,
      R => p_0_in
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => minized_user_dsp_picos_s_axi_awvalid,
      I1 => minized_user_dsp_picos_s_axi_wvalid,
      I2 => \^minized_user_dsp_picos_s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => axi_wready0,
      Q => \^minized_user_dsp_picos_s_axi_wready\,
      R => p_0_in
    );
\slv_reg_array[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000080000000"
    )
        port map (
      I0 => minized_user_dsp_picos_s_axi_wdata(0),
      I1 => \slv_reg_array[0][0]_i_2_n_0\,
      I2 => minized_user_dsp_picos_s_axi_wstrb(0),
      I3 => \slv_reg_wren__0\,
      I4 => minized_user_dsp_picos_aresetn,
      I5 => \^tx_high\(0),
      O => \slv_reg_array[0][0]_i_1_n_0\
    );
\slv_reg_array[0][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCFD"
    )
        port map (
      I0 => axi_awaddr(2),
      I1 => axi_awaddr(1),
      I2 => axi_awaddr(0),
      I3 => axi_awaddr(3),
      O => \slv_reg_array[0][0]_i_2_n_0\
    );
\slv_reg_array[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[0][0]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(2),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[0][23]_i_1_n_0\
    );
\slv_reg_array[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[0][0]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(0),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[0][2]_i_1_n_0\
    );
\slv_reg_array[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[0][0]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(3),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[0][31]_i_1_n_0\
    );
\slv_reg_array[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[0][0]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(1),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[0][8]_i_1_n_0\
    );
\slv_reg_array[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000080000000"
    )
        port map (
      I0 => minized_user_dsp_picos_s_axi_wdata(0),
      I1 => \slv_reg_array[1][0]_i_2_n_0\,
      I2 => minized_user_dsp_picos_s_axi_wstrb(0),
      I3 => \slv_reg_wren__0\,
      I4 => minized_user_dsp_picos_aresetn,
      I5 => \^a\(0),
      O => \slv_reg_array[1][0]_i_1_n_0\
    );
\slv_reg_array[1][0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => axi_awaddr(2),
      I1 => axi_awaddr(1),
      I2 => axi_awaddr(0),
      I3 => axi_awaddr(3),
      O => \slv_reg_array[1][0]_i_2_n_0\
    );
\slv_reg_array[1][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[1][0]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(1),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[1][15]_i_1_n_0\
    );
\slv_reg_array[1][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[1][0]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(2),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[1][23]_i_1_n_0\
    );
\slv_reg_array[1][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[1][0]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(3),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[1][31]_i_1_n_0\
    );
\slv_reg_array[1][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[1][0]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(0),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[1][7]_i_1_n_0\
    );
\slv_reg_array[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000080000000"
    )
        port map (
      I0 => minized_user_dsp_picos_s_axi_wdata(0),
      I1 => \slv_reg_array[2][15]_i_2_n_0\,
      I2 => minized_user_dsp_picos_s_axi_wstrb(0),
      I3 => \slv_reg_wren__0\,
      I4 => minized_user_dsp_picos_aresetn,
      I5 => \^receivefreq\(0),
      O => \slv_reg_array[2][0]_i_1_n_0\
    );
\slv_reg_array[2][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[2][15]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(1),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[2][15]_i_1_n_0\
    );
\slv_reg_array[2][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => axi_awaddr(3),
      I1 => axi_awaddr(1),
      I2 => axi_awaddr(0),
      I3 => axi_awaddr(2),
      O => \slv_reg_array[2][15]_i_2_n_0\
    );
\slv_reg_array[2][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^minized_user_dsp_picos_s_axi_wready\,
      I1 => \^minized_user_dsp_picos_s_axi_awready\,
      I2 => minized_user_dsp_picos_s_axi_awvalid,
      I3 => minized_user_dsp_picos_s_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg_array[2][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[2][15]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(2),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[2][23]_i_1_n_0\
    );
\slv_reg_array[2][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[2][15]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(3),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[2][31]_i_1_n_0\
    );
\slv_reg_array[2][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_array[2][15]_i_2_n_0\,
      I1 => minized_user_dsp_picos_s_axi_wstrb(0),
      I2 => minized_user_dsp_picos_aresetn,
      I3 => \slv_reg_wren__0\,
      O => \slv_reg_array[2][7]_i_1_n_0\
    );
\slv_reg_array_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \slv_reg_array[0][0]_i_1_n_0\,
      Q => \^tx_high\(0),
      R => '0'
    );
\slv_reg_array_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][8]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(10),
      Q => \slv_reg_array_reg_n_0_[0][10]\,
      R => '0'
    );
\slv_reg_array_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][8]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(11),
      Q => \slv_reg_array_reg_n_0_[0][11]\,
      R => '0'
    );
\slv_reg_array_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][8]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(12),
      Q => \slv_reg_array_reg_n_0_[0][12]\,
      R => '0'
    );
\slv_reg_array_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][8]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(13),
      Q => \slv_reg_array_reg_n_0_[0][13]\,
      R => '0'
    );
\slv_reg_array_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][8]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(14),
      Q => \slv_reg_array_reg_n_0_[0][14]\,
      R => '0'
    );
\slv_reg_array_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][8]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(15),
      Q => \slv_reg_array_reg_n_0_[0][15]\,
      R => '0'
    );
\slv_reg_array_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(16),
      Q => \slv_reg_array_reg_n_0_[0][16]\,
      R => '0'
    );
\slv_reg_array_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(17),
      Q => \slv_reg_array_reg_n_0_[0][17]\,
      R => '0'
    );
\slv_reg_array_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(18),
      Q => \slv_reg_array_reg_n_0_[0][18]\,
      R => '0'
    );
\slv_reg_array_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(19),
      Q => \slv_reg_array_reg_n_0_[0][19]\,
      R => '0'
    );
\slv_reg_array_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][2]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(1),
      Q => \^select_monitor_stream\(0),
      R => '0'
    );
\slv_reg_array_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(20),
      Q => \slv_reg_array_reg_n_0_[0][20]\,
      R => '0'
    );
\slv_reg_array_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(21),
      Q => \slv_reg_array_reg_n_0_[0][21]\,
      R => '0'
    );
\slv_reg_array_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(22),
      Q => \slv_reg_array_reg_n_0_[0][22]\,
      R => '0'
    );
\slv_reg_array_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(23),
      Q => \slv_reg_array_reg_n_0_[0][23]\,
      R => '0'
    );
\slv_reg_array_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(24),
      Q => \slv_reg_array_reg_n_0_[0][24]\,
      R => '0'
    );
\slv_reg_array_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(25),
      Q => \slv_reg_array_reg_n_0_[0][25]\,
      R => '0'
    );
\slv_reg_array_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(26),
      Q => \slv_reg_array_reg_n_0_[0][26]\,
      R => '0'
    );
\slv_reg_array_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(27),
      Q => \slv_reg_array_reg_n_0_[0][27]\,
      R => '0'
    );
\slv_reg_array_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(28),
      Q => \slv_reg_array_reg_n_0_[0][28]\,
      R => '0'
    );
\slv_reg_array_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(29),
      Q => \slv_reg_array_reg_n_0_[0][29]\,
      R => '0'
    );
\slv_reg_array_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][2]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(2),
      Q => \^select_monitor_stream\(1),
      R => '0'
    );
\slv_reg_array_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(30),
      Q => \slv_reg_array_reg_n_0_[0][30]\,
      R => '0'
    );
\slv_reg_array_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(31),
      Q => \slv_reg_array_reg_n_0_[0][31]\,
      R => '0'
    );
\slv_reg_array_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][2]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(3),
      Q => \^rx_signal_select\(0),
      R => '0'
    );
\slv_reg_array_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][2]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(4),
      Q => \^rx_signal_select\(1),
      R => '0'
    );
\slv_reg_array_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][2]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(5),
      Q => \^rx_signal_select\(2),
      R => '0'
    );
\slv_reg_array_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][2]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(6),
      Q => \^rx_signal_select\(3),
      R => '0'
    );
\slv_reg_array_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][2]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(7),
      Q => \^tonedetecton\(0),
      R => '0'
    );
\slv_reg_array_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][8]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(8),
      Q => \^reset\,
      R => '0'
    );
\slv_reg_array_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[0][8]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(9),
      Q => \slv_reg_array_reg_n_0_[0][9]\,
      R => '0'
    );
\slv_reg_array_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \slv_reg_array[1][0]_i_1_n_0\,
      Q => \^a\(0),
      R => '0'
    );
\slv_reg_array_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(10),
      Q => \^a\(10),
      R => '0'
    );
\slv_reg_array_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(11),
      Q => \^a\(11),
      R => '0'
    );
\slv_reg_array_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(12),
      Q => \^a\(12),
      R => '0'
    );
\slv_reg_array_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(13),
      Q => \^a\(13),
      R => '0'
    );
\slv_reg_array_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(14),
      Q => \^a\(14),
      R => '0'
    );
\slv_reg_array_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(15),
      Q => \^a\(15),
      R => '0'
    );
\slv_reg_array_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(16),
      Q => \slv_reg_array_reg_n_0_[1][16]\,
      R => '0'
    );
\slv_reg_array_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(17),
      Q => \slv_reg_array_reg_n_0_[1][17]\,
      R => '0'
    );
\slv_reg_array_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(18),
      Q => \slv_reg_array_reg_n_0_[1][18]\,
      R => '0'
    );
\slv_reg_array_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(19),
      Q => \slv_reg_array_reg_n_0_[1][19]\,
      R => '0'
    );
\slv_reg_array_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(1),
      Q => \^a\(1),
      R => '0'
    );
\slv_reg_array_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(20),
      Q => \slv_reg_array_reg_n_0_[1][20]\,
      R => '0'
    );
\slv_reg_array_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(21),
      Q => \slv_reg_array_reg_n_0_[1][21]\,
      R => '0'
    );
\slv_reg_array_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(22),
      Q => \slv_reg_array_reg_n_0_[1][22]\,
      R => '0'
    );
\slv_reg_array_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(23),
      Q => \slv_reg_array_reg_n_0_[1][23]\,
      R => '0'
    );
\slv_reg_array_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(24),
      Q => \slv_reg_array_reg_n_0_[1][24]\,
      R => '0'
    );
\slv_reg_array_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(25),
      Q => \slv_reg_array_reg_n_0_[1][25]\,
      R => '0'
    );
\slv_reg_array_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(26),
      Q => \slv_reg_array_reg_n_0_[1][26]\,
      R => '0'
    );
\slv_reg_array_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(27),
      Q => \slv_reg_array_reg_n_0_[1][27]\,
      R => '0'
    );
\slv_reg_array_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(28),
      Q => \slv_reg_array_reg_n_0_[1][28]\,
      R => '0'
    );
\slv_reg_array_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(29),
      Q => \slv_reg_array_reg_n_0_[1][29]\,
      R => '0'
    );
\slv_reg_array_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(2),
      Q => \^a\(2),
      R => '0'
    );
\slv_reg_array_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(30),
      Q => \slv_reg_array_reg_n_0_[1][30]\,
      R => '0'
    );
\slv_reg_array_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(31),
      Q => \slv_reg_array_reg_n_0_[1][31]\,
      R => '0'
    );
\slv_reg_array_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(3),
      Q => \^a\(3),
      R => '0'
    );
\slv_reg_array_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(4),
      Q => \^a\(4),
      R => '0'
    );
\slv_reg_array_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(5),
      Q => \^a\(5),
      R => '0'
    );
\slv_reg_array_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(6),
      Q => \^a\(6),
      R => '0'
    );
\slv_reg_array_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(7),
      Q => \^a\(7),
      R => '0'
    );
\slv_reg_array_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(8),
      Q => \^a\(8),
      R => '0'
    );
\slv_reg_array_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[1][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(9),
      Q => \^a\(9),
      R => '0'
    );
\slv_reg_array_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \slv_reg_array[2][0]_i_1_n_0\,
      Q => \^receivefreq\(0),
      R => '0'
    );
\slv_reg_array_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(10),
      Q => \^receivefreq\(10),
      R => '0'
    );
\slv_reg_array_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(11),
      Q => \^receivefreq\(11),
      R => '0'
    );
\slv_reg_array_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(12),
      Q => \^receivefreq\(12),
      R => '0'
    );
\slv_reg_array_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(13),
      Q => \^receivefreq\(13),
      R => '0'
    );
\slv_reg_array_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(14),
      Q => \^receivefreq\(14),
      R => '0'
    );
\slv_reg_array_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(15),
      Q => \^receivefreq\(15),
      R => '0'
    );
\slv_reg_array_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(16),
      Q => \slv_reg_array_reg[2]\(16),
      R => '0'
    );
\slv_reg_array_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(17),
      Q => \slv_reg_array_reg[2]\(17),
      R => '0'
    );
\slv_reg_array_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(18),
      Q => \slv_reg_array_reg[2]\(18),
      R => '0'
    );
\slv_reg_array_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(19),
      Q => \slv_reg_array_reg[2]\(19),
      R => '0'
    );
\slv_reg_array_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(1),
      Q => \^receivefreq\(1),
      R => '0'
    );
\slv_reg_array_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(20),
      Q => \slv_reg_array_reg[2]\(20),
      R => '0'
    );
\slv_reg_array_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(21),
      Q => \slv_reg_array_reg[2]\(21),
      R => '0'
    );
\slv_reg_array_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(22),
      Q => \slv_reg_array_reg[2]\(22),
      R => '0'
    );
\slv_reg_array_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][23]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(23),
      Q => \slv_reg_array_reg[2]\(23),
      R => '0'
    );
\slv_reg_array_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(24),
      Q => \slv_reg_array_reg[2]\(24),
      R => '0'
    );
\slv_reg_array_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(25),
      Q => \slv_reg_array_reg[2]\(25),
      R => '0'
    );
\slv_reg_array_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(26),
      Q => \slv_reg_array_reg[2]\(26),
      R => '0'
    );
\slv_reg_array_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(27),
      Q => \slv_reg_array_reg[2]\(27),
      R => '0'
    );
\slv_reg_array_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(28),
      Q => \slv_reg_array_reg[2]\(28),
      R => '0'
    );
\slv_reg_array_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(29),
      Q => \slv_reg_array_reg[2]\(29),
      R => '0'
    );
\slv_reg_array_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(2),
      Q => \^receivefreq\(2),
      R => '0'
    );
\slv_reg_array_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(30),
      Q => \slv_reg_array_reg[2]\(30),
      R => '0'
    );
\slv_reg_array_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][31]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(31),
      Q => \slv_reg_array_reg[2]\(31),
      R => '0'
    );
\slv_reg_array_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(3),
      Q => \^receivefreq\(3),
      R => '0'
    );
\slv_reg_array_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(4),
      Q => \^receivefreq\(4),
      R => '0'
    );
\slv_reg_array_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(5),
      Q => \^receivefreq\(5),
      R => '0'
    );
\slv_reg_array_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(6),
      Q => \^receivefreq\(6),
      R => '0'
    );
\slv_reg_array_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][7]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(7),
      Q => \^receivefreq\(7),
      R => '0'
    );
\slv_reg_array_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(8),
      Q => \^receivefreq\(8),
      R => '0'
    );
\slv_reg_array_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \slv_reg_array[2][15]_i_1_n_0\,
      D => minized_user_dsp_picos_s_axi_wdata(9),
      Q => \^receivefreq\(9),
      R => '0'
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => minized_user_dsp_picos_s_axi_arvalid,
      I1 => \^minized_user_dsp_picos_s_axi_rvalid\,
      I2 => \^minized_user_dsp_picos_s_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_722c52f4b9 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    en_16_x_baud : out STD_LOGIC;
    clk : in STD_LOGIC;
    register_q_net : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_722c52f4b9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_722c52f4b9 is
  signal \^s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \accum_reg_39_23[1]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[1]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[1]_i_4_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[5]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[10]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[1]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[2]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[3]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[4]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[5]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[6]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[7]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[8]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_accum_reg_39_23_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accum_reg_39_23_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  S(0) <= \^s\(0);
\accum_reg_39_23[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[4]\,
      O => \accum_reg_39_23[1]_i_2_n_0\
    );
\accum_reg_39_23[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[3]\,
      O => \accum_reg_39_23[1]_i_3_n_0\
    );
\accum_reg_39_23[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[1]\,
      O => \accum_reg_39_23[1]_i_4_n_0\
    );
\accum_reg_39_23[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[7]\,
      O => \accum_reg_39_23[5]_i_2_n_0\
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[9]_i_1_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[10]\,
      R => '0'
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[9]_i_1_n_5\,
      Q => \^s\(0),
      R => '0'
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[1]_i_1_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[1]\,
      R => '0'
    );
\accum_reg_39_23_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[1]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[1]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[1]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1101",
      O(3) => \accum_reg_39_23_reg[1]_i_1_n_4\,
      O(2) => \accum_reg_39_23_reg[1]_i_1_n_5\,
      O(1) => \accum_reg_39_23_reg[1]_i_1_n_6\,
      O(0) => \accum_reg_39_23_reg[1]_i_1_n_7\,
      S(3) => \accum_reg_39_23[1]_i_2_n_0\,
      S(2) => \accum_reg_39_23[1]_i_3_n_0\,
      S(1) => \accum_reg_39_23_reg_n_0_[2]\,
      S(0) => \accum_reg_39_23[1]_i_4_n_0\
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[1]_i_1_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[2]\,
      R => '0'
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[1]_i_1_n_5\,
      Q => \accum_reg_39_23_reg_n_0_[3]\,
      R => '0'
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[1]_i_1_n_4\,
      Q => \accum_reg_39_23_reg_n_0_[4]\,
      R => '0'
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[5]_i_1_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[5]\,
      R => '0'
    );
\accum_reg_39_23_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[1]_i_1_n_0\,
      CO(3) => \accum_reg_39_23_reg[5]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[5]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[5]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0100",
      O(3) => \accum_reg_39_23_reg[5]_i_1_n_4\,
      O(2) => \accum_reg_39_23_reg[5]_i_1_n_5\,
      O(1) => \accum_reg_39_23_reg[5]_i_1_n_6\,
      O(0) => \accum_reg_39_23_reg[5]_i_1_n_7\,
      S(3) => \accum_reg_39_23_reg_n_0_[8]\,
      S(2) => \accum_reg_39_23[5]_i_2_n_0\,
      S(1) => \accum_reg_39_23_reg_n_0_[6]\,
      S(0) => \accum_reg_39_23_reg_n_0_[5]\
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[5]_i_1_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[6]\,
      R => '0'
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[5]_i_1_n_5\,
      Q => \accum_reg_39_23_reg_n_0_[7]\,
      R => '0'
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[5]_i_1_n_4\,
      Q => \accum_reg_39_23_reg_n_0_[8]\,
      R => '0'
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[9]_i_1_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[9]\,
      R => '0'
    );
\accum_reg_39_23_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[5]_i_1_n_0\,
      CO(3 downto 2) => \NLW_accum_reg_39_23_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accum_reg_39_23_reg[9]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accum_reg_39_23_reg[9]_i_1_O_UNCONNECTED\(3),
      O(2) => \accum_reg_39_23_reg[9]_i_1_n_5\,
      O(1) => \accum_reg_39_23_reg[9]_i_1_n_6\,
      O(0) => \accum_reg_39_23_reg[9]_i_1_n_7\,
      S(3) => '0',
      S(2) => \^s\(0),
      S(1) => \accum_reg_39_23_reg_n_0_[10]\,
      S(0) => \accum_reg_39_23_reg_n_0_[9]\
    );
sample_lut_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s\(0),
      I1 => register_q_net,
      O => en_16_x_baud
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_e139b753b1 is
  port (
    accum_reg_39_23_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_e139b753b1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_e139b753b1 is
  signal \accum_reg_39_23[13]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[13]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[17]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[5]_i_3_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[9]_i_2_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23[9]_i_3_n_0\ : STD_LOGIC;
  signal \^accum_reg_39_23_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \accum_reg_39_23_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1__0_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[1]_i_1__0_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1__0_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1__0_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[5]_i_1__0_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1__0_n_5\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1__0_n_6\ : STD_LOGIC;
  signal \accum_reg_39_23_reg[9]_i_1__0_n_7\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[10]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[11]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[12]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[13]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[14]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[15]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[16]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[17]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[18]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[19]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[1]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[2]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[3]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[4]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[5]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[6]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[7]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[8]\ : STD_LOGIC;
  signal \accum_reg_39_23_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_accum_reg_39_23_reg[21]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accum_reg_39_23_reg[21]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  accum_reg_39_23_reg(3 downto 0) <= \^accum_reg_39_23_reg\(3 downto 0);
\accum_reg_39_23[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[15]\,
      O => \accum_reg_39_23[13]_i_2_n_0\
    );
\accum_reg_39_23[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[13]\,
      O => \accum_reg_39_23[13]_i_3_n_0\
    );
\accum_reg_39_23[17]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[17]\,
      O => \accum_reg_39_23[17]_i_2_n_0\
    );
\accum_reg_39_23[1]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[3]\,
      O => \accum_reg_39_23[1]_i_2__0_n_0\
    );
\accum_reg_39_23[1]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[1]\,
      O => \accum_reg_39_23[1]_i_3__0_n_0\
    );
\accum_reg_39_23[5]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[7]\,
      O => \accum_reg_39_23[5]_i_2__0_n_0\
    );
\accum_reg_39_23[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[5]\,
      O => \accum_reg_39_23[5]_i_3_n_0\
    );
\accum_reg_39_23[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[11]\,
      O => \accum_reg_39_23[9]_i_2_n_0\
    );
\accum_reg_39_23[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \accum_reg_39_23_reg_n_0_[9]\,
      O => \accum_reg_39_23[9]_i_3_n_0\
    );
\accum_reg_39_23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[9]_i_1__0_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[10]\,
      R => '0'
    );
\accum_reg_39_23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[9]_i_1__0_n_5\,
      Q => \accum_reg_39_23_reg_n_0_[11]\,
      R => '0'
    );
\accum_reg_39_23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[9]_i_1__0_n_4\,
      Q => \accum_reg_39_23_reg_n_0_[12]\,
      R => '0'
    );
\accum_reg_39_23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[13]_i_1_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[13]\,
      R => '0'
    );
\accum_reg_39_23_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[9]_i_1__0_n_0\,
      CO(3) => \accum_reg_39_23_reg[13]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[13]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[13]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0101",
      O(3) => \accum_reg_39_23_reg[13]_i_1_n_4\,
      O(2) => \accum_reg_39_23_reg[13]_i_1_n_5\,
      O(1) => \accum_reg_39_23_reg[13]_i_1_n_6\,
      O(0) => \accum_reg_39_23_reg[13]_i_1_n_7\,
      S(3) => \accum_reg_39_23_reg_n_0_[16]\,
      S(2) => \accum_reg_39_23[13]_i_2_n_0\,
      S(1) => \accum_reg_39_23_reg_n_0_[14]\,
      S(0) => \accum_reg_39_23[13]_i_3_n_0\
    );
\accum_reg_39_23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[13]_i_1_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[14]\,
      R => '0'
    );
\accum_reg_39_23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[13]_i_1_n_5\,
      Q => \accum_reg_39_23_reg_n_0_[15]\,
      R => '0'
    );
\accum_reg_39_23_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[13]_i_1_n_4\,
      Q => \accum_reg_39_23_reg_n_0_[16]\,
      R => '0'
    );
\accum_reg_39_23_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[17]_i_1_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[17]\,
      R => '0'
    );
\accum_reg_39_23_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[13]_i_1_n_0\,
      CO(3) => \accum_reg_39_23_reg[17]_i_1_n_0\,
      CO(2) => \accum_reg_39_23_reg[17]_i_1_n_1\,
      CO(1) => \accum_reg_39_23_reg[17]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \accum_reg_39_23_reg[17]_i_1_n_4\,
      O(2) => \accum_reg_39_23_reg[17]_i_1_n_5\,
      O(1) => \accum_reg_39_23_reg[17]_i_1_n_6\,
      O(0) => \accum_reg_39_23_reg[17]_i_1_n_7\,
      S(3) => \^accum_reg_39_23_reg\(0),
      S(2) => \accum_reg_39_23_reg_n_0_[19]\,
      S(1) => \accum_reg_39_23_reg_n_0_[18]\,
      S(0) => \accum_reg_39_23[17]_i_2_n_0\
    );
\accum_reg_39_23_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[17]_i_1_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[18]\,
      R => '0'
    );
\accum_reg_39_23_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[17]_i_1_n_5\,
      Q => \accum_reg_39_23_reg_n_0_[19]\,
      R => '0'
    );
\accum_reg_39_23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[1]_i_1__0_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[1]\,
      R => '0'
    );
\accum_reg_39_23_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accum_reg_39_23_reg[1]_i_1__0_n_0\,
      CO(2) => \accum_reg_39_23_reg[1]_i_1__0_n_1\,
      CO(1) => \accum_reg_39_23_reg[1]_i_1__0_n_2\,
      CO(0) => \accum_reg_39_23_reg[1]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0101",
      O(3) => \accum_reg_39_23_reg[1]_i_1__0_n_4\,
      O(2) => \accum_reg_39_23_reg[1]_i_1__0_n_5\,
      O(1) => \accum_reg_39_23_reg[1]_i_1__0_n_6\,
      O(0) => \accum_reg_39_23_reg[1]_i_1__0_n_7\,
      S(3) => \accum_reg_39_23_reg_n_0_[4]\,
      S(2) => \accum_reg_39_23[1]_i_2__0_n_0\,
      S(1) => \accum_reg_39_23_reg_n_0_[2]\,
      S(0) => \accum_reg_39_23[1]_i_3__0_n_0\
    );
\accum_reg_39_23_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[17]_i_1_n_4\,
      Q => \^accum_reg_39_23_reg\(0),
      R => '0'
    );
\accum_reg_39_23_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[21]_i_1_n_7\,
      Q => \^accum_reg_39_23_reg\(1),
      R => '0'
    );
\accum_reg_39_23_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[17]_i_1_n_0\,
      CO(3 downto 2) => \NLW_accum_reg_39_23_reg[21]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accum_reg_39_23_reg[21]_i_1_n_2\,
      CO(0) => \accum_reg_39_23_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accum_reg_39_23_reg[21]_i_1_O_UNCONNECTED\(3),
      O(2) => \accum_reg_39_23_reg[21]_i_1_n_5\,
      O(1) => \accum_reg_39_23_reg[21]_i_1_n_6\,
      O(0) => \accum_reg_39_23_reg[21]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^accum_reg_39_23_reg\(3 downto 1)
    );
\accum_reg_39_23_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[21]_i_1_n_6\,
      Q => \^accum_reg_39_23_reg\(2),
      R => '0'
    );
\accum_reg_39_23_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[21]_i_1_n_5\,
      Q => \^accum_reg_39_23_reg\(3),
      R => '0'
    );
\accum_reg_39_23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[1]_i_1__0_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[2]\,
      R => '0'
    );
\accum_reg_39_23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[1]_i_1__0_n_5\,
      Q => \accum_reg_39_23_reg_n_0_[3]\,
      R => '0'
    );
\accum_reg_39_23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[1]_i_1__0_n_4\,
      Q => \accum_reg_39_23_reg_n_0_[4]\,
      R => '0'
    );
\accum_reg_39_23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[5]_i_1__0_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[5]\,
      R => '0'
    );
\accum_reg_39_23_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[1]_i_1__0_n_0\,
      CO(3) => \accum_reg_39_23_reg[5]_i_1__0_n_0\,
      CO(2) => \accum_reg_39_23_reg[5]_i_1__0_n_1\,
      CO(1) => \accum_reg_39_23_reg[5]_i_1__0_n_2\,
      CO(0) => \accum_reg_39_23_reg[5]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0101",
      O(3) => \accum_reg_39_23_reg[5]_i_1__0_n_4\,
      O(2) => \accum_reg_39_23_reg[5]_i_1__0_n_5\,
      O(1) => \accum_reg_39_23_reg[5]_i_1__0_n_6\,
      O(0) => \accum_reg_39_23_reg[5]_i_1__0_n_7\,
      S(3) => \accum_reg_39_23_reg_n_0_[8]\,
      S(2) => \accum_reg_39_23[5]_i_2__0_n_0\,
      S(1) => \accum_reg_39_23_reg_n_0_[6]\,
      S(0) => \accum_reg_39_23[5]_i_3_n_0\
    );
\accum_reg_39_23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[5]_i_1__0_n_6\,
      Q => \accum_reg_39_23_reg_n_0_[6]\,
      R => '0'
    );
\accum_reg_39_23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[5]_i_1__0_n_5\,
      Q => \accum_reg_39_23_reg_n_0_[7]\,
      R => '0'
    );
\accum_reg_39_23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[5]_i_1__0_n_4\,
      Q => \accum_reg_39_23_reg_n_0_[8]\,
      R => '0'
    );
\accum_reg_39_23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \accum_reg_39_23_reg[9]_i_1__0_n_7\,
      Q => \accum_reg_39_23_reg_n_0_[9]\,
      R => '0'
    );
\accum_reg_39_23_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \accum_reg_39_23_reg[5]_i_1__0_n_0\,
      CO(3) => \accum_reg_39_23_reg[9]_i_1__0_n_0\,
      CO(2) => \accum_reg_39_23_reg[9]_i_1__0_n_1\,
      CO(1) => \accum_reg_39_23_reg[9]_i_1__0_n_2\,
      CO(0) => \accum_reg_39_23_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0101",
      O(3) => \accum_reg_39_23_reg[9]_i_1__0_n_4\,
      O(2) => \accum_reg_39_23_reg[9]_i_1__0_n_5\,
      O(1) => \accum_reg_39_23_reg[9]_i_1__0_n_6\,
      O(0) => \accum_reg_39_23_reg[9]_i_1__0_n_7\,
      S(3) => \accum_reg_39_23_reg_n_0_[12]\,
      S(2) => \accum_reg_39_23[9]_i_2_n_0\,
      S(1) => \accum_reg_39_23_reg_n_0_[10]\,
      S(0) => \accum_reg_39_23[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f is
  port (
    ledr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \op_mem_37_22_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f is
begin
\latency_pipe_5_26_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \op_mem_37_22_reg[0]\,
      Q => ledr(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f_0 is
  port (
    ledg : out STD_LOGIC_VECTOR ( 0 to 0 );
    fully_2_1_bit : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f_0 : entity is "sysgen_logical_95fce8802f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f_0 is
begin
\latency_pipe_5_26_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => fully_2_1_bit,
      Q => ledg(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f_1 is
  port (
    ledb : out STD_LOGIC_VECTOR ( 0 to 0 );
    fully_2_1_bit : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f_1 : entity is "sysgen_logical_95fce8802f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f_1 is
begin
\latency_pipe_5_26_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => fully_2_1_bit,
      Q => ledb(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_b72735ff45 is
  port (
    logical_y_net : out STD_LOGIC;
    fully_2_1_bitnot : in STD_LOGIC;
    clk : in STD_LOGIC;
    register_q_net : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_b72735ff45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_b72735ff45 is
  signal logical1_y_net : STD_LOGIC;
begin
\latency_pipe_5_26_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => fully_2_1_bitnot,
      Q => logical1_y_net,
      R => '0'
    );
pointer3_lut_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => logical1_y_net,
      I1 => register_q_net,
      O => logical_y_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_9b431b2e11 is
  port (
    in_port : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    port_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \inferred_dsp.use_p_reg.p_reg_reg\ : in STD_LOGIC;
    \inferred_dsp.use_p_reg.p_reg_reg_0\ : in STD_LOGIC;
    \inferred_dsp.use_p_reg.p_reg_reg_1\ : in STD_LOGIC;
    \inferred_dsp.use_p_reg.p_reg_reg_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_9b431b2e11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_9b431b2e11 is
begin
\pipe_36_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => in_port(0),
      R => '0'
    );
\pipe_36_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => in_port(1),
      R => '0'
    );
\pipe_36_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => in_port(2),
      R => '0'
    );
\pipe_36_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => in_port(3),
      R => '0'
    );
\pipe_36_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \inferred_dsp.use_p_reg.p_reg_reg_2\,
      Q => in_port(4),
      R => port_id(0)
    );
\pipe_36_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \inferred_dsp.use_p_reg.p_reg_reg_1\,
      Q => in_port(5),
      R => port_id(0)
    );
\pipe_36_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \inferred_dsp.use_p_reg.p_reg_reg_0\,
      Q => in_port(6),
      R => port_id(0)
    );
\pipe_36_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \inferred_dsp.use_p_reg.p_reg_reg\,
      Q => in_port(7),
      R => port_id(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_d78b09cbf5 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_d78b09cbf5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_d78b09cbf5 is
begin
\pipe_22_22_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\pipe_22_22_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\pipe_22_22_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\pipe_22_22_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\pipe_22_22_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\pipe_22_22_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\pipe_22_22_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\pipe_22_22_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_191ce2b993 is
  port (
    relational_op_net : out STD_LOGIC;
    \latency_pipe_5_26_reg[0]\ : out STD_LOGIC;
    fully_2_1_bit : out STD_LOGIC;
    clk : in STD_LOGIC;
    accum_reg_39_23_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slice11_y_net : in STD_LOGIC;
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_191ce2b993;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_191ce2b993 is
  signal \^relational_op_net\ : STD_LOGIC;
  signal \result_18_3_rel__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \latency_pipe_5_26[0]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \latency_pipe_5_26[0]_i_1__1\ : label is "soft_lutpair2";
begin
  relational_op_net <= \^relational_op_net\;
\latency_pipe_5_26[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^relational_op_net\,
      I1 => nobtsignal(0),
      O => fully_2_1_bit
    );
\latency_pipe_5_26[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^relational_op_net\,
      I1 => slice11_y_net,
      O => \latency_pipe_5_26_reg[0]\
    );
\op_mem_37_22_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \result_18_3_rel__0\,
      Q => \^relational_op_net\,
      R => '0'
    );
result_18_3_rel: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => accum_reg_39_23_reg(3),
      I1 => accum_reg_39_23_reg(2),
      I2 => accum_reg_39_23_reg(0),
      I3 => accum_reg_39_23_reg(1),
      O => \result_18_3_rel__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx6 is
  port (
    buffer_data_present : out STD_LOGIC;
    data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    logical_y_net : in STD_LOGIC;
    clk : in STD_LOGIC;
    rs232_rx : in STD_LOGIC_VECTOR ( 0 to 0 );
    en_16_x_baud : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx6 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
  signal I2 : STD_LOGIC;
  signal I3 : STD_LOGIC;
  signal I4 : STD_LOGIC;
  signal \^buffer_data_present\ : STD_LOGIC;
  signal buffer_write_value : STD_LOGIC;
  signal data_0 : STD_LOGIC;
  signal data_1 : STD_LOGIC;
  signal data_2 : STD_LOGIC;
  signal data_3 : STD_LOGIC;
  signal data_4 : STD_LOGIC;
  signal data_5 : STD_LOGIC;
  signal data_6 : STD_LOGIC;
  signal data_7 : STD_LOGIC;
  signal data_present_value : STD_LOGIC;
  signal data_value_0 : STD_LOGIC;
  signal data_value_1 : STD_LOGIC;
  signal data_value_2 : STD_LOGIC;
  signal data_value_3 : STD_LOGIC;
  signal data_value_4 : STD_LOGIC;
  signal data_value_5 : STD_LOGIC;
  signal data_value_6 : STD_LOGIC;
  signal data_value_7 : STD_LOGIC;
  signal div_0 : STD_LOGIC;
  signal div_1 : STD_LOGIC;
  signal div_2 : STD_LOGIC;
  signal div_3 : STD_LOGIC;
  signal div_carry : STD_LOGIC;
  signal div_value_0 : STD_LOGIC;
  signal div_value_1 : STD_LOGIC;
  signal div_value_2 : STD_LOGIC;
  signal div_value_3 : STD_LOGIC;
  signal en_pointer : STD_LOGIC;
  signal full_lut_n_0 : STD_LOGIC;
  signal pointer3_flop_n_0 : STD_LOGIC;
  signal pointer_value_0 : STD_LOGIC;
  signal pointer_value_1 : STD_LOGIC;
  signal pointer_value_2 : STD_LOGIC;
  signal pointer_value_3 : STD_LOGIC;
  signal run_value : STD_LOGIC;
  signal sample : STD_LOGIC;
  signal sample_dly : STD_LOGIC;
  signal sample_dly_value : STD_LOGIC;
  signal sample_input : STD_LOGIC;
  signal sample_input_value : STD_LOGIC;
  signal sample_value : STD_LOGIC;
  signal start_bit : STD_LOGIC;
  signal start_bit_value : STD_LOGIC;
  signal stop_bit : STD_LOGIC;
  signal stop_bit_value : STD_LOGIC;
  signal zero : STD_LOGIC;
  attribute HBLKNM : string;
  attribute HBLKNM of buffer_write_flop : label is "uart_rx6_4";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of buffer_write_flop : label is "FD";
  attribute box_type : string;
  attribute box_type of buffer_write_flop : label is "PRIMITIVE";
  attribute HBLKNM of data01_lut : label is "uart_rx6_2";
  attribute box_type of data01_lut : label is "PRIMITIVE";
  attribute HBLKNM of data0_flop : label is "uart_rx6_2";
  attribute XILINX_LEGACY_PRIM of data0_flop : label is "FD";
  attribute box_type of data0_flop : label is "PRIMITIVE";
  attribute HBLKNM of data1_flop : label is "uart_rx6_2";
  attribute XILINX_LEGACY_PRIM of data1_flop : label is "FD";
  attribute box_type of data1_flop : label is "PRIMITIVE";
  attribute HBLKNM of data23_lut : label is "uart_rx6_2";
  attribute box_type of data23_lut : label is "PRIMITIVE";
  attribute HBLKNM of data2_flop : label is "uart_rx6_2";
  attribute XILINX_LEGACY_PRIM of data2_flop : label is "FD";
  attribute box_type of data2_flop : label is "PRIMITIVE";
  attribute HBLKNM of data3_flop : label is "uart_rx6_2";
  attribute XILINX_LEGACY_PRIM of data3_flop : label is "FD";
  attribute box_type of data3_flop : label is "PRIMITIVE";
  attribute HBLKNM of data45_lut : label is "uart_rx6_2";
  attribute box_type of data45_lut : label is "PRIMITIVE";
  attribute HBLKNM of data4_flop : label is "uart_rx6_2";
  attribute XILINX_LEGACY_PRIM of data4_flop : label is "FD";
  attribute box_type of data4_flop : label is "PRIMITIVE";
  attribute HBLKNM of data5_flop : label is "uart_rx6_2";
  attribute XILINX_LEGACY_PRIM of data5_flop : label is "FD";
  attribute box_type of data5_flop : label is "PRIMITIVE";
  attribute HBLKNM of data67_lut : label is "uart_rx6_2";
  attribute box_type of data67_lut : label is "PRIMITIVE";
  attribute HBLKNM of data6_flop : label is "uart_rx6_2";
  attribute XILINX_LEGACY_PRIM of data6_flop : label is "FD";
  attribute box_type of data6_flop : label is "PRIMITIVE";
  attribute HBLKNM of data7_flop : label is "uart_rx6_2";
  attribute XILINX_LEGACY_PRIM of data7_flop : label is "FD";
  attribute box_type of data7_flop : label is "PRIMITIVE";
  attribute HBLKNM of data_present_flop : label is "uart_rx6_1";
  attribute XILINX_LEGACY_PRIM of data_present_flop : label is "FDR";
  attribute box_type of data_present_flop : label is "PRIMITIVE";
  attribute HBLKNM of data_present_lut : label is "uart_rx6_1";
  attribute box_type of data_present_lut : label is "PRIMITIVE";
  attribute HBLKNM of \data_width_loop[0].storage_srl\ : label is "uart_rx6_5";
  attribute box_type of \data_width_loop[0].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_width_loop[0].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop ";
  attribute srl_name : string;
  attribute srl_name of \data_width_loop[0].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop[0].storage_srl ";
  attribute HBLKNM of \data_width_loop[1].storage_srl\ : label is "uart_rx6_5";
  attribute box_type of \data_width_loop[1].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[1].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop ";
  attribute srl_name of \data_width_loop[1].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop[1].storage_srl ";
  attribute HBLKNM of \data_width_loop[2].storage_srl\ : label is "uart_rx6_5";
  attribute box_type of \data_width_loop[2].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[2].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop ";
  attribute srl_name of \data_width_loop[2].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop[2].storage_srl ";
  attribute HBLKNM of \data_width_loop[3].storage_srl\ : label is "uart_rx6_5";
  attribute box_type of \data_width_loop[3].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[3].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop ";
  attribute srl_name of \data_width_loop[3].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop[3].storage_srl ";
  attribute HBLKNM of \data_width_loop[4].storage_srl\ : label is "uart_rx6_5";
  attribute box_type of \data_width_loop[4].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[4].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop ";
  attribute srl_name of \data_width_loop[4].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop[4].storage_srl ";
  attribute HBLKNM of \data_width_loop[5].storage_srl\ : label is "uart_rx6_5";
  attribute box_type of \data_width_loop[5].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[5].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop ";
  attribute srl_name of \data_width_loop[5].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop[5].storage_srl ";
  attribute HBLKNM of \data_width_loop[6].storage_srl\ : label is "uart_rx6_5";
  attribute box_type of \data_width_loop[6].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[6].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop ";
  attribute srl_name of \data_width_loop[6].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop[6].storage_srl ";
  attribute HBLKNM of \data_width_loop[7].storage_srl\ : label is "uart_rx6_5";
  attribute box_type of \data_width_loop[7].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[7].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop ";
  attribute srl_name of \data_width_loop[7].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box/data_width_loop[7].storage_srl ";
  attribute HBLKNM of div01_lut : label is "uart_rx6_3";
  attribute box_type of div01_lut : label is "PRIMITIVE";
  attribute HBLKNM of div0_flop : label is "uart_rx6_3";
  attribute XILINX_LEGACY_PRIM of div0_flop : label is "FD";
  attribute box_type of div0_flop : label is "PRIMITIVE";
  attribute HBLKNM of div1_flop : label is "uart_rx6_3";
  attribute XILINX_LEGACY_PRIM of div1_flop : label is "FD";
  attribute box_type of div1_flop : label is "PRIMITIVE";
  attribute HBLKNM of div23_lut : label is "uart_rx6_3";
  attribute box_type of div23_lut : label is "PRIMITIVE";
  attribute HBLKNM of div2_flop : label is "uart_rx6_3";
  attribute XILINX_LEGACY_PRIM of div2_flop : label is "FD";
  attribute box_type of div2_flop : label is "PRIMITIVE";
  attribute HBLKNM of div3_flop : label is "uart_rx6_3";
  attribute XILINX_LEGACY_PRIM of div3_flop : label is "FD";
  attribute box_type of div3_flop : label is "PRIMITIVE";
  attribute HBLKNM of full_lut : label is "uart_rx6_3";
  attribute box_type of full_lut : label is "PRIMITIVE";
  attribute HBLKNM of pointer01_lut : label is "uart_rx6_1";
  attribute box_type of pointer01_lut : label is "PRIMITIVE";
  attribute HBLKNM of pointer0_flop : label is "uart_rx6_1";
  attribute XILINX_LEGACY_PRIM of pointer0_flop : label is "FDR";
  attribute box_type of pointer0_flop : label is "PRIMITIVE";
  attribute HBLKNM of pointer1_flop : label is "uart_rx6_1";
  attribute XILINX_LEGACY_PRIM of pointer1_flop : label is "FDR";
  attribute box_type of pointer1_flop : label is "PRIMITIVE";
  attribute HBLKNM of pointer2_flop : label is "uart_rx6_1";
  attribute XILINX_LEGACY_PRIM of pointer2_flop : label is "FDR";
  attribute box_type of pointer2_flop : label is "PRIMITIVE";
  attribute HBLKNM of pointer2_lut : label is "uart_rx6_1";
  attribute box_type of pointer2_lut : label is "PRIMITIVE";
  attribute HBLKNM of pointer3_flop : label is "uart_rx6_1";
  attribute XILINX_LEGACY_PRIM of pointer3_flop : label is "FDR";
  attribute box_type of pointer3_flop : label is "PRIMITIVE";
  attribute HBLKNM of pointer3_lut : label is "uart_rx6_1";
  attribute box_type of pointer3_lut : label is "PRIMITIVE";
  attribute HBLKNM of run_flop : label is "uart_rx6_4";
  attribute XILINX_LEGACY_PRIM of run_flop : label is "FD";
  attribute box_type of run_flop : label is "PRIMITIVE";
  attribute HBLKNM of run_lut : label is "uart_rx6_4";
  attribute box_type of run_lut : label is "PRIMITIVE";
  attribute HBLKNM of sample_dly_flop : label is "uart_rx6_4";
  attribute XILINX_LEGACY_PRIM of sample_dly_flop : label is "FD";
  attribute box_type of sample_dly_flop : label is "PRIMITIVE";
  attribute HBLKNM of sample_flop : label is "uart_rx6_4";
  attribute XILINX_LEGACY_PRIM of sample_flop : label is "FD";
  attribute box_type of sample_flop : label is "PRIMITIVE";
  attribute HBLKNM of sample_input_flop : label is "uart_rx6_3";
  attribute XILINX_LEGACY_PRIM of sample_input_flop : label is "FD";
  attribute box_type of sample_input_flop : label is "PRIMITIVE";
  attribute HBLKNM of sample_input_lut : label is "uart_rx6_3";
  attribute box_type of sample_input_lut : label is "PRIMITIVE";
  attribute HBLKNM of sample_lut : label is "uart_rx6_4";
  attribute box_type of sample_lut : label is "PRIMITIVE";
  attribute HBLKNM of start_bit_flop : label is "uart_rx6_4";
  attribute XILINX_LEGACY_PRIM of start_bit_flop : label is "FD";
  attribute box_type of start_bit_flop : label is "PRIMITIVE";
  attribute HBLKNM of start_bit_lut : label is "uart_rx6_4";
  attribute box_type of start_bit_lut : label is "PRIMITIVE";
  attribute HBLKNM of stop_bit_flop : label is "uart_rx6_4";
  attribute XILINX_LEGACY_PRIM of stop_bit_flop : label is "FD";
  attribute box_type of stop_bit_flop : label is "PRIMITIVE";
  attribute HBLKNM of stop_bit_lut : label is "uart_rx6_4";
  attribute box_type of stop_bit_lut : label is "PRIMITIVE";
begin
  buffer_data_present <= \^buffer_data_present\;
buffer_write_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => buffer_write_value,
      Q => I4,
      R => '0'
    );
data01_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"F0CCFFFFCCAAFFFF"
    )
        port map (
      I0 => data_0,
      I1 => data_1,
      I2 => data_2,
      I3 => sample_input,
      I4 => I3,
      I5 => '1',
      O5 => data_value_0,
      O6 => data_value_1
    );
data0_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_value_0,
      Q => data_0,
      R => '0'
    );
data1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_value_1,
      Q => data_1,
      R => '0'
    );
data23_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"F0CCFFFFCCAAFFFF"
    )
        port map (
      I0 => data_2,
      I1 => data_3,
      I2 => data_4,
      I3 => sample_input,
      I4 => I3,
      I5 => '1',
      O5 => data_value_2,
      O6 => data_value_3
    );
data2_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_value_2,
      Q => data_2,
      R => '0'
    );
data3_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_value_3,
      Q => data_3,
      R => '0'
    );
data45_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"F0CCFFFFCCAAFFFF"
    )
        port map (
      I0 => data_4,
      I1 => data_5,
      I2 => data_6,
      I3 => sample_input,
      I4 => I3,
      I5 => '1',
      O5 => data_value_4,
      O6 => data_value_5
    );
data4_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_value_4,
      Q => data_4,
      R => '0'
    );
data5_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_value_5,
      Q => data_5,
      R => '0'
    );
data67_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"F0CCFFFFCCAAFFFF"
    )
        port map (
      I0 => data_6,
      I1 => data_7,
      I2 => stop_bit,
      I3 => sample_input,
      I4 => I3,
      I5 => '1',
      O5 => data_value_6,
      O6 => data_value_7
    );
data6_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_value_6,
      Q => data_6,
      R => '0'
    );
data7_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_value_7,
      Q => data_7,
      R => '0'
    );
data_present_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_present_value,
      Q => \^buffer_data_present\,
      R => '0'
    );
data_present_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"F4FCF4FC040004C0"
    )
        port map (
      I0 => zero,
      I1 => \^buffer_data_present\,
      I2 => I4,
      I3 => logical_y_net,
      I4 => full_lut_n_0,
      I5 => '1',
      O5 => en_pointer,
      O6 => data_present_value
    );
\data_width_loop[0].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => I4,
      CLK => clk,
      D => data_0,
      Q => data_out(0)
    );
\data_width_loop[1].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => I4,
      CLK => clk,
      D => data_1,
      Q => data_out(1)
    );
\data_width_loop[2].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => I4,
      CLK => clk,
      D => data_2,
      Q => data_out(2)
    );
\data_width_loop[3].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => I4,
      CLK => clk,
      D => data_3,
      Q => data_out(3)
    );
\data_width_loop[4].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => I4,
      CLK => clk,
      D => data_4,
      Q => data_out(4)
    );
\data_width_loop[5].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => I4,
      CLK => clk,
      D => data_5,
      Q => data_out(5)
    );
\data_width_loop[6].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => I4,
      CLK => clk,
      D => data_6,
      Q => data_out(6)
    );
\data_width_loop[7].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => I4,
      CLK => clk,
      D => data_7,
      Q => data_out(7)
    );
div01_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"6C0000005A000000"
    )
        port map (
      I0 => div_0,
      I1 => div_1,
      I2 => en_16_x_baud,
      I3 => I3,
      I4 => '1',
      I5 => '1',
      O5 => div_value_0,
      O6 => div_value_1
    );
div0_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => div_value_0,
      Q => div_0,
      R => '0'
    );
div1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => div_value_1,
      Q => div_1,
      R => '0'
    );
div23_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"6CCC00005AAA0000"
    )
        port map (
      I0 => div_2,
      I1 => div_3,
      I2 => div_carry,
      I3 => en_16_x_baud,
      I4 => I3,
      I5 => '1',
      O5 => div_value_2,
      O6 => div_value_3
    );
div2_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => div_value_2,
      Q => div_2,
      R => '0'
    );
div3_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => div_value_3,
      Q => div_3,
      R => '0'
    );
full_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0001000080000000"
    )
        port map (
      I0 => I0,
      I1 => I1,
      I2 => I2,
      I3 => pointer3_flop_n_0,
      I4 => '1',
      I5 => '1',
      O5 => full_lut_n_0,
      O6 => zero
    );
pointer01_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CC9060CCAA5050AA"
    )
        port map (
      I0 => I0,
      I1 => I1,
      I2 => en_pointer,
      I3 => I4,
      I4 => logical_y_net,
      I5 => '1',
      O5 => pointer_value_0,
      O6 => pointer_value_1
    );
pointer0_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pointer_value_0,
      Q => I0,
      R => '0'
    );
pointer1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pointer_value_1,
      Q => I1,
      R => '0'
    );
pointer2_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pointer_value_2,
      Q => I2,
      R => '0'
    );
pointer2_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E1E0F878F0F0"
    )
        port map (
      I0 => I0,
      I1 => I1,
      I2 => I2,
      I3 => pointer3_flop_n_0,
      I4 => I4,
      I5 => logical_y_net,
      O => pointer_value_2
    );
pointer3_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pointer_value_3,
      Q => pointer3_flop_n_0,
      R => '0'
    );
pointer3_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FE00FF80FF00"
    )
        port map (
      I0 => I0,
      I1 => I1,
      I2 => I2,
      I3 => pointer3_flop_n_0,
      I4 => I4,
      I5 => logical_y_net,
      O => pointer_value_3
    );
run_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => run_value,
      Q => I3,
      R => '0'
    );
run_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2FAFAF0000FF00"
    )
        port map (
      I0 => data_0,
      I1 => start_bit,
      I2 => sample_input,
      I3 => sample_dly,
      I4 => sample,
      I5 => I3,
      O => run_value
    );
sample_dly_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sample_dly_value,
      Q => sample_dly,
      R => '0'
    );
sample_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sample_value,
      Q => sample,
      R => '0'
    );
sample_input_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sample_input_value,
      Q => sample_input,
      R => '0'
    );
sample_input_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0080000088888888"
    )
        port map (
      I0 => div_0,
      I1 => div_1,
      I2 => div_2,
      I3 => div_3,
      I4 => en_16_x_baud,
      I5 => '1',
      O5 => div_carry,
      O6 => sample_input_value
    );
sample_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCF00000AACC0000"
    )
        port map (
      I0 => rs232_rx(0),
      I1 => sample,
      I2 => sample_dly,
      I3 => en_16_x_baud,
      I4 => '1',
      I5 => '1',
      O5 => sample_value,
      O6 => sample_dly_value
    );
start_bit_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => start_bit_value,
      Q => start_bit,
      R => '0'
    );
start_bit_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222200F000000000"
    )
        port map (
      I0 => start_bit,
      I1 => sample_input,
      I2 => sample_dly,
      I3 => sample,
      I4 => I3,
      I5 => '1',
      O => start_bit_value
    );
stop_bit_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => stop_bit_value,
      Q => stop_bit,
      R => '0'
    );
stop_bit_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CAFFCAFF0000C0C0"
    )
        port map (
      I0 => stop_bit,
      I1 => sample,
      I2 => sample_input,
      I3 => I3,
      I4 => data_0,
      I5 => '1',
      O5 => buffer_write_value,
      O6 => stop_bit_value
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx6 is
  port (
    buffer_data_present : out STD_LOGIC;
    rs232_tx : out STD_LOGIC_VECTOR ( 0 to 0 );
    buffer_write : in STD_LOGIC;
    clk : in STD_LOGIC;
    en_16_x_baud : in STD_LOGIC;
    o : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx6 is
  signal I0 : STD_LOGIC;
  signal I1 : STD_LOGIC;
  signal I2 : STD_LOGIC;
  signal I3 : STD_LOGIC;
  signal I4 : STD_LOGIC;
  signal I5 : STD_LOGIC;
  signal \^buffer_data_present\ : STD_LOGIC;
  signal buffer_read_value : STD_LOGIC;
  signal data_0 : STD_LOGIC;
  signal data_1 : STD_LOGIC;
  signal data_2 : STD_LOGIC;
  signal data_4 : STD_LOGIC;
  signal data_5 : STD_LOGIC;
  signal data_6 : STD_LOGIC;
  signal data_7 : STD_LOGIC;
  signal data_present_value : STD_LOGIC;
  signal div_0 : STD_LOGIC;
  signal div_1 : STD_LOGIC;
  signal div_2 : STD_LOGIC;
  signal div_3 : STD_LOGIC;
  signal div_value_0 : STD_LOGIC;
  signal div_value_1 : STD_LOGIC;
  signal div_value_2 : STD_LOGIC;
  signal div_value_3 : STD_LOGIC;
  signal en_pointer : STD_LOGIC;
  signal full_lut_n_0 : STD_LOGIC;
  signal last_bit : STD_LOGIC;
  signal lsb_data : STD_LOGIC;
  signal msb_data : STD_LOGIC;
  signal next_bit : STD_LOGIC;
  signal next_value : STD_LOGIC;
  signal pointer3_flop_n_0 : STD_LOGIC;
  signal pointer_value_0 : STD_LOGIC;
  signal pointer_value_1 : STD_LOGIC;
  signal pointer_value_2 : STD_LOGIC;
  signal pointer_value_3 : STD_LOGIC;
  signal serial_data : STD_LOGIC;
  signal sm_1 : STD_LOGIC;
  signal sm_2 : STD_LOGIC;
  signal sm_3 : STD_LOGIC;
  signal sm_value_0 : STD_LOGIC;
  signal sm_value_1 : STD_LOGIC;
  signal sm_value_2 : STD_LOGIC;
  signal sm_value_3 : STD_LOGIC;
  signal store_data_0 : STD_LOGIC;
  signal store_data_1 : STD_LOGIC;
  signal store_data_2 : STD_LOGIC;
  signal store_data_3 : STD_LOGIC;
  signal store_data_4 : STD_LOGIC;
  signal store_data_5 : STD_LOGIC;
  signal store_data_6 : STD_LOGIC;
  signal store_data_7 : STD_LOGIC;
  signal zero : STD_LOGIC;
  attribute HBLKNM : string;
  attribute HBLKNM of data_present_flop : label is "uart_tx6_1";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_present_flop : label is "FDR";
  attribute box_type : string;
  attribute box_type of data_present_flop : label is "PRIMITIVE";
  attribute HBLKNM of data_present_lut : label is "uart_tx6_1";
  attribute box_type of data_present_lut : label is "PRIMITIVE";
  attribute HBLKNM of \data_width_loop[0].storage_flop\ : label is "uart_tx6_5";
  attribute XILINX_LEGACY_PRIM of \data_width_loop[0].storage_flop\ : label is "FD";
  attribute box_type of \data_width_loop[0].storage_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_width_loop[0].storage_srl\ : label is "uart_tx6_5";
  attribute box_type of \data_width_loop[0].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \data_width_loop[0].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop ";
  attribute srl_name : string;
  attribute srl_name of \data_width_loop[0].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop[0].storage_srl ";
  attribute HBLKNM of \data_width_loop[1].storage_flop\ : label is "uart_tx6_5";
  attribute XILINX_LEGACY_PRIM of \data_width_loop[1].storage_flop\ : label is "FD";
  attribute box_type of \data_width_loop[1].storage_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_width_loop[1].storage_srl\ : label is "uart_tx6_5";
  attribute box_type of \data_width_loop[1].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[1].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop ";
  attribute srl_name of \data_width_loop[1].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop[1].storage_srl ";
  attribute HBLKNM of \data_width_loop[2].storage_flop\ : label is "uart_tx6_5";
  attribute XILINX_LEGACY_PRIM of \data_width_loop[2].storage_flop\ : label is "FD";
  attribute box_type of \data_width_loop[2].storage_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_width_loop[2].storage_srl\ : label is "uart_tx6_5";
  attribute box_type of \data_width_loop[2].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[2].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop ";
  attribute srl_name of \data_width_loop[2].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop[2].storage_srl ";
  attribute HBLKNM of \data_width_loop[3].storage_flop\ : label is "uart_tx6_5";
  attribute XILINX_LEGACY_PRIM of \data_width_loop[3].storage_flop\ : label is "FD";
  attribute box_type of \data_width_loop[3].storage_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_width_loop[3].storage_srl\ : label is "uart_tx6_5";
  attribute box_type of \data_width_loop[3].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[3].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop ";
  attribute srl_name of \data_width_loop[3].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop[3].storage_srl ";
  attribute HBLKNM of \data_width_loop[4].storage_flop\ : label is "uart_tx6_5";
  attribute XILINX_LEGACY_PRIM of \data_width_loop[4].storage_flop\ : label is "FD";
  attribute box_type of \data_width_loop[4].storage_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_width_loop[4].storage_srl\ : label is "uart_tx6_5";
  attribute box_type of \data_width_loop[4].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[4].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop ";
  attribute srl_name of \data_width_loop[4].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop[4].storage_srl ";
  attribute HBLKNM of \data_width_loop[5].storage_flop\ : label is "uart_tx6_5";
  attribute XILINX_LEGACY_PRIM of \data_width_loop[5].storage_flop\ : label is "FD";
  attribute box_type of \data_width_loop[5].storage_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_width_loop[5].storage_srl\ : label is "uart_tx6_5";
  attribute box_type of \data_width_loop[5].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[5].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop ";
  attribute srl_name of \data_width_loop[5].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop[5].storage_srl ";
  attribute HBLKNM of \data_width_loop[6].storage_flop\ : label is "uart_tx6_5";
  attribute XILINX_LEGACY_PRIM of \data_width_loop[6].storage_flop\ : label is "FD";
  attribute box_type of \data_width_loop[6].storage_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_width_loop[6].storage_srl\ : label is "uart_tx6_5";
  attribute box_type of \data_width_loop[6].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[6].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop ";
  attribute srl_name of \data_width_loop[6].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop[6].storage_srl ";
  attribute HBLKNM of \data_width_loop[7].storage_flop\ : label is "uart_tx6_5";
  attribute XILINX_LEGACY_PRIM of \data_width_loop[7].storage_flop\ : label is "FD";
  attribute box_type of \data_width_loop[7].storage_flop\ : label is "PRIMITIVE";
  attribute HBLKNM of \data_width_loop[7].storage_srl\ : label is "uart_tx6_5";
  attribute box_type of \data_width_loop[7].storage_srl\ : label is "PRIMITIVE";
  attribute srl_bus_name of \data_width_loop[7].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop ";
  attribute srl_name of \data_width_loop[7].storage_srl\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/black_box1/data_width_loop[7].storage_srl ";
  attribute HBLKNM of div01_lut : label is "uart_tx6_3";
  attribute box_type of div01_lut : label is "PRIMITIVE";
  attribute HBLKNM of div0_flop : label is "uart_tx6_3";
  attribute XILINX_LEGACY_PRIM of div0_flop : label is "FD";
  attribute box_type of div0_flop : label is "PRIMITIVE";
  attribute HBLKNM of div1_flop : label is "uart_tx6_3";
  attribute XILINX_LEGACY_PRIM of div1_flop : label is "FD";
  attribute box_type of div1_flop : label is "PRIMITIVE";
  attribute HBLKNM of div23_lut : label is "uart_tx6_3";
  attribute box_type of div23_lut : label is "PRIMITIVE";
  attribute HBLKNM of div2_flop : label is "uart_tx6_3";
  attribute XILINX_LEGACY_PRIM of div2_flop : label is "FD";
  attribute box_type of div2_flop : label is "PRIMITIVE";
  attribute HBLKNM of div3_flop : label is "uart_tx6_3";
  attribute XILINX_LEGACY_PRIM of div3_flop : label is "FD";
  attribute box_type of div3_flop : label is "PRIMITIVE";
  attribute HBLKNM of full_lut : label is "uart_tx6_4";
  attribute box_type of full_lut : label is "PRIMITIVE";
  attribute HBLKNM of lsb_data_lut : label is "uart_tx6_4";
  attribute box_type of lsb_data_lut : label is "PRIMITIVE";
  attribute HBLKNM of msb_data_lut : label is "uart_tx6_4";
  attribute box_type of msb_data_lut : label is "PRIMITIVE";
  attribute HBLKNM of next_flop : label is "uart_tx6_3";
  attribute XILINX_LEGACY_PRIM of next_flop : label is "FD";
  attribute box_type of next_flop : label is "PRIMITIVE";
  attribute HBLKNM of next_lut : label is "uart_tx6_3";
  attribute box_type of next_lut : label is "PRIMITIVE";
  attribute HBLKNM of pointer01_lut : label is "uart_tx6_1";
  attribute box_type of pointer01_lut : label is "PRIMITIVE";
  attribute HBLKNM of pointer0_flop : label is "uart_tx6_1";
  attribute XILINX_LEGACY_PRIM of pointer0_flop : label is "FDR";
  attribute box_type of pointer0_flop : label is "PRIMITIVE";
  attribute HBLKNM of pointer1_flop : label is "uart_tx6_1";
  attribute XILINX_LEGACY_PRIM of pointer1_flop : label is "FDR";
  attribute box_type of pointer1_flop : label is "PRIMITIVE";
  attribute HBLKNM of pointer2_flop : label is "uart_tx6_1";
  attribute XILINX_LEGACY_PRIM of pointer2_flop : label is "FDR";
  attribute box_type of pointer2_flop : label is "PRIMITIVE";
  attribute HBLKNM of pointer2_lut : label is "uart_tx6_1";
  attribute box_type of pointer2_lut : label is "PRIMITIVE";
  attribute HBLKNM of pointer3_flop : label is "uart_tx6_1";
  attribute XILINX_LEGACY_PRIM of pointer3_flop : label is "FDR";
  attribute box_type of pointer3_flop : label is "PRIMITIVE";
  attribute HBLKNM of pointer3_lut : label is "uart_tx6_1";
  attribute box_type of pointer3_lut : label is "PRIMITIVE";
  attribute HBLKNM of read_flop : label is "uart_tx6_3";
  attribute XILINX_LEGACY_PRIM of read_flop : label is "FD";
  attribute box_type of read_flop : label is "PRIMITIVE";
  attribute HBLKNM of serial_flop : label is "uart_tx6_4";
  attribute XILINX_LEGACY_PRIM of serial_flop : label is "FD";
  attribute box_type of serial_flop : label is "PRIMITIVE";
  attribute HBLKNM of serial_lut : label is "uart_tx6_4";
  attribute box_type of serial_lut : label is "PRIMITIVE";
  attribute HBLKNM of sm0_flop : label is "uart_tx6_2";
  attribute XILINX_LEGACY_PRIM of sm0_flop : label is "FD";
  attribute box_type of sm0_flop : label is "PRIMITIVE";
  attribute HBLKNM of sm0_lut : label is "uart_tx6_2";
  attribute box_type of sm0_lut : label is "PRIMITIVE";
  attribute HBLKNM of sm1_flop : label is "uart_tx6_2";
  attribute XILINX_LEGACY_PRIM of sm1_flop : label is "FD";
  attribute box_type of sm1_flop : label is "PRIMITIVE";
  attribute HBLKNM of sm1_lut : label is "uart_tx6_2";
  attribute box_type of sm1_lut : label is "PRIMITIVE";
  attribute HBLKNM of sm2_flop : label is "uart_tx6_2";
  attribute XILINX_LEGACY_PRIM of sm2_flop : label is "FD";
  attribute box_type of sm2_flop : label is "PRIMITIVE";
  attribute HBLKNM of sm2_lut : label is "uart_tx6_2";
  attribute box_type of sm2_lut : label is "PRIMITIVE";
  attribute HBLKNM of sm3_flop : label is "uart_tx6_2";
  attribute XILINX_LEGACY_PRIM of sm3_flop : label is "FD";
  attribute box_type of sm3_flop : label is "PRIMITIVE";
  attribute HBLKNM of sm3_lut : label is "uart_tx6_2";
  attribute box_type of sm3_lut : label is "PRIMITIVE";
begin
  buffer_data_present <= \^buffer_data_present\;
data_present_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_present_value,
      Q => \^buffer_data_present\,
      R => '0'
    );
data_present_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"F4FCF4FC040004C0"
    )
        port map (
      I0 => zero,
      I1 => \^buffer_data_present\,
      I2 => buffer_write,
      I3 => I5,
      I4 => full_lut_n_0,
      I5 => '1',
      O5 => en_pointer,
      O6 => data_present_value
    );
\data_width_loop[0].storage_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => store_data_0,
      Q => data_0,
      R => '0'
    );
\data_width_loop[0].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => buffer_write,
      CLK => clk,
      D => o(0),
      Q => store_data_0
    );
\data_width_loop[1].storage_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => store_data_1,
      Q => data_1,
      R => '0'
    );
\data_width_loop[1].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => buffer_write,
      CLK => clk,
      D => o(1),
      Q => store_data_1
    );
\data_width_loop[2].storage_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => store_data_2,
      Q => data_2,
      R => '0'
    );
\data_width_loop[2].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => buffer_write,
      CLK => clk,
      D => o(2),
      Q => store_data_2
    );
\data_width_loop[3].storage_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => store_data_3,
      Q => I3,
      R => '0'
    );
\data_width_loop[3].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => buffer_write,
      CLK => clk,
      D => o(3),
      Q => store_data_3
    );
\data_width_loop[4].storage_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => store_data_4,
      Q => data_4,
      R => '0'
    );
\data_width_loop[4].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => buffer_write,
      CLK => clk,
      D => o(4),
      Q => store_data_4
    );
\data_width_loop[5].storage_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => store_data_5,
      Q => data_5,
      R => '0'
    );
\data_width_loop[5].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => buffer_write,
      CLK => clk,
      D => o(5),
      Q => store_data_5
    );
\data_width_loop[6].storage_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => store_data_6,
      Q => data_6,
      R => '0'
    );
\data_width_loop[6].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => buffer_write,
      CLK => clk,
      D => o(6),
      Q => store_data_6
    );
\data_width_loop[7].storage_flop\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => store_data_7,
      Q => data_7,
      R => '0'
    );
\data_width_loop[7].storage_srl\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => I0,
      A1 => I1,
      A2 => I2,
      A3 => pointer3_flop_n_0,
      CE => buffer_write,
      CLK => clk,
      D => o(7),
      Q => store_data_7
    );
div01_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"6C0000005A000000"
    )
        port map (
      I0 => div_0,
      I1 => div_1,
      I2 => en_16_x_baud,
      I3 => '1',
      I4 => '1',
      I5 => '1',
      O5 => div_value_0,
      O6 => div_value_1
    );
div0_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => div_value_0,
      Q => div_0,
      R => '0'
    );
div1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => div_value_1,
      Q => div_1,
      R => '0'
    );
div23_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"7F80FF007878F0F0"
    )
        port map (
      I0 => div_0,
      I1 => div_1,
      I2 => div_2,
      I3 => div_3,
      I4 => en_16_x_baud,
      I5 => '1',
      O5 => div_value_2,
      O6 => div_value_3
    );
div2_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => div_value_2,
      Q => div_2,
      R => '0'
    );
div3_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => div_value_3,
      Q => div_3,
      R => '0'
    );
full_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0001000080000000"
    )
        port map (
      I0 => I0,
      I1 => I1,
      I2 => I2,
      I3 => pointer3_flop_n_0,
      I4 => '1',
      I5 => '1',
      O5 => full_lut_n_0,
      O6 => zero
    );
lsb_data_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => data_0,
      I1 => data_1,
      I2 => data_2,
      I3 => I3,
      I4 => I4,
      I5 => sm_1,
      O => lsb_data
    );
msb_data_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F0CCCCAAAA"
    )
        port map (
      I0 => data_4,
      I1 => data_5,
      I2 => data_6,
      I3 => data_7,
      I4 => I4,
      I5 => sm_1,
      O => msb_data
    );
next_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_value,
      Q => next_bit,
      R => '0'
    );
next_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => div_0,
      I1 => div_1,
      I2 => div_2,
      I3 => div_3,
      I4 => en_16_x_baud,
      I5 => last_bit,
      O5 => next_value,
      O6 => buffer_read_value
    );
pointer01_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CC9060CCAA5050AA"
    )
        port map (
      I0 => I0,
      I1 => I1,
      I2 => en_pointer,
      I3 => buffer_write,
      I4 => I5,
      I5 => '1',
      O5 => pointer_value_0,
      O6 => pointer_value_1
    );
pointer0_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pointer_value_0,
      Q => I0,
      R => '0'
    );
pointer1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pointer_value_1,
      Q => I1,
      R => '0'
    );
pointer2_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pointer_value_2,
      Q => I2,
      R => '0'
    );
pointer2_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E1E0F878F0F0"
    )
        port map (
      I0 => I0,
      I1 => I1,
      I2 => I2,
      I3 => pointer3_flop_n_0,
      I4 => buffer_write,
      I5 => I5,
      O => pointer_value_2
    );
pointer3_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pointer_value_3,
      Q => pointer3_flop_n_0,
      R => '0'
    );
pointer3_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FE00FF80FF00"
    )
        port map (
      I0 => I0,
      I1 => I1,
      I2 => I2,
      I3 => pointer3_flop_n_0,
      I4 => buffer_write,
      I5 => I5,
      O => pointer_value_3
    );
read_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => buffer_read_value,
      Q => I5,
      R => '0'
    );
serial_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => serial_data,
      Q => rs232_tx(0),
      R => '0'
    );
serial_lut: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CFAACC0F0FFFFFFF"
    )
        port map (
      I0 => lsb_data,
      I1 => msb_data,
      I2 => sm_1,
      I3 => sm_2,
      I4 => sm_3,
      I5 => '1',
      O5 => last_bit,
      O6 => serial_data
    );
sm0_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sm_value_0,
      Q => I4,
      R => '0'
    );
sm0_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"85500000AAAAAAAA"
    )
        port map (
      I0 => I4,
      I1 => sm_1,
      I2 => sm_2,
      I3 => sm_3,
      I4 => \^buffer_data_present\,
      I5 => next_bit,
      O => sm_value_0
    );
sm1_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sm_value_1,
      Q => sm_1,
      R => '0'
    );
sm1_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26610000CCCCCCCC"
    )
        port map (
      I0 => I4,
      I1 => sm_1,
      I2 => sm_2,
      I3 => sm_3,
      I4 => \^buffer_data_present\,
      I5 => next_bit,
      O => sm_value_1
    );
sm2_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sm_value_2,
      Q => sm_2,
      R => '0'
    );
sm2_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88700000F0F0F0F0"
    )
        port map (
      I0 => I4,
      I1 => sm_1,
      I2 => sm_2,
      I3 => sm_3,
      I4 => \^buffer_data_present\,
      I5 => next_bit,
      O => sm_value_2
    );
sm3_flop: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sm_value_3,
      Q => sm_3,
      R => '0'
    );
sm3_lut: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87440000FF00FF00"
    )
        port map (
      I0 => I4,
      I1 => sm_1,
      I2 => sm_2,
      I3 => sm_3,
      I4 => \^buffer_data_present\,
      I5 => next_bit,
      O => sm_value_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0\ is
  port (
    slice11_y_net : out STD_LOGIC;
    fully_2_1_bit : out STD_LOGIC;
    tx_low : out STD_LOGIC_VECTOR ( 0 to 0 );
    logical_y_net : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    relational_op_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0\ is
  signal \^slice11_y_net\ : STD_LOGIC;
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \latency_pipe_5_26[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tx_low[0]_INST_0\ : label is "soft_lutpair16";
begin
  slice11_y_net <= \^slice11_y_net\;
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logical_y_net,
      D => out_port(0),
      Q => \^slice11_y_net\,
      R => '0'
    );
\latency_pipe_5_26[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^slice11_y_net\,
      I1 => relational_op_net,
      O => fully_2_1_bit
    );
\tx_low[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^slice11_y_net\,
      O => tx_low(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_16\ is
  port (
    \data_width_loop[7].storage_flop\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_16\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_16\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(0),
      Q => \data_width_loop[7].storage_flop\(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(1),
      Q => \data_width_loop[7].storage_flop\(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(2),
      Q => \data_width_loop[7].storage_flop\(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(3),
      Q => \data_width_loop[7].storage_flop\(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(4),
      Q => \data_width_loop[7].storage_flop\(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(5),
      Q => \data_width_loop[7].storage_flop\(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(6),
      Q => \data_width_loop[7].storage_flop\(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(7),
      Q => \data_width_loop[7].storage_flop\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_22\ is
  port (
    o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_22\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_22\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => o(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => o(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => o(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => o(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => o(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => o(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => o(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => o(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_27\ is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_27\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_27\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => B(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => B(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => B(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => B(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => B(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => B(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => B(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => B(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_30\ is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_30\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_30\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => B(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => B(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => B(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => B(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => B(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => B(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => B(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => B(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_33\ is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_33\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_33\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => A(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => A(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => A(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => A(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => A(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => A(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => A(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => A(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_36\ is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_36\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_36\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => A(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => A(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => A(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => A(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => A(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => A(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => A(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => A(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_39\ is
  port (
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_39\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_39\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_39\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => \gpr1.dout_i_reg[7]\(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => \gpr1.dout_i_reg[7]\(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => \gpr1.dout_i_reg[7]\(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => \gpr1.dout_i_reg[7]\(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => \gpr1.dout_i_reg[7]\(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => \gpr1.dout_i_reg[7]\(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => \gpr1.dout_i_reg[7]\(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => \gpr1.dout_i_reg[7]\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_42\ is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_42\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_42\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_42\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => demodsignallevel(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => demodsignallevel(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => demodsignallevel(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => demodsignallevel(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => demodsignallevel(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => demodsignallevel(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => demodsignallevel(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => demodsignallevel(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_45\ is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_45\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_45\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => demodsignallevel(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => demodsignallevel(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => demodsignallevel(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => demodsignallevel(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => demodsignallevel(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => demodsignallevel(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => demodsignallevel(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => demodsignallevel(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_48\ is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_48\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_48\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_48\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => demodsignallevel(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => demodsignallevel(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => demodsignallevel(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => demodsignallevel(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => demodsignallevel(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => demodsignallevel(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => demodsignallevel(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => demodsignallevel(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_51\ is
  port (
    o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_51\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_51\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_51\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => o(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => o(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => o(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => o(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => o(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => o(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => o(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => o(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_54\ is
  port (
    txphase_16b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_54\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_54\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_54\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => txphase_16b(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => txphase_16b(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => txphase_16b(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => txphase_16b(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => txphase_16b(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => txphase_16b(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => txphase_16b(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => txphase_16b(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_57\ is
  port (
    txphase_16b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_57\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_57\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_57\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => txphase_16b(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => txphase_16b(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => txphase_16b(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => txphase_16b(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => txphase_16b(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => txphase_16b(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => txphase_16b(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => txphase_16b(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_60\ is
  port (
    phaseinc_8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_60\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_60\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_60\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => phaseinc_8b(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => phaseinc_8b(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => phaseinc_8b(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => phaseinc_8b(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => phaseinc_8b(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => phaseinc_8b(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => phaseinc_8b(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => phaseinc_8b(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_63\ is
  port (
    audioout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_63\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_63\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_63\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => audioout(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => audioout(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => audioout(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => audioout(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => audioout(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => audioout(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => audioout(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => audioout(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_66\ is
  port (
    audioout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_66\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_66\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_66\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(0),
      Q => audioout(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(1),
      Q => audioout(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(2),
      Q => audioout(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(3),
      Q => audioout(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(4),
      Q => audioout(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(5),
      Q => audioout(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(6),
      Q => audioout(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => ce,
      D => out_port(7),
      Q => audioout(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_7\ is
  port (
    \carrierfreq[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_7\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_7\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => \carrierfreq[15]\(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => \carrierfreq[15]\(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => \carrierfreq[15]\(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => \carrierfreq[15]\(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => \carrierfreq[15]\(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => \carrierfreq[15]\(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => \carrierfreq[15]\(6),
      R => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => \carrierfreq[15]\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized1\ is
  port (
    rd_en : out STD_LOGIC;
    logical_y_net_x0 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    delay_q_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized1\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized1\ is
  signal register1_q_net_x2 : STD_LOGIC_VECTOR ( 5 to 5 );
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\comp0.core_instance0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => register1_q_net_x2(5),
      I1 => delay_q_net,
      O => rd_en
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logical_y_net_x0,
      D => out_port(0),
      Q => register1_q_net_x2(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized2\ is
  port (
    audioamp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized2\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized2\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[4].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[5].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[6].bit_is_1.fdse_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[6].bit_is_1.fdse_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[7].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(0),
      Q => audioamp(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(1),
      Q => audioamp(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(2),
      Q => audioamp(2),
      R => '0'
    );
\fd_prim_array[3].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(3),
      Q => audioamp(3),
      R => '0'
    );
\fd_prim_array[4].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(4),
      Q => audioamp(4),
      R => '0'
    );
\fd_prim_array[5].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(5),
      Q => audioamp(5),
      R => '0'
    );
\fd_prim_array[6].bit_is_1.fdse_comp\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(6),
      Q => audioamp(6),
      S => '0'
    );
\fd_prim_array[7].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => write_strobe_flop,
      D => out_port(7),
      Q => audioamp(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3\ is
  port (
    register_q_net : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => S(0),
      Q => register_q_net,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_12\ is
  port (
    register3_q_net : out STD_LOGIC;
    ce : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_12\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_12\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ce,
      Q => register3_q_net,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_14\ is
  port (
    register2_q_net : out STD_LOGIC;
    buffer_write : out STD_LOGIC;
    register3_q_net : in STD_LOGIC;
    clk : in STD_LOGIC;
    register_q_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_14\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_14\ is
  signal \^register2_q_net\ : STD_LOGIC;
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
begin
  register2_q_net <= \^register2_q_net\;
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => register3_q_net,
      Q => \^register2_q_net\,
      R => '0'
    );
\pointer3_lut_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^register2_q_net\,
      I1 => register_q_net,
      O => buffer_write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_19\ is
  port (
    register_q_net : out STD_LOGIC;
    register2_q_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_19\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_19\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => register2_q_net,
      Q => register_q_net,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_4\ is
  port (
    register_q_net : out STD_LOGIC;
    read_strobe : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_4\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_4\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => read_strobe,
      Q => register_q_net,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized4\ is
  port (
    rd_en : out STD_LOGIC;
    logical_y_net_x1 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    delay1_q_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized4\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized4\ is
  signal register1_q_net_x5 : STD_LOGIC_VECTOR ( 4 to 4 );
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[4].bit_is_1.fdse_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[4].bit_is_1.fdse_comp\ : label is "TRUE";
begin
\comp0.core_instance0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => register1_q_net_x5(4),
      I1 => delay1_q_net,
      O => rd_en
    );
\fd_prim_array[4].bit_is_1.fdse_comp\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => logical_y_net_x1,
      D => out_port(0),
      Q => register1_q_net_x5(4),
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized5\ is
  port (
    adc_gain : out STD_LOGIC_VECTOR ( 3 downto 0 );
    logical_y_net_0 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized5\ : entity is "xil_defaultlib_single_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized5\ is
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \fd_prim_array[0].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[1].bit_is_0.fdre_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[2].bit_is_1.fdse_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[2].bit_is_1.fdse_comp\ : label is "TRUE";
  attribute fpga_dont_touch of \fd_prim_array[3].bit_is_1.fdse_comp\ : label is "true";
  attribute syn_black_box of \fd_prim_array[3].bit_is_1.fdse_comp\ : label is "TRUE";
begin
\fd_prim_array[0].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logical_y_net_0,
      D => out_port(0),
      Q => adc_gain(0),
      R => '0'
    );
\fd_prim_array[1].bit_is_0.fdre_comp\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => logical_y_net_0,
      D => out_port(1),
      Q => adc_gain(1),
      R => '0'
    );
\fd_prim_array[2].bit_is_1.fdse_comp\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => logical_y_net_0,
      D => out_port(2),
      Q => adc_gain(2),
      S => '0'
    );
\fd_prim_array[3].bit_is_1.fdse_comp\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => logical_y_net_0,
      D => out_port(3),
      Q => adc_gain(3),
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e is
  signal \^q\ : STD_LOGIC;
  signal \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[0].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_array[0].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/buffer_x0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name : string;
  attribute srl_name of \reg_array[0].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/user_interface/buffer_x0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[0].srlc32_used.u1\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^q\,
      Q => q(0),
      R => '0'
    );
\reg_array[0].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => clk,
      D => d(0),
      Q => \^q\,
      Q31 => \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e_87 is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    write_strobe_flop : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e_87 : entity is "xil_defaultlib_srlc33e";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e_87 is
  signal \^q\ : STD_LOGIC;
  signal \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[0].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_array[0].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/buffer_x0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name : string;
  attribute srl_name of \reg_array[0].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/buffer_x0/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[0].srlc32_used.u1\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^q\,
      Q => q(0),
      R => '0'
    );
\reg_array[0].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"00000",
      CE => '1',
      CLK => clk,
      D => write_strobe_flop,
      Q => \^q\,
      Q31 => \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0\ is
  port (
    delay1_q_net : out STD_LOGIC;
    logical_y_net_x1 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0\ : entity is "xil_defaultlib_srlc33e";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0\ is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => logical_y_net_x1,
      Q => delay1_q_net,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0_68\ is
  port (
    delay_q_net : out STD_LOGIC;
    logical_y_net_x0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0_68\ : entity is "xil_defaultlib_srlc33e";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0_68\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0_68\ is
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => logical_y_net_x0,
      Q => delay_q_net,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0_71\ is
  port (
    ce : out STD_LOGIC;
    audiosignalclock : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0_71\ : entity is "xil_defaultlib_srlc33e";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0_71\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0_71\ is
  signal delay1_q_net : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => audiosignalclock(0),
      Q => delay1_q_net,
      R => '0'
    );
\reg_array[0].srlc32_used.u1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => audiosignalclock(0),
      I1 => delay1_q_net,
      O => ce
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized1\ is
  port (
    q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ce : in STD_LOGIC;
    filterredsignal : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized1\ : entity is "xil_defaultlib_srlc33e";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized1\ is
  signal srlc32_out_0 : STD_LOGIC;
  signal srlc32_out_1 : STD_LOGIC;
  signal srlc32_out_10 : STD_LOGIC;
  signal srlc32_out_11 : STD_LOGIC;
  signal srlc32_out_12 : STD_LOGIC;
  signal srlc32_out_13 : STD_LOGIC;
  signal srlc32_out_14 : STD_LOGIC;
  signal srlc32_out_15 : STD_LOGIC;
  signal srlc32_out_2 : STD_LOGIC;
  signal srlc32_out_3 : STD_LOGIC;
  signal srlc32_out_4 : STD_LOGIC;
  signal srlc32_out_5 : STD_LOGIC;
  signal srlc32_out_6 : STD_LOGIC;
  signal srlc32_out_7 : STD_LOGIC;
  signal srlc32_out_8 : STD_LOGIC;
  signal srlc32_out_9 : STD_LOGIC;
  signal \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \reg_array[0].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch : string;
  attribute fpga_dont_touch of \reg_array[0].fde_used.u2\ : label is "true";
  attribute syn_black_box : string;
  attribute syn_black_box of \reg_array[0].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[0].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_array[0].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name : string;
  attribute srl_name of \reg_array[0].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[0].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[10].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[10].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[10].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[10].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[10].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[10].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[10].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[11].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[11].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[11].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[11].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[11].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[11].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[11].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[12].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[12].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[12].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[12].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[12].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[12].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[12].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[13].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[13].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[13].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[13].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[13].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[13].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[13].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[14].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[14].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[14].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[14].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[14].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[14].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[14].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[15].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[15].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[15].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[15].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[15].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[15].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[15].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[1].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[1].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[1].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[1].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[1].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[1].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[1].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[2].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[2].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[2].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[2].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[2].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[2].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[2].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[3].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[3].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[3].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[3].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[3].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[3].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[3].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[4].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[4].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[4].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[4].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[4].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[4].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[4].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[5].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[5].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[5].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[5].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[5].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[5].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[5].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[6].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[6].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[6].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[6].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[6].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[6].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[6].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[7].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[7].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[7].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[7].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[7].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[7].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[7].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[8].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[8].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[8].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[8].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[8].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[8].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[8].srlc32_used.u1\ : label is "TRUE";
  attribute XILINX_LEGACY_PRIM of \reg_array[9].fde_used.u2\ : label is "FDE";
  attribute fpga_dont_touch of \reg_array[9].fde_used.u2\ : label is "true";
  attribute syn_black_box of \reg_array[9].fde_used.u2\ : label is "TRUE";
  attribute fpga_dont_touch of \reg_array[9].srlc32_used.u1\ : label is "true";
  attribute srl_bus_name of \reg_array[9].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array ";
  attribute srl_name of \reg_array[9].srlc32_used.u1\ : label is "inst/\minized_user_dsp_picos_struct/dsprocessor1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 ";
  attribute syn_black_box of \reg_array[9].srlc32_used.u1\ : label is "TRUE";
begin
\reg_array[0].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_0,
      Q => q(0),
      R => '0'
    );
\reg_array[0].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(0),
      Q => srlc32_out_0,
      Q31 => \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[10].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_10,
      Q => q(10),
      R => '0'
    );
\reg_array[10].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(10),
      Q => srlc32_out_10,
      Q31 => \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[11].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_11,
      Q => q(11),
      R => '0'
    );
\reg_array[11].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(11),
      Q => srlc32_out_11,
      Q31 => \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[12].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_12,
      Q => q(12),
      R => '0'
    );
\reg_array[12].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(12),
      Q => srlc32_out_12,
      Q31 => \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[13].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_13,
      Q => q(13),
      R => '0'
    );
\reg_array[13].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(13),
      Q => srlc32_out_13,
      Q31 => \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[14].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_14,
      Q => q(14),
      R => '0'
    );
\reg_array[14].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(14),
      Q => srlc32_out_14,
      Q31 => \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[15].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_15,
      Q => q(15),
      R => '0'
    );
\reg_array[15].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(15),
      Q => srlc32_out_15,
      Q31 => \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[1].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_1,
      Q => q(1),
      R => '0'
    );
\reg_array[1].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(1),
      Q => srlc32_out_1,
      Q31 => \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[2].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_2,
      Q => q(2),
      R => '0'
    );
\reg_array[2].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(2),
      Q => srlc32_out_2,
      Q31 => \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[3].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_3,
      Q => q(3),
      R => '0'
    );
\reg_array[3].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(3),
      Q => srlc32_out_3,
      Q31 => \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[4].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_4,
      Q => q(4),
      R => '0'
    );
\reg_array[4].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(4),
      Q => srlc32_out_4,
      Q31 => \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[5].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_5,
      Q => q(5),
      R => '0'
    );
\reg_array[5].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(5),
      Q => srlc32_out_5,
      Q31 => \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[6].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_6,
      Q => q(6),
      R => '0'
    );
\reg_array[6].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(6),
      Q => srlc32_out_6,
      Q31 => \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[7].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_7,
      Q => q(7),
      R => '0'
    );
\reg_array[7].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(7),
      Q => srlc32_out_7,
      Q31 => \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[8].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_8,
      Q => q(8),
      R => '0'
    );
\reg_array[8].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(8),
      Q => srlc32_out_8,
      Q31 => \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED\
    );
\reg_array[9].fde_used.u2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ce,
      D => srlc32_out_9,
      Q => q(9),
      R => '0'
    );
\reg_array[9].srlc32_used.u1\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"01111",
      CE => ce,
      CLK => clk,
      D => filterredsignal(9),
      Q => srlc32_out_9,
      Q31 => \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_7 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_15_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(0),
      Q => dout(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(1),
      Q => dout(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(2),
      Q => dout(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(3),
      Q => dout(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(4),
      Q => dout(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(5),
      Q => dout(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(6),
      Q => dout(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(7),
      Q => dout(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_79 is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_79 : entity is "dmem";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_79 is
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_7 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
RAM_reg_0_15_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => din(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(0),
      Q => dout(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(1),
      Q => dout(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(2),
      Q => dout(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(3),
      Q => dout(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(4),
      Q => dout(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(5),
      Q => dout(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(6),
      Q => dout(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_0_out(7),
      Q => dout(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair12";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[1]\(0),
      R => '0'
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[1]\(1),
      R => '0'
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[1]\(2),
      R => '0'
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gpr1.dout_i_reg[1]\(3),
      R => '0'
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      R => '0'
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => '0'
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => '0'
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => '0'
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(0),
      I1 => \gcc0.gc0.count_d1_reg[3]\(0),
      I2 => \^gpr1.dout_i_reg[1]\(1),
      I3 => \gcc0.gc0.count_d1_reg[3]\(1),
      O => ram_full_i_reg_0
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(2),
      I1 => \gcc0.gc0.count_d1_reg[3]\(2),
      I2 => \^gpr1.dout_i_reg[1]\(3),
      I3 => \gcc0.gc0.count_d1_reg[3]\(3),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_84 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_84 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_84 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[1]\(0),
      R => '0'
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[1]\(1),
      R => '0'
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[1]\(2),
      R => '0'
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gpr1.dout_i_reg[1]\(3),
      R => '0'
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      R => '0'
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => '0'
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => '0'
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => '0'
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(0),
      I1 => \gcc0.gc0.count_d1_reg[3]\(0),
      I2 => \^gpr1.dout_i_reg[1]\(1),
      I3 => \gcc0.gc0.count_d1_reg[3]\(1),
      O => ram_full_i_reg_0
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(2),
      I1 => \gcc0.gc0.count_d1_reg[3]\(2),
      I2 => \^gpr1.dout_i_reg[1]\(3),
      I3 => \gcc0.gc0.count_d1_reg[3]\(3),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gcc0.gc0.count_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88FF88FF88F888"
    )
        port map (
      I0 => ram_full_fb_i_i_2_n_0,
      I1 => \gcc0.gc0.count_reg[0]\,
      I2 => ram_full_fb_i_i_4_n_0,
      I3 => ram_full_fb_i_reg,
      I4 => \gc0.count_d1_reg[0]\,
      I5 => \gc0.count_d1_reg[2]\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D00D0000"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      I2 => \gcc0.gc0.count_reg[1]\(0),
      I3 => \gc0.count_d1_reg[1]\(0),
      I4 => wr_en,
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      O => ram_full_fb_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_83 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gcc0.gc0.count_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_83 : entity is "rd_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_83 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88FF88FF88F888"
    )
        port map (
      I0 => ram_full_fb_i_i_2_n_0,
      I1 => \gcc0.gc0.count_reg[0]\,
      I2 => ram_full_fb_i_i_4_n_0,
      I3 => ram_full_fb_i_reg,
      I4 => \gc0.count_d1_reg[0]\,
      I5 => \gc0.count_d1_reg[2]\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D00D0000"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      I2 => \gcc0.gc0.count_reg[1]\(0),
      I3 => \gc0.count_d1_reg[1]\(0),
      I4 => wr_en,
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      O => ram_full_fb_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \reg_array[0].fde_used.u2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair11";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"659A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\,
      I2 => rd_en,
      I3 => \^q\(1),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0FD02"
    )
        port map (
      I0 => rd_en,
      I1 => \out\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF8A00FFEF0010"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\,
      I2 => rd_en,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \reg_array[0].fde_used.u2\(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \reg_array[0].fde_used.u2\(0),
      D => \count[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \reg_array[0].fde_used.u2\(0),
      D => \count[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \reg_array[0].fde_used.u2\(0),
      D => \count[3]_i_2_n_0\,
      Q => \^q\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_85 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \reg_array[0].fde_used.u2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_85 : entity is "updn_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_85 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"659A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\,
      I2 => rd_en,
      I3 => \^q\(1),
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0FD02"
    )
        port map (
      I0 => rd_en,
      I1 => \out\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF8A00FFEF0010"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\,
      I2 => rd_en,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \reg_array[0].fde_used.u2\(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \reg_array[0].fde_used.u2\(0),
      D => \count[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \reg_array[0].fde_used.u2\(0),
      D => \count[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \reg_array[0].fde_used.u2\(0),
      D => \count[3]_i_2_n_0\,
      Q => \^q\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair14";
begin
  Q(0) <= \^q\(0);
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => \^q\(0),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(0),
      I1 => \^q\(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^gpr1.dout_i_reg[1]\(0),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[1]\(1),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^gpr1.dout_i_reg[1]\(2),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^gpr1.dout_i_reg[1]\(3),
      R => '0'
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      R => '0'
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(0),
      R => '0'
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => '0'
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => '0'
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(0),
      I1 => \gc0.count_reg[3]\(0),
      I2 => \^gpr1.dout_i_reg[1]\(3),
      I3 => \gc0.count_reg[3]\(2),
      I4 => \gc0.count_reg[3]\(1),
      I5 => \^gpr1.dout_i_reg[1]\(2),
      O => ram_empty_i_reg
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_12_out(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => p_12_out(3),
      I3 => \gc0.count_d1_reg[3]\(2),
      I4 => \gc0.count_d1_reg[3]\(1),
      I5 => p_12_out(2),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_81 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_81 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_81 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair6";
begin
  Q(0) <= \^q\(0);
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => \^q\(0),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_12_out(0),
      I2 => p_12_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out(0),
      I1 => \^q\(0),
      I2 => p_12_out(2),
      I3 => p_12_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^gpr1.dout_i_reg[1]\(0),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[1]\(1),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^gpr1.dout_i_reg[1]\(2),
      R => '0'
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^gpr1.dout_i_reg[1]\(3),
      R => '0'
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      R => '0'
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(0),
      R => '0'
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => '0'
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => '0'
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[1]\(0),
      I1 => \gc0.count_reg[3]\(0),
      I2 => \^gpr1.dout_i_reg[1]\(3),
      I3 => \gc0.count_reg[3]\(2),
      I4 => \gc0.count_reg[3]\(1),
      I5 => \^gpr1.dout_i_reg[1]\(2),
      O => ram_empty_i_reg
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_12_out(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => p_12_out(3),
      I3 => \gc0.count_d1_reg[3]\(2),
      I4 => \gc0.count_d1_reg[3]\(1),
      I5 => p_12_out(2),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    \count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg,
      O => \count_reg[3]\(0)
    );
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88FF88FF88F888"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => \gcc0.gc0.count_d1_reg[0]\,
      I2 => ram_empty_fb_i_i_4_n_0,
      I3 => ram_empty_fb_i_reg,
      I4 => \gc0.count_d1_reg[0]\,
      I5 => \gc0.count_d1_reg[2]\,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D00D0000"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      I2 => Q(0),
      I3 => \gc0.count_reg[1]\(0),
      I4 => rd_en,
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      O => ram_empty_fb_i_i_4_n_0
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_80 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    \count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_80 : entity is "wr_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_80 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg,
      O => \count_reg[3]\(0)
    );
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88FF88FF88F888"
    )
        port map (
      I0 => ram_empty_fb_i_i_2_n_0,
      I1 => \gcc0.gc0.count_d1_reg[0]\,
      I2 => ram_empty_fb_i_i_4_n_0,
      I3 => ram_empty_fb_i_reg,
      I4 => \gc0.count_d1_reg[0]\,
      I5 => \gc0.count_d1_reg[2]\,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D00D0000"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      I2 => Q(0),
      I3 => \gc0.count_reg[1]\(0),
      I4 => rd_en,
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      O => ram_empty_fb_i_i_4_n_0
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
FFhFwx0Z7fz6mtY6A5aE1N6pi1GRHYPZNOEM0uL8E7n4YtXNoiwaNiJ94RvvavkmQT3LfuLf8+xC
Wdn/ovm3Ng==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
BRrdNiqsrUppTUtPFFgJ0DC4I+mEOrXINpKiWOiItEZh/M3KrIU5UzjenmgPBJ9RrRVYEFRemwXg
TWojD86EpP2Nfr/2amZDJx2y0g1dp8t4qrISSgUt2YgvKx3zXcbSS3E9KyW/BoKNDdAzXDMbc0dG
b6Y/91di9OQOhhRmezs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f8L1nMX461PY6mcZz/rGq2poeGZo99ejbQ/aiU+uf82S1H17OwrwvdpnLtaIuA5oR5V0xWcSQUsb
o7KNCQ2i8ldbNnBPCgt6S2bONnPaOdsSqss5fLWujR9JneBcKjSLXZXmxOAJqaMY8sJ32hZje3Vm
gHF/vWTxU0V3p1i+WNz+ltcK88r7k5cDdjsgyDrwT0w+C6qh+qqAMbfrYCD+JEjl/GoycUKRon3j
aSx0GaU+tgwNQIes2DLLTsNOrbVT1r0bEbpeUXRB47aCcyiBNe6fZmpjUbmp8RxIgrcBnX6Nl4Mm
SXwGexakYxM3wWlfIll5EYSfeEEuFw14AVZeVQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PStcvdtDEQol6VJANKfzOg3qjemBLidRWhLTETa92VAxqfP/v4xg+G/GN5Lc+i3uDzRhyt9kcO8a
OEkIpdE0hIvGG0wVnVPa94W56jUeRZmkuhDNgLuz3dA24qFbzygsIOcUHrE6D3OegE42fiAZRm+G
KUbgkuFUmIaHApotDKfSx+LyWzMk4lGDOxsXyF3Xj/yw2S8/d/tLFd8AfUD2CZ6JbwUb8pibz6Ej
DdcgObJdH1NKc/1Ae+QmNdnrgs/ns5Zab8ZDJvhwsTlL79Td/aAE4xJdo710+jWo7wpb8zHFuM08
u1AdHa6AH4WwBh32KvOcfFBzTrxhWOYUa71/KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FfywgklkzoTMSY5pB4eDKZXgMLJXdM2RMCj8QdBAhWZDZVLtj3kaZP4xBKEDURIOxLnlkc+8DCS7
Fgi9xLDjjWyOlIFpsMWwyYHKtQutOUL7t/ZqN8xGRYKZ5/h2vq3gRcPCE7ROOrt4ZClTP7WGpYN9
OXxrIYHHwI7+h3pMWibkd+FiR7X3gGtsIRA4BvRQY9Yfa/RL9bAnfhVakvy3slXlpkUTNkfKAl8B
Jx4TNdkn2aARmPy8aPvlwAMphJFKxCwSCebd1HnT1tYvEdxnDvBgs/1D34UB9Df3M7l1hA2+vLlh
tpQFYV0Nj303H5gkZW0Zj3Ye/yGShZRqL8jw4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
F30yV9IHYrLybOEoaUPzd88wcdiYyfMtT/tnhVkYSqyVdMQgkT4utnsnEA2q+5bvBn4MANBxHBeq
/d99LVE5BEiQRonl+Rib+8MqbuNw6qtIgSfuTYDkDaj/7myLwnj8q1Vhzd1XhxuajXUabRTyPqE6
aUVPk9Rf7NJ0Oi+Z0Oc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
F86pry7g1ooY2qGxlpJXNJlqo8gSGAYbxYse0SfERJ/0Zd0d/Bn18GXE4/352qaXnjqc7qMQBys/
bq44kqDrdq34V71eVkX6TYu6cgJDh9q0CNKLwX8RZVwze7Jaz5FN5uURMs+fzXxVR+KOG+GmytJ1
+1HcJsX6HOq9aCwIXJftU4b0Y0Nf+U8BP+HGxAcnS/YjUVOn4aaQf8/ziBU2u/GLdT5hSORWE2Zf
diVpcYTZ4Hsdakn82t4RJQlLHNGiveCSmIVLNyMuEn+GZa6ZT99Aa7ecbSaD8TuGXZPgr2V/ExWf
3/2izwZsPGz1olScEPk+7UoTGaQHqe29jHw5uw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rCcf1+hTiGkQl7NY/KifRNH3lNbiNfIXxqWlvGDJZc73XBG0PlWNpdINxDwikDkDrGyCoLrecB4t
b2qOOhiJeq27diTlXjw+AJsVNTtvH4iHGyHFwzojSJ4bZIFtHMQOD7RKqRfgVoDDSxFKiEW9NSIc
FbH/vKtVf+8/ChtnBmPYN+xquaizz5dPle4B9U2mg6me81ZvtQnMko4CuXwsA6m3+Tu5Xxzhp8Cq
nMetako5JXQx7JaXunv6AnC7JclnIA+udqr0CYp5MiG/u25RMA+pGKH/8pl8KcQsmXKZ1hEebWfc
xXmsIyAnet8F9XQAMYr7x/s8VjPjDeKGS1kAHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
l+T9Xkfp+k6FpNn7ObHl19WZzP4AZ0wck96Yx7/S0Wt7N0o23XrbEWM3/qpDQPZ0yiHGZWSllyUX
EDnwyyQnem3OHueaoOAXes3ocFxwME68Q/ox4TK8rOo0sI9yP3usCz+Zkzxu613QxTntZEpT8mQb
KbtteVcVW5HpPi9Up4U2cqjSx78A4ikKebZ97U8BIsmd4Wf8JdVTN9EVhSl7n8312bxd0FkvCBMC
JTDYmZfb46CIpVa6ACMsOmj3WFDees5/tHa+YdfnOjpqvECyK0EwbRyyFdb+DY4h+YhQEweEh6sf
mnyDJbJZUy/oCiS2VstodzDTVDzd/dU4L8Snow==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 16160)
`protect data_block
vVPVi5TOIk8qiEQCoTsspm7HTj0Az2Q27R6WZumG0/meaIgQXxpdBMuj4u9n9MaOqNlV2ulqMeRH
NX90Rte3daq46RQDPmdvTwKMFi6rfbAAtFlvyFyLXQerZGkFULJAhTWc0keoD0KlOjKzBmgoglHg
dusPOU8ShBKR22xX8AD9NcNHQQBRhkmo+ByhwSahDubBr7s54Rzec+oGYF1VLYFHy00IXWlj27VX
HJ7DIQrSNjwSeze7fRcpVN4KVzC2nAid2I5BQVN35vcgI1Xjut9ckMRZHhbv2YHBH5jNMxXgvHyZ
M+5OMIKGcfP14rSBlOm6SW+RAX1Ya6N52JVZv3wy7O2twfU+mSTOVX9ZPnj6S/FKn51B9SmPABmz
8bkFy02XktLQJmgWkFbv9XRlpiNcBxBA/0zjpfoUiP5xEeZc/OJiXqPMp0F5kR+4NeJmiIqcMm+x
mbCocaDOEVAGmfhURZngFNh04LXySu1vJCwU4hZmAwdzYvC1ynogu9OpJ/N7oFSvM1tAjt/xyJK5
bYZ1GWjWy4AMvm1vpRUsubCcCR7RNJmrkY5M2D9nX5mb9XNJEDCvBYBoxUwKDiB+3cAQYa/P9aKA
N6e+qNv6meHwAc1WdCqHriUFw1rLXQkP7VrG9C3/rhZon+G8tciWCaNtaBqmXIomY5a+4OFAUUtO
5hS/ZaqC+zqrprqNxU/1fuNmYouyoh5CRrMlgGK3TuJ2CGs0dafqHZo2Ait2fQMtenKr3Vkycwgz
Q4uAe94DKY0bi+q1a4FYk9KDv/mBqZE6ap6yBGA72q6s2DWMFAZvL7HUgRTlXDrZtGa9XVOI4eGk
vhloWAf8ksFC1vsi5xmJSKG6bq3QUkl81isa85TenbBJCm8kWW8qbw7HWPH+pVo8v6f2XNikscue
ASAntmPy14yBRFi4GD259YjRRDEZTHDeIfAL/BFEyTAE8Eq2hr1Flgq925PTfy70kNDRgj9cD3kj
9b14sJO8DCImKCM7pJiiMwNR4NdC/vrobbBlytkOj6Zo36EaBdta2CkeaQilh9Ef1sZucHl3gl60
GbpKU57GZ67LdiFJgSUDPtQDXpdK0dyecEGsfEUPZXE3DaRkhtYkbLTrOf3kHryeTnqklQqDGKkz
cgRfmbebXzdvNcbM/me0xA7G2Xg15pu/hj15V5T50ZTFX2Aa81e+PpCy1WZBMqaVyp9ps4Q1QbyP
UvtBvnPUujEXf5NLeio6CViJ6kgX+F7JG7Iy1CPCfxXFnq1e/YDttYQyYBNC/YMqw/fkE5aT/mll
c/qVrSNoswaGH/iUzEqDBr1q2jFOZ2JYtN20n4X6Yu95i8ouBD1D4yqxRsUqoeta0AZY90oiyt8X
1evZGfR1NFiD/jy2PYl/5GqfhC9RmyW+3in9C0VTBMF4fznOXWrNQUGAvKWUbSQdqGCWLkP3MJyO
0gxPxja7L+jSgWar96H7BCbfOsG53CHBIx/+XdkdN7lqnHhLopHSGdMWIky7PLr6Hvf5Xvdw5OMr
Lwa3r3mloGj+sb7AotcxRkz7hGyuT2j/jr0x7wo95iVQCb+aV6an2UfxrmuRsSeeCJW93yHfVUz1
dK4E3lIrTIZA8G9VI1uAe4AgF7Yi5lhvj8fKTqByGFx3DWXdIZvjbX7sUzEUaQVrskEuoWzlKPYQ
VILvGKi+Y6dyUMgRHtOQc5zvLpMKOgM5jpcFj8whiSgYElp0wkPVYO15+ZwDM622+wrCQNdsAVyi
4h4qR7WrfMANM1C9li+f0kMa6eGnd5jk9tyFcxwxc9k5c7dHXaeExgr+CrUWVvbp8V+KW0xCW7QT
2fDXZjeujVewQyj829KGjr3VCF/reHa4WdtFv+DmrLi3pK/ZvtGi6BACHWLZ3TRUNa1MY5lfcQVR
bhG2/Fhd5v9vCOwNgth4OP5Od9WCnFnE7tJgsBv8G2Z+wSyGYHoggUV2pdDi7zWKibV4TfrJqsmy
PgMPBnwld8/cTIJPl7s9RKmsnF115cy96MTxfhLu0tb2qJ5731xw4UwOaUSUl0zucF8lGGD5ojyr
NH7VtZ8aS85u1VGgT8vYxjjiBYS0LT1AJd8MIus40w8NI9bhLRluZpatlIvX0tb2x98rkkxlKqdn
hyUOzyCkNipbLoSxx1xof0hoFm0qqON7Joe62yt55kkON5Xaq9M2IyQuFvJs9AzCXw7iGUIKXorQ
fTqYeos5EXpL9iRIv483JGYl3WVjuWyKhCajij5O40OOkkucXHhc+7BU27qHCkatIcawrViR4w4D
q8bO09B1Nny9qBIlXN4zBS1Dvw0vWbhy9uatYnvYmCXy2tuHKOJLzsQGt5shZDcmY/yrOZYduvgN
Pq16uNMeC7EYTnQlV4rL85kT9H6HGgwI1EVo3ZKYy3Vr7IAm1YpBPG16Rhs+gp32nDssrQNLaO7g
Nm3B+Thu8XDaJbkSUi3+dGKy4UARAETrdcJio3zRhg2+Mx8voF//aAw+Lxjn/b7y2WY9nCYfkxSU
wsQsHuqlBXvzZtybqoOHvPOiLJs263F8qf0zUgIJ9ESCXzG14/tG39cVPVTQwUgJDy0qKNHuWUTy
eHBU9Y3Nu4tLETnU1DW7G9Lagn8nyaeO77FTSYtqswsZvK3ovbW9gG+ffgfczEC2oYOItTbhkZxn
L8pl8277MPtZKcg/6PIez0z3aJ8/EI9g/mp14SNAhgu7gbv1Q2+52Y8zr/dupEa/IHET9+yl0Ml2
5+EIqbcY1GIi0KzoJP5BJDuDsWZ2Z3bQfqJMBYUQ+qXnBz5riBqAdD2ToGCjfVPCdhqT4YcpPvMp
3btr6Gr6rTqxk9o994/v1Em8DpESdcYpokno5XxYZ4pVWZlKj0/JhYrFkuuDWv4KvLXCSZiF/wDm
F8eBjfmmJWREiZnoimazt4ai5fBp/i0VW3fx84X95GNjYpWextgGSE4YZCdWrNrByY3bjjxOeyMT
ZbHl1hnBpLLuVssBy0KiipH+p0nLcICTlj8KEpVBLqQIgTrqMg+p+osJWseSuDFszd9Q8vUJx8Dn
Q4llE1hnQDe4/BIjMUvPRaLhmAWPNRYHG83MMkqJY7XSw8NZ/qweLq4WwAuZBZrtzG47ju0tKd06
kUowwdWaENyOdHPiJkqM76IYfsqtVVBjJEk8FLBdIVhlioTea6YIWKQJgBMDSBHM+ymnlgcbLcTw
vokTUCpff+pSnNENwUZ7aKEAYPX/85YA97l5a+N1f/RUpjTc2p9Q+rog3RLMylzyfc8YrXlpD0Bh
pIKmA4j5wyfXR8Uqt7TO/N9xO9QRUc8h9fw6BM7DlGMEErAg9AoyNvgT+Fw0I0wpopN3SH9wIR/l
QAY6Wj47fpki+7hVwYj115y6IjBHJZQ45wK29AF9JHvPngwYznbeWF+8CVkqBSXn5xLFhtQVjh70
yJp6pga1Lrf2oBTQ/GW463abh5WTk7Yr9IIeAVECtNvxGpHpODWL32gm7aR3ftTSmmaYD3iynmJn
vif8aENjxFkieQa44zDWtIezsPy3N8lg1bhJBBn5iy/bGmWqGQvtBPqgorGITVC7c5hRB+wDxkik
EYzWTQ65QCp60CprN4rxE9BNzeOH/xSQPkDblwJw0h90zqO+d5xVgZm3HEwKugtsRKJj9viBiw80
YlGFSm073rPwKL8L1lKKzSZGJpTAAJIJ28j54YvRfjvLoV5EewVaaPEEz42a3d9hFmF04pCt2ojf
uO3qdHOGGYr/kpmGyR52chOK/13bFXP/YXbyY/8kODCo1mzaNc6kQyYL/iYjP6bwgMyie23jbvlQ
lW+Y4JRG6EIysqwa2TmR99mZEcwC48dQ02iHZC5oYJxqEUvsZt9xOjA6mTMiks4hng+HVQgP8tm+
ffUKy45xXYB+K5Swya/2VvyFY22buOjCI5YkuMly+3JfglcXE5KCrQiTWhjHHGQ12vqHPKTLSTpq
eVbGYaYmxUu9JiiIILvKndghrtat8Yj6pB7g3dT1LVHNQ4JVingNnZ457O84+x5imZKKzGh4+BS3
LxNUXR3D2A9cP7FpRZQI+HD1QIYAP8006TRd3srA3mNrjYpRKN7NUDhR92N+eGb7gKqKGCYJ86Pq
dD4h2a24hNBJeBo24QVntxK9wZadTdowxhfr6gIucoP+BhWpWPS/vF2g7bnBJRrAffnkzM7bFvu5
NRWi0PHgscvoO6L0+SK2ldwJVwnibdmfwFpA9TVAI+MRvkrJ/0DqSESEFpud51uL3Md3XjdJmOZr
gIItH3rlFpcNmFWDl0n5/rRFKvdR4WXboyfvrdvF6ryP2jslGvsh3a/nlsSrmqd0q1AM3rQ/XQZ5
kY91qpzjLc48IrYr7vKrYan3HRAFsTZjfo30ck60qdBUDzgQowfFlDcnOFnY/HP7qKKWO2XJMpof
j7Ucpo8+JZ1jp8WSIY6sORyT3lcPnFnsLWxIGklomJc5bbTWYZPpRKCoIjv0J5YQFZUfKZ4qt/jG
qAaaY+IefOlqwy/DzkEM6xnnY7khd2JE8ywPWF64PM6ExSQwDZUJ5CGIfXHIS2slKvNykWumLfAi
hCGnDdZImcdtPOOEKU8szsfRf3q/a91l3pXzXkxBmFf2XPU/Wa4mjbMIHQGs8L0syXnpXqXPfAzz
aZbRDH6gGsAC0ldrZ7w8ZPpdfh6VDJ3EMmmFqg7uOpDhLLQDZhgY6ArCYmM3997sOKyYJJ/Aa9Q2
xZ29dLw4+iaP6H3mLjsHeFVEKiLhw9QfZNfSbidp47A4Z69/9Q6UAtdLuJ4an7if+H5jTS2aGIXs
1er9fycc/0ivEk5x1wKBbxJxGjN0SBGXaCN+gQdSY6RfihCt6N24M1K04S/y6RLkXKcSiahAufGR
mhxGdQ+cYtvDoo4Kv6kux/tcLXDrKoMHtBRT70USOTZRzeNQzHTlfn9/FDAHX7T2py8/7gM0uJ6O
njWXdTZ11UjLxQE44wt/2annalpce5NdMv+viDHH7/KFRbt97O1lOAW7Wjpe2mS7djGxxnvtpaSc
ACeJPQ4yiw/h50MzgcqUxP1+FJwqQUO/ux/sikmPL7htJIXBq3KZkLH82/Gq7LApF9gwPTpuUP/2
7T2CX+TS9lQHoQnigoJHFK1Hw5z8cSCEvws74IcLahGO3rUSGEeTDQexQQkMtlG3prQyEl0bTfUu
4u7hfx5aAYJOx2heo8EwahoE9+mB1p/ysXFyQaI+Ky0IdQKmsiofLidApHmjJiQqj4PQPOIgwNCS
ikxmb5jPRSu54xUJYt4srKO1nnkZpyzeSdv5Aj6eIp9C6JU+2bVH+geBfMDP8d0t1nT5h9flnP9T
QWwK/CY8WR+PemfaejorgWXp036Nj51FTllUPDoMZeqZyN+eUbscNh3rUplb1/GXAjhAvdJ5aPDm
mKIZr7K+XekAuOBzCeVPxqjrppc9lSubbQaZ27JTN4ZJWYin7s7cU8D0J0dQGpUN0DRuSoSR6o8+
/haGHmLShmPeZ+okwRiDbuI33LYJRDd5BlywQQn78y9lMgrdBO+EHrbOKm345iXhEO2v88LdC7xY
gi+q1TdW77jTxrVYEXAMFqjj9StsgpS6ek5EdmCdQ8hewyMifOeErr9iQelc/ncr0Jm73wXxbJbu
qlEksIUd0SYsG8RWKToJ13NMfM/gw0Tew1aEpqU5cAxhmtdmUph6ZOtp5m+cV+Y2C0AvNarmGOdB
nRDESLogGjEKNjPWnIKOPQ2uyL76C3q2lmfrE4j8g6VWTXanoT/emmELfZRkm52ePWvi/KedW33B
XJJB3KisugyfJinBZEz5fk3x7K+dBthNbdU00OAp3xva5f9h6UkgalORCq3JU91QfLOIseuHWr3R
BiI7EbMj5taibUVVoccAGMWsTS8hYAMHhROkmaEliso0KQqvgSZeVZw92U9lEFb8wn80WCtx3qqd
+zqcRpoGhF8OG/Vjp5ni4mCA/8yZO0owNt5PydaxfTMggHifToJ13lUhATz4jCN60pr7m/Nmav7D
bcIoCPTbf90ilT5zPLypK27DcQfqMz6j/8IqFKgA63pDzDIsJmBhYpV+C3QzSdGlTRKHVkil3AT2
0AAlbOiIw44cyY8EJpxLXKzlsBDlv2zi5B99UpwnJJVXH0xA9FB1oBMW88Ojc5teIBbByyrzfl/X
a98aWTj56jfyAejOcx3Vef2dLwGJUW8ChTyF2e9LpzF9YWjQkmwFGAgBFeiha9fZCDXFmzrFwgh0
7nRekp4d3aCfGGf/5F6z1k5cGfBnk5XLyXMMMJulqfWxWfIZNgFUJEwEaBzmnH6jLQxptwYmAigq
SvMd/mGwG4lb9I48p+0c9CUu+/q23hQtM4sT3+H/vboyyBTtokIF51O5n8BBu1OoEQ9+vL+7iA2u
9r+/g3W3QX50Q/4Bu+Na7ctZmkNaedrZKjJj9I18/xm0oRU2E67etCV+y+d9IciN5arMM7FwXFi8
t2inDu6IXaFl3hzcv4OR4K/p3k7w+PuzRWYt8HVI0CYKe/SlD9qdfKr0aL4nGNcvm1rqZUrg1ImT
1uCBMbKS4wgfaqBYnWjTzHfur/hfA9VpoeR9avt67iefEh/Rp3IoJ9/WcSj8mT3BiRPlwOOvUDFE
mEWFU827T6mVGB09LMSq2tD/EIHKYidkGyUZz8SC9fVHDzi26c7equhCFWUNW0BJ657Kcfjl9lyG
o3b8uCZ9HKrPhIeTxXMpJXZKvVpg3KiMljx3SFyRtr9/EhV8aLlWrwMZUpbTmc4XZ5HsoVn9bfi3
JMdnigeKcaZtKEaFYBlA+UqNGvV2WNP9xVfHNhNnvACfZcyP4Au3rR7AZYMamSyS0CBffKi6GSLg
SaimKIrO44J4ggjDFhJzPm6calitfnUd1N4io3vj7Z0+2ky+skUSwvpC8fSQQFLFpPGz6NvMvd/o
gA1e3/GU+yIKHc/3J0n5wnCNXzlINHkxXUmbN3SYGUF4HBACuDuim99Cx9KYzCyoWZ+Pih5HopRy
jUJSJTMNXDBNdl1Q2YeEkrVgeycMNv5upCRKUg14ac46RJh/DXAUtTxtZD0vK4bw3+xFHEb0jvO5
EhLOmLISs3UIwX6f6yiCmV+Ba7oDldOsaY412LJGVJmqO4KOvGg6+9PqNgduIH9CIeashDmbJqtz
Mo/K094rFsjqD3UNBPXw3rFm3dLddEFB3PUv+gAplFjwB9BF/KAg2irmdL0IGeQsQ8pjMxlnPNZU
4LNR1F5AxxLOJZuPj4Oaq9D8yyNAWuotLoj6l4TnSbjR84cPzkWVVqKUE4XnHoRWQBYOyiycIhYL
1dxlBWRdy4wtiYLSviECGJNmmpKVUQFCaPC+9J74Pe8WPeYuuw4K1Fq0SUO/eI68IKfmJkz0hKZY
Yk6LWDMvsU1ZW5v46aFlCi9irqkapuZ7zMe14ojnZSy65ElyydiZMjnP0EcwiQ6J3WRAUXU/Qgkp
OO87Vd+xm13LtPsqpoQKsCW1oAX5LiSTY7kdAqjkUrs0utZPF1bh9THYb6sB+BnLJo8semelbnZ2
AeTPitZv1/ObOmcfKaaKQN0+zqzGDEuqcgLMrXT2WK67qwjbgEskahcEd+u2N290a579lXT5Qj45
DDp91g9ihy4qD8J5KimLT1DcUbqzBRfQRekcRNfOa5/yNGPnogKfNHeU8x6wgVk/wNEVkc8742zO
HCx9abvB+vpH0e4O7um+MC+vrtAsTqFQQMnIHDBI06sLN/jYyBkhU5nhP/GeFlZ07/AZdishTHX1
WJx4kZ3fk+e/b78zlKHCoF8kIQxz4cYdSGvqbvHdGtinCbnT1r6HvKnxpdU5C5GfsQ3D5FMSZhs9
6SZ+PrS8WRSp76fWuyOiv/lpqqgNX5sl6bTqfW+0CcaNp5/vtx/8KghO4e4q9lKe+dD0c8377o15
sNJ87i2hU1yRXmnJr4ovug1qkrSxCgF/H/Kbn7mr+OKkH7apcnxUMa4gjusfDb5CfmKGSmPRj6G0
JgzvzD/3mEfFzacG3SSYt+EZFeRDBuD0mjrjyCY2j4MXmfczG7I8q386jo2iy5O/5Oyb0N6XdTob
nQE8qTJXGIc7xeF0sbb+Q57ALOT6+M+/5XkTZPnN/lbglAxyGo9rWK/BCOpLD/CPcrd84f2sXEbI
pJyssXWHydQBv39qlv+jtNCLZkN9SYyI+/FmlhVQuQ8XwurrUbgpX+Nut0+kp1sAabcWh1pZ5P4Q
241IFvje6FO/bOEJ1BEB1qyQZf4hJSFDjSAM3ngiA8V0k5ss7T4OZaBEzaRpVCQN3oMxaUBFkfXD
3+OtdyQjeN6gnlRxvHpkjdmLjFytlu6c287yxyrg2XhmPpKIxBjbGfmrCKHpvaMm77B6olP9l/r/
NvRectPBBFGSo6v2x8sAdgk2SInIO3OS1KdLhlbryUJw5IEDLERBe+g/sSKMINmB7IUH+7WzmCAm
ejEev1V2HxceRyMj7viO5lbT8tPKkwz3PI4iSx3yCSbDuoK/UhK1BzlYdt0+eTstans0BotqCaPZ
ItoS+Iq5G5vrOnX/f5nvFqRWk92MVDOKkVBRZL9628F6GPuUIVJlnd7xxw+vE51oVuqO9u/R7xmK
IDyC5+uImVG7B+vn6JFPijVhdWj39j2iM5evY3vKqDTJDR9hn7iSMh5RdMURCcM5rva6gnTq6nAE
SljlKPQRfN1/wGAaduiQzkHzy3x28N5iR/L4nrhzX8hYB8n+NLkw+TYPdJ1T2S65XSSROZyS6+RG
NIk+2G9NG6e/VAmTremDr067DNf5V+tI4UAb45mzlNPvO5yB19ZiMjYcROQHFgFEHLIQ/J0eSm4x
ZS0j/uLfp4hQXSZ+SxgswVP+sddXr5AEaEuy7OexX6zf2QRcO4Y906F1JNJ9mL6qXI7ICdQzPRVC
jcfVhqb5GEw+xSAeagQXKYY1ZNfSpVmONqV7/iXj3OVLv70SwW2YyTbxYKtwjpGoGD2rjy8z594s
p1s5xXKoJU4mSd2mvfo0EGyJj2F/r+CYxHKhlWB07+WHQELBKzeZXlAeuLJXOgTivhUdvlyGXqY5
PvXDnmPlmlsJ06xcAZVgAbxG0s/dJeE79m63Ljh2+Qim9PyMtZl03rZ2zEsS7WSfAFLObDq1sxYU
uTyn2KFyZoP+nyLUb0+YvbbjKNRu6orVt/fSH48cq5UK6SQ6/IXqjzTp03Mo/mzG4ph8pUviCWU0
zV6EcPZf2EX+vx5yXRE6ZsEI1dQE7KNabk4LrKzQuMqUUjrVMA9NkJEd2vJIH0dMZfOJycYXaajp
sSKBuRWLh24L1fnTSjMsPA7WmLUJaq5cQFOpKLtcFSQW7JXmO9PCn+3jrM+c7UzAwiHB1K4Lpsnj
tUEIRsqOU2avxJFqnvt8ERf9QGLLLu6wPGqK1Wg8/k/lt3ZuvQ+C6NiL6DGL/NInQrCyk8OfzLTc
tcR5G+tSKYkShbBuPwzy7RLmRXEHk3B3adxxeFLSHHy1oqV2hH7YncmkOFNLkWIrO8hlSYQrhbgW
N2a1f32gLd2Qtz3YmAA9qB4LoSLylfcsE8nN40LB1qPF1h0hISL4T83LNplCEPfSmBcmHzdr37xt
BG+VgWciX6sCap9jA+48MmRhgqe+J7j7rAD8x4A2KTemW0U4QUIq98LesvKletwUg4aDUId8fdvy
xPZc6V8xiT1uItjReRFdds5P47FL7ikiaeqKvQ4/an5B3+lnmUJmfatqVY2DXLRs2EPJdF2qDH7+
YqBWzyh9QLpvK6aZr0zVkb8PKn5tTwSw88cMiAiydHoZVGHv7UZzWC2NiI9wMNZeiTpMUGThm+OH
FvfR/gilfREuCpmPiHcoyWEPjTqWHJsOUQ9p/ZHVXdj00T8P6+geEb1ozOhe9sHfLhepq+9/GdAD
hU1yM3YzAZjtQ1f4ewm3BuJMtVWuWcnFEAGfpACl3ZbEt1uJpywP/gXKCRGe65viqY9aIpOOih1a
jpI/iTpiUJrw4QXz8v/6q6szyV1QLcB6g2gIUJukH7He4i9hQCAH/0HXgL0TJ34dKVExUn9Ph/Sj
jP6TKE+4zX4UE3v2t4y6FDtwdpx9cn6WSIac7DhpJxMJ4e2XXE/r/NRSuKJmLiqQcsPgXQised7Y
hIMkedvuNAelqgaCFCfSx+PrmKcrAWQEw4RrGtQWB3/ZvWDA5OBBr9wOToytQfBU9F6qlD0wouXV
10v1QiEDmamN1Cg3XIUv2C48Fzmpz2rzG8AcqpTSAc/ZcFf7PMGlK80KEYgxD91boRYvuF9GBIP7
h4lPo3ShZZ+g40vyZ8PGaQBbQQlBeCvjnr3/+N4B2qT2edhdZ5jXxNKAhAVmVHA+lEkZ10BIgfFm
3sQrQQaSEzkUs+ooZVs3QMcZvqQJBLBJ9rCr4gBgFFzoKY2x82yZhEGh1Fdn/SNrq2HIHJywavry
4h4s/zbIaz6N/sO9cmuO8wfzRy3wJ8pjXt5Q4+AfPbqi3sxKVO65wYNmSPeuVTf+bqeEVcCRHVoC
iBqFrjFS4FPqFYtA36JW9Olp1LEEP00bz4f+lCsFsQBm6QPrm0oOjvUmZm6Jgg+43TX8GsM9E3r6
6vjjZFedSQh2nuHqrLjnawAfwoT6t1hwTcJaksLjr7Xhk+zGU02oeEdZftV5ht9nXFnp4yVzQE+j
xtivx6KkA9N4sAW+c3U7VNwXcfljzU7NkQPD4Rcw737lwRzwUgKqVwoRW7PA2LpK8q4brDyYaxdA
eOYAzUl1YY4p4GqF8bxsEn1G45PpJ57PBcMxWLDYkiTvGFjp4nrz8r59FtHlEM1Zt89oeYeT60O/
gGcrLS83uyRYmpirNcWwvgqcSsgWHQCuO9mFGvpR1K2wOn1QuXT9Rk0fDKVg8oYv1/xQdPqHh84N
Xh4JgPx8En5Oew8mR+P6BEvUo/zzh9iaF8BdG0eQWOCYxaX3edePrbLWsruOJUIoFeUb1pEti+UN
bioesbiD8Tep+5h2ugGtMtp2Sego6i+EfRuyqfKWmhab0GIy0SLj112JIBMpt56U+Ur2qIgmx8H7
mOgjHniDE5g9cz7hOK7iVfacNjxPxlQ8k0aBOn//pqNlEdoNjIL89KS3DjT4ULpnEV+3eFc36g5H
oVoe8zUHVMPv71kRdQzkIX1FO3d5T+2+iHqGVSrZZoH8M5i6bWwmQGdxbsvz0X5g87NaJmTqO9uo
U08ucTJWaX6BnEERnIQ3MDqzU2GMgOJFoXzc3jEETdZO3txBDBVHfWqUsOkp+6OmeFjLyA4dxEDG
AvWktVe7aifin9Kq8ypPHwhnuVv1H1PaF7K1bGQomsBBjLzGJ3xsIBkopivfaEXcoptNmxVNe0aM
OeJ7PRe77tnTXLGiMvUYET37hMT8q0cYl/XcOQRkEMy5qDg6no1V6U1dvaJuf2RFwjYGPvJtEzZJ
AfTS3R70pS/Re71R2xryn9j67jEhWb2ITPT2rUwGjOuPgDNl6jtQJDivJOkjSXRRQfmZeXy1rIvm
NJDSH1pULd0EGodjsVG7Wi8sb9UmStYgniC8dAuaye3APOmrBoBB4p22vhoNIovS3BxL1Z6gSnc5
2etCi24HAmoePBHBtfUmJurpHZ1AFDsAKtFUuNYLXZTph3G0i+KGxyDshgwf10GQMmQCOThJqM61
sBUJ1hLEPM+gA6Y/g0d1JswgU6RrcU2SqIvMLB9tCXIH04ViqDYAYmLHuiyrn6rzFZpCyn0co/zj
Ll5GOuKDkRdkxS3OvC/srnFybPwZ+SjKxPK5ZiELFQJibEoumPcD/ByirXP2moQRHp/9/EEweQx1
IyVf0Rg3V6j2WTm5bQKxiHe2PpgyEsLEFAZCFCIgezwSRcw0hzkhiYUj+QJJDSx985b2SVIfGsvf
6kocqj4GcoN4YK1nCAeyFn5uLQdUCMaTDxHCs7Ub+s//ZPn3ptNMTko73DlMiAqMrCyZ0iAipO8Z
5rJ4zNO5eHxub5ZIT7dour65fs2GQ5GNPj89vUEvP0XqoH/llZlwoNWUxjnaRDE2TpVJB27L4281
qY/WTWgKsI3Pw/J5+AGnPF+Jqn8X4ejzZAzdSrdrC5XSKWsn5DMfpuyJYCAg+/OEsz5vWohdYvVh
xJaajp4aApfiQkRdit01JRmx9t3h3wLrz653iZ+5LgTF2W2qRJegHo1KdCEAi8HFyLqoXvuYuS11
nVgTZOeu1d0Ln11fyjCBouJ0OfpGqaov7zt1EQqbKvi0c1Jmz+S6UwAQl3kbrEcpAQvrSDNPDAOW
7KY+wjctczg1BFgXoUdK59rZd5DOZmQzACZ/jI7LL2HNO75pNNtwDvvtEeSmKCUMAzt/Y3vmtCSc
t2Fl3Ag5dCrAWRD0j0gsG9VtO8LXcVPSMZiiAornAaXTsJHI8rgsozzhZGpMFZ08yV0V6Cw+rOIl
fMMZqK8dl8akJqeqkkA05srI6pl8wX4e8XQO9lgewiiEag65Rws4PkW1cqvcKAYAgjytsmcYVxZ4
3Dn6O5neCCtMk5chM8W+JHMt8U7ZekOYdllQgQ3HMJehCcL5MDP8b/upRjmLfgv8veXoym6OOjsP
V693lVEOHgs76++8fYRqUBpbWsI6GY6cpy/9EueStYtx0l+my322yz3lcFBMLCeJngqaISdPBWDl
kfNORHeN0tstZGC1Y+F/J+4w82FxfgI6tTfp3pnWTDpqd4cvQJg0vHTxHYk9ftP3/Fi9edi/T1YP
3MwN3JmngAGxBt9ehcor9eMNt1CDY9olvMxJII2T4GI0OKe0cOBwrKoPx37XJX3IXFLUR5lidZw5
KQV1YgDHRWoOebk1lFijB2JkO36VW8Og288v0ETkIZoRgruZBs38T2GphKC9lk8NZLcwztIUj7JX
erUJOdymlttAbd/Zc9YOwkTxWxrnrBJWqDV2GpA3HdlnXlLuz6ZNITTxMgTjyZdzMs+2mNWE5ua4
yBl1jHqf2FlxEOAl8yq+d5rY676FFHzM0oWtsiOxr2RTlgrKa4bjS45n5lQmZUCNVdX0EPRMBBwc
UU43JwYD8NliiO35cGkiN88fBnA6DayG+T1nrELZUDQ0zcUXYAws3+q+WHklybIF/QyrCc3lG5Cw
hOpNH8pfJPuhbpLkyySmOScuOKE281G9wAPm6Ud/ls0yiesZft3OE/jlo+/h3CmcSsG+iguvCKOq
21hB1etbbhKueSsS2Z4DNUwv+xrFnNSGcYJqvNb+qiLlbDTIZvwPKHAS7vhOU5COREBfV+4kTSIv
tMTU3Jh6Gy6UFKBr0RMZdtFSoqdPH3isnZUY6FZS4+FCFVlWoPb+ecg4AAXm8O3YTFVafy1zc2na
pCqrJkZPQeYsbGVybbtQSAkUbiN8kGNqaR9lrRsZdYAxMEZ9JzLtVTg7tQQXeyN/I8X3PJFAlDzo
bEHXHenNJdq0VluiiXSd1Vug22efHlw6CsR4MV9Lga9Ch2dpRKbA5EWYm0Y56yKglLj8GQpSQ/tE
RHhzbvsV7hdPJqB5LLoKvImfWCRi515RtXPbbivdmNydctQCvh1FUd2kKML06KLt4s/6CRWHef0X
jtO9QGqUwvGvE7A0dy7tlQJkmQ50aJDVc29Td8ndSFZvLrF5KwIgwvNPpSq+qKVqFbALs171Rw8g
+4A6m5bY3aToB+fN9KEBrF82zZjBYTyk2Jc93tk8C8YyCPVIMIB2oiRte8YKlvwaazfTHr02C3OW
J9HsU6Y9W4iQQO9aVKI15sx3JcczGsBwswrViA9yz5my+sSbRiW+zrJCNXz8HKPiXXy61f0RtB3H
xMrnHj+nA+UwUMLgDT7dLA2NBUdw2xKdG7yswPvZh4zAmbYoDbsT1oJ0fg0omMcDGYDrKe4CiQG2
MCh1+LA7snrQqMpQc7dnQ/ytrNWTbQbf6GabLgeNZHkSujhj/hNa2GhNV8X9+a7tBtE1sKY4EAmk
IEIfAKopSft7Zb0n3xqb4ShUAeHLp3T6ZNJV1ESejIyaGC9PtfNMl9S/54JsQ76oCarhrb2ObiRB
SjT8wdVF9kIJ4OlCsdMVzAESlgMXfhyXG847ToS2zUdUtCMcpxukwQjaog0d/8Ef/6b5Ob3YIPIa
1BKiFYQyJfyIBbrWAf55QhAjRkGRiEyBonnkBruYhkTlgwOvZcx6bkGDGriUp8qfAoz+HD4cJOfu
/zGlWSTVCCte7gFF1e6mq1sJ1yWnh1bUaMQDlzT2w41TIUQ04ZrW800ZC+Jkk747w1u7dsovBbqu
EdLZXY9UcVORPFMlMIm2yhW9ix2cGkPx/TrfMANni+sw8SIGPqJy7UdTphGqyHlvz19ExIl7XqaO
YEll9qbP/pKvawvQHDDLrzGReLMZF3QsSxwXSq8zF8RVZZXix6wJmMXj8mmhgPSrWfvUJ6Z8Etjq
KMWEJMM13nvtIHQIupqwugH7CDBM5AKx8P4dabqOjs8DzH1NoZ3KpT8iey33Q9HJy2rrZp46Cr0R
Xkno5CEAHdHw5YTWkxi2s1wSd+Vd7vFKF2Gt0gnDL1ptU1gcraAzrYZTiNWYJDoU6zCfUkTgI96p
TcfGmn+Q0thG1eKTHrz/kTXkXeRjUYHNIKlKF5dHnvABVz4nGhOmpyJjbVOkUVasM+N9TfWYiLKr
uXOQXb8/L98nxKH0f82vCYzHxnXy1eCdKmGiKNp4j38ggZuBXJnJo3SVTJBnZ4eX9syb3xqwGlGa
phNVKEeZ2au7oy8RlRbf5OpKat1TDIMzLXyscLi6apMOa7V0oUq72oeIx6NDRXgaxb0fbrcnSqT1
6sgWpN0/UUPITeSjuaRED5Hw3lRxQaAbwmfk7Pjq/5OEFOs/XX5rAbrHRLNZkkUpkXKDg4W26f2u
saXdts5e9eVrsppHaw6GMWeJ1lhJtxWe0281yNOMi5q136LYeUL/nbY4SK18QeO208D2VQPb+r+u
sGhcS9GPfhz4agk1WkbB58/LVGHUL9ShWZV/3sQUe1RDaercVNdWLnHtsncE1ipBkoLP1GDEGrJR
HoM+HtZwlG85rhjw7uLoJN2CM3r0ZWo59jBI0UALgOlb7RCvXN1Ema2keigmzUi9j/TAuNRrEClB
DxNyVeItcFN7xfglKAFT+neLlJTHeTqybJKxY62oOKoyyUQWQjs++V2fJb2OknM8XqDbll6cyPwd
htO4ZIS9vkWhWLK0el/qIpPcPAsb/86BNRxLcqMprsjxYW9K+8ZJuRNhdjMCljTkfneXkewplNXR
Als0dFpIDtXbyjUWhj/xPy1woFb/ggaqMTUOVfRTSnEwkry/emxpGwh++l2H3V86Q44k0EX6v0aE
ovSC324tTKlp5bFg8LIgRvBFK1fo5GVX5XE/Ac7L77uSsuLqY4ClAamaFLGPLiQKRNzeVW1HRIxl
MbEs65wgYosnFUvvZc1mUQI7EMHTDIiq0u7B5zntxJQL285EoD7ndu2hOdpR4WT809obaqDn9LYF
m6lT8HKXgPv02WL+9vzouczIGQXw6Q1Yoq6BxflEZRY6fFZl/ZCD0wqdyex20fNqkCd0a9lY78A+
eiccuoyjxqZmzqrtJJvnhDrOOk1OFB38FYguGYSpzu6/9UJfn8qoixSAtALEhMaLu3J7mZP1TzGN
YzLJUUnK4ogX/z5dHJ3OzbtbCpAX1s8rocUPh9fwp31veJtG4nXyYyME5Nyw9o3wDb3ZJOOQ2EQR
QYhheORAq4rz1TdLnnX6Uf2JJYapaV1HLik2ffzoZNc0W74kCwXhYejSyR1aF6Zn9hfj5xpTQ3RQ
6ANp/SaONm8UO3O/asgVd5XmG0T5aNdIcbVCvEg9wkPeoM5exlzt/iYvNo7LvjMHJhsMY5WnsjX3
WHueLxdgqzAvDtk8uHzwH5JSntdtifoWgsBNUIQcE/6Q9VS6r4nmqayqUdeTYUW+0v2RczMiP/Wh
2m7k/RwkXJoeYpG+b7q8wVm4pAqosbWWgvHnEmCNR+o6PmJ96ryCthce5zYdJuE6Y0i6kJ+rOEoI
fVNxL9T3Ru6n6x6nvcfklTs9MUZ6IRWKXVj32a/TyVskhmyjkKaIoyzZDXsm74OITrxXyv/2zu57
an2GeliHwiUYx36XSK4mBH7Sgi1+L9qCuqUN3jLuDbNUrF9Re4HE+IwzHJMjo/bJnU70bfTHaZFS
ayDy4nE70XjynBCSXEUKcJ4jQqwV3PMgmiVYWH76Tp88fqbqql4MxUtp+Zu/x3pyfElozq97DN3Y
6R/6lJfveQkV/NDEqDibZG1uOGnL0jJHlgQLTjmEOYUMqZG5oVq724SpZ7Iyvfx18P8Ye2B4/t52
Vwu6QTRTbiqx46RA5tyi/02g8CK2NK6JXfP10vJI5Pk3aMnLcR0xiZnUaz9RMCza4exRbuSZQgQu
i3WkZLoBP+4iIrEy0rPdu1Vyv9b1qGeoBsmI01KBLQr0u071d1IeE5zJQ1PZCDCZWEJqefcq8BSi
RDer9eSppl+4qkZcckrW392gL+axQSAjcHI0h2BNqpWjmzP/G1ydE43muZXkwKq066aAxPA5Hy9a
mlH87gUkn99wqw97kd0WFiTofL9RAasGZ2dhMuQjpF01k43hfURbG3yC75L9u+Gl9gx3bwizhVoc
r7A8sfmKPk4BJj/RO+fjfAqrZvsMZwOZUIH7t8wrCVyN6gRzMlIIZ3RJDcPQ9+dBKKN+ae8k5FWY
l8rd92G31GAnkaBbWBQ4qV+lEPvuscrH0qaQIlr0OVIyStdCYwx52jBwFdh6/DwxHoN69X3E1iDI
39ya8XbJhOJNLvGadRAP+Q+6DSj3FPXvXCYQa8Q8AkQpApnjSbtytas5/ubv5d1ASMD4kn8L8VQc
vHV+9lgRBYnrF+wVuExJ5usuz2fELDesCDDkD7iHOT5FCcsHUxGNpHImL0tcppTwtb5JwGUwGC6X
8kBsDZY5eF8bWaWtLY1lQIYZ/rIPu05Fij0GRUJuSlqrChy80FJhLydUSahFmlWeZTZwtOWwzy+X
G9PhW9RRbfqAB1t1iERH1QnWJbauXPlKFLyw+JPUdgQ5wZUG/kGLBjxlCzN7rodrBLcfia8C4pgA
usPUf5QIppZvVAL8inYB4nNBeTfJHTOPCf2njXMYYmaT/DgFVTtvgl7k2t26k1hVWSWr453apWhr
dgYeXt5KdRrR/VKm1TKzstgIl9SVH/iuUgbIZJIzBuYY4QF6CXQ0/z9X6w2eqqC6B7SmNRW8Yqtm
XCgGTJEH2cRguJmA0rpWgVSae8JSQZv8oyu3Ly3Fjhr6R6kcDsqDpnjgK8SfL7ADOHZ/Dp00eOqr
2u7i9LxiNe55jF4GwWzpHSkbfSg2YGJhDKLjy7OgSUD+XTVrcafuSKZwF5YU5v8lSzDLAsK/smcY
eEoaBIAkboSHvMHvBzj7p7hCSXSbOpGeB/AiNFr0wPITSFzfmfCg9d5nSb3fl7nFXXWgMsjf9T+L
LXiXqg3ofkDQRZ1huHzTAd5WWpwef10TA/jD/fCPkcNmPT7j/DLFf6IRgpJWImjDqS3WEgffoyUq
0ZXw+UNuHqe9a7DoMPQc1KIzwiqCPEJOLfzrc7MADYTpMujn/R4/5W3YohXVX9W82NbQpxVkqUDp
z8tlC/dAX8hzfMtoVLC29aawBq7Y/mqKK/hHHGBuHd+/AITCn1fICtTktxWKPLNBnCBuqxTL+EkM
C0EM0Y1gsb17Ay8rJLNNvUUEjIfqtPk2fkdsj10ar4gC5qsLg5ZMuwfEq0n4utHXsYgoxzdp9w+Y
BwsPcPuL4/OM3MZDBKDQARVJaJSFkeOvsy0lA5B7Rx/CUNSlEPo2cbsRO6XjhjydfJK/S/DYKEtz
bKsZODQwYxJtQV0tvZ5lRZbn7HA0iTjJDMxKRm1DhJRSAfud1Iv08NTLM0rOet35M3sLoXiZi0n9
33XBr6EL6Rnra9QhZYrS2BEe9mYy/qAIsnLKHcqnpuurG6DiZN1Pv8w/J7dSxV9SfMIERgvLrI+X
RvWVsQgdwszFj/PPpJGc2EwUXFc9cW22PjFfye/LWl6Bhjkt/2iT7W0Pg7RSDvEh0vN5FKhE9v3U
HqrT8rK3H0CMHNBCaU/HYj7WC9NaPCO8sIXpUwGMXoYgujHvs73FrW4wDLiUFuZyTAYoV/mNOuxh
C1PAE+g7A1hlG6Gmi5lo6PUbGrbiXkx234t6cpD2fmsQjXKB5U6yCasRrY9/kEkvoRyClinmHn9A
Fq2cH1pCZ8moUzubGRvll4roloq2Cs7Q7cOloFdeCF8bA0G0jNyUlgDstXpzwVqBXVVVQKG701c3
jiGi0VhC9IrQsfUBkBh6AEDGmrJ1usD6Bw3QSncP+04INJBl66ST8QQt0OubUafC3dVpWXa1II1V
Y1jPVvz5W49BiqtGtv4jWiT+YTybttiQZdcmZxKsZXqMfzedMppwq3QKHs0UUVkXkCOExNQ7ZY/O
ZZkzd/3egiF+v/4EUnzvT9tTToAXdeZI5hwjZkID5ngD2aMapkZ3JNlKEQ2B48xVbAC4LsxKt7zs
XJOfI6Daa1td6GcW2frltVqvusCs8vGWUS+hrI8TbnumwQbw5/b+uB9Ta7oyJLF+TCQR9ZbVo5yq
TWCUB8FZdiX+avt8dRq3B8jzYjSnrNY/1RGuwVJcOWmZs6fWEYCklryQYmNf90Ldn9KXxBkDVach
K6jACBbcoK3eqLmZxpIz56BegGgxcEumYA1ZX1voDBwZSzpIJUFTXHwSOA93r+mwMYaz8I08mYu4
6bZ+jZnwZOHpqySSm+HV3BhV0KrQqaeNXh6qqAlO/2i9UMhr30a2SS0Z/JELkAwkTLA9Ygb3jpwr
ev/Ntfu4qquWzkK/nVng86O+qypK7ZcNaGpF/U8tWw7Km5GYvbPbrCHUHN8NxoWgaWDf1uBBbnGm
9zW+VgQuhviR/M+T7YQNcAftUDr0eIj2UcTcVj44JzyJTSf++tzrdh63+lqj3vXRbX6AAJnb1S/B
+IfnWSV8MqR/kEvDiLecyzkXo74XrptsSUHF3jj7TsntOKC+mtmPefugX3cQpvi2wo+G+l2KRyBQ
D4pAlXHb5CvEpwDvbhrJ1awtRAwvj/SjDrwFxWXati8LmsnF01rizEoHvIcQ8Z8ni3oWvMbsY6NM
WHmc1lQcCYIphZuxH68VtjGOWc57uF/aVr7MuVPkJZz4NIrLj0nvE2cSqMMwhj+P5shWt/LhQyuK
Tyimuneu2It2jbL9JDOOs/OcDITK6fHFku0mHAa2Yp+W8uolan1k4mNjrHWG5JmhkNtQ81/+1TFK
5EYd3p+bawutHFFOjpIHn6+16ThNPfqv/NHKB2jbpteBSge87L38/uOuxj15D0crhUochTI1AeFO
+yo9enQjOTqWDOXBOpdWgeHzyYsBAR+IboInClV6vtc+y4K3ktZF/re0RVM0cx+XeHyHHD+X+eh2
6YpMrrrh6r6BaXJAkXZ65CC+0aDfdbpY7Uo2zb8IAG2WM+3PjZjEeRm33fFaXsVIE+wRw2RnqWIf
Jj1i0aSB3xbR0EhLJvlYWReEbzadQ4IH+XXYcQpqVh75qBm8F20vBJ2dIKs7Nx2VL75rz1YIrzAG
vcrlQYX/MDw4OthAiBItaZEa4+gEICFV4GxBkOAsolP0WA7X/+xsKC9hW79Mf+QTqpOkZbH3qOqD
fwDeOkb+VIBKKSHYgPIO9ipzzrukHDVGfQOSK1hY9ukOlmz/y3zPA0DBmBmu5naSCkbU4tq408lM
Hz2c10xNNPT0S6BqI2tBWnOTxyBKDEyKLlMiUHI6jNuecVxv5rQobzBs5Ekx1BeW52WghMrzxyrS
AKnsLbSH+h1mx3YUtV8PgFonDXLSjtnXJLZejbNtjcF3stg/Sjgw8Y8qysXpzGZZgwz1NoSvzC11
E3eb/E2PUvBSa+sdOAqOrW1K/y53MTiZH5/mfl3U0Wzdy6P88WB6xBwUgyZCgJ5KpfAXsiOaixhA
CaEQlgEXGz6X3w4Hj2+SnrC0krbbw746wnY4d83kFCsxIrWs/ldIop8pr2xw4z2+XAbEMF154rTc
FgMYoysJyCtxqOvZnsWZI4dFlJsQgiJ0NkxI4NDa2a6CsQ1AYGes/NJ2UH1c2Wr+qdrqurzCw16A
hjsYHTkJvVb1fPMMI1uiBZWslvVLveO5legA0JAh022qCN7xLRDtGOdEUQumWFRbIsma7i58gwVU
LiDZ4SsD/aEdzEILt0RxsweuQHAmbhHR2Gk5hmv1XS6u2e8EENUJHAsr5GPd9V/1BkX1ydkEOIGE
unAJ8of/azWAaGYM181DI2oXCF1RX1pWzT4sywuSzXUVCRkpkApM/fo1IfLzUfSEaB5rxmD8/QiX
QrCu2tWsv6EXkeEUDefRQ0RycrdFsJBZ/36OedLX3T117IW/M4eGXMBj1yRGpgFRiA2q1EnG1IuX
XE9KFYW9BiKa+VkiyNf31zWCUk4petrzS1wV4wTYDDmSlX9UrRw2/c9h/YGDMN77TbqRKFFUConn
MYtz07Nj//nZ0TP3d8l0Y3r4nSmfDLXYSuxKZnq5jDS9Nwdxd6JSdkii1O+0T5VfqfNBgYaJKOLm
cwo2okt0rdsnmRgIJ2DSAA91UXGYSqKB7diYXon53sIFKKWFWdltDgJfW9mdspGDa6Df1HbmTSAr
0g/Va6lveAgz57+1Kki//9o0km5Ldff4dk23r/wVKszQ4NIezaTT5LqFAY1PqrDzmVRmPHEW5Sw6
mjt1XxUaR7nQQN5iT2XkWfFNbYXnzSJPrDpghnPslUr837wtMuM0bobyKpJcDFJiFpdnJ5GepTJE
zkR22q2pSezX7Et6G5LxU4eVfaNg0jD/DSQo6CVO+Tx2DArUVws+H4D+VpFyH+EdQ59CG5S3SGHh
0stS7qz3kFuJ25rB1zpAoy2XNxld4bvjK47AkFcz5/er9U4RBgPY1Zw4iWyhfE3p+cw0aJ4A2lDS
5GD/fyBD2hX0+tPmsw7yJA5m9rIidK53Hc3LD9vVJsCCYiYRdal2fB+uYKUwAFVsSzzWDEybDwGb
hNPtPT+65pvMp6k8/+5eRKGd+mi78Eor3XSsS8amfNv7xzSdppvH/Jxakv94xWzJP8S5aVbj/Zg0
z1ea7LHcbzFOTP4Ozypl9ASK1Hb1OuStOAbPaCenSxhzRK4w+em/4u4i4WTf39mNXlfBMrDgxR41
XANyZo2aT4S8K4ydFDR6ZSIYZYx2yrel0F/GRjcIVFkH6wRNjeenbzVCzye0EHwWrtjfbXzw/Ozb
ECLe76Ng4zdpCI36vW2UALdq1RDISoPoi+kQDZrvIaU5LGTsuO17uOdOyGNvJ4lEuzgjyjnuMbBm
bNl9FKNAD+l8/fKINrZZToIjgvHE3qRvWIVdIdWwA+BRqbGb0oY5mvXjZ+ThVv+oQ42+sndv7pOD
SRgY9aoLLFDXYUJLlAB+MQc5RAEp07uXfG6GiqdlKGjBcWq+lJvu6vxqUrKXYlcSxDcBXhr3x3OC
f4l7cCCernexMC+9cQodgxj3JQgGEsv8WNXCqoa2YsjsTthx4HikEluPzr6Tn5W8U0nU4VLKswFg
fhi6QimmktVIUCHrjwUCHAF8caYkF5+ue8qEnXk=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_adctrigger is
  port (
    relational_op_net : out STD_LOGIC;
    \latency_pipe_5_26_reg[0]\ : out STD_LOGIC;
    fully_2_1_bit : out STD_LOGIC;
    clk : in STD_LOGIC;
    slice11_y_net : in STD_LOGIC;
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_adctrigger;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_adctrigger is
  signal accum_reg_39_23_reg : STD_LOGIC_VECTOR ( 23 downto 20 );
begin
accumulator1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_e139b753b1
     port map (
      accum_reg_39_23_reg(3 downto 0) => accum_reg_39_23_reg(23 downto 20),
      clk => clk
    );
relational: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_191ce2b993
     port map (
      accum_reg_39_23_reg(3 downto 0) => accum_reg_39_23_reg(23 downto 20),
      clk => clk,
      fully_2_1_bit => fully_2_1_bit,
      \latency_pipe_5_26_reg[0]\ => \latency_pipe_5_26_reg[0]\,
      nobtsignal(0) => nobtsignal(0),
      relational_op_net => relational_op_net,
      slice11_y_net => slice11_y_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_axi_lite_interface is
  port (
    minized_user_dsp_picos_s_axi_awready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_wready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_arready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_bvalid : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_rvalid : out STD_LOGIC;
    tx_high : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : out STD_LOGIC;
    tonedetecton : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_signal_select : out STD_LOGIC_VECTOR ( 3 downto 0 );
    select_monitor_stream : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    receivefreq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    minized_user_dsp_picos_s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_awvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_wvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_bready : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_arvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_rready : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minized_user_dsp_picos_s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minized_user_dsp_picos_s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minized_user_dsp_picos_aresetn : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    demodsignallevel : in STD_LOGIC_VECTOR ( 27 downto 0 );
    agcvalue : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_axi_lite_interface;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_axi_lite_interface is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_axi_lite_interface_verilog
     port map (
      A(15 downto 0) => A(15 downto 0),
      agcvalue(3 downto 0) => agcvalue(3 downto 0),
      clk => clk,
      demodsignallevel(27 downto 0) => demodsignallevel(27 downto 0),
      minized_user_dsp_picos_aresetn => minized_user_dsp_picos_aresetn,
      minized_user_dsp_picos_s_axi_araddr(3 downto 0) => minized_user_dsp_picos_s_axi_araddr(3 downto 0),
      minized_user_dsp_picos_s_axi_arready => minized_user_dsp_picos_s_axi_arready,
      minized_user_dsp_picos_s_axi_arvalid => minized_user_dsp_picos_s_axi_arvalid,
      minized_user_dsp_picos_s_axi_awaddr(3 downto 0) => minized_user_dsp_picos_s_axi_awaddr(3 downto 0),
      minized_user_dsp_picos_s_axi_awready => minized_user_dsp_picos_s_axi_awready,
      minized_user_dsp_picos_s_axi_awvalid => minized_user_dsp_picos_s_axi_awvalid,
      minized_user_dsp_picos_s_axi_bready => minized_user_dsp_picos_s_axi_bready,
      minized_user_dsp_picos_s_axi_bvalid => minized_user_dsp_picos_s_axi_bvalid,
      minized_user_dsp_picos_s_axi_rdata(31 downto 0) => minized_user_dsp_picos_s_axi_rdata(31 downto 0),
      minized_user_dsp_picos_s_axi_rready => minized_user_dsp_picos_s_axi_rready,
      minized_user_dsp_picos_s_axi_rvalid => minized_user_dsp_picos_s_axi_rvalid,
      minized_user_dsp_picos_s_axi_wdata(31 downto 0) => minized_user_dsp_picos_s_axi_wdata(31 downto 0),
      minized_user_dsp_picos_s_axi_wready => minized_user_dsp_picos_s_axi_wready,
      minized_user_dsp_picos_s_axi_wstrb(3 downto 0) => minized_user_dsp_picos_s_axi_wstrb(3 downto 0),
      minized_user_dsp_picos_s_axi_wvalid => minized_user_dsp_picos_s_axi_wvalid,
      receivefreq(15 downto 0) => receivefreq(15 downto 0),
      reset => reset,
      rx_signal_select(3 downto 0) => rx_signal_select(3 downto 0),
      select_monitor_stream(1 downto 0) => select_monitor_stream(1 downto 0),
      tonedetecton(0) => tonedetecton(0),
      tx_high(0) => tx_high(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_inputselect is
  port (
    in_port : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    port_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    \inferred_dsp.use_p_reg.p_reg_reg\ : in STD_LOGIC;
    \inferred_dsp.use_p_reg.p_reg_reg_0\ : in STD_LOGIC;
    \inferred_dsp.use_p_reg.p_reg_reg_1\ : in STD_LOGIC;
    \inferred_dsp.use_p_reg.p_reg_reg_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_inputselect;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_inputselect is
begin
mux: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_9b431b2e11
     port map (
      D(3 downto 0) => D(3 downto 0),
      clk => clk,
      in_port(7 downto 0) => in_port(7 downto 0),
      \inferred_dsp.use_p_reg.p_reg_reg\ => \inferred_dsp.use_p_reg.p_reg_reg\,
      \inferred_dsp.use_p_reg.p_reg_reg_0\ => \inferred_dsp.use_p_reg.p_reg_reg_0\,
      \inferred_dsp.use_p_reg.p_reg_reg_1\ => \inferred_dsp.use_p_reg.p_reg_reg_1\,
      \inferred_dsp.use_p_reg.p_reg_reg_2\ => \inferred_dsp.use_p_reg.p_reg_reg_2\,
      port_id(0) => port_id(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg is
begin
\partial_one.last_srlc33e\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e
     port map (
      clk => clk,
      d(0) => d(0),
      q(0) => q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_86 is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    write_strobe_flop : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_86 : entity is "xil_defaultlib_synth_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_86 is
begin
\partial_one.last_srlc33e\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e_87
     port map (
      clk => clk,
      q(0) => q(0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0\ is
  port (
    delay1_q_net : out STD_LOGIC;
    logical_y_net_x1 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0\ : entity is "xil_defaultlib_synth_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0\ is
begin
\partial_one.last_srlc33e\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0\
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      logical_y_net_x1 => logical_y_net_x1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0_67\ is
  port (
    delay_q_net : out STD_LOGIC;
    logical_y_net_x0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0_67\ : entity is "xil_defaultlib_synth_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0_67\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0_67\ is
begin
\partial_one.last_srlc33e\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0_68\
     port map (
      clk => clk,
      delay_q_net => delay_q_net,
      logical_y_net_x0 => logical_y_net_x0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0_70\ is
  port (
    ce : out STD_LOGIC;
    audiosignalclock : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0_70\ : entity is "xil_defaultlib_synth_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0_70\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0_70\ is
begin
\partial_one.last_srlc33e\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized0_71\
     port map (
      audiosignalclock(0) => audiosignalclock(0),
      ce => ce,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized1\ is
  port (
    q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ce : in STD_LOGIC;
    filterredsignal : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized1\ : entity is "xil_defaultlib_synth_reg";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized1\ is
begin
\partial_one.last_srlc33e\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_srlc33e__parameterized1\
     port map (
      ce => ce,
      clk => clk,
      filterredsignal(15 downto 0) => filterredsignal(15 downto 0),
      q(15 downto 0) => q(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0\ is
  port (
    slice11_y_net : out STD_LOGIC;
    fully_2_1_bit : out STD_LOGIC;
    tx_low : out STD_LOGIC_VECTOR ( 0 to 0 );
    logical_y_net : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    relational_op_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0\
     port map (
      clk => clk,
      fully_2_1_bit => fully_2_1_bit,
      logical_y_net => logical_y_net,
      out_port(0) => out_port(0),
      relational_op_net => relational_op_net,
      slice11_y_net => slice11_y_net,
      tx_low(0) => tx_low(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_15\ is
  port (
    \data_width_loop[7].storage_flop\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_15\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_15\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_16\
     port map (
      ce => ce,
      clk => clk,
      \data_width_loop[7].storage_flop\(7 downto 0) => \data_width_loop[7].storage_flop\(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_21\ is
  port (
    o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_21\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_21\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_22\
     port map (
      clk => clk,
      o(7 downto 0) => o(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_26\ is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_26\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_26\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_27\
     port map (
      B(7 downto 0) => B(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_29\ is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_29\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_29\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_30\
     port map (
      B(7 downto 0) => B(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_32\ is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_32\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_32\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_33\
     port map (
      A(7 downto 0) => A(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_35\ is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_35\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_35\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_35\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_36\
     port map (
      A(7 downto 0) => A(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_38\ is
  port (
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_38\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_38\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_39\
     port map (
      clk => clk,
      \gpr1.dout_i_reg[7]\(7 downto 0) => \gpr1.dout_i_reg[7]\(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_41\ is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_41\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_41\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_42\
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_44\ is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_44\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_44\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_45\
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_47\ is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_47\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_47\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_47\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_48\
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_50\ is
  port (
    o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_50\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_50\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_50\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_51\
     port map (
      clk => clk,
      o(7 downto 0) => o(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_53\ is
  port (
    txphase_16b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_53\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_53\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_53\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_54\
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      txphase_16b(7 downto 0) => txphase_16b(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_56\ is
  port (
    txphase_16b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_56\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_56\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_56\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_57\
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      txphase_16b(7 downto 0) => txphase_16b(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_59\ is
  port (
    phaseinc_8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_59\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_59\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_60\
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      phaseinc_8b(7 downto 0) => phaseinc_8b(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_6\ is
  port (
    \carrierfreq[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_6\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_6\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_7\
     port map (
      \carrierfreq[15]\(7 downto 0) => \carrierfreq[15]\(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_62\ is
  port (
    audioout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_62\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_62\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_63\
     port map (
      audioout(7 downto 0) => audioout(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_65\ is
  port (
    audioout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_65\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_65\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_65\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized0_66\
     port map (
      audioout(7 downto 0) => audioout(7 downto 0),
      ce => ce,
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized1\ is
  port (
    rd_en : out STD_LOGIC;
    logical_y_net_x0 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    delay_q_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized1\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized1\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized1\
     port map (
      clk => clk,
      delay_q_net => delay_q_net,
      logical_y_net_x0 => logical_y_net_x0,
      out_port(0) => out_port(0),
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized2\ is
  port (
    audioamp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized2\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized2\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized2\
     port map (
      audioamp(7 downto 0) => audioamp(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3\ is
  port (
    register_q_net : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3\
     port map (
      S(0) => S(0),
      clk => clk,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_11\ is
  port (
    register3_q_net : out STD_LOGIC;
    ce : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_11\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_11\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_12\
     port map (
      ce => ce,
      clk => clk,
      register3_q_net => register3_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_13\ is
  port (
    register2_q_net : out STD_LOGIC;
    buffer_write : out STD_LOGIC;
    register3_q_net : in STD_LOGIC;
    clk : in STD_LOGIC;
    register_q_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_13\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_13\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_14\
     port map (
      buffer_write => buffer_write,
      clk => clk,
      register2_q_net => register2_q_net,
      register3_q_net => register3_q_net,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_18\ is
  port (
    register_q_net : out STD_LOGIC;
    register2_q_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_18\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_18\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_19\
     port map (
      clk => clk,
      register2_q_net => register2_q_net,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_3\ is
  port (
    register_q_net : out STD_LOGIC;
    read_strobe : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_3\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_3\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized3_4\
     port map (
      clk => clk,
      read_strobe => read_strobe,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized4\ is
  port (
    rd_en : out STD_LOGIC;
    logical_y_net_x1 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    delay1_q_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized4\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized4\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized4\
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      logical_y_net_x1 => logical_y_net_x1,
      out_port(0) => out_port(0),
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized5\ is
  port (
    adc_gain : out STD_LOGIC_VECTOR ( 3 downto 0 );
    logical_y_net_0 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized5\ : entity is "xil_defaultlib_synth_reg_w_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized5\ is
begin
\latency_gt_0.fd_array[1].reg_comp\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_single_reg_w_init__parameterized5\
     port map (
      adc_gain(3 downto 0) => adc_gain(3 downto 0),
      clk => clk,
      logical_y_net_0 => logical_y_net_0,
      out_port(3 downto 0) => out_port(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \reg_array[0].fde_used.u2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss is
begin
\gsym_dc.dc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en,
      \reg_array[0].fde_used.u2\(0) => \reg_array[0].fde_used.u2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_82 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \reg_array[0].fde_used.u2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_82 : entity is "dc_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_82 is
begin
\gsym_dc.dc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_85
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en,
      \reg_array[0].fde_used.u2\(0) => \reg_array[0].fde_used.u2\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
     port map (
      E(0) => E(0),
      EN => EN,
      clk => clk,
      count_d10_in(3 downto 0) => count_d10_in(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_78 is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_78 : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_78 is
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem_79
     port map (
      E(0) => E(0),
      EN => EN,
      clk => clk,
      count_d10_in(3 downto 0) => count_d10_in(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    \count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wpntr_n_1 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss
     port map (
      E(0) => \^e\(0),
      Q(0) => \^q\(1),
      clk => clk,
      \count_reg[3]\(0) => \count_reg[3]\(0),
      full => full,
      \gc0.count_d1_reg[0]\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_reg[1]\(0) => \gc0.count_reg[3]\(1),
      \gcc0.gc0.count_d1_reg[0]\ => wpntr_n_1,
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      rd_en => rd_en,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(0) => \gcc0.gc0.count_d1_reg[1]\(0),
      clk => clk,
      \gc0.count_d1_reg[3]\(2 downto 0) => \gc0.count_d1_reg[3]\(2 downto 0),
      \gc0.count_reg[3]\(2 downto 1) => \gc0.count_reg[3]\(3 downto 2),
      \gc0.count_reg[3]\(0) => \gc0.count_reg[3]\(0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \^q\(3 downto 0),
      ram_empty_i_reg => wpntr_n_1,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_77 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    \count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_77 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_77 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wpntr_n_1 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_80
     port map (
      E(0) => \^e\(0),
      Q(0) => \^q\(1),
      clk => clk,
      \count_reg[3]\(0) => \count_reg[3]\(0),
      full => full,
      \gc0.count_d1_reg[0]\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_reg[1]\(0) => \gc0.count_reg[3]\(1),
      \gcc0.gc0.count_d1_reg[0]\ => wpntr_n_1,
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      rd_en => rd_en,
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_81
     port map (
      E(0) => \^e\(0),
      Q(0) => \gcc0.gc0.count_d1_reg[1]\(0),
      clk => clk,
      \gc0.count_d1_reg[3]\(2 downto 0) => \gc0.count_d1_reg[3]\(2 downto 0),
      \gc0.count_reg[3]\(2 downto 1) => \gc0.count_reg[3]\(3 downto 2),
      \gc0.count_reg[3]\(0) => \gc0.count_reg[3]\(0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \^q\(3 downto 0),
      ram_empty_i_reg => wpntr_n_1,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
FFhFwx0Z7fz6mtY6A5aE1N6pi1GRHYPZNOEM0uL8E7n4YtXNoiwaNiJ94RvvavkmQT3LfuLf8+xC
Wdn/ovm3Ng==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
BRrdNiqsrUppTUtPFFgJ0DC4I+mEOrXINpKiWOiItEZh/M3KrIU5UzjenmgPBJ9RrRVYEFRemwXg
TWojD86EpP2Nfr/2amZDJx2y0g1dp8t4qrISSgUt2YgvKx3zXcbSS3E9KyW/BoKNDdAzXDMbc0dG
b6Y/91di9OQOhhRmezs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f8L1nMX461PY6mcZz/rGq2poeGZo99ejbQ/aiU+uf82S1H17OwrwvdpnLtaIuA5oR5V0xWcSQUsb
o7KNCQ2i8ldbNnBPCgt6S2bONnPaOdsSqss5fLWujR9JneBcKjSLXZXmxOAJqaMY8sJ32hZje3Vm
gHF/vWTxU0V3p1i+WNz+ltcK88r7k5cDdjsgyDrwT0w+C6qh+qqAMbfrYCD+JEjl/GoycUKRon3j
aSx0GaU+tgwNQIes2DLLTsNOrbVT1r0bEbpeUXRB47aCcyiBNe6fZmpjUbmp8RxIgrcBnX6Nl4Mm
SXwGexakYxM3wWlfIll5EYSfeEEuFw14AVZeVQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PStcvdtDEQol6VJANKfzOg3qjemBLidRWhLTETa92VAxqfP/v4xg+G/GN5Lc+i3uDzRhyt9kcO8a
OEkIpdE0hIvGG0wVnVPa94W56jUeRZmkuhDNgLuz3dA24qFbzygsIOcUHrE6D3OegE42fiAZRm+G
KUbgkuFUmIaHApotDKfSx+LyWzMk4lGDOxsXyF3Xj/yw2S8/d/tLFd8AfUD2CZ6JbwUb8pibz6Ej
DdcgObJdH1NKc/1Ae+QmNdnrgs/ns5Zab8ZDJvhwsTlL79Td/aAE4xJdo710+jWo7wpb8zHFuM08
u1AdHa6AH4WwBh32KvOcfFBzTrxhWOYUa71/KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FfywgklkzoTMSY5pB4eDKZXgMLJXdM2RMCj8QdBAhWZDZVLtj3kaZP4xBKEDURIOxLnlkc+8DCS7
Fgi9xLDjjWyOlIFpsMWwyYHKtQutOUL7t/ZqN8xGRYKZ5/h2vq3gRcPCE7ROOrt4ZClTP7WGpYN9
OXxrIYHHwI7+h3pMWibkd+FiR7X3gGtsIRA4BvRQY9Yfa/RL9bAnfhVakvy3slXlpkUTNkfKAl8B
Jx4TNdkn2aARmPy8aPvlwAMphJFKxCwSCebd1HnT1tYvEdxnDvBgs/1D34UB9Df3M7l1hA2+vLlh
tpQFYV0Nj303H5gkZW0Zj3Ye/yGShZRqL8jw4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
F30yV9IHYrLybOEoaUPzd88wcdiYyfMtT/tnhVkYSqyVdMQgkT4utnsnEA2q+5bvBn4MANBxHBeq
/d99LVE5BEiQRonl+Rib+8MqbuNw6qtIgSfuTYDkDaj/7myLwnj8q1Vhzd1XhxuajXUabRTyPqE6
aUVPk9Rf7NJ0Oi+Z0Oc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
F86pry7g1ooY2qGxlpJXNJlqo8gSGAYbxYse0SfERJ/0Zd0d/Bn18GXE4/352qaXnjqc7qMQBys/
bq44kqDrdq34V71eVkX6TYu6cgJDh9q0CNKLwX8RZVwze7Jaz5FN5uURMs+fzXxVR+KOG+GmytJ1
+1HcJsX6HOq9aCwIXJftU4b0Y0Nf+U8BP+HGxAcnS/YjUVOn4aaQf8/ziBU2u/GLdT5hSORWE2Zf
diVpcYTZ4Hsdakn82t4RJQlLHNGiveCSmIVLNyMuEn+GZa6ZT99Aa7ecbSaD8TuGXZPgr2V/ExWf
3/2izwZsPGz1olScEPk+7UoTGaQHqe29jHw5uw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JRpLf/iKTNU0YWcxW+s2NEUPMI44k74uRVWHt2xzyTe2khqatg/NrzQMSptrkddKEr5LsVTHghHE
+rh5cDl4mJtKbrD7UWIIIwTNngfy2Ate4pXaZ/O1bKvyl0PF1pYLepPYOs6yzlW5TZPCz0Gn6Ffc
ghnl3N9OkprE+LTQVWqEAfwvuc0X422vws8Bp9fMFile1sNlE3WFYeurkaqZj233GAI1cDxTeT+o
zZK9f8YauZuaca4iC7elfSPWuKuyxjIO6F1XF6uybr5GbWGoxsQELA0wIm8HzS5mWSQkRjGaMhXd
qHiM+Zp1LclkfohuQqHqbQuQ/pKAfQzjU8XQCw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K5mW/+tTwkq42RDzEjYpTWwkZuSY/FXO7Uh4cb5XMM1/0yMZam0q0YJBsjyDKyIsGQrEuPME000E
1cW6QBv+uNOif0SPeibsgO2YmX78nj0QEShEFlyNpAUSQ4bo1VYkKvGJXzLfVpnd6U6j7xmELhxW
6y+YRemfNRCQFqBF8aj4zyAzPlXOrwroRF33/WxZhQEXrWL6fANywc656NiHKNjZrLCWTe9OCzL9
aw7jXgcdGczoZAZaJBnmq4fGey9CIoBvJuYhCYb6dosAkPBEBliqUgRWUUBPKACxAONsVsEhkS1L
FVfVdWZEVVRvFOOUgeVZrgYGxYyD7JcKteQBQg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6528)
`protect data_block
n2zlR5kaB/zyW2cbzSBVTQ4Ow1PugZOKGp2cu21kOuVxdZS0cWiRiYGisELXIj+UnB+GidThe/ZU
Do6iLqQohZnZiCNFQX7NFgzjSj9+qZDDCIiBBOdgmcv+jtAO3IiaTZwzin6W2x4aegXAksiol4Xj
oJD1pPCowgot6SG+1HSOFWFEw1Scw/hSonPzpK9IFePx9dX9uF5pxaT20fp8UtwLltLhmU1EKH0N
3ZlE3MjSgnT8Gaj2uKePTYIdUGfZjMOwmPvS6T7YRdc7moH6G8ENQevekwDIaabrIsmWxKejzQ4H
SDnbY0LdhnW1kFqtv/DaNk9Wdwsh0lzH4BmFPZeaK01gk007hHwZ9kj16YzIK4OQdEVkJDNGMrz8
rCO+foxpYdJRpBm3MkNK/EETcbyPw45MFUf62Ty2LxnQDzBULc0SEp73+t6zqbivkh0Cypn2f/2I
g/vGgqwwIL/9jCjTwkx6LAtvT3MPrhDYCH43brglPs6eF71wEWPr3cR6iKmfENnuLjj2+vtUU6sB
R1xz7OYob/3fKaBTwZSUkBOYBdpH52EBu9IWHKo2zqzrTUczzh+EBT/NlkeqAtbMPsUK3w6/TaZJ
kZUeA5BAIO/p6IlBp6cQJBQqbxqq8+FgEO/KNfdzOKDOzzRKwtxJCp5U6dWZf4W1+A63ArzPE7Rv
PKpflWJbR46B3YSrMP2lOyxhcRTxUGXZ48Grg47lfSYQimHz0k3BcMqqhHuIr/hWYlFCSqAvy29F
6Dlsz/hjLnZP5GJLpfaI14JxutGlLA7ijHCAzhGv33G3Bt1GqkBy/QUutWeCM617emx2nArv8N7L
DvtkadcqMLZnshvlXak6LokSzCdlw1XpxuALnw/QQ+EErxrzHpW5MQgCVqqFLxZIjCCS5vbiV+D7
nslfejC8z+ocvScg0/JCkSDrhGmkhG1zHnTmD/C1/6DnEjW4u9HB56wgqmkBFRI/J7QLI1q+f0TC
iTNftc/NKlKkvWXNPQIQr07qH7ek34BmyiOcxZBxYxiCw6IBxp+j9+IujvKXSLsy5Pk9giZ5ZqCH
hDpUVvgjUuUsgf0zO2EWmVnkwb3yf2C4znPEfOCq8reSOuJxDM2XARPn0MfszIqCpf2a1w21mG1x
qdNjVgvOqqumVD5l9ZAETHG7KZ0a45J1Ip+A14jnFe+Ts2YIf1lkMxDDxLZKjIlx1gMVcHfu4g5T
7b62w5BV+ZKUI7gEEUSLiTZ1uzkIWZi1wBR7L+GBC7/t3M4NoXez0phBzPIXt3a/l/PGCbqYBYRO
ECpZ1KcP856u/tEt9+CIfp/XH+bZT0Prhv3dx83/D1ta9/8vFypuAM/0KVEfV43F0FdZplNLAxiD
B4BuRyWlnnabPuJTXMkowzrTmitXeF5uLBF6VWJ09CrDqBzZYkcSS1GOo69u4JOhY8ad9Wf9curl
WLelovgVT7T1ytMRWzG1uqMTCjx/g1Cx+8Xzr/rPlsWJxEM0F4rMyMrxSt+zR15+tqdlpX80YM+W
memQ7uiPUilUVM5cUkojx+Wa78bIjTQCxJiFYBFGDxcPGwiax3PQ0uLUSDS/O/fuCcKwVLEHO4jD
7DwvjDvcKi51+O8PbZfoWpGb7sNOv1LrWyjWTbN8PfO0zgCbodgi2cRd0Xbt/je7fIeX34uC3SzM
MHIO8ea74Q9Z2nspx4rzAgsEIHxKEOFMQhuwp4hGExNVOTtLGaCmoxGTY/fmJkdlowA8mO/cXPY5
ZmyF7HQ7LsA8ByBEQzja6DFVoyXF3L0fsIbiRX7oeEI/InU6NHoiDZ0NsZrMBRQBoa2sysjsE0bE
9Tpfuj3pkexNooJmyJptnhw7rVjqUo9HrpaFlkAJpI2B4FSVmJq6DaPfdcIe/VFXMCKfzm2T5TfX
S3+4ue53jagKcMgbiO05VYJzhRFJbBfn2lDOd0OkbvVWVwuvt1owkin8P9w08NjD5BJ98GSjbFFJ
YSpAfEfUzqgYSDUgzT42XjidRSSit5kbo+lPI1rx4VlNiX9ou5EQ0SMkR7DvhUSSixa0aykoY8Wd
AorihoweWQ/vwfxiHqqI88frdAuCYxZM496Yamflf+uwVykb3kfXUcVXygjekVFR3iZ65JKBXza+
YOyZquVT8/Om9akrX75jRY45iRIB7ynFitnGKKw1zFv9AwMHxcszu/Sn8PeOzpy5ooaFeLKmA5Q7
Fp0vsXyyqiegcmtQG45DuygmZqC/2abHLVdySfLffv2zEDzTpRLAKfRL+V99q5zvIYP5PeHlRuo1
/4Jz9SldDJ8m3M4ctYQm6HMcbJgRDYnmx6ftqtLpM08FAhYkpQsVVDq+MYN/GUGew31TcOpNzDut
wfzBnzOQsCkHggvzRxSfWksJng/HFqS5LpYHwahtdyLMamJbSULrhTNnBE4bV5gApWHjlFbxJmql
m9v8p5ejrL9wLcNX48r8XUL9TZ/rJyvAvKFTqXqcd3EyrOHCNXWyyickT8KyjBBRu5V7FptAULB0
lkET394+9TgkT1ILs0TuMw7CQdI2m+Pt4CmxoIhn1wYC08dMP4iRxOp66BSkrsgvHqJqRz0wwtx7
uxn0P0OuozRZoo9IMH+SvAo09MhV2wf/i6tY0HUMo9CbfWT2W+0SgFnc97aeXnRrFj4MOMQeoORW
i0kMPje7h+3uDf6PKEW6cvYOljB/yyPsbWpI6eHumna0f5mHTDg1GD64yGUg1fnHo769rem6/FhL
vX53/Ll8C6Ynkfy0hraUupHm0Hp1PEPnWJlOXCSExyJyr8BQ4evsA58xuqS/NQ5Dy6iYb6uHMkYe
sxkbYhb+Zm1NUlXPrmeFGxMcmRo+Zm6zc08G5gns+pj5cmOkyAbKZsrp0rO0eMcsNkQdZtQECrML
+go8gkG1hV9jgd0BtrrvuyVwzG0eO7sfROMKvs3v05S8pryQpfALi/13120LeYK1Mod87amL5Dix
yuNsNcqT4EHxhFhVy9+kDoM7+gg4YtkfXXr9XQOBdnFyoOTGXrWFDK6IumiFcsGlfRVzDDGyoZ0N
6xZAngkQgxjX8TccJ296Tjg5uDTcJNOKufa8yadnUOzXpcUOh3vQJta/QhpJsgEKQMBaTl0SqxjN
LSuWqcvvyQoyoj4ihzzz1SzkuxbfZ4yLXLr+7sNiZWj0uWMwYeiyMZRoQCWhzrPZWuIRteFqJ9dg
VXXMU86XzIEHEPAP5DPSUO70rIFVOGOagtNwQUo8ZIirna0VJEDQq4BROvhXHc1vV0QYbKJokDbY
1I2zsp6/aa14zJqAqCfR0xiEPudj3O1QpT/reHmbFe3fSWDhq4vbGaLZmjUG5TiCKdLczuWtgnbh
NoPE0UHb8rqOgmMgsXJZhXOBEwgHdmbfgJFRkbfQtMct4aUPktV+pwhH/R2sGBmAJkDws0xFFBCj
vsUw4QzXy8z78SaWoft7RMrysPOiN1dOK9gsR9+c4zoD7nVlHQtQpz4ofAj2oR+e1qbV6wttn9nu
tp0ff5kAHUbXSPSUFDNQXUuMeSHLA1SxyrL/0nEtTHNwaMpntxHj1xSqOY4vF8d36nnT1ARva25W
dXU5zyspI2+mq1rsthObOYCQ3CxMimEjBqt75UG4TXb0sB9C8g7HqhadgiFZxTPfXRvB4pWtuHIO
bP4juFmnbWCqc5CblH3k4S5w3sNsIuO36li3bCxxE3BRh8hVRiAycHFeitUQmjswYTh+kwXVRjBz
KAxVPCrCPQnrrrqOcyR4jkJrNvXL0qQAljbKlKXC/tPNy1eI7DhUqQ0Ndg5qrZam3y+2fJXZiNgR
p+i3WxpsNjJU0QUEw63P9WOEVKFXowqvYRk71xrCs3DFup5QwrCK+TyO8u4zcOw+fkLO+466aknl
3GPU8FAKvyBi3Mp6mYluiYtHBgtIlfyiSKJEA6mz7zazMQJw0lcUF/bXako/nF3Zny7kOk/yLBGa
jTjkGn76f1Vb3dl3g6WAmpxWOUadbgMM6hIkQK92TbUPwVLA5WPOwNHY6vlexjeyTAyif0IxP9jW
NeHUQZ8oGuIhfoUwHv9aAF80WntS1MUlKVvMWVSKaGDlLgQeBxVPGlDB3g16hyTMvIb9508jLTck
j2QMX9PsiF2ECMunmptbCRCqLxjv5VU/sQO4wRfMuXDvyNc/sv0Wd5YwteNrRf3W7nmoUKYLh6DO
cuUgFvD+nm9wMHL8qN0BKLmdGvMKAIaijduzFm4j5bSueTC90wbQ8D7nnOdD9Y/2/mVNerazZ5ZL
5bHw5swRBb2O6u7o7GdO80pZ3k/26B8om3uiUxXsYzTKyIfIG1VG32TfqFZTpaQEIAwWhYpv1MEK
NRNfczFzn+o7k4Kx0uoN8r4xpq4BQ0e2kIKublc/n4ynSz24LzVtjxSO/jRjeJ6xYVFCZ7urJQHK
ZX3uAG+pUzl3SJzV31MJXoyxTIBJ3atqdDUTEdzdXH5oOb5ug4xPsdGhfWdM/H5EbPQPAac27GSx
GhVSpJTteEMrAQW63dylqVgfsfyX08uu/e1MDE8WtefsypJbyKEaupxwf+lvzsCb7kIV+PT5n09x
/yPnhcFXx6D1/U83zqvbIuxQcePELovl/056VzSMXxNJp5hpvkZJN7OTZ1rtyKDgpTmbRPdg6Vro
5gl2gB17Tf1AXGMZxuvc0NCsGne4vkc2MIBhJDMVf96/RGzyixG+v4kvHi26wRhcMkp1jtUQELBV
d7Hy8mS8/V6UA633r1Ae7F6B2MnYL+hXG3b/CKayr4KPKqMWqWyH6prEIbPb4SAH+PUDNn0G0wv7
WpxZhvrOscGoi5P0ZExmvrVAtCNuwa55tJziyYpbhQ9XtWYY2nOj5Y1z4RuivOvVtEO+mQkAtKfg
PPeQfL7cj6/TeJOgcyxqWy1SHrXmPYwrUAofEb3Kd3j3T5B1tcu7983C/GhnzLp5RzXOREJEObtZ
BmnEjYhSSgdbJGaYgJt5Nc9PAUFL3znE8gwL2bWFpPm/Ws6bdqEIrSefyg1RIY6uLSqTlQQ/e2Hd
MP/ebECshmZIpw5lnpzzCiw1qrjOtpwWXQPuxtfR0Ka6j47t4QPFF6jQeaCdovnxrhiTJDMSlhO4
G06g/cBFTSFiefb0+Ann+GMEyPHggFG9iNIgTsjq3BBLNP6+5VIADC7rYdqwfAtcSQbDYA+hD9Dx
djp2a4NA6lmZy/kLq/nFWMAymbyQD9kvpOQQVt860bihNZitBPjRkiaV5s0G9+RjhDOb/HDc4Ubn
zZSzjCs9bD3xE3kp9qj8+SCxIqNzfagXOvcZGo2tMozKTdbTQwghHdW3UmF19X3FZvpe15s3q/9K
g5y+NqvUMG6LS0gYJmQZD1tjc4Yb8jUTtW5DI6OrQGRml9KQS/UQitJdkXyVNxgI/JTVc16D1mE1
gcnaabrgZ8lVQEEiUVaPxBQiEfb+q4FcD8p7ct4XPqU1yyBoAKXA4YY4jJeu6+opHQZ4P+TO7xdR
DqbNfoEVMw4wz5fzUyAEpTpembT4wl8XDJ1DWkBiPV6l10MrNn7QePSzzSKTzSfH1yalQbKKFtQP
rDcosypxVM6KQbh3AK8saaEWBsOz00avNyQbTrwtpW47krx0j59WIBMZ8geWHlnkAilQSdT2zQZt
0OrZFLxiuR8EVCrBowV1WMCreF0L+pZY5e/RLg8uYN4ayfzaQSsU7UfANnqaxNUaOH8jcvwSbQ0U
FeZWd+oBtqCe27Jae2U/FFvPht+PWI8heI0dfJd1qJGsMhjRZaSBiBqpGQIq4kQM8u98MQMOYwIs
zH7vvF+Sobbqw/GMvsROG7b2j2D9hGwxH1YK7iXUSPuCcB34MMMfs2PwX64vh2lKK9jteuhTP6/q
MN06l2KM3XwYlko1xgBEZN1W1D1TzaVPY8wTVHhyCAQJB8njMMGiAZotg9hoQh64rO0N5A1eHldH
3UQu/Ue3SS6ZyQ98hJUc8yAfTMc8QSx+L0nrG+s+7RmbqdVEZbCbVqnEfUiBvPH+FRJkcr2yryj2
ZwSCjIaf6326MKJc7/awFHdIamYaKNS/3+uIYUxMgO/MZcQIsS/AZpdOztr+kvUonTthitsfJqfJ
ulX+10/6ceFw7LJzfVxfQsdm+xsalQRy9BrNyNjOauLRnrvc2aOgWb/exlKRcUGaDiZLrhh1X7GG
2uQNFpg9surWqSprykcV+uWlm0wQYpHxvsztKWiUwiXnfCqNCsxIPlFrJrPgyD5uiRAG9dxdKaZn
mkhMeHqh62ci/KDZQErzRw75oyG1H0xWfvQvcwmcLknlqQmbyN4P4bq85EoJInOKYiRXhVUIx628
A+2nq+BWXT864WfY+x/fOc2GapvOt6dfeYW/ODCePHhrbv3AfI+BNSaehLvAph+54bl9nU+gWXkD
wqjjSB5pz04IBuJDWwGNxS02o0ADyn3YFpGjfkYlXRtE8p9swnrTz5O0IohKNtHYMtLidFqu0peI
9qfaQCJHzeIh+Atw4xwzWDjrN4p1W2OlYuQKy32zyefj8jLjne1gnBBbH2PQ5uXlVSuiLe4d9L1Q
L/tN1wG3jEw1MakWP9v7ci9FpSHd4ATd29KTC2y3MVg8ig7dYXgzHjifNZ+4VEvT5S/rMEBbB11V
sh/euYhsHSB6qpkACkAe53Jxav6yotbYH/z08yYmIkNe4d9lwawQnCQ5ATv4+Okt/nY/j4HQkEel
T/ijb/okgibDmYWqTf6tvR9PLF6IB2/umQHdcI1YOSI4DBfEUg4cMdYOCs6qJ6atoUCAzV91T6/Y
qO5GZ+NB9ZTEu4I43aUGWAy36hlH6i+phgXJJqEpqxorQltCytGW5UnVd/1tMBHhTTU7CXEP1qXq
ZnXuHGhpItW2EeuoTYEJBewRXjgU7LhTrVoN4pXTeQmctOPDxw8npJDtaH3Hmao4l3fyuWIgZ+rj
xTJ8XT0s8p1qiguUKNtn99VrSbcqx8wjYYJpJlraBXyQQQIzBij7kmGSisCj4UxGBx0SQDgVd+3r
UcaC4Iz9/kDnNubHi5VgtoGhqPq0Sx7kgaXfWLQMq4OhSUE7+7YJPaiiIr579f8eM5BcwkDWcfk7
/6ZaGERKXJmleuPuCG8A+T7Iv5LsGNr1vEE6cpW46NVrtRRJpPNpWLD1MKLl4/34sgt3Cf3sKqDp
Jd98dPkoT/0MIspbqx7oqDM7RIiNX5Rmh511RnvG++fFCrjoKt+LRR9ZbEd5DYko1DU1az+fszVc
yCgXwcL3IAyOs6Jcr7B025HjtJDRHjvcxOoRDaIwqygr/SgUtB/JeXl3qOOZKED2uJCDKDuIoupN
/OF8HhGjl9/uzMECQTH3KbUNFkz2PvM6X2b48s7ExHw6YF57blHQU8xfa5a0TF5tCEdB1VcZkw5s
PDfpO9LiqNALbtQ9OQZRHhjgDwr3UtoHH8SqQaV67ZjJEB8uJ6PpYBz/FgDOA2mJ+iI6mCEeM8AI
u2yTUqLVOyMY0YZ10z8+sr5e5wZ2tXqiBsesHfVKicK3eiXHFnhvfO2EJkeM5TeIytEEv0K2AQ0z
OL53rY+eTbnrsrEkS33yjUzReWiq7xoxCDUx5bHdzKDeexKCYsBbTPtrufWXIPlbcNjrOmmAkPgp
n0eDxNfdPKmgpu8gSKzQhWQsuvzPjuXj3RgpIFrbwc3KNmOreW5G0+D8Ms8hMRo+YD01hBaEnZ/I
/aQPX62Egp/KPSthZtiQ+v5Hx1yCd5vk8bXBbLIeFpjqjlcf6G45hkfFzP6rqN4GXSWBRIYcsaSH
DGoPAUHj08kSqZ6S25l8rZEi2Fnq7tpOe+yIFJFUFZI3Eve/KTVEWkEkUyzDRmgXHwv52jckUmm9
Kg3LLuxQedC2Vd8pff0KIHvO6Tfld4/DRHdQy9BK2HZ5DcakoFv6o5QZzrC92tW4g+ic1JuFcPfD
JhbeAXUfFmfgcl26VrcT513Pvqc92qhfMy6DsCagYWu8lE9NfIWL6jzxKLTXQ84h2SQUViUPle/Z
f0Wdp6BRdWL1xEGLz7mhT0GSD1BxOVqBPNbrgieUDgtuHkOs7USjXGHWXTkQLL8sFjq6wBr0AQL0
fcJylUDPTRbqWXaqHFC9XFmfGGoN7qtf41nIjBFuqW9bCJpe6BfK/cy0GoF/A+gMA/0+fP4tmdDf
X4HpXzrg8vRLER/qCZDn4/Lw/MQWR06J9gkVjbEbYoTZJxHMQAFf0pohVR430/bUH3xbZHiGn44L
fSrLxZZ194MyXkl/N0SUUZ1/KSQcTtxn9P/5IknVSzdm2Q7djy4+024ChyUdIbWunBWUWcG1KvFD
Yz9HnVOuajj1TczguhYpFnV1pXk4qE1q3bIRGO/vPms0AXs5ZrG5eFYStIrXEkgtDkeYook399wa
BvXNKSk3EMEInvRo6fjQYrunFfAQnEJpMMob/9eA/aXmZir0sQpyku3MP8e5grMkzLOVCkzmmePJ
ZF29NtW+uL4LbMOzqnaiARMVq8aVMYUCogaLS6PneBuZFo1uPgp7044SH7jDPPR0KAmdltABzGln
BKpGyvl7JYrtmo4wBboDpmLSP/nRNBPjVzVb+GD3ql92uONoVAwdK5mjOq74k9g6jYt/bVGRvz4R
CA7sIyG9mNPAN5FDg8All3Y4dGVtnsribaTrInFw0+pmyHYI6VtR6LqiuDSL9Nq8+KpkkyqJoqzC
YQ9ErgsUUmA8rKZi4PPD1+mlQx0pp21AZ99q3Uuz
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay is
begin
\srl_delay.synth_reg_srl_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg
     port map (
      clk => clk,
      d(0) => d(0),
      q(0) => q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay_72 is
  port (
    q : out STD_LOGIC_VECTOR ( 0 to 0 );
    write_strobe_flop : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay_72 : entity is "minized_user_dsp_picos_xldelay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay_72 is
begin
\srl_delay.synth_reg_srl_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_86
     port map (
      clk => clk,
      q(0) => q(0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0\ is
  port (
    delay1_q_net : out STD_LOGIC;
    logical_y_net_x1 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0\ : entity is "minized_user_dsp_picos_xldelay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0\
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      logical_y_net_x1 => logical_y_net_x1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0_24\ is
  port (
    delay_q_net : out STD_LOGIC;
    logical_y_net_x0 : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0_24\ : entity is "minized_user_dsp_picos_xldelay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0_24\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0_67\
     port map (
      clk => clk,
      delay_q_net => delay_q_net,
      logical_y_net_x0 => logical_y_net_x0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0_69\ is
  port (
    ce : out STD_LOGIC;
    audiosignalclock : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0_69\ : entity is "minized_user_dsp_picos_xldelay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0_69\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0_69\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized0_70\
     port map (
      audiosignalclock(0) => audiosignalclock(0),
      ce => ce,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized1\ is
  port (
    q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ce : in STD_LOGIC;
    filterredsignal : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized1\ : entity is "minized_user_dsp_picos_xldelay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized1\ is
begin
\srl_delay.synth_reg_srl_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg__parameterized1\
     port map (
      ce => ce,
      clk => clk,
      filterredsignal(15 downto 0) => filterredsignal(15 downto 0),
      q(15 downto 0) => q(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister is
  port (
    slice11_y_net : out STD_LOGIC;
    fully_2_1_bit : out STD_LOGIC;
    tx_low : out STD_LOGIC_VECTOR ( 0 to 0 );
    logical_y_net : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    relational_op_net : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0\
     port map (
      clk => clk,
      fully_2_1_bit => fully_2_1_bit,
      logical_y_net => logical_y_net,
      out_port(0) => out_port(0),
      relational_op_net => relational_op_net,
      slice11_y_net => slice11_y_net,
      tx_low(0) => tx_low(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_20 is
  port (
    o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_20 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_20 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_21\
     port map (
      clk => clk,
      o(7 downto 0) => o(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_25 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_25 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_25 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_26\
     port map (
      B(7 downto 0) => B(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_28 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_28 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_28 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_29\
     port map (
      B(7 downto 0) => B(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_31 is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_31 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_31 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_32\
     port map (
      A(7 downto 0) => A(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_34 is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_34 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_34 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_35\
     port map (
      A(7 downto 0) => A(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_37 is
  port (
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_37 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_37 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_38\
     port map (
      clk => clk,
      \gpr1.dout_i_reg[7]\(7 downto 0) => \gpr1.dout_i_reg[7]\(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_40 is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_40 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_40 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_41\
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_43 is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_43 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_43 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_44\
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_46 is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_46 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_46 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_47\
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_49 is
  port (
    o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_49 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_49 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_50\
     port map (
      clk => clk,
      o(7 downto 0) => o(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_5 is
  port (
    \carrierfreq[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_5 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_5 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_6\
     port map (
      \carrierfreq[15]\(7 downto 0) => \carrierfreq[15]\(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_52 is
  port (
    txphase_16b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_52 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_52 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_53\
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      txphase_16b(7 downto 0) => txphase_16b(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_55 is
  port (
    txphase_16b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_55 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_55 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_56\
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      txphase_16b(7 downto 0) => txphase_16b(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_58 is
  port (
    phaseinc_8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_58 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_58 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_59\
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      phaseinc_8b(7 downto 0) => phaseinc_8b(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_61 is
  port (
    audioout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_61 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_61 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_62\
     port map (
      audioout(7 downto 0) => audioout(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_64 is
  port (
    audioout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_64 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_64 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_65\
     port map (
      audioout(7 downto 0) => audioout(7 downto 0),
      ce => ce,
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_8 is
  port (
    \data_width_loop[7].storage_flop\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_8 : entity is "minized_user_dsp_picos_xlregister";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_8 is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized0_15\
     port map (
      ce => ce,
      clk => clk,
      \data_width_loop[7].storage_flop\(7 downto 0) => \data_width_loop[7].storage_flop\(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized0\ is
  port (
    rd_en : out STD_LOGIC;
    logical_y_net_x0 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    delay_q_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized0\ : entity is "minized_user_dsp_picos_xlregister";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized0\ is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized1\
     port map (
      clk => clk,
      delay_q_net => delay_q_net,
      logical_y_net_x0 => logical_y_net_x0,
      out_port(0) => out_port(0),
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized1\ is
  port (
    audioamp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized1\ : entity is "minized_user_dsp_picos_xlregister";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized1\ is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized2\
     port map (
      audioamp(7 downto 0) => audioamp(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2\ is
  port (
    register_q_net : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2\ : entity is "minized_user_dsp_picos_xlregister";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2\ is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3\
     port map (
      S(0) => S(0),
      clk => clk,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_10\ is
  port (
    register3_q_net : out STD_LOGIC;
    ce : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_10\ : entity is "minized_user_dsp_picos_xlregister";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_10\ is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_11\
     port map (
      ce => ce,
      clk => clk,
      register3_q_net => register3_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_17\ is
  port (
    register_q_net : out STD_LOGIC;
    register2_q_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_17\ : entity is "minized_user_dsp_picos_xlregister";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_17\ is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_18\
     port map (
      clk => clk,
      register2_q_net => register2_q_net,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_2\ is
  port (
    register_q_net : out STD_LOGIC;
    read_strobe : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_2\ : entity is "minized_user_dsp_picos_xlregister";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_2\ is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_3\
     port map (
      clk => clk,
      read_strobe => read_strobe,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_9\ is
  port (
    register2_q_net : out STD_LOGIC;
    buffer_write : out STD_LOGIC;
    register3_q_net : in STD_LOGIC;
    clk : in STD_LOGIC;
    register_q_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_9\ : entity is "minized_user_dsp_picos_xlregister";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_9\ is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized3_13\
     port map (
      buffer_write => buffer_write,
      clk => clk,
      register2_q_net => register2_q_net,
      register3_q_net => register3_q_net,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized3\ is
  port (
    rd_en : out STD_LOGIC;
    logical_y_net_x1 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    delay1_q_net : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized3\ : entity is "minized_user_dsp_picos_xlregister";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized3\ is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized4\
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      logical_y_net_x1 => logical_y_net_x1,
      out_port(0) => out_port(0),
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized4\ is
  port (
    adc_gain : out STD_LOGIC_VECTOR ( 3 downto 0 );
    logical_y_net_0 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized4\ : entity is "minized_user_dsp_picos_xlregister";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized4\ is
begin
synth_reg_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xil_defaultlib_synth_reg_w_init__parameterized5\
     port map (
      adc_gain(3 downto 0) => adc_gain(3 downto 0),
      clk => clk,
      logical_y_net_0 => logical_y_net_0,
      out_port(3 downto 0) => out_port(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is "10000001";
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 1;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 1;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 1;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 3;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 31;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is "yes";
  attribute c_a_type : integer;
  attribute c_a_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 0;
  attribute c_a_width : integer;
  attribute c_a_width of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 16;
  attribute c_b_type : integer;
  attribute c_b_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 0;
  attribute c_b_width : integer;
  attribute c_b_width of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 : entity is 16;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_A_TYPE of i_mult : label is 0;
  attribute C_A_WIDTH of i_mult : label is 16;
  attribute C_B_TYPE of i_mult : label is 0;
  attribute C_B_VALUE of i_mult : label is "10000001";
  attribute C_B_WIDTH of i_mult : label is 16;
  attribute C_CCM_IMP of i_mult : label is 0;
  attribute C_CE_OVERRIDES_SCLR of i_mult : label is 1;
  attribute C_HAS_CE of i_mult : label is 1;
  attribute C_HAS_SCLR of i_mult : label is 1;
  attribute C_HAS_ZERO_DETECT of i_mult : label is 0;
  attribute C_LATENCY of i_mult : label is 3;
  attribute C_MODEL_TYPE of i_mult : label is 0;
  attribute C_MULT_TYPE of i_mult : label is 1;
  attribute C_OPTIMIZE_GOAL of i_mult : label is 1;
  attribute C_OUT_HIGH of i_mult : label is 31;
  attribute C_OUT_LOW of i_mult : label is 0;
  attribute C_ROUND_OUTPUT of i_mult : label is 0;
  attribute C_ROUND_PT of i_mult : label is 0;
  attribute C_VERBOSITY of i_mult : label is 0;
  attribute C_XDEVICEFAMILY of i_mult : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_mult : label is "yes";
begin
  PCASC(47) <= \<const0>\;
  PCASC(46) <= \<const0>\;
  PCASC(45) <= \<const0>\;
  PCASC(44) <= \<const0>\;
  PCASC(43) <= \<const0>\;
  PCASC(42) <= \<const0>\;
  PCASC(41) <= \<const0>\;
  PCASC(40) <= \<const0>\;
  PCASC(39) <= \<const0>\;
  PCASC(38) <= \<const0>\;
  PCASC(37) <= \<const0>\;
  PCASC(36) <= \<const0>\;
  PCASC(35) <= \<const0>\;
  PCASC(34) <= \<const0>\;
  PCASC(33) <= \<const0>\;
  PCASC(32) <= \<const0>\;
  PCASC(31) <= \<const0>\;
  PCASC(30) <= \<const0>\;
  PCASC(29) <= \<const0>\;
  PCASC(28) <= \<const0>\;
  PCASC(27) <= \<const0>\;
  PCASC(26) <= \<const0>\;
  PCASC(25) <= \<const0>\;
  PCASC(24) <= \<const0>\;
  PCASC(23) <= \<const0>\;
  PCASC(22) <= \<const0>\;
  PCASC(21) <= \<const0>\;
  PCASC(20) <= \<const0>\;
  PCASC(19) <= \<const0>\;
  PCASC(18) <= \<const0>\;
  PCASC(17) <= \<const0>\;
  PCASC(16) <= \<const0>\;
  PCASC(15) <= \<const0>\;
  PCASC(14) <= \<const0>\;
  PCASC(13) <= \<const0>\;
  PCASC(12) <= \<const0>\;
  PCASC(11) <= \<const0>\;
  PCASC(10) <= \<const0>\;
  PCASC(9) <= \<const0>\;
  PCASC(8) <= \<const0>\;
  PCASC(7) <= \<const0>\;
  PCASC(6) <= \<const0>\;
  PCASC(5) <= \<const0>\;
  PCASC(4) <= \<const0>\;
  PCASC(3) <= \<const0>\;
  PCASC(2) <= \<const0>\;
  PCASC(1) <= \<const0>\;
  PCASC(0) <= \<const0>\;
  ZERO_DETECT(1) <= \<const0>\;
  ZERO_DETECT(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_mult: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      CE => CE,
      CLK => CLK,
      P(31 downto 0) => P(31 downto 0),
      PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0),
      SCLR => SCLR,
      ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_comb : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_array[0].fde_used.u2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal \^ram_full_i_reg\ : STD_LOGIC;
  signal \^ram_full_i_reg_0\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
  \out\ <= \^out\;
  ram_full_i_reg <= \^ram_full_i_reg\;
  ram_full_i_reg_0 <= \^ram_full_i_reg_0\;
\grss.gdc.dc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \out\ => \^out\,
      rd_en => rd_en,
      \reg_array[0].fde_used.u2\(0) => \reg_array[0].fde_used.u2\(0)
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss
     port map (
      E(0) => \^e\(0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => \^ram_full_i_reg\,
      \gc0.count_d1_reg[1]\(0) => \^gpr1.dout_i_reg[1]\(1),
      \gc0.count_d1_reg[2]\ => \^ram_full_i_reg_0\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \gcc0.gc0.count_reg[1]\(0) => \gcc0.gc0.count_reg[1]\(0),
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      wr_en => wr_en
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \^gpr1.dout_i_reg[1]\(3 downto 0),
      ram_full_i_reg => \^ram_full_i_reg_0\,
      ram_full_i_reg_0 => \^ram_full_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_76 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_comb : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_array[0].fde_used.u2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_76 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_76 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal \^ram_full_i_reg\ : STD_LOGIC;
  signal \^ram_full_i_reg_0\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
  \out\ <= \^out\;
  ram_full_i_reg <= \^ram_full_i_reg\;
  ram_full_i_reg_0 <= \^ram_full_i_reg_0\;
\grss.gdc.dc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_82
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \out\ => \^out\,
      rd_en => rd_en,
      \reg_array[0].fde_used.u2\(0) => \reg_array[0].fde_used.u2\(0)
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_83
     port map (
      E(0) => \^e\(0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => \^ram_full_i_reg\,
      \gc0.count_d1_reg[1]\(0) => \^gpr1.dout_i_reg[1]\(1),
      \gc0.count_d1_reg[2]\ => \^ram_full_i_reg_0\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \gcc0.gc0.count_reg[1]\(0) => \gcc0.gc0.count_reg[1]\(0),
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      wr_en => wr_en
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_84
     port map (
      E(0) => \^e\(0),
      Q(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => \gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      \gpr1.dout_i_reg[1]\(3 downto 0) => \^gpr1.dout_i_reg[1]\(3 downto 0),
      ram_full_i_reg => \^ram_full_i_reg_0\,
      ram_full_i_reg_0 => \^ram_full_i_reg\
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
FFhFwx0Z7fz6mtY6A5aE1N6pi1GRHYPZNOEM0uL8E7n4YtXNoiwaNiJ94RvvavkmQT3LfuLf8+xC
Wdn/ovm3Ng==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
BRrdNiqsrUppTUtPFFgJ0DC4I+mEOrXINpKiWOiItEZh/M3KrIU5UzjenmgPBJ9RrRVYEFRemwXg
TWojD86EpP2Nfr/2amZDJx2y0g1dp8t4qrISSgUt2YgvKx3zXcbSS3E9KyW/BoKNDdAzXDMbc0dG
b6Y/91di9OQOhhRmezs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f8L1nMX461PY6mcZz/rGq2poeGZo99ejbQ/aiU+uf82S1H17OwrwvdpnLtaIuA5oR5V0xWcSQUsb
o7KNCQ2i8ldbNnBPCgt6S2bONnPaOdsSqss5fLWujR9JneBcKjSLXZXmxOAJqaMY8sJ32hZje3Vm
gHF/vWTxU0V3p1i+WNz+ltcK88r7k5cDdjsgyDrwT0w+C6qh+qqAMbfrYCD+JEjl/GoycUKRon3j
aSx0GaU+tgwNQIes2DLLTsNOrbVT1r0bEbpeUXRB47aCcyiBNe6fZmpjUbmp8RxIgrcBnX6Nl4Mm
SXwGexakYxM3wWlfIll5EYSfeEEuFw14AVZeVQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PStcvdtDEQol6VJANKfzOg3qjemBLidRWhLTETa92VAxqfP/v4xg+G/GN5Lc+i3uDzRhyt9kcO8a
OEkIpdE0hIvGG0wVnVPa94W56jUeRZmkuhDNgLuz3dA24qFbzygsIOcUHrE6D3OegE42fiAZRm+G
KUbgkuFUmIaHApotDKfSx+LyWzMk4lGDOxsXyF3Xj/yw2S8/d/tLFd8AfUD2CZ6JbwUb8pibz6Ej
DdcgObJdH1NKc/1Ae+QmNdnrgs/ns5Zab8ZDJvhwsTlL79Td/aAE4xJdo710+jWo7wpb8zHFuM08
u1AdHa6AH4WwBh32KvOcfFBzTrxhWOYUa71/KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FfywgklkzoTMSY5pB4eDKZXgMLJXdM2RMCj8QdBAhWZDZVLtj3kaZP4xBKEDURIOxLnlkc+8DCS7
Fgi9xLDjjWyOlIFpsMWwyYHKtQutOUL7t/ZqN8xGRYKZ5/h2vq3gRcPCE7ROOrt4ZClTP7WGpYN9
OXxrIYHHwI7+h3pMWibkd+FiR7X3gGtsIRA4BvRQY9Yfa/RL9bAnfhVakvy3slXlpkUTNkfKAl8B
Jx4TNdkn2aARmPy8aPvlwAMphJFKxCwSCebd1HnT1tYvEdxnDvBgs/1D34UB9Df3M7l1hA2+vLlh
tpQFYV0Nj303H5gkZW0Zj3Ye/yGShZRqL8jw4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
F30yV9IHYrLybOEoaUPzd88wcdiYyfMtT/tnhVkYSqyVdMQgkT4utnsnEA2q+5bvBn4MANBxHBeq
/d99LVE5BEiQRonl+Rib+8MqbuNw6qtIgSfuTYDkDaj/7myLwnj8q1Vhzd1XhxuajXUabRTyPqE6
aUVPk9Rf7NJ0Oi+Z0Oc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
F86pry7g1ooY2qGxlpJXNJlqo8gSGAYbxYse0SfERJ/0Zd0d/Bn18GXE4/352qaXnjqc7qMQBys/
bq44kqDrdq34V71eVkX6TYu6cgJDh9q0CNKLwX8RZVwze7Jaz5FN5uURMs+fzXxVR+KOG+GmytJ1
+1HcJsX6HOq9aCwIXJftU4b0Y0Nf+U8BP+HGxAcnS/YjUVOn4aaQf8/ziBU2u/GLdT5hSORWE2Zf
diVpcYTZ4Hsdakn82t4RJQlLHNGiveCSmIVLNyMuEn+GZa6ZT99Aa7ecbSaD8TuGXZPgr2V/ExWf
3/2izwZsPGz1olScEPk+7UoTGaQHqe29jHw5uw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XGAtWY8e22pCko5wdlnP4uuefpslDrVJQDLf9oRnIh8XeHzmnNIjswiqWvrkqU1o+j/94sBq0upN
SfjF63LLge+K1SVR2GiC/8H6HA/+OQtiu/weW6I2crxMfD+ZYGDotjdLx9OQ1hu1o+/yEDLA+q9e
SMMqcuVLlbgcbeB1uPy2hUQ9K+PA2nLHMW3E09FqRlRFeu1fwjHE+Q2LUvpDAnFU+XX62JxTX0BT
Ghz/efrBo5R9O9T/waUiCiPrSDrZuuL5u9JMpc490jEeurRKYETSZwpCEi8hjdl5H8AyMff6AKk6
ACaAze3p6tvT04BrBekPUc/4FnKoW3ib4Biw0Q==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PnEmYpxfEM6jlcNzMc2vZPIEfjhKGTEc/39VcVLbOX6QHteAy/mG9A69yVyFuKlh1ZdIFPwu5vdP
6oQoL4+UymF5gOHx2IzhMwPPJlqXrwPJO4UL1L8yBNFv4N2F8V2GnhWQsXLrjfqAwevULuvaMcwW
7iXKFNwU14ivJ8WXlvU+KnZ+++CxZqEJxCOMM7e+swKBqyIshOXbQZuNyInsqIVg2+L16VYbIMtq
JyK8KKtzJEU4UWBkHCYBXkSSxaBNs8t2uUHsAnRzVVdrmOo3b1gz3zDqjwLrIThZLC91rumRQLB9
+YrBfDOzO5cXswBaj2VxgR08yGX8pcJA87eXYg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 784)
`protect data_block
DQb7xIE6R3LwW56gD9V8iTKgc2Z6MQ0jLyVPstJ0RLjGUhr/yAt43uX5vsi0IJNxA3X0L0CiUQjs
K0A5oBjKgMXYeL78wiRjE8cWK5DoxVFPcd7EyoObmNtiYf51ly1k8ICn3WqETWMnpzuIZe+aedlM
fQh29l1+KA7wiwXLUfGl5QNrZ28Sxj78SjbNY8YklseM9l5ov8wtDcqLsgH3ebGgvhH9jNwkrh2Z
C0k1JnIl5yR5gJvT4fUEtFFci3bGDdMPwmVRKEW3UmmcQ+NYl1fu5vEZ49nT3EVcayc2epCiU4zU
HwXauHlvCU0j9IaorIA4RtV1EGM0rI5VuyzUSHalXpxnYvfAzSbgdIpyR7eVSiFSzhxLEPYnHmoz
lHYodwSDuqQhh2AbTGoLH7wIdBTKBte65GR3UGlVR7j952YdUpZJ3lZzxEhmooqUV9dJDQYn4DAS
VOOxMT1QH8mEkWbylC5ReGD2cpR5Hdsk5V1RsL4VQXU/TsAflfHYvrmM3uecLYAMkGmh0dtKAK9q
4KLk4P6p4HOI53GkKxrms7lDBXMSLbBOrL1xEWHQgckYJKfclh46J9EsoTze2/PGHY0Ui0rVFhmy
vdabqBvlABCcZuGKTYRk57iNhfdlikH3/PbOqmY91OxiMcEG5NZa+yju2twCh/hoiGF96cPLIVoj
wjgrZHj2pv6K5XjxzTgJ0A0KQ5usqZpEGZQY7wJgWLBUUuUFFSmLCLDgYwtFfJ9EgHl1Mu6ZWp7c
0m0OnmJ4zT0BLY9Olihx7KgxGfJv+2EYV9e7OedBmbxiRfKd4zM5fSmjhKun2HZUJdp64BYlsQ+l
KV2B0tBb6AO+Fv+U9kBS4vwUbzDhW6b3YHBuENQCE2psCo/L4SFWQY/iEkDC0roN01C2yjcztvLY
6xIP+O7nlWW2V0KZgH255u482LIy5jzSyvprJUXuqTcCnpaStVS8M4INRTKjN6v5WGGopNw7F9G5
sEcSE1OVIJ8Us3te35Yqbgzt6YuZz/mWsleyoTd9kIJVR40MxeZLmd11Vw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_monostable2 is
  port (
    ce : out STD_LOGIC;
    audiosignalclock : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_monostable2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_monostable2 is
begin
delay1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0_69\
     port map (
      audiosignalclock(0) => audiosignalclock(0),
      ce => ce,
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_mult_gen_v12_0_i0 is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_mult_gen_v12_0_i0 : entity is "minized_user_dsp_picos_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_mult_gen_v12_0_i0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_mult_gen_v12_0_i0 : entity is "mult_gen_v12_0_14,Vivado 2018.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_mult_gen_v12_0_i0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_mult_gen_v12_0_i0 is
  signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 0;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 16;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 0;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of U0 : label is "10000001";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 16;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of U0 : label is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 1;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 1;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 1;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 3;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of U0 : label is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of U0 : label is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 31;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of U0 : label is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute X_INTERFACE_PARAMETER of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute X_INTERFACE_PARAMETER of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute X_INTERFACE_PARAMETER of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute X_INTERFACE_PARAMETER of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of P : signal is "xilinx.com:signal:data:1.0 p_intf DATA";
  attribute X_INTERFACE_PARAMETER of P : signal is "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      CE => CE,
      CLK => CLK,
      P(31 downto 0) => P(31 downto 0),
      PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0),
      SCLR => SCLR,
      ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_pulse1 is
  port (
    register_q_net : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_pulse1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_pulse1 is
begin
register_x0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2\
     port map (
      S(0) => S(0),
      clk => clk,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_pulse2 is
  port (
    register_q_net : out STD_LOGIC;
    register2_q_net : in STD_LOGIC;
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_pulse2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_pulse2 is
begin
register_x0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_17\
     port map (
      clk => clk,
      register2_q_net => register2_q_net,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem is
  port (
    audioout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_64
     port map (
      audioout(7 downto 0) => audioout(7 downto 0),
      ce => ce,
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem1 is
  port (
    audioout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem1 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_61
     port map (
      audioout(7 downto 0) => audioout(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem12 is
  port (
    rd_en : out STD_LOGIC;
    logical_y_net_x0 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    delay_q_net : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem12 is
begin
register1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized0\
     port map (
      clk => clk,
      delay_q_net => delay_q_net,
      logical_y_net_x0 => logical_y_net_x0,
      out_port(0) => out_port(0),
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem13 is
  port (
    phaseinc_8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem13 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_58
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      phaseinc_8b(7 downto 0) => phaseinc_8b(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem13_x0 is
  port (
    \carrierfreq[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem13_x0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem13_x0 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_5
     port map (
      \carrierfreq[15]\(7 downto 0) => \carrierfreq[15]\(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem14 is
  port (
    rd_en : out STD_LOGIC;
    logical_y_net_x1 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    delay1_q_net : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem14 is
begin
register1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized3\
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      logical_y_net_x1 => logical_y_net_x1,
      out_port(0) => out_port(0),
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem15 is
  port (
    txphase_16b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem15 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_55
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      txphase_16b(7 downto 0) => txphase_16b(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem16 is
  port (
    txphase_16b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem16 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_52
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      txphase_16b(7 downto 0) => txphase_16b(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem18 is
  port (
    o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem18 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_49
     port map (
      clk => clk,
      o(7 downto 0) => o(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem2 is
  port (
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem2 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_37
     port map (
      clk => clk,
      \gpr1.dout_i_reg[7]\(7 downto 0) => \gpr1.dout_i_reg[7]\(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem24 is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem24 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_46
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem25 is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem25 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_43
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem26 is
  port (
    demodsignallevel : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem26 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_40
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem2_x0 is
  port (
    logical_y_net : out STD_LOGIC;
    read_strobe : in STD_LOGIC;
    clk : in STD_LOGIC;
    fully_2_1_bitnot : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem2_x0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem2_x0 is
  signal register_q_net : STD_LOGIC;
begin
logical1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_b72735ff45
     port map (
      clk => clk,
      fully_2_1_bitnot => fully_2_1_bitnot,
      logical_y_net => logical_y_net,
      register_q_net => register_q_net
    );
register_x0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_2\
     port map (
      clk => clk,
      read_strobe => read_strobe,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem3 is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem3 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_34
     port map (
      A(7 downto 0) => A(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem4 is
  port (
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem4 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_31
     port map (
      A(7 downto 0) => A(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem5 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem5 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_28
     port map (
      B(7 downto 0) => B(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem6 is
  port (
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem6 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_25
     port map (
      B(7 downto 0) => B(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem6_x0 is
  port (
    slice11_y_net : out STD_LOGIC;
    fully_2_1_bit : out STD_LOGIC;
    tx_low : out STD_LOGIC_VECTOR ( 0 to 0 );
    logical_y_net : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    relational_op_net : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem6_x0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem6_x0 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister
     port map (
      clk => clk,
      fully_2_1_bit => fully_2_1_bit,
      logical_y_net => logical_y_net,
      out_port(0) => out_port(0),
      relational_op_net => relational_op_net,
      slice11_y_net => slice11_y_net,
      tx_low(0) => tx_low(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem7 is
  port (
    audioamp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem7 is
begin
register1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized1\
     port map (
      audioamp(7 downto 0) => audioamp(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem7_x0 is
  port (
    adc_gain : out STD_LOGIC_VECTOR ( 3 downto 0 );
    logical_y_net_0 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem7_x0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem7_x0 is
begin
register1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized4\
     port map (
      adc_gain(3 downto 0) => adc_gain(3 downto 0),
      clk => clk,
      logical_y_net_0 => logical_y_net_0,
      out_port(3 downto 0) => out_port(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem_x0 is
  port (
    o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    write_strobe_flop : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem_x0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem_x0 is
begin
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_20
     port map (
      clk => clk,
      o(7 downto 0) => o(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  port (
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
     port map (
      E(0) => ram_rd_en_i,
      Q(3 downto 0) => data_count(3 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => p_11_out(3 downto 0),
      \gcc0.gc0.count_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_10\,
      \gcc0.gc0.count_reg[1]\(0) => p_12_out(1),
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_7\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_8\,
      rd_en => rd_en,
      \reg_array[0].fde_used.u2\(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
     port map (
      E(0) => p_17_out,
      Q(3 downto 0) => p_11_out(3 downto 0),
      clk => clk,
      \count_reg[3]\(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      full => full,
      \gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_7\,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \gc0.count_d1_reg[3]\(2 downto 1) => p_0_out_0(3 downto 2),
      \gc0.count_d1_reg[3]\(0) => p_0_out_0(0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[1]\(0) => p_12_out(1),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_10\,
      rd_en => rd_en,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
     port map (
      E(0) => ram_rd_en_i,
      EN => p_17_out,
      clk => clk,
      count_d10_in(3 downto 0) => p_11_out(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_75 is
  port (
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_75 : entity is "fifo_generator_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_75 is
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \gwss.wsts/ram_full_comb\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_76
     port map (
      E(0) => ram_rd_en_i,
      Q(3 downto 0) => data_count(3 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => p_11_out(3 downto 0),
      \gcc0.gc0.count_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_10\,
      \gcc0.gc0.count_reg[1]\(0) => p_12_out(1),
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_7\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_8\,
      rd_en => rd_en,
      \reg_array[0].fde_used.u2\(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_77
     port map (
      E(0) => p_17_out,
      Q(3 downto 0) => p_11_out(3 downto 0),
      clk => clk,
      \count_reg[3]\(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      full => full,
      \gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_7\,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \gc0.count_d1_reg[3]\(2 downto 1) => p_0_out_0(3 downto 2),
      \gc0.count_d1_reg[3]\(0) => p_0_out_0(0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[1]\(0) => p_12_out(1),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_comb => \gwss.wsts/ram_full_comb\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_10\,
      rd_en => rd_en,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_78
     port map (
      E(0) => ram_rd_en_i,
      EN => p_17_out,
      clk => clk,
      count_d10_in(3 downto 0) => p_11_out(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
FFhFwx0Z7fz6mtY6A5aE1N6pi1GRHYPZNOEM0uL8E7n4YtXNoiwaNiJ94RvvavkmQT3LfuLf8+xC
Wdn/ovm3Ng==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
BRrdNiqsrUppTUtPFFgJ0DC4I+mEOrXINpKiWOiItEZh/M3KrIU5UzjenmgPBJ9RrRVYEFRemwXg
TWojD86EpP2Nfr/2amZDJx2y0g1dp8t4qrISSgUt2YgvKx3zXcbSS3E9KyW/BoKNDdAzXDMbc0dG
b6Y/91di9OQOhhRmezs=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f8L1nMX461PY6mcZz/rGq2poeGZo99ejbQ/aiU+uf82S1H17OwrwvdpnLtaIuA5oR5V0xWcSQUsb
o7KNCQ2i8ldbNnBPCgt6S2bONnPaOdsSqss5fLWujR9JneBcKjSLXZXmxOAJqaMY8sJ32hZje3Vm
gHF/vWTxU0V3p1i+WNz+ltcK88r7k5cDdjsgyDrwT0w+C6qh+qqAMbfrYCD+JEjl/GoycUKRon3j
aSx0GaU+tgwNQIes2DLLTsNOrbVT1r0bEbpeUXRB47aCcyiBNe6fZmpjUbmp8RxIgrcBnX6Nl4Mm
SXwGexakYxM3wWlfIll5EYSfeEEuFw14AVZeVQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PStcvdtDEQol6VJANKfzOg3qjemBLidRWhLTETa92VAxqfP/v4xg+G/GN5Lc+i3uDzRhyt9kcO8a
OEkIpdE0hIvGG0wVnVPa94W56jUeRZmkuhDNgLuz3dA24qFbzygsIOcUHrE6D3OegE42fiAZRm+G
KUbgkuFUmIaHApotDKfSx+LyWzMk4lGDOxsXyF3Xj/yw2S8/d/tLFd8AfUD2CZ6JbwUb8pibz6Ej
DdcgObJdH1NKc/1Ae+QmNdnrgs/ns5Zab8ZDJvhwsTlL79Td/aAE4xJdo710+jWo7wpb8zHFuM08
u1AdHa6AH4WwBh32KvOcfFBzTrxhWOYUa71/KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FfywgklkzoTMSY5pB4eDKZXgMLJXdM2RMCj8QdBAhWZDZVLtj3kaZP4xBKEDURIOxLnlkc+8DCS7
Fgi9xLDjjWyOlIFpsMWwyYHKtQutOUL7t/ZqN8xGRYKZ5/h2vq3gRcPCE7ROOrt4ZClTP7WGpYN9
OXxrIYHHwI7+h3pMWibkd+FiR7X3gGtsIRA4BvRQY9Yfa/RL9bAnfhVakvy3slXlpkUTNkfKAl8B
Jx4TNdkn2aARmPy8aPvlwAMphJFKxCwSCebd1HnT1tYvEdxnDvBgs/1D34UB9Df3M7l1hA2+vLlh
tpQFYV0Nj303H5gkZW0Zj3Ye/yGShZRqL8jw4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
F30yV9IHYrLybOEoaUPzd88wcdiYyfMtT/tnhVkYSqyVdMQgkT4utnsnEA2q+5bvBn4MANBxHBeq
/d99LVE5BEiQRonl+Rib+8MqbuNw6qtIgSfuTYDkDaj/7myLwnj8q1Vhzd1XhxuajXUabRTyPqE6
aUVPk9Rf7NJ0Oi+Z0Oc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
F86pry7g1ooY2qGxlpJXNJlqo8gSGAYbxYse0SfERJ/0Zd0d/Bn18GXE4/352qaXnjqc7qMQBys/
bq44kqDrdq34V71eVkX6TYu6cgJDh9q0CNKLwX8RZVwze7Jaz5FN5uURMs+fzXxVR+KOG+GmytJ1
+1HcJsX6HOq9aCwIXJftU4b0Y0Nf+U8BP+HGxAcnS/YjUVOn4aaQf8/ziBU2u/GLdT5hSORWE2Zf
diVpcYTZ4Hsdakn82t4RJQlLHNGiveCSmIVLNyMuEn+GZa6ZT99Aa7ecbSaD8TuGXZPgr2V/ExWf
3/2izwZsPGz1olScEPk+7UoTGaQHqe29jHw5uw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
LgyhPFjn8VbOwkbOf/MCUyXEBlTbkLXJ0ZDT0VFPTnRVvWyRAZHSqKaPmCgzFD84//sWdBaXEmvM
4wtzVNMVb+ZpLjcmXqKPLtXrVWsNSOb6oN3ISHu2vqH+wnt1zI4q+tiMKq16Q5sGisUGx+nmMgxs
OXKAwmG3yGaMynRUX0bzCBqZX/gzlOP8oXIJYbMp9/3oG3OeTl8CoJgEhmgrOucdxso2NF3CKJ/E
yG+tZUeX80jKpHHwkOWDuUvCISYOFid4Qet151l2BeijLtwyQ9PN3a4bkup8bSomcRkjm62t+ih+
UJ72dGLXqsmFJYwUWcy21KetW0pB5qCLIQPWwA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
V4jBGmjd4HYTbxKCWH4JuWSAk5nm6OegXGlYEd/jYk4K1rxriB5HYOlFyJqpj66FZJ/bXbyqQK1d
7XMAy5pgXcbzlWiybNjBDeLWX0LZkaRAfCkHtS9yH477h6+uNtqczaq5wtfFYz8GvkU2IdctKTYz
Tr6GONhuSNiu30t7rbkZIpb9ulT5mSCN6ge6cdDB98QWLd8bENh0PzApmZnEER+DOW/eW9U/ICnL
p00PMp9dKvrW8e0ffY7FOlLep8d7abvJbl9bM4LEd5Vk2AohHWUA/fLknxxcLT3VkURLv16a0LCD
JMxRdS2GBQN3Lh1AIkcL+FgdssfvVMzLIXOROQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 5344)
`protect data_block
LtQLYlXTGzUHCuHdB70L3IdP5LKl/G5afvTOSbf3DKxe7no8WnzbHhoESpQjkvEV+m5JMsJgvQob
A6pkdhQ3j1jboGqquaD2vf3DPhhSSISOkWqTyVT9vVncmKetKT+0bpr0yHehSlpdd9GTwYGX4Fjz
3BC7HmJOrbk0qgDwInEwPFqsMjLaElVey61Gpap8rs4dIs+8x+lAoUzNzkieof91VeTJetn8RXdp
TpQBF7GIQP5zvLOkCyufJUf/j2xkS7LBDlFRkFpedFFzJBBgF/WvgEKOk19i7XYuflf69GLVX42b
BNu/0JVAjq77KFaJht9+ozOdRfGaVCGXTBVFfBPrulLDBKPErSa0RHAaQ1zhSLj8ysEoroJkCYaz
XW/w8XrcESdn60D7kW9KjGTBos3cfpIDRKs54bCdKCGgdzpVcygp7gjkaToxU+xkeW++5Msu2yJB
kLm4ETdTYcyMS75qXkoDTNT/jldxudt8cHi1w/XhXtDcoiaLd/5+lVKNVce4A7QexF2NXPUaKzOP
kaLEURyxZhua0k5hGVLqDMf5E0h+1Shavd+zVW2zdjwjoozLLo2ZCNZ6/cC9nfSip74wCh4CJFlT
n0HdoLhz54dfMVLIj3ewULWcYbZj8q4V18hDvfrf6Gw5/1Wcrj4a/RSYk1xKMn1P7+kAdFEHQmrH
Y4Q19y4O8AdpRjQOXDe4oD/8jSYh5EYTf5Rk4CNN8v+39z3JWTut26gVWj+81032hOysRSNjpF3l
aEqVUQxc+Ov56eBTKfK838xBZPTRJ84Ev9hGK/5BOoJG2gU/5Z5ooCzajjKyQ5YJC6wZ6NP3YsVH
/NmpRx+IGtQGodq0Ztl72y/h7L4QlDexImAUs9kiJgWUDchmFvA31GJj/duZk2lMUQvUImOr2bDh
CIASgIxvGCj5XjPho+B8skEd8N94l1aXvqPrIN+/Al03pqzj91/9biyBL/sqVL6/XP3jx+kAtiQx
qrgCxNP985k7KV6AoWW2/h65C9CfDYRx8wFJiox2z9gYTbKi0NPOMdgV6v+2WPFlR0gflgjY3D+o
7TGet/K3CHpTFoBOMrNWhUOAnl4KPcLdCRvyh5SS2RGliyPHv2AhQ28FywJLdM0s4rJOLM56ztUg
+go/oF/fh2mK0PcQE2rfzTBwmKwMQ9ySvOnsGf5t5di5oaiwRSV25xFCNXehvJA8S6yZgOLJ7z7b
opg2ss9JsnywBm6awLwNWu8PL7uFuBm6/v8+f0vw9D2hm1oiGvsOgpVRPKN4KxPbD/KH4M3CGir2
JV9xgm+xXMifJz2kQdAYSqdmfpgdB3ikZIpIaMoDCizsrcNnme9B1ILEQ6FBYZNt62UCDfoKM0rC
vIoJSW8iz9jl6W0kkqiC4SobuvpGzVPMAIUT/oe/NcT5MDM+iXYG/P1dNbxYMbhk8In7eLVVtVhJ
4vS4HEVurMtm1eK45As1ZY7+zN8KcPTO6tOiJ446ihcSzufPTqps6pq07fGH04+EJZ7EFsjcIN0d
TYQy3fNUPLnPJ46b6nIss5m+N8w3X6D6udPp73bksAtpgkISAvns25vV39Fa+pBaY9IWDTuhSVf7
6wdt3MBdoqJXCG+Rh4pi/DZjSniBMk/L+yWPjpLHHlsey5W+xrysUESjTS1QQRDGU0qGwd+4AuA/
pwm8wsT7YE4oxO9TtYCNA8DwE+dABZ5qMJ7aqNtap35ePg+Ptryr3iHBblfJwvXn32twy/cnBwgR
TfMt89oHMlA0+p+qK65yqcos+H0p+1lEGD/1hlto2WQJHjzxndYyYd5r+9UvGpTPBbaWW6xDcK5Q
3m1XVBuoOVWgA2VRPoBvCe0206wMdy9MaK4YwSWPPgiUyoTV/OvxYTFP0BeW4qw2gDFkkueRJrXr
eIyL+q+aNyVAgPPFyUUM5TtJgLYpS2qvafLDgXhgGlT71cFN6weh5/6vYO2QkVnnRMp5Dq9HjxcE
3Vam2zQVwt1sIc3goaplCMIzKhqgAfl59i99JueEu/lXOjaZ+EZ6BBW/EtLkMjbbeEYzddTlnUEV
euz5dD232bF5tRqMjM4w9eC5bJ7hDLWhtXJc4/XduGhUU1ssP8YLQejV2ZH8hw7M6OeuWysMVFzF
9TjzMlQ1+1XBFjZAum5fH9f79mjuqJ8AuAA1DgPOjJnLj4CBh4eD5Z/tMEogOO1k4fV4kebX4+w8
BtAZBI2TxoDi2xqjCYowmRqq6xnyB6Dj9g+uAexvRx96H3Kc6mZg/Z6UO1A4SaoQvIXV3fl4InRT
HtV02q4WUPK/tpg1dYunWdd9BRmQc7lRixiokMEfjwoKdyge2OOQF6TydgXB/TX5/8ux8Qye2iyH
A96wrvNI/hde0p1Hw50Y4dqqWNceLzWjvFQA1G5K/S44Ldp0IKh5SiIYspKa3oyUqSVxi+4EOTzl
cAqe0pgmGgpVoWSc03gCUa0urn08tyrzEQXpM6gkounEmmxsttbmmTUaCEnXW7tRWTTLTzh3scHd
7JzJqzFfHeZ+U17fG+hLib3JFB62UnOlp6xP/DYl33Y5jgqtujBvSwuzutjm2TnxwPeU3Ah+LGhw
myGFbstGGt2GuJ6mLMkAw5HEueE/f6HhnX7ECl94sQXrY3DefitPmo3jICQuZq03BWIgC2GB/M6v
ZnbfCVq2V9VtdxhyYu1Joi0WTWwd5ATvNqgV8gigTpRLWQ6vM8xtrCM6ZrffQvgEOsvzruLC+1qo
IX1knSogJ2+sTcbn/xY27yUOQFyE+i9vAbhlk5qhN2uE6BxfDUrHuHznP/X8LJEXklypVmVatuNK
MoyEwBMgrK34r8h1EmaYemZKgB2D6TARt9ZI9USQsogebQtjpoMVX2UEYOmxXkva2IyrgE76WVZB
Cw73Yed96GmNJhF/S3Egz1m14I2s4DKwgARBrOdsOUQoNVVE45sNN3LQ+aES9Xv0E/4+u8N4GVz3
WcF3aZgsh+eMRJbmj9fvhLAYdRMefd2Dd3R0KCxBErlcceO6Ptu2J8957LnmOHJmSHWDcPECg1DT
3Wi4V4Je8vRlhQBBrdPjdm7dgKesWo9hDhcIuHf0+R8Fu9K6ibzDg2hPv8qpqMh1mWSVMGFi1hht
o3cWVtFErrJnk4PLySYvqt572hNBZOyAuzGqUKHSdbmE6OKHlfnlVpgVVVfjV7tGqTHsQTN7bMYF
mOHbFSc8FjZIiqow3QnySdqeYC2DuqCjfDTanvYWUGxWIdgw21iWbCv9zzMzF8Uxrr2CEj+NvfHW
N5p0xXDG7q9iO58VQx8jhAev3deazfwMrIlcPL/MhX4p6c6YLqbYCYXevHTzkwsJYFsUH3mbCo+o
B/YdTshDYbhJsDwGcjue3ItHU7yIZRQf2hynqeVAaICPo4/FHiiixbcux64aJoGCnVNEuIiRLdyH
ltzTFOnA6a4+9UrcFrnQzxnFNG+h/wbtDwTbvNSZE0482Y+QFlMVkB1izKSN6P8QtqL9uTZhHI6x
QbLLrsT/RADsjE6sJAvMFO23m5Sdj34RJJvtii9wVn8jb+k00cH9VtK5MvQ7Zw7uN1pOScAQ1hib
D5AEJlQhPeqHBbQAnER1Nl2E51z/SfwCPgDz66waS3O5Q1hyRxjF3AujX+AcagVcqMupRjeV6yBs
YbUuJtenY9GDaVCslAH8EZHAetHiHFvws23ixOf2M/xIJerJKDWO/9z9Ek4thKoU+2DIxevxpKs4
vTGl7WnYrEf40PECmwISXcBlhOVAPFs0L+wEZw8ssxowJAiFnjkf4iCPt0Z7948hWhOrnfg5H+Mj
HBAuYyVkAmVg2xddpWntAg4InAujkW9Mmx6ksqsveZFca1SR8iFdaTseQERSqiVEIkCD3Uaw3ob9
eQWza93IhVXovygW+Gnspx113sgqfA/Z2widP+XWlqXbutlT4qUsRVd74PZ1Ly42Fny7w9miAaYC
8EJFv9pgulIKRUeVPgWmCHSuPzfLlzydMpnpy1stP5afECvTx+QxnTGbi2U8JPggIxVigmsjEs5U
yIDhLTIXIrQZEPlMJH82D7xJKU23fgvBDnZv3imj6hV7NTOHA+FbBJhpa+ROZnEzgxXHNSyj4q2x
9gnfrzRlycYUsKnQiKczRNDLuv/vbrfdLxmu/JyL/MndgWq9NZB5EVmbHQDJyrPGOBtoEJqEenVQ
YG2EhkFp1s8wXClobLVLaOwHl/48abcBUkb1RhKO/VE4egai1tBYsiV8+Lb0CSJogUYOv2xOnVl2
gqBG/xsoft7KXZndArUlPnvWwtTcGPioqVtqHcNnSeEWo7HoMhd+a6tDMRwhHsXUG0P+HhHOYf66
1o8fZJ/xWRGHx7TKE+RW4k+oNvCNz0V0PdDK4NvJ+mpjyziW16T8GpaKWgNTesDs+AGDz40QXwIA
yQr6qvXCWAs4B7z+AZpjtzbcZc+BfxpgJRsxUzr04EXgEpP4JvnM8FNjYDVT1Lp91rhu6LoDU7Pc
q0twsER0j8tnXq9YAfgKMKC1oO5KnP9zyao2hFirTEvKNclaj8e5H9ZsQbTzAUplqNQ4J90NJBXZ
KJegiCRXvl6X820jR3LYWm8SqCp0LCLrvGuoN7EYj0BHawzQBgyNCkFVBA+GI+yQPqRrBSVBXem7
9YqVXpUPBhLQ30cnPDv3BHhgN9n46U/YvcQTKpGv4nQrB/vQ9KSF4WUuiPqqJDc+uFpbqavwyqGp
KMl/kIcsyaSpvAvLp2VBhW6xo2Jw/Ho/zaaG/wgjHiyRVYgb0GjWKpYK6LSdSxbczf8oUtUNmoAB
GgP/YAPGIsZ298A+hBFoTJX3uS4i3/nojrN3/m6ZjHq6gm2uFjGQmDRrSxXCGBCbzKqXtvyMfEK1
H3bcVuF/AcO4z0iha8lWr1bcV3MH4TowNVWghYW3cHXu9QVRHjZ6C17ev88l1rL8WTznERz4hygC
5tDWWYDN0ZZs1VGkjxVEumintcUTBng2OQUkOII/9PKxhv4BZSQHBr2yt3hrEgB/BSP0TDL5prkx
WBPbIeFak4wgWcy2lVisGX8mg0XtEJcInaNOoRcFGKZTeN3AP13X7wKnB8te2KSjrMleJVEAruiu
1Q7qmwFXgF12Z97VC2tFgUzWVQHtIRMhV9iPbIXKRWluoBwJ4l9+PrnLv/Dg8GZ/F8Sqk09/sHw5
ttD92Ega6EY1oISyPVIZsPwt4lhwWnnNjZdjTKOLChHUQkMcfUmCJ7VP27SAO4Z9Uz4m4J/kx/Ap
QFAPHouwnZmVNX0P13E8s9JpvHgfc16p5ssgqTX92g0lSXQ0PQL1tGFlfttWTe1n7dReRoPOc00t
aw/4DfchOBihDvUaPPDUaBAgAFquS2Z4Htcfa2cEZkLRzLTarpDL5oP9JjUiQy7lN7mhSKuhBYYY
yDHylXQUgpBP490vLOxYn49JrvmOCSaIGXdZ7oh/IvefM2HOCXOB8lEr3GjyOmvwv9KM411OVQ2W
LSW06YVBdgN/qcu75j62DBO7y0LskuoHPi81x2kLTebyJJHwuiAgYayFsQoJAhCp0pBmoDe7qrq7
rFsYVJT5K5q3X4FrefUrh0IRw8zO1B9AY37rTJ3SrGa1SGZAye24OJNC3WKrs9tkK3dKAjrhlvrC
K8QjwwQJn2Q9V5EQdbrcM27gKydYmtRCGAPT0EV3vrLCCFcXLDKKWpwxkZxHNBzo4kkNDWmjq6an
NrjOrPLhhBWfmDLFlQYOLg9aRYh44kpeEJEg6HnpssihcZAuzJHHIrTlpikeTWiQZuaf+eEVi9MI
9r4+dbm7ne4ismrOeVgo3Ig3Wjq9Nco4YLx7e585Ec53gUTe1N97yFuAbWYT+ZLXfkt9f2ajcnu8
1Mp7YZxKxBjyNoogFz4YRAl21T2JokGbWTlPOduKhBaTixbFRaGEy37tmSIJLSlR3kAYjERA3eDw
JENzJ6v8ZF8/B4XVzGDG9hBfO8q09ZH8z4qiSFGUjA99SjoKGbIppdNOXQJLaWYfJ9X2vYQ7GrHs
RH+5ROWrt6nSl8i3rFOyuzYjjSwD3SM9q561z/31tgwJj26JkkdJeZlfiDJbY3iLpdWXJrN7LZfi
9cl6/0tzqCO/t/ag9U3JckC8vnoh7H7IbVFVbtZgbWhgPhOD2ew3yextqPrcJk6J3TsqOYGYb9dT
7PInDqIkviCcwGMq0RCVxDyib6fJuDnK3Na4PnHAOd5h9t9ZnWXjT+je8cjF4ywBsc+2b/lByJO8
bgrFaGjn7XEWX5an+YuNGPwUhzH9aMIqasWr5nZ+qkZWHHI2/5tx37G/nTJbtKgGQo85i4A0rLh9
ObJFJ9JhsYfJmo0/1NvXeuPNAmuxJ4VDP54HztlvQSgg+bDY/QaXxddyhfuFTE2Vrn3bjQuVmxHd
wEWYBLTOKGs8upxuaJQq51DSwHXvmy910rj4BKBza7/38Q6D016SZpUzVLcFISN3L8Mwc0s5zjNp
4+7mxy1XuLczZ/F7hVU5GpUhJ/aeowtx5VxaQGWjqh+WHTteUxtsw4tsjmsPl68n6nDRV0HguYf5
UgvlnqvAswmoXJ9A0plKLNpZsN5K/O4Ax59K1bfO1Itnr401U6H8NAPc9WA8ssz31gipG1jyhexa
OLJSIv2aWmRdCugV8NKODUhjgaPmdVZq3k5EbETCb6Kdtd+gECDsSIeIDhYYF/q1n/1dsYOCUl/p
DQ3B52Df1AFa0DdAdIwHEIuXzRrBf1v/4NoEhy0HCFGu5bnu4h67xrKZAqtHNjAgrJsA9xb8d4sn
p6lzdgpJy3Vkygr0y6AL6z4GXh/fe28UMgoC03mXWdOAGXVydfa7z5KRYdWkk2DdhrosJdZ/d8Oa
VMEyAIw9CyVPp2KYNRpnGxNlDspSS5G5nEOyGLoNXgtKEyFMKbx+PIhClHr0ogM0GqvjW4ZqsNI2
9cx7d//NMRdNFRlfi1Br0LHZSk2+j8Sgh/5UV7M+YGFgtLlfLzsRinMTXxh+raPVTWaGNtERvBFE
lLnAm9C2wY8ZxDTNNid3659jQFEAaaCircVbgChS79KGGB28ACcYNk87qO1yY3VsRmO9uRyFIlha
NF8NaeUCUYcjn7Q9xYo/rjQLm8YoZ9Fe2LkErqc7Vv5mU3FJ3EFLmS+AdQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_16baudrate is
  port (
    en_16_x_baud : out STD_LOGIC;
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_16baudrate;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_16baudrate is
  signal accumulator1_q_net : STD_LOGIC_VECTOR ( 11 to 11 );
  signal register_q_net : STD_LOGIC;
begin
accumulator1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_accum_722c52f4b9
     port map (
      S(0) => accumulator1_q_net(11),
      clk => clk,
      en_16_x_baud => en_16_x_baud,
      register_q_net => register_q_net
    );
pulse1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_pulse1
     port map (
      S(0) => accumulator1_q_net(11),
      clk => clk,
      register_q_net => register_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_outputregister is
  port (
    rd_en : out STD_LOGIC;
    audioout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phaseinc_8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphase_16b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    demodsignallevel : out STD_LOGIC_VECTOR ( 27 downto 0 );
    agcvalue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    audioamp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    logical_y_net_x0 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    write_strobe_flop : in STD_LOGIC;
    write_strobe_flop_0 : in STD_LOGIC;
    write_strobe_flop_1 : in STD_LOGIC;
    write_strobe_flop_2 : in STD_LOGIC;
    write_strobe_flop_3 : in STD_LOGIC;
    write_strobe_flop_4 : in STD_LOGIC;
    write_strobe_flop_5 : in STD_LOGIC;
    write_strobe_flop_6 : in STD_LOGIC;
    write_strobe_flop_7 : in STD_LOGIC;
    write_strobe_flop_8 : in STD_LOGIC;
    write_strobe_flop_9 : in STD_LOGIC;
    write_strobe_flop_10 : in STD_LOGIC;
    write_strobe_flop_11 : in STD_LOGIC;
    write_strobe_flop_12 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_outputregister;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_outputregister is
  signal delay_q_net : STD_LOGIC;
begin
delay: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0_24\
     port map (
      clk => clk,
      delay_q_net => delay_q_net,
      logical_y_net_x0 => logical_y_net_x0
    );
subsystem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem
     port map (
      audioout(7 downto 0) => audioout(15 downto 8),
      ce => ce,
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0)
    );
subsystem1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem1
     port map (
      audioout(7 downto 0) => audioout(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
subsystem12_x0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem12
     port map (
      clk => clk,
      delay_q_net => delay_q_net,
      logical_y_net_x0 => logical_y_net_x0,
      out_port(0) => out_port(5),
      rd_en => rd_en
    );
subsystem13: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem13
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      phaseinc_8b(7 downto 0) => phaseinc_8b(7 downto 0),
      write_strobe_flop => write_strobe_flop_0
    );
subsystem15_x0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem15
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      txphase_16b(7 downto 0) => txphase_16b(15 downto 8),
      write_strobe_flop => write_strobe_flop_1
    );
subsystem16_x0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem16
     port map (
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      txphase_16b(7 downto 0) => txphase_16b(7 downto 0),
      write_strobe_flop => write_strobe_flop_2
    );
subsystem18: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem18
     port map (
      clk => clk,
      o(7 downto 6) => demodsignallevel(3 downto 2),
      o(5 downto 2) => agcvalue(3 downto 0),
      o(1 downto 0) => demodsignallevel(1 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop_3
    );
subsystem24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem24
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(27 downto 20),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop_5
    );
subsystem25: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem25
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(19 downto 12),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop_6
    );
subsystem26: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem26
     port map (
      clk => clk,
      demodsignallevel(7 downto 0) => demodsignallevel(11 downto 4),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop_7
    );
subsystem2_x0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem2
     port map (
      clk => clk,
      \gpr1.dout_i_reg[7]\(7 downto 0) => \gpr1.dout_i_reg[7]\(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop_4
    );
subsystem3_x0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem3
     port map (
      A(7 downto 0) => A(15 downto 8),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop_8
    );
subsystem4_x0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem4
     port map (
      A(7 downto 0) => A(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop_9
    );
subsystem5_x0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem5
     port map (
      B(7 downto 0) => B(15 downto 8),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop_10
    );
subsystem6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem6
     port map (
      B(7 downto 0) => B(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop_11
    );
subsystem7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem7
     port map (
      audioamp(7 downto 0) => audioamp(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem1_x0 is
  port (
    buffer_write : out STD_LOGIC;
    \data_width_loop[7].storage_flop\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem1_x0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem1_x0 is
  signal register2_q_net : STD_LOGIC;
  signal register3_q_net : STD_LOGIC;
  signal register_q_net : STD_LOGIC;
begin
pulse2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_pulse2
     port map (
      clk => clk,
      register2_q_net => register2_q_net,
      register_q_net => register_q_net
    );
register1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister_8
     port map (
      ce => ce,
      clk => clk,
      \data_width_loop[7].storage_flop\(7 downto 0) => \data_width_loop[7].storage_flop\(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0)
    );
register2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_9\
     port map (
      buffer_write => buffer_write,
      clk => clk,
      register2_q_net => register2_q_net,
      register3_q_net => register3_q_net,
      register_q_net => register_q_net
    );
register3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlregister__parameterized2_10\
     port map (
      ce => ce,
      clk => clk,
      register3_q_net => register3_q_net
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlmult is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    slice11_y_net : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlmult;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlmult is
  signal mult_p_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_user_dsp_picos_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "mult_gen_v12_0_14,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_mult_gen_v12_0_i0
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      CE => slice11_y_net,
      CLK => clk,
      P(31 downto 16) => P(15 downto 0),
      P(15 downto 0) => mult_p_net(15 downto 0),
      SCLR => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 is
  port (
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    C_OUT : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is "0";
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is "00000000000000000";
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is "yes";
  attribute c_a_type : integer;
  attribute c_a_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 1;
  attribute c_a_width : integer;
  attribute c_a_width of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 17;
  attribute c_b_type : integer;
  attribute c_b_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 1;
  attribute c_b_width : integer;
  attribute c_b_width of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 17;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 0;
  attribute c_out_width : integer;
  attribute c_out_width of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 : entity is 17;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH of xst_addsub : label is 17;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE of xst_addsub : label is "00000000000000000";
  attribute C_B_WIDTH of xst_addsub : label is 17;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_SCLR of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION of xst_addsub : label is 0;
  attribute C_LATENCY of xst_addsub : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 1;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute c_add_mode of xst_addsub : label is 0;
  attribute c_ainit_val of xst_addsub : label is "0";
  attribute c_b_constant of xst_addsub : label is 0;
  attribute c_bypass_low of xst_addsub : label is 0;
  attribute c_has_bypass of xst_addsub : label is 0;
  attribute c_has_c_in of xst_addsub : label is 0;
  attribute c_has_c_out of xst_addsub : label is 0;
  attribute c_has_sinit of xst_addsub : label is 0;
  attribute c_has_sset of xst_addsub : label is 0;
  attribute c_out_width of xst_addsub : label is 17;
  attribute c_sinit_val of xst_addsub : label is "0";
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
  C_OUT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xst_addsub: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv
     port map (
      A(16 downto 0) => A(16 downto 0),
      ADD => '0',
      B(16 downto 0) => B(16 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(16 downto 0) => S(16 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
     port map (
      clk => clk,
      data_count(3 downto 0) => DATA_COUNT(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_74 is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_74 : entity is "fifo_generator_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_74 is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_75
     port map (
      clk => clk,
      data_count(3 downto 0) => DATA_COUNT(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_c_addsub_v12_0_i0 is
  port (
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_c_addsub_v12_0_i0 : entity is "minized_user_dsp_picos_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_c_addsub_v12_0_i0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_c_addsub_v12_0_i0 : entity is "c_addsub_v12_0_12,Vivado 2018.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_c_addsub_v12_0_i0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_c_addsub_v12_0_i0 is
  signal NLW_U0_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 17;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of U0 : label is 1;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of U0 : label is "00000000000000000";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 17;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of U0 : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute c_add_mode : integer;
  attribute c_add_mode of U0 : label is 0;
  attribute c_ainit_val : string;
  attribute c_ainit_val of U0 : label is "0";
  attribute c_b_constant : integer;
  attribute c_b_constant of U0 : label is 0;
  attribute c_bypass_low : integer;
  attribute c_bypass_low of U0 : label is 0;
  attribute c_has_bypass : integer;
  attribute c_has_bypass of U0 : label is 0;
  attribute c_has_c_in : integer;
  attribute c_has_c_in of U0 : label is 0;
  attribute c_has_c_out : integer;
  attribute c_has_c_out of U0 : label is 0;
  attribute c_has_sinit : integer;
  attribute c_has_sinit of U0 : label is 0;
  attribute c_has_sset : integer;
  attribute c_has_sset of U0 : label is 0;
  attribute c_out_width : integer;
  attribute c_out_width of U0 : label is 17;
  attribute c_sinit_val : string;
  attribute c_sinit_val of U0 : label is "0";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of A : signal is "xilinx.com:signal:data:1.0 a_intf DATA";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of A : signal is "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of B : signal is "xilinx.com:signal:data:1.0 b_intf DATA";
  attribute X_INTERFACE_PARAMETER of B : signal is "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of S : signal is "xilinx.com:signal:data:1.0 s_intf DATA";
  attribute X_INTERFACE_PARAMETER of S : signal is "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12
     port map (
      A(16 downto 0) => A(16 downto 0),
      ADD => '1',
      B(16 downto 0) => B(16 downto 0),
      BYPASS => '0',
      CE => '1',
      CLK => '0',
      C_IN => '0',
      C_OUT => NLW_U0_C_OUT_UNCONNECTED,
      S(16 downto 0) => S(16 downto 0),
      SCLR => '0',
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_outputregister_x0 is
  port (
    slice11_y_net : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    buffer_write : out STD_LOGIC;
    fully_2_1_bit : out STD_LOGIC;
    tx_low : out STD_LOGIC_VECTOR ( 0 to 0 );
    o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_width_loop[7].storage_flop\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \carrierfreq[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    adc_gain : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    logical_y_net_x1 : in STD_LOGIC;
    out_port : in STD_LOGIC_VECTOR ( 7 downto 0 );
    logical_y_net : in STD_LOGIC;
    relational_op_net : in STD_LOGIC;
    write_strobe_flop : in STD_LOGIC;
    write_strobe_flop_0 : in STD_LOGIC;
    logical_y_net_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_outputregister_x0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_outputregister_x0 is
  signal delay1_q_net : STD_LOGIC;
begin
delay1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized0\
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      logical_y_net_x1 => logical_y_net_x1
    );
subsystem: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem_x0
     port map (
      clk => clk,
      o(7 downto 0) => o(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop
    );
subsystem1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem1_x0
     port map (
      buffer_write => buffer_write,
      ce => ce,
      clk => clk,
      \data_width_loop[7].storage_flop\(7 downto 0) => \data_width_loop[7].storage_flop\(7 downto 0),
      out_port(7 downto 0) => out_port(7 downto 0)
    );
subsystem13: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem13_x0
     port map (
      \carrierfreq[15]\(7 downto 0) => \carrierfreq[15]\(7 downto 0),
      clk => clk,
      out_port(7 downto 0) => out_port(7 downto 0),
      write_strobe_flop => write_strobe_flop_0
    );
subsystem14_x0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem14
     port map (
      clk => clk,
      delay1_q_net => delay1_q_net,
      logical_y_net_x1 => logical_y_net_x1,
      out_port(0) => out_port(4),
      rd_en => rd_en
    );
subsystem6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem6_x0
     port map (
      clk => clk,
      fully_2_1_bit => fully_2_1_bit,
      logical_y_net => logical_y_net,
      out_port(0) => out_port(7),
      relational_op_net => relational_op_net,
      slice11_y_net => slice11_y_net,
      tx_low(0) => tx_low(0)
    );
subsystem7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem7_x0
     port map (
      adc_gain(3 downto 0) => adc_gain(3 downto 0),
      clk => clk,
      logical_y_net_0 => logical_y_net_0,
      out_port(3 downto 0) => out_port(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth is
  port (
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      DATA_COUNT(3 downto 0) => data_count(3 downto 0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth_73 is
  port (
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth_73 : entity is "fifo_generator_v13_2_2_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth_73 is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_74
     port map (
      DATA_COUNT(3 downto 0) => data_count(3 downto 0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xladdsub is
  port (
    carrierfreq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    o : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xladdsub;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xladdsub is
  signal \NLW_comp0.core_instance0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 16 to 16 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_user_dsp_picos_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "c_addsub_v12_0_12,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_c_addsub_v12_0_i0
     port map (
      A(16) => '0',
      A(15 downto 0) => A(15 downto 0),
      B(16 downto 8) => B"000000000",
      B(7 downto 0) => o(7 downto 0),
      S(16) => \NLW_comp0.core_instance0_S_UNCONNECTED\(16),
      S(15 downto 0) => carrierfreq(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth
     port map (
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ : entity is "fifo_generator_v13_2_2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2_synth_73
     port map (
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0 is
  port (
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0 : entity is "minized_user_dsp_picos_fifo_generator_i0,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0 : entity is "fifo_generator_v13_2_2,Vivado 2018.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0__xdcDup__1\ is
  port (
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0__xdcDup__1\ : entity is "minized_user_dsp_picos_fifo_generator_i0,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0__xdcDup__1\ : entity is "minized_user_dsp_picos_fifo_generator_i0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0__xdcDup__1\ : entity is "fifo_generator_v13_2_2,Vivado 2018.2.2";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_2__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlfifogen is
  port (
    cmdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dsp2userfifofull : out STD_LOGIC;
    clk : in STD_LOGIC;
    cmd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlfifogen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlfifogen is
  signal \comp0.core_instance0_n_10\ : STD_LOGIC;
  signal \comp0.core_instance0_n_11\ : STD_LOGIC;
  signal \comp0.core_instance0_n_12\ : STD_LOGIC;
  signal \comp0.core_instance0_n_13\ : STD_LOGIC;
  signal fifo_dout_net : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_user_dsp_picos_fifo_generator_i0,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "fifo_generator_v13_2_2,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0
     port map (
      clk => clk,
      data_count(3) => \comp0.core_instance0_n_10\,
      data_count(2) => \comp0.core_instance0_n_11\,
      data_count(1) => \comp0.core_instance0_n_12\,
      data_count(0) => \comp0.core_instance0_n_13\,
      din(7 downto 0) => cmd(7 downto 0),
      dout(7) => fifo_dout_net(7),
      dout(6 downto 0) => cmdout(6 downto 0),
      empty => cmdout(7),
      full => dsp2userfifofull,
      rd_en => rd_en,
      wr_en => q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlfifogen__xdcDup__1\ is
  port (
    cmdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    user2dspfifofull : out STD_LOGIC;
    clk : in STD_LOGIC;
    o : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlfifogen__xdcDup__1\ : entity is "minized_user_dsp_picos_xlfifogen";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlfifogen__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlfifogen__xdcDup__1\ is
  signal \comp0.core_instance0_n_10\ : STD_LOGIC;
  signal \comp0.core_instance0_n_11\ : STD_LOGIC;
  signal \comp0.core_instance0_n_12\ : STD_LOGIC;
  signal \comp0.core_instance0_n_13\ : STD_LOGIC;
  signal fifo_dout_net : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \comp0.core_instance0\ : label is "minized_user_dsp_picos_fifo_generator_i0,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \comp0.core_instance0\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \comp0.core_instance0\ : label is "fifo_generator_v13_2_2,Vivado 2018.2.2";
begin
\comp0.core_instance0\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_fifo_generator_i0__xdcDup__1\
     port map (
      clk => clk,
      data_count(3) => \comp0.core_instance0_n_10\,
      data_count(2) => \comp0.core_instance0_n_11\,
      data_count(1) => \comp0.core_instance0_n_12\,
      data_count(0) => \comp0.core_instance0_n_13\,
      din(7 downto 0) => o(7 downto 0),
      dout(7) => fifo_dout_net(7),
      dout(6 downto 0) => cmdout(6 downto 0),
      empty => cmdout(7),
      full => user2dspfifofull,
      rd_en => rd_en,
      wr_en => q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_buffer is
  port (
    cmdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    user2dspfifofull : out STD_LOGIC;
    write_strobe_flop : in STD_LOGIC;
    clk : in STD_LOGIC;
    o : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_buffer is
  signal delay_q_net : STD_LOGIC;
begin
delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay_72
     port map (
      clk => clk,
      q(0) => delay_q_net,
      write_strobe_flop => write_strobe_flop
    );
fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlfifogen__xdcDup__1\
     port map (
      clk => clk,
      cmdout(7 downto 0) => cmdout(7 downto 0),
      o(7 downto 0) => o(7 downto 0),
      q(0) => delay_q_net,
      rd_en => rd_en,
      user2dspfifofull => user2dspfifofull
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_buffer_x0 is
  port (
    cmdout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dsp2userfifofull : out STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    cmd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_buffer_x0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_buffer_x0 is
  signal delay_q_net : STD_LOGIC;
begin
delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay
     port map (
      clk => clk,
      d(0) => d(0),
      q(0) => delay_q_net
    );
fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlfifogen
     port map (
      clk => clk,
      cmd(7 downto 0) => cmd(7 downto 0),
      cmdout(7 downto 0) => cmdout(7 downto 0),
      dsp2userfifofull => dsp2userfifofull,
      q(0) => delay_q_net,
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_dsprocessor1 is
  port (
    ce : out STD_LOGIC;
    \fd_prim_array[7].bit_is_0.fdre_comp\ : out STD_LOGIC;
    user2dspfifofull : out STD_LOGIC;
    audioout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phaseinc_8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txphase_16b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    demodsignallevel : out STD_LOGIC_VECTOR ( 27 downto 0 );
    agcvalue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    audioamp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dsppicoaddress : out STD_LOGIC_VECTOR ( 10 downto 0 );
    audiosignalclock : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    slice11_y_net : in STD_LOGIC;
    dsp2userfifofull : in STD_LOGIC;
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 );
    n3zsignalreceived : in STD_LOGIC_VECTOR ( 0 to 0 );
    write_strobe_flop : in STD_LOGIC;
    o : in STD_LOGIC_VECTOR ( 7 downto 0 );
    filterredsignal : in STD_LOGIC_VECTOR ( 15 downto 0 );
    reset_picos : in STD_LOGIC_VECTOR ( 0 to 0 );
    dsppicoinstruction : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_dsprocessor1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_dsprocessor1 is
  signal \^ce\ : STD_LOGIC;
  signal concat1_y_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal concat2_y_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal concat_y_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal delay_q_net : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^fd_prim_array[7].bit_is_0.fdre_comp\ : STD_LOGIC;
  signal logical_y_net_x0 : STD_LOGIC;
  signal logical_y_net_x1 : STD_LOGIC;
  signal monostable2_n_0 : STD_LOGIC;
  signal mult_p_net : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \mux/unregy_join_6_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_y_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal picoblaze6_n_17 : STD_LOGIC;
  signal picoblaze6_n_18 : STD_LOGIC;
  signal picoblaze6_n_19 : STD_LOGIC;
  signal picoblaze6_n_20 : STD_LOGIC;
  signal picoblaze6_out_port_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal picoblaze6_port_id_net : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \subsystem/logical_y_net\ : STD_LOGIC;
  signal \subsystem1/logical_y_net\ : STD_LOGIC;
  signal \subsystem15_x0/logical_y_net\ : STD_LOGIC;
  signal \subsystem16_x0/logical_y_net\ : STD_LOGIC;
  signal \subsystem18/logical_y_net\ : STD_LOGIC;
  signal \subsystem24/logical_y_net\ : STD_LOGIC;
  signal \subsystem25/logical_y_net\ : STD_LOGIC;
  signal \subsystem26/logical_y_net\ : STD_LOGIC;
  signal \subsystem3_x0/logical_y_net\ : STD_LOGIC;
  signal \subsystem4_x0/logical_y_net\ : STD_LOGIC;
  signal \subsystem5_x0/logical_y_net\ : STD_LOGIC;
  signal \subsystem6/logical_y_net\ : STD_LOGIC;
  signal \subsystem7/logical_y_net\ : STD_LOGIC;
begin
  ce <= \^ce\;
  \fd_prim_array[7].bit_is_0.fdre_comp\ <= \^fd_prim_array[7].bit_is_0.fdre_comp\;
buffer_x0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_buffer
     port map (
      clk => clk,
      cmdout(7 downto 0) => concat_y_net(7 downto 0),
      o(7 downto 0) => o(7 downto 0),
      rd_en => logical_y_net_x1,
      user2dspfifofull => user2dspfifofull,
      write_strobe_flop => write_strobe_flop
    );
delay: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xldelay__parameterized1\
     port map (
      ce => monostable2_n_0,
      clk => clk,
      filterredsignal(15 downto 0) => filterredsignal(15 downto 0),
      q(15 downto 0) => delay_q_net(15 downto 0)
    );
inputselect: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_inputselect
     port map (
      D(3 downto 0) => \mux/unregy_join_6_1\(3 downto 0),
      clk => clk,
      in_port(7 downto 0) => mux_y_net(7 downto 0),
      \inferred_dsp.use_p_reg.p_reg_reg\ => picoblaze6_n_18,
      \inferred_dsp.use_p_reg.p_reg_reg_0\ => picoblaze6_n_17,
      \inferred_dsp.use_p_reg.p_reg_reg_1\ => picoblaze6_n_20,
      \inferred_dsp.use_p_reg.p_reg_reg_2\ => picoblaze6_n_19,
      port_id(0) => picoblaze6_port_id_net(3)
    );
monostable2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_monostable2
     port map (
      audiosignalclock(0) => audiosignalclock(0),
      ce => monostable2_n_0,
      clk => clk
    );
mult: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xlmult
     port map (
      A(15 downto 0) => concat1_y_net(15 downto 0),
      B(15 downto 0) => concat2_y_net(15 downto 0),
      P(15 downto 0) => mult_p_net(31 downto 16),
      clk => clk,
      slice11_y_net => slice11_y_net
    );
outputregister: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_outputregister
     port map (
      A(15 downto 0) => concat1_y_net(15 downto 0),
      B(15 downto 0) => concat2_y_net(15 downto 0),
      agcvalue(3 downto 0) => agcvalue(3 downto 0),
      audioamp(7 downto 0) => audioamp(7 downto 0),
      audioout(15 downto 0) => audioout(15 downto 0),
      ce => \subsystem/logical_y_net\,
      clk => clk,
      demodsignallevel(27 downto 0) => demodsignallevel(27 downto 0),
      \gpr1.dout_i_reg[7]\(7 downto 0) => \gpr1.dout_i_reg[7]\(7 downto 0),
      logical_y_net_x0 => logical_y_net_x0,
      out_port(7 downto 0) => picoblaze6_out_port_net(7 downto 0),
      phaseinc_8b(7 downto 0) => phaseinc_8b(7 downto 0),
      rd_en => logical_y_net_x1,
      txphase_16b(15 downto 0) => txphase_16b(15 downto 0),
      write_strobe_flop => \subsystem1/logical_y_net\,
      write_strobe_flop_0 => \^ce\,
      write_strobe_flop_1 => \subsystem15_x0/logical_y_net\,
      write_strobe_flop_10 => \subsystem5_x0/logical_y_net\,
      write_strobe_flop_11 => \subsystem6/logical_y_net\,
      write_strobe_flop_12 => \subsystem7/logical_y_net\,
      write_strobe_flop_2 => \subsystem16_x0/logical_y_net\,
      write_strobe_flop_3 => \subsystem18/logical_y_net\,
      write_strobe_flop_4 => \^fd_prim_array[7].bit_is_0.fdre_comp\,
      write_strobe_flop_5 => \subsystem24/logical_y_net\,
      write_strobe_flop_6 => \subsystem25/logical_y_net\,
      write_strobe_flop_7 => \subsystem26/logical_y_net\,
      write_strobe_flop_8 => \subsystem3_x0/logical_y_net\,
      write_strobe_flop_9 => \subsystem4_x0/logical_y_net\
    );
picoblaze6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kcpsm6_23
     port map (
      D(3 downto 0) => \mux/unregy_join_6_1\(3 downto 0),
      P(15 downto 0) => mult_p_net(31 downto 16),
      audiosignalclock(0) => audiosignalclock(0),
      ce => \subsystem/logical_y_net\,
      clk => clk,
      cmdout(7 downto 0) => concat_y_net(7 downto 0),
      dsp2userfifofull => dsp2userfifofull,
      dsppicoaddress(10 downto 0) => dsppicoaddress(10 downto 0),
      dsppicoinstruction(17 downto 0) => dsppicoinstruction(17 downto 0),
      \fd_prim_array[0].bit_is_0.fdre_comp\ => \subsystem1/logical_y_net\,
      \fd_prim_array[0].bit_is_0.fdre_comp_0\ => \subsystem15_x0/logical_y_net\,
      \fd_prim_array[0].bit_is_0.fdre_comp_1\ => \subsystem16_x0/logical_y_net\,
      \fd_prim_array[0].bit_is_0.fdre_comp_10\ => \subsystem7/logical_y_net\,
      \fd_prim_array[0].bit_is_0.fdre_comp_2\ => \subsystem18/logical_y_net\,
      \fd_prim_array[0].bit_is_0.fdre_comp_3\ => \subsystem24/logical_y_net\,
      \fd_prim_array[0].bit_is_0.fdre_comp_4\ => \subsystem25/logical_y_net\,
      \fd_prim_array[0].bit_is_0.fdre_comp_5\ => \subsystem26/logical_y_net\,
      \fd_prim_array[0].bit_is_0.fdre_comp_6\ => \subsystem3_x0/logical_y_net\,
      \fd_prim_array[0].bit_is_0.fdre_comp_7\ => \subsystem4_x0/logical_y_net\,
      \fd_prim_array[0].bit_is_0.fdre_comp_8\ => \subsystem5_x0/logical_y_net\,
      \fd_prim_array[0].bit_is_0.fdre_comp_9\ => \subsystem6/logical_y_net\,
      \fd_prim_array[7].bit_is_0.fdre_comp\ => \^fd_prim_array[7].bit_is_0.fdre_comp\,
      in_port(7 downto 0) => mux_y_net(7 downto 0),
      logical_y_net_x0 => logical_y_net_x0,
      n3zsignalreceived(0) => n3zsignalreceived(0),
      nobtsignal(0) => nobtsignal(0),
      out_port(7 downto 0) => picoblaze6_out_port_net(7 downto 0),
      \pipe_36_22_reg[0][4]\ => picoblaze6_n_19,
      \pipe_36_22_reg[0][5]\ => picoblaze6_n_20,
      \pipe_36_22_reg[0][6]\ => picoblaze6_n_17,
      \pipe_36_22_reg[0][7]\ => picoblaze6_n_18,
      port_id(0) => picoblaze6_port_id_net(3),
      q(15 downto 0) => delay_q_net(15 downto 0),
      reset_picos(0) => reset_picos(0),
      slice11_y_net => slice11_y_net,
      \update_phase[0]\ => \^ce\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_user_interface is
  port (
    slice11_y_net : out STD_LOGIC;
    fully_2_1_bit : out STD_LOGIC;
    tx_low : out STD_LOGIC_VECTOR ( 0 to 0 );
    dsp2userfifofull : out STD_LOGIC;
    o : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce : out STD_LOGIC;
    \carrierfreq[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    adc_gain : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rs232_tx : out STD_LOGIC_VECTOR ( 0 to 0 );
    userpicoaddress : out STD_LOGIC_VECTOR ( 10 downto 0 );
    clk : in STD_LOGIC;
    relational_op_net : in STD_LOGIC;
    d : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rs232_rx : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_picos : in STD_LOGIC_VECTOR ( 0 to 0 );
    userpicoinstruction : in STD_LOGIC_VECTOR ( 17 downto 0 );
    user2dspfifofull : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_user_interface;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_user_interface is
  signal black_box1_buffer_data_present_net : STD_LOGIC;
  signal black_box_buffer_data_present_net : STD_LOGIC;
  signal black_box_data_out_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ce\ : STD_LOGIC;
  signal concat_y_net_x1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \logical1/fully_2_1_bitnot\ : STD_LOGIC;
  signal logical_y_net : STD_LOGIC;
  signal logical_y_net_x1 : STD_LOGIC;
  signal mux1_y_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outputregister_n_1 : STD_LOGIC;
  signal outputregister_n_2 : STD_LOGIC;
  signal picoblaze1_n_27 : STD_LOGIC;
  signal picoblaze1_n_28 : STD_LOGIC;
  signal picoblaze1_n_29 : STD_LOGIC;
  signal picoblaze1_n_30 : STD_LOGIC;
  signal picoblaze1_n_31 : STD_LOGIC;
  signal picoblaze1_n_32 : STD_LOGIC;
  signal picoblaze1_n_33 : STD_LOGIC;
  signal picoblaze1_n_34 : STD_LOGIC;
  signal picoblaze1_out_port_net : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal picoblaze1_read_strobe_net : STD_LOGIC;
  signal register1_q_net_x1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \subsystem1/logical_y_net_x0\ : STD_LOGIC;
  signal \subsystem13/logical_y_net\ : STD_LOGIC;
  signal \subsystem6/logical_y_net\ : STD_LOGIC;
  signal \subsystem7/logical_y_net\ : STD_LOGIC;
  signal x16baudrate_n_0 : STD_LOGIC;
begin
  ce <= \^ce\;
black_box: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_rx6
     port map (
      buffer_data_present => black_box_buffer_data_present_net,
      clk => clk,
      data_out(7 downto 0) => black_box_data_out_net(7 downto 0),
      en_16_x_baud => x16baudrate_n_0,
      logical_y_net => logical_y_net,
      rs232_rx(0) => rs232_rx(0)
    );
black_box1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_tx6
     port map (
      buffer_data_present => black_box1_buffer_data_present_net,
      buffer_write => outputregister_n_2,
      clk => clk,
      en_16_x_baud => x16baudrate_n_0,
      o(7 downto 0) => register1_q_net_x1(7 downto 0),
      rs232_tx(0) => rs232_tx(0)
    );
buffer_x0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_buffer_x0
     port map (
      clk => clk,
      cmd(7 downto 0) => cmd(7 downto 0),
      cmdout(7 downto 0) => concat_y_net_x1(7 downto 0),
      d(0) => d(0),
      dsp2userfifofull => dsp2userfifofull,
      rd_en => outputregister_n_1
    );
mux1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_d78b09cbf5
     port map (
      D(7) => picoblaze1_n_27,
      D(6) => picoblaze1_n_28,
      D(5) => picoblaze1_n_29,
      D(4) => picoblaze1_n_30,
      D(3) => picoblaze1_n_31,
      D(2) => picoblaze1_n_32,
      D(1) => picoblaze1_n_33,
      D(0) => picoblaze1_n_34,
      Q(7 downto 0) => mux1_y_net(7 downto 0),
      clk => clk
    );
outputregister: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_outputregister_x0
     port map (
      adc_gain(3 downto 0) => adc_gain(3 downto 0),
      buffer_write => outputregister_n_2,
      \carrierfreq[15]\(7 downto 0) => \carrierfreq[15]\(7 downto 0),
      ce => \subsystem1/logical_y_net_x0\,
      clk => clk,
      \data_width_loop[7].storage_flop\(7 downto 0) => register1_q_net_x1(7 downto 0),
      fully_2_1_bit => fully_2_1_bit,
      logical_y_net => \subsystem6/logical_y_net\,
      logical_y_net_0 => \subsystem7/logical_y_net\,
      logical_y_net_x1 => logical_y_net_x1,
      o(7 downto 0) => o(7 downto 0),
      out_port(7 downto 0) => picoblaze1_out_port_net(7 downto 0),
      rd_en => outputregister_n_1,
      relational_op_net => relational_op_net,
      slice11_y_net => slice11_y_net,
      tx_low(0) => tx_low(0),
      write_strobe_flop => \^ce\,
      write_strobe_flop_0 => \subsystem13/logical_y_net\
    );
picoblaze1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kcpsm6
     port map (
      D(7) => picoblaze1_n_27,
      D(6) => picoblaze1_n_28,
      D(5) => picoblaze1_n_29,
      D(4) => picoblaze1_n_30,
      D(3) => picoblaze1_n_31,
      D(2) => picoblaze1_n_32,
      D(1) => picoblaze1_n_33,
      D(0) => picoblaze1_n_34,
      buffer_data_present => black_box_buffer_data_present_net,
      ce => \^ce\,
      clk => clk,
      cmdout(7 downto 0) => concat_y_net_x1(7 downto 0),
      data_out(7 downto 0) => black_box_data_out_net(7 downto 0),
      data_present_flop => black_box1_buffer_data_present_net,
      \fd_prim_array[0].bit_is_0.fdre_comp\ => \subsystem1/logical_y_net_x0\,
      \fd_prim_array[0].bit_is_0.fdre_comp_0\ => \subsystem13/logical_y_net\,
      fully_2_1_bitnot => \logical1/fully_2_1_bitnot\,
      in_port(7 downto 0) => mux1_y_net(7 downto 0),
      logical_y_net => \subsystem6/logical_y_net\,
      logical_y_net_0 => \subsystem7/logical_y_net\,
      logical_y_net_x1 => logical_y_net_x1,
      out_port(7 downto 0) => picoblaze1_out_port_net(7 downto 0),
      read_strobe => picoblaze1_read_strobe_net,
      reset_picos(0) => reset_picos(0),
      user2dspfifofull => user2dspfifofull,
      userpicoaddress(10 downto 0) => userpicoaddress(10 downto 0),
      userpicoinstruction(17 downto 0) => userpicoinstruction(17 downto 0)
    );
subsystem2_x0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_subsystem2_x0
     port map (
      clk => clk,
      fully_2_1_bitnot => \logical1/fully_2_1_bitnot\,
      logical_y_net => logical_y_net,
      read_strobe => picoblaze1_read_strobe_net
    );
x16baudrate: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_16baudrate
     port map (
      clk => clk,
      en_16_x_baud => x16baudrate_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_struct is
  port (
    carrierfreq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ledr : out STD_LOGIC_VECTOR ( 0 to 0 );
    ledg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ledb : out STD_LOGIC_VECTOR ( 0 to 0 );
    audioout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phaseinc_8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    update_phase : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphase_16b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    demodsignallevel : out STD_LOGIC_VECTOR ( 27 downto 0 );
    agcvalue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audioamp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dsppicoaddress : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc_gain : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rs232_tx : out STD_LOGIC_VECTOR ( 0 to 0 );
    userpicoaddress : out STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_low : out STD_LOGIC_VECTOR ( 0 to 0 );
    audiosignalclock : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 );
    n3zsignalreceived : in STD_LOGIC_VECTOR ( 0 to 0 );
    filterredsignal : in STD_LOGIC_VECTOR ( 15 downto 0 );
    reset_picos : in STD_LOGIC_VECTOR ( 0 to 0 );
    dsppicoinstruction : in STD_LOGIC_VECTOR ( 17 downto 0 );
    rs232_rx : in STD_LOGIC_VECTOR ( 0 to 0 );
    userpicoinstruction : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_struct;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_struct is
  signal adctrigger_n_1 : STD_LOGIC;
  signal fifo_full_net : STD_LOGIC;
  signal fifo_full_net_x0 : STD_LOGIC;
  signal fully_2_1_bit : STD_LOGIC;
  signal fully_2_1_bit_0 : STD_LOGIC;
  signal logical_y_net : STD_LOGIC;
  signal logical_y_net_x0 : STD_LOGIC;
  signal register1_q_net_x0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal register1_q_net_x1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal register1_q_net_x3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal relational_op_net : STD_LOGIC;
  signal slice11_y_net : STD_LOGIC;
begin
adctrigger: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_adctrigger
     port map (
      clk => clk,
      fully_2_1_bit => fully_2_1_bit,
      \latency_pipe_5_26_reg[0]\ => adctrigger_n_1,
      nobtsignal(0) => nobtsignal(0),
      relational_op_net => relational_op_net,
      slice11_y_net => slice11_y_net
    );
addsub: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_xladdsub
     port map (
      A(15 downto 0) => A(15 downto 0),
      carrierfreq(15 downto 0) => carrierfreq(15 downto 0),
      o(7 downto 0) => register1_q_net_x0(7 downto 0)
    );
dsprocessor1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_dsprocessor1
     port map (
      agcvalue(3 downto 0) => agcvalue(3 downto 0),
      audioamp(7 downto 0) => audioamp(7 downto 0),
      audioout(15 downto 0) => audioout(15 downto 0),
      audiosignalclock(0) => audiosignalclock(0),
      ce => update_phase(0),
      clk => clk,
      demodsignallevel(27 downto 0) => demodsignallevel(27 downto 0),
      dsp2userfifofull => fifo_full_net_x0,
      dsppicoaddress(10 downto 0) => dsppicoaddress(10 downto 0),
      dsppicoinstruction(17 downto 0) => dsppicoinstruction(17 downto 0),
      \fd_prim_array[7].bit_is_0.fdre_comp\ => logical_y_net_x0,
      filterredsignal(15 downto 0) => filterredsignal(15 downto 0),
      \gpr1.dout_i_reg[7]\(7 downto 0) => register1_q_net_x3(7 downto 0),
      n3zsignalreceived(0) => n3zsignalreceived(0),
      nobtsignal(0) => nobtsignal(0),
      o(7 downto 0) => register1_q_net_x1(7 downto 0),
      phaseinc_8b(7 downto 0) => phaseinc_8b(7 downto 0),
      reset_picos(0) => reset_picos(0),
      slice11_y_net => slice11_y_net,
      txphase_16b(15 downto 0) => txphase_16b(15 downto 0),
      user2dspfifofull => fifo_full_net,
      write_strobe_flop => logical_y_net
    );
logical2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f
     port map (
      clk => clk,
      ledr(0) => ledr(0),
      \op_mem_37_22_reg[0]\ => adctrigger_n_1
    );
logical3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f_0
     port map (
      clk => clk,
      fully_2_1_bit => fully_2_1_bit_0,
      ledg(0) => ledg(0)
    );
logical4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_logical_95fce8802f_1
     port map (
      clk => clk,
      fully_2_1_bit => fully_2_1_bit,
      ledb(0) => ledb(0)
    );
user_interface: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_user_interface
     port map (
      adc_gain(3 downto 0) => adc_gain(3 downto 0),
      \carrierfreq[15]\(7 downto 0) => register1_q_net_x0(7 downto 0),
      ce => logical_y_net,
      clk => clk,
      cmd(7 downto 0) => register1_q_net_x3(7 downto 0),
      d(0) => logical_y_net_x0,
      dsp2userfifofull => fifo_full_net_x0,
      fully_2_1_bit => fully_2_1_bit_0,
      o(7 downto 0) => register1_q_net_x1(7 downto 0),
      relational_op_net => relational_op_net,
      reset_picos(0) => reset_picos(0),
      rs232_rx(0) => rs232_rx(0),
      rs232_tx(0) => rs232_tx(0),
      slice11_y_net => slice11_y_net,
      tx_low(0) => tx_low(0),
      user2dspfifofull => fifo_full_net,
      userpicoaddress(10 downto 0) => userpicoaddress(10 downto 0),
      userpicoinstruction(17 downto 0) => userpicoinstruction(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos is
  port (
    audiosignalclock : in STD_LOGIC_VECTOR ( 0 to 0 );
    filterredsignal : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 );
    rs232_rx : in STD_LOGIC_VECTOR ( 0 to 0 );
    n3zsignalreceived : in STD_LOGIC_VECTOR ( 0 to 0 );
    dsppicoinstruction : in STD_LOGIC_VECTOR ( 17 downto 0 );
    userpicoinstruction : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC;
    minized_user_dsp_picos_aresetn : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minized_user_dsp_picos_s_axi_awvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minized_user_dsp_picos_s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minized_user_dsp_picos_s_axi_wvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_bready : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minized_user_dsp_picos_s_axi_arvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_rready : in STD_LOGIC;
    adc_gain : out STD_LOGIC_VECTOR ( 3 downto 0 );
    agcvalue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audioamp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    audioout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    carrierfreq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ledb : out STD_LOGIC_VECTOR ( 0 to 0 );
    ledg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ledr : out STD_LOGIC_VECTOR ( 0 to 0 );
    phaseinc_8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rs232_tx : out STD_LOGIC_VECTOR ( 0 to 0 );
    receivefreq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_low : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphase_16b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    update_phase : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_high : out STD_LOGIC_VECTOR ( 0 to 0 );
    select_monitor_stream : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_signal_select : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tonedetecton : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_picos : out STD_LOGIC_VECTOR ( 0 to 0 );
    dsppicoaddress : out STD_LOGIC_VECTOR ( 10 downto 0 );
    userpicoaddress : out STD_LOGIC_VECTOR ( 10 downto 0 );
    minized_user_dsp_picos_s_axi_awready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_wready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    minized_user_dsp_picos_s_axi_bvalid : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_arready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    minized_user_dsp_picos_s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    minized_user_dsp_picos_s_axi_rvalid : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos is
  signal \<const0>\ : STD_LOGIC;
  signal \^agcvalue\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal demodsignallevel : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reset_picos\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal txfreq : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  agcvalue(3 downto 0) <= \^agcvalue\(3 downto 0);
  minized_user_dsp_picos_s_axi_bresp(1) <= \<const0>\;
  minized_user_dsp_picos_s_axi_bresp(0) <= \<const0>\;
  minized_user_dsp_picos_s_axi_rresp(1) <= \<const0>\;
  minized_user_dsp_picos_s_axi_rresp(0) <= \<const0>\;
  reset_picos(0) <= \^reset_picos\(0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
minized_user_dsp_picos_axi_lite_interface: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_axi_lite_interface
     port map (
      A(15 downto 0) => txfreq(15 downto 0),
      agcvalue(3 downto 0) => \^agcvalue\(3 downto 0),
      clk => clk,
      demodsignallevel(27 downto 2) => demodsignallevel(31 downto 6),
      demodsignallevel(1 downto 0) => demodsignallevel(1 downto 0),
      minized_user_dsp_picos_aresetn => minized_user_dsp_picos_aresetn,
      minized_user_dsp_picos_s_axi_araddr(3 downto 0) => minized_user_dsp_picos_s_axi_araddr(3 downto 0),
      minized_user_dsp_picos_s_axi_arready => minized_user_dsp_picos_s_axi_arready,
      minized_user_dsp_picos_s_axi_arvalid => minized_user_dsp_picos_s_axi_arvalid,
      minized_user_dsp_picos_s_axi_awaddr(3 downto 0) => minized_user_dsp_picos_s_axi_awaddr(3 downto 0),
      minized_user_dsp_picos_s_axi_awready => minized_user_dsp_picos_s_axi_awready,
      minized_user_dsp_picos_s_axi_awvalid => minized_user_dsp_picos_s_axi_awvalid,
      minized_user_dsp_picos_s_axi_bready => minized_user_dsp_picos_s_axi_bready,
      minized_user_dsp_picos_s_axi_bvalid => minized_user_dsp_picos_s_axi_bvalid,
      minized_user_dsp_picos_s_axi_rdata(31 downto 0) => minized_user_dsp_picos_s_axi_rdata(31 downto 0),
      minized_user_dsp_picos_s_axi_rready => minized_user_dsp_picos_s_axi_rready,
      minized_user_dsp_picos_s_axi_rvalid => minized_user_dsp_picos_s_axi_rvalid,
      minized_user_dsp_picos_s_axi_wdata(31 downto 0) => minized_user_dsp_picos_s_axi_wdata(31 downto 0),
      minized_user_dsp_picos_s_axi_wready => minized_user_dsp_picos_s_axi_wready,
      minized_user_dsp_picos_s_axi_wstrb(3 downto 0) => minized_user_dsp_picos_s_axi_wstrb(3 downto 0),
      minized_user_dsp_picos_s_axi_wvalid => minized_user_dsp_picos_s_axi_wvalid,
      receivefreq(15 downto 0) => receivefreq(15 downto 0),
      reset => \^reset_picos\(0),
      rx_signal_select(3 downto 0) => rx_signal_select(3 downto 0),
      select_monitor_stream(1 downto 0) => select_monitor_stream(1 downto 0),
      tonedetecton(0) => tonedetecton(0),
      tx_high(0) => tx_high(0)
    );
minized_user_dsp_picos_struct: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos_struct
     port map (
      A(15 downto 0) => txfreq(15 downto 0),
      adc_gain(3 downto 0) => adc_gain(3 downto 0),
      agcvalue(3 downto 0) => \^agcvalue\(3 downto 0),
      audioamp(7 downto 0) => audioamp(7 downto 0),
      audioout(15 downto 0) => audioout(15 downto 0),
      audiosignalclock(0) => audiosignalclock(0),
      carrierfreq(15 downto 0) => carrierfreq(15 downto 0),
      clk => clk,
      demodsignallevel(27 downto 2) => demodsignallevel(31 downto 6),
      demodsignallevel(1 downto 0) => demodsignallevel(1 downto 0),
      dsppicoaddress(10 downto 0) => dsppicoaddress(10 downto 0),
      dsppicoinstruction(17 downto 0) => dsppicoinstruction(17 downto 0),
      filterredsignal(15 downto 0) => filterredsignal(15 downto 0),
      ledb(0) => ledb(0),
      ledg(0) => ledg(0),
      ledr(0) => ledr(0),
      n3zsignalreceived(0) => n3zsignalreceived(0),
      nobtsignal(0) => nobtsignal(0),
      phaseinc_8b(7 downto 0) => phaseinc_8b(7 downto 0),
      reset_picos(0) => \^reset_picos\(0),
      rs232_rx(0) => rs232_rx(0),
      rs232_tx(0) => rs232_tx(0),
      tx_low(0) => tx_low(0),
      txphase_16b(15 downto 0) => txphase_16b(15 downto 0),
      update_phase(0) => update_phase(0),
      userpicoaddress(10 downto 0) => userpicoaddress(10 downto 0),
      userpicoinstruction(17 downto 0) => userpicoinstruction(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    audiosignalclock : in STD_LOGIC_VECTOR ( 0 to 0 );
    filterredsignal : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nobtsignal : in STD_LOGIC_VECTOR ( 0 to 0 );
    rs232_rx : in STD_LOGIC_VECTOR ( 0 to 0 );
    n3zsignalreceived : in STD_LOGIC_VECTOR ( 0 to 0 );
    dsppicoinstruction : in STD_LOGIC_VECTOR ( 17 downto 0 );
    userpicoinstruction : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clk : in STD_LOGIC;
    minized_user_dsp_picos_aresetn : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minized_user_dsp_picos_s_axi_awvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    minized_user_dsp_picos_s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minized_user_dsp_picos_s_axi_wvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_bready : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    minized_user_dsp_picos_s_axi_arvalid : in STD_LOGIC;
    minized_user_dsp_picos_s_axi_rready : in STD_LOGIC;
    adc_gain : out STD_LOGIC_VECTOR ( 3 downto 0 );
    agcvalue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    audioamp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    audioout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    carrierfreq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ledb : out STD_LOGIC_VECTOR ( 0 to 0 );
    ledg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ledr : out STD_LOGIC_VECTOR ( 0 to 0 );
    phaseinc_8b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rs232_tx : out STD_LOGIC_VECTOR ( 0 to 0 );
    receivefreq : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_low : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphase_16b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    update_phase : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_high : out STD_LOGIC_VECTOR ( 0 to 0 );
    select_monitor_stream : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_signal_select : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tonedetecton : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_picos : out STD_LOGIC_VECTOR ( 0 to 0 );
    dsppicoaddress : out STD_LOGIC_VECTOR ( 10 downto 0 );
    userpicoaddress : out STD_LOGIC_VECTOR ( 10 downto 0 );
    minized_user_dsp_picos_s_axi_awready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_wready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    minized_user_dsp_picos_s_axi_bvalid : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_arready : out STD_LOGIC;
    minized_user_dsp_picos_s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    minized_user_dsp_picos_s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    minized_user_dsp_picos_s_axi_rvalid : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "minized_petalinux_minized_user_dsp_pic_0_0,minized_user_dsp_picos,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "sysgen";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "minized_user_dsp_picos,Vivado 2018.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF minized_user_dsp_picos_s_axi, ASSOCIATED_RESET minized_user_dsp_picos_aresetn, FREQ_HZ 65544871, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_aresetn : signal is "xilinx.com:signal:reset:1.0 minized_user_dsp_picos_aresetn RST";
  attribute X_INTERFACE_PARAMETER of minized_user_dsp_picos_aresetn : signal is "XIL_INTERFACENAME minized_user_dsp_picos_aresetn, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi ARREADY";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi ARVALID";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi AWREADY";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi AWVALID";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi BREADY";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi BVALID";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi RREADY";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi RVALID";
  attribute X_INTERFACE_PARAMETER of minized_user_dsp_picos_s_axi_rvalid : signal is "XIL_INTERFACENAME minized_user_dsp_picos_s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 65544871, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi WREADY";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi WVALID";
  attribute X_INTERFACE_INFO of adc_gain : signal is "xilinx.com:signal:data:1.0 adc_gain DATA";
  attribute X_INTERFACE_PARAMETER of adc_gain : signal is "XIL_INTERFACENAME adc_gain, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of agcvalue : signal is "xilinx.com:signal:data:1.0 agcvalue DATA";
  attribute X_INTERFACE_PARAMETER of agcvalue : signal is "XIL_INTERFACENAME agcvalue, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of audioamp : signal is "xilinx.com:signal:data:1.0 audioamp DATA";
  attribute X_INTERFACE_PARAMETER of audioamp : signal is "XIL_INTERFACENAME audioamp, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of audioout : signal is "xilinx.com:signal:data:1.0 audioout DATA";
  attribute X_INTERFACE_PARAMETER of audioout : signal is "XIL_INTERFACENAME audioout, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of audiosignalclock : signal is "xilinx.com:signal:data:1.0 audiosignalclock DATA";
  attribute X_INTERFACE_PARAMETER of audiosignalclock : signal is "XIL_INTERFACENAME audiosignalclock, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of carrierfreq : signal is "xilinx.com:signal:data:1.0 carrierfreq DATA";
  attribute X_INTERFACE_PARAMETER of carrierfreq : signal is "XIL_INTERFACENAME carrierfreq, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of dsppicoaddress : signal is "xilinx.com:signal:data:1.0 dsppicoaddress DATA";
  attribute X_INTERFACE_PARAMETER of dsppicoaddress : signal is "XIL_INTERFACENAME dsppicoaddress, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 11} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of dsppicoinstruction : signal is "xilinx.com:signal:data:1.0 dsppicoinstruction DATA";
  attribute X_INTERFACE_PARAMETER of dsppicoinstruction : signal is "XIL_INTERFACENAME dsppicoinstruction, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of filterredsignal : signal is "xilinx.com:signal:data:1.0 filterredsignal DATA";
  attribute X_INTERFACE_PARAMETER of filterredsignal : signal is "XIL_INTERFACENAME filterredsignal, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}";
  attribute X_INTERFACE_INFO of ledb : signal is "xilinx.com:signal:data:1.0 ledb DATA";
  attribute X_INTERFACE_PARAMETER of ledb : signal is "XIL_INTERFACENAME ledb, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of ledg : signal is "xilinx.com:signal:data:1.0 ledg DATA";
  attribute X_INTERFACE_PARAMETER of ledg : signal is "XIL_INTERFACENAME ledg, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of ledr : signal is "xilinx.com:signal:data:1.0 ledr DATA";
  attribute X_INTERFACE_PARAMETER of ledr : signal is "XIL_INTERFACENAME ledr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi ARADDR";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi AWADDR";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi BRESP";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi RDATA";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi RRESP";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi WDATA";
  attribute X_INTERFACE_INFO of minized_user_dsp_picos_s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 minized_user_dsp_picos_s_axi WSTRB";
  attribute X_INTERFACE_INFO of n3zsignalreceived : signal is "xilinx.com:signal:data:1.0 n3zsignalreceived DATA";
  attribute X_INTERFACE_PARAMETER of n3zsignalreceived : signal is "XIL_INTERFACENAME n3zsignalreceived, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of nobtsignal : signal is "xilinx.com:signal:data:1.0 nobtsignal DATA";
  attribute X_INTERFACE_PARAMETER of nobtsignal : signal is "XIL_INTERFACENAME nobtsignal, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of phaseinc_8b : signal is "xilinx.com:signal:data:1.0 phaseinc_8b DATA";
  attribute X_INTERFACE_PARAMETER of phaseinc_8b : signal is "XIL_INTERFACENAME phaseinc_8b, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of receivefreq : signal is "xilinx.com:signal:data:1.0 receivefreq DATA";
  attribute X_INTERFACE_PARAMETER of receivefreq : signal is "XIL_INTERFACENAME receivefreq, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of reset_picos : signal is "xilinx.com:signal:data:1.0 reset_picos DATA";
  attribute X_INTERFACE_PARAMETER of reset_picos : signal is "XIL_INTERFACENAME reset_picos, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of rs232_rx : signal is "xilinx.com:signal:data:1.0 rs232_rx DATA";
  attribute X_INTERFACE_PARAMETER of rs232_rx : signal is "XIL_INTERFACENAME rs232_rx, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of rs232_tx : signal is "xilinx.com:signal:data:1.0 rs232_tx DATA";
  attribute X_INTERFACE_PARAMETER of rs232_tx : signal is "XIL_INTERFACENAME rs232_tx, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of rx_signal_select : signal is "xilinx.com:signal:data:1.0 rx_signal_select DATA";
  attribute X_INTERFACE_PARAMETER of rx_signal_select : signal is "XIL_INTERFACENAME rx_signal_select, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of select_monitor_stream : signal is "xilinx.com:signal:data:1.0 select_monitor_stream DATA";
  attribute X_INTERFACE_PARAMETER of select_monitor_stream : signal is "XIL_INTERFACENAME select_monitor_stream, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of tonedetecton : signal is "xilinx.com:signal:data:1.0 tonedetecton DATA";
  attribute X_INTERFACE_PARAMETER of tonedetecton : signal is "XIL_INTERFACENAME tonedetecton, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of tx_high : signal is "xilinx.com:signal:data:1.0 tx_high DATA";
  attribute X_INTERFACE_PARAMETER of tx_high : signal is "XIL_INTERFACENAME tx_high, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of tx_low : signal is "xilinx.com:signal:data:1.0 tx_low DATA";
  attribute X_INTERFACE_PARAMETER of tx_low : signal is "XIL_INTERFACENAME tx_low, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of txphase_16b : signal is "xilinx.com:signal:data:1.0 txphase_16b DATA";
  attribute X_INTERFACE_PARAMETER of txphase_16b : signal is "XIL_INTERFACENAME txphase_16b, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of update_phase : signal is "xilinx.com:signal:data:1.0 update_phase DATA";
  attribute X_INTERFACE_PARAMETER of update_phase : signal is "XIL_INTERFACENAME update_phase, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of userpicoaddress : signal is "xilinx.com:signal:data:1.0 userpicoaddress DATA";
  attribute X_INTERFACE_PARAMETER of userpicoaddress : signal is "XIL_INTERFACENAME userpicoaddress, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 11} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
  attribute X_INTERFACE_INFO of userpicoinstruction : signal is "xilinx.com:signal:data:1.0 userpicoinstruction DATA";
  attribute X_INTERFACE_PARAMETER of userpicoinstruction : signal is "XIL_INTERFACENAME userpicoinstruction, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_minized_user_dsp_picos
     port map (
      adc_gain(3 downto 0) => adc_gain(3 downto 0),
      agcvalue(3 downto 0) => agcvalue(3 downto 0),
      audioamp(7 downto 0) => audioamp(7 downto 0),
      audioout(15 downto 0) => audioout(15 downto 0),
      audiosignalclock(0) => audiosignalclock(0),
      carrierfreq(15 downto 0) => carrierfreq(15 downto 0),
      clk => clk,
      dsppicoaddress(10 downto 0) => dsppicoaddress(10 downto 0),
      dsppicoinstruction(17 downto 0) => dsppicoinstruction(17 downto 0),
      filterredsignal(15 downto 0) => filterredsignal(15 downto 0),
      ledb(0) => ledb(0),
      ledg(0) => ledg(0),
      ledr(0) => ledr(0),
      minized_user_dsp_picos_aresetn => minized_user_dsp_picos_aresetn,
      minized_user_dsp_picos_s_axi_araddr(3 downto 0) => minized_user_dsp_picos_s_axi_araddr(3 downto 0),
      minized_user_dsp_picos_s_axi_arready => minized_user_dsp_picos_s_axi_arready,
      minized_user_dsp_picos_s_axi_arvalid => minized_user_dsp_picos_s_axi_arvalid,
      minized_user_dsp_picos_s_axi_awaddr(3 downto 0) => minized_user_dsp_picos_s_axi_awaddr(3 downto 0),
      minized_user_dsp_picos_s_axi_awready => minized_user_dsp_picos_s_axi_awready,
      minized_user_dsp_picos_s_axi_awvalid => minized_user_dsp_picos_s_axi_awvalid,
      minized_user_dsp_picos_s_axi_bready => minized_user_dsp_picos_s_axi_bready,
      minized_user_dsp_picos_s_axi_bresp(1 downto 0) => minized_user_dsp_picos_s_axi_bresp(1 downto 0),
      minized_user_dsp_picos_s_axi_bvalid => minized_user_dsp_picos_s_axi_bvalid,
      minized_user_dsp_picos_s_axi_rdata(31 downto 0) => minized_user_dsp_picos_s_axi_rdata(31 downto 0),
      minized_user_dsp_picos_s_axi_rready => minized_user_dsp_picos_s_axi_rready,
      minized_user_dsp_picos_s_axi_rresp(1 downto 0) => minized_user_dsp_picos_s_axi_rresp(1 downto 0),
      minized_user_dsp_picos_s_axi_rvalid => minized_user_dsp_picos_s_axi_rvalid,
      minized_user_dsp_picos_s_axi_wdata(31 downto 0) => minized_user_dsp_picos_s_axi_wdata(31 downto 0),
      minized_user_dsp_picos_s_axi_wready => minized_user_dsp_picos_s_axi_wready,
      minized_user_dsp_picos_s_axi_wstrb(3 downto 0) => minized_user_dsp_picos_s_axi_wstrb(3 downto 0),
      minized_user_dsp_picos_s_axi_wvalid => minized_user_dsp_picos_s_axi_wvalid,
      n3zsignalreceived(0) => n3zsignalreceived(0),
      nobtsignal(0) => nobtsignal(0),
      phaseinc_8b(7 downto 0) => phaseinc_8b(7 downto 0),
      receivefreq(15 downto 0) => receivefreq(15 downto 0),
      reset_picos(0) => reset_picos(0),
      rs232_rx(0) => rs232_rx(0),
      rs232_tx(0) => rs232_tx(0),
      rx_signal_select(3 downto 0) => rx_signal_select(3 downto 0),
      select_monitor_stream(1 downto 0) => select_monitor_stream(1 downto 0),
      tonedetecton(0) => tonedetecton(0),
      tx_high(0) => tx_high(0),
      tx_low(0) => tx_low(0),
      txphase_16b(15 downto 0) => txphase_16b(15 downto 0),
      update_phase(0) => update_phase(0),
      userpicoaddress(10 downto 0) => userpicoaddress(10 downto 0),
      userpicoinstruction(17 downto 0) => userpicoinstruction(17 downto 0)
    );
end STRUCTURE;
