
---------- Begin Simulation Statistics ----------
simSeconds                                   0.066992                       # Number of seconds simulated (Second)
simTicks                                  66991520500                       # Number of ticks simulated (Tick)
finalTick                                 66991520500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1446.06                       # Real time elapsed on the host (Second)
hostTickRate                                 46326927                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     931760                       # Number of bytes of host memory used (Byte)
simInsts                                    138346959                       # Number of instructions simulated (Count)
simOps                                      244623675                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    95672                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     169166                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       267966083                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       55916271                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1255                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      55899733                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  1929                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              590692                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           801125                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                355                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          267459873                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.209002                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             0.892238                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                247791949     92.65%     92.65% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  6195533      2.32%     94.96% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  4225406      1.58%     96.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2737347      1.02%     97.57% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2924773      1.09%     98.66% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1381793      0.52%     99.18% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1201461      0.45%     99.63% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   788364      0.29%     99.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   213247      0.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            267459873                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  13126      1.80%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    3      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   116      0.02%      1.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   101      0.01%      1.83% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   65      0.01%      1.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  17      0.00%      1.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           677474     92.71%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                1      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     94.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1833      0.25%     94.80% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1242      0.17%     94.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            11187      1.53%     96.50% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           25547      3.50%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         6733      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     28543018     51.06%     51.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          276      0.00%     51.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2947      0.01%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      4131671      7.39%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          546      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2646      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        27267      0.05%     58.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           76      0.00%     58.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6343      0.01%     58.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4198      0.01%     58.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     58.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1817      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      7135771     12.77%     71.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           28      0.00%     71.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3016184      5.40%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      1005422      1.80%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       175254      0.31%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       185624      0.33%     79.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      9273168     16.59%     95.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      2380727      4.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      55899733                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.208607                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             730714                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.013072                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               321281599                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               27547534                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       26847178                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 58710383                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                28961005                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        28885460                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   26911395                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    29712319                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         55867703                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      9442581                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    32030                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          12007972                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       5213120                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2565391                       # Number of stores executed (Count)
system.cpu0.numRate                          0.208488                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1988                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         506210                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   30438587                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     55326828                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              8.803499                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         8.803499                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.113591                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.113591                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  44186305                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 19285533                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   36951068                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  23496097                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   32013857                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  14662537                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 23456510                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       9346281                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2571337                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129526                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       128030                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                5270576                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          5215459                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9215                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2141998                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2138356                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998300                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19407                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10811                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              6614                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4197                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          896                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         478989                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            900                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9694                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    267389607                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.206915                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.147656                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      255474084     95.54%     95.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2901994      1.09%     96.63% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1253164      0.47%     97.10% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1469608      0.55%     97.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         801584      0.30%     97.95% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         320823      0.12%     98.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         291439      0.11%     98.18% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          64691      0.02%     98.20% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4812220      1.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    267389607                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            30438587                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              55326828                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   11810229                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      9261234                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        444                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   5175607                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  28828127                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   38009265                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 9007                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2173      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     28215616     51.00%     51.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          252      0.00%     51.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2655      0.00%     51.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      4128352      7.46%     58.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     58.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     58.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     58.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     58.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     58.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2080      0.00%     58.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        14505      0.03%     58.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     58.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4652      0.01%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3593      0.01%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          932      0.00%     58.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     58.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      7130406     12.89%     71.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     71.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3008122      5.44%     76.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     76.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      1002734      1.81%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       115473      0.21%     78.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       168951      0.31%     79.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      9145761     16.53%     95.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2380044      4.30%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     55326828                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4812220                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      7592284                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          7592284                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      7592284                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         7592284                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4273798                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4273798                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4273798                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4273798                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 371721485971                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 371721485971                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 371721485971                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 371721485971                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     11866082                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     11866082                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     11866082                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     11866082                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.360169                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.360169                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.360169                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.360169                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 86976.849624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 86976.849624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 86976.849624                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 86976.849624                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     32908026                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         6588                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       167720                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           45                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    196.208121                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   146.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       314769                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           314769                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3204797                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3204797                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3204797                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3204797                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1069001                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1069001                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1069001                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1069001                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 154566742973                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 154566742973                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 154566742973                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 154566742973                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.090089                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.090089                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.090089                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.090089                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 144589.895588                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 144589.895588                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 144589.895588                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 144589.895588                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1067706                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          179                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          179                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       670500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       670500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.193694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.193694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 15593.023256                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 15593.023256                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1839251                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1839251                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.193694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.193694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 42773.279070                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 42773.279070                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      5342438                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        5342438                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      3974849                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      3974849                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 320058397500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 320058397500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      9317287                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      9317287                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.426610                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.426610                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 80520.894630                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 80520.894630                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3204783                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3204783                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       770066                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       770066                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data 103053813750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 103053813750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.082649                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.082649                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 133824.651069                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 133824.651069                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2249846                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2249846                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       298949                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       298949                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  51663088471                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  51663088471                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2548795                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2548795                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117290                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117290                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 172815.725997                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 172815.725997                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           14                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           14                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       298935                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       298935                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  51512929223                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  51512929223                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117285                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117285                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 172321.505421                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 172321.505421                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.977772                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             8661730                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1068958                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              8.102966                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             154000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.977772                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          127                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          896                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          24802010                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         24802010                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3230173                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            256774937                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4474151                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2967585                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 13027                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2134217                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1349                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              56012752                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6532                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           4594162                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      30839757                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    5270576                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2164377                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    262835699                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  28714                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                2664                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        12922                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  4457040                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3384                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         267459873                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.209835                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.206555                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               258019315     96.47%     96.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1008372      0.38%     96.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  518876      0.19%     97.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1275825      0.48%     97.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  187396      0.07%     97.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  274592      0.10%     97.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  320509      0.12%     97.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  636615      0.24%     98.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 5218373      1.95%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           267459873                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.019669                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.115088                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      4453561                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          4453561                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      4453561                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         4453561                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3478                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3478                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3478                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3478                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    273329498                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    273329498                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    273329498                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    273329498                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      4457039                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      4457039                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      4457039                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      4457039                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000780                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000780                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000780                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000780                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 78588.124784                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 78588.124784                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 78588.124784                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 78588.124784                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         4800                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           320                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2221                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2221                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          743                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          743                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          743                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          743                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2735                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2735                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2735                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2735                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    221986999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    221986999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    221986999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    221986999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000614                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000614                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000614                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000614                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 81165.264717                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 81165.264717                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 81165.264717                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 81165.264717                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2221                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      4453561                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        4453561                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3478                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3478                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    273329498                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    273329498                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      4457039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      4457039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000780                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000780                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 78588.124784                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 78588.124784                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          743                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          743                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2735                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2735                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    221986999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    221986999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000614                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000614                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 81165.264717                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 81165.264717                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.720006                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             4456295                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2734                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1629.954279                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   511.720006                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          102                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           80                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          329                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           8916812                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          8916812                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    13027                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  36839887                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                24699512                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              55917526                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1048                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 9346281                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2571337                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  579                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   280661                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                24379054                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           333                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2782                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8316                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               11098                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                55741533                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               55732638                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 39797968                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 65042152                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.207984                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.611880                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      11642                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  85047                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  86                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                333                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 22342                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  40                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 67741                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9261234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           143.054413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          265.329766                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               5114517     55.23%     55.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              147405      1.59%     56.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              175503      1.90%     58.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              422037      4.56%     63.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              237647      2.57%     65.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               52669      0.57%     66.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               46967      0.51%     66.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               37383      0.40%     67.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               29431      0.32%     67.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               31806      0.34%     67.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             32943      0.36%     68.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             31656      0.34%     68.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             32326      0.35%     69.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             33264      0.36%     69.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             30893      0.33%     69.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             26868      0.29%     70.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             16458      0.18%     70.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             12722      0.14%     70.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             11775      0.13%     70.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             12484      0.13%     70.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             10500      0.11%     70.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             10599      0.11%     70.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              9727      0.11%     70.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             11134      0.12%     71.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            131855      1.42%     72.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            130963      1.41%     73.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            257004      2.78%     76.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            200821      2.17%     78.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            201977      2.18%     81.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            320825      3.46%     84.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1439075     15.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            4842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9261234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                9330026                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                2565419                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    13052                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     5059                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                4458971                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     2189                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 13027                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 4278679                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               76268560                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8363                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  5995720                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            180895524                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              55975698                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1671449                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               9035069                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                842895                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             175261812                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           73065762                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  164371690                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44297742                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 36970497                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             72023975                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1041778                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    257                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                244                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 17814877                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       318343450                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      111682154                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                30438587                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  55326828                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2853                       # Number of system calls (Count)
system.cpu1.numCycles                       221848890                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       26195519                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     235                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      26268592                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                    98                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               19246                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            25185                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 82                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          221819348                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.118423                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.687309                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                212610629     95.85%     95.85% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  2928701      1.32%     97.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2257964      1.02%     98.19% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1078348      0.49%     98.67% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   857464      0.39%     99.06% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1015288      0.46%     99.52% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   431877      0.19%     99.71% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   621255      0.28%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    17822      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            221819348                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2146      2.46%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     3      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     7      0.01%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            53747     61.54%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     64.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   123      0.14%     64.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   43      0.05%     64.20% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             8090      9.26%     73.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           23182     26.54%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          205      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     16739171     63.72%     63.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           18      0.00%     63.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          235      0.00%     63.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      1125091      4.28%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           45      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          119      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          111      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           42      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1125000      4.28%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1000001      3.81%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       575171      2.19%     78.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       125936      0.48%     78.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      3202256     12.19%     90.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2375120      9.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      26268592                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.118408                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              87342                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003325                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               252703163                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               15462508                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       15439489                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 21740809                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                10752500                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        10750835                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   15442812                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    10912917                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         26268212                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      3777367                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      380                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           6278386                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2196929                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     2501019                       # Number of stores executed (Count)
system.cpu1.numRate                          0.118406                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            134                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          29542                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1384871                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   14910040                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     26176443                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             14.879161                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        14.879161                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.067208                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.067208                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  25897931                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 10347610                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   12750999                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   8375648                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   10984072                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   7640206                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 11673496                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3700781                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2501433                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125665                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125303                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2199066                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2197977                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              267                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1624230                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1624077                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999906                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    236                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            315                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             278                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           31                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          17558                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              211                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    221816902                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.118009                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.797043                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      214697621     96.79%     96.79% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2388282      1.08%     97.87% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         728386      0.33%     98.20% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         700434      0.32%     98.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         804299      0.36%     98.87% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         605659      0.27%     99.15% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         291886      0.13%     99.28% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         569400      0.26%     99.54% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1030935      0.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    221816902                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            14910040                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              26176443                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    6199342                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      3698666                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2195446                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  10750428                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   20353868                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  124                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           58      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     16726595     63.90%     63.90% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           18      0.00%     63.90% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          224      0.00%     63.90% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1125029      4.30%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     68.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1125000      4.30%     72.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.50% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1000000      3.82%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       573526      2.19%     78.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       125596      0.48%     78.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3125140     11.94%     90.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      2375080      9.07%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     26176443                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1030935                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3882231                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3882231                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3882231                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3882231                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2318493                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2318493                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2318493                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2318493                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 240073050744                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 240073050744                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 240073050744                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 240073050744                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      6200724                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      6200724                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      6200724                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      6200724                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.373907                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.373907                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.373907                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.373907                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 103547.024185                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 103547.024185                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 103547.024185                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 103547.024185                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     36192994                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         2628                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       174404                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs    207.523876                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   101.076923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       312444                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           312444                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      1630502                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1630502                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      1630502                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1630502                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       687991                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       687991                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       687991                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       687991                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data 127333043494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 127333043494                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data 127333043494                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 127333043494                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.110953                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.110953                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.110953                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.110953                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 185079.519200                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 185079.519200                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 185079.519200                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 185079.519200                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                686827                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      2041750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      2041750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 48613.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 48613.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      4168250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      4168250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 99244.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 99244.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      1678562                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1678562                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2021531                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2021531                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 188295147750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 188295147750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      3700093                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      3700093                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.546346                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.546346                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 93144.823280                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 93144.823280                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      1630501                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1630501                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       391030                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       391030                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  75703621500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  75703621500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.105681                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.105681                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 193600.545994                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 193600.545994                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      2203669                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2203669                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       296962                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       296962                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  51777902994                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  51777902994                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2500631                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2500631                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 174358.682235                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 174358.682235                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       296961                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       296961                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  51629421994                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  51629421994                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 173859.267695                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 173859.267695                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1017.277597                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             4570315                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            688001                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              6.642890                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          346337000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1017.277597                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.993435                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.993435                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          13089629                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         13089629                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  714930                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            217508703                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2047412                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1548058                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   245                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1623827                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              26197902                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  313                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1379168                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      14924204                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2199066                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1624350                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    220439811                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    602                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1369900                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   92                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         221819348                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.118129                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            0.891303                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               217023913     97.84%     97.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  772032      0.35%     98.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  294646      0.13%     98.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  192270      0.09%     98.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  709518      0.32%     98.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  140366      0.06%     98.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  171409      0.08%     98.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  424826      0.19%     99.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2090368      0.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           221819348                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.009912                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.067272                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1369743                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1369743                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1369743                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1369743                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          157                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            157                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          157                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           157                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     15586000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     15586000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     15586000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     15586000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1369900                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1369900                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1369900                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1369900                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000115                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000115                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000115                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000115                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 99273.885350                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 99273.885350                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 99273.885350                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 99273.885350                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           30                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           30                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           30                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          127                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          127                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          127                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          127                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     13211500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     13211500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     13211500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     13211500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 104027.559055                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 104027.559055                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 104027.559055                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 104027.559055                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1369743                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1369743                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          157                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          157                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     15586000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     15586000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1369900                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1369900                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000115                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000115                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 99273.885350                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 99273.885350                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           30                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           30                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          127                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          127                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     13211500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     13211500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 104027.559055                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 104027.559055                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          118.995711                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1369870                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               127                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          10786.377953                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          346321000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   118.995711                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.232413                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.232413                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          125                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          125                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.244141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2739927                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2739927                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      245                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   2417032                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                27091913                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              26195754                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3700781                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2501433                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   91                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    11831                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                27052483                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          176                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 309                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                26190466                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               26190324                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 18373279                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 27152811                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.118055                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.676662                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        144                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   2108                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  8                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   757                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 59829                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           3698666                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           209.602213                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          343.699893                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1630678     44.09%     44.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               22796      0.62%     44.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              166702      4.51%     49.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              180027      4.87%     54.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              116180      3.14%     57.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               53545      1.45%     58.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               48435      1.31%     59.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               39550      1.07%     61.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               30277      0.82%     61.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               32809      0.89%     62.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             35201      0.95%     63.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             34099      0.92%     64.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             36500      0.99%     65.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             39224      1.06%     66.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             35930      0.97%     67.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             30555      0.83%     68.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             18900      0.51%     68.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             14597      0.39%     69.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             13807      0.37%     69.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             16111      0.44%     70.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             13802      0.37%     70.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             11457      0.31%     70.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             11169      0.30%     71.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             11215      0.30%     71.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             11283      0.31%     71.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             11534      0.31%     72.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             13519      0.37%     72.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             19077      0.52%     72.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             20032      0.54%     73.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             20348      0.55%     74.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          959307     25.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            4404                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             3698666                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                3700285                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2501019                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6274                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1369906                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  11183080250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  11183080250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  11183080250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  55808440250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  11183080250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   245                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1244474                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               38772784                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           907                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2990146                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            178810792                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              26196953                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               282825                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               9224888                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                 17146                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             177811004                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           40032635                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   82029567                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                25753105                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 12752197                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             39998019                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   34496                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  8390986                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       246979617                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       52390641                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                14910040                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  26176443                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       221837146                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       26686436                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     205                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      26754540                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   129                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               17540                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            20730                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          221808041                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.120620                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.693855                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                212436991     95.78%     95.78% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  2995022      1.35%     97.13% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  2258194      1.02%     98.14% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1143249      0.52%     98.66% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   822954      0.37%     99.03% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1043590      0.47%     99.50% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   467590      0.21%     99.71% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   625531      0.28%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    14920      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            221808041                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2155      2.74%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     1      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      2.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            49091     62.35%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     65.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   141      0.18%     65.27% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   36      0.05%     65.32% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             7372      9.36%     74.68% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           19932     25.32%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          180      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     17190551     64.25%     64.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           18      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          218      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      1125080      4.21%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           25      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           70      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           66      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           24      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1125000      4.20%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1000000      3.74%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       616091      2.30%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       125755      0.47%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      3196337     11.95%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      2375078      8.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      26754540                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.120604                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              78729                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.002943                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               253676057                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               15952400                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       15931605                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 21719922                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                10751783                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        10750525                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   15934934                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    10898155                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         26754187                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      3812373                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      353                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           6313165                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2279198                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     2500792                       # Number of stores executed (Count)
system.cpu2.numRate                          0.120603                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            149                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          29105                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1396771                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   15197589                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     26669034                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                             14.596864                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                        14.596864                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.068508                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.068508                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  26336630                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 10634042                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   12750612                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   8375411                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   11395132                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   7886957                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 11872678                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       3741432                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2501165                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125619                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125264                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2281072                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2280068                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              246                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1665287                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                1665144                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999914                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    215                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            308                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             271                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           30                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          15851                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              191                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    221805863                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.120236                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.797588                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      214400151     96.66%     96.66% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2516854      1.13%     97.80% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         746982      0.34%     98.13% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         821326      0.37%     98.50% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         853778      0.38%     98.89% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         602859      0.27%     99.16% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         292795      0.13%     99.29% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         560883      0.25%     99.54% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1010235      0.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    221805863                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            15197589                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              26669034                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    6240071                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      3739554                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2277689                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  10750247                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   20805340                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           52      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     17178565     64.41%     64.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     64.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          209      0.00%     64.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1125020      4.22%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     68.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1125000      4.22%     72.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.85% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1000000      3.75%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       614472      2.30%     78.91% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       125473      0.47%     79.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      3125082     11.72%     91.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2375044      8.91%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     26669034                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1010235                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      4031786                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          4031786                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      4031786                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         4031786                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2209624                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2209624                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2209624                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2209624                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 229108013493                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 229108013493                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 229108013493                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 229108013493                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      6241410                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      6241410                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      6241410                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      6241410                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.354026                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.354026                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.354026                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.354026                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 103686.425153                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 103686.425153                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 103686.425153                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 103686.425153                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     33630679                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         3259                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       162658                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs    206.756993                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets   125.346154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       312445                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           312445                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      1521669                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      1521669                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      1521669                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      1521669                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       687955                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       687955                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       687955                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       687955                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data 125413966743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 125413966743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data 125413966743                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 125413966743                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.110224                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.110224                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.110224                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.110224                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 182299.666029                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 182299.666029                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 182299.666029                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 182299.666029                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                686802                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1831000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1831000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 43595.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 43595.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      3729000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      3729000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 88785.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 88785.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      1828266                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        1828266                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      1912671                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      1912671                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 177392259750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 177392259750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      3740937                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      3740937                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.511281                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.511281                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 92745.830177                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 92745.830177                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      1521669                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      1521669                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       391002                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       391002                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  73846689500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  73846689500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.104520                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.104520                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 188865.247492                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 188865.247492                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      2203520                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2203520                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       296953                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       296953                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  51715753743                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  51715753743                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2500473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2500473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118759                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 174154.676811                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 174154.676811                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       296953                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       296953                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  51567277243                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  51567277243                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118759                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 173654.676811                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 173654.676811                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1017.313256                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             4719830                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            687971                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              6.860507                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          349299000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1017.313256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.993470                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.993470                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          13170967                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         13170967                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  811727                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            217274658                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2151244                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1570194                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   218                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1664923                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   57                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              26688553                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  305                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1468274                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      15210191                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2281072                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1665396                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    220339419                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    546                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1457986                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   95                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         221808041                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.120343                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            0.898683                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               216880273     97.78%     97.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  821685      0.37%     98.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  307368      0.14%     98.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  227886      0.10%     98.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  703187      0.32%     98.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  142766      0.06%     98.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  163901      0.07%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  424917      0.19%     99.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 2136058      0.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           221808041                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.010283                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.068565                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1457832                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1457832                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1457832                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1457832                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          154                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            154                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          154                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           154                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     14708000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     14708000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     14708000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     14708000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1457986                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1457986                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1457986                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1457986                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000106                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000106                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000106                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000106                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 95506.493506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 95506.493506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 95506.493506                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 95506.493506                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           28                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           28                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           28                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           28                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          126                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          126                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          126                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          126                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     13081500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     13081500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     13081500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     13081500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000086                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000086                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000086                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000086                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 103821.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 103821.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 103821.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 103821.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     1                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1457832                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1457832                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          154                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          154                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     14708000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     14708000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1457986                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1457986                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000106                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000106                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 95506.493506                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 95506.493506                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           28                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           28                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          126                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          126                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     13081500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     13081500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000086                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000086                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 103821.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 103821.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          119.243362                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1457958                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               126                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          11571.095238                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          349280000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   119.243362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.232897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.232897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          125                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          125                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.244141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           2916098                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          2916098                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      218                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   2797135                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                27551793                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              26686641                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  16                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 3741432                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2501165                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   75                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                    12514                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                27509946                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          165                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 304                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                26682246                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               26682130                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 18727279                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 27580067                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.120278                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.679015                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         92                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1870                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  2                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   648                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 54672                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           3739554                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           195.342749                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          337.382493                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1779347     47.58%     47.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               22756      0.61%     48.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              167831      4.49%     52.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              176075      4.71%     57.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              112172      3.00%     60.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               50802      1.36%     61.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               47947      1.28%     63.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               38217      1.02%     64.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               26490      0.71%     64.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               28310      0.76%     65.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             30873      0.83%     66.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             30574      0.82%     67.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             34115      0.91%     68.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             38129      1.02%     69.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             33392      0.89%     69.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             27240      0.73%     70.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             19056      0.51%     71.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             14633      0.39%     71.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             12633      0.34%     71.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             14712      0.39%     72.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             12719      0.34%     72.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             10173      0.27%     72.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              9634      0.26%     73.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239              9678      0.26%     73.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              9742      0.26%     73.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259              9885      0.26%     74.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             11717      0.31%     74.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             16950      0.45%     74.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             19276      0.52%     75.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             19794      0.53%     75.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          904682     24.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            4359                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             3739554                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                3741079                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2500792                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     6271                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1457995                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  11183041250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  11183041250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  11183041250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  55808479250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  11183041250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   218                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1335992                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               39535647                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           846                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  3121132                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            177814206                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              26687726                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               265960                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               9138569                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                 34732                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             176795115                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           41015691                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   83748158                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                26201708                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 12751514                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             40983879                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   31683                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  8433792                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       247480201                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       53372140                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                15197589                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  26669034                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       221828678                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       26762883                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      26832738                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   108                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               16219                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            17002                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          221803217                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.120975                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.695634                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                212461650     95.79%     95.79% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  2934083      1.32%     97.11% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  2261677      1.02%     98.13% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1127420      0.51%     98.64% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   866886      0.39%     99.03% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1037845      0.47%     99.50% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   477439      0.22%     99.71% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   618098      0.28%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    18119      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            221803217                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2189      2.60%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     3      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      2.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     5      0.01%      2.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      2.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      2.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      2.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      2.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      2.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      2.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      2.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            53075     62.94%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     65.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   169      0.20%     65.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   37      0.04%     65.79% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             8184      9.70%     75.49% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           20668     24.51%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          169      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     17261403     64.33%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           18      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          222      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      1125063      4.19%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           16      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           27      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           52      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           68      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           26      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     68.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1125000      4.19%     72.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1000001      3.73%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       622549      2.32%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       125655      0.47%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      3197410     11.92%     91.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      2375059      8.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      26832738                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.120962                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              84330                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.003143                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               253825700                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               16027733                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       16008850                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 21727431                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                10751559                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        10750462                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   16012216                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    10904683                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         26832453                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      3819913                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      285                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           6320604                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2292194                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     2500691                       # Number of stores executed (Count)
system.cpu3.numRate                          0.120960                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            130                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          25461                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1405303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   15242938                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     26746784                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                             14.552882                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                        14.552882                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.068715                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.068715                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  26409765                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 10678835                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   12750527                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   8375364                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   11460244                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   7926003                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 11905964                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       3747751                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2500957                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125580                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125231                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2293838                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2292875                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              222                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1671673                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                1671574                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999941                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    205                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            307                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             271                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          14545                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              168                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    221801239                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.120589                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.798666                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      214368691     96.65%     96.65% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2523821      1.14%     97.79% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         750398      0.34%     98.13% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         840011      0.38%     98.50% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         853810      0.38%     98.89% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         600682      0.27%     99.16% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         281733      0.13%     99.29% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         563658      0.25%     99.54% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1018435      0.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    221801239                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            15242938                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              26746784                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    6246534                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      3746029                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2290667                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  10750217                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   20876629                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           50      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     17249872     64.49%     64.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           18      0.00%     64.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          213      0.00%     64.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1125019      4.21%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           12      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           14      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           24      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           12      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     68.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1125000      4.21%     72.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1000000      3.74%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       620953      2.32%     78.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       125461      0.47%     79.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      3125076     11.68%     91.12% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      2375044      8.88%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     26746784                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1018435                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      4029544                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          4029544                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      4029544                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         4029544                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      2218317                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2218317                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      2218317                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2218317                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 215436795992                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 215436795992                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 215436795992                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 215436795992                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      6247861                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      6247861                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      6247861                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      6247861                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.355052                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.355052                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.355052                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.355052                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 97117.227156                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 97117.227156                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 97117.227156                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 97117.227156                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     30498928                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         3650                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       164118                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    185.835362                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   140.384615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       312440                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           312440                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      1530373                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1530373                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      1530373                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1530373                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       687944                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       687944                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       687944                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       687944                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data 123852136242                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total 123852136242                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data 123852136242                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 123852136242                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.110109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.110109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.110109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.110109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 180032.293678                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 180032.293678                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 180032.293678                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 180032.293678                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                686798                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      2254250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      2254250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 53672.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 53672.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      4553500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      4553500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 108416.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 108416.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      1826030                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1826030                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      1921370                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      1921370                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 163709235250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 163709235250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      3747400                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      3747400                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.512721                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.512721                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 85204.429782                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 85204.429782                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      1530373                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1530373                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       390997                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       390997                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  72273049000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  72273049000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.104338                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.104338                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 184842.975777                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 184842.975777                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      2203514                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       2203514                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       296947                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       296947                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  51727560742                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  51727560742                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2500461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2500461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 174197.957016                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 174197.957016                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       296947                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       296947                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  51579087242                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  51579087242                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 173697.957016                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 173697.957016                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1017.243294                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             4717577                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            687962                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              6.857322                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          351450000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1017.243294                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.993402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.993402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          13183860                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         13183860                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  824387                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            217233787                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2203268                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1541582                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   193                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1671378                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   56                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              26764618                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  302                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1489730                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      15254523                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2293838                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1671815                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    220313160                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    494                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  1479363                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   86                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         221803217                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.120686                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            0.900214                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               216860950     97.77%     97.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  825747      0.37%     98.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  309627      0.14%     98.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  241817      0.11%     98.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  690028      0.31%     98.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  133267      0.06%     98.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  163874      0.07%     98.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  434780      0.20%     99.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 2143127      0.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           221803217                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.010341                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.068767                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1479225                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1479225                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1479225                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1479225                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          138                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            138                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          138                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           138                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     13530500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     13530500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     13530500                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     13530500                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1479363                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1479363                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1479363                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1479363                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000093                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000093                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000093                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000093                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 98047.101449                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 98047.101449                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 98047.101449                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 98047.101449                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          253                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           253                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           22                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          116                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          116                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          116                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          116                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     12092500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     12092500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     12092500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     12092500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000078                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000078                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000078                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000078                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 104245.689655                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 104245.689655                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 104245.689655                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 104245.689655                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1479225                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1479225                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          138                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          138                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     13530500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     13530500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1479363                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1479363                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 98047.101449                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 98047.101449                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          116                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          116                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     12092500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     12092500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 104245.689655                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 104245.689655                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          109.567650                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1479341                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               116                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          12752.939655                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          351399000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   109.567650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.213999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.213999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          115                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          115                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.224609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           2958842                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          2958842                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      193                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   1641363                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                25241783                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              26763070                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3747751                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2500957                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   69                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     8921                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                25210059                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 280                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                26759400                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               26759312                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 18815727                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 27704521                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.120631                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.679157                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         65                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1714                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   452                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 55122                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           3746029                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           179.867745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          318.084570                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1779394     47.50%     47.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               21699      0.58%     48.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              173217      4.62%     52.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              208694      5.57%     58.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              126364      3.37%     61.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               53644      1.43%     63.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               56601      1.51%     64.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               44945      1.20%     65.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               28441      0.76%     66.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               30961      0.83%     67.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             33681      0.90%     68.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             31714      0.85%     69.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             35077      0.94%     70.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             39615      1.06%     71.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             34791      0.93%     72.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             27809      0.74%     72.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             18953      0.51%     73.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             15061      0.40%     73.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             13511      0.36%     74.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             13360      0.36%     74.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             11084      0.30%     74.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              9371      0.25%     74.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229              9177      0.24%     75.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239              9069      0.24%     75.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              8269      0.22%     75.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259              8047      0.21%     75.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             10161      0.27%     76.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             14637      0.39%     76.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             16865      0.45%     76.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             17394      0.46%     77.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          844423     22.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            4535                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             3746029                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                3747526                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                2500691                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     6271                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1479372                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  11183025250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  11183025250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  11183025250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  55808495250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  11183025250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   193                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1347518                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               36141484                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           810                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  3148854                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            181164358                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              26763912                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               281747                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               7114909                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                 38134                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             180211660                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           41169108                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   84015809                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                26271208                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 12751278                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             41139385                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   29594                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  8274705                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       247543860                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       53524826                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                15242938                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  26746784                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       221820106                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       26863479                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     193                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      26944517                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   101                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               15624                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            17407                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          221800324                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.121481                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             0.699049                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                212512284     95.81%     95.81% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  2859745      1.29%     97.10% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  2229311      1.01%     98.11% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  1144014      0.52%     98.62% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   876659      0.40%     99.02% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1040373      0.47%     99.49% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   495833      0.22%     99.71% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   626231      0.28%     99.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    15874      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            221800324                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2074      2.52%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      2.52% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            53072     64.49%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     67.01% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   145      0.18%     67.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   37      0.04%     67.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             8103      9.85%     77.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           18861     22.92%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          145      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     17354093     64.41%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           18      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          204      0.00%     64.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd      1125072      4.18%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1125012      4.18%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1000000      3.71%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       630836      2.34%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       125531      0.47%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      3208580     11.91%     91.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      2375026      8.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      26944517                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.121470                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              82292                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.003054                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               254024283                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               16128513                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       16109614                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 21747468                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                10750788                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        10750152                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   16112913                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    10913751                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         26944214                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      3839372                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      303                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           6339905                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2309130                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     2500533                       # Number of stores executed (Count)
system.cpu4.numRate                          0.121469                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             88                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          19782                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1413907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   15302193                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     26847981                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                             14.495968                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                        14.495968                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.068985                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.068985                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  26523578                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 10737234                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                   12750100                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   8375126                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   11544472                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   7976573                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 11959172                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       3755992                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2500871                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125607                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125267                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2310806                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2309832                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              195                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1680260                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                1680163                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999942                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    210                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            303                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                39                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             264                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts          13954                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              154                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    221798428                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.121047                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     0.799098                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      214301602     96.62%     96.62% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2576625      1.16%     97.78% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         751284      0.34%     98.12% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         837107      0.38%     98.50% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         855319      0.39%     98.88% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         604819      0.27%     99.16% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         295966      0.13%     99.29% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         569348      0.26%     99.55% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1006358      0.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    221798428                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            15302193                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              26847981                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    6254676                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      3754310                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2307666                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   20969324                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     17343040     64.60%     64.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           18      0.00%     64.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          198      0.00%     64.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd      1125010      4.19%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     68.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1125000      4.19%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.98% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1000000      3.72%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       629292      2.34%     79.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       125358      0.47%     79.51% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      3125018     11.64%     91.15% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2375008      8.85%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     26847981                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1006358                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      4087437                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          4087437                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      4087437                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         4087437                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      2168466                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2168466                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      2168466                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2168466                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data 218505951743                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 218505951743                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data 218505951743                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 218505951743                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data      6255903                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      6255903                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data      6255903                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      6255903                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.346627                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.346627                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.346627                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.346627                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 100765.219166                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 100765.219166                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 100765.219166                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 100765.219166                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     30122661                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         2909                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       164335                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs    183.300338                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets   111.884615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       312424                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           312424                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      1480590                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      1480590                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      1480590                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      1480590                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       687876                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       687876                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       687876                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       687876                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data 122425624993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total 122425624993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data 122425624993                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total 122425624993                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.109956                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.109956                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.109956                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.109956                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 177976.299497                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 177976.299497                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 177976.299497                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 177976.299497                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                686727                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data      2424000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      2424000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 57714.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 57714.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      4909000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      4909000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 116880.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 116880.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data      1884045                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        1884045                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      1871535                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      1871535                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data 166910962750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 166910962750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      3755580                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      3755580                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.498334                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.498334                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 89183.992151                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 89183.992151                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      1480590                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      1480590                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       390945                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       390945                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  70979101500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  70979101500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.104097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.104097                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 181557.767717                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 181557.767717                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      2203392                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       2203392                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       296931                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       296931                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  51594988993                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  51594988993                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 173760.870347                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 173760.870347                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       296931                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       296931                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  51446523493                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  51446523493                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 173260.870347                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 173260.870347                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1017.360335                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             4775402                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            687894                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              6.942061                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          353563000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1017.360335                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.993516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.993516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          13199872                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         13199872                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                  844060                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            217191023                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  2176321                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1588738                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   182                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1679930                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   43                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              26865298                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  247                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           1490834                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      15313454                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2310806                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1680412                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    220309190                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    446                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  1485930                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         221800324                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.121141                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            0.900465                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               216825242     97.76%     97.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  824245      0.37%     98.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  306763      0.14%     98.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  254497      0.11%     98.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  708898      0.32%     98.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  149717      0.07%     98.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  174637      0.08%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  414670      0.19%     99.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 2141655      0.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           221800324                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.010417                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.069035                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      1485846                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          1485846                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      1485846                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         1485846                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst           84                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             84                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst           84                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            84                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      9181750                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      9181750                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      9181750                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      9181750                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      1485930                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      1485930                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      1485930                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      1485930                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000057                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000057                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000057                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000057                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 109306.547619                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 109306.547619                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 109306.547619                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 109306.547619                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu4.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           16                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           68                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      7671250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      7671250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      7671250                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      7671250                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 112812.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 112812.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 112812.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 112812.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      1485846                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        1485846                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst           84                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      9181750                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      9181750                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      1485930                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      1485930                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000057                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000057                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 109306.547619                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 109306.547619                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           68                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           68                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      7671250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      7671250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 112812.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 112812.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           58.913424                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             1485914                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                68                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          21851.676471                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          353544000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    58.913424                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.115065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.115065                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           68                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.132812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           2971928                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          2971928                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      182                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   3656419                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                23384468                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              26863672                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 3755992                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2500871                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   65                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                    17517                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                23335751                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          133                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 271                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                26859865                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               26859766                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 18825956                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 27661807                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.121088                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.680576                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         43                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1674                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   505                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 60525                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           3754310                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           183.808403                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          332.678205                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1832947     48.82%     48.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               21339      0.57%     49.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              183677      4.89%     54.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              206308      5.50%     59.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              124875      3.33%     63.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               50364      1.34%     64.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               54398      1.45%     65.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               43487      1.16%     67.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               27940      0.74%     67.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               31079      0.83%     68.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             31769      0.85%     69.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             28153      0.75%     70.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             30944      0.82%     71.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             34913      0.93%     71.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             29842      0.79%     72.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             23271      0.62%     73.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             16591      0.44%     73.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             12357      0.33%     74.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             10289      0.27%     74.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             10107      0.27%     74.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209              8853      0.24%     74.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219              7910      0.21%     75.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229              8092      0.22%     75.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239              8083      0.22%     75.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              7433      0.20%     75.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259              7356      0.20%     75.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269              8824      0.24%     76.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             12710      0.34%     76.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             14440      0.38%     76.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             15236      0.41%     77.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          850723     22.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            4163                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             3754310                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                3755687                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                2500533                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     6256                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1485942                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  11183017250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  11183017250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  11183017250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  55808503250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  11183017250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   182                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1368987                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               36878667                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles          1295                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3161611                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            180389582                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              26864563                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               281502                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               7460333                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                 36915                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents             179325486                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           41370772                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   84367843                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                26362863                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 12750520                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             41342412                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   28231                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  8503327                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       247653706                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       53725955                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                15302193                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  26847981                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       221810698                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       27246296                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     178                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      27330340                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    98                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               15018                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            15023                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          221794152                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.123224                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.702411                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                212304276     95.72%     95.72% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  2961051      1.34%     97.06% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  2297229      1.04%     98.09% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1166149      0.53%     98.62% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   864063      0.39%     99.01% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1045036      0.47%     99.48% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   515877      0.23%     99.71% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   624078      0.28%     99.99% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    16393      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            221794152                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2113      2.62%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      2.62% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            53128     65.89%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     68.51% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   166      0.21%     68.72% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   40      0.05%     68.77% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             8874     11.01%     79.77% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           16308     20.23%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          141      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     17705485     64.78%     64.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           18      0.00%     64.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          204      0.00%     64.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd      1125054      4.12%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1125000      4.12%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1000001      3.66%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       662774      2.43%     79.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       125508      0.46%     79.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      3211137     11.75%     91.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      2375018      8.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      27330340                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.123215                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              80629                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.002950                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               254784773                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               16510840                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       16492960                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 21750786                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                10750656                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        10750113                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   16496280                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    10914548                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         27330060                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      3873879                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      280                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           6374375                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2373073                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     2500496                       # Number of stores executed (Count)
system.cpu5.numRate                          0.123213                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          16546                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1423139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   15525840                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     27231389                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                             14.286551                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                        14.286551                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.069996                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.069996                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  26880194                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 10960717                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                   12750060                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   8375100                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   11864306                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   8168465                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 12121449                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       3787822                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2500766                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125583                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125230                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2374630                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2373694                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              181                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1712142                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                1712077                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999962                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    204                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            297                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             261                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts          13344                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              144                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    221792372                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.122779                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     0.801350                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      214129398     96.54%     96.54% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2621559      1.18%     97.73% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         763185      0.34%     98.07% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         925466      0.42%     98.49% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         895496      0.40%     98.89% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         600648      0.27%     99.16% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         282844      0.13%     99.29% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         565434      0.25%     99.55% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1008342      0.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    221792372                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            15525840                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              27231389                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    6286615                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      3786257                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2371572                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   21320781                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     17694507     64.98%     64.98% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           18      0.00%     64.98% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          198      0.00%     64.98% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd      1125010      4.13%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     69.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1125000      4.13%     73.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1000000      3.67%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.91% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       661239      2.43%     79.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       125350      0.46%     79.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      3125018     11.48%     91.28% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      2375008      8.72%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     27231389                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1008342                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      4076485                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          4076485                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      4076485                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         4076485                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      2211359                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        2211359                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      2211359                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       2211359                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data 219441478245                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 219441478245                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data 219441478245                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 219441478245                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data      6287844                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      6287844                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data      6287844                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      6287844                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.351688                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.351688                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.351688                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.351688                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 99233.764506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 99233.764506                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 99233.764506                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 99233.764506                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     29442809                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         3000                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       164374                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs    179.120840                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets   115.384615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       312419                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           312419                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      1523498                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      1523498                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      1523498                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      1523498                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       687861                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       687861                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data 122316695245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total 122316695245                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data 122316695245                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total 122316695245                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.109395                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.109395                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.109395                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.109395                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 177821.820462                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 177821.820462                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 177821.820462                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 177821.820462                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                686717                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      2072500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      2072500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 49345.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 49345.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      4188500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      4188500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 99726.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 99726.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data      1873097                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        1873097                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      1914432                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      1914432                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data 167876529250                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 167876529250                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      3787529                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      3787529                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.505457                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.505457                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 87689.993298                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 87689.993298                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      1523498                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      1523498                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       390934                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       390934                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  70900209750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  70900209750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.103216                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.103216                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 181361.073097                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 181361.073097                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      2203388                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       2203388                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       296927                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       296927                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  51564948995                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  51564948995                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 173662.041495                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 173662.041495                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       296927                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       296927                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  51416485495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  51416485495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 173162.041495                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 173162.041495                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1017.161112                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             4764433                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            687881                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              6.926246                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          355871000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1017.161112                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.993321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.993321                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          13263741                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         13263741                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                  901923                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            217027400                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2301646                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1563014                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   169                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1711857                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              27247957                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           1561069                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      15536556                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2374630                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1712317                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    220232800                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    412                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  1557573                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         221794152                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.122869                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            0.906802                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               216722495     97.71%     97.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  866371      0.39%     98.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  312236      0.14%     98.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  285352      0.13%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  696288      0.31%     98.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  135724      0.06%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  167919      0.08%     98.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  428805      0.19%     99.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 2178962      0.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           221794152                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.010706                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.070044                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      1557498                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          1557498                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      1557498                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         1557498                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           75                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             75                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           75                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            75                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      8320500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      8320500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      8320500                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      8320500                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      1557573                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      1557573                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      1557573                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      1557573                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000048                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000048                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000048                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst       110940                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total       110940                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst       110940                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total       110940                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu5.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           15                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      6667000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      6667000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      6667000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      6667000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000039                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000039                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000039                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000039                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 111116.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 111116.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 111116.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 111116.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      1557498                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        1557498                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           75                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      8320500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      8320500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      1557573                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      1557573                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000048                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst       110940                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total       110940                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      6667000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      6667000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000039                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000039                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 111116.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 111116.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           54.858609                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             1557558                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          25959.300000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          355852000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    54.858609                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.107146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.107146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           3115206                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          3115206                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      169                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   3528170                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                29123955                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              27246474                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 3787822                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2500766                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   60                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                    16496                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                29075868                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 268                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                27243164                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               27243073                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 19143923                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 28068354                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.122821                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.682047                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         42                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1557                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   408                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 60983                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3786257                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           183.281561                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          328.382802                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1824561     48.19%     48.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               21362      0.56%     48.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              165573      4.37%     53.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              200898      5.31%     58.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              129577      3.42%     61.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               54227      1.43%     63.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               56178      1.48%     64.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               46853      1.24%     66.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               31485      0.83%     66.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               33285      0.88%     67.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             35606      0.94%     68.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             31639      0.84%     69.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             33783      0.89%     70.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             38979      1.03%     71.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             34495      0.91%     72.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             26387      0.70%     73.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             19377      0.51%     73.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             14741      0.39%     73.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             11731      0.31%     74.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             12902      0.34%     74.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             12050      0.32%     74.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              9270      0.24%     75.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              8171      0.22%     75.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239              8243      0.22%     75.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              8125      0.21%     75.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259              7947      0.21%     76.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269              8997      0.24%     76.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             12885      0.34%     76.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             15134      0.40%     76.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             16933      0.45%     77.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          854863     22.58%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            3568                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3786257                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                3787632                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                2500496                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     6269                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     4666                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1557585                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  11183061250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  11183061250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  11183061250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  55808459250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  11183061250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   169                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1429569                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               42418820                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3258546                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            174686757                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              27247285                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               281494                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               6828581                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                 35180                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents             173638005                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           42136725                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   85707830                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                26713399                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 12750439                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             42109246                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   27350                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  8394604                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       248028490                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       54491434                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                15525840                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  27231389                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       221802598                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       27328071                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      27398010                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   107                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               14962                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            14833                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          221785910                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.123534                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.704394                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                212341848     95.74%     95.74% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  2888083      1.30%     97.04% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2288479      1.03%     98.08% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  1178546      0.53%     98.61% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   870028      0.39%     99.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1049470      0.47%     99.47% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   531828      0.24%     99.71% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   622123      0.28%     99.99% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    15505      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            221785910                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2172      2.84%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      2.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            52781     68.98%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     71.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   164      0.21%     72.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   34      0.04%     72.08% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             6929      9.06%     81.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           14436     18.87%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          140      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     17780467     64.90%     64.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           18      0.00%     64.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          204      0.00%     64.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd      1125069      4.11%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1125012      4.11%     73.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     73.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1000001      3.65%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       669564      2.44%     79.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       125502      0.46%     79.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      3197006     11.67%     91.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      2375027      8.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      27398010                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.123524                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              76516                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.002793                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               254940129                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               16592469                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       16574746                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 21718424                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                10750744                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        10750161                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   16578101                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    10896285                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         27397737                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      3866537                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      273                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           6367041                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2386708                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     2500504                       # Number of stores executed (Count)
system.cpu6.numRate                          0.123523                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          16688                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1431351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   15573573                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     27313217                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                             14.242242                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                        14.242242                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.070214                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.070214                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  26926895                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 11008402                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                   12750103                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   8375138                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   11932503                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   8209417                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 12141376                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       3794614                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2500771                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125584                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125241                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2388241                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2387327                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1718965                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                1718900                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999962                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            295                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             259                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts          13288                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    221784134                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.123152                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     0.800274                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      214033011     96.51%     96.51% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2677123      1.21%     97.71% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         771045      0.35%     98.06% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         962048      0.43%     98.49% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         900120      0.41%     98.90% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         598826      0.27%     99.17% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         280802      0.13%     99.30% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         560834      0.25%     99.55% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1000325      0.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    221784134                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            15573573                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              27313217                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    6293434                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      3793076                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2385210                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   21395790                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     17769516     65.06%     65.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     65.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          198      0.00%     65.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd      1125010      4.12%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     69.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1125000      4.12%     73.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1000000      3.66%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       668058      2.45%     79.40% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       125350      0.46%     79.86% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      3125018     11.44%     91.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      2375008      8.70%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     27313217                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1000325                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      4136150                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          4136150                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      4136150                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         4136150                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      2158497                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2158497                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      2158497                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2158497                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data 204297080741                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 204297080741                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data 204297080741                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 204297080741                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data      6294647                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      6294647                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data      6294647                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      6294647                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.342910                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.342910                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.342910                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.342910                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 94647.840947                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 94647.840947                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 94647.840947                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 94647.840947                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     26502818                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         3042                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       155286                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs    170.671007                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          117                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       312423                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           312423                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      1470636                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1470636                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      1470636                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1470636                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       687861                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       687861                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       687861                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data 119887966491                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total 119887966491                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data 119887966491                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total 119887966491                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.109277                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.109277                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.109277                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.109277                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 174290.978106                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 174290.978106                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 174290.978106                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 174290.978106                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                686718                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data      2387500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      2387500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 56845.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 56845.238095                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      4818500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      4818500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 114726.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 114726.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data      1932762                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        1932762                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      1861570                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      1861570                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data 152720045750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 152720045750                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      3794332                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      3794332                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.490619                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.490619                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 82038.304093                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 82038.304093                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      1470636                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1470636                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       390934                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       390934                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  68459395000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  68459395000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.103031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.103031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 175117.526232                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 175117.526232                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      2203388                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       2203388                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       296927                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       296927                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  51577034991                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  51577034991                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2500315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 173702.745089                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 173702.745089                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       296927                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       296927                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  51428571491                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  51428571491                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 173202.745089                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 173202.745089                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1017.196342                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             4824098                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            687881                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              7.012983                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          357968000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1017.196342                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.993356                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.993356                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          13277347                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         13277347                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                  926156                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            216969632                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2327187                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1562770                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   165                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1718687                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              27329629                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           1584850                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      15584219                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2388241                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1719134                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    220200781                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  1580936                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   55                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         221785910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.123241                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            0.907998                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               216689665     97.70%     97.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  877655      0.40%     98.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  314857      0.14%     98.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  295063      0.13%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  687242      0.31%     98.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  136571      0.06%     98.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  169973      0.08%     98.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  430150      0.19%     99.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 2184734      0.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           221785910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.010767                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.070262                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      1580861                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          1580861                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      1580861                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         1580861                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst           75                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             75                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst           75                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            75                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      7735750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      7735750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      7735750                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      7735750                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      1580936                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      1580936                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      1580936                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      1580936                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 103143.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 103143.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 103143.333333                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 103143.333333                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu6.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           15                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      6745000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      6745000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      6745000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      6745000                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 112416.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 112416.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 112416.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 112416.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      1580861                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        1580861                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst           75                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      7735750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      7735750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      1580936                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      1580936                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 103143.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 103143.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      6745000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      6745000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 112416.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 112416.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           54.857747                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             1580921                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          26348.683333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          357948000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    54.857747                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.107144                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.107144                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           3161932                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          3161932                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      165                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   2448191                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                27950857                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              27328246                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 3794614                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2500771                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                    12884                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                27911725                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 258                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                27324995                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               27324907                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 19212585                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 28146840                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.123195                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.682584                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1530                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   413                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 54181                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           3793076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           166.567251                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          306.316598                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1885832     49.72%     49.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               22477      0.59%     50.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              181855      4.79%     55.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              193909      5.11%     60.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              126680      3.34%     63.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               64530      1.70%     65.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               62666      1.65%     66.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               48846      1.29%     68.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               34583      0.91%     69.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               35833      0.94%     70.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             35780      0.94%     71.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             30361      0.80%     71.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             30926      0.82%     72.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             33203      0.88%     73.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             28786      0.76%     74.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             22133      0.58%     74.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             16139      0.43%     75.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             12985      0.34%     75.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             11078      0.29%     75.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             12069      0.32%     76.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             11529      0.30%     76.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219              9663      0.25%     76.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229              8903      0.23%     77.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239              8509      0.22%     77.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              7717      0.20%     77.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259              7507      0.20%     77.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269              7926      0.21%     77.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             11565      0.30%     78.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             13552      0.36%     78.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             14293      0.38%     78.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          801241     21.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            4687                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             3793076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                3794430                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2500504                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     6260                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     4665                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1580948                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  11183033250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  11183033250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  11183033250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  55808487250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  11183033250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   165                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1452949                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               39767386                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           651                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3288140                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            177276619                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              27328997                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               281855                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               6242912                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                 28194                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents             176284074                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           42300296                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   85993976                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                26788212                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 12750481                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             42272902                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   27265                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  8373823                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       248110041                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       54654974                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                15573573                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  27313217                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       221794686                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       28326724                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     180                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      28397132                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   112                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               14838                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            15108                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 51                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          221778301                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.128043                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             0.716063                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                211976402     95.58%     95.58% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3004458      1.35%     96.94% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  2359719      1.06%     98.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  1255180      0.57%     98.56% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   895593      0.40%     98.97% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1037878      0.47%     99.44% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   622252      0.28%     99.72% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   612130      0.28%     99.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    14689      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            221778301                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2086      2.29%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      2.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            52752     57.95%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     60.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   164      0.18%     60.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   37      0.04%     60.47% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             6819      7.49%     67.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           29168     32.04%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          134      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     18695818     65.84%     65.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.00%     65.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          204      0.00%     65.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd      1125066      3.96%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     69.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1125009      3.96%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1000001      3.52%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       752797      2.65%     79.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       125511      0.44%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      3197551     11.26%     91.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      2375023      8.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      28397132                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.128033                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              91026                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.003205                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               256929618                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               17591045                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       17573332                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 21734085                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                10750702                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        10750145                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   17576612                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    10911412                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         28396853                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      3950310                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      279                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           6450816                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2553124                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     2500506                       # Number of stores executed (Count)
system.cpu7.numRate                          0.128032                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          16385                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1438931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   16156199                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     28311999                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                             13.728148                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                        13.728148                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.072843                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.072843                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  27843372                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 11590944                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                   12750089                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   8375126                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   12764668                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   8708701                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 12557989                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       3877863                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2500787                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125593                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125255                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2554664                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2553752                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1802170                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                1802101                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999962                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    200                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            292                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             255                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          13240                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              141                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    221776533                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.127660                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     0.812937                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      213746153     96.38%     96.38% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2757752      1.24%     97.62% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         706920      0.32%     97.94% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3        1111091      0.50%     98.44% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         985657      0.44%     98.89% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         595931      0.27%     99.16% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         270949      0.12%     99.28% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         557483      0.25%     99.53% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1044597      0.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    221776533                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            16156199                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              28311999                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    6376667                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      3876307                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2551672                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                  10750036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   22311340                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     18685066     66.00%     66.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           18      0.00%     66.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          198      0.00%     66.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd      1125010      3.97%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1125000      3.97%     73.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.95% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1000000      3.53%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       751289      2.65%     80.13% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       125352      0.44%     80.57% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      3125018     11.04%     91.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      2375008      8.39%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     28311999                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1044597                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      4122619                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          4122619                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      4122619                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         4122619                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      2255257                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2255257                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      2255257                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2255257                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data 215952467738                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 215952467738                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data 215952467738                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 215952467738                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data      6377876                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      6377876                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data      6377876                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      6377876                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.353606                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.353606                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.353606                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.353606                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 95755.147967                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 95755.147967                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 95755.147967                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 95755.147967                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     27077901                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets         2999                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       156822                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           25                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs    172.666469                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets   119.960000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       312420                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           312420                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      1567395                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      1567395                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      1567395                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      1567395                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       687862                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       687862                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       687862                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       687862                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data 122907839238                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total 122907839238                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data 122907839238                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total 122907839238                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.107851                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.107851                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.107851                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.107851                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 178680.955247                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 178680.955247                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 178680.955247                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 178680.955247                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                686722                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      2744000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      2744000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 66926.829268                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 66926.829268                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      5532500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      5532500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 134939.024390                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 134939.024390                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data      1919230                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        1919230                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      1958329                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      1958329                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data 164476312750                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 164476312750                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      3877559                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      3877559                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.505042                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.505042                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 83988.090229                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 83988.090229                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      1567395                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      1567395                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       390934                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       390934                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  71580148250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  71580148250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.100820                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.100820                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 183100.339827                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 183100.339827                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      2203389                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       2203389                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       296928                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       296928                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  51476154988                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  51476154988                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2500317                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2500317                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 173362.414417                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 173362.414417                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       296928                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       296928                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  51327690988                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  51327690988                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 172862.414417                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 172862.414417                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1017.159054                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             4810568                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            687880                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              6.993324                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          359819000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1017.159054                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.993319                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.993319                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          13443804                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         13443804                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1096654                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            216538807                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2595874                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1546797                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   169                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1801888                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              28328331                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           1757131                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      16166753                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2554664                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1802338                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    220020944                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    412                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           17                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  1753470                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   65                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         221778301                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.127748                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            0.922605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               216427582     97.59%     97.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  970563      0.44%     98.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  311290      0.14%     98.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  376692      0.17%     98.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  687703      0.31%     98.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  139223      0.06%     98.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  167827      0.08%     98.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  424637      0.19%     98.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 2272784      1.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           221778301                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.011518                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.072891                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      1753388                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          1753388                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      1753388                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         1753388                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst           82                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             82                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst           82                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            82                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      8525000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      8525000                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      8525000                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      8525000                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      1753470                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      1753470                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      1753470                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      1753470                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 103963.414634                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 103963.414634                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 103963.414634                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 103963.414634                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu7.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           22                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           60                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      6561500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      6561500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      6561500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      6561500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 109358.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 109358.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 109358.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 109358.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      1753388                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        1753388                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst           82                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           82                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      8525000                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      8525000                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      1753470                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      1753470                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 103963.414634                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 103963.414634                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      6561500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      6561500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 109358.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 109358.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           55.684718                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             1753448                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          29224.133333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          359800000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    55.684718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.108759                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.108759                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           3507000                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          3507000                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      169                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   2517529                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                26635722                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              28326904                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 3877863                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2500787                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   61                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                    12830                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                26596633                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          111                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 250                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                28323573                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               28323477                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 19977975                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 29095291                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.127701                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.686639                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1548                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   427                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 54438                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           3876307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           175.167102                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          315.915266                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1871144     48.27%     48.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               22683      0.59%     48.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              189553      4.89%     53.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              204183      5.27%     59.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              134883      3.48%     62.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               65627      1.69%     64.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               64245      1.66%     65.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               49109      1.27%     67.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               33818      0.87%     67.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               35786      0.92%     68.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             35086      0.91%     69.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             30603      0.79%     70.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             30079      0.78%     71.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             31861      0.82%     72.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             29603      0.76%     72.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             28436      0.73%     73.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             17961      0.46%     74.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             13877      0.36%     74.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             12213      0.32%     74.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             14094      0.36%     75.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             11622      0.30%     75.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             10074      0.26%     75.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229             10171      0.26%     76.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239              9731      0.25%     76.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              8840      0.23%     76.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259              8310      0.21%     76.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269              9610      0.25%     76.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             14519      0.37%     77.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             15455      0.40%     77.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             15382      0.40%     78.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          847749     21.87%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            4066                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             3876307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                3877657                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                2500506                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     6252                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     4656                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1753474                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       16                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  11183116250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  11183116250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  11183116250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  55808404250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  11183116250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   169                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1617191                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               38570342                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           291                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3546820                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            178043488                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              28327686                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               281754                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               6264566                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                 23553                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents             177057024                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           44297635                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   89489358                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                27703759                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 12750436                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             44270468                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   27038                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  8239025                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       249056889                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       56652434                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                16156199                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  28311999                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples   5007768.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      5203.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples   2135656.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       242.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples   1375642.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples       242.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples   1375566.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples       222.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples   1375543.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.inst::samples       136.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.data::samples   1375413.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.data::samples   1375381.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.data::samples   1375387.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.inst::samples       120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.data::samples   1375400.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.022516131500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       311776                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       311776                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            12120674                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            4746328                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     5885400                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2503910                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  11770800                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  5007820                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    407                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    52                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                      27.24                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      47.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                     17073                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5              11770800                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5              5007820                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  152284                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  156069                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  181715                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  184491                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  197377                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  197906                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   78102                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   79021                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   83441                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  107171                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                 118635                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                 140803                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                 183711                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                 196379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                 232559                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                 237539                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                 236260                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                 252671                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                 303222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                 305366                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                 306402                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                 294011                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                 262335                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                 252797                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                 229680                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                 236972                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                 237264                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                 263986                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                 291529                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                 328669                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                 355723                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                 393246                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                 373311                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                 394493                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                 397513                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                 393807                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                 379481                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                 354439                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                 323790                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                 289438                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                 256495                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                 224404                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                 195895                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                 170602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                 149272                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                 131438                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                 116463                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                 103457                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                  91061                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                  79241                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                  67072                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                  55409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                  43784                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                  33941                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                  24626                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                  17451                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                  11259                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                   7290                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                   3931                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                   2179                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                    900                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                    461                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                    112                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                     42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    255                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  10021                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  21923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  30090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  29997                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  26300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  28689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  32956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  37877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  42164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  47546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  51978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  56843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  60271                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  66151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  58998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  41152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  36851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  33374                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  30397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  28476                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  35509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  36587                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  41670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  43345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                  60357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                  72985                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                 124888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                 157718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                 231437                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                 274335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                 337745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                 362285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                 381352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                 372910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                 355561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                 439330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                 304136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                 213586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                 159885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  91080                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  62945                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  29140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  18437                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  15469                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   8602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       311776                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      37.752697                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     31.738752                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1324.585614                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-16383       311775    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::737280-753663            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        311776                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       311776                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.061996                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.055555                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.501841                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           304729     97.74%     97.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             2028      0.65%     98.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2085      0.67%     99.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1167      0.37%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              705      0.23%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              536      0.17%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              202      0.06%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               68      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               39      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               67      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              137      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                8      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        311776                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   13024                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               376665600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            160250240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              5622586219.69925308                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2392097369.99475908                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   66991517000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       7985.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       166496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     68340992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         7744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     44020544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst         7744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data     44018112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst         7104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data     44017376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.inst         4352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.data     44013216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.data     44012192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.data     44012384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.inst         3840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.data     44012800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    160247840                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 2485329.467928706203                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 1020143915.079521179199                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 115596.719438544460                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 657106207.941645383835                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 115596.719438544460                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 657069904.839672923088                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 106043.271551061451                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 657058918.374602317810                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.inst 64963.445634884491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.data 656996820.963333725929                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.inst 57320.687324898085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.data 656981535.446713805199                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.inst 57320.687324898085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.data 656984401.481080055237                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.inst 57320.687324898085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.data 656990611.222206830978                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2392061544.565181255341                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         5464                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data      2135726                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          254                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data      1375644                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst          252                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data      1375604                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst          232                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data      1375544                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.inst          136                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.data      1375414                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.data      1375382                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.data      1375388                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.inst          120                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.data      1375400                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      5007820                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst    257427250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data 233156865250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst     17420000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data 204332834250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst     17602500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data 200388474750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst     16348500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data 197344116250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.inst     10623000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.data 194494588750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.inst      9127500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.data 194206867750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.inst      9265000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.data 189273034000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.inst      8943000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.data 195437817750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3159509031500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     47113.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data    109169.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     68582.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data    148536.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     69851.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data    145673.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     70467.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data    143466.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.inst     78110.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.data    141408.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.inst     76062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.data    141202.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.inst     77208.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.data    137614.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.inst     74525.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.data    142095.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    630915.06                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       174848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     68343232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         8128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     44020608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst         8064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data     44019328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         7424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data     44017408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst         4352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data     44013248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data     44012224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data     44012416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst         3840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data     44012800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      376665600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       174848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         8128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst         8064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         7424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst         4352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst         3840                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       214336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    160113856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    160113856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2732                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data      1067863                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       687822                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst          126                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data       687802                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst          116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data       687772                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst           68                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data       687707                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data       687691                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data       687694                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst           60                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data       687700                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         5885400                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2501779                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2501779                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       2610002                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data    1020177352                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        121329                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     657107163                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst        120373                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data     657088056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst        110820                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data     657059396                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst         64963                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data     656997299                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst         57321                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data     656982013                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst         57321                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data     656984879                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst         57321                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data     656990611                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        5622586220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      2610002                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       121329                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst       120373                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst       110820                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst        64963                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst        57321                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst        57321                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst        57321                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3199450                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2390061530                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2390061530                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2390061530                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      2610002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data   1020177352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       121329                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    657107163                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst       120373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data    657088056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst       110820                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data    657059396                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst        64963                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data    656997299                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst        57321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data    656982013                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst        57321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data    656984879                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst        57321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data    656990611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       8012647750                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             11770393                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             5007745                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       735913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       736108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       736312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       736210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       735362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       735591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       734984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       734898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       735703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       735918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       735971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       736475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       735417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       735459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       734728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       735344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       313010                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       313014                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       313320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       313420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       312742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       312770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       312542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       312466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       312900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       313266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       313396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       313470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       312964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       313109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       312670                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       312686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            1373573495500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           23540786000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       1608981355500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat               116697.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat          136697.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             6170243                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            3916242                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            52.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           78.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      6691653                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    80.234348                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    72.942127                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    47.354949                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63       126000      1.88%      1.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127      5596948     83.64%     85.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       554418      8.29%     93.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255       145613      2.18%     95.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319       246171      3.68%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383        11086      0.17%     99.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         6548      0.10%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         3199      0.05%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575         1670      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      6691653                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             376652576                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          160247840                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             5622.391807                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2392.061545                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   50.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               35.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              14.95                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               60.12                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy             0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4286121750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3792580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  58912818750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3510190                       # Transaction distribution (Count)
system.membus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501779                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2225                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3373233                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               260                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              186                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2377588                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2377588                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3351                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3506840                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls.port         7687                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::total         7687                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls.port      3204608                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::total      3204608                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls.port          256                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::total          256                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls.port      2062683                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::total      2062683                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls.port          253                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::total          253                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls.port      2062601                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::total      2062601                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls.port          233                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::total          233                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls.port      2062556                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::total      2062556                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls.port          136                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::total          136                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls.port      2062352                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::total      2062352                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls.port      2062311                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::total      2062311                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls.port      2062315                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::total      2062315                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls.port          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls.port      2062325                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::total      2062325                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17650676                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls.port       316992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::total       316992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls.port     88488128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::total     88488128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls.port         8256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::total         8256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls.port     64017024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::total     64017024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls.port         8128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::total         8128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls.port     64015808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::total     64015808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls.port         7488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::total         7488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls.port     64013568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::total     64013568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls.port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::total         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls.port     64008384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::total     64008384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls.port     64007040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::total     64007040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls.port     64007488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::total     64007488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls.port         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls.port     64007680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::total     64007680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536921856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             2565                       # Total snoops (Count)
system.membus.snoopTraffic                     152256                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5888039                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003118                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.102365                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5877284     99.82%     99.82% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     8667      0.15%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      425      0.01%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      369      0.01%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      222      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      218      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      240      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      604      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                        6      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::9                        1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::10                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::11                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::12                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::13                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::14                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::15                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::18                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::19                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::20                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::21                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::22                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::23                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::24                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::25                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::26                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::27                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::28                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::29                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::30                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::31                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               12                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5888039                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  66991520500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy        23408791498                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13931750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            679750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy        3484766374                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            622000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy        3484273725                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5453363331                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            364500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy        3484810849                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            322250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy        3484510599                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            324750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy        3484532991                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            320000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy        3484594274                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             674500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy         3485510078                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11782349                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5894821                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        10450                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
