Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff340b62f2fd41129b1710f19d00fd3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'q' [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sim_1/new/testbench.v:48]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 1 for port 'clk' [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/Divider.v:42]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'saved' [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/Divider.v:46]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'q' [C:/Users/Ahan Malli/OneDrive - The Pennsylvania State University/Documents/CMPEN331/lab_2/lab_2.srcs/sources_1/new/Divider.v:50]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
