{"Yale N. Patt": [0, ["Computer Architecture Research and Future Microprocessors: Where Do We Go from Here?", ["Yale N. Patt"], "https://doi.org/10.1109/ISCA.2006.15", "isca", 2006], ["A Case for MLP-Aware Cache Replacement", ["Moinuddin K. Qureshi", "Daniel N. Lynch", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2006.5", "isca", 2006]], "Jongman Kim": [0.9176241308450699, ["A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks", ["Jongman Kim", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2006.6", "isca", 2006]], "Chrysostomos Nicopoulos": [0, ["A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks", ["Jongman Kim", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2006.6", "isca", 2006], ["Design and Management of 3D Chip Multiprocessors Using Network-in-Memory", ["Feihui Li", "Chrysostomos Nicopoulos", "Thomas D. Richardson", "Yuan Xie", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2006.18", "isca", 2006]], "Dongkook Park": [0.9939965903759003, ["A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks", ["Jongman Kim", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2006.6", "isca", 2006]], "Vijaykrishnan Narayanan": [0, ["A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks", ["Jongman Kim", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2006.6", "isca", 2006]], "Mazin S. Yousif": [0, ["A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks", ["Jongman Kim", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2006.6", "isca", 2006]], "Chita R. Das": [0, ["A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks", ["Jongman Kim", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2006.6", "isca", 2006]], "Steve Scott": [0, ["The BlackWidow High-Radix Clos Network", ["Steve Scott", "Dennis Abts", "John Kim", "William J. Dally"], "https://doi.org/10.1109/ISCA.2006.40", "isca", 2006]], "Dennis Abts": [0, ["The BlackWidow High-Radix Clos Network", ["Steve Scott", "Dennis Abts", "John Kim", "William J. Dally"], "https://doi.org/10.1109/ISCA.2006.40", "isca", 2006]], "John Kim": [1, ["The BlackWidow High-Radix Clos Network", ["Steve Scott", "Dennis Abts", "John Kim", "William J. Dally"], "https://doi.org/10.1109/ISCA.2006.40", "isca", 2006]], "William J. Dally": [0, ["The BlackWidow High-Radix Clos Network", ["Steve Scott", "Dennis Abts", "John Kim", "William J. Dally"], "https://doi.org/10.1109/ISCA.2006.40", "isca", 2006]], "Arvind": [0, ["Memory Model = Instruction Reordering + Store Atomicity", ["Arvind", "Jan-Willem Maessen"], "https://doi.org/10.1109/ISCA.2006.26", "isca", 2006]], "Jan-Willem Maessen": [0, ["Memory Model = Instruction Reordering + Store Atomicity", ["Arvind", "Jan-Willem Maessen"], "https://doi.org/10.1109/ISCA.2006.26", "isca", 2006]], "Christoph von Praun": [0, ["Conditional Memory Ordering", ["Christoph von Praun", "Harold W. Cain", "Jong-Deok Choi", "Kyung Dong Ryu"], "https://doi.org/10.1109/ISCA.2006.16", "isca", 2006]], "Harold W. Cain": [0, ["Conditional Memory Ordering", ["Christoph von Praun", "Harold W. Cain", "Jong-Deok Choi", "Kyung Dong Ryu"], "https://doi.org/10.1109/ISCA.2006.16", "isca", 2006]], "Jong-Deok Choi": [0.9965057075023651, ["Conditional Memory Ordering", ["Christoph von Praun", "Harold W. Cain", "Jong-Deok Choi", "Kyung Dong Ryu"], "https://doi.org/10.1109/ISCA.2006.16", "isca", 2006]], "Kyung Dong Ryu": [0.9917351305484772, ["Conditional Memory Ordering", ["Christoph von Praun", "Harold W. Cain", "Jong-Deok Choi", "Kyung Dong Ryu"], "https://doi.org/10.1109/ISCA.2006.16", "isca", 2006]], "Austen McDonald": [0, ["Architectural Semantics for Practical Transactional Memory", ["Austen McDonald", "JaeWoong Chung", "Brian D. Carlstrom", "Chi Cao Minh", "Hassan Chafi", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2006.9", "isca", 2006]], "JaeWoong Chung": [0.9996712952852249, ["Architectural Semantics for Practical Transactional Memory", ["Austen McDonald", "JaeWoong Chung", "Brian D. Carlstrom", "Chi Cao Minh", "Hassan Chafi", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2006.9", "isca", 2006]], "Brian D. Carlstrom": [0, ["Architectural Semantics for Practical Transactional Memory", ["Austen McDonald", "JaeWoong Chung", "Brian D. Carlstrom", "Chi Cao Minh", "Hassan Chafi", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2006.9", "isca", 2006]], "Chi Cao Minh": [0, ["Architectural Semantics for Practical Transactional Memory", ["Austen McDonald", "JaeWoong Chung", "Brian D. Carlstrom", "Chi Cao Minh", "Hassan Chafi", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2006.9", "isca", 2006]], "Hassan Chafi": [0, ["Architectural Semantics for Practical Transactional Memory", ["Austen McDonald", "JaeWoong Chung", "Brian D. Carlstrom", "Chi Cao Minh", "Hassan Chafi", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2006.9", "isca", 2006]], "Christos Kozyrakis": [0, ["Architectural Semantics for Practical Transactional Memory", ["Austen McDonald", "JaeWoong Chung", "Brian D. Carlstrom", "Chi Cao Minh", "Hassan Chafi", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2006.9", "isca", 2006]], "Kunle Olukotun": [0, ["Architectural Semantics for Practical Transactional Memory", ["Austen McDonald", "JaeWoong Chung", "Brian D. Carlstrom", "Chi Cao Minh", "Hassan Chafi", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2006.9", "isca", 2006]], "Parthasarathy Ranganathan": [0, ["Ensemble-level Power Management for Dense Blade Servers", ["Parthasarathy Ranganathan", "Phil Leech", "David E. Irwin", "Jeffrey S. Chase"], "https://doi.org/10.1109/ISCA.2006.20", "isca", 2006]], "Phil Leech": [0, ["Ensemble-level Power Management for Dense Blade Servers", ["Parthasarathy Ranganathan", "Phil Leech", "David E. Irwin", "Jeffrey S. Chase"], "https://doi.org/10.1109/ISCA.2006.20", "isca", 2006]], "David E. Irwin": [0, ["Ensemble-level Power Management for Dense Blade Servers", ["Parthasarathy Ranganathan", "Phil Leech", "David E. Irwin", "Jeffrey S. Chase"], "https://doi.org/10.1109/ISCA.2006.20", "isca", 2006]], "Jeffrey S. Chase": [0, ["Ensemble-level Power Management for Dense Blade Servers", ["Parthasarathy Ranganathan", "Phil Leech", "David E. Irwin", "Jeffrey S. Chase"], "https://doi.org/10.1109/ISCA.2006.20", "isca", 2006]], "James Donald": [0, ["Techniques for Multicore Thermal Management: Classification and New Exploration", ["James Donald", "Margaret Martonosi"], "https://doi.org/10.1109/ISCA.2006.39", "isca", 2006]], "Margaret Martonosi": [0, ["Techniques for Multicore Thermal Management: Classification and New Exploration", ["James Donald", "Margaret Martonosi"], "https://doi.org/10.1109/ISCA.2006.39", "isca", 2006]], "Yuan Lin": [0, ["SODA: A Low-power Architecture For Software Radio", ["Yuan Lin", "Hyunseok Lee", "Mark Woh", "Yoav Harel", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2006.37", "isca", 2006]], "Hyunseok Lee": [0.9998635202646255, ["SODA: A Low-power Architecture For Software Radio", ["Yuan Lin", "Hyunseok Lee", "Mark Woh", "Yoav Harel", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2006.37", "isca", 2006]], "Mark Woh": [0, ["SODA: A Low-power Architecture For Software Radio", ["Yuan Lin", "Hyunseok Lee", "Mark Woh", "Yoav Harel", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2006.37", "isca", 2006]], "Yoav Harel": [0, ["SODA: A Low-power Architecture For Software Radio", ["Yuan Lin", "Hyunseok Lee", "Mark Woh", "Yoav Harel", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2006.37", "isca", 2006]], "Scott A. Mahlke": [0, ["SODA: A Low-power Architecture For Software Radio", ["Yuan Lin", "Hyunseok Lee", "Mark Woh", "Yoav Harel", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2006.37", "isca", 2006]], "Trevor N. Mudge": [0, ["SODA: A Low-power Architecture For Software Radio", ["Yuan Lin", "Hyunseok Lee", "Mark Woh", "Yoav Harel", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2006.37", "isca", 2006]], "Chaitali Chakrabarti": [0, ["SODA: A Low-power Architecture For Software Radio", ["Yuan Lin", "Hyunseok Lee", "Mark Woh", "Yoav Harel", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2006.37", "isca", 2006]], "Krisztian Flautner": [0, ["SODA: A Low-power Architecture For Software Radio", ["Yuan Lin", "Hyunseok Lee", "Mark Woh", "Yoav Harel", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2006.37", "isca", 2006]], "Weidong Shi": [0, ["An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors", ["Weidong Shi", "Hsien-Hsin S. Lee", "Laura Falk", "Mrinmoy Ghosh"], "https://doi.org/10.1109/ISCA.2006.8", "isca", 2006]], "Hsien-Hsin S. Lee": [3.7107883432696553e-09, ["An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors", ["Weidong Shi", "Hsien-Hsin S. Lee", "Laura Falk", "Mrinmoy Ghosh"], "https://doi.org/10.1109/ISCA.2006.8", "isca", 2006]], "Laura Falk": [0, ["An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors", ["Weidong Shi", "Hsien-Hsin S. Lee", "Laura Falk", "Mrinmoy Ghosh"], "https://doi.org/10.1109/ISCA.2006.8", "isca", 2006]], "Mrinmoy Ghosh": [0, ["An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors", ["Weidong Shi", "Hsien-Hsin S. Lee", "Laura Falk", "Mrinmoy Ghosh"], "https://doi.org/10.1109/ISCA.2006.8", "isca", 2006]], "Richard A. Hankins": [0, ["Multiple Instruction Stream Processor", ["Richard A. Hankins", "Gautham N. Chinya", "Jamison D. Collins", "Perry H. Wang", "Ryan N. Rakvic", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2006.29", "isca", 2006]], "Gautham N. Chinya": [0, ["Multiple Instruction Stream Processor", ["Richard A. Hankins", "Gautham N. Chinya", "Jamison D. Collins", "Perry H. Wang", "Ryan N. Rakvic", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2006.29", "isca", 2006]], "Jamison D. Collins": [0, ["Multiple Instruction Stream Processor", ["Richard A. Hankins", "Gautham N. Chinya", "Jamison D. Collins", "Perry H. Wang", "Ryan N. Rakvic", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2006.29", "isca", 2006]], "Perry H. Wang": [1.5870599834322263e-09, ["Multiple Instruction Stream Processor", ["Richard A. Hankins", "Gautham N. Chinya", "Jamison D. Collins", "Perry H. Wang", "Ryan N. Rakvic", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2006.29", "isca", 2006]], "Ryan N. Rakvic": [0, ["Multiple Instruction Stream Processor", ["Richard A. Hankins", "Gautham N. Chinya", "Jamison D. Collins", "Perry H. Wang", "Ryan N. Rakvic", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2006.29", "isca", 2006]], "Hong Wang": [0.004149170592427254, ["Multiple Instruction Stream Processor", ["Richard A. Hankins", "Gautham N. Chinya", "Jamison D. Collins", "Perry H. Wang", "Ryan N. Rakvic", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2006.29", "isca", 2006]], "John Paul Shen": [0, ["Multiple Instruction Stream Processor", ["Richard A. Hankins", "Gautham N. Chinya", "Jamison D. Collins", "Perry H. Wang", "Ryan N. Rakvic", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2006.29", "isca", 2006]], "Philip G. Emma": [0, ["The End of Scaling? Revolutions in Technology and Microarchitecture as We Pass the 90 Nanometer Node", ["Philip G. Emma"], "https://doi.org/10.1109/ISCA.2006.41", "isca", 2006]], "Feihui Li": [0, ["Design and Management of 3D Chip Multiprocessors Using Network-in-Memory", ["Feihui Li", "Chrysostomos Nicopoulos", "Thomas D. Richardson", "Yuan Xie", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2006.18", "isca", 2006]], "Thomas D. Richardson": [0, ["Design and Management of 3D Chip Multiprocessors Using Network-in-Memory", ["Feihui Li", "Chrysostomos Nicopoulos", "Thomas D. Richardson", "Yuan Xie", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2006.18", "isca", 2006]], "Yuan Xie": [0, ["Design and Management of 3D Chip Multiprocessors Using Network-in-Memory", ["Feihui Li", "Chrysostomos Nicopoulos", "Thomas D. Richardson", "Yuan Xie", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2006.18", "isca", 2006]], "Narayanan Vijaykrishnan": [0, ["Design and Management of 3D Chip Multiprocessors Using Network-in-Memory", ["Feihui Li", "Chrysostomos Nicopoulos", "Thomas D. Richardson", "Yuan Xie", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2006.18", "isca", 2006]], "Mahmut T. Kandemir": [0, ["Design and Management of 3D Chip Multiprocessors Using Network-in-Memory", ["Feihui Li", "Chrysostomos Nicopoulos", "Thomas D. Richardson", "Yuan Xie", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2006.18", "isca", 2006]], "Alok Garg": [0, ["Slackened Memory Dependence Enforcement: Combining Opportunistic Forwarding with Decoupled Verification", ["Alok Garg", "M. Wasiur Rashid", "Michael C. Huang"], "https://doi.org/10.1109/ISCA.2006.36", "isca", 2006]], "M. Wasiur Rashid": [0, ["Slackened Memory Dependence Enforcement: Combining Opportunistic Forwarding with Decoupled Verification", ["Alok Garg", "M. Wasiur Rashid", "Michael C. Huang"], "https://doi.org/10.1109/ISCA.2006.36", "isca", 2006]], "Michael C. Huang": [0, ["Slackened Memory Dependence Enforcement: Combining Opportunistic Forwarding with Decoupled Verification", ["Alok Garg", "M. Wasiur Rashid", "Michael C. Huang"], "https://doi.org/10.1109/ISCA.2006.36", "isca", 2006]], "Chuanjun Zhang": [0, ["Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches", ["Chuanjun Zhang"], "https://doi.org/10.1109/ISCA.2006.12", "isca", 2006]], "Moinuddin K. Qureshi": [0, ["A Case for MLP-Aware Cache Replacement", ["Moinuddin K. Qureshi", "Daniel N. Lynch", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2006.5", "isca", 2006]], "Daniel N. Lynch": [0, ["A Case for MLP-Aware Cache Replacement", ["Moinuddin K. Qureshi", "Daniel N. Lynch", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2006.5", "isca", 2006]], "Onur Mutlu": [0, ["A Case for MLP-Aware Cache Replacement", ["Moinuddin K. Qureshi", "Daniel N. Lynch", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2006.5", "isca", 2006]], "Chenyu Yan": [0, ["Improving Cost, Performance, and Security of Memory Encryption and Authentication", ["Chenyu Yan", "Daniel Englender", "Milos Prvulovic", "Brian Rogers", "Yan Solihin"], "https://doi.org/10.1109/ISCA.2006.22", "isca", 2006]], "Daniel Englender": [0, ["Improving Cost, Performance, and Security of Memory Encryption and Authentication", ["Chenyu Yan", "Daniel Englender", "Milos Prvulovic", "Brian Rogers", "Yan Solihin"], "https://doi.org/10.1109/ISCA.2006.22", "isca", 2006]], "Milos Prvulovic": [0, ["Improving Cost, Performance, and Security of Memory Encryption and Authentication", ["Chenyu Yan", "Daniel Englender", "Milos Prvulovic", "Brian Rogers", "Yan Solihin"], "https://doi.org/10.1109/ISCA.2006.22", "isca", 2006]], "Brian Rogers": [0, ["Improving Cost, Performance, and Security of Memory Encryption and Authentication", ["Chenyu Yan", "Daniel Englender", "Milos Prvulovic", "Brian Rogers", "Yan Solihin"], "https://doi.org/10.1109/ISCA.2006.22", "isca", 2006]], "Yan Solihin": [0, ["Improving Cost, Performance, and Security of Memory Encryption and Authentication", ["Chenyu Yan", "Daniel Englender", "Milos Prvulovic", "Brian Rogers", "Yan Solihin"], "https://doi.org/10.1109/ISCA.2006.22", "isca", 2006]], "Benjamin C. Brodie": [0, ["A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching", ["Benjamin C. Brodie", "David E. Taylor", "Ron K. Cytron"], "https://doi.org/10.1109/ISCA.2006.7", "isca", 2006]], "David E. Taylor": [0, ["A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching", ["Benjamin C. Brodie", "David E. Taylor", "Ron K. Cytron"], "https://doi.org/10.1109/ISCA.2006.7", "isca", 2006]], "Ron K. Cytron": [0, ["A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching", ["Benjamin C. Brodie", "David E. Taylor", "Ron K. Cytron"], "https://doi.org/10.1109/ISCA.2006.7", "isca", 2006]], "Jahangir Hasan": [0, ["Chisel: A Storage-efficient, Collision-free Hash-based Network Processing Architecture", ["Jahangir Hasan", "Srihari Cadambi", "Venkata Jakkula", "Srimat T. Chakradhar"], "https://doi.org/10.1109/ISCA.2006.14", "isca", 2006]], "Srihari Cadambi": [0, ["Chisel: A Storage-efficient, Collision-free Hash-based Network Processing Architecture", ["Jahangir Hasan", "Srihari Cadambi", "Venkata Jakkula", "Srimat T. Chakradhar"], "https://doi.org/10.1109/ISCA.2006.14", "isca", 2006]], "Venkata Jakkula": [0, ["Chisel: A Storage-efficient, Collision-free Hash-based Network Processing Architecture", ["Jahangir Hasan", "Srihari Cadambi", "Venkata Jakkula", "Srimat T. Chakradhar"], "https://doi.org/10.1109/ISCA.2006.14", "isca", 2006]], "Srimat T. Chakradhar": [0, ["Chisel: A Storage-efficient, Collision-free Hash-based Network Processing Architecture", ["Jahangir Hasan", "Srihari Cadambi", "Venkata Jakkula", "Srimat T. Chakradhar"], "https://doi.org/10.1109/ISCA.2006.14", "isca", 2006]], "Christopher B. Colohan": [0, ["Tolerating Dependences Between Large Speculative Threads Via Sub-Threads", ["Christopher B. Colohan", "Anastassia Ailamaki", "J. Gregory Steffan", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2006.43", "isca", 2006]], "Anastassia Ailamaki": [0, ["Tolerating Dependences Between Large Speculative Threads Via Sub-Threads", ["Christopher B. Colohan", "Anastassia Ailamaki", "J. Gregory Steffan", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2006.43", "isca", 2006], ["Spatial Memory Streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastassia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2006.38", "isca", 2006]], "J. Gregory Steffan": [0, ["Tolerating Dependences Between Large Speculative Threads Via Sub-Threads", ["Christopher B. Colohan", "Anastassia Ailamaki", "J. Gregory Steffan", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2006.43", "isca", 2006]], "Todd C. Mowry": [0, ["Tolerating Dependences Between Large Speculative Threads Via Sub-Threads", ["Christopher B. Colohan", "Anastassia Ailamaki", "J. Gregory Steffan", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2006.43", "isca", 2006]], "Luis Ceze": [0, ["Bulk Disambiguation of Speculative Threads in Multiprocessors", ["Luis Ceze", "James Tuck", "Josep Torrellas", "Calin Cascaval"], "https://doi.org/10.1109/ISCA.2006.13", "isca", 2006]], "James Tuck": [0, ["Bulk Disambiguation of Speculative Threads in Multiprocessors", ["Luis Ceze", "James Tuck", "Josep Torrellas", "Calin Cascaval"], "https://doi.org/10.1109/ISCA.2006.13", "isca", 2006]], "Josep Torrellas": [0, ["Bulk Disambiguation of Speculative Threads in Multiprocessors", ["Luis Ceze", "James Tuck", "Josep Torrellas", "Calin Cascaval"], "https://doi.org/10.1109/ISCA.2006.13", "isca", 2006], ["Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors", ["Karin Strauss", "Xiaowei Shen", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2006.21", "isca", 2006]], "Calin Cascaval": [0, ["Bulk Disambiguation of Speculative Threads in Multiprocessors", ["Luis Ceze", "James Tuck", "Josep Torrellas", "Calin Cascaval"], "https://doi.org/10.1109/ISCA.2006.13", "isca", 2006]], "Seungryul Choi": [0.9989897012710571, ["Learning-Based SMT Processor Resource Distribution via Hill-Climbing", ["Seungryul Choi", "Donald Yeung"], "https://doi.org/10.1109/ISCA.2006.25", "isca", 2006]], "Donald Yeung": [0, ["Learning-Based SMT Processor Resource Distribution via Hill-Climbing", ["Seungryul Choi", "Donald Yeung"], "https://doi.org/10.1109/ISCA.2006.25", "isca", 2006]], "Stephen Somogyi": [0, ["Spatial Memory Streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastassia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2006.38", "isca", 2006]], "Thomas F. Wenisch": [0, ["Spatial Memory Streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastassia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2006.38", "isca", 2006]], "Babak Falsafi": [0, ["Spatial Memory Streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastassia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2006.38", "isca", 2006]], "Andreas Moshovos": [0, ["Spatial Memory Streaming", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastassia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2006.38", "isca", 2006]], "Jichuan Chang": [2.3481786115553405e-06, ["Cooperative Caching for Chip Multiprocessors", ["Jichuan Chang", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.2006.17", "isca", 2006]], "Gurindar S. Sohi": [0, ["Cooperative Caching for Chip Multiprocessors", ["Jichuan Chang", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.2006.17", "isca", 2006], ["Program Demultiplexing: Data-flow based Speculative Parallelization of Methods in Sequential Programs", ["Saisanthosh Balakrishnan", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.2006.31", "isca", 2006]], "Shiliang Hu": [0, ["Reducing Startup Time in Co-Designed Virtual Machines", ["Shiliang Hu", "James E. Smith"], "https://doi.org/10.1109/ISCA.2006.33", "isca", 2006]], "James E. Smith": [0, ["Reducing Startup Time in Co-Designed Virtual Machines", ["Shiliang Hu", "James E. Smith"], "https://doi.org/10.1109/ISCA.2006.33", "isca", 2006]], "Qing Yang": [0.00010747280612122267, ["TRAP-Array: A Disk Array Architecture Providing Timely Recovery to Any Point-in-time", ["Qing Yang", "Weijun Xiao", "Jin Ren"], "https://doi.org/10.1109/ISCA.2006.44", "isca", 2006]], "Weijun Xiao": [0, ["TRAP-Array: A Disk Array Architecture Providing Timely Recovery to Any Point-in-time", ["Qing Yang", "Weijun Xiao", "Jin Ren"], "https://doi.org/10.1109/ISCA.2006.44", "isca", 2006]], "Jin Ren": [0, ["TRAP-Array: A Disk Array Architecture Providing Timely Recovery to Any Point-in-time", ["Qing Yang", "Weijun Xiao", "Jin Ren"], "https://doi.org/10.1109/ISCA.2006.44", "isca", 2006]], "Saisanthosh Balakrishnan": [0, ["Program Demultiplexing: Data-flow based Speculative Parallelization of Methods in Sequential Programs", ["Saisanthosh Balakrishnan", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.2006.31", "isca", 2006]], "Steven Swanson": [0, ["Area-Performance Trade-offs in Tiled Dataflow Architectures", ["Steven Swanson", "Andrew Putnam", "Martha Mercaldi", "Ken Michelson", "Andrew Petersen", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1109/ISCA.2006.10", "isca", 2006]], "Andrew Putnam": [0, ["Area-Performance Trade-offs in Tiled Dataflow Architectures", ["Steven Swanson", "Andrew Putnam", "Martha Mercaldi", "Ken Michelson", "Andrew Petersen", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1109/ISCA.2006.10", "isca", 2006]], "Martha Mercaldi": [0, ["Area-Performance Trade-offs in Tiled Dataflow Architectures", ["Steven Swanson", "Andrew Putnam", "Martha Mercaldi", "Ken Michelson", "Andrew Petersen", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1109/ISCA.2006.10", "isca", 2006]], "Ken Michelson": [0, ["Area-Performance Trade-offs in Tiled Dataflow Architectures", ["Steven Swanson", "Andrew Putnam", "Martha Mercaldi", "Ken Michelson", "Andrew Petersen", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1109/ISCA.2006.10", "isca", 2006]], "Andrew Petersen": [0, ["Area-Performance Trade-offs in Tiled Dataflow Architectures", ["Steven Swanson", "Andrew Putnam", "Martha Mercaldi", "Ken Michelson", "Andrew Petersen", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1109/ISCA.2006.10", "isca", 2006]], "Andrew Schwerin": [0, ["Area-Performance Trade-offs in Tiled Dataflow Architectures", ["Steven Swanson", "Andrew Putnam", "Martha Mercaldi", "Ken Michelson", "Andrew Petersen", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1109/ISCA.2006.10", "isca", 2006]], "Mark Oskin": [0, ["Area-Performance Trade-offs in Tiled Dataflow Architectures", ["Steven Swanson", "Andrew Putnam", "Martha Mercaldi", "Ken Michelson", "Andrew Petersen", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1109/ISCA.2006.10", "isca", 2006]], "Susan J. Eggers": [0, ["Area-Performance Trade-offs in Tiled Dataflow Architectures", ["Steven Swanson", "Andrew Putnam", "Martha Mercaldi", "Ken Michelson", "Andrew Petersen", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1109/ISCA.2006.10", "isca", 2006]], "Karin Strauss": [0, ["Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors", ["Karin Strauss", "Xiaowei Shen", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2006.21", "isca", 2006]], "Xiaowei Shen": [0, ["Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors", ["Karin Strauss", "Xiaowei Shen", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2006.21", "isca", 2006]], "Liqun Cheng": [0, ["Interconnect-Aware Coherence Protocols for Chip Multiprocessors", ["Liqun Cheng", "Naveen Muralimanohar", "Karthik Ramani", "Rajeev Balasubramonian", "John B. Carter"], "https://doi.org/10.1109/ISCA.2006.23", "isca", 2006]], "Naveen Muralimanohar": [0, ["Interconnect-Aware Coherence Protocols for Chip Multiprocessors", ["Liqun Cheng", "Naveen Muralimanohar", "Karthik Ramani", "Rajeev Balasubramonian", "John B. Carter"], "https://doi.org/10.1109/ISCA.2006.23", "isca", 2006]], "Karthik Ramani": [0, ["Interconnect-Aware Coherence Protocols for Chip Multiprocessors", ["Liqun Cheng", "Naveen Muralimanohar", "Karthik Ramani", "Rajeev Balasubramonian", "John B. Carter"], "https://doi.org/10.1109/ISCA.2006.23", "isca", 2006]], "Rajeev Balasubramonian": [0, ["Interconnect-Aware Coherence Protocols for Chip Multiprocessors", ["Liqun Cheng", "Naveen Muralimanohar", "Karthik Ramani", "Rajeev Balasubramonian", "John B. Carter"], "https://doi.org/10.1109/ISCA.2006.23", "isca", 2006]], "John B. Carter": [0, ["Interconnect-Aware Coherence Protocols for Chip Multiprocessors", ["Liqun Cheng", "Naveen Muralimanohar", "Karthik Ramani", "Rajeev Balasubramonian", "John B. Carter"], "https://doi.org/10.1109/ISCA.2006.23", "isca", 2006]], "Steve Herrod": [0, ["The Future of Virtualization Technology", ["Steve Herrod"], "https://doi.org/10.1109/ISCA.2006.42", "isca", 2006]], "Rodney Van Meter": [0, ["Distributed Arithmetic on a Quantum Multicomputer", ["Rodney Van Meter", "Kae Nemoto", "W. J. Munro", "Kohei M. Itoh"], "https://doi.org/10.1109/ISCA.2006.19", "isca", 2006]], "Kae Nemoto": [0, ["Distributed Arithmetic on a Quantum Multicomputer", ["Rodney Van Meter", "Kae Nemoto", "W. J. Munro", "Kohei M. Itoh"], "https://doi.org/10.1109/ISCA.2006.19", "isca", 2006]], "W. J. Munro": [0, ["Distributed Arithmetic on a Quantum Multicomputer", ["Rodney Van Meter", "Kae Nemoto", "W. J. Munro", "Kohei M. Itoh"], "https://doi.org/10.1109/ISCA.2006.19", "isca", 2006]], "Kohei M. Itoh": [0, ["Distributed Arithmetic on a Quantum Multicomputer", ["Rodney Van Meter", "Kae Nemoto", "W. J. Munro", "Kohei M. Itoh"], "https://doi.org/10.1109/ISCA.2006.19", "isca", 2006]], "Nemanja Isailovic": [0, ["Interconnection Networks for Scalable Quantum Computers", ["Nemanja Isailovic", "Yatish Patel", "Mark Whitney", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2006.24", "isca", 2006]], "Yatish Patel": [0, ["Interconnection Networks for Scalable Quantum Computers", ["Nemanja Isailovic", "Yatish Patel", "Mark Whitney", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2006.24", "isca", 2006]], "Mark Whitney": [0, ["Interconnection Networks for Scalable Quantum Computers", ["Nemanja Isailovic", "Yatish Patel", "Mark Whitney", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2006.24", "isca", 2006]], "John Kubiatowicz": [0, ["Interconnection Networks for Scalable Quantum Computers", ["Nemanja Isailovic", "Yatish Patel", "Mark Whitney", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2006.24", "isca", 2006]], "Darshan D. Thaker": [0, ["Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing", ["Darshan D. Thaker", "Tzvetan S. Metodi", "Andrew W. Cross", "Isaac L. Chuang", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2006.32", "isca", 2006]], "Tzvetan S. Metodi": [0, ["Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing", ["Darshan D. Thaker", "Tzvetan S. Metodi", "Andrew W. Cross", "Isaac L. Chuang", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2006.32", "isca", 2006]], "Andrew W. Cross": [0, ["Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing", ["Darshan D. Thaker", "Tzvetan S. Metodi", "Andrew W. Cross", "Isaac L. Chuang", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2006.32", "isca", 2006]], "Isaac L. Chuang": [0, ["Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing", ["Darshan D. Thaker", "Tzvetan S. Metodi", "Andrew W. Cross", "Isaac L. Chuang", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2006.32", "isca", 2006]], "Frederic T. Chong": [2.5101569928974974e-15, ["Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing", ["Darshan D. Thaker", "Tzvetan S. Metodi", "Andrew W. Cross", "Isaac L. Chuang", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2006.32", "isca", 2006]]}