Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/sw/vivado_pro/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5254c809de940d5877c7b07b112dcb7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot datapath_t_behav xil_defaultlib.datapath_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/datapath.v" Line 3. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/flopenr.v" Line 1. Module flopenr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/flop.v" Line 1. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/flopen.v" Line 1. Module flopen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/flop.v" Line 1. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/flop.v" Line 1. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/flop.v" Line 1. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/mux2.v" Line 1. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/mux3.v" Line 1. Module mux3(width=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/mux3.v" Line 1. Module mux3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/mux3.v" Line 1. Module mux3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/mux3.v" Line 1. Module mux3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/pingpong2/pingpong2.srcs/sources_1/new/mux4.v" Line 1. Module mux4 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3(width=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.datapath_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_t_behav
