-- Project:   Combine
-- Generated: 05/09/2018 15:59:40
-- PSoC Creator  4.2

ENTITY Combine IS
    PORT(
        \lcdDisplay:LCDPort(0)_PAD\ : OUT std_ulogic;
        \lcdDisplay:LCDPort(1)_PAD\ : OUT std_ulogic;
        \lcdDisplay:LCDPort(2)_PAD\ : OUT std_ulogic;
        \lcdDisplay:LCDPort(3)_PAD\ : OUT std_ulogic;
        \lcdDisplay:LCDPort(4)_PAD\ : OUT std_ulogic;
        \lcdDisplay:LCDPort(5)_PAD\ : OUT std_ulogic;
        \lcdDisplay:LCDPort(6)_PAD\ : OUT std_ulogic;
        pinCalibrateOut(0)_PAD : OUT std_ulogic;
        pinCalibrateIn(0)_PAD : IN std_ulogic;
        pinClock(0)_PAD : OUT std_ulogic;
        pinShift_Load(0)_PAD : OUT std_ulogic;
        pinButton8(0)_PAD : IN std_ulogic;
        pinButton7(0)_PAD : IN std_ulogic;
        pinButton6(0)_PAD : IN std_ulogic;
        pinButton5(0)_PAD : IN std_ulogic;
        pinDMK(0)_PAD : IN std_ulogic;
        pinButton4(0)_PAD : IN std_ulogic;
        pinButton3(0)_PAD : IN std_ulogic;
        pinButton2(0)_PAD : IN std_ulogic;
        pinButton1(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Combine;

ARCHITECTURE __DEFAULT__ OF Combine IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Net_106 : bit;
    SIGNAL Net_32 : bit;
    ATTRIBUTE udbclken_assigned OF Net_32 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_32 : SIGNAL IS true;
    SIGNAL Net_32_local : bit;
    SIGNAL Net_371 : bit;
    SIGNAL Net_382 : bit;
    SIGNAL Net_415 : bit;
    SIGNAL Net_423 : bit;
    SIGNAL Net_482 : bit;
    SIGNAL Net_482_SYNCOUT : bit;
    SIGNAL Net_492 : bit;
    SIGNAL Net_526 : bit;
    SIGNAL Net_526_SYNCOUT : bit;
    SIGNAL Net_527 : bit;
    SIGNAL Net_527_SYNCOUT : bit;
    SIGNAL Net_528 : bit;
    SIGNAL Net_528_SYNCOUT : bit;
    SIGNAL Net_529 : bit;
    SIGNAL Net_529_SYNCOUT : bit;
    SIGNAL Net_530 : bit;
    ATTRIBUTE global_signal OF Net_530 : SIGNAL IS true;
    SIGNAL Net_530_local : bit;
    SIGNAL Net_56 : bit;
    SIGNAL Net_56_SYNCOUT : bit;
    SIGNAL Net_586 : bit;
    ATTRIBUTE udbclken_assigned OF Net_586 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_586 : SIGNAL IS true;
    SIGNAL Net_586_local : bit;
    SIGNAL Net_629 : bit;
    SIGNAL Net_654 : bit;
    SIGNAL Net_654_SYNCOUT : bit;
    SIGNAL Net_655 : bit;
    SIGNAL Net_655_SYNCOUT : bit;
    SIGNAL Net_656 : bit;
    SIGNAL Net_656_SYNCOUT : bit;
    SIGNAL Net_682 : bit;
    SIGNAL Net_71 : bit;
    SIGNAL Net_749 : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:control_0\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:control_1\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:control_2\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:control_3\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:control_4\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:control_5\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:control_6\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:control_7\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:prevCompare1\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:status_0\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:status_2\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:status_3\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:tc_i\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:control_0\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:control_1\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:control_2\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:control_3\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:control_4\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:control_5\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:control_6\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:control_7\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:count_enable\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:count_stored_i\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:per_equal\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:prevCompare\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:reload\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:status_0\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:status_1\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:status_2\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:status_5\ : bit;
    SIGNAL \counterANTPlus:CounterUDB:status_6\ : bit;
    SIGNAL \counterPolarC:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \counterPolarC:CounterUDB:control_0\ : bit;
    SIGNAL \counterPolarC:CounterUDB:control_1\ : bit;
    SIGNAL \counterPolarC:CounterUDB:control_2\ : bit;
    SIGNAL \counterPolarC:CounterUDB:control_3\ : bit;
    SIGNAL \counterPolarC:CounterUDB:control_4\ : bit;
    SIGNAL \counterPolarC:CounterUDB:control_5\ : bit;
    SIGNAL \counterPolarC:CounterUDB:control_6\ : bit;
    SIGNAL \counterPolarC:CounterUDB:control_7\ : bit;
    SIGNAL \counterPolarC:CounterUDB:count_enable\ : bit;
    SIGNAL \counterPolarC:CounterUDB:count_stored_i\ : bit;
    SIGNAL \counterPolarC:CounterUDB:hwCapture\ : bit;
    SIGNAL \counterPolarC:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \counterPolarC:CounterUDB:per_equal\ : bit;
    SIGNAL \counterPolarC:CounterUDB:prevCapture\ : bit;
    SIGNAL \counterPolarC:CounterUDB:prevCompare\ : bit;
    SIGNAL \counterPolarC:CounterUDB:status_0\ : bit;
    SIGNAL \counterPolarC:CounterUDB:status_1\ : bit;
    SIGNAL \counterPolarC:CounterUDB:status_2\ : bit;
    SIGNAL \counterPolarC:CounterUDB:status_5\ : bit;
    SIGNAL \counterPolarC:CounterUDB:status_6\ : bit;
    SIGNAL \counterPolarS:CounterUDB:cmp_less\ : bit;
    SIGNAL \counterPolarS:CounterUDB:control_0\ : bit;
    SIGNAL \counterPolarS:CounterUDB:control_1\ : bit;
    SIGNAL \counterPolarS:CounterUDB:control_2\ : bit;
    SIGNAL \counterPolarS:CounterUDB:control_3\ : bit;
    SIGNAL \counterPolarS:CounterUDB:control_4\ : bit;
    SIGNAL \counterPolarS:CounterUDB:control_5\ : bit;
    SIGNAL \counterPolarS:CounterUDB:control_6\ : bit;
    SIGNAL \counterPolarS:CounterUDB:control_7\ : bit;
    SIGNAL \counterPolarS:CounterUDB:count_enable\ : bit;
    SIGNAL \counterPolarS:CounterUDB:count_stored_i\ : bit;
    SIGNAL \counterPolarS:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \counterPolarS:CounterUDB:per_equal\ : bit;
    SIGNAL \counterPolarS:CounterUDB:prevCompare\ : bit;
    SIGNAL \counterPolarS:CounterUDB:status_0\ : bit;
    SIGNAL \counterPolarS:CounterUDB:status_1\ : bit;
    SIGNAL \counterPolarS:CounterUDB:status_2\ : bit;
    SIGNAL \counterPolarS:CounterUDB:status_5\ : bit;
    SIGNAL \counterPolarS:CounterUDB:status_6\ : bit;
    SIGNAL \counterShift:Net_42\ : bit;
    SIGNAL \counterShift:Net_47\ : bit;
    SIGNAL \\\lcdDisplay:LCDPort(0)\\__PA\ : bit;
    SIGNAL \\\lcdDisplay:LCDPort(1)\\__PA\ : bit;
    SIGNAL \\\lcdDisplay:LCDPort(2)\\__PA\ : bit;
    SIGNAL \\\lcdDisplay:LCDPort(3)\\__PA\ : bit;
    SIGNAL \\\lcdDisplay:LCDPort(4)\\__PA\ : bit;
    SIGNAL \\\lcdDisplay:LCDPort(5)\\__PA\ : bit;
    SIGNAL \\\lcdDisplay:LCDPort(6)\\__PA\ : bit;
    SIGNAL \pgaANTPlus:Net_41\ : bit;
    SIGNAL \pgaPolarC:Net_41\ : bit;
    SIGNAL \pgaPolarS:Net_41\ : bit;
    SIGNAL \shiftregReceiver:bSR:control_1\ : bit;
    SIGNAL \shiftregReceiver:bSR:control_2\ : bit;
    SIGNAL \shiftregReceiver:bSR:control_3\ : bit;
    SIGNAL \shiftregReceiver:bSR:control_4\ : bit;
    SIGNAL \shiftregReceiver:bSR:control_5\ : bit;
    SIGNAL \shiftregReceiver:bSR:control_6\ : bit;
    SIGNAL \shiftregReceiver:bSR:control_7\ : bit;
    SIGNAL \shiftregReceiver:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \shiftregReceiver:bSR:status_3\ : bit;
    SIGNAL \shiftregReceiver:bSR:status_4\ : bit;
    SIGNAL \shiftregReceiver:bSR:status_5\ : bit;
    SIGNAL \shiftregReceiver:bSR:status_6\ : bit;
    SIGNAL \shiftregSender:bSR:control_1\ : bit;
    SIGNAL \shiftregSender:bSR:control_2\ : bit;
    SIGNAL \shiftregSender:bSR:control_3\ : bit;
    SIGNAL \shiftregSender:bSR:control_4\ : bit;
    SIGNAL \shiftregSender:bSR:control_5\ : bit;
    SIGNAL \shiftregSender:bSR:control_6\ : bit;
    SIGNAL \shiftregSender:bSR:control_7\ : bit;
    SIGNAL \shiftregSender:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \shiftregSender:bSR:load_reg\ : bit;
    SIGNAL \shiftregSender:bSR:status_0\ : bit;
    SIGNAL \shiftregSender:bSR:status_3\ : bit;
    SIGNAL \shiftregSender:bSR:status_4\ : bit;
    SIGNAL \shiftregSender:bSR:status_5\ : bit;
    SIGNAL \shiftregSender:bSR:status_6\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL pinANTPlus(0)__PA : bit;
    SIGNAL pinANTPlusLED(0)__PA : bit;
    SIGNAL pinButton1(0)__PA : bit;
    SIGNAL pinButton2(0)__PA : bit;
    SIGNAL pinButton3(0)__PA : bit;
    SIGNAL pinButton4(0)__PA : bit;
    SIGNAL pinButton5(0)__PA : bit;
    SIGNAL pinButton6(0)__PA : bit;
    SIGNAL pinButton7(0)__PA : bit;
    SIGNAL pinButton8(0)__PA : bit;
    SIGNAL pinCalibrateIn(0)__PA : bit;
    SIGNAL pinCalibrateOut(0)__PA : bit;
    SIGNAL pinClock(0)__PA : bit;
    SIGNAL pinDMK(0)__PA : bit;
    SIGNAL pinPolarC(0)__PA : bit;
    SIGNAL pinPolarCLED(0)__PA : bit;
    SIGNAL pinPolarS(0)__PA : bit;
    SIGNAL pinPolarSLED(0)__PA : bit;
    SIGNAL pinShift_Load(0)__PA : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_1__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \lcdDisplay:LCDPort(0)\ : LABEL IS "iocell1";
    ATTRIBUTE Location OF \lcdDisplay:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \lcdDisplay:LCDPort(1)\ : LABEL IS "iocell2";
    ATTRIBUTE Location OF \lcdDisplay:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \lcdDisplay:LCDPort(2)\ : LABEL IS "iocell3";
    ATTRIBUTE Location OF \lcdDisplay:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \lcdDisplay:LCDPort(3)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \lcdDisplay:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \lcdDisplay:LCDPort(4)\ : LABEL IS "iocell5";
    ATTRIBUTE Location OF \lcdDisplay:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \lcdDisplay:LCDPort(5)\ : LABEL IS "iocell6";
    ATTRIBUTE Location OF \lcdDisplay:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \lcdDisplay:LCDPort(6)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \lcdDisplay:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF pinCalibrateOut(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF pinCalibrateOut(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF pinCalibrateIn(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF pinCalibrateIn(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF pinClock(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF pinClock(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF pinShift_Load(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF pinShift_Load(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF pinPolarC(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF pinPolarC(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF pinPolarS(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF pinPolarS(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF pinPolarCLED(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF pinPolarCLED(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF pinPolarSLED(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF pinPolarSLED(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF pinANTPlus(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF pinANTPlus(0) : LABEL IS "P4[7]";
    ATTRIBUTE lib_model OF pinANTPlusLED(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF pinANTPlusLED(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF pinButton8(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF pinButton8(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF pinButton7(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF pinButton7(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF pinButton6(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF pinButton6(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF pinButton5(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF pinButton5(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF pinDMK(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF pinDMK(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF pinButton4(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF pinButton4(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF pinButton3(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF pinButton3(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF pinButton2(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF pinButton2(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF pinButton1(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF pinButton1(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF \shiftregSender:bSR:status_0\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF Net_492 : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \counterPolarC:CounterUDB:hwCapture\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \counterPolarC:CounterUDB:status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \counterPolarC:CounterUDB:status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \counterPolarC:CounterUDB:count_enable\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \counterPolarS:CounterUDB:status_0\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \counterPolarS:CounterUDB:status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \counterPolarS:CounterUDB:count_enable\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \counterANTPlus:CounterUDB:reload\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \counterANTPlus:CounterUDB:status_0\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \counterANTPlus:CounterUDB:status_2\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \counterANTPlus:CounterUDB:count_enable\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \PWMPulseCapture:PWMUDB:status_2\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \shiftregReceiver:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \shiftregReceiver:bSR:StsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \shiftregSender:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \shiftregSender:bSR:StsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \shiftregSender:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \pgaPolarC:SC\ : LABEL IS "F(SC,2)";
    ATTRIBUTE Location OF \pgaPolarS:SC\ : LABEL IS "F(SC,0)";
    ATTRIBUTE Location OF \pgaANTPlus:SC\ : LABEL IS "F(SC,3)";
    ATTRIBUTE lib_model OF \counterPolarC:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \counterPolarC:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \counterPolarC:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \counterPolarS:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \counterPolarS:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \counterPolarS:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \counterANTPlus:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \counterANTPlus:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \counterANTPlus:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \PWMPulseCapture:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \PWMPulseCapture:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \statusButton:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE lib_model OF \shiftregSender:bSR:load_reg\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \counterPolarC:CounterUDB:prevCapture\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \counterPolarC:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \counterPolarC:CounterUDB:prevCompare\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \counterPolarC:CounterUDB:count_stored_i\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \counterPolarS:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \counterPolarS:CounterUDB:prevCompare\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \counterPolarS:CounterUDB:count_stored_i\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \counterANTPlus:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \counterANTPlus:CounterUDB:prevCompare\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \counterANTPlus:CounterUDB:count_stored_i\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \PWMPulseCapture:PWMUDB:runmode_enable\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \PWMPulseCapture:PWMUDB:prevCompare1\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \PWMPulseCapture:PWMUDB:status_0\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF Net_749 : LABEL IS "macrocell31";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statuscell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statuscell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statuscell : COMPONENT IS "reset";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_586,
            dclk_0 => Net_586_local,
            dclk_glb_1 => Net_32,
            dclk_1 => Net_32_local,
            dclk_glb_2 => Net_530,
            dclk_2 => Net_530_local,
            dclk_glb_ff_1 => \ClockBlock.dclk_glb_ff_1__sig\);

    \lcdDisplay:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "315cce41-810d-4a10-b718-f8089c652b3e/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_buffer_sel => "00000000000000",
            input_clk_en => 0,
            input_sync => "1111111",
            input_sync_mode => "0000000",
            intr_mode => "00000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            oe_reset => 0,
            oe_sync => "0000000",
            output_clk_en => 0,
            output_clock_mode => "0000000",
            output_conn => "0000000",
            output_mode => "0000000",
            output_reset => 0,
            output_sync => "0000000",
            ovt_hyst_trim => "0000000",
            ovt_needed => "0000000",
            ovt_slew_control => "00000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111111",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \lcdDisplay:LCDPort(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\lcdDisplay:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\lcdDisplay:LCDPort(0)\\__PA\,
            oe => open,
            pad_in => \lcdDisplay:LCDPort(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \lcdDisplay:LCDPort(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\lcdDisplay:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\lcdDisplay:LCDPort(1)\\__PA\,
            oe => open,
            pad_in => \lcdDisplay:LCDPort(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \lcdDisplay:LCDPort(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\lcdDisplay:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\lcdDisplay:LCDPort(2)\\__PA\,
            oe => open,
            pad_in => \lcdDisplay:LCDPort(2)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \lcdDisplay:LCDPort(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\lcdDisplay:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\lcdDisplay:LCDPort(3)\\__PA\,
            oe => open,
            pad_in => \lcdDisplay:LCDPort(3)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \lcdDisplay:LCDPort(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\lcdDisplay:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\lcdDisplay:LCDPort(4)\\__PA\,
            oe => open,
            pad_in => \lcdDisplay:LCDPort(4)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \lcdDisplay:LCDPort(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\lcdDisplay:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\lcdDisplay:LCDPort(5)\\__PA\,
            oe => open,
            pad_in => \lcdDisplay:LCDPort(5)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \lcdDisplay:LCDPort(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\lcdDisplay:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\lcdDisplay:LCDPort(6)\\__PA\,
            oe => open,
            pad_in => \lcdDisplay:LCDPort(6)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinCalibrateOut:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pinCalibrateOut(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinCalibrateOut",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinCalibrateOut(0)__PA,
            oe => open,
            pin_input => Net_415,
            pad_out => pinCalibrateOut(0)_PAD,
            pad_in => pinCalibrateOut(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinCalibrateIn:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "417e9928-cb12-467a-b60d-56dce6bc7aef",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    pinCalibrateIn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinCalibrateIn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinCalibrateIn(0)__PA,
            oe => open,
            fb => Net_56,
            pad_in => pinCalibrateIn(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinClock:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "045016d7-aa9d-4001-ae02-89d77d0779a6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pinClock(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinClock",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinClock(0)__PA,
            oe => open,
            pin_input => Net_32_local,
            pad_out => pinClock(0)_PAD,
            pad_in => pinClock(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinShift_Load:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fe3c8edd-e8c6-4b8f-8f64-53389040c863",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pinShift_Load(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinShift_Load",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinShift_Load(0)__PA,
            oe => open,
            pin_input => Net_492,
            pad_out => pinShift_Load(0)_PAD,
            pad_in => pinShift_Load(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinPolarC:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pinPolarC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinPolarC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => pinPolarC(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinPolarS:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2c69b1bb-7cd3-4fb3-9e58-5fb6184f85bc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pinPolarS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinPolarS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => pinPolarS(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinPolarCLED:logicalport
        GENERIC MAP(
            drive_mode => "101",
            ibuf_enabled => "1",
            id => "1bd4cec2-4d87-47e8-87f5-7902d9deccda",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pinPolarCLED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinPolarCLED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000111")
        PORT MAP(
            pa_out => pinPolarCLED(0)__PA,
            oe => open,
            fb => Net_629,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinPolarSLED:logicalport
        GENERIC MAP(
            drive_mode => "101",
            ibuf_enabled => "1",
            id => "e2828eae-4349-4cda-83cb-f3566d054602",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pinPolarSLED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinPolarSLED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000111")
        PORT MAP(
            pa_out => pinPolarSLED(0)__PA,
            oe => open,
            fb => Net_371,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinANTPlus:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "7af6e164-9954-40be-a014-47dc777c99d7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pinANTPlus(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinANTPlus",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => pinANTPlus(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinANTPlusLED:logicalport
        GENERIC MAP(
            drive_mode => "101",
            ibuf_enabled => "1",
            id => "e4856e26-7a4b-4d54-8ef6-9933592017d1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pinANTPlusLED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinANTPlusLED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000111")
        PORT MAP(
            pa_out => pinANTPlusLED(0)__PA,
            oe => open,
            fb => Net_382,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinButton8:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "7c8f67f4-bcb7-4ed7-9a48-280f3b28c760",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    pinButton8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinButton8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinButton8(0)__PA,
            oe => open,
            fb => Net_656,
            pad_in => pinButton8(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinButton7:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8075a626-9fab-4e08-9aad-8edcaf2b1468",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    pinButton7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinButton7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinButton7(0)__PA,
            oe => open,
            fb => Net_655,
            pad_in => pinButton7(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinButton6:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "dca00cfc-dda6-4499-a362-8c4b6efd283e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    pinButton6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinButton6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinButton6(0)__PA,
            oe => open,
            fb => Net_654,
            pad_in => pinButton6(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinButton5:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "94dbae5f-f8c3-4f17-8ec3-2d5b95193a64",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    pinButton5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinButton5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinButton5(0)__PA,
            oe => open,
            fb => Net_482,
            pad_in => pinButton5(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinDMK:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "67bc599a-2c10-4beb-9587-91bbec764570",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    pinDMK(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinDMK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinDMK(0)__PA,
            oe => open,
            pad_in => pinDMK(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinButton4:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "9d140794-c225-4851-987b-1af8f8f92782",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    pinButton4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinButton4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinButton4(0)__PA,
            oe => open,
            fb => Net_529,
            pad_in => pinButton4(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinButton3:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "a74aaa86-92c8-43ac-8104-a2f709270676",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    pinButton3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinButton3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinButton3(0)__PA,
            oe => open,
            fb => Net_528,
            pad_in => pinButton3(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinButton2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "5f51e14e-4930-443d-a469-6d9ff99bf5e8",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    pinButton2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinButton2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinButton2(0)__PA,
            oe => open,
            fb => Net_527,
            pad_in => pinButton2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pinButton1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "4c15b41e-e284-4978-99e7-5aaee19bd0ce",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    pinButton1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pinButton1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pinButton1(0)__PA,
            oe => open,
            fb => Net_526,
            pad_in => pinButton1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \shiftregSender:bSR:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \shiftregSender:bSR:status_0\,
            main_0 => Net_423,
            main_1 => \shiftregSender:bSR:load_reg\);

    Net_492:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_492,
            main_0 => Net_423);

    \counterPolarC:CounterUDB:hwCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarC:CounterUDB:hwCapture\,
            main_0 => \counterPolarC:CounterUDB:prevCapture\,
            main_1 => Net_749);

    \counterPolarC:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarC:CounterUDB:status_0\,
            main_0 => \counterPolarC:CounterUDB:cmp_out_i\,
            main_1 => \counterPolarC:CounterUDB:prevCompare\);

    \counterPolarC:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarC:CounterUDB:status_2\,
            main_0 => \counterPolarC:CounterUDB:per_equal\,
            main_1 => \counterPolarC:CounterUDB:overflow_reg_i\);

    \counterPolarC:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarC:CounterUDB:count_enable\,
            main_0 => Net_629,
            main_1 => \counterPolarC:CounterUDB:control_7\,
            main_2 => \counterPolarC:CounterUDB:count_stored_i\);

    \counterPolarS:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarS:CounterUDB:status_0\,
            main_0 => \counterPolarS:CounterUDB:cmp_less\,
            main_1 => \counterPolarS:CounterUDB:prevCompare\);

    \counterPolarS:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarS:CounterUDB:status_2\,
            main_0 => \counterPolarS:CounterUDB:per_equal\,
            main_1 => \counterPolarS:CounterUDB:overflow_reg_i\);

    \counterPolarS:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarS:CounterUDB:count_enable\,
            main_0 => Net_371,
            main_1 => \counterPolarS:CounterUDB:control_7\,
            main_2 => \counterPolarS:CounterUDB:count_stored_i\);

    \counterANTPlus:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \counterANTPlus:CounterUDB:reload\,
            main_0 => \counterPolarC:CounterUDB:prevCapture\,
            main_1 => Net_749,
            main_2 => \counterANTPlus:CounterUDB:per_equal\);

    \counterANTPlus:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \counterANTPlus:CounterUDB:status_0\,
            main_0 => \counterANTPlus:CounterUDB:cmp_out_i\,
            main_1 => \counterANTPlus:CounterUDB:prevCompare\);

    \counterANTPlus:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \counterANTPlus:CounterUDB:status_2\,
            main_0 => \counterANTPlus:CounterUDB:per_equal\,
            main_1 => \counterANTPlus:CounterUDB:overflow_reg_i\);

    \counterANTPlus:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \counterANTPlus:CounterUDB:count_enable\,
            main_0 => Net_382,
            main_1 => \counterANTPlus:CounterUDB:control_7\,
            main_2 => \counterANTPlus:CounterUDB:count_stored_i\);

    pinCalibrateIn(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_56,
            out => Net_56_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PWMPulseCapture:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWMPulseCapture:PWMUDB:status_2\,
            main_0 => \PWMPulseCapture:PWMUDB:runmode_enable\,
            main_1 => \PWMPulseCapture:PWMUDB:tc_i\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \shiftregReceiver:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_32,
            control_7 => \shiftregReceiver:bSR:control_7\,
            control_6 => \shiftregReceiver:bSR:control_6\,
            control_5 => \shiftregReceiver:bSR:control_5\,
            control_4 => \shiftregReceiver:bSR:control_4\,
            control_3 => \shiftregReceiver:bSR:control_3\,
            control_2 => \shiftregReceiver:bSR:control_2\,
            control_1 => \shiftregReceiver:bSR:control_1\,
            control_0 => \shiftregReceiver:bSR:ctrl_clk_enable\,
            busclk => ClockBlock_BUS_CLK);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    \shiftregReceiver:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_32,
            status_6 => \shiftregReceiver:bSR:status_6\,
            status_5 => \shiftregReceiver:bSR:status_5\,
            status_4 => \shiftregReceiver:bSR:status_4\,
            status_3 => \shiftregReceiver:bSR:status_3\,
            status_2 => open,
            status_1 => Net_423,
            status_0 => open,
            interrupt => Net_106);

    \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_32,
            cs_addr_2 => \shiftregReceiver:bSR:ctrl_clk_enable\,
            route_si => Net_56_SYNCOUT,
            f1_load => Net_423,
            f0_bus_stat_comb => \shiftregReceiver:bSR:status_4\,
            f0_blk_stat_comb => \shiftregReceiver:bSR:status_3\,
            f1_bus_stat_comb => \shiftregReceiver:bSR:status_6\,
            f1_blk_stat_comb => \shiftregReceiver:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \shiftregSender:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_32,
            control_7 => \shiftregSender:bSR:control_7\,
            control_6 => \shiftregSender:bSR:control_6\,
            control_5 => \shiftregSender:bSR:control_5\,
            control_4 => \shiftregSender:bSR:control_4\,
            control_3 => \shiftregSender:bSR:control_3\,
            control_2 => \shiftregSender:bSR:control_2\,
            control_1 => \shiftregSender:bSR:control_1\,
            control_0 => \shiftregSender:bSR:ctrl_clk_enable\,
            busclk => ClockBlock_BUS_CLK);

    \shiftregSender:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_32,
            status_6 => \shiftregSender:bSR:status_6\,
            status_5 => \shiftregSender:bSR:status_5\,
            status_4 => \shiftregSender:bSR:status_4\,
            status_3 => \shiftregSender:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => \shiftregSender:bSR:status_0\,
            interrupt => Net_71);

    \shiftregSender:bSR:sC8:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_32,
            cs_addr_2 => \shiftregSender:bSR:ctrl_clk_enable\,
            cs_addr_1 => \shiftregSender:bSR:status_0\,
            so_comb => Net_415,
            f0_bus_stat_comb => \shiftregSender:bSR:status_4\,
            f0_blk_stat_comb => \shiftregSender:bSR:status_3\,
            f1_bus_stat_comb => \shiftregSender:bSR:status_6\,
            f1_blk_stat_comb => \shiftregSender:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK);

    isrLoadInt:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_71,
            clock => ClockBlock_BUS_CLK);

    \counterShift:CounterHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_1__sig\,
            kill => open,
            enable => __ZERO__,
            capture => open,
            timer_reset => open,
            tc => Net_423,
            cmp => \counterShift:Net_47\,
            irq => \counterShift:Net_42\);

    isrStoreInt:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_106,
            clock => ClockBlock_BUS_CLK);

    \pgaPolarC:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \pgaPolarC:Net_41\);

    \pgaPolarS:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \pgaPolarS:Net_41\);

    \pgaANTPlus:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => open,
            modout => \pgaANTPlus:Net_41\);

    \counterPolarC:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            control_7 => \counterPolarC:CounterUDB:control_7\,
            control_6 => \counterPolarC:CounterUDB:control_6\,
            control_5 => \counterPolarC:CounterUDB:control_5\,
            control_4 => \counterPolarC:CounterUDB:control_4\,
            control_3 => \counterPolarC:CounterUDB:control_3\,
            control_2 => \counterPolarC:CounterUDB:control_2\,
            control_1 => \counterPolarC:CounterUDB:control_1\,
            control_0 => \counterPolarC:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \counterPolarC:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            status_6 => \counterPolarC:CounterUDB:status_6\,
            status_5 => \counterPolarC:CounterUDB:status_5\,
            status_4 => \counterPolarC:CounterUDB:hwCapture\,
            status_3 => open,
            status_2 => \counterPolarC:CounterUDB:status_2\,
            status_1 => \counterPolarC:CounterUDB:status_1\,
            status_0 => \counterPolarC:CounterUDB:status_0\);

    \counterPolarC:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \counterPolarC:CounterUDB:count_enable\,
            cs_addr_0 => \counterPolarC:CounterUDB:hwCapture\,
            f0_load => \counterPolarC:CounterUDB:hwCapture\,
            ce0_comb => \counterPolarC:CounterUDB:per_equal\,
            z0_comb => \counterPolarC:CounterUDB:status_1\,
            ce1_comb => \counterPolarC:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \counterPolarC:CounterUDB:status_6\,
            f0_blk_stat_comb => \counterPolarC:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \counterPolarS:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            control_7 => \counterPolarS:CounterUDB:control_7\,
            control_6 => \counterPolarS:CounterUDB:control_6\,
            control_5 => \counterPolarS:CounterUDB:control_5\,
            control_4 => \counterPolarS:CounterUDB:control_4\,
            control_3 => \counterPolarS:CounterUDB:control_3\,
            control_2 => \counterPolarS:CounterUDB:control_2\,
            control_1 => \counterPolarS:CounterUDB:control_1\,
            control_0 => \counterPolarS:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \counterPolarS:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            status_6 => \counterPolarS:CounterUDB:status_6\,
            status_5 => \counterPolarS:CounterUDB:status_5\,
            status_4 => \counterPolarC:CounterUDB:hwCapture\,
            status_3 => open,
            status_2 => \counterPolarS:CounterUDB:status_2\,
            status_1 => \counterPolarS:CounterUDB:status_1\,
            status_0 => \counterPolarS:CounterUDB:status_0\);

    \counterPolarS:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \counterPolarS:CounterUDB:count_enable\,
            cs_addr_0 => \counterPolarC:CounterUDB:hwCapture\,
            f0_load => \counterPolarC:CounterUDB:hwCapture\,
            ce0_comb => \counterPolarS:CounterUDB:per_equal\,
            z0_comb => \counterPolarS:CounterUDB:status_1\,
            cl1_comb => \counterPolarS:CounterUDB:cmp_less\,
            f0_bus_stat_comb => \counterPolarS:CounterUDB:status_6\,
            f0_blk_stat_comb => \counterPolarS:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \counterANTPlus:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            control_7 => \counterANTPlus:CounterUDB:control_7\,
            control_6 => \counterANTPlus:CounterUDB:control_6\,
            control_5 => \counterANTPlus:CounterUDB:control_5\,
            control_4 => \counterANTPlus:CounterUDB:control_4\,
            control_3 => \counterANTPlus:CounterUDB:control_3\,
            control_2 => \counterANTPlus:CounterUDB:control_2\,
            control_1 => \counterANTPlus:CounterUDB:control_1\,
            control_0 => \counterANTPlus:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \counterANTPlus:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            status_6 => \counterANTPlus:CounterUDB:status_6\,
            status_5 => \counterANTPlus:CounterUDB:status_5\,
            status_4 => \counterPolarC:CounterUDB:hwCapture\,
            status_3 => open,
            status_2 => \counterANTPlus:CounterUDB:status_2\,
            status_1 => \counterANTPlus:CounterUDB:status_1\,
            status_0 => \counterANTPlus:CounterUDB:status_0\);

    \counterANTPlus:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \counterANTPlus:CounterUDB:count_enable\,
            cs_addr_0 => \counterANTPlus:CounterUDB:reload\,
            f0_load => \counterPolarC:CounterUDB:hwCapture\,
            ce0_comb => \counterANTPlus:CounterUDB:per_equal\,
            z0_comb => \counterANTPlus:CounterUDB:status_1\,
            ce1_comb => \counterANTPlus:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \counterANTPlus:CounterUDB:status_6\,
            f0_blk_stat_comb => \counterANTPlus:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \PWMPulseCapture:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            control_7 => \PWMPulseCapture:PWMUDB:control_7\,
            control_6 => \PWMPulseCapture:PWMUDB:control_6\,
            control_5 => \PWMPulseCapture:PWMUDB:control_5\,
            control_4 => \PWMPulseCapture:PWMUDB:control_4\,
            control_3 => \PWMPulseCapture:PWMUDB:control_3\,
            control_2 => \PWMPulseCapture:PWMUDB:control_2\,
            control_1 => \PWMPulseCapture:PWMUDB:control_1\,
            control_0 => \PWMPulseCapture:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWMPulseCapture:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWMPulseCapture:PWMUDB:status_3\,
            status_2 => \PWMPulseCapture:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWMPulseCapture:PWMUDB:status_0\,
            interrupt => Net_682);

    \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            cs_addr_2 => \PWMPulseCapture:PWMUDB:tc_i\,
            cs_addr_1 => \PWMPulseCapture:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_586,
            cs_addr_2 => \PWMPulseCapture:PWMUDB:tc_i\,
            cs_addr_1 => \PWMPulseCapture:PWMUDB:runmode_enable\,
            cl0_comb => \PWMPulseCapture:PWMUDB:cmp1_less\,
            z0_comb => \PWMPulseCapture:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWMPulseCapture:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    isrPulseCapture:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_682,
            clock => ClockBlock_BUS_CLK);

    \statusButton:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => Net_656_SYNCOUT,
            status_6 => Net_655_SYNCOUT,
            status_5 => Net_654_SYNCOUT,
            status_4 => Net_482_SYNCOUT,
            status_3 => Net_529_SYNCOUT,
            status_2 => Net_528_SYNCOUT,
            status_1 => Net_527_SYNCOUT,
            status_0 => Net_526_SYNCOUT);

    \shiftregSender:bSR:load_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \shiftregSender:bSR:load_reg\,
            clock_0 => Net_32,
            main_0 => Net_423);

    \counterPolarC:CounterUDB:prevCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarC:CounterUDB:prevCapture\,
            clock_0 => Net_586,
            main_0 => Net_749);

    \counterPolarC:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarC:CounterUDB:overflow_reg_i\,
            clock_0 => Net_586,
            main_0 => \counterPolarC:CounterUDB:per_equal\);

    \counterPolarC:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarC:CounterUDB:prevCompare\,
            clock_0 => Net_586,
            main_0 => \counterPolarC:CounterUDB:cmp_out_i\);

    \counterPolarC:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarC:CounterUDB:count_stored_i\,
            clock_0 => Net_586,
            main_0 => Net_629);

    \counterPolarS:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarS:CounterUDB:overflow_reg_i\,
            clock_0 => Net_586,
            main_0 => \counterPolarS:CounterUDB:per_equal\);

    \counterPolarS:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarS:CounterUDB:prevCompare\,
            clock_0 => Net_586,
            main_0 => \counterPolarS:CounterUDB:cmp_less\);

    \counterPolarS:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \counterPolarS:CounterUDB:count_stored_i\,
            clock_0 => Net_586,
            main_0 => Net_371);

    \counterANTPlus:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \counterANTPlus:CounterUDB:overflow_reg_i\,
            clock_0 => Net_586,
            main_0 => \counterANTPlus:CounterUDB:per_equal\);

    \counterANTPlus:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \counterANTPlus:CounterUDB:prevCompare\,
            clock_0 => Net_586,
            main_0 => \counterANTPlus:CounterUDB:cmp_out_i\);

    \counterANTPlus:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \counterANTPlus:CounterUDB:count_stored_i\,
            clock_0 => Net_586,
            main_0 => Net_382);

    pinButton1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_526,
            out => Net_526_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    pinButton2(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_527,
            out => Net_527_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    pinButton3(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_528,
            out => Net_528_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PWMPulseCapture:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWMPulseCapture:PWMUDB:runmode_enable\,
            clock_0 => Net_586,
            main_0 => \PWMPulseCapture:PWMUDB:control_7\);

    pinButton4(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_529,
            out => Net_529_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    pinButton5(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_482,
            out => Net_482_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \PWMPulseCapture:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWMPulseCapture:PWMUDB:prevCompare1\,
            clock_0 => Net_586,
            main_0 => \PWMPulseCapture:PWMUDB:cmp1_less\);

    \PWMPulseCapture:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWMPulseCapture:PWMUDB:status_0\,
            clock_0 => Net_586,
            main_0 => \PWMPulseCapture:PWMUDB:prevCompare1\,
            main_1 => \PWMPulseCapture:PWMUDB:cmp1_less\);

    Net_749:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_749,
            clock_0 => Net_586,
            main_0 => \PWMPulseCapture:PWMUDB:runmode_enable\,
            main_1 => \PWMPulseCapture:PWMUDB:cmp1_less\);

    pinButton6(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_654,
            out => Net_654_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    pinButton7(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_655,
            out => Net_655_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    pinButton8(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_656,
            out => Net_656_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

END __DEFAULT__;
