
LAB_PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d0b4  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  0800d250  0800d250  0001d250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d480  0800d480  00020398  2**0
                  CONTENTS
  4 .ARM          00000008  0800d480  0800d480  0001d480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d488  0800d488  00020398  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d488  0800d488  0001d488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d48c  0800d48c  0001d48c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000398  20000000  0800d490  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f0c  20000398  0800d828  00020398  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200012a4  0800d828  000212a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020398  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015bf6  00000000  00000000  000203c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a3b  00000000  00000000  00035fbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001240  00000000  00000000  00038a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001140  00000000  00000000  00039c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018cb6  00000000  00000000  0003ad80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016da3  00000000  00000000  00053a36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e8ae  00000000  00000000  0006a7d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00109087  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057b8  00000000  00000000  001090d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000398 	.word	0x20000398
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800d234 	.word	0x0800d234

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000039c 	.word	0x2000039c
 80001d4:	0800d234 	.word	0x0800d234

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b974 	b.w	8000ee0 <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	9d08      	ldr	r5, [sp, #32]
 8000c16:	4604      	mov	r4, r0
 8000c18:	468e      	mov	lr, r1
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d14d      	bne.n	8000cba <__udivmoddi4+0xaa>
 8000c1e:	428a      	cmp	r2, r1
 8000c20:	4694      	mov	ip, r2
 8000c22:	d969      	bls.n	8000cf8 <__udivmoddi4+0xe8>
 8000c24:	fab2 f282 	clz	r2, r2
 8000c28:	b152      	cbz	r2, 8000c40 <__udivmoddi4+0x30>
 8000c2a:	fa01 f302 	lsl.w	r3, r1, r2
 8000c2e:	f1c2 0120 	rsb	r1, r2, #32
 8000c32:	fa20 f101 	lsr.w	r1, r0, r1
 8000c36:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c3a:	ea41 0e03 	orr.w	lr, r1, r3
 8000c3e:	4094      	lsls	r4, r2
 8000c40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c44:	0c21      	lsrs	r1, r4, #16
 8000c46:	fbbe f6f8 	udiv	r6, lr, r8
 8000c4a:	fa1f f78c 	uxth.w	r7, ip
 8000c4e:	fb08 e316 	mls	r3, r8, r6, lr
 8000c52:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c56:	fb06 f107 	mul.w	r1, r6, r7
 8000c5a:	4299      	cmp	r1, r3
 8000c5c:	d90a      	bls.n	8000c74 <__udivmoddi4+0x64>
 8000c5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c62:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c66:	f080 811f 	bcs.w	8000ea8 <__udivmoddi4+0x298>
 8000c6a:	4299      	cmp	r1, r3
 8000c6c:	f240 811c 	bls.w	8000ea8 <__udivmoddi4+0x298>
 8000c70:	3e02      	subs	r6, #2
 8000c72:	4463      	add	r3, ip
 8000c74:	1a5b      	subs	r3, r3, r1
 8000c76:	b2a4      	uxth	r4, r4
 8000c78:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c7c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c84:	fb00 f707 	mul.w	r7, r0, r7
 8000c88:	42a7      	cmp	r7, r4
 8000c8a:	d90a      	bls.n	8000ca2 <__udivmoddi4+0x92>
 8000c8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c90:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c94:	f080 810a 	bcs.w	8000eac <__udivmoddi4+0x29c>
 8000c98:	42a7      	cmp	r7, r4
 8000c9a:	f240 8107 	bls.w	8000eac <__udivmoddi4+0x29c>
 8000c9e:	4464      	add	r4, ip
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca6:	1be4      	subs	r4, r4, r7
 8000ca8:	2600      	movs	r6, #0
 8000caa:	b11d      	cbz	r5, 8000cb4 <__udivmoddi4+0xa4>
 8000cac:	40d4      	lsrs	r4, r2
 8000cae:	2300      	movs	r3, #0
 8000cb0:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	428b      	cmp	r3, r1
 8000cbc:	d909      	bls.n	8000cd2 <__udivmoddi4+0xc2>
 8000cbe:	2d00      	cmp	r5, #0
 8000cc0:	f000 80ef 	beq.w	8000ea2 <__udivmoddi4+0x292>
 8000cc4:	2600      	movs	r6, #0
 8000cc6:	e9c5 0100 	strd	r0, r1, [r5]
 8000cca:	4630      	mov	r0, r6
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	fab3 f683 	clz	r6, r3
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	d14a      	bne.n	8000d70 <__udivmoddi4+0x160>
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xd4>
 8000cde:	4282      	cmp	r2, r0
 8000ce0:	f200 80f9 	bhi.w	8000ed6 <__udivmoddi4+0x2c6>
 8000ce4:	1a84      	subs	r4, r0, r2
 8000ce6:	eb61 0303 	sbc.w	r3, r1, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	469e      	mov	lr, r3
 8000cee:	2d00      	cmp	r5, #0
 8000cf0:	d0e0      	beq.n	8000cb4 <__udivmoddi4+0xa4>
 8000cf2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cf6:	e7dd      	b.n	8000cb4 <__udivmoddi4+0xa4>
 8000cf8:	b902      	cbnz	r2, 8000cfc <__udivmoddi4+0xec>
 8000cfa:	deff      	udf	#255	; 0xff
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	f040 8092 	bne.w	8000e2a <__udivmoddi4+0x21a>
 8000d06:	eba1 010c 	sub.w	r1, r1, ip
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2601      	movs	r6, #1
 8000d14:	0c20      	lsrs	r0, r4, #16
 8000d16:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d1a:	fb07 1113 	mls	r1, r7, r3, r1
 8000d1e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d22:	fb0e f003 	mul.w	r0, lr, r3
 8000d26:	4288      	cmp	r0, r1
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x12c>
 8000d2a:	eb1c 0101 	adds.w	r1, ip, r1
 8000d2e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x12a>
 8000d34:	4288      	cmp	r0, r1
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2c0>
 8000d3a:	4643      	mov	r3, r8
 8000d3c:	1a09      	subs	r1, r1, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d44:	fb07 1110 	mls	r1, r7, r0, r1
 8000d48:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x156>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x154>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2ca>
 8000d64:	4608      	mov	r0, r1
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d6e:	e79c      	b.n	8000caa <__udivmoddi4+0x9a>
 8000d70:	f1c6 0720 	rsb	r7, r6, #32
 8000d74:	40b3      	lsls	r3, r6
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d82:	fa01 f306 	lsl.w	r3, r1, r6
 8000d86:	431c      	orrs	r4, r3
 8000d88:	40f9      	lsrs	r1, r7
 8000d8a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d92:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d96:	0c20      	lsrs	r0, r4, #16
 8000d98:	fa1f fe8c 	uxth.w	lr, ip
 8000d9c:	fb09 1118 	mls	r1, r9, r8, r1
 8000da0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000da4:	fb08 f00e 	mul.w	r0, r8, lr
 8000da8:	4288      	cmp	r0, r1
 8000daa:	fa02 f206 	lsl.w	r2, r2, r6
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b8>
 8000db0:	eb1c 0101 	adds.w	r1, ip, r1
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2bc>
 8000dbc:	4288      	cmp	r0, r1
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2bc>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4461      	add	r1, ip
 8000dc8:	1a09      	subs	r1, r1, r0
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd0:	fb09 1110 	mls	r1, r9, r0, r1
 8000dd4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ddc:	458e      	cmp	lr, r1
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1e2>
 8000de0:	eb1c 0101 	adds.w	r1, ip, r1
 8000de4:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2b4>
 8000dea:	458e      	cmp	lr, r1
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2b4>
 8000dee:	3802      	subs	r0, #2
 8000df0:	4461      	add	r1, ip
 8000df2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000df6:	fba0 9402 	umull	r9, r4, r0, r2
 8000dfa:	eba1 010e 	sub.w	r1, r1, lr
 8000dfe:	42a1      	cmp	r1, r4
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46a6      	mov	lr, r4
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x2a4>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x2a0>
 8000e08:	b15d      	cbz	r5, 8000e22 <__udivmoddi4+0x212>
 8000e0a:	ebb3 0208 	subs.w	r2, r3, r8
 8000e0e:	eb61 010e 	sbc.w	r1, r1, lr
 8000e12:	fa01 f707 	lsl.w	r7, r1, r7
 8000e16:	fa22 f306 	lsr.w	r3, r2, r6
 8000e1a:	40f1      	lsrs	r1, r6
 8000e1c:	431f      	orrs	r7, r3
 8000e1e:	e9c5 7100 	strd	r7, r1, [r5]
 8000e22:	2600      	movs	r6, #0
 8000e24:	4631      	mov	r1, r6
 8000e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2a:	f1c2 0320 	rsb	r3, r2, #32
 8000e2e:	40d8      	lsrs	r0, r3
 8000e30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e34:	fa21 f303 	lsr.w	r3, r1, r3
 8000e38:	4091      	lsls	r1, r2
 8000e3a:	4301      	orrs	r1, r0
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e48:	fb07 3610 	mls	r6, r7, r0, r3
 8000e4c:	0c0b      	lsrs	r3, r1, #16
 8000e4e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e52:	fb00 f60e 	mul.w	r6, r0, lr
 8000e56:	429e      	cmp	r6, r3
 8000e58:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x260>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b8>
 8000e68:	429e      	cmp	r6, r3
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b8>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4463      	add	r3, ip
 8000e70:	1b9b      	subs	r3, r3, r6
 8000e72:	b289      	uxth	r1, r1
 8000e74:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e78:	fb07 3316 	mls	r3, r7, r6, r3
 8000e7c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e80:	fb06 f30e 	mul.w	r3, r6, lr
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x28a>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2b0>
 8000e92:	428b      	cmp	r3, r1
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2b0>
 8000e96:	3e02      	subs	r6, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	1ac9      	subs	r1, r1, r3
 8000e9c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0x104>
 8000ea2:	462e      	mov	r6, r5
 8000ea4:	4628      	mov	r0, r5
 8000ea6:	e705      	b.n	8000cb4 <__udivmoddi4+0xa4>
 8000ea8:	4606      	mov	r6, r0
 8000eaa:	e6e3      	b.n	8000c74 <__udivmoddi4+0x64>
 8000eac:	4618      	mov	r0, r3
 8000eae:	e6f8      	b.n	8000ca2 <__udivmoddi4+0x92>
 8000eb0:	454b      	cmp	r3, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f8>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ebc:	3801      	subs	r0, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f8>
 8000ec0:	4646      	mov	r6, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x28a>
 8000ec4:	4620      	mov	r0, r4
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1e2>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x260>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b8>
 8000ed0:	3b02      	subs	r3, #2
 8000ed2:	4461      	add	r1, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x12c>
 8000ed6:	4630      	mov	r0, r6
 8000ed8:	e709      	b.n	8000cee <__udivmoddi4+0xde>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x156>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000eec:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <modbus_1t5_Timeout+0x1c>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	751a      	strb	r2, [r3, #20]
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	200003b4 	.word	0x200003b4

08000f04 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000f0c:	4b04      	ldr	r3, [pc, #16]	; (8000f20 <modbus_3t5_Timeout+0x1c>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2201      	movs	r2, #1
 8000f12:	755a      	strb	r2, [r3, #21]
}
 8000f14:	bf00      	nop
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	200003b4 	.word	0x200003b4

08000f24 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8000f2e:	4b15      	ldr	r3, [pc, #84]	; (8000f84 <modbus_UART_Recived+0x60>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	2201      	movs	r2, #1
 8000f34:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 8000f36:	4b13      	ldr	r3, [pc, #76]	; (8000f84 <modbus_UART_Recived+0x60>)
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8000f3e:	1c59      	adds	r1, r3, #1
 8000f40:	b289      	uxth	r1, r1
 8000f42:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 8000f46:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000f4a:	d210      	bcs.n	8000f6e <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f4c:	4b0d      	ldr	r3, [pc, #52]	; (8000f84 <modbus_UART_Recived+0x60>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	68d8      	ldr	r0, [r3, #12]
 8000f52:	4b0c      	ldr	r3, [pc, #48]	; (8000f84 <modbus_UART_Recived+0x60>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	4b0b      	ldr	r3, [pc, #44]	; (8000f84 <modbus_UART_Recived+0x60>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000f5e:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000f62:	4413      	add	r3, r2
 8000f64:	3302      	adds	r3, #2
 8000f66:	2201      	movs	r2, #1
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f008 fc69 	bl	8009840 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000f6e:	4b05      	ldr	r3, [pc, #20]	; (8000f84 <modbus_UART_Recived+0x60>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	691b      	ldr	r3, [r3, #16]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2200      	movs	r2, #0
 8000f78:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000f7a:	bf00      	nop
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	200003b4 	.word	0x200003b4

08000f88 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000f92:	4a24      	ldr	r2, [pc, #144]	; (8001024 <Modbus_init+0x9c>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000f98:	4b22      	ldr	r3, [pc, #136]	; (8001024 <Modbus_init+0x9c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	683a      	ldr	r2, [r7, #0]
 8000f9e:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8000fa0:	4b20      	ldr	r3, [pc, #128]	; (8001024 <Modbus_init+0x9c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	691b      	ldr	r3, [r3, #16]
 8000fa6:	4a20      	ldr	r2, [pc, #128]	; (8001028 <Modbus_init+0xa0>)
 8000fa8:	2114      	movs	r1, #20
 8000faa:	4618      	mov	r0, r3
 8000fac:	f007 fe4c 	bl	8008c48 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000fb0:	4b1c      	ldr	r3, [pc, #112]	; (8001024 <Modbus_init+0x9c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	691b      	ldr	r3, [r3, #16]
 8000fb6:	4a1d      	ldr	r2, [pc, #116]	; (800102c <Modbus_init+0xa4>)
 8000fb8:	210e      	movs	r1, #14
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f007 fe44 	bl	8008c48 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8000fc0:	4b18      	ldr	r3, [pc, #96]	; (8001024 <Modbus_init+0x9c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	4a1a      	ldr	r2, [pc, #104]	; (8001030 <Modbus_init+0xa8>)
 8000fc8:	2103      	movs	r1, #3
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f008 fb90 	bl	80096f0 <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000fd0:	4b14      	ldr	r3, [pc, #80]	; (8001024 <Modbus_init+0x9c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	68d8      	ldr	r0, [r3, #12]
 8000fd6:	4b13      	ldr	r3, [pc, #76]	; (8001024 <Modbus_init+0x9c>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	4b12      	ldr	r3, [pc, #72]	; (8001024 <Modbus_init+0x9c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000fe2:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000fe6:	4413      	add	r3, r2
 8000fe8:	3302      	adds	r3, #2
 8000fea:	2201      	movs	r2, #1
 8000fec:	4619      	mov	r1, r3
 8000fee:	f008 fc27 	bl	8009840 <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <Modbus_init+0x9c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	691b      	ldr	r3, [r3, #16]
 8000ff8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d10c      	bne.n	800101c <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001002:	4b08      	ldr	r3, [pc, #32]	; (8001024 <Modbus_init+0x9c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	691b      	ldr	r3, [r3, #16]
 8001008:	4618      	mov	r0, r3
 800100a:	f006 fec7 	bl	8007d9c <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 800100e:	4b05      	ldr	r3, [pc, #20]	; (8001024 <Modbus_init+0x9c>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	691b      	ldr	r3, [r3, #16]
 8001014:	2100      	movs	r1, #0
 8001016:	4618      	mov	r0, r3
 8001018:	f007 f906 	bl	8008228 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 800101c:	bf00      	nop
 800101e:	3708      	adds	r7, #8
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	200003b4 	.word	0x200003b4
 8001028:	08000ee5 	.word	0x08000ee5
 800102c:	08000f05 	.word	0x08000f05
 8001030:	08000f25 	.word	0x08000f25

08001034 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	460b      	mov	r3, r1
 800103e:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001040:	23ff      	movs	r3, #255	; 0xff
 8001042:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001044:	23ff      	movs	r3, #255	; 0xff
 8001046:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001048:	e013      	b.n	8001072 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	1c5a      	adds	r2, r3, #1
 800104e:	607a      	str	r2, [r7, #4]
 8001050:	781a      	ldrb	r2, [r3, #0]
 8001052:	7bbb      	ldrb	r3, [r7, #14]
 8001054:	4053      	eors	r3, r2
 8001056:	b2db      	uxtb	r3, r3
 8001058:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800105a:	4a0f      	ldr	r2, [pc, #60]	; (8001098 <CRC16+0x64>)
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	4413      	add	r3, r2
 8001060:	781a      	ldrb	r2, [r3, #0]
 8001062:	7bfb      	ldrb	r3, [r7, #15]
 8001064:	4053      	eors	r3, r2
 8001066:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001068:	4a0c      	ldr	r2, [pc, #48]	; (800109c <CRC16+0x68>)
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	4413      	add	r3, r2
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001072:	883b      	ldrh	r3, [r7, #0]
 8001074:	1e5a      	subs	r2, r3, #1
 8001076:	803a      	strh	r2, [r7, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d1e6      	bne.n	800104a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 800107c:	7bfb      	ldrb	r3, [r7, #15]
 800107e:	021b      	lsls	r3, r3, #8
 8001080:	b21a      	sxth	r2, r3
 8001082:	7bbb      	ldrb	r3, [r7, #14]
 8001084:	b21b      	sxth	r3, r3
 8001086:	4313      	orrs	r3, r2
 8001088:	b21b      	sxth	r3, r3
 800108a:	b29b      	uxth	r3, r3
}
 800108c:	4618      	mov	r0, r3
 800108e:	3714      	adds	r7, #20
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	20000100 	.word	0x20000100
 800109c:	20000000 	.word	0x20000000

080010a0 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 80010a6:	4b81      	ldr	r3, [pc, #516]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	7e1b      	ldrb	r3, [r3, #24]
 80010ac:	3b01      	subs	r3, #1
 80010ae:	2b03      	cmp	r3, #3
 80010b0:	d80a      	bhi.n	80010c8 <Modbus_Protocal_Worker+0x28>
 80010b2:	a201      	add	r2, pc, #4	; (adr r2, 80010b8 <Modbus_Protocal_Worker+0x18>)
 80010b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b8:	080010d3 	.word	0x080010d3
 80010bc:	08001273 	.word	0x08001273
 80010c0:	0800115f 	.word	0x0800115f
 80010c4:	08001185 	.word	0x08001185
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80010c8:	4b78      	ldr	r3, [pc, #480]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2201      	movs	r2, #1
 80010ce:	761a      	strb	r2, [r3, #24]
		break;
 80010d0:	e0e8      	b.n	80012a4 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 80010d2:	4b76      	ldr	r3, [pc, #472]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d002      	beq.n	80010e4 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 80010de:	f000 f9dd 	bl	800149c <Modbus_Emission>
 80010e2:	e01c      	b.n	800111e <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 80010e4:	4b71      	ldr	r3, [pc, #452]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	7d9b      	ldrb	r3, [r3, #22]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d017      	beq.n	800111e <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80010ee:	4b6f      	ldr	r3, [pc, #444]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2200      	movs	r2, #0
 80010f4:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80010f6:	4b6d      	ldr	r3, [pc, #436]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2200      	movs	r2, #0
 80010fc:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80010fe:	4b6b      	ldr	r3, [pc, #428]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	691b      	ldr	r3, [r3, #16]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	4b68      	ldr	r3, [pc, #416]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	691b      	ldr	r3, [r3, #16]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f042 0201 	orr.w	r2, r2, #1
 8001114:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8001116:	4b65      	ldr	r3, [pc, #404]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2203      	movs	r2, #3
 800111c:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 800111e:	4b63      	ldr	r3, [pc, #396]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001128:	b2db      	uxtb	r3, r3
 800112a:	2b20      	cmp	r3, #32
 800112c:	f040 80b3 	bne.w	8001296 <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8001130:	4b5e      	ldr	r3, [pc, #376]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2200      	movs	r2, #0
 8001136:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 800113a:	4b5c      	ldr	r3, [pc, #368]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	68d8      	ldr	r0, [r3, #12]
 8001140:	4b5a      	ldr	r3, [pc, #360]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4b59      	ldr	r3, [pc, #356]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800114c:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001150:	4413      	add	r3, r2
 8001152:	3302      	adds	r3, #2
 8001154:	2201      	movs	r2, #1
 8001156:	4619      	mov	r1, r3
 8001158:	f008 fb72 	bl	8009840 <HAL_UART_Receive_IT>
		}
		break;
 800115c:	e09b      	b.n	8001296 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800115e:	4b53      	ldr	r3, [pc, #332]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	7d1b      	ldrb	r3, [r3, #20]
 8001164:	2b00      	cmp	r3, #0
 8001166:	f000 8098 	beq.w	800129a <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 800116a:	4b50      	ldr	r3, [pc, #320]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2200      	movs	r2, #0
 8001170:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001172:	4b4e      	ldr	r3, [pc, #312]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	22fe      	movs	r2, #254	; 0xfe
 8001178:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800117a:	4b4c      	ldr	r3, [pc, #304]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2204      	movs	r2, #4
 8001180:	761a      	strb	r2, [r3, #24]
		}
		break;
 8001182:	e08a      	b.n	800129a <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 8001184:	4b49      	ldr	r3, [pc, #292]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	7d9b      	ldrb	r3, [r3, #22]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d009      	beq.n	80011a2 <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 800118e:	4b47      	ldr	r3, [pc, #284]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d103      	bne.n	80011a2 <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800119a:	4b44      	ldr	r3, [pc, #272]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	22ff      	movs	r2, #255	; 0xff
 80011a0:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 80011a2:	4b42      	ldr	r3, [pc, #264]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f993 3017 	ldrsb.w	r3, [r3, #23]
 80011aa:	f113 0f02 	cmn.w	r3, #2
 80011ae:	d150      	bne.n	8001252 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 80011b0:	4b3e      	ldr	r3, [pc, #248]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2200      	movs	r2, #0
 80011b6:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 80011b8:	4b3c      	ldr	r3, [pc, #240]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f203 2272 	addw	r2, r3, #626	; 0x272
 80011c0:	4b3a      	ldr	r3, [pc, #232]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011c8:	3b02      	subs	r3, #2
 80011ca:	4619      	mov	r1, r3
 80011cc:	4610      	mov	r0, r2
 80011ce:	f7ff ff31 	bl	8001034 <CRC16>
 80011d2:	4603      	mov	r3, r0
 80011d4:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80011d6:	793a      	ldrb	r2, [r7, #4]
 80011d8:	4b34      	ldr	r3, [pc, #208]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80011da:	6819      	ldr	r1, [r3, #0]
 80011dc:	4b33      	ldr	r3, [pc, #204]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011e4:	3b02      	subs	r3, #2
 80011e6:	440b      	add	r3, r1
 80011e8:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d10c      	bne.n	800120a <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80011f0:	797a      	ldrb	r2, [r7, #5]
 80011f2:	4b2e      	ldr	r3, [pc, #184]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80011f4:	6819      	ldr	r1, [r3, #0]
 80011f6:	4b2d      	ldr	r3, [pc, #180]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011fe:	3b01      	subs	r3, #1
 8001200:	440b      	add	r3, r1
 8001202:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001206:	429a      	cmp	r2, r3
 8001208:	d004      	beq.n	8001214 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800120a:	4b28      	ldr	r3, [pc, #160]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	22ff      	movs	r2, #255	; 0xff
 8001210:	75da      	strb	r2, [r3, #23]
				break;
 8001212:	e047      	b.n	80012a4 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001214:	4b25      	ldr	r3, [pc, #148]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 800121c:	4b23      	ldr	r3, [pc, #140]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	429a      	cmp	r2, r3
 8001224:	d113      	bne.n	800124e <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8001226:	4b21      	ldr	r3, [pc, #132]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 800122e:	4b1f      	ldr	r3, [pc, #124]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 8001236:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001238:	4b1c      	ldr	r3, [pc, #112]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001240:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001242:	461a      	mov	r2, r3
 8001244:	f009 fcd6 	bl	800abf4 <memcpy>

			//execute command
			Modbus_frame_response();
 8001248:	f000 f910 	bl	800146c <Modbus_frame_response>
 800124c:	e001      	b.n	8001252 <Modbus_Protocal_Worker+0x1b2>
				break;
 800124e:	bf00      	nop
					}
		break;


	}
}
 8001250:	e028      	b.n	80012a4 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 8001252:	4b16      	ldr	r3, [pc, #88]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	7d5b      	ldrb	r3, [r3, #21]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d020      	beq.n	800129e <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 800125c:	4b13      	ldr	r3, [pc, #76]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2201      	movs	r2, #1
 8001262:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001264:	4b11      	ldr	r3, [pc, #68]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	4618      	mov	r0, r3
 800126c:	f008 fb96 	bl	800999c <HAL_UART_AbortReceive>
		break;
 8001270:	e015      	b.n	800129e <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001272:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800127c:	b2db      	uxtb	r3, r3
 800127e:	2b20      	cmp	r3, #32
 8001280:	d10f      	bne.n	80012a2 <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 8001282:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2200      	movs	r2, #0
 8001288:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 800128c:	4b07      	ldr	r3, [pc, #28]	; (80012ac <Modbus_Protocal_Worker+0x20c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2201      	movs	r2, #1
 8001292:	761a      	strb	r2, [r3, #24]
		break;
 8001294:	e005      	b.n	80012a2 <Modbus_Protocal_Worker+0x202>
		break;
 8001296:	bf00      	nop
 8001298:	e004      	b.n	80012a4 <Modbus_Protocal_Worker+0x204>
		break;
 800129a:	bf00      	nop
 800129c:	e002      	b.n	80012a4 <Modbus_Protocal_Worker+0x204>
		break;
 800129e:	bf00      	nop
 80012a0:	e000      	b.n	80012a4 <Modbus_Protocal_Worker+0x204>
		break;
 80012a2:	bf00      	nop
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	200003b4 	.word	0x200003b4

080012b0 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 80012b6:	4b1e      	ldr	r3, [pc, #120]	; (8001330 <modbusWrite1Register+0x80>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	7e9b      	ldrb	r3, [r3, #26]
 80012bc:	b29b      	uxth	r3, r3
 80012be:	021b      	lsls	r3, r3, #8
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	4b1b      	ldr	r3, [pc, #108]	; (8001330 <modbusWrite1Register+0x80>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	7edb      	ldrb	r3, [r3, #27]
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	4413      	add	r3, r2
 80012cc:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 80012ce:	88fa      	ldrh	r2, [r7, #6]
 80012d0:	4b17      	ldr	r3, [pc, #92]	; (8001330 <modbusWrite1Register+0x80>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d903      	bls.n	80012e2 <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80012da:	2002      	movs	r0, #2
 80012dc:	f000 f8a4 	bl	8001428 <ModbusErrorReply>
			 return;
 80012e0:	e023      	b.n	800132a <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <modbusWrite1Register+0x80>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	4b12      	ldr	r3, [pc, #72]	; (8001330 <modbusWrite1Register+0x80>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	6859      	ldr	r1, [r3, #4]
 80012ec:	88fb      	ldrh	r3, [r7, #6]
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	440b      	add	r3, r1
 80012f2:	7f12      	ldrb	r2, [r2, #28]
 80012f4:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80012f6:	4b0e      	ldr	r3, [pc, #56]	; (8001330 <modbusWrite1Register+0x80>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	4b0d      	ldr	r3, [pc, #52]	; (8001330 <modbusWrite1Register+0x80>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	6859      	ldr	r1, [r3, #4]
 8001300:	88fb      	ldrh	r3, [r7, #6]
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	440b      	add	r3, r1
 8001306:	7f52      	ldrb	r2, [r2, #29]
 8001308:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 800130a:	4b09      	ldr	r3, [pc, #36]	; (8001330 <modbusWrite1Register+0x80>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 8001312:	4b07      	ldr	r3, [pc, #28]	; (8001330 <modbusWrite1Register+0x80>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 8001318:	2208      	movs	r2, #8
 800131a:	4619      	mov	r1, r3
 800131c:	f009 fc6a 	bl	800abf4 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8001320:	4b03      	ldr	r3, [pc, #12]	; (8001330 <modbusWrite1Register+0x80>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2205      	movs	r2, #5
 8001326:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	200003b4 	.word	0x200003b4

08001334 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001334:	b590      	push	{r4, r7, lr}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 800133a:	4b3a      	ldr	r3, [pc, #232]	; (8001424 <modbusRead1Register+0xf0>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	7f1b      	ldrb	r3, [r3, #28]
 8001340:	b29b      	uxth	r3, r3
 8001342:	021b      	lsls	r3, r3, #8
 8001344:	b29a      	uxth	r2, r3
 8001346:	4b37      	ldr	r3, [pc, #220]	; (8001424 <modbusRead1Register+0xf0>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	7f5b      	ldrb	r3, [r3, #29]
 800134c:	b29b      	uxth	r3, r3
 800134e:	4413      	add	r3, r2
 8001350:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001352:	4b34      	ldr	r3, [pc, #208]	; (8001424 <modbusRead1Register+0xf0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	7e9b      	ldrb	r3, [r3, #26]
 8001358:	b29b      	uxth	r3, r3
 800135a:	021b      	lsls	r3, r3, #8
 800135c:	b29a      	uxth	r2, r3
 800135e:	4b31      	ldr	r3, [pc, #196]	; (8001424 <modbusRead1Register+0xf0>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	7edb      	ldrb	r3, [r3, #27]
 8001364:	b29b      	uxth	r3, r3
 8001366:	4413      	add	r3, r2
 8001368:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d002      	beq.n	8001376 <modbusRead1Register+0x42>
 8001370:	88fb      	ldrh	r3, [r7, #6]
 8001372:	2b7d      	cmp	r3, #125	; 0x7d
 8001374:	d903      	bls.n	800137e <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001376:	2003      	movs	r0, #3
 8001378:	f000 f856 	bl	8001428 <ModbusErrorReply>
		 return;
 800137c:	e04e      	b.n	800141c <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800137e:	88ba      	ldrh	r2, [r7, #4]
 8001380:	4b28      	ldr	r3, [pc, #160]	; (8001424 <modbusRead1Register+0xf0>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	429a      	cmp	r2, r3
 8001388:	d808      	bhi.n	800139c <modbusRead1Register+0x68>
 800138a:	88ba      	ldrh	r2, [r7, #4]
 800138c:	88fb      	ldrh	r3, [r7, #6]
 800138e:	4413      	add	r3, r2
 8001390:	461a      	mov	r2, r3
 8001392:	4b24      	ldr	r3, [pc, #144]	; (8001424 <modbusRead1Register+0xf0>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	429a      	cmp	r2, r3
 800139a:	d903      	bls.n	80013a4 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800139c:	2002      	movs	r0, #2
 800139e:	f000 f843 	bl	8001428 <ModbusErrorReply>
		 return;
 80013a2:	e03b      	b.n	800141c <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 80013a4:	4b1f      	ldr	r3, [pc, #124]	; (8001424 <modbusRead1Register+0xf0>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2203      	movs	r2, #3
 80013aa:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 80013ae:	88fb      	ldrh	r3, [r7, #6]
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	4b1c      	ldr	r3, [pc, #112]	; (8001424 <modbusRead1Register+0xf0>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	0052      	lsls	r2, r2, #1
 80013b8:	b2d2      	uxtb	r2, r2
 80013ba:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 80013be:	2400      	movs	r4, #0
 80013c0:	e020      	b.n	8001404 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 80013c2:	4b18      	ldr	r3, [pc, #96]	; (8001424 <modbusRead1Register+0xf0>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	685a      	ldr	r2, [r3, #4]
 80013c8:	88bb      	ldrh	r3, [r7, #4]
 80013ca:	4423      	add	r3, r4
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	18d1      	adds	r1, r2, r3
 80013d0:	4b14      	ldr	r3, [pc, #80]	; (8001424 <modbusRead1Register+0xf0>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	1c63      	adds	r3, r4, #1
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	7849      	ldrb	r1, [r1, #1]
 80013da:	4413      	add	r3, r2
 80013dc:	460a      	mov	r2, r1
 80013de:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80013e2:	4b10      	ldr	r3, [pc, #64]	; (8001424 <modbusRead1Register+0xf0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	88bb      	ldrh	r3, [r7, #4]
 80013ea:	4423      	add	r3, r4
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	18d1      	adds	r1, r2, r3
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <modbusRead1Register+0xf0>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	0063      	lsls	r3, r4, #1
 80013f6:	3303      	adds	r3, #3
 80013f8:	7809      	ldrb	r1, [r1, #0]
 80013fa:	4413      	add	r3, r2
 80013fc:	460a      	mov	r2, r1
 80013fe:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 8001402:	3401      	adds	r4, #1
 8001404:	88fb      	ldrh	r3, [r7, #6]
 8001406:	429c      	cmp	r4, r3
 8001408:	dbdb      	blt.n	80013c2 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 800140a:	88fb      	ldrh	r3, [r7, #6]
 800140c:	3301      	adds	r3, #1
 800140e:	b2da      	uxtb	r2, r3
 8001410:	4b04      	ldr	r3, [pc, #16]	; (8001424 <modbusRead1Register+0xf0>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	0052      	lsls	r2, r2, #1
 8001416:	b2d2      	uxtb	r2, r2
 8001418:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	bd90      	pop	{r4, r7, pc}
 8001422:	bf00      	nop
 8001424:	200003b4 	.word	0x200003b4

08001428 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001432:	4b0d      	ldr	r3, [pc, #52]	; (8001468 <ModbusErrorReply+0x40>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	7e5a      	ldrb	r2, [r3, #25]
 8001438:	4b0b      	ldr	r3, [pc, #44]	; (8001468 <ModbusErrorReply+0x40>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001440:	b2d2      	uxtb	r2, r2
 8001442:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 8001446:	4b08      	ldr	r3, [pc, #32]	; (8001468 <ModbusErrorReply+0x40>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	79fa      	ldrb	r2, [r7, #7]
 800144c:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <ModbusErrorReply+0x40>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2202      	movs	r2, #2
 8001456:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	200003b4 	.word	0x200003b4

0800146c <Modbus_frame_response>:

void Modbus_frame_response()
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001470:	4b09      	ldr	r3, [pc, #36]	; (8001498 <Modbus_frame_response+0x2c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	7e5b      	ldrb	r3, [r3, #25]
 8001476:	2b03      	cmp	r3, #3
 8001478:	d004      	beq.n	8001484 <Modbus_frame_response+0x18>
 800147a:	2b06      	cmp	r3, #6
 800147c:	d105      	bne.n	800148a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800147e:	f7ff ff17 	bl	80012b0 <modbusWrite1Register>
		break;
 8001482:	e006      	b.n	8001492 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001484:	f7ff ff56 	bl	8001334 <modbusRead1Register>
		break;
 8001488:	e003      	b.n	8001492 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800148a:	2001      	movs	r0, #1
 800148c:	f7ff ffcc 	bl	8001428 <ModbusErrorReply>
		break;
 8001490:	bf00      	nop

	}
}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200003b4 	.word	0x200003b4

0800149c <Modbus_Emission>:

void Modbus_Emission()
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 80014a2:	4b3d      	ldr	r3, [pc, #244]	; (8001598 <Modbus_Emission+0xfc>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	2b20      	cmp	r3, #32
 80014b0:	d15e      	bne.n	8001570 <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 80014b2:	4b39      	ldr	r3, [pc, #228]	; (8001598 <Modbus_Emission+0xfc>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	4b38      	ldr	r3, [pc, #224]	; (8001598 <Modbus_Emission+0xfc>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	7812      	ldrb	r2, [r2, #0]
 80014bc:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 80014c0:	4b35      	ldr	r3, [pc, #212]	; (8001598 <Modbus_Emission+0xfc>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 80014c8:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 80014ca:	4b33      	ldr	r3, [pc, #204]	; (8001598 <Modbus_Emission+0xfc>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 80014d2:	4b31      	ldr	r3, [pc, #196]	; (8001598 <Modbus_Emission+0xfc>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 80014da:	461a      	mov	r2, r3
 80014dc:	f009 fb8a 	bl	800abf4 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80014e0:	4b2d      	ldr	r3, [pc, #180]	; (8001598 <Modbus_Emission+0xfc>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	4b2b      	ldr	r3, [pc, #172]	; (8001598 <Modbus_Emission+0xfc>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	3203      	adds	r2, #3
 80014f0:	b292      	uxth	r2, r2
 80014f2:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014f6:	4b28      	ldr	r3, [pc, #160]	; (8001598 <Modbus_Emission+0xfc>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80014fe:	4b26      	ldr	r3, [pc, #152]	; (8001598 <Modbus_Emission+0xfc>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8001506:	3b02      	subs	r3, #2
 8001508:	4619      	mov	r1, r3
 800150a:	4610      	mov	r0, r2
 800150c:	f7ff fd92 	bl	8001034 <CRC16>
 8001510:	4603      	mov	r3, r0
 8001512:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8001514:	4b20      	ldr	r3, [pc, #128]	; (8001598 <Modbus_Emission+0xfc>)
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	4b1f      	ldr	r3, [pc, #124]	; (8001598 <Modbus_Emission+0xfc>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001520:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8001522:	7939      	ldrb	r1, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	460a      	mov	r2, r1
 8001528:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 800152c:	4b1a      	ldr	r3, [pc, #104]	; (8001598 <Modbus_Emission+0xfc>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	4b19      	ldr	r3, [pc, #100]	; (8001598 <Modbus_Emission+0xfc>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001538:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 800153a:	7979      	ldrb	r1, [r7, #5]
 800153c:	4413      	add	r3, r2
 800153e:	460a      	mov	r2, r1
 8001540:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001544:	4b14      	ldr	r3, [pc, #80]	; (8001598 <Modbus_Emission+0xfc>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	68db      	ldr	r3, [r3, #12]
 800154a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800154e:	b2db      	uxtb	r3, r3
 8001550:	2b20      	cmp	r3, #32
 8001552:	d10d      	bne.n	8001570 <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001554:	4b10      	ldr	r3, [pc, #64]	; (8001598 <Modbus_Emission+0xfc>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 800155a:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <Modbus_Emission+0xfc>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001562:	4b0d      	ldr	r3, [pc, #52]	; (8001598 <Modbus_Emission+0xfc>)
 8001564:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001566:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800156a:	461a      	mov	r2, r3
 800156c:	f008 f998 	bl	80098a0 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001570:	4b09      	ldr	r3, [pc, #36]	; (8001598 <Modbus_Emission+0xfc>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2200      	movs	r2, #0
 8001576:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001578:	4b07      	ldr	r3, [pc, #28]	; (8001598 <Modbus_Emission+0xfc>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2200      	movs	r2, #0
 800157e:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8001580:	4b05      	ldr	r3, [pc, #20]	; (8001598 <Modbus_Emission+0xfc>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2200      	movs	r2, #0
 8001586:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8001588:	4b03      	ldr	r3, [pc, #12]	; (8001598 <Modbus_Emission+0xfc>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2202      	movs	r2, #2
 800158e:	761a      	strb	r2, [r3, #24]
}
 8001590:	bf00      	nop
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	200003b4 	.word	0x200003b4

0800159c <rt_powd_snf>:
 * Arguments    : double u0
 *                double u1
 * Return Type  : double
 */
static double rt_powd_snf(double u0, double u1)
{
 800159c:	b5b0      	push	{r4, r5, r7, lr}
 800159e:	b08c      	sub	sp, #48	; 0x30
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	ed87 0b04 	vstr	d0, [r7, #16]
 80015a6:	ed87 1b02 	vstr	d1, [r7, #8]
  double y;
  if (rtIsNaN(u0) || rtIsNaN(u1)) {
 80015aa:	ed97 0b04 	vldr	d0, [r7, #16]
 80015ae:	f003 f82d 	bl	800460c <rtIsNaN>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d106      	bne.n	80015c6 <rt_powd_snf+0x2a>
 80015b8:	ed97 0b02 	vldr	d0, [r7, #8]
 80015bc:	f003 f826 	bl	800460c <rtIsNaN>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d005      	beq.n	80015d2 <rt_powd_snf+0x36>
    y = rtNaN;
 80015c6:	4b80      	ldr	r3, [pc, #512]	; (80017c8 <rt_powd_snf+0x22c>)
 80015c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015cc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80015d0:	e0ef      	b.n	80017b2 <rt_powd_snf+0x216>
  } else {
    double d;
    double d1;
    d = fabs(u0);
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	603b      	str	r3, [r7, #0]
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80015dc:	607b      	str	r3, [r7, #4]
 80015de:	ed97 7b00 	vldr	d7, [r7]
 80015e2:	ed87 7b08 	vstr	d7, [r7, #32]
    d1 = fabs(u1);
 80015e6:	68bc      	ldr	r4, [r7, #8]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80015ee:	e9c7 4506 	strd	r4, r5, [r7, #24]
    if (rtIsInf(u1)) {
 80015f2:	ed97 0b02 	vldr	d0, [r7, #8]
 80015f6:	f002 ffdb 	bl	80045b0 <rtIsInf>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d049      	beq.n	8001694 <rt_powd_snf+0xf8>
      if (d == 1.0) {
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	4b71      	ldr	r3, [pc, #452]	; (80017cc <rt_powd_snf+0x230>)
 8001606:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800160a:	f7ff fa09 	bl	8000a20 <__aeabi_dcmpeq>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d005      	beq.n	8001620 <rt_powd_snf+0x84>
        y = 1.0;
 8001614:	f04f 0200 	mov.w	r2, #0
 8001618:	4b6c      	ldr	r3, [pc, #432]	; (80017cc <rt_powd_snf+0x230>)
 800161a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800161e:	e0c8      	b.n	80017b2 <rt_powd_snf+0x216>
      } else if (d > 1.0) {
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	4b69      	ldr	r3, [pc, #420]	; (80017cc <rt_powd_snf+0x230>)
 8001626:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800162a:	f7ff fa21 	bl	8000a70 <__aeabi_dcmpgt>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d017      	beq.n	8001664 <rt_powd_snf+0xc8>
        if (u1 > 0.0) {
 8001634:	f04f 0200 	mov.w	r2, #0
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001640:	f7ff fa16 	bl	8000a70 <__aeabi_dcmpgt>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d005      	beq.n	8001656 <rt_powd_snf+0xba>
          y = rtInf;
 800164a:	4b61      	ldr	r3, [pc, #388]	; (80017d0 <rt_powd_snf+0x234>)
 800164c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001650:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001654:	e0ad      	b.n	80017b2 <rt_powd_snf+0x216>
        } else {
          y = 0.0;
 8001656:	f04f 0200 	mov.w	r2, #0
 800165a:	f04f 0300 	mov.w	r3, #0
 800165e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001662:	e0a6      	b.n	80017b2 <rt_powd_snf+0x216>
        }
      } else if (u1 > 0.0) {
 8001664:	f04f 0200 	mov.w	r2, #0
 8001668:	f04f 0300 	mov.w	r3, #0
 800166c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001670:	f7ff f9fe 	bl	8000a70 <__aeabi_dcmpgt>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d006      	beq.n	8001688 <rt_powd_snf+0xec>
        y = 0.0;
 800167a:	f04f 0200 	mov.w	r2, #0
 800167e:	f04f 0300 	mov.w	r3, #0
 8001682:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001686:	e094      	b.n	80017b2 <rt_powd_snf+0x216>
      } else {
        y = rtInf;
 8001688:	4b51      	ldr	r3, [pc, #324]	; (80017d0 <rt_powd_snf+0x234>)
 800168a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001692:	e08e      	b.n	80017b2 <rt_powd_snf+0x216>
      }
    } else if (d1 == 0.0) {
 8001694:	f04f 0200 	mov.w	r2, #0
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016a0:	f7ff f9be 	bl	8000a20 <__aeabi_dcmpeq>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d005      	beq.n	80016b6 <rt_powd_snf+0x11a>
      y = 1.0;
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	4b47      	ldr	r3, [pc, #284]	; (80017cc <rt_powd_snf+0x230>)
 80016b0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80016b4:	e07d      	b.n	80017b2 <rt_powd_snf+0x216>
    } else if (d1 == 1.0) {
 80016b6:	f04f 0200 	mov.w	r2, #0
 80016ba:	4b44      	ldr	r3, [pc, #272]	; (80017cc <rt_powd_snf+0x230>)
 80016bc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016c0:	f7ff f9ae 	bl	8000a20 <__aeabi_dcmpeq>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d01b      	beq.n	8001702 <rt_powd_snf+0x166>
      if (u1 > 0.0) {
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	f04f 0300 	mov.w	r3, #0
 80016d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016d6:	f7ff f9cb 	bl	8000a70 <__aeabi_dcmpgt>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d004      	beq.n	80016ea <rt_powd_snf+0x14e>
        y = u0;
 80016e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80016e4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80016e8:	e063      	b.n	80017b2 <rt_powd_snf+0x216>
      } else {
        y = 1.0 / u0;
 80016ea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80016ee:	f04f 0000 	mov.w	r0, #0
 80016f2:	4936      	ldr	r1, [pc, #216]	; (80017cc <rt_powd_snf+0x230>)
 80016f4:	f7ff f856 	bl	80007a4 <__aeabi_ddiv>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001700:	e057      	b.n	80017b2 <rt_powd_snf+0x216>
      }
    } else if (u1 == 2.0) {
 8001702:	f04f 0200 	mov.w	r2, #0
 8001706:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800170a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800170e:	f7ff f987 	bl	8000a20 <__aeabi_dcmpeq>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d00a      	beq.n	800172e <rt_powd_snf+0x192>
      y = u0 * u0;
 8001718:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800171c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001720:	f7fe ff16 	bl	8000550 <__aeabi_dmul>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800172c:	e041      	b.n	80017b2 <rt_powd_snf+0x216>
    } else if ((u1 == 0.5) && (u0 >= 0.0)) {
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	4b28      	ldr	r3, [pc, #160]	; (80017d4 <rt_powd_snf+0x238>)
 8001734:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001738:	f7ff f972 	bl	8000a20 <__aeabi_dcmpeq>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d011      	beq.n	8001766 <rt_powd_snf+0x1ca>
 8001742:	f04f 0200 	mov.w	r2, #0
 8001746:	f04f 0300 	mov.w	r3, #0
 800174a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800174e:	f7ff f985 	bl	8000a5c <__aeabi_dcmpge>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d006      	beq.n	8001766 <rt_powd_snf+0x1ca>
      y = sqrt(u0);
 8001758:	ed97 0b04 	vldr	d0, [r7, #16]
 800175c:	f009 fd44 	bl	800b1e8 <sqrt>
 8001760:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 8001764:	e025      	b.n	80017b2 <rt_powd_snf+0x216>
    } else if ((u0 < 0.0) && (u1 > floor(u1))) {
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	f04f 0300 	mov.w	r3, #0
 800176e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001772:	f7ff f95f 	bl	8000a34 <__aeabi_dcmplt>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d012      	beq.n	80017a2 <rt_powd_snf+0x206>
 800177c:	ed97 0b02 	vldr	d0, [r7, #8]
 8001780:	f009 fbb6 	bl	800aef0 <floor>
 8001784:	ec53 2b10 	vmov	r2, r3, d0
 8001788:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800178c:	f7ff f970 	bl	8000a70 <__aeabi_dcmpgt>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d005      	beq.n	80017a2 <rt_powd_snf+0x206>
      y = rtNaN;
 8001796:	4b0c      	ldr	r3, [pc, #48]	; (80017c8 <rt_powd_snf+0x22c>)
 8001798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80017a0:	e007      	b.n	80017b2 <rt_powd_snf+0x216>
    } else {
      y = pow(u0, u1);
 80017a2:	ed97 1b02 	vldr	d1, [r7, #8]
 80017a6:	ed97 0b04 	vldr	d0, [r7, #16]
 80017aa:	f009 fcad 	bl	800b108 <pow>
 80017ae:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
    }
  }
  return y;
 80017b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80017b6:	ec43 2b17 	vmov	d7, r2, r3
}
 80017ba:	eeb0 0a47 	vmov.f32	s0, s14
 80017be:	eef0 0a67 	vmov.f32	s1, s15
 80017c2:	3730      	adds	r7, #48	; 0x30
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bdb0      	pop	{r4, r5, r7, pc}
 80017c8:	20000318 	.word	0x20000318
 80017cc:	3ff00000 	.word	0x3ff00000
 80017d0:	20000320 	.word	0x20000320
 80017d4:	3fe00000 	.word	0x3fe00000

080017d8 <Qubic>:
 * Return Type  : void
 */
void Qubic(double q_k1, double q_k2, double qdot_k1, double qdot_k2, double tf,
           emxArray_real_T *q_position, emxArray_real_T *q_velocity,
           emxArray_real_T *q_acc)
{
 80017d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017dc:	b0a1      	sub	sp, #132	; 0x84
 80017de:	af00      	add	r7, sp, #0
 80017e0:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
 80017e4:	ed87 1b0c 	vstr	d1, [r7, #48]	; 0x30
 80017e8:	ed87 2b0a 	vstr	d2, [r7, #40]	; 0x28
 80017ec:	ed87 3b08 	vstr	d3, [r7, #32]
 80017f0:	ed87 4b06 	vstr	d4, [r7, #24]
 80017f4:	6178      	str	r0, [r7, #20]
 80017f6:	6139      	str	r1, [r7, #16]
 80017f8:	60fa      	str	r2, [r7, #12]
  double *q_position_data;
  double *q_velocity_data;
  int i;
  int k;
  int q_acc_tmp_tmp;
  q_acc_data = q_acc->data;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	67fb      	str	r3, [r7, #124]	; 0x7c
  delta1 = tf * 2000.0;
 8001800:	f04f 0200 	mov.w	r2, #0
 8001804:	4bac      	ldr	r3, [pc, #688]	; (8001ab8 <Qubic+0x2e0>)
 8001806:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800180a:	f7fe fea1 	bl	8000550 <__aeabi_dmul>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  if (!(delta1 >= 0.0)) {
 8001816:	2301      	movs	r3, #1
 8001818:	461e      	mov	r6, r3
 800181a:	f04f 0200 	mov.w	r2, #0
 800181e:	f04f 0300 	mov.w	r3, #0
 8001822:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001826:	f7ff f919 	bl	8000a5c <__aeabi_dcmpge>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d101      	bne.n	8001834 <Qubic+0x5c>
 8001830:	2300      	movs	r3, #0
 8001832:	461e      	mov	r6, r3
 8001834:	b2f3      	uxtb	r3, r6
 8001836:	f083 0301 	eor.w	r3, r3, #1
 800183a:	b2db      	uxtb	r3, r3
 800183c:	2b00      	cmp	r3, #0
 800183e:	d009      	beq.n	8001854 <Qubic+0x7c>
    q_acc->size[0] = 1;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	2201      	movs	r2, #1
 8001846:	601a      	str	r2, [r3, #0]
    q_acc->size[1] = 0;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	3304      	adds	r3, #4
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	e158      	b.n	8001b06 <Qubic+0x32e>
  } else {
    d = floor(delta1);
 8001854:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8001858:	f009 fb4a 	bl	800aef0 <floor>
 800185c:	ed87 0b18 	vstr	d0, [r7, #96]	; 0x60
    i = q_acc->size[0] * q_acc->size[1];
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	6852      	ldr	r2, [r2, #4]
 800186a:	3204      	adds	r2, #4
 800186c:	6812      	ldr	r2, [r2, #0]
 800186e:	fb02 f303 	mul.w	r3, r2, r3
 8001872:	67bb      	str	r3, [r7, #120]	; 0x78
    q_acc->size[0] = 1;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	2201      	movs	r2, #1
 800187a:	601a      	str	r2, [r3, #0]
    q_acc->size[1] = (int)d;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	1d1e      	adds	r6, r3, #4
 8001882:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001886:	f7ff f913 	bl	8000ab0 <__aeabi_d2iz>
 800188a:	4603      	mov	r3, r0
 800188c:	6033      	str	r3, [r6, #0]
    emxEnsureCapacity_real_T(q_acc, i);
 800188e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001890:	68f8      	ldr	r0, [r7, #12]
 8001892:	f000 fb3e 	bl	8001f12 <emxEnsureCapacity_real_T>
    q_acc_data = q_acc->data;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	67fb      	str	r3, [r7, #124]	; 0x7c
    if ((int)d >= 1) {
 800189c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80018a0:	f7ff f906 	bl	8000ab0 <__aeabi_d2iz>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	f340 812d 	ble.w	8001b06 <Qubic+0x32e>
      q_acc_tmp_tmp = (int)d - 1;
 80018ac:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80018b0:	f7ff f8fe 	bl	8000ab0 <__aeabi_d2iz>
 80018b4:	4603      	mov	r3, r0
 80018b6:	3b01      	subs	r3, #1
 80018b8:	65fb      	str	r3, [r7, #92]	; 0x5c
      q_acc_data[(int)floor(delta1) - 1] = tf;
 80018ba:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 80018be:	f009 fb17 	bl	800aef0 <floor>
 80018c2:	ec53 2b10 	vmov	r2, r3, d0
 80018c6:	4610      	mov	r0, r2
 80018c8:	4619      	mov	r1, r3
 80018ca:	f7ff f8f1 	bl	8000ab0 <__aeabi_d2iz>
 80018ce:	4603      	mov	r3, r0
 80018d0:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80018d4:	3b01      	subs	r3, #1
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80018da:	18d1      	adds	r1, r2, r3
 80018dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018e0:	e9c1 2300 	strd	r2, r3, [r1]
      if (q_acc->size[1] >= 2) {
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	3304      	adds	r3, #4
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	f340 810a 	ble.w	8001b06 <Qubic+0x32e>
        q_acc_data[0] = 0.0;
 80018f2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	f04f 0300 	mov.w	r3, #0
 80018fc:	e9c1 2300 	strd	r2, r3, [r1]
        if (q_acc->size[1] >= 3) {
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	3304      	adds	r3, #4
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b02      	cmp	r3, #2
 800190a:	f340 80fc 	ble.w	8001b06 <Qubic+0x32e>
          if (-tf == 0.0) {
 800190e:	f04f 0200 	mov.w	r2, #0
 8001912:	f04f 0300 	mov.w	r3, #0
 8001916:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800191a:	f7ff f881 	bl	8000a20 <__aeabi_dcmpeq>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d051      	beq.n	80019c8 <Qubic+0x1f0>
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	3304      	adds	r3, #4
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4618      	mov	r0, r3
 800192e:	f7fe fda5 	bl	800047c <__aeabi_i2d>
 8001932:	f04f 0200 	mov.w	r2, #0
 8001936:	4b61      	ldr	r3, [pc, #388]	; (8001abc <Qubic+0x2e4>)
 8001938:	f7fe fc52 	bl	80001e0 <__aeabi_dsub>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001944:	f7fe ff2e 	bl	80007a4 <__aeabi_ddiv>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            for (k = 2; k <= q_acc_tmp_tmp; k++) {
 8001950:	2302      	movs	r3, #2
 8001952:	677b      	str	r3, [r7, #116]	; 0x74
 8001954:	e01c      	b.n	8001990 <Qubic+0x1b8>
              q_acc_data[k - 1] =
                  (double)(((k << 1) - q_acc->size[1]) - 1) * delta1;
 8001956:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001958:	005a      	lsls	r2, r3, #1
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	3304      	adds	r3, #4
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	3b01      	subs	r3, #1
 8001966:	4618      	mov	r0, r3
 8001968:	f7fe fd88 	bl	800047c <__aeabi_i2d>
              q_acc_data[k - 1] =
 800196c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800196e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001972:	3b01      	subs	r3, #1
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001978:	18d6      	adds	r6, r2, r3
                  (double)(((k << 1) - q_acc->size[1]) - 1) * delta1;
 800197a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800197e:	f7fe fde7 	bl	8000550 <__aeabi_dmul>
 8001982:	4602      	mov	r2, r0
 8001984:	460b      	mov	r3, r1
              q_acc_data[k - 1] =
 8001986:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 2; k <= q_acc_tmp_tmp; k++) {
 800198a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800198c:	3301      	adds	r3, #1
 800198e:	677b      	str	r3, [r7, #116]	; 0x74
 8001990:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001992:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001994:	429a      	cmp	r2, r3
 8001996:	ddde      	ble.n	8001956 <Qubic+0x17e>
            }
            if ((q_acc->size[1] & 1) == 1) {
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	3304      	adds	r3, #4
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0301 	and.w	r3, r3, #1
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	f000 80ae 	beq.w	8001b06 <Qubic+0x32e>
              q_acc_data[q_acc->size[1] >> 1] = 0.0;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	3304      	adds	r3, #4
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	105b      	asrs	r3, r3, #1
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80019b8:	18d1      	adds	r1, r2, r3
 80019ba:	f04f 0200 	mov.w	r2, #0
 80019be:	f04f 0300 	mov.w	r3, #0
 80019c2:	e9c1 2300 	strd	r2, r3, [r1]
 80019c6:	e09e      	b.n	8001b06 <Qubic+0x32e>
            }
          } else if ((tf < 0.0) && (fabs(tf) > 8.9884656743115785E+307)) {
 80019c8:	f04f 0200 	mov.w	r2, #0
 80019cc:	f04f 0300 	mov.w	r3, #0
 80019d0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019d4:	f7ff f82e 	bl	8000a34 <__aeabi_dcmplt>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d04e      	beq.n	8001a7c <Qubic+0x2a4>
 80019de:	69bb      	ldr	r3, [r7, #24]
 80019e0:	603b      	str	r3, [r7, #0]
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80019e8:	607b      	str	r3, [r7, #4]
 80019ea:	f04f 32ff 	mov.w	r2, #4294967295
 80019ee:	4b34      	ldr	r3, [pc, #208]	; (8001ac0 <Qubic+0x2e8>)
 80019f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019f4:	f7ff f83c 	bl	8000a70 <__aeabi_dcmpgt>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d03e      	beq.n	8001a7c <Qubic+0x2a4>
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	3304      	adds	r3, #4
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7fe fd38 	bl	800047c <__aeabi_i2d>
 8001a0c:	f04f 0200 	mov.w	r2, #0
 8001a10:	4b2a      	ldr	r3, [pc, #168]	; (8001abc <Qubic+0x2e4>)
 8001a12:	f7fe fbe5 	bl	80001e0 <__aeabi_dsub>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a1e:	f7fe fec1 	bl	80007a4 <__aeabi_ddiv>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            i = q_acc->size[1];
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	67bb      	str	r3, [r7, #120]	; 0x78
            for (k = 0; k <= i - 3; k++) {
 8001a32:	2300      	movs	r3, #0
 8001a34:	677b      	str	r3, [r7, #116]	; 0x74
 8001a36:	e01b      	b.n	8001a70 <Qubic+0x298>
              q_acc_data[k + 1] = delta1 * ((double)k + 1.0);
 8001a38:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001a3a:	f7fe fd1f 	bl	800047c <__aeabi_i2d>
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	4b1e      	ldr	r3, [pc, #120]	; (8001abc <Qubic+0x2e4>)
 8001a44:	f7fe fbce 	bl	80001e4 <__adddf3>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a52:	3301      	adds	r3, #1
 8001a54:	00db      	lsls	r3, r3, #3
 8001a56:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001a58:	18d6      	adds	r6, r2, r3
 8001a5a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001a5e:	f7fe fd77 	bl	8000550 <__aeabi_dmul>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 0; k <= i - 3; k++) {
 8001a6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	677b      	str	r3, [r7, #116]	; 0x74
 8001a70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a72:	3b02      	subs	r3, #2
 8001a74:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001a76:	429a      	cmp	r2, r3
 8001a78:	dbde      	blt.n	8001a38 <Qubic+0x260>
          } else if ((tf < 0.0) && (fabs(tf) > 8.9884656743115785E+307)) {
 8001a7a:	e044      	b.n	8001b06 <Qubic+0x32e>
            }
          } else {
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	3304      	adds	r3, #4
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7fe fcf9 	bl	800047c <__aeabi_i2d>
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <Qubic+0x2e4>)
 8001a90:	f7fe fba6 	bl	80001e0 <__aeabi_dsub>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a9c:	f7fe fe82 	bl	80007a4 <__aeabi_ddiv>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            i = q_acc->size[1];
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	67bb      	str	r3, [r7, #120]	; 0x78
            for (k = 0; k <= i - 3; k++) {
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	677b      	str	r3, [r7, #116]	; 0x74
 8001ab4:	e022      	b.n	8001afc <Qubic+0x324>
 8001ab6:	bf00      	nop
 8001ab8:	409f4000 	.word	0x409f4000
 8001abc:	3ff00000 	.word	0x3ff00000
 8001ac0:	7fdfffff 	.word	0x7fdfffff
              q_acc_data[k + 1] = ((double)k + 1.0) * delta1;
 8001ac4:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001ac6:	f7fe fcd9 	bl	800047c <__aeabi_i2d>
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	4b6e      	ldr	r3, [pc, #440]	; (8001c88 <Qubic+0x4b0>)
 8001ad0:	f7fe fb88 	bl	80001e4 <__adddf3>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4610      	mov	r0, r2
 8001ada:	4619      	mov	r1, r3
 8001adc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ade:	3301      	adds	r3, #1
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001ae4:	18d6      	adds	r6, r2, r3
 8001ae6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001aea:	f7fe fd31 	bl	8000550 <__aeabi_dmul>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 0; k <= i - 3; k++) {
 8001af6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001af8:	3301      	adds	r3, #1
 8001afa:	677b      	str	r3, [r7, #116]	; 0x74
 8001afc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001afe:	3b02      	subs	r3, #2
 8001b00:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001b02:	429a      	cmp	r2, r3
 8001b04:	dbde      	blt.n	8001ac4 <Qubic+0x2ec>
          }
        }
      }
    }
  }
  delta1 = q_k2 - q_k1;
 8001b06:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001b0a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001b0e:	f7fe fb67 	bl	80001e0 <__aeabi_dsub>
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  C2_tmp = tf * tf;
 8001b1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b1e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b22:	f7fe fd15 	bl	8000550 <__aeabi_dmul>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  C2 = 3.0 * (delta1 / C2_tmp) + (-qdot_k2 - 2.0 * qdot_k1) / tf;
 8001b2e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001b32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001b36:	f7fe fe35 	bl	80007a4 <__aeabi_ddiv>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	4610      	mov	r0, r2
 8001b40:	4619      	mov	r1, r3
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	4b51      	ldr	r3, [pc, #324]	; (8001c8c <Qubic+0x4b4>)
 8001b48:	f7fe fd02 	bl	8000550 <__aeabi_dmul>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4690      	mov	r8, r2
 8001b52:	4699      	mov	r9, r3
 8001b54:	6a3c      	ldr	r4, [r7, #32]
 8001b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b58:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001b5c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	f7fe fb3e 	bl	80001e4 <__adddf3>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	4620      	mov	r0, r4
 8001b6e:	4629      	mov	r1, r5
 8001b70:	f7fe fb36 	bl	80001e0 <__aeabi_dsub>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4610      	mov	r0, r2
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b80:	f7fe fe10 	bl	80007a4 <__aeabi_ddiv>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	4640      	mov	r0, r8
 8001b8a:	4649      	mov	r1, r9
 8001b8c:	f7fe fb2a 	bl	80001e4 <__adddf3>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
  delta1 =
      -2.0 * (delta1 / rt_powd_snf(tf, 3.0)) + (qdot_k2 + qdot_k1) / C2_tmp;
 8001b98:	ed9f 1b39 	vldr	d1, [pc, #228]	; 8001c80 <Qubic+0x4a8>
 8001b9c:	ed97 0b06 	vldr	d0, [r7, #24]
 8001ba0:	f7ff fcfc 	bl	800159c <rt_powd_snf>
 8001ba4:	ec53 2b10 	vmov	r2, r3, d0
 8001ba8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001bac:	f7fe fdfa 	bl	80007a4 <__aeabi_ddiv>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f04f 0200 	mov.w	r2, #0
 8001bbc:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001bc0:	f7fe fcc6 	bl	8000550 <__aeabi_dmul>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	4614      	mov	r4, r2
 8001bca:	461d      	mov	r5, r3
 8001bcc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001bd0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001bd4:	f7fe fb06 	bl	80001e4 <__adddf3>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4610      	mov	r0, r2
 8001bde:	4619      	mov	r1, r3
 8001be0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001be4:	f7fe fdde 	bl	80007a4 <__aeabi_ddiv>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
  delta1 =
 8001bec:	4620      	mov	r0, r4
 8001bee:	4629      	mov	r1, r5
 8001bf0:	f7fe faf8 	bl	80001e4 <__adddf3>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  i = q_velocity->size[0] * q_velocity->size[1];
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	6852      	ldr	r2, [r2, #4]
 8001c06:	3204      	adds	r2, #4
 8001c08:	6812      	ldr	r2, [r2, #0]
 8001c0a:	fb02 f303 	mul.w	r3, r2, r3
 8001c0e:	67bb      	str	r3, [r7, #120]	; 0x78
  q_velocity->size[0] = 1;
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	2201      	movs	r2, #1
 8001c16:	601a      	str	r2, [r3, #0]
  q_velocity->size[1] = q_acc->size[1];
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	3304      	adds	r3, #4
 8001c22:	6852      	ldr	r2, [r2, #4]
 8001c24:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_velocity, i);
 8001c26:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001c28:	6938      	ldr	r0, [r7, #16]
 8001c2a:	f000 f972 	bl	8001f12 <emxEnsureCapacity_real_T>
  q_velocity_data = q_velocity->data;
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	647b      	str	r3, [r7, #68]	; 0x44
  q_acc_tmp_tmp = q_acc->size[1];
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	65fb      	str	r3, [r7, #92]	; 0x5c
  i = q_position->size[0] * q_position->size[1];
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	697a      	ldr	r2, [r7, #20]
 8001c44:	6852      	ldr	r2, [r2, #4]
 8001c46:	3204      	adds	r2, #4
 8001c48:	6812      	ldr	r2, [r2, #0]
 8001c4a:	fb02 f303 	mul.w	r3, r2, r3
 8001c4e:	67bb      	str	r3, [r7, #120]	; 0x78
  q_position->size[0] = 1;
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2201      	movs	r2, #1
 8001c56:	601a      	str	r2, [r3, #0]
  q_position->size[1] = q_acc->size[1];
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	3304      	adds	r3, #4
 8001c62:	6852      	ldr	r2, [r2, #4]
 8001c64:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_position, i);
 8001c66:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001c68:	6978      	ldr	r0, [r7, #20]
 8001c6a:	f000 f952 	bl	8001f12 <emxEnsureCapacity_real_T>
  q_position_data = q_position->data;
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	643b      	str	r3, [r7, #64]	; 0x40
  for (i = 0; i < q_acc_tmp_tmp; i++) {
 8001c74:	2300      	movs	r3, #0
 8001c76:	67bb      	str	r3, [r7, #120]	; 0x78
 8001c78:	e067      	b.n	8001d4a <Qubic+0x572>
 8001c7a:	bf00      	nop
 8001c7c:	f3af 8000 	nop.w
 8001c80:	00000000 	.word	0x00000000
 8001c84:	40080000 	.word	0x40080000
 8001c88:	3ff00000 	.word	0x3ff00000
 8001c8c:	40080000 	.word	0x40080000
    d = q_acc_data[i];
 8001c90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001c96:	4413      	add	r3, r2
 8001c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c9c:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    C2_tmp = d * d;
 8001ca0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001ca4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001ca8:	f7fe fc52 	bl	8000550 <__aeabi_dmul>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    q_velocity_data[i] = C2_tmp;
 8001cb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cb6:	00db      	lsls	r3, r3, #3
 8001cb8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001cba:	18d1      	adds	r1, r2, r3
 8001cbc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001cc0:	e9c1 2300 	strd	r2, r3, [r1]
    q_position_data[i] =
        ((q_k1 + qdot_k1 * d) + C2 * C2_tmp) + delta1 * rt_powd_snf(d, 3.0);
 8001cc4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001cc8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001ccc:	f7fe fc40 	bl	8000550 <__aeabi_dmul>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	4610      	mov	r0, r2
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001cdc:	f7fe fa82 	bl	80001e4 <__adddf3>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4614      	mov	r4, r2
 8001ce6:	461d      	mov	r5, r3
 8001ce8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001cec:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001cf0:	f7fe fc2e 	bl	8000550 <__aeabi_dmul>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4620      	mov	r0, r4
 8001cfa:	4629      	mov	r1, r5
 8001cfc:	f7fe fa72 	bl	80001e4 <__adddf3>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	4690      	mov	r8, r2
 8001d06:	4699      	mov	r9, r3
 8001d08:	ed9f 1b71 	vldr	d1, [pc, #452]	; 8001ed0 <Qubic+0x6f8>
 8001d0c:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8001d10:	f7ff fc44 	bl	800159c <rt_powd_snf>
 8001d14:	ec51 0b10 	vmov	r0, r1, d0
 8001d18:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001d1c:	f7fe fc18 	bl	8000550 <__aeabi_dmul>
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	4610      	mov	r0, r2
 8001d26:	4619      	mov	r1, r3
    q_position_data[i] =
 8001d28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001d2e:	18d4      	adds	r4, r2, r3
        ((q_k1 + qdot_k1 * d) + C2 * C2_tmp) + delta1 * rt_powd_snf(d, 3.0);
 8001d30:	4602      	mov	r2, r0
 8001d32:	460b      	mov	r3, r1
 8001d34:	4640      	mov	r0, r8
 8001d36:	4649      	mov	r1, r9
 8001d38:	f7fe fa54 	bl	80001e4 <__adddf3>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	460b      	mov	r3, r1
    q_position_data[i] =
 8001d40:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i < q_acc_tmp_tmp; i++) {
 8001d44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d46:	3301      	adds	r3, #1
 8001d48:	67bb      	str	r3, [r7, #120]	; 0x78
 8001d4a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001d4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	db9e      	blt.n	8001c90 <Qubic+0x4b8>
  }
  i = q_velocity->size[0] * q_velocity->size[1];
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	6852      	ldr	r2, [r2, #4]
 8001d5c:	3204      	adds	r2, #4
 8001d5e:	6812      	ldr	r2, [r2, #0]
 8001d60:	fb02 f303 	mul.w	r3, r2, r3
 8001d64:	67bb      	str	r3, [r7, #120]	; 0x78
  q_velocity->size[0] = 1;
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	601a      	str	r2, [r3, #0]
  q_velocity->size[1] = q_acc->size[1];
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	685a      	ldr	r2, [r3, #4]
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	3304      	adds	r3, #4
 8001d78:	6852      	ldr	r2, [r2, #4]
 8001d7a:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_velocity, i);
 8001d7c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001d7e:	6938      	ldr	r0, [r7, #16]
 8001d80:	f000 f8c7 	bl	8001f12 <emxEnsureCapacity_real_T>
  q_velocity_data = q_velocity->data;
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	647b      	str	r3, [r7, #68]	; 0x44
  d = 2.0 * C2;
 8001d8a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	f7fe fa27 	bl	80001e4 <__adddf3>
 8001d96:	4602      	mov	r2, r0
 8001d98:	460b      	mov	r3, r1
 8001d9a:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
  C2_tmp = 3.0 * delta1;
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	4b4d      	ldr	r3, [pc, #308]	; (8001ed8 <Qubic+0x700>)
 8001da4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001da8:	f7fe fbd2 	bl	8000550 <__aeabi_dmul>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  q_acc_tmp_tmp = q_acc->size[1] - 1;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	3304      	adds	r3, #4
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	3b01      	subs	r3, #1
 8001dbe:	65fb      	str	r3, [r7, #92]	; 0x5c
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	67bb      	str	r3, [r7, #120]	; 0x78
 8001dc4:	e034      	b.n	8001e30 <Qubic+0x658>
    q_velocity_data[i] =
        (qdot_k1 + d * q_acc_data[i]) + C2_tmp * q_velocity_data[i];
 8001dc6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001dc8:	00db      	lsls	r3, r3, #3
 8001dca:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001dcc:	4413      	add	r3, r2
 8001dce:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dd2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001dd6:	f7fe fbbb 	bl	8000550 <__aeabi_dmul>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	4610      	mov	r0, r2
 8001de0:	4619      	mov	r1, r3
 8001de2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001de6:	f7fe f9fd 	bl	80001e4 <__adddf3>
 8001dea:	4602      	mov	r2, r0
 8001dec:	460b      	mov	r3, r1
 8001dee:	4690      	mov	r8, r2
 8001df0:	4699      	mov	r9, r3
 8001df2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001df4:	00db      	lsls	r3, r3, #3
 8001df6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001df8:	4413      	add	r3, r2
 8001dfa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dfe:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001e02:	f7fe fba5 	bl	8000550 <__aeabi_dmul>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	4610      	mov	r0, r2
 8001e0c:	4619      	mov	r1, r3
    q_velocity_data[i] =
 8001e0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e10:	00db      	lsls	r3, r3, #3
 8001e12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001e14:	18d4      	adds	r4, r2, r3
        (qdot_k1 + d * q_acc_data[i]) + C2_tmp * q_velocity_data[i];
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4640      	mov	r0, r8
 8001e1c:	4649      	mov	r1, r9
 8001e1e:	f7fe f9e1 	bl	80001e4 <__adddf3>
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
    q_velocity_data[i] =
 8001e26:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001e2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e30:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001e32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e34:	429a      	cmp	r2, r3
 8001e36:	ddc6      	ble.n	8001dc6 <Qubic+0x5ee>
  }
  i = q_acc->size[0] * q_acc->size[1];
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68fa      	ldr	r2, [r7, #12]
 8001e40:	6852      	ldr	r2, [r2, #4]
 8001e42:	3204      	adds	r2, #4
 8001e44:	6812      	ldr	r2, [r2, #0]
 8001e46:	fb02 f303 	mul.w	r3, r2, r3
 8001e4a:	67bb      	str	r3, [r7, #120]	; 0x78
  q_acc->size[0] = 1;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_acc, i);
 8001e54:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001e56:	68f8      	ldr	r0, [r7, #12]
 8001e58:	f000 f85b 	bl	8001f12 <emxEnsureCapacity_real_T>
  q_acc_data = q_acc->data;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	67fb      	str	r3, [r7, #124]	; 0x7c
  C2_tmp = 6.0 * delta1;
 8001e62:	f04f 0200 	mov.w	r2, #0
 8001e66:	4b1d      	ldr	r3, [pc, #116]	; (8001edc <Qubic+0x704>)
 8001e68:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001e6c:	f7fe fb70 	bl	8000550 <__aeabi_dmul>
 8001e70:	4602      	mov	r2, r0
 8001e72:	460b      	mov	r3, r1
 8001e74:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001e78:	2300      	movs	r3, #0
 8001e7a:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e7c:	e01c      	b.n	8001eb8 <Qubic+0x6e0>
    q_acc_data[i] = d + C2_tmp * q_acc_data[i];
 8001e7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001e84:	4413      	add	r3, r2
 8001e86:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e8a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001e8e:	f7fe fb5f 	bl	8000550 <__aeabi_dmul>
 8001e92:	4602      	mov	r2, r0
 8001e94:	460b      	mov	r3, r1
 8001e96:	4610      	mov	r0, r2
 8001e98:	4619      	mov	r1, r3
 8001e9a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e9c:	00db      	lsls	r3, r3, #3
 8001e9e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001ea0:	18d4      	adds	r4, r2, r3
 8001ea2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001ea6:	f7fe f99d 	bl	80001e4 <__adddf3>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	460b      	mov	r3, r1
 8001eae:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001eb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	67bb      	str	r3, [r7, #120]	; 0x78
 8001eb8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001eba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	ddde      	ble.n	8001e7e <Qubic+0x6a6>
  }
}
 8001ec0:	bf00      	nop
 8001ec2:	bf00      	nop
 8001ec4:	3784      	adds	r7, #132	; 0x84
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ecc:	f3af 8000 	nop.w
 8001ed0:	00000000 	.word	0x00000000
 8001ed4:	40080000 	.word	0x40080000
 8001ed8:	40080000 	.word	0x40080000
 8001edc:	40180000 	.word	0x40180000

08001ee0 <emxDestroyArray_real_T>:
/*
 * Arguments    : emxArray_real_T *emxArray
 * Return Type  : void
 */
void emxDestroyArray_real_T(emxArray_real_T *emxArray)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  emxFree_real_T(&emxArray);
 8001ee8:	1d3b      	adds	r3, r7, #4
 8001eea:	4618      	mov	r0, r3
 8001eec:	f000 f878 	bl	8001fe0 <emxFree_real_T>
}
 8001ef0:	bf00      	nop
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <emxInitArray_real_T>:
 * Arguments    : emxArray_real_T **pEmxArray
 *                int numDimensions
 * Return Type  : void
 */
void emxInitArray_real_T(emxArray_real_T **pEmxArray, int numDimensions)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  emxInit_real_T(pEmxArray, numDimensions);
 8001f02:	6839      	ldr	r1, [r7, #0]
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f000 f895 	bl	8002034 <emxInit_real_T>
}
 8001f0a:	bf00      	nop
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <emxEnsureCapacity_real_T>:
 * Arguments    : emxArray_real_T *emxArray
 *                int oldNumel
 * Return Type  : void
 */
void emxEnsureCapacity_real_T(emxArray_real_T *emxArray, int oldNumel)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b086      	sub	sp, #24
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
 8001f1a:	6039      	str	r1, [r7, #0]
  int i;
  int newNumel;
  void *newData;
  if (oldNumel < 0) {
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	da01      	bge.n	8001f26 <emxEnsureCapacity_real_T+0x14>
    oldNumel = 0;
 8001f22:	2300      	movs	r3, #0
 8001f24:	603b      	str	r3, [r7, #0]
  }
  newNumel = 1;
 8001f26:	2301      	movs	r3, #1
 8001f28:	613b      	str	r3, [r7, #16]
  for (i = 0; i < emxArray->numDimensions; i++) {
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	617b      	str	r3, [r7, #20]
 8001f2e:	e00c      	b.n	8001f4a <emxEnsureCapacity_real_T+0x38>
    newNumel *= emxArray->size[i];
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4413      	add	r3, r2
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	fb02 f303 	mul.w	r3, r2, r3
 8001f42:	613b      	str	r3, [r7, #16]
  for (i = 0; i < emxArray->numDimensions; i++) {
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	3301      	adds	r3, #1
 8001f48:	617b      	str	r3, [r7, #20]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	dbed      	blt.n	8001f30 <emxEnsureCapacity_real_T+0x1e>
  }
  if (newNumel > emxArray->allocatedSize) {
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	693a      	ldr	r2, [r7, #16]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	dd3c      	ble.n	8001fd8 <emxEnsureCapacity_real_T+0xc6>
    i = emxArray->allocatedSize;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	617b      	str	r3, [r7, #20]
    if (i < 16) {
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	2b0f      	cmp	r3, #15
 8001f68:	dc0d      	bgt.n	8001f86 <emxEnsureCapacity_real_T+0x74>
      i = 16;
 8001f6a:	2310      	movs	r3, #16
 8001f6c:	617b      	str	r3, [r7, #20]
    }
    while (i < newNumel) {
 8001f6e:	e00a      	b.n	8001f86 <emxEnsureCapacity_real_T+0x74>
      if (i > 1073741823) {
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f76:	db03      	blt.n	8001f80 <emxEnsureCapacity_real_T+0x6e>
        i = MAX_int32_T;
 8001f78:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8001f7c:	617b      	str	r3, [r7, #20]
 8001f7e:	e002      	b.n	8001f86 <emxEnsureCapacity_real_T+0x74>
      } else {
        i *= 2;
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	617b      	str	r3, [r7, #20]
    while (i < newNumel) {
 8001f86:	697a      	ldr	r2, [r7, #20]
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	dbf0      	blt.n	8001f70 <emxEnsureCapacity_real_T+0x5e>
      }
    }
    newData = calloc((unsigned int)i, sizeof(double));
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	2108      	movs	r1, #8
 8001f92:	4618      	mov	r0, r3
 8001f94:	f008 fdec 	bl	800ab70 <calloc>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	60fb      	str	r3, [r7, #12]
    if (emxArray->data != NULL) {
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d010      	beq.n	8001fc6 <emxEnsureCapacity_real_T+0xb4>
      memcpy(newData, emxArray->data, sizeof(double) * (unsigned int)oldNumel);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6819      	ldr	r1, [r3, #0]
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	461a      	mov	r2, r3
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f008 fe20 	bl	800abf4 <memcpy>
      if (emxArray->canFreeData) {
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	7c1b      	ldrb	r3, [r3, #16]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d004      	beq.n	8001fc6 <emxEnsureCapacity_real_T+0xb4>
        free(emxArray->data);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f008 fe0f 	bl	800abe4 <free>
      }
    }
    emxArray->data = (double *)newData;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	68fa      	ldr	r2, [r7, #12]
 8001fca:	601a      	str	r2, [r3, #0]
    emxArray->allocatedSize = i;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	609a      	str	r2, [r3, #8]
    emxArray->canFreeData = true;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	741a      	strb	r2, [r3, #16]
  }
}
 8001fd8:	bf00      	nop
 8001fda:	3718      	adds	r7, #24
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <emxFree_real_T>:
/*
 * Arguments    : emxArray_real_T **pEmxArray
 * Return Type  : void
 */
void emxFree_real_T(emxArray_real_T **pEmxArray)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  if (*pEmxArray != (emxArray_real_T *)NULL) {
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d01d      	beq.n	800202c <emxFree_real_T+0x4c>
    if (((*pEmxArray)->data != (double *)NULL) && (*pEmxArray)->canFreeData) {
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d00a      	beq.n	8002010 <emxFree_real_T+0x30>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	7c1b      	ldrb	r3, [r3, #16]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d005      	beq.n	8002010 <emxFree_real_T+0x30>
      free((*pEmxArray)->data);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f008 fdea 	bl	800abe4 <free>
    }
    free((*pEmxArray)->size);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	4618      	mov	r0, r3
 8002018:	f008 fde4 	bl	800abe4 <free>
    free(*pEmxArray);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4618      	mov	r0, r3
 8002022:	f008 fddf 	bl	800abe4 <free>
    *pEmxArray = (emxArray_real_T *)NULL;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
  }
}
 800202c:	bf00      	nop
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <emxInit_real_T>:
 * Arguments    : emxArray_real_T **pEmxArray
 *                int numDimensions
 * Return Type  : void
 */
void emxInit_real_T(emxArray_real_T **pEmxArray, int numDimensions)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
  emxArray_real_T *emxArray;
  int i;
  *pEmxArray = (emxArray_real_T *)malloc(sizeof(emxArray_real_T));
 800203e:	2014      	movs	r0, #20
 8002040:	f008 fdc8 	bl	800abd4 <malloc>
 8002044:	4603      	mov	r3, r0
 8002046:	461a      	mov	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	601a      	str	r2, [r3, #0]
  emxArray = *pEmxArray;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	60bb      	str	r3, [r7, #8]
  emxArray->data = (double *)NULL;
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]
  emxArray->numDimensions = numDimensions;
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	60da      	str	r2, [r3, #12]
  emxArray->size = (int *)malloc(sizeof(int) * (unsigned int)numDimensions);
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4618      	mov	r0, r3
 8002064:	f008 fdb6 	bl	800abd4 <malloc>
 8002068:	4603      	mov	r3, r0
 800206a:	461a      	mov	r2, r3
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	605a      	str	r2, [r3, #4]
  emxArray->allocatedSize = 0;
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	2200      	movs	r2, #0
 8002074:	609a      	str	r2, [r3, #8]
  emxArray->canFreeData = true;
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	2201      	movs	r2, #1
 800207a:	741a      	strb	r2, [r3, #16]
  for (i = 0; i < numDimensions; i++) {
 800207c:	2300      	movs	r3, #0
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	e009      	b.n	8002096 <emxInit_real_T+0x62>
    emxArray->size[i] = 0;
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
  for (i = 0; i < numDimensions; i++) {
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	3301      	adds	r3, #1
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	68fa      	ldr	r2, [r7, #12]
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	429a      	cmp	r2, r3
 800209c:	dbf1      	blt.n	8002082 <emxInit_real_T+0x4e>
  }
}
 800209e:	bf00      	nop
 80020a0:	bf00      	nop
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80020ac:	f3bf 8f4f 	dsb	sy
}
 80020b0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <__NVIC_SystemReset+0x24>)
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80020ba:	4904      	ldr	r1, [pc, #16]	; (80020cc <__NVIC_SystemReset+0x24>)
 80020bc:	4b04      	ldr	r3, [pc, #16]	; (80020d0 <__NVIC_SystemReset+0x28>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80020c2:	f3bf 8f4f 	dsb	sy
}
 80020c6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80020c8:	bf00      	nop
 80020ca:	e7fd      	b.n	80020c8 <__NVIC_SystemReset+0x20>
 80020cc:	e000ed00 	.word	0xe000ed00
 80020d0:	05fa0004 	.word	0x05fa0004

080020d4 <argInit_real_T>:
/*
 * Arguments    : void
 * Return Type  : double
 */
static double argInit_real_T(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  return 0.0;
 80020d8:	f04f 0200 	mov.w	r2, #0
 80020dc:	f04f 0300 	mov.w	r3, #0
 80020e0:	ec43 2b17 	vmov	d7, r2, r3
}
 80020e4:	eeb0 0a47 	vmov.f32	s0, s14
 80020e8:	eef0 0a67 	vmov.f32	s1, s15
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020f8:	b088      	sub	sp, #32
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020fc:	f002 fdfc 	bl	8004cf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002100:	f000 fae6 	bl	80026d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002104:	f000 fdf6 	bl	8002cf4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002108:	f000 fdbe 	bl	8002c88 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800210c:	f000 fd90 	bl	8002c30 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002110:	f000 fbd4 	bl	80028bc <MX_TIM2_Init>
  MX_TIM5_Init();
 8002114:	f000 fcea 	bl	8002aec <MX_TIM5_Init>
  MX_ADC1_Init();
 8002118:	f000 fb42 	bl	80027a0 <MX_ADC1_Init>
  MX_I2C1_Init();
 800211c:	f000 fba0 	bl	8002860 <MX_I2C1_Init>
  MX_TIM11_Init();
 8002120:	f000 fd32 	bl	8002b88 <MX_TIM11_Init>
  MX_TIM4_Init();
 8002124:	f000 fc6c 	bl	8002a00 <MX_TIM4_Init>
  MX_TIM3_Init();
 8002128:	f000 fc1c 	bl	8002964 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  main_Qubic();
 800212c:	f002 f9d8 	bl	80044e0 <main_Qubic>
  transformRectangleAndPointsPlace();
 8002130:	f001 f9de 	bl	80034f0 <transformRectangleAndPointsPlace>
    HAL_ADC_Start_DMA(&hadc1, Joystick_position, 2);
 8002134:	2202      	movs	r2, #2
 8002136:	4919      	ldr	r1, [pc, #100]	; (800219c <main+0xa8>)
 8002138:	4819      	ldr	r0, [pc, #100]	; (80021a0 <main+0xac>)
 800213a:	f002 fe93 	bl	8004e64 <HAL_ADC_Start_DMA>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1|TIM_CHANNEL_2);
 800213e:	2104      	movs	r1, #4
 8002140:	4818      	ldr	r0, [pc, #96]	; (80021a4 <main+0xb0>)
 8002142:	f006 f98b 	bl	800845c <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002146:	2100      	movs	r1, #0
 8002148:	4817      	ldr	r0, [pc, #92]	; (80021a8 <main+0xb4>)
 800214a:	f005 ff55 	bl	8007ff8 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start(&htim5);
 800214e:	4817      	ldr	r0, [pc, #92]	; (80021ac <main+0xb8>)
 8002150:	f005 fdca 	bl	8007ce8 <HAL_TIM_Base_Start>
	 hmodbus.huart = &huart2;
 8002154:	4b16      	ldr	r3, [pc, #88]	; (80021b0 <main+0xbc>)
 8002156:	4a17      	ldr	r2, [pc, #92]	; (80021b4 <main+0xc0>)
 8002158:	60da      	str	r2, [r3, #12]
	 hmodbus.htim = &htim11;
 800215a:	4b15      	ldr	r3, [pc, #84]	; (80021b0 <main+0xbc>)
 800215c:	4a16      	ldr	r2, [pc, #88]	; (80021b8 <main+0xc4>)
 800215e:	611a      	str	r2, [r3, #16]
	 hmodbus.slaveAddress = 0x15;
 8002160:	4a13      	ldr	r2, [pc, #76]	; (80021b0 <main+0xbc>)
 8002162:	2315      	movs	r3, #21
 8002164:	7013      	strb	r3, [r2, #0]
	 hmodbus.RegisterSize =70;
 8002166:	4b12      	ldr	r3, [pc, #72]	; (80021b0 <main+0xbc>)
 8002168:	2246      	movs	r2, #70	; 0x46
 800216a:	609a      	str	r2, [r3, #8]
	 Modbus_init(&hmodbus, registerFrame);
 800216c:	4913      	ldr	r1, [pc, #76]	; (80021bc <main+0xc8>)
 800216e:	4810      	ldr	r0, [pc, #64]	; (80021b0 <main+0xbc>)
 8002170:	f7fe ff0a 	bl	8000f88 <Modbus_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(starttray == 1){
 8002174:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <main+0xcc>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d104      	bne.n	8002186 <main+0x92>
		  starttray = 0;
 800217c:	4a10      	ldr	r2, [pc, #64]	; (80021c0 <main+0xcc>)
 800217e:	2300      	movs	r3, #0
 8002180:	7013      	strb	r3, [r2, #0]
		  transformRectangleAndPointsPlace();
 8002182:	f001 f9b5 	bl	80034f0 <transformRectangleAndPointsPlace>

	  }
	  	  Modbus_Protocal_Worker();
 8002186:	f7fe ff8b 	bl	80010a0 <Modbus_Protocal_Worker>
	  	  flowmodbus();
 800218a:	f001 fc49 	bl	8003a20 <flowmodbus>
	  	  static uint64_t timeI2C = 0;
	      static uint64_t timestamp = 0;
	      static uint64_t timemodbus = 0;
	      static float timestampTrajact = 0;
	      if(SoftReset == 1){
 800218e:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <main+0xd0>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d118      	bne.n	80021c8 <main+0xd4>
	    	  NVIC_SystemReset();
 8002196:	f7ff ff87 	bl	80020a8 <__NVIC_SystemReset>
 800219a:	bf00      	nop
 800219c:	200011c8 	.word	0x200011c8
 80021a0:	200003b8 	.word	0x200003b8
 80021a4:	200004b4 	.word	0x200004b4
 80021a8:	2000061c 	.word	0x2000061c
 80021ac:	200006d0 	.word	0x200006d0
 80021b0:	20000c48 	.word	0x20000c48
 80021b4:	20000838 	.word	0x20000838
 80021b8:	20000784 	.word	0x20000784
 80021bc:	20001120 	.word	0x20001120
 80021c0:	20000911 	.word	0x20000911
 80021c4:	200011ac 	.word	0x200011ac
	    	  SoftReset = 0;
	      }
	      if(HAL_GetTick() >= timeI2C){
 80021c8:	f002 fdfc 	bl	8004dc4 <HAL_GetTick>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2200      	movs	r2, #0
 80021d0:	461c      	mov	r4, r3
 80021d2:	4615      	mov	r5, r2
 80021d4:	4bb8      	ldr	r3, [pc, #736]	; (80024b8 <main+0x3c4>)
 80021d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021da:	4294      	cmp	r4, r2
 80021dc:	eb75 0303 	sbcs.w	r3, r5, r3
 80021e0:	d312      	bcc.n	8002208 <main+0x114>
	    	  timeI2C = HAL_GetTick() + 10;
 80021e2:	f002 fdef 	bl	8004dc4 <HAL_GetTick>
 80021e6:	4603      	mov	r3, r0
 80021e8:	330a      	adds	r3, #10
 80021ea:	2200      	movs	r2, #0
 80021ec:	613b      	str	r3, [r7, #16]
 80021ee:	617a      	str	r2, [r7, #20]
 80021f0:	4bb1      	ldr	r3, [pc, #708]	; (80024b8 <main+0x3c4>)
 80021f2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80021f6:	e9c3 1200 	strd	r1, r2, [r3]
	    	  I2C_read_status(data_read);
 80021fa:	4bb0      	ldr	r3, [pc, #704]	; (80024bc <main+0x3c8>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	4618      	mov	r0, r3
 8002200:	f000 fece 	bl	8002fa0 <I2C_read_status>
	    	  I2C_all();
 8002204:	f000 fdf8 	bl	8002df8 <I2C_all>
	      }
	      int pos = (int)registerFrame[17].U16;
 8002208:	4bad      	ldr	r3, [pc, #692]	; (80024c0 <main+0x3cc>)
 800220a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800220c:	61fb      	str	r3, [r7, #28]
	  	  if(HAL_GetTick() >= timemodbus){ // heartbeat
 800220e:	f002 fdd9 	bl	8004dc4 <HAL_GetTick>
 8002212:	4603      	mov	r3, r0
 8002214:	2200      	movs	r2, #0
 8002216:	4698      	mov	r8, r3
 8002218:	4691      	mov	r9, r2
 800221a:	4baa      	ldr	r3, [pc, #680]	; (80024c4 <main+0x3d0>)
 800221c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002220:	4590      	cmp	r8, r2
 8002222:	eb79 0303 	sbcs.w	r3, r9, r3
 8002226:	d33a      	bcc.n	800229e <main+0x1aa>
	  		  	  timemodbus = HAL_GetTick() + 100;
 8002228:	f002 fdcc 	bl	8004dc4 <HAL_GetTick>
 800222c:	4603      	mov	r3, r0
 800222e:	3364      	adds	r3, #100	; 0x64
 8002230:	2200      	movs	r2, #0
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	60fa      	str	r2, [r7, #12]
 8002236:	4ba3      	ldr	r3, [pc, #652]	; (80024c4 <main+0x3d0>)
 8002238:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800223c:	e9c3 1200 	strd	r1, r2, [r3]
	  			  registerFrame[0].U16 = 22881;
 8002240:	4a9f      	ldr	r2, [pc, #636]	; (80024c0 <main+0x3cc>)
 8002242:	f645 1361 	movw	r3, #22881	; 0x5961
 8002246:	8013      	strh	r3, [r2, #0]
	  			  registerFrame[17].U16 = (int)(ReadDegree-350)*10;
 8002248:	4b9f      	ldr	r3, [pc, #636]	; (80024c8 <main+0x3d4>)
 800224a:	edd3 7a00 	vldr	s15, [r3]
 800224e:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 80024cc <main+0x3d8>
 8002252:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002256:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800225a:	ee17 3a90 	vmov	r3, s15
 800225e:	b29b      	uxth	r3, r3
 8002260:	461a      	mov	r2, r3
 8002262:	4613      	mov	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	4413      	add	r3, r2
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	b29b      	uxth	r3, r3
 800226c:	4a94      	ldr	r2, [pc, #592]	; (80024c0 <main+0x3cc>)
 800226e:	8453      	strh	r3, [r2, #34]	; 0x22
	  			  registerFrame[18].U16 = abs(speed);
 8002270:	4b97      	ldr	r3, [pc, #604]	; (80024d0 <main+0x3dc>)
 8002272:	edd3 7a00 	vldr	s15, [r3]
 8002276:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800227a:	ee17 3a90 	vmov	r3, s15
 800227e:	2b00      	cmp	r3, #0
 8002280:	bfb8      	it	lt
 8002282:	425b      	neglt	r3, r3
 8002284:	b29b      	uxth	r3, r3
 8002286:	4a8e      	ldr	r2, [pc, #568]	; (80024c0 <main+0x3cc>)
 8002288:	8493      	strh	r3, [r2, #36]	; 0x24
	  			  registerFrame[19].U16 = acceleration;
 800228a:	4b92      	ldr	r3, [pc, #584]	; (80024d4 <main+0x3e0>)
 800228c:	edd3 7a00 	vldr	s15, [r3]
 8002290:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002294:	ee17 3a90 	vmov	r3, s15
 8002298:	b29b      	uxth	r3, r3
 800229a:	4a89      	ldr	r2, [pc, #548]	; (80024c0 <main+0x3cc>)
 800229c:	84d3      	strh	r3, [r2, #38]	; 0x26
	  		}
		  if(HAL_GetTick() >= timestampTrajact){
 800229e:	f002 fd91 	bl	8004dc4 <HAL_GetTick>
 80022a2:	ee07 0a90 	vmov	s15, r0
 80022a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022aa:	4b8b      	ldr	r3, [pc, #556]	; (80024d8 <main+0x3e4>)
 80022ac:	edd3 7a00 	vldr	s15, [r3]
 80022b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022b8:	db48      	blt.n	800234c <main+0x258>
			  timestampTrajact = HAL_GetTick() + 1;
 80022ba:	f002 fd83 	bl	8004dc4 <HAL_GetTick>
 80022be:	4603      	mov	r3, r0
 80022c0:	3301      	adds	r3, #1
 80022c2:	ee07 3a90 	vmov	s15, r3
 80022c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ca:	4b83      	ldr	r3, [pc, #524]	; (80024d8 <main+0x3e4>)
 80022cc:	edc3 7a00 	vstr	s15, [r3]
			  if(path == 0)indexposition = 0;
 80022d0:	4b82      	ldr	r3, [pc, #520]	; (80024dc <main+0x3e8>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d102      	bne.n	80022de <main+0x1ea>
 80022d8:	4b81      	ldr	r3, [pc, #516]	; (80024e0 <main+0x3ec>)
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]
			  if(indexposition < (0.5*2000)-1 && path == 1){
 80022de:	4b80      	ldr	r3, [pc, #512]	; (80024e0 <main+0x3ec>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f240 32e6 	movw	r2, #998	; 0x3e6
 80022e6:	4293      	cmp	r3, r2
 80022e8:	dc30      	bgt.n	800234c <main+0x258>
 80022ea:	4b7c      	ldr	r3, [pc, #496]	; (80024dc <main+0x3e8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d12c      	bne.n	800234c <main+0x258>
			  SetDegree = positionTraject;
 80022f2:	4b7c      	ldr	r3, [pc, #496]	; (80024e4 <main+0x3f0>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a7c      	ldr	r2, [pc, #496]	; (80024e8 <main+0x3f4>)
 80022f8:	6013      	str	r3, [r2, #0]
			  SetVelocity = velocityTraject;
 80022fa:	4b7c      	ldr	r3, [pc, #496]	; (80024ec <main+0x3f8>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a7c      	ldr	r2, [pc, #496]	; (80024f0 <main+0x3fc>)
 8002300:	6013      	str	r3, [r2, #0]
			  indexposition += 1;
 8002302:	4b77      	ldr	r3, [pc, #476]	; (80024e0 <main+0x3ec>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	3301      	adds	r3, #1
 8002308:	4a75      	ldr	r2, [pc, #468]	; (80024e0 <main+0x3ec>)
 800230a:	6013      	str	r3, [r2, #0]
		      positionTraject = q_positionN->data[indexposition];
 800230c:	4b79      	ldr	r3, [pc, #484]	; (80024f4 <main+0x400>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	4b73      	ldr	r3, [pc, #460]	; (80024e0 <main+0x3ec>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	00db      	lsls	r3, r3, #3
 8002318:	4413      	add	r3, r2
 800231a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800231e:	4610      	mov	r0, r2
 8002320:	4619      	mov	r1, r3
 8002322:	f7fe fc0d 	bl	8000b40 <__aeabi_d2f>
 8002326:	4603      	mov	r3, r0
 8002328:	4a6e      	ldr	r2, [pc, #440]	; (80024e4 <main+0x3f0>)
 800232a:	6013      	str	r3, [r2, #0]
		      velocityTraject = q_velocityN->data[indexposition];
 800232c:	4b72      	ldr	r3, [pc, #456]	; (80024f8 <main+0x404>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	4b6b      	ldr	r3, [pc, #428]	; (80024e0 <main+0x3ec>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	4413      	add	r3, r2
 800233a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233e:	4610      	mov	r0, r2
 8002340:	4619      	mov	r1, r3
 8002342:	f7fe fbfd 	bl	8000b40 <__aeabi_d2f>
 8002346:	4603      	mov	r3, r0
 8002348:	4a68      	ldr	r2, [pc, #416]	; (80024ec <main+0x3f8>)
 800234a:	6013      	str	r3, [r2, #0]
			  }
		  }
	      if (HAL_GetTick() >= timestamp) {
 800234c:	f002 fd3a 	bl	8004dc4 <HAL_GetTick>
 8002350:	4603      	mov	r3, r0
 8002352:	2200      	movs	r2, #0
 8002354:	469a      	mov	sl, r3
 8002356:	4693      	mov	fp, r2
 8002358:	4b68      	ldr	r3, [pc, #416]	; (80024fc <main+0x408>)
 800235a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235e:	4592      	cmp	sl, r2
 8002360:	eb7b 0303 	sbcs.w	r3, fp, r3
 8002364:	f4ff af06 	bcc.w	8002174 <main+0x80>
			  QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim2); // Read QEI
 8002368:	4b65      	ldr	r3, [pc, #404]	; (8002500 <main+0x40c>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236e:	4a65      	ldr	r2, [pc, #404]	; (8002504 <main+0x410>)
 8002370:	6013      	str	r3, [r2, #0]
			  ReadDegree = (QEIReadRaw / 8192.0 * 360)*160/360; // pulse to degree
 8002372:	4b64      	ldr	r3, [pc, #400]	; (8002504 <main+0x410>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4618      	mov	r0, r3
 8002378:	f7fe f870 	bl	800045c <__aeabi_ui2d>
 800237c:	f04f 0200 	mov.w	r2, #0
 8002380:	4b61      	ldr	r3, [pc, #388]	; (8002508 <main+0x414>)
 8002382:	f7fe fa0f 	bl	80007a4 <__aeabi_ddiv>
 8002386:	4602      	mov	r2, r0
 8002388:	460b      	mov	r3, r1
 800238a:	4610      	mov	r0, r2
 800238c:	4619      	mov	r1, r3
 800238e:	f04f 0200 	mov.w	r2, #0
 8002392:	4b5e      	ldr	r3, [pc, #376]	; (800250c <main+0x418>)
 8002394:	f7fe f8dc 	bl	8000550 <__aeabi_dmul>
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	4610      	mov	r0, r2
 800239e:	4619      	mov	r1, r3
 80023a0:	f04f 0200 	mov.w	r2, #0
 80023a4:	4b5a      	ldr	r3, [pc, #360]	; (8002510 <main+0x41c>)
 80023a6:	f7fe f8d3 	bl	8000550 <__aeabi_dmul>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4610      	mov	r0, r2
 80023b0:	4619      	mov	r1, r3
 80023b2:	f04f 0200 	mov.w	r2, #0
 80023b6:	4b55      	ldr	r3, [pc, #340]	; (800250c <main+0x418>)
 80023b8:	f7fe f9f4 	bl	80007a4 <__aeabi_ddiv>
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	4610      	mov	r0, r2
 80023c2:	4619      	mov	r1, r3
 80023c4:	f7fe fbbc 	bl	8000b40 <__aeabi_d2f>
 80023c8:	4603      	mov	r3, r0
 80023ca:	4a3f      	ldr	r2, [pc, #252]	; (80024c8 <main+0x3d4>)
 80023cc:	6013      	str	r3, [r2, #0]
			  error = SetDegree - ReadDegree;
 80023ce:	4b46      	ldr	r3, [pc, #280]	; (80024e8 <main+0x3f4>)
 80023d0:	ed93 7a00 	vldr	s14, [r3]
 80023d4:	4b3c      	ldr	r3, [pc, #240]	; (80024c8 <main+0x3d4>)
 80023d6:	edd3 7a00 	vldr	s15, [r3]
 80023da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023de:	4b4d      	ldr	r3, [pc, #308]	; (8002514 <main+0x420>)
 80023e0:	edc3 7a00 	vstr	s15, [r3]
			  velocity();
 80023e4:	f001 ff96 	bl	8004314 <velocity>
			  accelerate();
 80023e8:	f001 fffc 	bl	80043e4 <accelerate>
			  speed = ((QEIData.QEIVelocity / 8192.0)*360.0)*160/360;
 80023ec:	4b4a      	ldr	r3, [pc, #296]	; (8002518 <main+0x424>)
 80023ee:	695b      	ldr	r3, [r3, #20]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7fe f855 	bl	80004a0 <__aeabi_f2d>
 80023f6:	f04f 0200 	mov.w	r2, #0
 80023fa:	4b43      	ldr	r3, [pc, #268]	; (8002508 <main+0x414>)
 80023fc:	f7fe f9d2 	bl	80007a4 <__aeabi_ddiv>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	4610      	mov	r0, r2
 8002406:	4619      	mov	r1, r3
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	4b3f      	ldr	r3, [pc, #252]	; (800250c <main+0x418>)
 800240e:	f7fe f89f 	bl	8000550 <__aeabi_dmul>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4610      	mov	r0, r2
 8002418:	4619      	mov	r1, r3
 800241a:	f04f 0200 	mov.w	r2, #0
 800241e:	4b3c      	ldr	r3, [pc, #240]	; (8002510 <main+0x41c>)
 8002420:	f7fe f896 	bl	8000550 <__aeabi_dmul>
 8002424:	4602      	mov	r2, r0
 8002426:	460b      	mov	r3, r1
 8002428:	4610      	mov	r0, r2
 800242a:	4619      	mov	r1, r3
 800242c:	f04f 0200 	mov.w	r2, #0
 8002430:	4b36      	ldr	r3, [pc, #216]	; (800250c <main+0x418>)
 8002432:	f7fe f9b7 	bl	80007a4 <__aeabi_ddiv>
 8002436:	4602      	mov	r2, r0
 8002438:	460b      	mov	r3, r1
 800243a:	4610      	mov	r0, r2
 800243c:	4619      	mov	r1, r3
 800243e:	f7fe fb7f 	bl	8000b40 <__aeabi_d2f>
 8002442:	4603      	mov	r3, r0
 8002444:	4a22      	ldr	r2, [pc, #136]	; (80024d0 <main+0x3dc>)
 8002446:	6013      	str	r3, [r2, #0]
			  acceleration = QEIAcc.QEIVelocity;
 8002448:	4b34      	ldr	r3, [pc, #208]	; (800251c <main+0x428>)
 800244a:	695b      	ldr	r3, [r3, #20]
 800244c:	4a21      	ldr	r2, [pc, #132]	; (80024d4 <main+0x3e0>)
 800244e:	6013      	str	r3, [r2, #0]
			  DegreeFeedback = control_interrupt(); // PID function
 8002450:	f001 fe60 	bl	8004114 <control_interrupt>
 8002454:	eef0 7a40 	vmov.f32	s15, s0
 8002458:	4b31      	ldr	r3, [pc, #196]	; (8002520 <main+0x42c>)
 800245a:	edc3 7a00 	vstr	s15, [r3]
	          timestamp = HAL_GetTick() + 10;
 800245e:	f002 fcb1 	bl	8004dc4 <HAL_GetTick>
 8002462:	4603      	mov	r3, r0
 8002464:	330a      	adds	r3, #10
 8002466:	2200      	movs	r2, #0
 8002468:	603b      	str	r3, [r7, #0]
 800246a:	607a      	str	r2, [r7, #4]
 800246c:	4b23      	ldr	r3, [pc, #140]	; (80024fc <main+0x408>)
 800246e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002472:	e9c3 1200 	strd	r1, r2, [r3]
	          if (Joystick_Control == 1) {
 8002476:	4b2b      	ldr	r3, [pc, #172]	; (8002524 <main+0x430>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d174      	bne.n	8002568 <main+0x474>
	        	  DegreeFeedback = 0;
 800247e:	4b28      	ldr	r3, [pc, #160]	; (8002520 <main+0x42c>)
 8002480:	f04f 0200 	mov.w	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
	        	  s = 0;
 8002486:	4b28      	ldr	r3, [pc, #160]	; (8002528 <main+0x434>)
 8002488:	f04f 0200 	mov.w	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
	        	  error = 0;
 800248e:	4b21      	ldr	r3, [pc, #132]	; (8002514 <main+0x420>)
 8002490:	f04f 0200 	mov.w	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
	              if (Joystick_position[0] >= 3150) {
 8002496:	4b25      	ldr	r3, [pc, #148]	; (800252c <main+0x438>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f640 424d 	movw	r2, #3149	; 0xc4d
 800249e:	4293      	cmp	r3, r2
 80024a0:	d94a      	bls.n	8002538 <main+0x444>
	                  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 20);
 80024a2:	4b23      	ldr	r3, [pc, #140]	; (8002530 <main+0x43c>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2214      	movs	r2, #20
 80024a8:	635a      	str	r2, [r3, #52]	; 0x34
	                  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80024aa:	2201      	movs	r2, #1
 80024ac:	2180      	movs	r1, #128	; 0x80
 80024ae:	4821      	ldr	r0, [pc, #132]	; (8002534 <main+0x440>)
 80024b0:	f003 ff52 	bl	8006358 <HAL_GPIO_WritePin>
 80024b4:	e65e      	b.n	8002174 <main+0x80>
 80024b6:	bf00      	nop
 80024b8:	20001260 	.word	0x20001260
 80024bc:	20000910 	.word	0x20000910
 80024c0:	20001120 	.word	0x20001120
 80024c4:	20001268 	.word	0x20001268
 80024c8:	20001250 	.word	0x20001250
 80024cc:	43af0000 	.word	0x43af0000
 80024d0:	200011b0 	.word	0x200011b0
 80024d4:	200011b4 	.word	0x200011b4
 80024d8:	20001270 	.word	0x20001270
 80024dc:	200011b8 	.word	0x200011b8
 80024e0:	2000121c 	.word	0x2000121c
 80024e4:	200011c0 	.word	0x200011c0
 80024e8:	20001254 	.word	0x20001254
 80024ec:	200011c4 	.word	0x200011c4
 80024f0:	2000124c 	.word	0x2000124c
 80024f4:	20001214 	.word	0x20001214
 80024f8:	20001210 	.word	0x20001210
 80024fc:	20001278 	.word	0x20001278
 8002500:	200004b4 	.word	0x200004b4
 8002504:	200011bc 	.word	0x200011bc
 8002508:	40c00000 	.word	0x40c00000
 800250c:	40768000 	.word	0x40768000
 8002510:	40640000 	.word	0x40640000
 8002514:	2000125c 	.word	0x2000125c
 8002518:	200011d4 	.word	0x200011d4
 800251c:	200011ec 	.word	0x200011ec
 8002520:	20001258 	.word	0x20001258
 8002524:	20000308 	.word	0x20000308
 8002528:	20001228 	.word	0x20001228
 800252c:	200011c8 	.word	0x200011c8
 8002530:	2000061c 	.word	0x2000061c
 8002534:	40020000 	.word	0x40020000
	              }
	              else if (Joystick_position[0] <= 100) {
 8002538:	4b59      	ldr	r3, [pc, #356]	; (80026a0 <main+0x5ac>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2b64      	cmp	r3, #100	; 0x64
 800253e:	d809      	bhi.n	8002554 <main+0x460>
	                  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 20);
 8002540:	4b58      	ldr	r3, [pc, #352]	; (80026a4 <main+0x5b0>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2214      	movs	r2, #20
 8002546:	635a      	str	r2, [r3, #52]	; 0x34
	                  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8002548:	2200      	movs	r2, #0
 800254a:	2180      	movs	r1, #128	; 0x80
 800254c:	4856      	ldr	r0, [pc, #344]	; (80026a8 <main+0x5b4>)
 800254e:	f003 ff03 	bl	8006358 <HAL_GPIO_WritePin>
 8002552:	e60f      	b.n	8002174 <main+0x80>
	              }
	              else{
	            	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8002554:	4b53      	ldr	r3, [pc, #332]	; (80026a4 <main+0x5b0>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2200      	movs	r2, #0
 800255a:	635a      	str	r2, [r3, #52]	; 0x34
	            	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800255c:	2200      	movs	r2, #0
 800255e:	2180      	movs	r1, #128	; 0x80
 8002560:	4851      	ldr	r0, [pc, #324]	; (80026a8 <main+0x5b4>)
 8002562:	f003 fef9 	bl	8006358 <HAL_GPIO_WritePin>
 8002566:	e605      	b.n	8002174 <main+0x80>
	              }
	          }
	          else if (Joystick_Control == 0) {
 8002568:	4b50      	ldr	r3, [pc, #320]	; (80026ac <main+0x5b8>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	f47f ae01 	bne.w	8002174 <main+0x80>
	              if (SetDegree < 0) {
 8002572:	4b4f      	ldr	r3, [pc, #316]	; (80026b0 <main+0x5bc>)
 8002574:	edd3 7a00 	vldr	s15, [r3]
 8002578:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800257c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002580:	d503      	bpl.n	800258a <main+0x496>
	                  SetDegree = 0; // minimum value
 8002582:	4b4b      	ldr	r3, [pc, #300]	; (80026b0 <main+0x5bc>)
 8002584:	f04f 0200 	mov.w	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
	              }
	              if (SetDegree > 700) {
 800258a:	4b49      	ldr	r3, [pc, #292]	; (80026b0 <main+0x5bc>)
 800258c:	edd3 7a00 	vldr	s15, [r3]
 8002590:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80026b4 <main+0x5c0>
 8002594:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800259c:	dd02      	ble.n	80025a4 <main+0x4b0>
	                  SetDegree = 700; // maximum value
 800259e:	4b44      	ldr	r3, [pc, #272]	; (80026b0 <main+0x5bc>)
 80025a0:	4a45      	ldr	r2, [pc, #276]	; (80026b8 <main+0x5c4>)
 80025a2:	601a      	str	r2, [r3, #0]
	              }

	              if (error > 0) { // setpoint > read_encoder
 80025a4:	4b45      	ldr	r3, [pc, #276]	; (80026bc <main+0x5c8>)
 80025a6:	edd3 7a00 	vldr	s15, [r3]
 80025aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b2:	dd35      	ble.n	8002620 <main+0x52c>
	            	  SetVelocity = abs(SetVelocity);
 80025b4:	4b42      	ldr	r3, [pc, #264]	; (80026c0 <main+0x5cc>)
 80025b6:	edd3 7a00 	vldr	s15, [r3]
 80025ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025be:	ee17 3a90 	vmov	r3, s15
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	bfb8      	it	lt
 80025c6:	425b      	neglt	r3, r3
 80025c8:	ee07 3a90 	vmov	s15, r3
 80025cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025d0:	4b3b      	ldr	r3, [pc, #236]	; (80026c0 <main+0x5cc>)
 80025d2:	edc3 7a00 	vstr	s15, [r3]
	                  if (error < 1) {
 80025d6:	4b39      	ldr	r3, [pc, #228]	; (80026bc <main+0x5c8>)
 80025d8:	edd3 7a00 	vldr	s15, [r3]
 80025dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80025e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e8:	d50b      	bpl.n	8002602 <main+0x50e>
	                      DegreeFeedback = 0; // Limit Position
 80025ea:	4b36      	ldr	r3, [pc, #216]	; (80026c4 <main+0x5d0>)
 80025ec:	f04f 0200 	mov.w	r2, #0
 80025f0:	601a      	str	r2, [r3, #0]
	                      s = 0;
 80025f2:	4b35      	ldr	r3, [pc, #212]	; (80026c8 <main+0x5d4>)
 80025f4:	f04f 0200 	mov.w	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
	                      s2 = 0;
 80025fa:	4b34      	ldr	r3, [pc, #208]	; (80026cc <main+0x5d8>)
 80025fc:	f04f 0200 	mov.w	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
	                  }
	                  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback);
 8002602:	4b30      	ldr	r3, [pc, #192]	; (80026c4 <main+0x5d0>)
 8002604:	edd3 7a00 	vldr	s15, [r3]
 8002608:	4b26      	ldr	r3, [pc, #152]	; (80026a4 <main+0x5b0>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002610:	ee17 2a90 	vmov	r2, s15
 8002614:	635a      	str	r2, [r3, #52]	; 0x34
	                  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8002616:	2200      	movs	r2, #0
 8002618:	2180      	movs	r1, #128	; 0x80
 800261a:	4823      	ldr	r0, [pc, #140]	; (80026a8 <main+0x5b4>)
 800261c:	f003 fe9c 	bl	8006358 <HAL_GPIO_WritePin>
	              }
	              if (error < 0 ) { // setpoint < read_encoder
 8002620:	4b26      	ldr	r3, [pc, #152]	; (80026bc <main+0x5c8>)
 8002622:	edd3 7a00 	vldr	s15, [r3]
 8002626:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800262a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800262e:	d536      	bpl.n	800269e <main+0x5aa>
	            	  if(SetVelocity > 0)SetVelocity = -SetVelocity;
 8002630:	4b23      	ldr	r3, [pc, #140]	; (80026c0 <main+0x5cc>)
 8002632:	edd3 7a00 	vldr	s15, [r3]
 8002636:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800263a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800263e:	dd07      	ble.n	8002650 <main+0x55c>
 8002640:	4b1f      	ldr	r3, [pc, #124]	; (80026c0 <main+0x5cc>)
 8002642:	edd3 7a00 	vldr	s15, [r3]
 8002646:	eef1 7a67 	vneg.f32	s15, s15
 800264a:	4b1d      	ldr	r3, [pc, #116]	; (80026c0 <main+0x5cc>)
 800264c:	edc3 7a00 	vstr	s15, [r3]
	                  if (error * -1 < 1) {
 8002650:	4b1a      	ldr	r3, [pc, #104]	; (80026bc <main+0x5c8>)
 8002652:	edd3 7a00 	vldr	s15, [r3]
 8002656:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800265a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800265e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002662:	dd0b      	ble.n	800267c <main+0x588>
	                      DegreeFeedback = 0; // Limit Position
 8002664:	4b17      	ldr	r3, [pc, #92]	; (80026c4 <main+0x5d0>)
 8002666:	f04f 0200 	mov.w	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
	                      s = 0;
 800266c:	4b16      	ldr	r3, [pc, #88]	; (80026c8 <main+0x5d4>)
 800266e:	f04f 0200 	mov.w	r2, #0
 8002672:	601a      	str	r2, [r3, #0]
	                      s2 = 0;
 8002674:	4b15      	ldr	r3, [pc, #84]	; (80026cc <main+0x5d8>)
 8002676:	f04f 0200 	mov.w	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
	                  }
	                  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback * -1);
 800267c:	4b11      	ldr	r3, [pc, #68]	; (80026c4 <main+0x5d0>)
 800267e:	edd3 7a00 	vldr	s15, [r3]
 8002682:	eef1 7a67 	vneg.f32	s15, s15
 8002686:	4b07      	ldr	r3, [pc, #28]	; (80026a4 <main+0x5b0>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800268e:	ee17 2a90 	vmov	r2, s15
 8002692:	635a      	str	r2, [r3, #52]	; 0x34
	                  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8002694:	2201      	movs	r2, #1
 8002696:	2180      	movs	r1, #128	; 0x80
 8002698:	4803      	ldr	r0, [pc, #12]	; (80026a8 <main+0x5b4>)
 800269a:	f003 fe5d 	bl	8006358 <HAL_GPIO_WritePin>
  {
 800269e:	e569      	b.n	8002174 <main+0x80>
 80026a0:	200011c8 	.word	0x200011c8
 80026a4:	2000061c 	.word	0x2000061c
 80026a8:	40020000 	.word	0x40020000
 80026ac:	20000308 	.word	0x20000308
 80026b0:	20001254 	.word	0x20001254
 80026b4:	442f0000 	.word	0x442f0000
 80026b8:	442f0000 	.word	0x442f0000
 80026bc:	2000125c 	.word	0x2000125c
 80026c0:	2000124c 	.word	0x2000124c
 80026c4:	20001258 	.word	0x20001258
 80026c8:	20001228 	.word	0x20001228
 80026cc:	20001234 	.word	0x20001234

080026d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b094      	sub	sp, #80	; 0x50
 80026d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026d6:	f107 0320 	add.w	r3, r7, #32
 80026da:	2230      	movs	r2, #48	; 0x30
 80026dc:	2100      	movs	r1, #0
 80026de:	4618      	mov	r0, r3
 80026e0:	f008 fa96 	bl	800ac10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026e4:	f107 030c 	add.w	r3, r7, #12
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	605a      	str	r2, [r3, #4]
 80026ee:	609a      	str	r2, [r3, #8]
 80026f0:	60da      	str	r2, [r3, #12]
 80026f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026f4:	2300      	movs	r3, #0
 80026f6:	60bb      	str	r3, [r7, #8]
 80026f8:	4b27      	ldr	r3, [pc, #156]	; (8002798 <SystemClock_Config+0xc8>)
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fc:	4a26      	ldr	r2, [pc, #152]	; (8002798 <SystemClock_Config+0xc8>)
 80026fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002702:	6413      	str	r3, [r2, #64]	; 0x40
 8002704:	4b24      	ldr	r3, [pc, #144]	; (8002798 <SystemClock_Config+0xc8>)
 8002706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002710:	2300      	movs	r3, #0
 8002712:	607b      	str	r3, [r7, #4]
 8002714:	4b21      	ldr	r3, [pc, #132]	; (800279c <SystemClock_Config+0xcc>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a20      	ldr	r2, [pc, #128]	; (800279c <SystemClock_Config+0xcc>)
 800271a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800271e:	6013      	str	r3, [r2, #0]
 8002720:	4b1e      	ldr	r3, [pc, #120]	; (800279c <SystemClock_Config+0xcc>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002728:	607b      	str	r3, [r7, #4]
 800272a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800272c:	2302      	movs	r3, #2
 800272e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002730:	2301      	movs	r3, #1
 8002732:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002734:	2310      	movs	r3, #16
 8002736:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002738:	2302      	movs	r3, #2
 800273a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800273c:	2300      	movs	r3, #0
 800273e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002740:	2308      	movs	r3, #8
 8002742:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002744:	2364      	movs	r3, #100	; 0x64
 8002746:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002748:	2302      	movs	r3, #2
 800274a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800274c:	2304      	movs	r3, #4
 800274e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002750:	f107 0320 	add.w	r3, r7, #32
 8002754:	4618      	mov	r0, r3
 8002756:	f004 fdd3 	bl	8007300 <HAL_RCC_OscConfig>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002760:	f001 ff20 	bl	80045a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002764:	230f      	movs	r3, #15
 8002766:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002768:	2302      	movs	r3, #2
 800276a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800276c:	2300      	movs	r3, #0
 800276e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002770:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002774:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002776:	2300      	movs	r3, #0
 8002778:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800277a:	f107 030c 	add.w	r3, r7, #12
 800277e:	2103      	movs	r1, #3
 8002780:	4618      	mov	r0, r3
 8002782:	f005 f835 	bl	80077f0 <HAL_RCC_ClockConfig>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800278c:	f001 ff0a 	bl	80045a4 <Error_Handler>
  }
}
 8002790:	bf00      	nop
 8002792:	3750      	adds	r7, #80	; 0x50
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40023800 	.word	0x40023800
 800279c:	40007000 	.word	0x40007000

080027a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80027a6:	463b      	mov	r3, r7
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	605a      	str	r2, [r3, #4]
 80027ae:	609a      	str	r2, [r3, #8]
 80027b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80027b2:	4b28      	ldr	r3, [pc, #160]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027b4:	4a28      	ldr	r2, [pc, #160]	; (8002858 <MX_ADC1_Init+0xb8>)
 80027b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80027b8:	4b26      	ldr	r3, [pc, #152]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80027be:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80027c0:	4b24      	ldr	r3, [pc, #144]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80027c6:	4b23      	ldr	r3, [pc, #140]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027c8:	2201      	movs	r2, #1
 80027ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80027cc:	4b21      	ldr	r3, [pc, #132]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027ce:	2201      	movs	r2, #1
 80027d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80027d2:	4b20      	ldr	r3, [pc, #128]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80027da:	4b1e      	ldr	r3, [pc, #120]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027dc:	2200      	movs	r2, #0
 80027de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80027e0:	4b1c      	ldr	r3, [pc, #112]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027e2:	4a1e      	ldr	r2, [pc, #120]	; (800285c <MX_ADC1_Init+0xbc>)
 80027e4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80027e6:	4b1b      	ldr	r3, [pc, #108]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80027ec:	4b19      	ldr	r3, [pc, #100]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027ee:	2202      	movs	r2, #2
 80027f0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80027f2:	4b18      	ldr	r3, [pc, #96]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80027fa:	4b16      	ldr	r3, [pc, #88]	; (8002854 <MX_ADC1_Init+0xb4>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002800:	4814      	ldr	r0, [pc, #80]	; (8002854 <MX_ADC1_Init+0xb4>)
 8002802:	f002 faeb 	bl	8004ddc <HAL_ADC_Init>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800280c:	f001 feca 	bl	80045a4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002810:	2308      	movs	r3, #8
 8002812:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002814:	2301      	movs	r3, #1
 8002816:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002818:	2303      	movs	r3, #3
 800281a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800281c:	463b      	mov	r3, r7
 800281e:	4619      	mov	r1, r3
 8002820:	480c      	ldr	r0, [pc, #48]	; (8002854 <MX_ADC1_Init+0xb4>)
 8002822:	f002 fc2d 	bl	8005080 <HAL_ADC_ConfigChannel>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800282c:	f001 feba 	bl	80045a4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002830:	2304      	movs	r3, #4
 8002832:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002834:	2302      	movs	r3, #2
 8002836:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002838:	463b      	mov	r3, r7
 800283a:	4619      	mov	r1, r3
 800283c:	4805      	ldr	r0, [pc, #20]	; (8002854 <MX_ADC1_Init+0xb4>)
 800283e:	f002 fc1f 	bl	8005080 <HAL_ADC_ConfigChannel>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8002848:	f001 feac 	bl	80045a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800284c:	bf00      	nop
 800284e:	3710      	adds	r7, #16
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	200003b8 	.word	0x200003b8
 8002858:	40012000 	.word	0x40012000
 800285c:	0f000001 	.word	0x0f000001

08002860 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002864:	4b12      	ldr	r3, [pc, #72]	; (80028b0 <MX_I2C1_Init+0x50>)
 8002866:	4a13      	ldr	r2, [pc, #76]	; (80028b4 <MX_I2C1_Init+0x54>)
 8002868:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800286a:	4b11      	ldr	r3, [pc, #68]	; (80028b0 <MX_I2C1_Init+0x50>)
 800286c:	4a12      	ldr	r2, [pc, #72]	; (80028b8 <MX_I2C1_Init+0x58>)
 800286e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002870:	4b0f      	ldr	r3, [pc, #60]	; (80028b0 <MX_I2C1_Init+0x50>)
 8002872:	2200      	movs	r2, #0
 8002874:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002876:	4b0e      	ldr	r3, [pc, #56]	; (80028b0 <MX_I2C1_Init+0x50>)
 8002878:	2200      	movs	r2, #0
 800287a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800287c:	4b0c      	ldr	r3, [pc, #48]	; (80028b0 <MX_I2C1_Init+0x50>)
 800287e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002882:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002884:	4b0a      	ldr	r3, [pc, #40]	; (80028b0 <MX_I2C1_Init+0x50>)
 8002886:	2200      	movs	r2, #0
 8002888:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800288a:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <MX_I2C1_Init+0x50>)
 800288c:	2200      	movs	r2, #0
 800288e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002890:	4b07      	ldr	r3, [pc, #28]	; (80028b0 <MX_I2C1_Init+0x50>)
 8002892:	2200      	movs	r2, #0
 8002894:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002896:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <MX_I2C1_Init+0x50>)
 8002898:	2200      	movs	r2, #0
 800289a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800289c:	4804      	ldr	r0, [pc, #16]	; (80028b0 <MX_I2C1_Init+0x50>)
 800289e:	f003 fd99 	bl	80063d4 <HAL_I2C_Init>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80028a8:	f001 fe7c 	bl	80045a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80028ac:	bf00      	nop
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	20000460 	.word	0x20000460
 80028b4:	40005400 	.word	0x40005400
 80028b8:	000186a0 	.word	0x000186a0

080028bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08c      	sub	sp, #48	; 0x30
 80028c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80028c2:	f107 030c 	add.w	r3, r7, #12
 80028c6:	2224      	movs	r2, #36	; 0x24
 80028c8:	2100      	movs	r1, #0
 80028ca:	4618      	mov	r0, r3
 80028cc:	f008 f9a0 	bl	800ac10 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028d0:	1d3b      	adds	r3, r7, #4
 80028d2:	2200      	movs	r2, #0
 80028d4:	601a      	str	r2, [r3, #0]
 80028d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028d8:	4b21      	ldr	r3, [pc, #132]	; (8002960 <MX_TIM2_Init+0xa4>)
 80028da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80028de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80028e0:	4b1f      	ldr	r3, [pc, #124]	; (8002960 <MX_TIM2_Init+0xa4>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028e6:	4b1e      	ldr	r3, [pc, #120]	; (8002960 <MX_TIM2_Init+0xa4>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = QEI_PERIOD-1;
 80028ec:	4b1c      	ldr	r3, [pc, #112]	; (8002960 <MX_TIM2_Init+0xa4>)
 80028ee:	f649 72ff 	movw	r2, #40959	; 0x9fff
 80028f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028f4:	4b1a      	ldr	r3, [pc, #104]	; (8002960 <MX_TIM2_Init+0xa4>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028fa:	4b19      	ldr	r3, [pc, #100]	; (8002960 <MX_TIM2_Init+0xa4>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002900:	2303      	movs	r3, #3
 8002902:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002904:	2300      	movs	r3, #0
 8002906:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002908:	2301      	movs	r3, #1
 800290a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800290c:	2300      	movs	r3, #0
 800290e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002910:	2300      	movs	r3, #0
 8002912:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002914:	2300      	movs	r3, #0
 8002916:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002918:	2301      	movs	r3, #1
 800291a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800291c:	2300      	movs	r3, #0
 800291e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002920:	2300      	movs	r3, #0
 8002922:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002924:	f107 030c 	add.w	r3, r7, #12
 8002928:	4619      	mov	r1, r3
 800292a:	480d      	ldr	r0, [pc, #52]	; (8002960 <MX_TIM2_Init+0xa4>)
 800292c:	f005 fce2 	bl	80082f4 <HAL_TIM_Encoder_Init>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002936:	f001 fe35 	bl	80045a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800293a:	2300      	movs	r3, #0
 800293c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800293e:	2300      	movs	r3, #0
 8002940:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002942:	1d3b      	adds	r3, r7, #4
 8002944:	4619      	mov	r1, r3
 8002946:	4806      	ldr	r0, [pc, #24]	; (8002960 <MX_TIM2_Init+0xa4>)
 8002948:	f006 fdec 	bl	8009524 <HAL_TIMEx_MasterConfigSynchronization>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002952:	f001 fe27 	bl	80045a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002956:	bf00      	nop
 8002958:	3730      	adds	r7, #48	; 0x30
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	200004b4 	.word	0x200004b4

08002964 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800296a:	f107 0308 	add.w	r3, r7, #8
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	605a      	str	r2, [r3, #4]
 8002974:	609a      	str	r2, [r3, #8]
 8002976:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002978:	463b      	mov	r3, r7
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002980:	4b1d      	ldr	r3, [pc, #116]	; (80029f8 <MX_TIM3_Init+0x94>)
 8002982:	4a1e      	ldr	r2, [pc, #120]	; (80029fc <MX_TIM3_Init+0x98>)
 8002984:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002986:	4b1c      	ldr	r3, [pc, #112]	; (80029f8 <MX_TIM3_Init+0x94>)
 8002988:	2200      	movs	r2, #0
 800298a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800298c:	4b1a      	ldr	r3, [pc, #104]	; (80029f8 <MX_TIM3_Init+0x94>)
 800298e:	2200      	movs	r2, #0
 8002990:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002992:	4b19      	ldr	r3, [pc, #100]	; (80029f8 <MX_TIM3_Init+0x94>)
 8002994:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002998:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800299a:	4b17      	ldr	r3, [pc, #92]	; (80029f8 <MX_TIM3_Init+0x94>)
 800299c:	2200      	movs	r2, #0
 800299e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029a0:	4b15      	ldr	r3, [pc, #84]	; (80029f8 <MX_TIM3_Init+0x94>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80029a6:	4814      	ldr	r0, [pc, #80]	; (80029f8 <MX_TIM3_Init+0x94>)
 80029a8:	f005 f942 	bl	8007c30 <HAL_TIM_Base_Init>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80029b2:	f001 fdf7 	bl	80045a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80029bc:	f107 0308 	add.w	r3, r7, #8
 80029c0:	4619      	mov	r1, r3
 80029c2:	480d      	ldr	r0, [pc, #52]	; (80029f8 <MX_TIM3_Init+0x94>)
 80029c4:	f006 f81e 	bl	8008a04 <HAL_TIM_ConfigClockSource>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80029ce:	f001 fde9 	bl	80045a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029d2:	2300      	movs	r3, #0
 80029d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029d6:	2300      	movs	r3, #0
 80029d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029da:	463b      	mov	r3, r7
 80029dc:	4619      	mov	r1, r3
 80029de:	4806      	ldr	r0, [pc, #24]	; (80029f8 <MX_TIM3_Init+0x94>)
 80029e0:	f006 fda0 	bl	8009524 <HAL_TIMEx_MasterConfigSynchronization>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80029ea:	f001 fddb 	bl	80045a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80029ee:	bf00      	nop
 80029f0:	3718      	adds	r7, #24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	20000568 	.word	0x20000568
 80029fc:	40000400 	.word	0x40000400

08002a00 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08e      	sub	sp, #56	; 0x38
 8002a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	605a      	str	r2, [r3, #4]
 8002a10:	609a      	str	r2, [r3, #8]
 8002a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a14:	f107 0320 	add.w	r3, r7, #32
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a1e:	1d3b      	adds	r3, r7, #4
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	605a      	str	r2, [r3, #4]
 8002a26:	609a      	str	r2, [r3, #8]
 8002a28:	60da      	str	r2, [r3, #12]
 8002a2a:	611a      	str	r2, [r3, #16]
 8002a2c:	615a      	str	r2, [r3, #20]
 8002a2e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002a30:	4b2c      	ldr	r3, [pc, #176]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002a32:	4a2d      	ldr	r2, [pc, #180]	; (8002ae8 <MX_TIM4_Init+0xe8>)
 8002a34:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 49;
 8002a36:	4b2b      	ldr	r3, [pc, #172]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002a38:	2231      	movs	r2, #49	; 0x31
 8002a3a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a3c:	4b29      	ldr	r3, [pc, #164]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8002a42:	4b28      	ldr	r3, [pc, #160]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002a44:	2263      	movs	r2, #99	; 0x63
 8002a46:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a48:	4b26      	ldr	r3, [pc, #152]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a4e:	4b25      	ldr	r3, [pc, #148]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002a54:	4823      	ldr	r0, [pc, #140]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002a56:	f005 f8eb 	bl	8007c30 <HAL_TIM_Base_Init>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8002a60:	f001 fda0 	bl	80045a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a68:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002a6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a6e:	4619      	mov	r1, r3
 8002a70:	481c      	ldr	r0, [pc, #112]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002a72:	f005 ffc7 	bl	8008a04 <HAL_TIM_ConfigClockSource>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d001      	beq.n	8002a80 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8002a7c:	f001 fd92 	bl	80045a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002a80:	4818      	ldr	r0, [pc, #96]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002a82:	f005 fa53 	bl	8007f2c <HAL_TIM_PWM_Init>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8002a8c:	f001 fd8a 	bl	80045a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a90:	2300      	movs	r3, #0
 8002a92:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a94:	2300      	movs	r3, #0
 8002a96:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002a98:	f107 0320 	add.w	r3, r7, #32
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	4811      	ldr	r0, [pc, #68]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002aa0:	f006 fd40 	bl	8009524 <HAL_TIMEx_MasterConfigSynchronization>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8002aaa:	f001 fd7b 	bl	80045a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002aae:	2360      	movs	r3, #96	; 0x60
 8002ab0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002aba:	2300      	movs	r3, #0
 8002abc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002abe:	1d3b      	adds	r3, r7, #4
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	4807      	ldr	r0, [pc, #28]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002ac6:	f005 fedb 	bl	8008880 <HAL_TIM_PWM_ConfigChannel>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8002ad0:	f001 fd68 	bl	80045a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002ad4:	4803      	ldr	r0, [pc, #12]	; (8002ae4 <MX_TIM4_Init+0xe4>)
 8002ad6:	f001 ff73 	bl	80049c0 <HAL_TIM_MspPostInit>

}
 8002ada:	bf00      	nop
 8002adc:	3738      	adds	r7, #56	; 0x38
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	2000061c 	.word	0x2000061c
 8002ae8:	40000800 	.word	0x40000800

08002aec <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002af2:	f107 0308 	add.w	r3, r7, #8
 8002af6:	2200      	movs	r2, #0
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	605a      	str	r2, [r3, #4]
 8002afc:	609a      	str	r2, [r3, #8]
 8002afe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b00:	463b      	mov	r3, r7
 8002b02:	2200      	movs	r2, #0
 8002b04:	601a      	str	r2, [r3, #0]
 8002b06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002b08:	4b1d      	ldr	r3, [pc, #116]	; (8002b80 <MX_TIM5_Init+0x94>)
 8002b0a:	4a1e      	ldr	r2, [pc, #120]	; (8002b84 <MX_TIM5_Init+0x98>)
 8002b0c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 8002b0e:	4b1c      	ldr	r3, [pc, #112]	; (8002b80 <MX_TIM5_Init+0x94>)
 8002b10:	2253      	movs	r2, #83	; 0x53
 8002b12:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b14:	4b1a      	ldr	r3, [pc, #104]	; (8002b80 <MX_TIM5_Init+0x94>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002b1a:	4b19      	ldr	r3, [pc, #100]	; (8002b80 <MX_TIM5_Init+0x94>)
 8002b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b20:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b22:	4b17      	ldr	r3, [pc, #92]	; (8002b80 <MX_TIM5_Init+0x94>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b28:	4b15      	ldr	r3, [pc, #84]	; (8002b80 <MX_TIM5_Init+0x94>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002b2e:	4814      	ldr	r0, [pc, #80]	; (8002b80 <MX_TIM5_Init+0x94>)
 8002b30:	f005 f87e 	bl	8007c30 <HAL_TIM_Base_Init>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002b3a:	f001 fd33 	bl	80045a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b42:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002b44:	f107 0308 	add.w	r3, r7, #8
 8002b48:	4619      	mov	r1, r3
 8002b4a:	480d      	ldr	r0, [pc, #52]	; (8002b80 <MX_TIM5_Init+0x94>)
 8002b4c:	f005 ff5a 	bl	8008a04 <HAL_TIM_ConfigClockSource>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002b56:	f001 fd25 	bl	80045a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002b62:	463b      	mov	r3, r7
 8002b64:	4619      	mov	r1, r3
 8002b66:	4806      	ldr	r0, [pc, #24]	; (8002b80 <MX_TIM5_Init+0x94>)
 8002b68:	f006 fcdc 	bl	8009524 <HAL_TIMEx_MasterConfigSynchronization>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002b72:	f001 fd17 	bl	80045a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002b76:	bf00      	nop
 8002b78:	3718      	adds	r7, #24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	200006d0 	.word	0x200006d0
 8002b84:	40000c00 	.word	0x40000c00

08002b88 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b088      	sub	sp, #32
 8002b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b8e:	1d3b      	adds	r3, r7, #4
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]
 8002b94:	605a      	str	r2, [r3, #4]
 8002b96:	609a      	str	r2, [r3, #8]
 8002b98:	60da      	str	r2, [r3, #12]
 8002b9a:	611a      	str	r2, [r3, #16]
 8002b9c:	615a      	str	r2, [r3, #20]
 8002b9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002ba0:	4b21      	ldr	r3, [pc, #132]	; (8002c28 <MX_TIM11_Init+0xa0>)
 8002ba2:	4a22      	ldr	r2, [pc, #136]	; (8002c2c <MX_TIM11_Init+0xa4>)
 8002ba4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8002ba6:	4b20      	ldr	r3, [pc, #128]	; (8002c28 <MX_TIM11_Init+0xa0>)
 8002ba8:	2263      	movs	r2, #99	; 0x63
 8002baa:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bac:	4b1e      	ldr	r3, [pc, #120]	; (8002c28 <MX_TIM11_Init+0xa0>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 8002bb2:	4b1d      	ldr	r3, [pc, #116]	; (8002c28 <MX_TIM11_Init+0xa0>)
 8002bb4:	f240 72d5 	movw	r2, #2005	; 0x7d5
 8002bb8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bba:	4b1b      	ldr	r3, [pc, #108]	; (8002c28 <MX_TIM11_Init+0xa0>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bc0:	4b19      	ldr	r3, [pc, #100]	; (8002c28 <MX_TIM11_Init+0xa0>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002bc6:	4818      	ldr	r0, [pc, #96]	; (8002c28 <MX_TIM11_Init+0xa0>)
 8002bc8:	f005 f832 	bl	8007c30 <HAL_TIM_Base_Init>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002bd2:	f001 fce7 	bl	80045a4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8002bd6:	4814      	ldr	r0, [pc, #80]	; (8002c28 <MX_TIM11_Init+0xa0>)
 8002bd8:	f005 f942 	bl	8007e60 <HAL_TIM_OC_Init>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002be2:	f001 fcdf 	bl	80045a4 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK)
 8002be6:	2108      	movs	r1, #8
 8002be8:	480f      	ldr	r0, [pc, #60]	; (8002c28 <MX_TIM11_Init+0xa0>)
 8002bea:	f005 fab5 	bl	8008158 <HAL_TIM_OnePulse_Init>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <MX_TIM11_Init+0x70>
  {
    Error_Handler();
 8002bf4:	f001 fcd6 	bl	80045a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8002bf8:	2310      	movs	r3, #16
 8002bfa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 8002bfc:	f240 5399 	movw	r3, #1433	; 0x599
 8002c00:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c02:	2300      	movs	r3, #0
 8002c04:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c06:	2300      	movs	r3, #0
 8002c08:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c0a:	1d3b      	adds	r3, r7, #4
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4805      	ldr	r0, [pc, #20]	; (8002c28 <MX_TIM11_Init+0xa0>)
 8002c12:	f005 fdd9 	bl	80087c8 <HAL_TIM_OC_ConfigChannel>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <MX_TIM11_Init+0x98>
  {
    Error_Handler();
 8002c1c:	f001 fcc2 	bl	80045a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002c20:	bf00      	nop
 8002c22:	3720      	adds	r7, #32
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20000784 	.word	0x20000784
 8002c2c:	40014800 	.word	0x40014800

08002c30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c34:	4b12      	ldr	r3, [pc, #72]	; (8002c80 <MX_USART2_UART_Init+0x50>)
 8002c36:	4a13      	ldr	r2, [pc, #76]	; (8002c84 <MX_USART2_UART_Init+0x54>)
 8002c38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8002c3a:	4b11      	ldr	r3, [pc, #68]	; (8002c80 <MX_USART2_UART_Init+0x50>)
 8002c3c:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8002c40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8002c42:	4b0f      	ldr	r3, [pc, #60]	; (8002c80 <MX_USART2_UART_Init+0x50>)
 8002c44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c48:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	; (8002c80 <MX_USART2_UART_Init+0x50>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8002c50:	4b0b      	ldr	r3, [pc, #44]	; (8002c80 <MX_USART2_UART_Init+0x50>)
 8002c52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c58:	4b09      	ldr	r3, [pc, #36]	; (8002c80 <MX_USART2_UART_Init+0x50>)
 8002c5a:	220c      	movs	r2, #12
 8002c5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c5e:	4b08      	ldr	r3, [pc, #32]	; (8002c80 <MX_USART2_UART_Init+0x50>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c64:	4b06      	ldr	r3, [pc, #24]	; (8002c80 <MX_USART2_UART_Init+0x50>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c6a:	4805      	ldr	r0, [pc, #20]	; (8002c80 <MX_USART2_UART_Init+0x50>)
 8002c6c:	f006 fce6 	bl	800963c <HAL_UART_Init>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8002c76:	f001 fc95 	bl	80045a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20000838 	.word	0x20000838
 8002c84:	40004400 	.word	0x40004400

08002c88 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c8e:	2300      	movs	r3, #0
 8002c90:	607b      	str	r3, [r7, #4]
 8002c92:	4b17      	ldr	r3, [pc, #92]	; (8002cf0 <MX_DMA_Init+0x68>)
 8002c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c96:	4a16      	ldr	r2, [pc, #88]	; (8002cf0 <MX_DMA_Init+0x68>)
 8002c98:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c9e:	4b14      	ldr	r3, [pc, #80]	; (8002cf0 <MX_DMA_Init+0x68>)
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ca6:	607b      	str	r3, [r7, #4]
 8002ca8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	603b      	str	r3, [r7, #0]
 8002cae:	4b10      	ldr	r3, [pc, #64]	; (8002cf0 <MX_DMA_Init+0x68>)
 8002cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb2:	4a0f      	ldr	r2, [pc, #60]	; (8002cf0 <MX_DMA_Init+0x68>)
 8002cb4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cba:	4b0d      	ldr	r3, [pc, #52]	; (8002cf0 <MX_DMA_Init+0x68>)
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cbe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cc2:	603b      	str	r3, [r7, #0]
 8002cc4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	2100      	movs	r1, #0
 8002cca:	2011      	movs	r0, #17
 8002ccc:	f002 fd63 	bl	8005796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002cd0:	2011      	movs	r0, #17
 8002cd2:	f002 fd7c 	bl	80057ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	2100      	movs	r1, #0
 8002cda:	2038      	movs	r0, #56	; 0x38
 8002cdc:	f002 fd5b 	bl	8005796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002ce0:	2038      	movs	r0, #56	; 0x38
 8002ce2:	f002 fd74 	bl	80057ce <HAL_NVIC_EnableIRQ>

}
 8002ce6:	bf00      	nop
 8002ce8:	3708      	adds	r7, #8
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	40023800 	.word	0x40023800

08002cf4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b08a      	sub	sp, #40	; 0x28
 8002cf8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfa:	f107 0314 	add.w	r3, r7, #20
 8002cfe:	2200      	movs	r2, #0
 8002d00:	601a      	str	r2, [r3, #0]
 8002d02:	605a      	str	r2, [r3, #4]
 8002d04:	609a      	str	r2, [r3, #8]
 8002d06:	60da      	str	r2, [r3, #12]
 8002d08:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	613b      	str	r3, [r7, #16]
 8002d0e:	4b37      	ldr	r3, [pc, #220]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d12:	4a36      	ldr	r2, [pc, #216]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d14:	f043 0304 	orr.w	r3, r3, #4
 8002d18:	6313      	str	r3, [r2, #48]	; 0x30
 8002d1a:	4b34      	ldr	r3, [pc, #208]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1e:	f003 0304 	and.w	r3, r3, #4
 8002d22:	613b      	str	r3, [r7, #16]
 8002d24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d26:	2300      	movs	r3, #0
 8002d28:	60fb      	str	r3, [r7, #12]
 8002d2a:	4b30      	ldr	r3, [pc, #192]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2e:	4a2f      	ldr	r2, [pc, #188]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d34:	6313      	str	r3, [r2, #48]	; 0x30
 8002d36:	4b2d      	ldr	r3, [pc, #180]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	60bb      	str	r3, [r7, #8]
 8002d46:	4b29      	ldr	r3, [pc, #164]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4a:	4a28      	ldr	r2, [pc, #160]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d4c:	f043 0301 	orr.w	r3, r3, #1
 8002d50:	6313      	str	r3, [r2, #48]	; 0x30
 8002d52:	4b26      	ldr	r3, [pc, #152]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	60bb      	str	r3, [r7, #8]
 8002d5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d5e:	2300      	movs	r3, #0
 8002d60:	607b      	str	r3, [r7, #4]
 8002d62:	4b22      	ldr	r3, [pc, #136]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d66:	4a21      	ldr	r2, [pc, #132]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d68:	f043 0302 	orr.w	r3, r3, #2
 8002d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d6e:	4b1f      	ldr	r3, [pc, #124]	; (8002dec <MX_GPIO_Init+0xf8>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	607b      	str	r3, [r7, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DIR_Pin, GPIO_PIN_RESET);
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	21a0      	movs	r1, #160	; 0xa0
 8002d7e:	481c      	ldr	r0, [pc, #112]	; (8002df0 <MX_GPIO_Init+0xfc>)
 8002d80:	f003 faea 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002d84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002d8a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002d8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d90:	2300      	movs	r3, #0
 8002d92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002d94:	f107 0314 	add.w	r3, r7, #20
 8002d98:	4619      	mov	r1, r3
 8002d9a:	4816      	ldr	r0, [pc, #88]	; (8002df4 <MX_GPIO_Init+0x100>)
 8002d9c:	f003 f940 	bl	8006020 <HAL_GPIO_Init>

  /*Configure GPIO pins : Sensor_Home_Pin Sensor_1_Pin Sensor_2_Pin Set_Tray_Pin
                           Clear_Tray_Pin */
  GPIO_InitStruct.Pin = Sensor_Home_Pin|Sensor_1_Pin|Sensor_2_Pin|Set_Tray_Pin
 8002da0:	2337      	movs	r3, #55	; 0x37
 8002da2:	617b      	str	r3, [r7, #20]
                          |Clear_Tray_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002da4:	2300      	movs	r3, #0
 8002da6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da8:	2300      	movs	r3, #0
 8002daa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dac:	f107 0314 	add.w	r3, r7, #20
 8002db0:	4619      	mov	r1, r3
 8002db2:	4810      	ldr	r0, [pc, #64]	; (8002df4 <MX_GPIO_Init+0x100>)
 8002db4:	f003 f934 	bl	8006020 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin DIR_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|DIR_Pin;
 8002db8:	23a0      	movs	r3, #160	; 0xa0
 8002dba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dc8:	f107 0314 	add.w	r3, r7, #20
 8002dcc:	4619      	mov	r1, r3
 8002dce:	4808      	ldr	r0, [pc, #32]	; (8002df0 <MX_GPIO_Init+0xfc>)
 8002dd0:	f003 f926 	bl	8006020 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	2028      	movs	r0, #40	; 0x28
 8002dda:	f002 fcdc 	bl	8005796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002dde:	2028      	movs	r0, #40	; 0x28
 8002de0:	f002 fcf5 	bl	80057ce <HAL_NVIC_EnableIRQ>

}
 8002de4:	bf00      	nop
 8002de6:	3728      	adds	r7, #40	; 0x28
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	40023800 	.word	0x40023800
 8002df0:	40020000 	.word	0x40020000
 8002df4:	40020800 	.word	0x40020800

08002df8 <I2C_all>:

/* USER CODE BEGIN 4 */
void I2C_all() {
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af02      	add	r7, sp, #8
	static uint8_t data_1[1];
    static uint8_t data_2[2];
    static uint8_t data_4[4];

    switch (choice) {
 8002dfe:	4b63      	ldr	r3, [pc, #396]	; (8002f8c <I2C_all+0x194>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	3b01      	subs	r3, #1
 8002e04:	2b08      	cmp	r3, #8
 8002e06:	f200 80ae 	bhi.w	8002f66 <I2C_all+0x16e>
 8002e0a:	a201      	add	r2, pc, #4	; (adr r2, 8002e10 <I2C_all+0x18>)
 8002e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e10:	08002e35 	.word	0x08002e35
 8002e14:	08002e55 	.word	0x08002e55
 8002e18:	08002e75 	.word	0x08002e75
 8002e1c:	08002ea1 	.word	0x08002ea1
 8002e20:	08002ebb 	.word	0x08002ebb
 8002e24:	08002ee7 	.word	0x08002ee7
 8002e28:	08002f07 	.word	0x08002f07
 8002e2c:	08002f27 	.word	0x08002f27
 8002e30:	08002f47 	.word	0x08002f47
        // I2C_testmode_on
        case 1:
            data_2[0] = 0x01;
 8002e34:	4b56      	ldr	r3, [pc, #344]	; (8002f90 <I2C_all+0x198>)
 8002e36:	2201      	movs	r2, #1
 8002e38:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x01;
 8002e3a:	4b55      	ldr	r3, [pc, #340]	; (8002f90 <I2C_all+0x198>)
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, HAL_MAX_DELAY);
 8002e40:	f04f 33ff 	mov.w	r3, #4294967295
 8002e44:	9300      	str	r3, [sp, #0]
 8002e46:	2302      	movs	r3, #2
 8002e48:	4a51      	ldr	r2, [pc, #324]	; (8002f90 <I2C_all+0x198>)
 8002e4a:	212a      	movs	r1, #42	; 0x2a
 8002e4c:	4851      	ldr	r0, [pc, #324]	; (8002f94 <I2C_all+0x19c>)
 8002e4e:	f003 fc05 	bl	800665c <HAL_I2C_Master_Transmit>
            break;
 8002e52:	e098      	b.n	8002f86 <I2C_all+0x18e>
        // I2C_testmode_off
        case 2:
            data_2[0] = 0x01;
 8002e54:	4b4e      	ldr	r3, [pc, #312]	; (8002f90 <I2C_all+0x198>)
 8002e56:	2201      	movs	r2, #1
 8002e58:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x00;
 8002e5a:	4b4d      	ldr	r3, [pc, #308]	; (8002f90 <I2C_all+0x198>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, HAL_MAX_DELAY);
 8002e60:	f04f 33ff 	mov.w	r3, #4294967295
 8002e64:	9300      	str	r3, [sp, #0]
 8002e66:	2302      	movs	r3, #2
 8002e68:	4a49      	ldr	r2, [pc, #292]	; (8002f90 <I2C_all+0x198>)
 8002e6a:	212a      	movs	r1, #42	; 0x2a
 8002e6c:	4849      	ldr	r0, [pc, #292]	; (8002f94 <I2C_all+0x19c>)
 8002e6e:	f003 fbf5 	bl	800665c <HAL_I2C_Master_Transmit>
            break;
 8002e72:	e088      	b.n	8002f86 <I2C_all+0x18e>
        // I2C_soft_reset
        case 3:
            data_4[0] = 0x00;
 8002e74:	4b48      	ldr	r3, [pc, #288]	; (8002f98 <I2C_all+0x1a0>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	701a      	strb	r2, [r3, #0]
            data_4[1] = 0xFF;
 8002e7a:	4b47      	ldr	r3, [pc, #284]	; (8002f98 <I2C_all+0x1a0>)
 8002e7c:	22ff      	movs	r2, #255	; 0xff
 8002e7e:	705a      	strb	r2, [r3, #1]
            data_4[2] = 0x55;
 8002e80:	4b45      	ldr	r3, [pc, #276]	; (8002f98 <I2C_all+0x1a0>)
 8002e82:	2255      	movs	r2, #85	; 0x55
 8002e84:	709a      	strb	r2, [r3, #2]
            data_4[3] = 0xAA;
 8002e86:	4b44      	ldr	r3, [pc, #272]	; (8002f98 <I2C_all+0x1a0>)
 8002e88:	22aa      	movs	r2, #170	; 0xaa
 8002e8a:	70da      	strb	r2, [r3, #3]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_4, 4, HAL_MAX_DELAY);
 8002e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	2304      	movs	r3, #4
 8002e94:	4a40      	ldr	r2, [pc, #256]	; (8002f98 <I2C_all+0x1a0>)
 8002e96:	212a      	movs	r1, #42	; 0x2a
 8002e98:	483e      	ldr	r0, [pc, #248]	; (8002f94 <I2C_all+0x19c>)
 8002e9a:	f003 fbdf 	bl	800665c <HAL_I2C_Master_Transmit>
            break;
 8002e9e:	e072      	b.n	8002f86 <I2C_all+0x18e>
        // I2C_open_emergency
        case 4:
            data_1[0] = 0xF0;
 8002ea0:	4b3e      	ldr	r3, [pc, #248]	; (8002f9c <I2C_all+0x1a4>)
 8002ea2:	22f0      	movs	r2, #240	; 0xf0
 8002ea4:	701a      	strb	r2, [r3, #0]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_1, 1, HAL_MAX_DELAY);
 8002ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8002eaa:	9300      	str	r3, [sp, #0]
 8002eac:	2301      	movs	r3, #1
 8002eae:	4a3b      	ldr	r2, [pc, #236]	; (8002f9c <I2C_all+0x1a4>)
 8002eb0:	212a      	movs	r1, #42	; 0x2a
 8002eb2:	4838      	ldr	r0, [pc, #224]	; (8002f94 <I2C_all+0x19c>)
 8002eb4:	f003 fbd2 	bl	800665c <HAL_I2C_Master_Transmit>
            break;
 8002eb8:	e065      	b.n	8002f86 <I2C_all+0x18e>
        // I2C_close_emergency
        case 5:
            data_4[0] = 0xE5;
 8002eba:	4b37      	ldr	r3, [pc, #220]	; (8002f98 <I2C_all+0x1a0>)
 8002ebc:	22e5      	movs	r2, #229	; 0xe5
 8002ebe:	701a      	strb	r2, [r3, #0]
            data_4[1] = 0x7A;
 8002ec0:	4b35      	ldr	r3, [pc, #212]	; (8002f98 <I2C_all+0x1a0>)
 8002ec2:	227a      	movs	r2, #122	; 0x7a
 8002ec4:	705a      	strb	r2, [r3, #1]
            data_4[2] = 0xFF;
 8002ec6:	4b34      	ldr	r3, [pc, #208]	; (8002f98 <I2C_all+0x1a0>)
 8002ec8:	22ff      	movs	r2, #255	; 0xff
 8002eca:	709a      	strb	r2, [r3, #2]
            data_4[3] = 0x81;
 8002ecc:	4b32      	ldr	r3, [pc, #200]	; (8002f98 <I2C_all+0x1a0>)
 8002ece:	2281      	movs	r2, #129	; 0x81
 8002ed0:	70da      	strb	r2, [r3, #3]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_4, 4, HAL_MAX_DELAY);
 8002ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ed6:	9300      	str	r3, [sp, #0]
 8002ed8:	2304      	movs	r3, #4
 8002eda:	4a2f      	ldr	r2, [pc, #188]	; (8002f98 <I2C_all+0x1a0>)
 8002edc:	212a      	movs	r1, #42	; 0x2a
 8002ede:	482d      	ldr	r0, [pc, #180]	; (8002f94 <I2C_all+0x19c>)
 8002ee0:	f003 fbbc 	bl	800665c <HAL_I2C_Master_Transmit>
            break;
 8002ee4:	e04f      	b.n	8002f86 <I2C_all+0x18e>
        // I2C_gripper_runmode_on
        case 6:
            data_2[0] = 0x10;
 8002ee6:	4b2a      	ldr	r3, [pc, #168]	; (8002f90 <I2C_all+0x198>)
 8002ee8:	2210      	movs	r2, #16
 8002eea:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x13;
 8002eec:	4b28      	ldr	r3, [pc, #160]	; (8002f90 <I2C_all+0x198>)
 8002eee:	2213      	movs	r2, #19
 8002ef0:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, HAL_MAX_DELAY);
 8002ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	2302      	movs	r3, #2
 8002efa:	4a25      	ldr	r2, [pc, #148]	; (8002f90 <I2C_all+0x198>)
 8002efc:	212a      	movs	r1, #42	; 0x2a
 8002efe:	4825      	ldr	r0, [pc, #148]	; (8002f94 <I2C_all+0x19c>)
 8002f00:	f003 fbac 	bl	800665c <HAL_I2C_Master_Transmit>
            break;
 8002f04:	e03f      	b.n	8002f86 <I2C_all+0x18e>
        // I2C_gripper_runmode_off
        case 7:
            data_2[0] = 0x10;
 8002f06:	4b22      	ldr	r3, [pc, #136]	; (8002f90 <I2C_all+0x198>)
 8002f08:	2210      	movs	r2, #16
 8002f0a:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x8C;
 8002f0c:	4b20      	ldr	r3, [pc, #128]	; (8002f90 <I2C_all+0x198>)
 8002f0e:	228c      	movs	r2, #140	; 0x8c
 8002f10:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, HAL_MAX_DELAY);
 8002f12:	f04f 33ff 	mov.w	r3, #4294967295
 8002f16:	9300      	str	r3, [sp, #0]
 8002f18:	2302      	movs	r3, #2
 8002f1a:	4a1d      	ldr	r2, [pc, #116]	; (8002f90 <I2C_all+0x198>)
 8002f1c:	212a      	movs	r1, #42	; 0x2a
 8002f1e:	481d      	ldr	r0, [pc, #116]	; (8002f94 <I2C_all+0x19c>)
 8002f20:	f003 fb9c 	bl	800665c <HAL_I2C_Master_Transmit>
            break;
 8002f24:	e02f      	b.n	8002f86 <I2C_all+0x18e>
        // I2C_gripper_pick
        case 8:
            data_2[0] = 0x10;
 8002f26:	4b1a      	ldr	r3, [pc, #104]	; (8002f90 <I2C_all+0x198>)
 8002f28:	2210      	movs	r2, #16
 8002f2a:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x5A;
 8002f2c:	4b18      	ldr	r3, [pc, #96]	; (8002f90 <I2C_all+0x198>)
 8002f2e:	225a      	movs	r2, #90	; 0x5a
 8002f30:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, HAL_MAX_DELAY);
 8002f32:	f04f 33ff 	mov.w	r3, #4294967295
 8002f36:	9300      	str	r3, [sp, #0]
 8002f38:	2302      	movs	r3, #2
 8002f3a:	4a15      	ldr	r2, [pc, #84]	; (8002f90 <I2C_all+0x198>)
 8002f3c:	212a      	movs	r1, #42	; 0x2a
 8002f3e:	4815      	ldr	r0, [pc, #84]	; (8002f94 <I2C_all+0x19c>)
 8002f40:	f003 fb8c 	bl	800665c <HAL_I2C_Master_Transmit>
            break;
 8002f44:	e01f      	b.n	8002f86 <I2C_all+0x18e>
        // I2C_gripper_place
        case 9:
            data_2[0] = 0x10;
 8002f46:	4b12      	ldr	r3, [pc, #72]	; (8002f90 <I2C_all+0x198>)
 8002f48:	2210      	movs	r2, #16
 8002f4a:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x69;
 8002f4c:	4b10      	ldr	r3, [pc, #64]	; (8002f90 <I2C_all+0x198>)
 8002f4e:	2269      	movs	r2, #105	; 0x69
 8002f50:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, HAL_MAX_DELAY);
 8002f52:	f04f 33ff 	mov.w	r3, #4294967295
 8002f56:	9300      	str	r3, [sp, #0]
 8002f58:	2302      	movs	r3, #2
 8002f5a:	4a0d      	ldr	r2, [pc, #52]	; (8002f90 <I2C_all+0x198>)
 8002f5c:	212a      	movs	r1, #42	; 0x2a
 8002f5e:	480d      	ldr	r0, [pc, #52]	; (8002f94 <I2C_all+0x19c>)
 8002f60:	f003 fb7c 	bl	800665c <HAL_I2C_Master_Transmit>
            break;
 8002f64:	e00f      	b.n	8002f86 <I2C_all+0x18e>
        // Default case (Test mode off)
        default:
            data_2[0] = 0x01;
 8002f66:	4b0a      	ldr	r3, [pc, #40]	; (8002f90 <I2C_all+0x198>)
 8002f68:	2201      	movs	r2, #1
 8002f6a:	701a      	strb	r2, [r3, #0]
            data_2[1] = 0x00;
 8002f6c:	4b08      	ldr	r3, [pc, #32]	; (8002f90 <I2C_all+0x198>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	705a      	strb	r2, [r3, #1]
            HAL_I2C_Master_Transmit(&hi2c1, 0x15 << 1, data_2, 2, HAL_MAX_DELAY);
 8002f72:	f04f 33ff 	mov.w	r3, #4294967295
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	2302      	movs	r3, #2
 8002f7a:	4a05      	ldr	r2, [pc, #20]	; (8002f90 <I2C_all+0x198>)
 8002f7c:	212a      	movs	r1, #42	; 0x2a
 8002f7e:	4805      	ldr	r0, [pc, #20]	; (8002f94 <I2C_all+0x19c>)
 8002f80:	f003 fb6c 	bl	800665c <HAL_I2C_Master_Transmit>
            break;
 8002f84:	bf00      	nop
    }
}
 8002f86:	bf00      	nop
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	2000090c 	.word	0x2000090c
 8002f90:	20001280 	.word	0x20001280
 8002f94:	20000460 	.word	0x20000460
 8002f98:	20001284 	.word	0x20001284
 8002f9c:	20001288 	.word	0x20001288

08002fa0 <I2C_read_status>:

void I2C_read_status(uint8_t * Rdata){
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af02      	add	r7, sp, #8
 8002fa6:	6078      	str	r0, [r7, #4]
	HAL_I2C_Master_Receive(&hi2c1, 0x15 << 1, Rdata, 1, HAL_MAX_DELAY);
 8002fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	2301      	movs	r3, #1
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	212a      	movs	r1, #42	; 0x2a
 8002fb4:	4803      	ldr	r0, [pc, #12]	; (8002fc4 <I2C_read_status+0x24>)
 8002fb6:	f003 fc4f 	bl	8006858 <HAL_I2C_Master_Receive>
}
 8002fba:	bf00      	nop
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	20000460 	.word	0x20000460

08002fc8 <transformRectangleAndPointsPick>:
		  				registerFrame[10].U16 = 0;
		  				Mobus = Initial;
		  			}
	  	}
}
void transformRectangleAndPointsPick() {
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b08a      	sub	sp, #40	; 0x28
 8002fcc:	af00      	add	r7, sp, #0

	translation[0] = bottom_left_jog[0];
 8002fce:	4bac      	ldr	r3, [pc, #688]	; (8003280 <transformRectangleAndPointsPick+0x2b8>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4aac      	ldr	r2, [pc, #688]	; (8003284 <transformRectangleAndPointsPick+0x2bc>)
 8002fd4:	6013      	str	r3, [r2, #0]
	translation[1] = bottom_left_jog[1];
 8002fd6:	4baa      	ldr	r3, [pc, #680]	; (8003280 <transformRectangleAndPointsPick+0x2b8>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	4aaa      	ldr	r2, [pc, #680]	; (8003284 <transformRectangleAndPointsPick+0x2bc>)
 8002fdc:	6053      	str	r3, [r2, #4]

	bottom_right_jog[0] = bottom_right_jog[0]-translation[0];
 8002fde:	4baa      	ldr	r3, [pc, #680]	; (8003288 <transformRectangleAndPointsPick+0x2c0>)
 8002fe0:	ed93 7a00 	vldr	s14, [r3]
 8002fe4:	4ba7      	ldr	r3, [pc, #668]	; (8003284 <transformRectangleAndPointsPick+0x2bc>)
 8002fe6:	edd3 7a00 	vldr	s15, [r3]
 8002fea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fee:	4ba6      	ldr	r3, [pc, #664]	; (8003288 <transformRectangleAndPointsPick+0x2c0>)
 8002ff0:	edc3 7a00 	vstr	s15, [r3]
	bottom_right_jog[1] = bottom_right_jog[1]-translation[1];
 8002ff4:	4ba4      	ldr	r3, [pc, #656]	; (8003288 <transformRectangleAndPointsPick+0x2c0>)
 8002ff6:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ffa:	4ba2      	ldr	r3, [pc, #648]	; (8003284 <transformRectangleAndPointsPick+0x2bc>)
 8002ffc:	edd3 7a01 	vldr	s15, [r3, #4]
 8003000:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003004:	4ba0      	ldr	r3, [pc, #640]	; (8003288 <transformRectangleAndPointsPick+0x2c0>)
 8003006:	edc3 7a01 	vstr	s15, [r3, #4]

	// bottom right  bottom right jog
	dot_product = 60*bottom_right_jog[0]+bottom_right_jog[1]*0;
 800300a:	4b9f      	ldr	r3, [pc, #636]	; (8003288 <transformRectangleAndPointsPick+0x2c0>)
 800300c:	edd3 7a00 	vldr	s15, [r3]
 8003010:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 800328c <transformRectangleAndPointsPick+0x2c4>
 8003014:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003018:	4b9b      	ldr	r3, [pc, #620]	; (8003288 <transformRectangleAndPointsPick+0x2c0>)
 800301a:	edd3 7a01 	vldr	s15, [r3, #4]
 800301e:	eddf 6a9c 	vldr	s13, [pc, #624]	; 8003290 <transformRectangleAndPointsPick+0x2c8>
 8003022:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003026:	ee77 7a27 	vadd.f32	s15, s14, s15
 800302a:	4b9a      	ldr	r3, [pc, #616]	; (8003294 <transformRectangleAndPointsPick+0x2cc>)
 800302c:	edc3 7a00 	vstr	s15, [r3]
	in_theta = dot_product/vectorsize;
 8003030:	4b98      	ldr	r3, [pc, #608]	; (8003294 <transformRectangleAndPointsPick+0x2cc>)
 8003032:	edd3 6a00 	vldr	s13, [r3]
 8003036:	4b98      	ldr	r3, [pc, #608]	; (8003298 <transformRectangleAndPointsPick+0x2d0>)
 8003038:	ed93 7a00 	vldr	s14, [r3]
 800303c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003040:	4b96      	ldr	r3, [pc, #600]	; (800329c <transformRectangleAndPointsPick+0x2d4>)
 8003042:	edc3 7a00 	vstr	s15, [r3]
	// radian
	theta = - acos(in_theta);
 8003046:	4b95      	ldr	r3, [pc, #596]	; (800329c <transformRectangleAndPointsPick+0x2d4>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f7fd fa28 	bl	80004a0 <__aeabi_f2d>
 8003050:	4602      	mov	r2, r0
 8003052:	460b      	mov	r3, r1
 8003054:	ec43 2b10 	vmov	d0, r2, r3
 8003058:	f008 f822 	bl	800b0a0 <acos>
 800305c:	ec53 2b10 	vmov	r2, r3, d0
 8003060:	4610      	mov	r0, r2
 8003062:	4619      	mov	r1, r3
 8003064:	f7fd fd6c 	bl	8000b40 <__aeabi_d2f>
 8003068:	4603      	mov	r3, r0
 800306a:	ee07 3a90 	vmov	s15, r3
 800306e:	eef1 7a67 	vneg.f32	s15, s15
 8003072:	4b8b      	ldr	r3, [pc, #556]	; (80032a0 <transformRectangleAndPointsPick+0x2d8>)
 8003074:	edc3 7a00 	vstr	s15, [r3]

    T_rotation[0][0] = cos(theta);
 8003078:	4b89      	ldr	r3, [pc, #548]	; (80032a0 <transformRectangleAndPointsPick+0x2d8>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4618      	mov	r0, r3
 800307e:	f7fd fa0f 	bl	80004a0 <__aeabi_f2d>
 8003082:	4602      	mov	r2, r0
 8003084:	460b      	mov	r3, r1
 8003086:	ec43 2b10 	vmov	d0, r2, r3
 800308a:	f007 fedd 	bl	800ae48 <cos>
 800308e:	ec53 2b10 	vmov	r2, r3, d0
 8003092:	4610      	mov	r0, r2
 8003094:	4619      	mov	r1, r3
 8003096:	f7fd fd53 	bl	8000b40 <__aeabi_d2f>
 800309a:	4603      	mov	r3, r0
 800309c:	4a81      	ldr	r2, [pc, #516]	; (80032a4 <transformRectangleAndPointsPick+0x2dc>)
 800309e:	6013      	str	r3, [r2, #0]
    T_rotation[0][1] = -sin(theta);
 80030a0:	4b7f      	ldr	r3, [pc, #508]	; (80032a0 <transformRectangleAndPointsPick+0x2d8>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7fd f9fb 	bl	80004a0 <__aeabi_f2d>
 80030aa:	4602      	mov	r2, r0
 80030ac:	460b      	mov	r3, r1
 80030ae:	ec43 2b10 	vmov	d0, r2, r3
 80030b2:	f007 ff9d 	bl	800aff0 <sin>
 80030b6:	ec53 2b10 	vmov	r2, r3, d0
 80030ba:	4610      	mov	r0, r2
 80030bc:	4619      	mov	r1, r3
 80030be:	f7fd fd3f 	bl	8000b40 <__aeabi_d2f>
 80030c2:	4603      	mov	r3, r0
 80030c4:	ee07 3a90 	vmov	s15, r3
 80030c8:	eef1 7a67 	vneg.f32	s15, s15
 80030cc:	4b75      	ldr	r3, [pc, #468]	; (80032a4 <transformRectangleAndPointsPick+0x2dc>)
 80030ce:	edc3 7a01 	vstr	s15, [r3, #4]
    T_rotation[1][0] = sin(theta);
 80030d2:	4b73      	ldr	r3, [pc, #460]	; (80032a0 <transformRectangleAndPointsPick+0x2d8>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fd f9e2 	bl	80004a0 <__aeabi_f2d>
 80030dc:	4602      	mov	r2, r0
 80030de:	460b      	mov	r3, r1
 80030e0:	ec43 2b10 	vmov	d0, r2, r3
 80030e4:	f007 ff84 	bl	800aff0 <sin>
 80030e8:	ec53 2b10 	vmov	r2, r3, d0
 80030ec:	4610      	mov	r0, r2
 80030ee:	4619      	mov	r1, r3
 80030f0:	f7fd fd26 	bl	8000b40 <__aeabi_d2f>
 80030f4:	4603      	mov	r3, r0
 80030f6:	4a6b      	ldr	r2, [pc, #428]	; (80032a4 <transformRectangleAndPointsPick+0x2dc>)
 80030f8:	6093      	str	r3, [r2, #8]
    T_rotation[1][1] = cos(theta);
 80030fa:	4b69      	ldr	r3, [pc, #420]	; (80032a0 <transformRectangleAndPointsPick+0x2d8>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4618      	mov	r0, r3
 8003100:	f7fd f9ce 	bl	80004a0 <__aeabi_f2d>
 8003104:	4602      	mov	r2, r0
 8003106:	460b      	mov	r3, r1
 8003108:	ec43 2b10 	vmov	d0, r2, r3
 800310c:	f007 fe9c 	bl	800ae48 <cos>
 8003110:	ec53 2b10 	vmov	r2, r3, d0
 8003114:	4610      	mov	r0, r2
 8003116:	4619      	mov	r1, r3
 8003118:	f7fd fd12 	bl	8000b40 <__aeabi_d2f>
 800311c:	4603      	mov	r3, r0
 800311e:	4a61      	ldr	r2, [pc, #388]	; (80032a4 <transformRectangleAndPointsPick+0x2dc>)
 8003120:	60d3      	str	r3, [r2, #12]

    T[0][0] = T_rotation[0][0];
 8003122:	4b60      	ldr	r3, [pc, #384]	; (80032a4 <transformRectangleAndPointsPick+0x2dc>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a60      	ldr	r2, [pc, #384]	; (80032a8 <transformRectangleAndPointsPick+0x2e0>)
 8003128:	6013      	str	r3, [r2, #0]
    T[0][1] = T_rotation[0][1];
 800312a:	4b5e      	ldr	r3, [pc, #376]	; (80032a4 <transformRectangleAndPointsPick+0x2dc>)
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	4a5e      	ldr	r2, [pc, #376]	; (80032a8 <transformRectangleAndPointsPick+0x2e0>)
 8003130:	6053      	str	r3, [r2, #4]
    T[0][2] = translation[0];
 8003132:	4b54      	ldr	r3, [pc, #336]	; (8003284 <transformRectangleAndPointsPick+0x2bc>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a5c      	ldr	r2, [pc, #368]	; (80032a8 <transformRectangleAndPointsPick+0x2e0>)
 8003138:	6093      	str	r3, [r2, #8]
    T[1][0] = T_rotation[1][0];
 800313a:	4b5a      	ldr	r3, [pc, #360]	; (80032a4 <transformRectangleAndPointsPick+0x2dc>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	4a5a      	ldr	r2, [pc, #360]	; (80032a8 <transformRectangleAndPointsPick+0x2e0>)
 8003140:	60d3      	str	r3, [r2, #12]
    T[1][1] = T_rotation[1][1];
 8003142:	4b58      	ldr	r3, [pc, #352]	; (80032a4 <transformRectangleAndPointsPick+0x2dc>)
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	4a58      	ldr	r2, [pc, #352]	; (80032a8 <transformRectangleAndPointsPick+0x2e0>)
 8003148:	6113      	str	r3, [r2, #16]
    T[1][2] = translation[1];
 800314a:	4b4e      	ldr	r3, [pc, #312]	; (8003284 <transformRectangleAndPointsPick+0x2bc>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	4a56      	ldr	r2, [pc, #344]	; (80032a8 <transformRectangleAndPointsPick+0x2e0>)
 8003150:	6153      	str	r3, [r2, #20]
    T[2][0] = 0;
 8003152:	4b55      	ldr	r3, [pc, #340]	; (80032a8 <transformRectangleAndPointsPick+0x2e0>)
 8003154:	f04f 0200 	mov.w	r2, #0
 8003158:	619a      	str	r2, [r3, #24]
    T[2][1] = 0;
 800315a:	4b53      	ldr	r3, [pc, #332]	; (80032a8 <transformRectangleAndPointsPick+0x2e0>)
 800315c:	f04f 0200 	mov.w	r2, #0
 8003160:	61da      	str	r2, [r3, #28]
    T[2][2] = 1;
 8003162:	4b51      	ldr	r3, [pc, #324]	; (80032a8 <transformRectangleAndPointsPick+0x2e0>)
 8003164:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003168:	621a      	str	r2, [r3, #32]

    // Transform the rectangle
    for (int i = 0; i < 5; i++) {
 800316a:	2300      	movs	r3, #0
 800316c:	627b      	str	r3, [r7, #36]	; 0x24
 800316e:	e029      	b.n	80031c4 <transformRectangleAndPointsPick+0x1fc>
        homogeneousRectangle[i][0] = rectangle[i][0];
 8003170:	4a4e      	ldr	r2, [pc, #312]	; (80032ac <transformRectangleAndPointsPick+0x2e4>)
 8003172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003174:	00db      	lsls	r3, r3, #3
 8003176:	4413      	add	r3, r2
 8003178:	6819      	ldr	r1, [r3, #0]
 800317a:	484d      	ldr	r0, [pc, #308]	; (80032b0 <transformRectangleAndPointsPick+0x2e8>)
 800317c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800317e:	4613      	mov	r3, r2
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	4413      	add	r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	4403      	add	r3, r0
 8003188:	6019      	str	r1, [r3, #0]
        homogeneousRectangle[i][1] = rectangle[i][1];
 800318a:	4a48      	ldr	r2, [pc, #288]	; (80032ac <transformRectangleAndPointsPick+0x2e4>)
 800318c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	4413      	add	r3, r2
 8003192:	3304      	adds	r3, #4
 8003194:	6819      	ldr	r1, [r3, #0]
 8003196:	4846      	ldr	r0, [pc, #280]	; (80032b0 <transformRectangleAndPointsPick+0x2e8>)
 8003198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800319a:	4613      	mov	r3, r2
 800319c:	005b      	lsls	r3, r3, #1
 800319e:	4413      	add	r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	4403      	add	r3, r0
 80031a4:	3304      	adds	r3, #4
 80031a6:	6019      	str	r1, [r3, #0]
        homogeneousRectangle[i][2] = 1;
 80031a8:	4941      	ldr	r1, [pc, #260]	; (80032b0 <transformRectangleAndPointsPick+0x2e8>)
 80031aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031ac:	4613      	mov	r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	4413      	add	r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	440b      	add	r3, r1
 80031b6:	3308      	adds	r3, #8
 80031b8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80031bc:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 5; i++) {
 80031be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c0:	3301      	adds	r3, #1
 80031c2:	627b      	str	r3, [r7, #36]	; 0x24
 80031c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	ddd2      	ble.n	8003170 <transformRectangleAndPointsPick+0x1a8>
    }

    for (int i = 0; i < 5; i++) {
 80031ca:	2300      	movs	r3, #0
 80031cc:	623b      	str	r3, [r7, #32]
 80031ce:	e050      	b.n	8003272 <transformRectangleAndPointsPick+0x2aa>
        for (int j = 0; j < 3; j++) {
 80031d0:	2300      	movs	r3, #0
 80031d2:	61fb      	str	r3, [r7, #28]
 80031d4:	e047      	b.n	8003266 <transformRectangleAndPointsPick+0x29e>
            transformedRectangle[i][j] = 0;
 80031d6:	4937      	ldr	r1, [pc, #220]	; (80032b4 <transformRectangleAndPointsPick+0x2ec>)
 80031d8:	6a3a      	ldr	r2, [r7, #32]
 80031da:	4613      	mov	r3, r2
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	4413      	add	r3, r2
 80031e0:	69fa      	ldr	r2, [r7, #28]
 80031e2:	4413      	add	r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	440b      	add	r3, r1
 80031e8:	f04f 0200 	mov.w	r2, #0
 80031ec:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < 3; k++) {
 80031ee:	2300      	movs	r3, #0
 80031f0:	61bb      	str	r3, [r7, #24]
 80031f2:	e032      	b.n	800325a <transformRectangleAndPointsPick+0x292>
                transformedRectangle[i][j] += homogeneousRectangle[i][k] * T[k][j];
 80031f4:	492f      	ldr	r1, [pc, #188]	; (80032b4 <transformRectangleAndPointsPick+0x2ec>)
 80031f6:	6a3a      	ldr	r2, [r7, #32]
 80031f8:	4613      	mov	r3, r2
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	4413      	add	r3, r2
 80031fe:	69fa      	ldr	r2, [r7, #28]
 8003200:	4413      	add	r3, r2
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	440b      	add	r3, r1
 8003206:	ed93 7a00 	vldr	s14, [r3]
 800320a:	4929      	ldr	r1, [pc, #164]	; (80032b0 <transformRectangleAndPointsPick+0x2e8>)
 800320c:	6a3a      	ldr	r2, [r7, #32]
 800320e:	4613      	mov	r3, r2
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	4413      	add	r3, r2
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	edd3 6a00 	vldr	s13, [r3]
 8003220:	4921      	ldr	r1, [pc, #132]	; (80032a8 <transformRectangleAndPointsPick+0x2e0>)
 8003222:	69ba      	ldr	r2, [r7, #24]
 8003224:	4613      	mov	r3, r2
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	4413      	add	r3, r2
 800322a:	69fa      	ldr	r2, [r7, #28]
 800322c:	4413      	add	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	440b      	add	r3, r1
 8003232:	edd3 7a00 	vldr	s15, [r3]
 8003236:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800323a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800323e:	491d      	ldr	r1, [pc, #116]	; (80032b4 <transformRectangleAndPointsPick+0x2ec>)
 8003240:	6a3a      	ldr	r2, [r7, #32]
 8003242:	4613      	mov	r3, r2
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	4413      	add	r3, r2
 8003248:	69fa      	ldr	r2, [r7, #28]
 800324a:	4413      	add	r3, r2
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	440b      	add	r3, r1
 8003250:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < 3; k++) {
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	3301      	adds	r3, #1
 8003258:	61bb      	str	r3, [r7, #24]
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	2b02      	cmp	r3, #2
 800325e:	ddc9      	ble.n	80031f4 <transformRectangleAndPointsPick+0x22c>
        for (int j = 0; j < 3; j++) {
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	3301      	adds	r3, #1
 8003264:	61fb      	str	r3, [r7, #28]
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	2b02      	cmp	r3, #2
 800326a:	ddb4      	ble.n	80031d6 <transformRectangleAndPointsPick+0x20e>
    for (int i = 0; i < 5; i++) {
 800326c:	6a3b      	ldr	r3, [r7, #32]
 800326e:	3301      	adds	r3, #1
 8003270:	623b      	str	r3, [r7, #32]
 8003272:	6a3b      	ldr	r3, [r7, #32]
 8003274:	2b04      	cmp	r3, #4
 8003276:	ddab      	ble.n	80031d0 <transformRectangleAndPointsPick+0x208>
            }
        }
    }

    // Transform the points
    for (int i = 0; i < 9; i++) {
 8003278:	2300      	movs	r3, #0
 800327a:	617b      	str	r3, [r7, #20]
 800327c:	e046      	b.n	800330c <transformRectangleAndPointsPick+0x344>
 800327e:	bf00      	nop
 8003280:	20000274 	.word	0x20000274
 8003284:	20000924 	.word	0x20000924
 8003288:	2000027c 	.word	0x2000027c
 800328c:	42700000 	.word	0x42700000
 8003290:	00000000 	.word	0x00000000
 8003294:	20000aa0 	.word	0x20000aa0
 8003298:	20000270 	.word	0x20000270
 800329c:	20000aa8 	.word	0x20000aa8
 80032a0:	20000aa4 	.word	0x20000aa4
 80032a4:	20000914 	.word	0x20000914
 80032a8:	2000092c 	.word	0x2000092c
 80032ac:	20000200 	.word	0x20000200
 80032b0:	20000950 	.word	0x20000950
 80032b4:	2000098c 	.word	0x2000098c
        homogeneousPoints[i][0] = points[i][0];
 80032b8:	4a87      	ldr	r2, [pc, #540]	; (80034d8 <transformRectangleAndPointsPick+0x510>)
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	4413      	add	r3, r2
 80032c0:	6819      	ldr	r1, [r3, #0]
 80032c2:	4886      	ldr	r0, [pc, #536]	; (80034dc <transformRectangleAndPointsPick+0x514>)
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	4613      	mov	r3, r2
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	4413      	add	r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	4403      	add	r3, r0
 80032d0:	6019      	str	r1, [r3, #0]
        homogeneousPoints[i][1] = points[i][1];
 80032d2:	4a81      	ldr	r2, [pc, #516]	; (80034d8 <transformRectangleAndPointsPick+0x510>)
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	4413      	add	r3, r2
 80032da:	3304      	adds	r3, #4
 80032dc:	6819      	ldr	r1, [r3, #0]
 80032de:	487f      	ldr	r0, [pc, #508]	; (80034dc <transformRectangleAndPointsPick+0x514>)
 80032e0:	697a      	ldr	r2, [r7, #20]
 80032e2:	4613      	mov	r3, r2
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	4413      	add	r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4403      	add	r3, r0
 80032ec:	3304      	adds	r3, #4
 80032ee:	6019      	str	r1, [r3, #0]
        homogeneousPoints[i][2] = 1;
 80032f0:	497a      	ldr	r1, [pc, #488]	; (80034dc <transformRectangleAndPointsPick+0x514>)
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	4613      	mov	r3, r2
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	4413      	add	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	3308      	adds	r3, #8
 8003300:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003304:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 9; i++) {
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	3301      	adds	r3, #1
 800330a:	617b      	str	r3, [r7, #20]
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	2b08      	cmp	r3, #8
 8003310:	ddd2      	ble.n	80032b8 <transformRectangleAndPointsPick+0x2f0>
    }

    for (int i = 0; i < 9; i++) {
 8003312:	2300      	movs	r3, #0
 8003314:	613b      	str	r3, [r7, #16]
 8003316:	e050      	b.n	80033ba <transformRectangleAndPointsPick+0x3f2>
        for (int j = 0; j < 3; j++) {
 8003318:	2300      	movs	r3, #0
 800331a:	60fb      	str	r3, [r7, #12]
 800331c:	e047      	b.n	80033ae <transformRectangleAndPointsPick+0x3e6>
            transformedPoints[i][j] = 0;
 800331e:	4970      	ldr	r1, [pc, #448]	; (80034e0 <transformRectangleAndPointsPick+0x518>)
 8003320:	693a      	ldr	r2, [r7, #16]
 8003322:	4613      	mov	r3, r2
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	4413      	add	r3, r2
 8003328:	68fa      	ldr	r2, [r7, #12]
 800332a:	4413      	add	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	440b      	add	r3, r1
 8003330:	f04f 0200 	mov.w	r2, #0
 8003334:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < 3; k++) {
 8003336:	2300      	movs	r3, #0
 8003338:	60bb      	str	r3, [r7, #8]
 800333a:	e032      	b.n	80033a2 <transformRectangleAndPointsPick+0x3da>


                transformedPoints[i][j] += homogeneousPoints[i][k] * T[k][j];
 800333c:	4968      	ldr	r1, [pc, #416]	; (80034e0 <transformRectangleAndPointsPick+0x518>)
 800333e:	693a      	ldr	r2, [r7, #16]
 8003340:	4613      	mov	r3, r2
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	4413      	add	r3, r2
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	4413      	add	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	440b      	add	r3, r1
 800334e:	ed93 7a00 	vldr	s14, [r3]
 8003352:	4962      	ldr	r1, [pc, #392]	; (80034dc <transformRectangleAndPointsPick+0x514>)
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	4613      	mov	r3, r2
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	4413      	add	r3, r2
 800335c:	68ba      	ldr	r2, [r7, #8]
 800335e:	4413      	add	r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	440b      	add	r3, r1
 8003364:	edd3 6a00 	vldr	s13, [r3]
 8003368:	495e      	ldr	r1, [pc, #376]	; (80034e4 <transformRectangleAndPointsPick+0x51c>)
 800336a:	68ba      	ldr	r2, [r7, #8]
 800336c:	4613      	mov	r3, r2
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	4413      	add	r3, r2
 8003372:	68fa      	ldr	r2, [r7, #12]
 8003374:	4413      	add	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	edd3 7a00 	vldr	s15, [r3]
 800337e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003382:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003386:	4956      	ldr	r1, [pc, #344]	; (80034e0 <transformRectangleAndPointsPick+0x518>)
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	4613      	mov	r3, r2
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	4413      	add	r3, r2
 8003390:	68fa      	ldr	r2, [r7, #12]
 8003392:	4413      	add	r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < 3; k++) {
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	3301      	adds	r3, #1
 80033a0:	60bb      	str	r3, [r7, #8]
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	ddc9      	ble.n	800333c <transformRectangleAndPointsPick+0x374>
        for (int j = 0; j < 3; j++) {
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	3301      	adds	r3, #1
 80033ac:	60fb      	str	r3, [r7, #12]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	ddb4      	ble.n	800331e <transformRectangleAndPointsPick+0x356>
    for (int i = 0; i < 9; i++) {
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	3301      	adds	r3, #1
 80033b8:	613b      	str	r3, [r7, #16]
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	2b08      	cmp	r3, #8
 80033be:	ddab      	ble.n	8003318 <transformRectangleAndPointsPick+0x350>
            }
        }
    }

    // Translation points
    for (int i = 0; i < 9; i++) {
 80033c0:	2300      	movs	r3, #0
 80033c2:	607b      	str	r3, [r7, #4]
 80033c4:	e046      	b.n	8003454 <transformRectangleAndPointsPick+0x48c>
    	transformedPoints[i][0] = transformedPoints[i][0] + translation[0];
 80033c6:	4946      	ldr	r1, [pc, #280]	; (80034e0 <transformRectangleAndPointsPick+0x518>)
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	4613      	mov	r3, r2
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	4413      	add	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	440b      	add	r3, r1
 80033d4:	ed93 7a00 	vldr	s14, [r3]
 80033d8:	4b43      	ldr	r3, [pc, #268]	; (80034e8 <transformRectangleAndPointsPick+0x520>)
 80033da:	edd3 7a00 	vldr	s15, [r3]
 80033de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e2:	493f      	ldr	r1, [pc, #252]	; (80034e0 <transformRectangleAndPointsPick+0x518>)
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	440b      	add	r3, r1
 80033f0:	edc3 7a00 	vstr	s15, [r3]
    	transformedPoints[i][1] =  transformedPoints[i][1] + translation[1] ;
 80033f4:	493a      	ldr	r1, [pc, #232]	; (80034e0 <transformRectangleAndPointsPick+0x518>)
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	4613      	mov	r3, r2
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	4413      	add	r3, r2
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	440b      	add	r3, r1
 8003402:	3304      	adds	r3, #4
 8003404:	ed93 7a00 	vldr	s14, [r3]
 8003408:	4b37      	ldr	r3, [pc, #220]	; (80034e8 <transformRectangleAndPointsPick+0x520>)
 800340a:	edd3 7a01 	vldr	s15, [r3, #4]
 800340e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003412:	4933      	ldr	r1, [pc, #204]	; (80034e0 <transformRectangleAndPointsPick+0x518>)
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	4613      	mov	r3, r2
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	4413      	add	r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	440b      	add	r3, r1
 8003420:	3304      	adds	r3, #4
 8003422:	edc3 7a00 	vstr	s15, [r3]
    	transformedPoints[i][0] = transformedPoints[i][0] *(-1);
 8003426:	492e      	ldr	r1, [pc, #184]	; (80034e0 <transformRectangleAndPointsPick+0x518>)
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	4613      	mov	r3, r2
 800342c:	005b      	lsls	r3, r3, #1
 800342e:	4413      	add	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	440b      	add	r3, r1
 8003434:	edd3 7a00 	vldr	s15, [r3]
 8003438:	eef1 7a67 	vneg.f32	s15, s15
 800343c:	4928      	ldr	r1, [pc, #160]	; (80034e0 <transformRectangleAndPointsPick+0x518>)
 800343e:	687a      	ldr	r2, [r7, #4]
 8003440:	4613      	mov	r3, r2
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	4413      	add	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	440b      	add	r3, r1
 800344a:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 9; i++) {
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	3301      	adds	r3, #1
 8003452:	607b      	str	r3, [r7, #4]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2b08      	cmp	r3, #8
 8003458:	ddb5      	ble.n	80033c6 <transformRectangleAndPointsPick+0x3fe>

    }

    // Translation rectangle
    for (int i = 0; i < 5; i++) {
 800345a:	2300      	movs	r3, #0
 800345c:	603b      	str	r3, [r7, #0]
 800345e:	e032      	b.n	80034c6 <transformRectangleAndPointsPick+0x4fe>
    	transformedRectangle[i][0] = transformedRectangle[i][0] + + translation[0];
 8003460:	4922      	ldr	r1, [pc, #136]	; (80034ec <transformRectangleAndPointsPick+0x524>)
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	4613      	mov	r3, r2
 8003466:	005b      	lsls	r3, r3, #1
 8003468:	4413      	add	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	440b      	add	r3, r1
 800346e:	ed93 7a00 	vldr	s14, [r3]
 8003472:	4b1d      	ldr	r3, [pc, #116]	; (80034e8 <transformRectangleAndPointsPick+0x520>)
 8003474:	edd3 7a00 	vldr	s15, [r3]
 8003478:	ee77 7a27 	vadd.f32	s15, s14, s15
 800347c:	491b      	ldr	r1, [pc, #108]	; (80034ec <transformRectangleAndPointsPick+0x524>)
 800347e:	683a      	ldr	r2, [r7, #0]
 8003480:	4613      	mov	r3, r2
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	4413      	add	r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	edc3 7a00 	vstr	s15, [r3]
    	transformedRectangle[i][1] =  transformedRectangle[i][1] + translation[1] ;
 800348e:	4917      	ldr	r1, [pc, #92]	; (80034ec <transformRectangleAndPointsPick+0x524>)
 8003490:	683a      	ldr	r2, [r7, #0]
 8003492:	4613      	mov	r3, r2
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	4413      	add	r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	440b      	add	r3, r1
 800349c:	3304      	adds	r3, #4
 800349e:	ed93 7a00 	vldr	s14, [r3]
 80034a2:	4b11      	ldr	r3, [pc, #68]	; (80034e8 <transformRectangleAndPointsPick+0x520>)
 80034a4:	edd3 7a01 	vldr	s15, [r3, #4]
 80034a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034ac:	490f      	ldr	r1, [pc, #60]	; (80034ec <transformRectangleAndPointsPick+0x524>)
 80034ae:	683a      	ldr	r2, [r7, #0]
 80034b0:	4613      	mov	r3, r2
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	4413      	add	r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	440b      	add	r3, r1
 80034ba:	3304      	adds	r3, #4
 80034bc:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 5; i++) {
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	3301      	adds	r3, #1
 80034c4:	603b      	str	r3, [r7, #0]
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	2b04      	cmp	r3, #4
 80034ca:	ddc9      	ble.n	8003460 <transformRectangleAndPointsPick+0x498>
    }


}
 80034cc:	bf00      	nop
 80034ce:	bf00      	nop
 80034d0:	3728      	adds	r7, #40	; 0x28
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	20000228 	.word	0x20000228
 80034dc:	200009c8 	.word	0x200009c8
 80034e0:	20000a34 	.word	0x20000a34
 80034e4:	2000092c 	.word	0x2000092c
 80034e8:	20000924 	.word	0x20000924
 80034ec:	2000098c 	.word	0x2000098c

080034f0 <transformRectangleAndPointsPlace>:
void transformRectangleAndPointsPlace() {
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b08a      	sub	sp, #40	; 0x28
 80034f4:	af00      	add	r7, sp, #0

	translation2[0] = bottom_left_jog2[0];
 80034f6:	4bac      	ldr	r3, [pc, #688]	; (80037a8 <transformRectangleAndPointsPlace+0x2b8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4aac      	ldr	r2, [pc, #688]	; (80037ac <transformRectangleAndPointsPlace+0x2bc>)
 80034fc:	6013      	str	r3, [r2, #0]
	translation2[1] = bottom_left_jog2[1];
 80034fe:	4baa      	ldr	r3, [pc, #680]	; (80037a8 <transformRectangleAndPointsPlace+0x2b8>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	4aaa      	ldr	r2, [pc, #680]	; (80037ac <transformRectangleAndPointsPlace+0x2bc>)
 8003504:	6053      	str	r3, [r2, #4]

	bottom_right_jog2[0] = bottom_right_jog2[0]-translation[0];
 8003506:	4baa      	ldr	r3, [pc, #680]	; (80037b0 <transformRectangleAndPointsPlace+0x2c0>)
 8003508:	ed93 7a00 	vldr	s14, [r3]
 800350c:	4ba9      	ldr	r3, [pc, #676]	; (80037b4 <transformRectangleAndPointsPlace+0x2c4>)
 800350e:	edd3 7a00 	vldr	s15, [r3]
 8003512:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003516:	4ba6      	ldr	r3, [pc, #664]	; (80037b0 <transformRectangleAndPointsPlace+0x2c0>)
 8003518:	edc3 7a00 	vstr	s15, [r3]
	bottom_right_jog2[1] = bottom_right_jog2[1]-translation[1];
 800351c:	4ba4      	ldr	r3, [pc, #656]	; (80037b0 <transformRectangleAndPointsPlace+0x2c0>)
 800351e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003522:	4ba4      	ldr	r3, [pc, #656]	; (80037b4 <transformRectangleAndPointsPlace+0x2c4>)
 8003524:	edd3 7a01 	vldr	s15, [r3, #4]
 8003528:	ee77 7a67 	vsub.f32	s15, s14, s15
 800352c:	4ba0      	ldr	r3, [pc, #640]	; (80037b0 <transformRectangleAndPointsPlace+0x2c0>)
 800352e:	edc3 7a01 	vstr	s15, [r3, #4]

	// bottom right  bottom right jog
	dot_product2 = 60*bottom_right_jog2[0]+bottom_right_jog2[1]*0;
 8003532:	4b9f      	ldr	r3, [pc, #636]	; (80037b0 <transformRectangleAndPointsPlace+0x2c0>)
 8003534:	edd3 7a00 	vldr	s15, [r3]
 8003538:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 80037b8 <transformRectangleAndPointsPlace+0x2c8>
 800353c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003540:	4b9b      	ldr	r3, [pc, #620]	; (80037b0 <transformRectangleAndPointsPlace+0x2c0>)
 8003542:	edd3 7a01 	vldr	s15, [r3, #4]
 8003546:	eddf 6a9d 	vldr	s13, [pc, #628]	; 80037bc <transformRectangleAndPointsPlace+0x2cc>
 800354a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800354e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003552:	4b9b      	ldr	r3, [pc, #620]	; (80037c0 <transformRectangleAndPointsPlace+0x2d0>)
 8003554:	edc3 7a00 	vstr	s15, [r3]
	in_theta2 = dot_product2/vectorsize2;
 8003558:	4b99      	ldr	r3, [pc, #612]	; (80037c0 <transformRectangleAndPointsPlace+0x2d0>)
 800355a:	edd3 6a00 	vldr	s13, [r3]
 800355e:	4b99      	ldr	r3, [pc, #612]	; (80037c4 <transformRectangleAndPointsPlace+0x2d4>)
 8003560:	ed93 7a00 	vldr	s14, [r3]
 8003564:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003568:	4b97      	ldr	r3, [pc, #604]	; (80037c8 <transformRectangleAndPointsPlace+0x2d8>)
 800356a:	edc3 7a00 	vstr	s15, [r3]
	// radian
	theta = - acos(in_theta);
 800356e:	4b97      	ldr	r3, [pc, #604]	; (80037cc <transformRectangleAndPointsPlace+0x2dc>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4618      	mov	r0, r3
 8003574:	f7fc ff94 	bl	80004a0 <__aeabi_f2d>
 8003578:	4602      	mov	r2, r0
 800357a:	460b      	mov	r3, r1
 800357c:	ec43 2b10 	vmov	d0, r2, r3
 8003580:	f007 fd8e 	bl	800b0a0 <acos>
 8003584:	ec53 2b10 	vmov	r2, r3, d0
 8003588:	4610      	mov	r0, r2
 800358a:	4619      	mov	r1, r3
 800358c:	f7fd fad8 	bl	8000b40 <__aeabi_d2f>
 8003590:	4603      	mov	r3, r0
 8003592:	ee07 3a90 	vmov	s15, r3
 8003596:	eef1 7a67 	vneg.f32	s15, s15
 800359a:	4b8d      	ldr	r3, [pc, #564]	; (80037d0 <transformRectangleAndPointsPlace+0x2e0>)
 800359c:	edc3 7a00 	vstr	s15, [r3]

    T_rotation2[0][0] = cos(theta);
 80035a0:	4b8b      	ldr	r3, [pc, #556]	; (80037d0 <transformRectangleAndPointsPlace+0x2e0>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7fc ff7b 	bl	80004a0 <__aeabi_f2d>
 80035aa:	4602      	mov	r2, r0
 80035ac:	460b      	mov	r3, r1
 80035ae:	ec43 2b10 	vmov	d0, r2, r3
 80035b2:	f007 fc49 	bl	800ae48 <cos>
 80035b6:	ec53 2b10 	vmov	r2, r3, d0
 80035ba:	4610      	mov	r0, r2
 80035bc:	4619      	mov	r1, r3
 80035be:	f7fd fabf 	bl	8000b40 <__aeabi_d2f>
 80035c2:	4603      	mov	r3, r0
 80035c4:	4a83      	ldr	r2, [pc, #524]	; (80037d4 <transformRectangleAndPointsPlace+0x2e4>)
 80035c6:	6013      	str	r3, [r2, #0]
    T_rotation2[0][1] = -sin(theta);
 80035c8:	4b81      	ldr	r3, [pc, #516]	; (80037d0 <transformRectangleAndPointsPlace+0x2e0>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7fc ff67 	bl	80004a0 <__aeabi_f2d>
 80035d2:	4602      	mov	r2, r0
 80035d4:	460b      	mov	r3, r1
 80035d6:	ec43 2b10 	vmov	d0, r2, r3
 80035da:	f007 fd09 	bl	800aff0 <sin>
 80035de:	ec53 2b10 	vmov	r2, r3, d0
 80035e2:	4610      	mov	r0, r2
 80035e4:	4619      	mov	r1, r3
 80035e6:	f7fd faab 	bl	8000b40 <__aeabi_d2f>
 80035ea:	4603      	mov	r3, r0
 80035ec:	ee07 3a90 	vmov	s15, r3
 80035f0:	eef1 7a67 	vneg.f32	s15, s15
 80035f4:	4b77      	ldr	r3, [pc, #476]	; (80037d4 <transformRectangleAndPointsPlace+0x2e4>)
 80035f6:	edc3 7a01 	vstr	s15, [r3, #4]
    T_rotation2[1][0] = sin(theta);
 80035fa:	4b75      	ldr	r3, [pc, #468]	; (80037d0 <transformRectangleAndPointsPlace+0x2e0>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fc ff4e 	bl	80004a0 <__aeabi_f2d>
 8003604:	4602      	mov	r2, r0
 8003606:	460b      	mov	r3, r1
 8003608:	ec43 2b10 	vmov	d0, r2, r3
 800360c:	f007 fcf0 	bl	800aff0 <sin>
 8003610:	ec53 2b10 	vmov	r2, r3, d0
 8003614:	4610      	mov	r0, r2
 8003616:	4619      	mov	r1, r3
 8003618:	f7fd fa92 	bl	8000b40 <__aeabi_d2f>
 800361c:	4603      	mov	r3, r0
 800361e:	4a6d      	ldr	r2, [pc, #436]	; (80037d4 <transformRectangleAndPointsPlace+0x2e4>)
 8003620:	6093      	str	r3, [r2, #8]
    T_rotation2[1][1] = cos(theta);
 8003622:	4b6b      	ldr	r3, [pc, #428]	; (80037d0 <transformRectangleAndPointsPlace+0x2e0>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f7fc ff3a 	bl	80004a0 <__aeabi_f2d>
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	ec43 2b10 	vmov	d0, r2, r3
 8003634:	f007 fc08 	bl	800ae48 <cos>
 8003638:	ec53 2b10 	vmov	r2, r3, d0
 800363c:	4610      	mov	r0, r2
 800363e:	4619      	mov	r1, r3
 8003640:	f7fd fa7e 	bl	8000b40 <__aeabi_d2f>
 8003644:	4603      	mov	r3, r0
 8003646:	4a63      	ldr	r2, [pc, #396]	; (80037d4 <transformRectangleAndPointsPlace+0x2e4>)
 8003648:	60d3      	str	r3, [r2, #12]

    T2[0][0] = T_rotation2[0][0];
 800364a:	4b62      	ldr	r3, [pc, #392]	; (80037d4 <transformRectangleAndPointsPlace+0x2e4>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a62      	ldr	r2, [pc, #392]	; (80037d8 <transformRectangleAndPointsPlace+0x2e8>)
 8003650:	6013      	str	r3, [r2, #0]
    T2[0][1] = T_rotation2[0][1];
 8003652:	4b60      	ldr	r3, [pc, #384]	; (80037d4 <transformRectangleAndPointsPlace+0x2e4>)
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	4a60      	ldr	r2, [pc, #384]	; (80037d8 <transformRectangleAndPointsPlace+0x2e8>)
 8003658:	6053      	str	r3, [r2, #4]
    T2[0][2] = translation2[0];
 800365a:	4b54      	ldr	r3, [pc, #336]	; (80037ac <transformRectangleAndPointsPlace+0x2bc>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a5e      	ldr	r2, [pc, #376]	; (80037d8 <transformRectangleAndPointsPlace+0x2e8>)
 8003660:	6093      	str	r3, [r2, #8]
    T2[1][0] = T_rotation2[1][0];
 8003662:	4b5c      	ldr	r3, [pc, #368]	; (80037d4 <transformRectangleAndPointsPlace+0x2e4>)
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	4a5c      	ldr	r2, [pc, #368]	; (80037d8 <transformRectangleAndPointsPlace+0x2e8>)
 8003668:	60d3      	str	r3, [r2, #12]
    T2[1][1] = T_rotation2[1][1];
 800366a:	4b5a      	ldr	r3, [pc, #360]	; (80037d4 <transformRectangleAndPointsPlace+0x2e4>)
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	4a5a      	ldr	r2, [pc, #360]	; (80037d8 <transformRectangleAndPointsPlace+0x2e8>)
 8003670:	6113      	str	r3, [r2, #16]
    T2[1][2] = translation2[1];
 8003672:	4b4e      	ldr	r3, [pc, #312]	; (80037ac <transformRectangleAndPointsPlace+0x2bc>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	4a58      	ldr	r2, [pc, #352]	; (80037d8 <transformRectangleAndPointsPlace+0x2e8>)
 8003678:	6153      	str	r3, [r2, #20]
    T2[2][0] = 0;
 800367a:	4b57      	ldr	r3, [pc, #348]	; (80037d8 <transformRectangleAndPointsPlace+0x2e8>)
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	619a      	str	r2, [r3, #24]
    T2[2][1] = 0;
 8003682:	4b55      	ldr	r3, [pc, #340]	; (80037d8 <transformRectangleAndPointsPlace+0x2e8>)
 8003684:	f04f 0200 	mov.w	r2, #0
 8003688:	61da      	str	r2, [r3, #28]
    T2[2][2] = 1;
 800368a:	4b53      	ldr	r3, [pc, #332]	; (80037d8 <transformRectangleAndPointsPlace+0x2e8>)
 800368c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003690:	621a      	str	r2, [r3, #32]

    // Transform the rectangle
    for (int i = 0; i < 5; i++) {
 8003692:	2300      	movs	r3, #0
 8003694:	627b      	str	r3, [r7, #36]	; 0x24
 8003696:	e029      	b.n	80036ec <transformRectangleAndPointsPlace+0x1fc>
        homogeneousRectangle2[i][0] = rectangle2[i][0];
 8003698:	4a50      	ldr	r2, [pc, #320]	; (80037dc <transformRectangleAndPointsPlace+0x2ec>)
 800369a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369c:	00db      	lsls	r3, r3, #3
 800369e:	4413      	add	r3, r2
 80036a0:	6819      	ldr	r1, [r3, #0]
 80036a2:	484f      	ldr	r0, [pc, #316]	; (80037e0 <transformRectangleAndPointsPlace+0x2f0>)
 80036a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036a6:	4613      	mov	r3, r2
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	4413      	add	r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	4403      	add	r3, r0
 80036b0:	6019      	str	r1, [r3, #0]
        homogeneousRectangle2[i][1] = rectangle2[i][1];
 80036b2:	4a4a      	ldr	r2, [pc, #296]	; (80037dc <transformRectangleAndPointsPlace+0x2ec>)
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b6:	00db      	lsls	r3, r3, #3
 80036b8:	4413      	add	r3, r2
 80036ba:	3304      	adds	r3, #4
 80036bc:	6819      	ldr	r1, [r3, #0]
 80036be:	4848      	ldr	r0, [pc, #288]	; (80037e0 <transformRectangleAndPointsPlace+0x2f0>)
 80036c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036c2:	4613      	mov	r3, r2
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	4413      	add	r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	4403      	add	r3, r0
 80036cc:	3304      	adds	r3, #4
 80036ce:	6019      	str	r1, [r3, #0]
        homogeneousRectangle2[i][2] = 1;
 80036d0:	4943      	ldr	r1, [pc, #268]	; (80037e0 <transformRectangleAndPointsPlace+0x2f0>)
 80036d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036d4:	4613      	mov	r3, r2
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	4413      	add	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	3308      	adds	r3, #8
 80036e0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80036e4:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 5; i++) {
 80036e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e8:	3301      	adds	r3, #1
 80036ea:	627b      	str	r3, [r7, #36]	; 0x24
 80036ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ee:	2b04      	cmp	r3, #4
 80036f0:	ddd2      	ble.n	8003698 <transformRectangleAndPointsPlace+0x1a8>
    }

    for (int i = 0; i < 5; i++) {
 80036f2:	2300      	movs	r3, #0
 80036f4:	623b      	str	r3, [r7, #32]
 80036f6:	e050      	b.n	800379a <transformRectangleAndPointsPlace+0x2aa>
        for (int j = 0; j < 3; j++) {
 80036f8:	2300      	movs	r3, #0
 80036fa:	61fb      	str	r3, [r7, #28]
 80036fc:	e047      	b.n	800378e <transformRectangleAndPointsPlace+0x29e>
            transformedRectangle2[i][j] = 0;
 80036fe:	4939      	ldr	r1, [pc, #228]	; (80037e4 <transformRectangleAndPointsPlace+0x2f4>)
 8003700:	6a3a      	ldr	r2, [r7, #32]
 8003702:	4613      	mov	r3, r2
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	4413      	add	r3, r2
 8003708:	69fa      	ldr	r2, [r7, #28]
 800370a:	4413      	add	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	f04f 0200 	mov.w	r2, #0
 8003714:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < 3; k++) {
 8003716:	2300      	movs	r3, #0
 8003718:	61bb      	str	r3, [r7, #24]
 800371a:	e032      	b.n	8003782 <transformRectangleAndPointsPlace+0x292>
                transformedRectangle2[i][j] += homogeneousRectangle2[i][k] * T2[k][j];
 800371c:	4931      	ldr	r1, [pc, #196]	; (80037e4 <transformRectangleAndPointsPlace+0x2f4>)
 800371e:	6a3a      	ldr	r2, [r7, #32]
 8003720:	4613      	mov	r3, r2
 8003722:	005b      	lsls	r3, r3, #1
 8003724:	4413      	add	r3, r2
 8003726:	69fa      	ldr	r2, [r7, #28]
 8003728:	4413      	add	r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	ed93 7a00 	vldr	s14, [r3]
 8003732:	492b      	ldr	r1, [pc, #172]	; (80037e0 <transformRectangleAndPointsPlace+0x2f0>)
 8003734:	6a3a      	ldr	r2, [r7, #32]
 8003736:	4613      	mov	r3, r2
 8003738:	005b      	lsls	r3, r3, #1
 800373a:	4413      	add	r3, r2
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	4413      	add	r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	440b      	add	r3, r1
 8003744:	edd3 6a00 	vldr	s13, [r3]
 8003748:	4923      	ldr	r1, [pc, #140]	; (80037d8 <transformRectangleAndPointsPlace+0x2e8>)
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	4613      	mov	r3, r2
 800374e:	005b      	lsls	r3, r3, #1
 8003750:	4413      	add	r3, r2
 8003752:	69fa      	ldr	r2, [r7, #28]
 8003754:	4413      	add	r3, r2
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	440b      	add	r3, r1
 800375a:	edd3 7a00 	vldr	s15, [r3]
 800375e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003762:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003766:	491f      	ldr	r1, [pc, #124]	; (80037e4 <transformRectangleAndPointsPlace+0x2f4>)
 8003768:	6a3a      	ldr	r2, [r7, #32]
 800376a:	4613      	mov	r3, r2
 800376c:	005b      	lsls	r3, r3, #1
 800376e:	4413      	add	r3, r2
 8003770:	69fa      	ldr	r2, [r7, #28]
 8003772:	4413      	add	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	440b      	add	r3, r1
 8003778:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < 3; k++) {
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	3301      	adds	r3, #1
 8003780:	61bb      	str	r3, [r7, #24]
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	2b02      	cmp	r3, #2
 8003786:	ddc9      	ble.n	800371c <transformRectangleAndPointsPlace+0x22c>
        for (int j = 0; j < 3; j++) {
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	3301      	adds	r3, #1
 800378c:	61fb      	str	r3, [r7, #28]
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	2b02      	cmp	r3, #2
 8003792:	ddb4      	ble.n	80036fe <transformRectangleAndPointsPlace+0x20e>
    for (int i = 0; i < 5; i++) {
 8003794:	6a3b      	ldr	r3, [r7, #32]
 8003796:	3301      	adds	r3, #1
 8003798:	623b      	str	r3, [r7, #32]
 800379a:	6a3b      	ldr	r3, [r7, #32]
 800379c:	2b04      	cmp	r3, #4
 800379e:	ddab      	ble.n	80036f8 <transformRectangleAndPointsPlace+0x208>
            }
        }
    }

    // Transform the points
    for (int i = 0; i < 9; i++) {
 80037a0:	2300      	movs	r3, #0
 80037a2:	617b      	str	r3, [r7, #20]
 80037a4:	e04a      	b.n	800383c <transformRectangleAndPointsPlace+0x34c>
 80037a6:	bf00      	nop
 80037a8:	200002f8 	.word	0x200002f8
 80037ac:	20000abc 	.word	0x20000abc
 80037b0:	20000300 	.word	0x20000300
 80037b4:	20000924 	.word	0x20000924
 80037b8:	42700000 	.word	0x42700000
 80037bc:	00000000 	.word	0x00000000
 80037c0:	20000c38 	.word	0x20000c38
 80037c4:	200002f4 	.word	0x200002f4
 80037c8:	20000c40 	.word	0x20000c40
 80037cc:	20000aa8 	.word	0x20000aa8
 80037d0:	20000aa4 	.word	0x20000aa4
 80037d4:	20000aac 	.word	0x20000aac
 80037d8:	20000ac4 	.word	0x20000ac4
 80037dc:	20000284 	.word	0x20000284
 80037e0:	20000ae8 	.word	0x20000ae8
 80037e4:	20000b24 	.word	0x20000b24
        homogeneousPoints2[i][0] = points2[i][0];
 80037e8:	4a87      	ldr	r2, [pc, #540]	; (8003a08 <transformRectangleAndPointsPlace+0x518>)
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	00db      	lsls	r3, r3, #3
 80037ee:	4413      	add	r3, r2
 80037f0:	6819      	ldr	r1, [r3, #0]
 80037f2:	4886      	ldr	r0, [pc, #536]	; (8003a0c <transformRectangleAndPointsPlace+0x51c>)
 80037f4:	697a      	ldr	r2, [r7, #20]
 80037f6:	4613      	mov	r3, r2
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	4413      	add	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	4403      	add	r3, r0
 8003800:	6019      	str	r1, [r3, #0]
        homogeneousPoints2[i][1] = points2[i][1];
 8003802:	4a81      	ldr	r2, [pc, #516]	; (8003a08 <transformRectangleAndPointsPlace+0x518>)
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	00db      	lsls	r3, r3, #3
 8003808:	4413      	add	r3, r2
 800380a:	3304      	adds	r3, #4
 800380c:	6819      	ldr	r1, [r3, #0]
 800380e:	487f      	ldr	r0, [pc, #508]	; (8003a0c <transformRectangleAndPointsPlace+0x51c>)
 8003810:	697a      	ldr	r2, [r7, #20]
 8003812:	4613      	mov	r3, r2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	4413      	add	r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	4403      	add	r3, r0
 800381c:	3304      	adds	r3, #4
 800381e:	6019      	str	r1, [r3, #0]
        homogeneousPoints2[i][2] = 1;
 8003820:	497a      	ldr	r1, [pc, #488]	; (8003a0c <transformRectangleAndPointsPlace+0x51c>)
 8003822:	697a      	ldr	r2, [r7, #20]
 8003824:	4613      	mov	r3, r2
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	4413      	add	r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	3308      	adds	r3, #8
 8003830:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003834:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 9; i++) {
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	3301      	adds	r3, #1
 800383a:	617b      	str	r3, [r7, #20]
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	2b08      	cmp	r3, #8
 8003840:	ddd2      	ble.n	80037e8 <transformRectangleAndPointsPlace+0x2f8>
    }

    for (int i = 0; i < 9; i++) {
 8003842:	2300      	movs	r3, #0
 8003844:	613b      	str	r3, [r7, #16]
 8003846:	e050      	b.n	80038ea <transformRectangleAndPointsPlace+0x3fa>
        for (int j = 0; j < 3; j++) {
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	e047      	b.n	80038de <transformRectangleAndPointsPlace+0x3ee>
            transformedPoints2[i][j] = 0;
 800384e:	4970      	ldr	r1, [pc, #448]	; (8003a10 <transformRectangleAndPointsPlace+0x520>)
 8003850:	693a      	ldr	r2, [r7, #16]
 8003852:	4613      	mov	r3, r2
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	4413      	add	r3, r2
 8003858:	68fa      	ldr	r2, [r7, #12]
 800385a:	4413      	add	r3, r2
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	440b      	add	r3, r1
 8003860:	f04f 0200 	mov.w	r2, #0
 8003864:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < 3; k++) {
 8003866:	2300      	movs	r3, #0
 8003868:	60bb      	str	r3, [r7, #8]
 800386a:	e032      	b.n	80038d2 <transformRectangleAndPointsPlace+0x3e2>


                transformedPoints2[i][j] += homogeneousPoints2[i][k] * T2[k][j];
 800386c:	4968      	ldr	r1, [pc, #416]	; (8003a10 <transformRectangleAndPointsPlace+0x520>)
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	4613      	mov	r3, r2
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	4413      	add	r3, r2
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	4413      	add	r3, r2
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	440b      	add	r3, r1
 800387e:	ed93 7a00 	vldr	s14, [r3]
 8003882:	4962      	ldr	r1, [pc, #392]	; (8003a0c <transformRectangleAndPointsPlace+0x51c>)
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	4613      	mov	r3, r2
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	4413      	add	r3, r2
 800388c:	68ba      	ldr	r2, [r7, #8]
 800388e:	4413      	add	r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	440b      	add	r3, r1
 8003894:	edd3 6a00 	vldr	s13, [r3]
 8003898:	495e      	ldr	r1, [pc, #376]	; (8003a14 <transformRectangleAndPointsPlace+0x524>)
 800389a:	68ba      	ldr	r2, [r7, #8]
 800389c:	4613      	mov	r3, r2
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	4413      	add	r3, r2
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	4413      	add	r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	440b      	add	r3, r1
 80038aa:	edd3 7a00 	vldr	s15, [r3]
 80038ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038b6:	4956      	ldr	r1, [pc, #344]	; (8003a10 <transformRectangleAndPointsPlace+0x520>)
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	4613      	mov	r3, r2
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	4413      	add	r3, r2
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	4413      	add	r3, r2
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	440b      	add	r3, r1
 80038c8:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < 3; k++) {
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	3301      	adds	r3, #1
 80038d0:	60bb      	str	r3, [r7, #8]
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	ddc9      	ble.n	800386c <transformRectangleAndPointsPlace+0x37c>
        for (int j = 0; j < 3; j++) {
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	3301      	adds	r3, #1
 80038dc:	60fb      	str	r3, [r7, #12]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	ddb4      	ble.n	800384e <transformRectangleAndPointsPlace+0x35e>
    for (int i = 0; i < 9; i++) {
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	3301      	adds	r3, #1
 80038e8:	613b      	str	r3, [r7, #16]
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	2b08      	cmp	r3, #8
 80038ee:	ddab      	ble.n	8003848 <transformRectangleAndPointsPlace+0x358>
            }
        }
    }

    // Translation points
    for (int i = 0; i < 9; i++) {
 80038f0:	2300      	movs	r3, #0
 80038f2:	607b      	str	r3, [r7, #4]
 80038f4:	e046      	b.n	8003984 <transformRectangleAndPointsPlace+0x494>
    	transformedPoints2[i][0] = transformedPoints2[i][0] + translation2[0];
 80038f6:	4946      	ldr	r1, [pc, #280]	; (8003a10 <transformRectangleAndPointsPlace+0x520>)
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	4613      	mov	r3, r2
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	4413      	add	r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	440b      	add	r3, r1
 8003904:	ed93 7a00 	vldr	s14, [r3]
 8003908:	4b43      	ldr	r3, [pc, #268]	; (8003a18 <transformRectangleAndPointsPlace+0x528>)
 800390a:	edd3 7a00 	vldr	s15, [r3]
 800390e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003912:	493f      	ldr	r1, [pc, #252]	; (8003a10 <transformRectangleAndPointsPlace+0x520>)
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	4613      	mov	r3, r2
 8003918:	005b      	lsls	r3, r3, #1
 800391a:	4413      	add	r3, r2
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	440b      	add	r3, r1
 8003920:	edc3 7a00 	vstr	s15, [r3]
    	transformedPoints2[i][1] =  transformedPoints2[i][1] + translation2[1] ;
 8003924:	493a      	ldr	r1, [pc, #232]	; (8003a10 <transformRectangleAndPointsPlace+0x520>)
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	4613      	mov	r3, r2
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	4413      	add	r3, r2
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	440b      	add	r3, r1
 8003932:	3304      	adds	r3, #4
 8003934:	ed93 7a00 	vldr	s14, [r3]
 8003938:	4b37      	ldr	r3, [pc, #220]	; (8003a18 <transformRectangleAndPointsPlace+0x528>)
 800393a:	edd3 7a01 	vldr	s15, [r3, #4]
 800393e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003942:	4933      	ldr	r1, [pc, #204]	; (8003a10 <transformRectangleAndPointsPlace+0x520>)
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	4613      	mov	r3, r2
 8003948:	005b      	lsls	r3, r3, #1
 800394a:	4413      	add	r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	440b      	add	r3, r1
 8003950:	3304      	adds	r3, #4
 8003952:	edc3 7a00 	vstr	s15, [r3]
    	transformedPoints2[i][0] = transformedPoints2[i][0] *(-1);
 8003956:	492e      	ldr	r1, [pc, #184]	; (8003a10 <transformRectangleAndPointsPlace+0x520>)
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	4413      	add	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	edd3 7a00 	vldr	s15, [r3]
 8003968:	eef1 7a67 	vneg.f32	s15, s15
 800396c:	4928      	ldr	r1, [pc, #160]	; (8003a10 <transformRectangleAndPointsPlace+0x520>)
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	4613      	mov	r3, r2
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	4413      	add	r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	440b      	add	r3, r1
 800397a:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 9; i++) {
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	3301      	adds	r3, #1
 8003982:	607b      	str	r3, [r7, #4]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b08      	cmp	r3, #8
 8003988:	ddb5      	ble.n	80038f6 <transformRectangleAndPointsPlace+0x406>

    }

    // Translation rectangle
    for (int i = 0; i < 5; i++) {
 800398a:	2300      	movs	r3, #0
 800398c:	603b      	str	r3, [r7, #0]
 800398e:	e032      	b.n	80039f6 <transformRectangleAndPointsPlace+0x506>
    	transformedRectangle2[i][0] = transformedRectangle2[i][0] + + translation2[0];
 8003990:	4922      	ldr	r1, [pc, #136]	; (8003a1c <transformRectangleAndPointsPlace+0x52c>)
 8003992:	683a      	ldr	r2, [r7, #0]
 8003994:	4613      	mov	r3, r2
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	4413      	add	r3, r2
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	440b      	add	r3, r1
 800399e:	ed93 7a00 	vldr	s14, [r3]
 80039a2:	4b1d      	ldr	r3, [pc, #116]	; (8003a18 <transformRectangleAndPointsPlace+0x528>)
 80039a4:	edd3 7a00 	vldr	s15, [r3]
 80039a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039ac:	491b      	ldr	r1, [pc, #108]	; (8003a1c <transformRectangleAndPointsPlace+0x52c>)
 80039ae:	683a      	ldr	r2, [r7, #0]
 80039b0:	4613      	mov	r3, r2
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	4413      	add	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	440b      	add	r3, r1
 80039ba:	edc3 7a00 	vstr	s15, [r3]
    	transformedRectangle2[i][1] =  transformedRectangle2[i][1] + translation2[1] ;
 80039be:	4917      	ldr	r1, [pc, #92]	; (8003a1c <transformRectangleAndPointsPlace+0x52c>)
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	4613      	mov	r3, r2
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	4413      	add	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	440b      	add	r3, r1
 80039cc:	3304      	adds	r3, #4
 80039ce:	ed93 7a00 	vldr	s14, [r3]
 80039d2:	4b11      	ldr	r3, [pc, #68]	; (8003a18 <transformRectangleAndPointsPlace+0x528>)
 80039d4:	edd3 7a01 	vldr	s15, [r3, #4]
 80039d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039dc:	490f      	ldr	r1, [pc, #60]	; (8003a1c <transformRectangleAndPointsPlace+0x52c>)
 80039de:	683a      	ldr	r2, [r7, #0]
 80039e0:	4613      	mov	r3, r2
 80039e2:	005b      	lsls	r3, r3, #1
 80039e4:	4413      	add	r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	3304      	adds	r3, #4
 80039ec:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 5; i++) {
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	3301      	adds	r3, #1
 80039f4:	603b      	str	r3, [r7, #0]
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	2b04      	cmp	r3, #4
 80039fa:	ddc9      	ble.n	8003990 <transformRectangleAndPointsPlace+0x4a0>
    }


}
 80039fc:	bf00      	nop
 80039fe:	bf00      	nop
 8003a00:	3728      	adds	r7, #40	; 0x28
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	200002ac 	.word	0x200002ac
 8003a0c:	20000b60 	.word	0x20000b60
 8003a10:	20000bcc 	.word	0x20000bcc
 8003a14:	20000ac4 	.word	0x20000ac4
 8003a18:	20000abc 	.word	0x20000abc
 8003a1c:	20000b24 	.word	0x20000b24

08003a20 <flowmodbus>:
void flowmodbus(){
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
switch (Mobus){
 8003a24:	4ba6      	ldr	r3, [pc, #664]	; (8003cc0 <flowmodbus+0x2a0>)
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b05      	cmp	r3, #5
 8003a2a:	f200 8359 	bhi.w	80040e0 <flowmodbus+0x6c0>
 8003a2e:	a201      	add	r2, pc, #4	; (adr r2, 8003a34 <flowmodbus+0x14>)
 8003a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a34:	08003a4d 	.word	0x08003a4d
 8003a38:	08003ad5 	.word	0x08003ad5
 8003a3c:	08003d09 	.word	0x08003d09
 8003a40:	08003ed3 	.word	0x08003ed3
 8003a44:	08003ee3 	.word	0x08003ee3
 8003a48:	080040d7 	.word	0x080040d7
	case Initial:
		//choice = 1;
		if(registerFrame[1].U16 == 0b00010){ // Set Place
 8003a4c:	4b9d      	ldr	r3, [pc, #628]	; (8003cc4 <flowmodbus+0x2a4>)
 8003a4e:	885b      	ldrh	r3, [r3, #2]
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d109      	bne.n	8003a68 <flowmodbus+0x48>
			registerFrame[1].U16 = 0; // 0x01 base system reset place tray
 8003a54:	4b9b      	ldr	r3, [pc, #620]	; (8003cc4 <flowmodbus+0x2a4>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 2; // 0x10 y-axis Set Place
 8003a5a:	4b9a      	ldr	r3, [pc, #616]	; (8003cc4 <flowmodbus+0x2a4>)
 8003a5c:	2202      	movs	r2, #2
 8003a5e:	841a      	strh	r2, [r3, #32]
			Mobus = Jogging_Place;
 8003a60:	4b97      	ldr	r3, [pc, #604]	; (8003cc0 <flowmodbus+0x2a0>)
 8003a62:	2201      	movs	r2, #1
 8003a64:	701a      	strb	r2, [r3, #0]
		else if(registerFrame[1].U16 == 0b01000){
			registerFrame[1].U16 = 0;
			choice = 2;
			Mobus = Run_TrayMode;
		}
		break;
 8003a66:	e33a      	b.n	80040de <flowmodbus+0x6be>
		else if(registerFrame[1].U16 == 0b00001){ //Set Pick
 8003a68:	4b96      	ldr	r3, [pc, #600]	; (8003cc4 <flowmodbus+0x2a4>)
 8003a6a:	885b      	ldrh	r3, [r3, #2]
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d109      	bne.n	8003a84 <flowmodbus+0x64>
			registerFrame[1].U16 = 0; // 0x01 base system reset place tray
 8003a70:	4b94      	ldr	r3, [pc, #592]	; (8003cc4 <flowmodbus+0x2a4>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 1; // 0x10 y-axis Set Pick
 8003a76:	4b93      	ldr	r3, [pc, #588]	; (8003cc4 <flowmodbus+0x2a4>)
 8003a78:	2201      	movs	r2, #1
 8003a7a:	841a      	strh	r2, [r3, #32]
			Mobus = Jogging_Pick;
 8003a7c:	4b90      	ldr	r3, [pc, #576]	; (8003cc0 <flowmodbus+0x2a0>)
 8003a7e:	2202      	movs	r2, #2
 8003a80:	701a      	strb	r2, [r3, #0]
		break;
 8003a82:	e32c      	b.n	80040de <flowmodbus+0x6be>
		else if(registerFrame[1].U16 == 0b10000){ // Run point Mode
 8003a84:	4b8f      	ldr	r3, [pc, #572]	; (8003cc4 <flowmodbus+0x2a4>)
 8003a86:	885b      	ldrh	r3, [r3, #2]
 8003a88:	2b10      	cmp	r3, #16
 8003a8a:	d109      	bne.n	8003aa0 <flowmodbus+0x80>
			registerFrame[1].U16 = 0; // base system run point mode reset
 8003a8c:	4b8d      	ldr	r3, [pc, #564]	; (8003cc4 <flowmodbus+0x2a4>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	805a      	strh	r2, [r3, #2]
			registerFrame[16].U16 = 16; // y-axis moving status go point x
 8003a92:	4b8c      	ldr	r3, [pc, #560]	; (8003cc4 <flowmodbus+0x2a4>)
 8003a94:	2210      	movs	r2, #16
 8003a96:	841a      	strh	r2, [r3, #32]
			Mobus = Run_PointMode;
 8003a98:	4b89      	ldr	r3, [pc, #548]	; (8003cc0 <flowmodbus+0x2a0>)
 8003a9a:	2204      	movs	r2, #4
 8003a9c:	701a      	strb	r2, [r3, #0]
		break;
 8003a9e:	e31e      	b.n	80040de <flowmodbus+0x6be>
		else if(registerFrame[1].U16 == 0b00100){ // Set Home
 8003aa0:	4b88      	ldr	r3, [pc, #544]	; (8003cc4 <flowmodbus+0x2a4>)
 8003aa2:	885b      	ldrh	r3, [r3, #2]
 8003aa4:	2b04      	cmp	r3, #4
 8003aa6:	d106      	bne.n	8003ab6 <flowmodbus+0x96>
			registerFrame[1].U16 = 0;
 8003aa8:	4b86      	ldr	r3, [pc, #536]	; (8003cc4 <flowmodbus+0x2a4>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	805a      	strh	r2, [r3, #2]
			Mobus = Home;
 8003aae:	4b84      	ldr	r3, [pc, #528]	; (8003cc0 <flowmodbus+0x2a0>)
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	701a      	strb	r2, [r3, #0]
		break;
 8003ab4:	e313      	b.n	80040de <flowmodbus+0x6be>
		else if(registerFrame[1].U16 == 0b01000){
 8003ab6:	4b83      	ldr	r3, [pc, #524]	; (8003cc4 <flowmodbus+0x2a4>)
 8003ab8:	885b      	ldrh	r3, [r3, #2]
 8003aba:	2b08      	cmp	r3, #8
 8003abc:	f040 830f 	bne.w	80040de <flowmodbus+0x6be>
			registerFrame[1].U16 = 0;
 8003ac0:	4b80      	ldr	r3, [pc, #512]	; (8003cc4 <flowmodbus+0x2a4>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	805a      	strh	r2, [r3, #2]
			choice = 2;
 8003ac6:	4b80      	ldr	r3, [pc, #512]	; (8003cc8 <flowmodbus+0x2a8>)
 8003ac8:	2202      	movs	r2, #2
 8003aca:	601a      	str	r2, [r3, #0]
			Mobus = Run_TrayMode;
 8003acc:	4b7c      	ldr	r3, [pc, #496]	; (8003cc0 <flowmodbus+0x2a0>)
 8003ace:	2205      	movs	r2, #5
 8003ad0:	701a      	strb	r2, [r3, #0]
		break;
 8003ad2:	e304      	b.n	80040de <flowmodbus+0x6be>
	case Jogging_Place:
		//y-axis jogging
				if (Joystick_position[1] >= 3150) {
 8003ad4:	4b7d      	ldr	r3, [pc, #500]	; (8003ccc <flowmodbus+0x2ac>)
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f640 424d 	movw	r2, #3149	; 0xc4d
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d90a      	bls.n	8003af6 <flowmodbus+0xd6>
				  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 8003ae0:	4b7b      	ldr	r3, [pc, #492]	; (8003cd0 <flowmodbus+0x2b0>)
 8003ae2:	781a      	ldrb	r2, [r3, #0]
 8003ae4:	4b7b      	ldr	r3, [pc, #492]	; (8003cd4 <flowmodbus+0x2b4>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	635a      	str	r2, [r3, #52]	; 0x34
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8003aea:	2200      	movs	r2, #0
 8003aec:	2180      	movs	r1, #128	; 0x80
 8003aee:	487a      	ldr	r0, [pc, #488]	; (8003cd8 <flowmodbus+0x2b8>)
 8003af0:	f002 fc32 	bl	8006358 <HAL_GPIO_WritePin>
 8003af4:	e012      	b.n	8003b1c <flowmodbus+0xfc>
			  }
			  else if (Joystick_position[1] <= 100) {
 8003af6:	4b75      	ldr	r3, [pc, #468]	; (8003ccc <flowmodbus+0x2ac>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	2b64      	cmp	r3, #100	; 0x64
 8003afc:	d80a      	bhi.n	8003b14 <flowmodbus+0xf4>
				  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 8003afe:	4b74      	ldr	r3, [pc, #464]	; (8003cd0 <flowmodbus+0x2b0>)
 8003b00:	781a      	ldrb	r2, [r3, #0]
 8003b02:	4b74      	ldr	r3, [pc, #464]	; (8003cd4 <flowmodbus+0x2b4>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	635a      	str	r2, [r3, #52]	; 0x34
				  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8003b08:	2201      	movs	r2, #1
 8003b0a:	2180      	movs	r1, #128	; 0x80
 8003b0c:	4872      	ldr	r0, [pc, #456]	; (8003cd8 <flowmodbus+0x2b8>)
 8003b0e:	f002 fc23 	bl	8006358 <HAL_GPIO_WritePin>
 8003b12:	e003      	b.n	8003b1c <flowmodbus+0xfc>
			  }
			  else{
				  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8003b14:	4b6f      	ldr	r3, [pc, #444]	; (8003cd4 <flowmodbus+0x2b4>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	635a      	str	r2, [r3, #52]	; 0x34
			  }
				//x-axis jogging
			  if (Joystick_position[0] >= 3150)
 8003b1c:	4b6b      	ldr	r3, [pc, #428]	; (8003ccc <flowmodbus+0x2ac>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f640 424d 	movw	r2, #3149	; 0xc4d
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d904      	bls.n	8003b32 <flowmodbus+0x112>
			  {
				  registerFrame[64].U16 = 8;
 8003b28:	4b66      	ldr	r3, [pc, #408]	; (8003cc4 <flowmodbus+0x2a4>)
 8003b2a:	2208      	movs	r2, #8
 8003b2c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8003b30:	e00c      	b.n	8003b4c <flowmodbus+0x12c>
			  }
			  else if (Joystick_position[0] <= 100){
 8003b32:	4b66      	ldr	r3, [pc, #408]	; (8003ccc <flowmodbus+0x2ac>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2b64      	cmp	r3, #100	; 0x64
 8003b38:	d804      	bhi.n	8003b44 <flowmodbus+0x124>
				  registerFrame[64].U16 = 4;
 8003b3a:	4b62      	ldr	r3, [pc, #392]	; (8003cc4 <flowmodbus+0x2a4>)
 8003b3c:	2204      	movs	r2, #4
 8003b3e:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8003b42:	e003      	b.n	8003b4c <flowmodbus+0x12c>
			  }
			  else{
				  registerFrame[64].U16 = 0;
 8003b44:	4b5f      	ldr	r3, [pc, #380]	; (8003cc4 <flowmodbus+0x2a4>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			  }

			  // Set position
			  	  buttonState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 8003b4c:	2120      	movs	r1, #32
 8003b4e:	4863      	ldr	r0, [pc, #396]	; (8003cdc <flowmodbus+0x2bc>)
 8003b50:	f002 fbea 	bl	8006328 <HAL_GPIO_ReadPin>
 8003b54:	4603      	mov	r3, r0
 8003b56:	461a      	mov	r2, r3
 8003b58:	4b61      	ldr	r3, [pc, #388]	; (8003ce0 <flowmodbus+0x2c0>)
 8003b5a:	701a      	strb	r2, [r3, #0]
			        if (buttonState != lastButtonState) {
 8003b5c:	4b60      	ldr	r3, [pc, #384]	; (8003ce0 <flowmodbus+0x2c0>)
 8003b5e:	781a      	ldrb	r2, [r3, #0]
 8003b60:	4b60      	ldr	r3, [pc, #384]	; (8003ce4 <flowmodbus+0x2c4>)
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	f000 80a1 	beq.w	8003cac <flowmodbus+0x28c>
			            // Button press is valid, perform desired action
						  if(CheckTray == 0){
 8003b6a:	4b5f      	ldr	r3, [pc, #380]	; (8003ce8 <flowmodbus+0x2c8>)
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d12a      	bne.n	8003bc8 <flowmodbus+0x1a8>
							  bottom_left_jog2[0] = (int)registerFrame[68].U16/10*-1; // Calculate Point x-axis
 8003b72:	4b54      	ldr	r3, [pc, #336]	; (8003cc4 <flowmodbus+0x2a4>)
 8003b74:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003b78:	4a5c      	ldr	r2, [pc, #368]	; (8003cec <flowmodbus+0x2cc>)
 8003b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7e:	08db      	lsrs	r3, r3, #3
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	425b      	negs	r3, r3
 8003b84:	ee07 3a90 	vmov	s15, r3
 8003b88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b8c:	4b58      	ldr	r3, [pc, #352]	; (8003cf0 <flowmodbus+0x2d0>)
 8003b8e:	edc3 7a00 	vstr	s15, [r3]
							  bottom_left_jog2[1] = (int)(ReadDegree-350); // Calulate Point y-axis
 8003b92:	4b58      	ldr	r3, [pc, #352]	; (8003cf4 <flowmodbus+0x2d4>)
 8003b94:	edd3 7a00 	vldr	s15, [r3]
 8003b98:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8003cf8 <flowmodbus+0x2d8>
 8003b9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ba0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ba4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ba8:	4b51      	ldr	r3, [pc, #324]	; (8003cf0 <flowmodbus+0x2d0>)
 8003baa:	edc3 7a01 	vstr	s15, [r3, #4]
							  registerFrame[35].U16 = registerFrame[68].U16; // Place Tray Origin x
 8003bae:	4b45      	ldr	r3, [pc, #276]	; (8003cc4 <flowmodbus+0x2a4>)
 8003bb0:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8003bb4:	4b43      	ldr	r3, [pc, #268]	; (8003cc4 <flowmodbus+0x2a4>)
 8003bb6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
							  CheckTray++;
 8003bba:	4b4b      	ldr	r3, [pc, #300]	; (8003ce8 <flowmodbus+0x2c8>)
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	b2da      	uxtb	r2, r3
 8003bc2:	4b49      	ldr	r3, [pc, #292]	; (8003ce8 <flowmodbus+0x2c8>)
 8003bc4:	701a      	strb	r2, [r3, #0]
 8003bc6:	e071      	b.n	8003cac <flowmodbus+0x28c>
						  }
						  else if(CheckTray == 1){
 8003bc8:	4b47      	ldr	r3, [pc, #284]	; (8003ce8 <flowmodbus+0x2c8>)
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d138      	bne.n	8003c42 <flowmodbus+0x222>
							  bottom_right_jog2[0] = (int)registerFrame[68].U16/10*-1;
 8003bd0:	4b3c      	ldr	r3, [pc, #240]	; (8003cc4 <flowmodbus+0x2a4>)
 8003bd2:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003bd6:	4a45      	ldr	r2, [pc, #276]	; (8003cec <flowmodbus+0x2cc>)
 8003bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bdc:	08db      	lsrs	r3, r3, #3
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	425b      	negs	r3, r3
 8003be2:	ee07 3a90 	vmov	s15, r3
 8003be6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bea:	4b44      	ldr	r3, [pc, #272]	; (8003cfc <flowmodbus+0x2dc>)
 8003bec:	edc3 7a00 	vstr	s15, [r3]
							  bottom_right_jog2[1] = (int)(ReadDegree-350); // Calculate Point y-axis
 8003bf0:	4b40      	ldr	r3, [pc, #256]	; (8003cf4 <flowmodbus+0x2d4>)
 8003bf2:	edd3 7a00 	vldr	s15, [r3]
 8003bf6:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8003cf8 <flowmodbus+0x2d8>
 8003bfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003bfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c06:	4b3d      	ldr	r3, [pc, #244]	; (8003cfc <flowmodbus+0x2dc>)
 8003c08:	edc3 7a01 	vstr	s15, [r3, #4]
							  registerFrame[36].U16 = (int)(ReadDegree-350)*10; // Place Tray Origin y
 8003c0c:	4b39      	ldr	r3, [pc, #228]	; (8003cf4 <flowmodbus+0x2d4>)
 8003c0e:	edd3 7a00 	vldr	s15, [r3]
 8003c12:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8003cf8 <flowmodbus+0x2d8>
 8003c16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003c1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c1e:	ee17 3a90 	vmov	r3, s15
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	461a      	mov	r2, r3
 8003c26:	0092      	lsls	r2, r2, #2
 8003c28:	4413      	add	r3, r2
 8003c2a:	005b      	lsls	r3, r3, #1
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	4b25      	ldr	r3, [pc, #148]	; (8003cc4 <flowmodbus+0x2a4>)
 8003c30:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
							  CheckTray++;
 8003c34:	4b2c      	ldr	r3, [pc, #176]	; (8003ce8 <flowmodbus+0x2c8>)
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	3301      	adds	r3, #1
 8003c3a:	b2da      	uxtb	r2, r3
 8003c3c:	4b2a      	ldr	r3, [pc, #168]	; (8003ce8 <flowmodbus+0x2c8>)
 8003c3e:	701a      	strb	r2, [r3, #0]
 8003c40:	e034      	b.n	8003cac <flowmodbus+0x28c>
						  }
						  else if(CheckTray == 2){
 8003c42:	4b29      	ldr	r3, [pc, #164]	; (8003ce8 <flowmodbus+0x2c8>)
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d130      	bne.n	8003cac <flowmodbus+0x28c>
							  transformRectangleAndPointsPlace();
 8003c4a:	f7ff fc51 	bl	80034f0 <transformRectangleAndPointsPlace>
							  registerFrame[37].U16 = abs(theta2)*57.2958*100;
 8003c4e:	4b2c      	ldr	r3, [pc, #176]	; (8003d00 <flowmodbus+0x2e0>)
 8003c50:	edd3 7a00 	vldr	s15, [r3]
 8003c54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c58:	ee17 3a90 	vmov	r3, s15
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	bfb8      	it	lt
 8003c60:	425b      	neglt	r3, r3
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7fc fc0a 	bl	800047c <__aeabi_i2d>
 8003c68:	a313      	add	r3, pc, #76	; (adr r3, 8003cb8 <flowmodbus+0x298>)
 8003c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c6e:	f7fc fc6f 	bl	8000550 <__aeabi_dmul>
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	4610      	mov	r0, r2
 8003c78:	4619      	mov	r1, r3
 8003c7a:	f04f 0200 	mov.w	r2, #0
 8003c7e:	4b21      	ldr	r3, [pc, #132]	; (8003d04 <flowmodbus+0x2e4>)
 8003c80:	f7fc fc66 	bl	8000550 <__aeabi_dmul>
 8003c84:	4602      	mov	r2, r0
 8003c86:	460b      	mov	r3, r1
 8003c88:	4610      	mov	r0, r2
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	f7fc ff38 	bl	8000b00 <__aeabi_d2uiz>
 8003c90:	4603      	mov	r3, r0
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	4b0b      	ldr	r3, [pc, #44]	; (8003cc4 <flowmodbus+0x2a4>)
 8003c96:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
							  registerFrame[16].U16 = 0; //0x10 y-status jogging fisnish reset to 0
 8003c9a:	4b0a      	ldr	r3, [pc, #40]	; (8003cc4 <flowmodbus+0x2a4>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	841a      	strh	r2, [r3, #32]
							  CheckTray = 0;
 8003ca0:	4b11      	ldr	r3, [pc, #68]	; (8003ce8 <flowmodbus+0x2c8>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	701a      	strb	r2, [r3, #0]
							  Mobus = Initial;
 8003ca6:	4b06      	ldr	r3, [pc, #24]	; (8003cc0 <flowmodbus+0x2a0>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	701a      	strb	r2, [r3, #0]
						  }
			        }

			    // Update the previous state
			    lastButtonState = buttonState;
 8003cac:	4b0c      	ldr	r3, [pc, #48]	; (8003ce0 <flowmodbus+0x2c0>)
 8003cae:	781a      	ldrb	r2, [r3, #0]
 8003cb0:	4b0c      	ldr	r3, [pc, #48]	; (8003ce4 <flowmodbus+0x2c4>)
 8003cb2:	701a      	strb	r2, [r3, #0]
		break;
 8003cb4:	e214      	b.n	80040e0 <flowmodbus+0x6c0>
 8003cb6:	bf00      	nop
 8003cb8:	c63f1412 	.word	0xc63f1412
 8003cbc:	404ca5dc 	.word	0x404ca5dc
 8003cc0:	20000c44 	.word	0x20000c44
 8003cc4:	20001120 	.word	0x20001120
 8003cc8:	2000090c 	.word	0x2000090c
 8003ccc:	200011c8 	.word	0x200011c8
 8003cd0:	2000030c 	.word	0x2000030c
 8003cd4:	2000061c 	.word	0x2000061c
 8003cd8:	40020000 	.word	0x40020000
 8003cdc:	40020800 	.word	0x40020800
 8003ce0:	20000913 	.word	0x20000913
 8003ce4:	20000912 	.word	0x20000912
 8003ce8:	200011d0 	.word	0x200011d0
 8003cec:	cccccccd 	.word	0xcccccccd
 8003cf0:	200002f8 	.word	0x200002f8
 8003cf4:	20001250 	.word	0x20001250
 8003cf8:	43af0000 	.word	0x43af0000
 8003cfc:	20000300 	.word	0x20000300
 8003d00:	20000c3c 	.word	0x20000c3c
 8003d04:	40590000 	.word	0x40590000
	case Jogging_Pick:
		//y-axis jogging
					if (Joystick_position[1] >= 3150) {
 8003d08:	4b91      	ldr	r3, [pc, #580]	; (8003f50 <flowmodbus+0x530>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f640 424d 	movw	r2, #3149	; 0xc4d
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d90a      	bls.n	8003d2a <flowmodbus+0x30a>
						  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 8003d14:	4b8f      	ldr	r3, [pc, #572]	; (8003f54 <flowmodbus+0x534>)
 8003d16:	781a      	ldrb	r2, [r3, #0]
 8003d18:	4b8f      	ldr	r3, [pc, #572]	; (8003f58 <flowmodbus+0x538>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	635a      	str	r2, [r3, #52]	; 0x34
						  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8003d1e:	2200      	movs	r2, #0
 8003d20:	2180      	movs	r1, #128	; 0x80
 8003d22:	488e      	ldr	r0, [pc, #568]	; (8003f5c <flowmodbus+0x53c>)
 8003d24:	f002 fb18 	bl	8006358 <HAL_GPIO_WritePin>
 8003d28:	e012      	b.n	8003d50 <flowmodbus+0x330>
					  }
					  else if (Joystick_position[1] <= 100) {
 8003d2a:	4b89      	ldr	r3, [pc, #548]	; (8003f50 <flowmodbus+0x530>)
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	2b64      	cmp	r3, #100	; 0x64
 8003d30:	d80a      	bhi.n	8003d48 <flowmodbus+0x328>
						  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, JoystickSpeed);
 8003d32:	4b88      	ldr	r3, [pc, #544]	; (8003f54 <flowmodbus+0x534>)
 8003d34:	781a      	ldrb	r2, [r3, #0]
 8003d36:	4b88      	ldr	r3, [pc, #544]	; (8003f58 <flowmodbus+0x538>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	635a      	str	r2, [r3, #52]	; 0x34
						  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	2180      	movs	r1, #128	; 0x80
 8003d40:	4886      	ldr	r0, [pc, #536]	; (8003f5c <flowmodbus+0x53c>)
 8003d42:	f002 fb09 	bl	8006358 <HAL_GPIO_WritePin>
 8003d46:	e003      	b.n	8003d50 <flowmodbus+0x330>
					  }
					  else{
						  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8003d48:	4b83      	ldr	r3, [pc, #524]	; (8003f58 <flowmodbus+0x538>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	635a      	str	r2, [r3, #52]	; 0x34
					  }
						//x-axis jogging
					  if (Joystick_position[0] >= 3150)
 8003d50:	4b7f      	ldr	r3, [pc, #508]	; (8003f50 <flowmodbus+0x530>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f640 424d 	movw	r2, #3149	; 0xc4d
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d904      	bls.n	8003d66 <flowmodbus+0x346>
					  {
						  registerFrame[64].U16 = 8;
 8003d5c:	4b80      	ldr	r3, [pc, #512]	; (8003f60 <flowmodbus+0x540>)
 8003d5e:	2208      	movs	r2, #8
 8003d60:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8003d64:	e00c      	b.n	8003d80 <flowmodbus+0x360>
					  }
					  else if (Joystick_position[0] <= 100){
 8003d66:	4b7a      	ldr	r3, [pc, #488]	; (8003f50 <flowmodbus+0x530>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2b64      	cmp	r3, #100	; 0x64
 8003d6c:	d804      	bhi.n	8003d78 <flowmodbus+0x358>
						  registerFrame[64].U16 = 4;
 8003d6e:	4b7c      	ldr	r3, [pc, #496]	; (8003f60 <flowmodbus+0x540>)
 8003d70:	2204      	movs	r2, #4
 8003d72:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8003d76:	e003      	b.n	8003d80 <flowmodbus+0x360>
					  }
					  else{
						  registerFrame[64].U16 = 0;
 8003d78:	4b79      	ldr	r3, [pc, #484]	; (8003f60 <flowmodbus+0x540>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
					  }

			  // Set position
						buttonState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 8003d80:	2120      	movs	r1, #32
 8003d82:	4878      	ldr	r0, [pc, #480]	; (8003f64 <flowmodbus+0x544>)
 8003d84:	f002 fad0 	bl	8006328 <HAL_GPIO_ReadPin>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	4b76      	ldr	r3, [pc, #472]	; (8003f68 <flowmodbus+0x548>)
 8003d8e:	701a      	strb	r2, [r3, #0]
						if (buttonState != lastButtonState) {
 8003d90:	4b75      	ldr	r3, [pc, #468]	; (8003f68 <flowmodbus+0x548>)
 8003d92:	781a      	ldrb	r2, [r3, #0]
 8003d94:	4b75      	ldr	r3, [pc, #468]	; (8003f6c <flowmodbus+0x54c>)
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	f000 8095 	beq.w	8003ec8 <flowmodbus+0x4a8>
							// Button press is valid, perform desired action
							if (CheckTray == 0) {
 8003d9e:	4b74      	ldr	r3, [pc, #464]	; (8003f70 <flowmodbus+0x550>)
 8003da0:	781b      	ldrb	r3, [r3, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d124      	bne.n	8003df0 <flowmodbus+0x3d0>
								bottom_left_jog[0] = ((float)registerFrame[68].U16/(float)-10); // Calculate Point x-axis
 8003da6:	4b6e      	ldr	r3, [pc, #440]	; (8003f60 <flowmodbus+0x540>)
 8003da8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003dac:	ee07 3a90 	vmov	s15, r3
 8003db0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003db4:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 8003db8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003dbc:	4b6d      	ldr	r3, [pc, #436]	; (8003f74 <flowmodbus+0x554>)
 8003dbe:	edc3 7a00 	vstr	s15, [r3]
								bottom_left_jog[1] = ((float)ReadDegree-(float)350); // Calulate Point y-axis
 8003dc2:	4b6d      	ldr	r3, [pc, #436]	; (8003f78 <flowmodbus+0x558>)
 8003dc4:	edd3 7a00 	vldr	s15, [r3]
 8003dc8:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8003f7c <flowmodbus+0x55c>
 8003dcc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003dd0:	4b68      	ldr	r3, [pc, #416]	; (8003f74 <flowmodbus+0x554>)
 8003dd2:	edc3 7a01 	vstr	s15, [r3, #4]
								registerFrame[32].U16 = registerFrame[68].U16; // Place Tray Origin x
 8003dd6:	4b62      	ldr	r3, [pc, #392]	; (8003f60 <flowmodbus+0x540>)
 8003dd8:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8003ddc:	4b60      	ldr	r3, [pc, #384]	; (8003f60 <flowmodbus+0x540>)
 8003dde:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
								CheckTray++;
 8003de2:	4b63      	ldr	r3, [pc, #396]	; (8003f70 <flowmodbus+0x550>)
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	3301      	adds	r3, #1
 8003de8:	b2da      	uxtb	r2, r3
 8003dea:	4b61      	ldr	r3, [pc, #388]	; (8003f70 <flowmodbus+0x550>)
 8003dec:	701a      	strb	r2, [r3, #0]
 8003dee:	e06b      	b.n	8003ec8 <flowmodbus+0x4a8>
							}
							else if (CheckTray == 1) {
 8003df0:	4b5f      	ldr	r3, [pc, #380]	; (8003f70 <flowmodbus+0x550>)
 8003df2:	781b      	ldrb	r3, [r3, #0]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d132      	bne.n	8003e5e <flowmodbus+0x43e>
								bottom_right_jog[0] = (float)(registerFrame[68].U16/(float)-10);
 8003df8:	4b59      	ldr	r3, [pc, #356]	; (8003f60 <flowmodbus+0x540>)
 8003dfa:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003dfe:	ee07 3a90 	vmov	s15, r3
 8003e02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e06:	eefa 6a04 	vmov.f32	s13, #164	; 0xc1200000 -10.0
 8003e0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e0e:	4b5c      	ldr	r3, [pc, #368]	; (8003f80 <flowmodbus+0x560>)
 8003e10:	edc3 7a00 	vstr	s15, [r3]
								bottom_right_jog[1] = (float)(ReadDegree-(float)350); // Calculate Point y-axis
 8003e14:	4b58      	ldr	r3, [pc, #352]	; (8003f78 <flowmodbus+0x558>)
 8003e16:	edd3 7a00 	vldr	s15, [r3]
 8003e1a:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8003f7c <flowmodbus+0x55c>
 8003e1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003e22:	4b57      	ldr	r3, [pc, #348]	; (8003f80 <flowmodbus+0x560>)
 8003e24:	edc3 7a01 	vstr	s15, [r3, #4]
								registerFrame[33].U16 = (int)(ReadDegree - 350) * 10; // Place Tray Origin y
 8003e28:	4b53      	ldr	r3, [pc, #332]	; (8003f78 <flowmodbus+0x558>)
 8003e2a:	edd3 7a00 	vldr	s15, [r3]
 8003e2e:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8003f7c <flowmodbus+0x55c>
 8003e32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003e36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e3a:	ee17 3a90 	vmov	r3, s15
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	461a      	mov	r2, r3
 8003e42:	0092      	lsls	r2, r2, #2
 8003e44:	4413      	add	r3, r2
 8003e46:	005b      	lsls	r3, r3, #1
 8003e48:	b29a      	uxth	r2, r3
 8003e4a:	4b45      	ldr	r3, [pc, #276]	; (8003f60 <flowmodbus+0x540>)
 8003e4c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
								CheckTray++;
 8003e50:	4b47      	ldr	r3, [pc, #284]	; (8003f70 <flowmodbus+0x550>)
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	3301      	adds	r3, #1
 8003e56:	b2da      	uxtb	r2, r3
 8003e58:	4b45      	ldr	r3, [pc, #276]	; (8003f70 <flowmodbus+0x550>)
 8003e5a:	701a      	strb	r2, [r3, #0]
 8003e5c:	e034      	b.n	8003ec8 <flowmodbus+0x4a8>
							}
							else if (CheckTray == 2) {
 8003e5e:	4b44      	ldr	r3, [pc, #272]	; (8003f70 <flowmodbus+0x550>)
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d130      	bne.n	8003ec8 <flowmodbus+0x4a8>
								transformRectangleAndPointsPick();
 8003e66:	f7ff f8af 	bl	8002fc8 <transformRectangleAndPointsPick>
								registerFrame[34].U16 = abs(theta) * 57.2958 * 100;
 8003e6a:	4b46      	ldr	r3, [pc, #280]	; (8003f84 <flowmodbus+0x564>)
 8003e6c:	edd3 7a00 	vldr	s15, [r3]
 8003e70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e74:	ee17 3a90 	vmov	r3, s15
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	bfb8      	it	lt
 8003e7c:	425b      	neglt	r3, r3
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7fc fafc 	bl	800047c <__aeabi_i2d>
 8003e84:	a330      	add	r3, pc, #192	; (adr r3, 8003f48 <flowmodbus+0x528>)
 8003e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8a:	f7fc fb61 	bl	8000550 <__aeabi_dmul>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	460b      	mov	r3, r1
 8003e92:	4610      	mov	r0, r2
 8003e94:	4619      	mov	r1, r3
 8003e96:	f04f 0200 	mov.w	r2, #0
 8003e9a:	4b3b      	ldr	r3, [pc, #236]	; (8003f88 <flowmodbus+0x568>)
 8003e9c:	f7fc fb58 	bl	8000550 <__aeabi_dmul>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	f7fc fe2a 	bl	8000b00 <__aeabi_d2uiz>
 8003eac:	4603      	mov	r3, r0
 8003eae:	b29a      	uxth	r2, r3
 8003eb0:	4b2b      	ldr	r3, [pc, #172]	; (8003f60 <flowmodbus+0x540>)
 8003eb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
								registerFrame[16].U16 = 0; // 0x10 y-status jogging finish reset to 0
 8003eb6:	4b2a      	ldr	r3, [pc, #168]	; (8003f60 <flowmodbus+0x540>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	841a      	strh	r2, [r3, #32]
								CheckTray = 0;
 8003ebc:	4b2c      	ldr	r3, [pc, #176]	; (8003f70 <flowmodbus+0x550>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	701a      	strb	r2, [r3, #0]
								Mobus = Initial;
 8003ec2:	4b32      	ldr	r3, [pc, #200]	; (8003f8c <flowmodbus+0x56c>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	701a      	strb	r2, [r3, #0]
							}
						}
				// Update the previous state
				lastButtonState = buttonState;
 8003ec8:	4b27      	ldr	r3, [pc, #156]	; (8003f68 <flowmodbus+0x548>)
 8003eca:	781a      	ldrb	r2, [r3, #0]
 8003ecc:	4b27      	ldr	r3, [pc, #156]	; (8003f6c <flowmodbus+0x54c>)
 8003ece:	701a      	strb	r2, [r3, #0]
		break;
 8003ed0:	e106      	b.n	80040e0 <flowmodbus+0x6c0>
	case Home:
		// x axis
			registerFrame[64].U16 = 1; // 0x40 Moving Status x-axis - Home
 8003ed2:	4b23      	ldr	r3, [pc, #140]	; (8003f60 <flowmodbus+0x540>)
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			Mobus = Initial;
 8003eda:	4b2c      	ldr	r3, [pc, #176]	; (8003f8c <flowmodbus+0x56c>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	701a      	strb	r2, [r3, #0]
		// y axis
		break;
 8003ee0:	e0fe      	b.n	80040e0 <flowmodbus+0x6c0>
	case Run_PointMode:
		// x axis
			registerFrame[65].U16 = registerFrame[48].U16; // position Tray pick/place
 8003ee2:	4b1f      	ldr	r3, [pc, #124]	; (8003f60 <flowmodbus+0x540>)
 8003ee4:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8003ee8:	4b1d      	ldr	r3, [pc, #116]	; (8003f60 <flowmodbus+0x540>)
 8003eea:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
			registerFrame[66].U16 = 3000; // speed x-axis 300mm
 8003eee:	4b1c      	ldr	r3, [pc, #112]	; (8003f60 <flowmodbus+0x540>)
 8003ef0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003ef4:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
			registerFrame[67].U16 = 1; // Acc time 1mms
 8003ef8:	4b19      	ldr	r3, [pc, #100]	; (8003f60 <flowmodbus+0x540>)
 8003efa:	2201      	movs	r2, #1
 8003efc:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
			registerFrame[64].U16 = 2; //0x40 Moving Status x-axis - run mode
 8003f00:	4b17      	ldr	r3, [pc, #92]	; (8003f60 <flowmodbus+0x540>)
 8003f02:	2202      	movs	r2, #2
 8003f04:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		// y axis
			if(registerFrame[49].U16 > 60000)SetDegree = ((350-(UINT16_MAX - registerFrame[49].U16)/10));
 8003f08:	4b15      	ldr	r3, [pc, #84]	; (8003f60 <flowmodbus+0x540>)
 8003f0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003f0e:	f64e 2260 	movw	r2, #60000	; 0xea60
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d940      	bls.n	8003f98 <flowmodbus+0x578>
 8003f16:	4b12      	ldr	r3, [pc, #72]	; (8003f60 <flowmodbus+0x540>)
 8003f18:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003f1c:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003f20:	33ff      	adds	r3, #255	; 0xff
 8003f22:	4a1b      	ldr	r2, [pc, #108]	; (8003f90 <flowmodbus+0x570>)
 8003f24:	fb82 1203 	smull	r1, r2, r2, r3
 8003f28:	1092      	asrs	r2, r2, #2
 8003f2a:	17db      	asrs	r3, r3, #31
 8003f2c:	1a9b      	subs	r3, r3, r2
 8003f2e:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 8003f32:	ee07 3a90 	vmov	s15, r3
 8003f36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f3a:	4b16      	ldr	r3, [pc, #88]	; (8003f94 <flowmodbus+0x574>)
 8003f3c:	edc3 7a00 	vstr	s15, [r3]
 8003f40:	e042      	b.n	8003fc8 <flowmodbus+0x5a8>
 8003f42:	bf00      	nop
 8003f44:	f3af 8000 	nop.w
 8003f48:	c63f1412 	.word	0xc63f1412
 8003f4c:	404ca5dc 	.word	0x404ca5dc
 8003f50:	200011c8 	.word	0x200011c8
 8003f54:	2000030c 	.word	0x2000030c
 8003f58:	2000061c 	.word	0x2000061c
 8003f5c:	40020000 	.word	0x40020000
 8003f60:	20001120 	.word	0x20001120
 8003f64:	40020800 	.word	0x40020800
 8003f68:	20000913 	.word	0x20000913
 8003f6c:	20000912 	.word	0x20000912
 8003f70:	200011d0 	.word	0x200011d0
 8003f74:	20000274 	.word	0x20000274
 8003f78:	20001250 	.word	0x20001250
 8003f7c:	43af0000 	.word	0x43af0000
 8003f80:	2000027c 	.word	0x2000027c
 8003f84:	20000aa4 	.word	0x20000aa4
 8003f88:	40590000 	.word	0x40590000
 8003f8c:	20000c44 	.word	0x20000c44
 8003f90:	66666667 	.word	0x66666667
 8003f94:	20001254 	.word	0x20001254
			else if (registerFrame[49].U16 <= 3500){
 8003f98:	4b52      	ldr	r3, [pc, #328]	; (80040e4 <flowmodbus+0x6c4>)
 8003f9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003f9e:	f640 52ac 	movw	r2, #3500	; 0xdac
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d810      	bhi.n	8003fc8 <flowmodbus+0x5a8>
			SetDegree = (registerFrame[49].U16 / 10)+350;
 8003fa6:	4b4f      	ldr	r3, [pc, #316]	; (80040e4 <flowmodbus+0x6c4>)
 8003fa8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003fac:	4a4e      	ldr	r2, [pc, #312]	; (80040e8 <flowmodbus+0x6c8>)
 8003fae:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb2:	08db      	lsrs	r3, r3, #3
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 8003fba:	ee07 3a90 	vmov	s15, r3
 8003fbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fc2:	4b4a      	ldr	r3, [pc, #296]	; (80040ec <flowmodbus+0x6cc>)
 8003fc4:	edc3 7a00 	vstr	s15, [r3]
			}
			SetVelocity = 400;
 8003fc8:	4b49      	ldr	r3, [pc, #292]	; (80040f0 <flowmodbus+0x6d0>)
 8003fca:	4a4a      	ldr	r2, [pc, #296]	; (80040f4 <flowmodbus+0x6d4>)
 8003fcc:	601a      	str	r2, [r3, #0]
			if (error > 0) { // setpoint > read_encoder
 8003fce:	4b4a      	ldr	r3, [pc, #296]	; (80040f8 <flowmodbus+0x6d8>)
 8003fd0:	edd3 7a00 	vldr	s15, [r3]
 8003fd4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fdc:	dd35      	ble.n	800404a <flowmodbus+0x62a>
			  SetVelocity = abs(SetVelocity);
 8003fde:	4b44      	ldr	r3, [pc, #272]	; (80040f0 <flowmodbus+0x6d0>)
 8003fe0:	edd3 7a00 	vldr	s15, [r3]
 8003fe4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fe8:	ee17 3a90 	vmov	r3, s15
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	bfb8      	it	lt
 8003ff0:	425b      	neglt	r3, r3
 8003ff2:	ee07 3a90 	vmov	s15, r3
 8003ff6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ffa:	4b3d      	ldr	r3, [pc, #244]	; (80040f0 <flowmodbus+0x6d0>)
 8003ffc:	edc3 7a00 	vstr	s15, [r3]
			 if (error < 1) {
 8004000:	4b3d      	ldr	r3, [pc, #244]	; (80040f8 <flowmodbus+0x6d8>)
 8004002:	edd3 7a00 	vldr	s15, [r3]
 8004006:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800400a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800400e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004012:	d50b      	bpl.n	800402c <flowmodbus+0x60c>
				  DegreeFeedback = 0; // Limit Position
 8004014:	4b39      	ldr	r3, [pc, #228]	; (80040fc <flowmodbus+0x6dc>)
 8004016:	f04f 0200 	mov.w	r2, #0
 800401a:	601a      	str	r2, [r3, #0]
				  s = 0;
 800401c:	4b38      	ldr	r3, [pc, #224]	; (8004100 <flowmodbus+0x6e0>)
 800401e:	f04f 0200 	mov.w	r2, #0
 8004022:	601a      	str	r2, [r3, #0]
				  s2 = 0;
 8004024:	4b37      	ldr	r3, [pc, #220]	; (8004104 <flowmodbus+0x6e4>)
 8004026:	f04f 0200 	mov.w	r2, #0
 800402a:	601a      	str	r2, [r3, #0]
			  }
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback);
 800402c:	4b33      	ldr	r3, [pc, #204]	; (80040fc <flowmodbus+0x6dc>)
 800402e:	edd3 7a00 	vldr	s15, [r3]
 8004032:	4b35      	ldr	r3, [pc, #212]	; (8004108 <flowmodbus+0x6e8>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800403a:	ee17 2a90 	vmov	r2, s15
 800403e:	635a      	str	r2, [r3, #52]	; 0x34
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8004040:	2200      	movs	r2, #0
 8004042:	2180      	movs	r1, #128	; 0x80
 8004044:	4831      	ldr	r0, [pc, #196]	; (800410c <flowmodbus+0x6ec>)
 8004046:	f002 f987 	bl	8006358 <HAL_GPIO_WritePin>
		  }
			if (error < 0 ) { // setpoint < read_encoder
 800404a:	4b2b      	ldr	r3, [pc, #172]	; (80040f8 <flowmodbus+0x6d8>)
 800404c:	edd3 7a00 	vldr	s15, [r3]
 8004050:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004058:	d536      	bpl.n	80040c8 <flowmodbus+0x6a8>
			  if(SetVelocity > 0)SetVelocity = -SetVelocity;
 800405a:	4b25      	ldr	r3, [pc, #148]	; (80040f0 <flowmodbus+0x6d0>)
 800405c:	edd3 7a00 	vldr	s15, [r3]
 8004060:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004068:	dd07      	ble.n	800407a <flowmodbus+0x65a>
 800406a:	4b21      	ldr	r3, [pc, #132]	; (80040f0 <flowmodbus+0x6d0>)
 800406c:	edd3 7a00 	vldr	s15, [r3]
 8004070:	eef1 7a67 	vneg.f32	s15, s15
 8004074:	4b1e      	ldr	r3, [pc, #120]	; (80040f0 <flowmodbus+0x6d0>)
 8004076:	edc3 7a00 	vstr	s15, [r3]
			  if (error * -1 < 1) {
 800407a:	4b1f      	ldr	r3, [pc, #124]	; (80040f8 <flowmodbus+0x6d8>)
 800407c:	edd3 7a00 	vldr	s15, [r3]
 8004080:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004084:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800408c:	dd0b      	ble.n	80040a6 <flowmodbus+0x686>
				  DegreeFeedback = 0; // Limit Position
 800408e:	4b1b      	ldr	r3, [pc, #108]	; (80040fc <flowmodbus+0x6dc>)
 8004090:	f04f 0200 	mov.w	r2, #0
 8004094:	601a      	str	r2, [r3, #0]
				  s = 0;
 8004096:	4b1a      	ldr	r3, [pc, #104]	; (8004100 <flowmodbus+0x6e0>)
 8004098:	f04f 0200 	mov.w	r2, #0
 800409c:	601a      	str	r2, [r3, #0]
				  s2 = 0;
 800409e:	4b19      	ldr	r3, [pc, #100]	; (8004104 <flowmodbus+0x6e4>)
 80040a0:	f04f 0200 	mov.w	r2, #0
 80040a4:	601a      	str	r2, [r3, #0]
			  }
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback * -1);
 80040a6:	4b15      	ldr	r3, [pc, #84]	; (80040fc <flowmodbus+0x6dc>)
 80040a8:	edd3 7a00 	vldr	s15, [r3]
 80040ac:	eef1 7a67 	vneg.f32	s15, s15
 80040b0:	4b15      	ldr	r3, [pc, #84]	; (8004108 <flowmodbus+0x6e8>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040b8:	ee17 2a90 	vmov	r2, s15
 80040bc:	635a      	str	r2, [r3, #52]	; 0x34
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 80040be:	2201      	movs	r2, #1
 80040c0:	2180      	movs	r1, #128	; 0x80
 80040c2:	4812      	ldr	r0, [pc, #72]	; (800410c <flowmodbus+0x6ec>)
 80040c4:	f002 f948 	bl	8006358 <HAL_GPIO_WritePin>
		  }
			registerFrame[16].U16 = 0;
 80040c8:	4b06      	ldr	r3, [pc, #24]	; (80040e4 <flowmodbus+0x6c4>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	841a      	strh	r2, [r3, #32]
			Mobus = Initial;
 80040ce:	4b10      	ldr	r3, [pc, #64]	; (8004110 <flowmodbus+0x6f0>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	701a      	strb	r2, [r3, #0]
		break;
 80040d4:	e004      	b.n	80040e0 <flowmodbus+0x6c0>
	case Run_TrayMode:
		registerFrame[1].U16 = 4 ;// Basesystem reset position
 80040d6:	4b03      	ldr	r3, [pc, #12]	; (80040e4 <flowmodbus+0x6c4>)
 80040d8:	2204      	movs	r2, #4
 80040da:	805a      	strh	r2, [r3, #2]

		break;
 80040dc:	e000      	b.n	80040e0 <flowmodbus+0x6c0>
		break;
 80040de:	bf00      	nop
		}
	}
 80040e0:	bf00      	nop
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	20001120 	.word	0x20001120
 80040e8:	cccccccd 	.word	0xcccccccd
 80040ec:	20001254 	.word	0x20001254
 80040f0:	2000124c 	.word	0x2000124c
 80040f4:	43c80000 	.word	0x43c80000
 80040f8:	2000125c 	.word	0x2000125c
 80040fc:	20001258 	.word	0x20001258
 8004100:	20001228 	.word	0x20001228
 8004104:	20001234 	.word	0x20001234
 8004108:	2000061c 	.word	0x2000061c
 800410c:	40020000 	.word	0x40020000
 8004110:	20000c44 	.word	0x20000c44

08004114 <control_interrupt>:
float control_interrupt(){
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0
    //loop 1
	error = SetDegree - ReadDegree;
 8004118:	4b68      	ldr	r3, [pc, #416]	; (80042bc <control_interrupt+0x1a8>)
 800411a:	ed93 7a00 	vldr	s14, [r3]
 800411e:	4b68      	ldr	r3, [pc, #416]	; (80042c0 <control_interrupt+0x1ac>)
 8004120:	edd3 7a00 	vldr	s15, [r3]
 8004124:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004128:	4b66      	ldr	r3, [pc, #408]	; (80042c4 <control_interrupt+0x1b0>)
 800412a:	edc3 7a00 	vstr	s15, [r3]
	if(abs(error) <= 0.5)s = 0;
 800412e:	4b65      	ldr	r3, [pc, #404]	; (80042c4 <control_interrupt+0x1b0>)
 8004130:	edd3 7a00 	vldr	s15, [r3]
 8004134:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004138:	ee17 3a90 	vmov	r3, s15
 800413c:	2b00      	cmp	r3, #0
 800413e:	db0c      	blt.n	800415a <control_interrupt+0x46>
 8004140:	4b60      	ldr	r3, [pc, #384]	; (80042c4 <control_interrupt+0x1b0>)
 8004142:	edd3 7a00 	vldr	s15, [r3]
 8004146:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800414a:	ee17 3a90 	vmov	r3, s15
 800414e:	2b00      	cmp	r3, #0
 8004150:	dc03      	bgt.n	800415a <control_interrupt+0x46>
 8004152:	4b5d      	ldr	r3, [pc, #372]	; (80042c8 <control_interrupt+0x1b4>)
 8004154:	f04f 0200 	mov.w	r2, #0
 8004158:	601a      	str	r2, [r3, #0]
	s = s + error;
 800415a:	4b5b      	ldr	r3, [pc, #364]	; (80042c8 <control_interrupt+0x1b4>)
 800415c:	ed93 7a00 	vldr	s14, [r3]
 8004160:	4b58      	ldr	r3, [pc, #352]	; (80042c4 <control_interrupt+0x1b0>)
 8004162:	edd3 7a00 	vldr	s15, [r3]
 8004166:	ee77 7a27 	vadd.f32	s15, s14, s15
 800416a:	4b57      	ldr	r3, [pc, #348]	; (80042c8 <control_interrupt+0x1b4>)
 800416c:	edc3 7a00 	vstr	s15, [r3]
	u = K_P*error+K_I*s+K_D*(error-p);
 8004170:	4b56      	ldr	r3, [pc, #344]	; (80042cc <control_interrupt+0x1b8>)
 8004172:	ed93 7a00 	vldr	s14, [r3]
 8004176:	4b53      	ldr	r3, [pc, #332]	; (80042c4 <control_interrupt+0x1b0>)
 8004178:	edd3 7a00 	vldr	s15, [r3]
 800417c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004180:	4b53      	ldr	r3, [pc, #332]	; (80042d0 <control_interrupt+0x1bc>)
 8004182:	edd3 6a00 	vldr	s13, [r3]
 8004186:	4b50      	ldr	r3, [pc, #320]	; (80042c8 <control_interrupt+0x1b4>)
 8004188:	edd3 7a00 	vldr	s15, [r3]
 800418c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004190:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004194:	4b4b      	ldr	r3, [pc, #300]	; (80042c4 <control_interrupt+0x1b0>)
 8004196:	edd3 6a00 	vldr	s13, [r3]
 800419a:	4b4e      	ldr	r3, [pc, #312]	; (80042d4 <control_interrupt+0x1c0>)
 800419c:	edd3 7a00 	vldr	s15, [r3]
 80041a0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80041a4:	4b4c      	ldr	r3, [pc, #304]	; (80042d8 <control_interrupt+0x1c4>)
 80041a6:	edd3 7a00 	vldr	s15, [r3]
 80041aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80041ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041b2:	4b4a      	ldr	r3, [pc, #296]	; (80042dc <control_interrupt+0x1c8>)
 80041b4:	edc3 7a00 	vstr	s15, [r3]
	p = error;
 80041b8:	4b42      	ldr	r3, [pc, #264]	; (80042c4 <control_interrupt+0x1b0>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a45      	ldr	r2, [pc, #276]	; (80042d4 <control_interrupt+0x1c0>)
 80041be:	6013      	str	r3, [r2, #0]
	// loop 2
	error2 = (u + SetVelocity) - speed;
 80041c0:	4b46      	ldr	r3, [pc, #280]	; (80042dc <control_interrupt+0x1c8>)
 80041c2:	ed93 7a00 	vldr	s14, [r3]
 80041c6:	4b46      	ldr	r3, [pc, #280]	; (80042e0 <control_interrupt+0x1cc>)
 80041c8:	edd3 7a00 	vldr	s15, [r3]
 80041cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80041d0:	4b44      	ldr	r3, [pc, #272]	; (80042e4 <control_interrupt+0x1d0>)
 80041d2:	edd3 7a00 	vldr	s15, [r3]
 80041d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041da:	4b43      	ldr	r3, [pc, #268]	; (80042e8 <control_interrupt+0x1d4>)
 80041dc:	edc3 7a00 	vstr	s15, [r3]
	if(abs(error2) <= 0.5)s2 = 0;
 80041e0:	4b41      	ldr	r3, [pc, #260]	; (80042e8 <control_interrupt+0x1d4>)
 80041e2:	edd3 7a00 	vldr	s15, [r3]
 80041e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80041ea:	ee17 3a90 	vmov	r3, s15
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	db0c      	blt.n	800420c <control_interrupt+0xf8>
 80041f2:	4b3d      	ldr	r3, [pc, #244]	; (80042e8 <control_interrupt+0x1d4>)
 80041f4:	edd3 7a00 	vldr	s15, [r3]
 80041f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80041fc:	ee17 3a90 	vmov	r3, s15
 8004200:	2b00      	cmp	r3, #0
 8004202:	dc03      	bgt.n	800420c <control_interrupt+0xf8>
 8004204:	4b39      	ldr	r3, [pc, #228]	; (80042ec <control_interrupt+0x1d8>)
 8004206:	f04f 0200 	mov.w	r2, #0
 800420a:	601a      	str	r2, [r3, #0]
	s2 = s2 + error2;
 800420c:	4b37      	ldr	r3, [pc, #220]	; (80042ec <control_interrupt+0x1d8>)
 800420e:	ed93 7a00 	vldr	s14, [r3]
 8004212:	4b35      	ldr	r3, [pc, #212]	; (80042e8 <control_interrupt+0x1d4>)
 8004214:	edd3 7a00 	vldr	s15, [r3]
 8004218:	ee77 7a27 	vadd.f32	s15, s14, s15
 800421c:	4b33      	ldr	r3, [pc, #204]	; (80042ec <control_interrupt+0x1d8>)
 800421e:	edc3 7a00 	vstr	s15, [r3]
	u2 = K_Pvelo*error2+K_Ivelo*s2+K_Dvelo*(error2-p2);
 8004222:	4b33      	ldr	r3, [pc, #204]	; (80042f0 <control_interrupt+0x1dc>)
 8004224:	ed93 7a00 	vldr	s14, [r3]
 8004228:	4b2f      	ldr	r3, [pc, #188]	; (80042e8 <control_interrupt+0x1d4>)
 800422a:	edd3 7a00 	vldr	s15, [r3]
 800422e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004232:	4b30      	ldr	r3, [pc, #192]	; (80042f4 <control_interrupt+0x1e0>)
 8004234:	edd3 6a00 	vldr	s13, [r3]
 8004238:	4b2c      	ldr	r3, [pc, #176]	; (80042ec <control_interrupt+0x1d8>)
 800423a:	edd3 7a00 	vldr	s15, [r3]
 800423e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004242:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004246:	4b28      	ldr	r3, [pc, #160]	; (80042e8 <control_interrupt+0x1d4>)
 8004248:	edd3 6a00 	vldr	s13, [r3]
 800424c:	4b2a      	ldr	r3, [pc, #168]	; (80042f8 <control_interrupt+0x1e4>)
 800424e:	edd3 7a00 	vldr	s15, [r3]
 8004252:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004256:	4b29      	ldr	r3, [pc, #164]	; (80042fc <control_interrupt+0x1e8>)
 8004258:	edd3 7a00 	vldr	s15, [r3]
 800425c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004260:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004264:	4b26      	ldr	r3, [pc, #152]	; (8004300 <control_interrupt+0x1ec>)
 8004266:	edc3 7a00 	vstr	s15, [r3]
	if(u2>100)u2=100;
 800426a:	4b25      	ldr	r3, [pc, #148]	; (8004300 <control_interrupt+0x1ec>)
 800426c:	edd3 7a00 	vldr	s15, [r3]
 8004270:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8004304 <control_interrupt+0x1f0>
 8004274:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800427c:	dd02      	ble.n	8004284 <control_interrupt+0x170>
 800427e:	4b20      	ldr	r3, [pc, #128]	; (8004300 <control_interrupt+0x1ec>)
 8004280:	4a21      	ldr	r2, [pc, #132]	; (8004308 <control_interrupt+0x1f4>)
 8004282:	601a      	str	r2, [r3, #0]
	if(u2<-100)u2=-100;
 8004284:	4b1e      	ldr	r3, [pc, #120]	; (8004300 <control_interrupt+0x1ec>)
 8004286:	edd3 7a00 	vldr	s15, [r3]
 800428a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800430c <control_interrupt+0x1f8>
 800428e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004296:	d502      	bpl.n	800429e <control_interrupt+0x18a>
 8004298:	4b19      	ldr	r3, [pc, #100]	; (8004300 <control_interrupt+0x1ec>)
 800429a:	4a1d      	ldr	r2, [pc, #116]	; (8004310 <control_interrupt+0x1fc>)
 800429c:	601a      	str	r2, [r3, #0]
	p2 = error2;
 800429e:	4b12      	ldr	r3, [pc, #72]	; (80042e8 <control_interrupt+0x1d4>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a15      	ldr	r2, [pc, #84]	; (80042f8 <control_interrupt+0x1e4>)
 80042a4:	6013      	str	r3, [r2, #0]
return u2;
 80042a6:	4b16      	ldr	r3, [pc, #88]	; (8004300 <control_interrupt+0x1ec>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	ee07 3a90 	vmov	s15, r3
}
 80042ae:	eeb0 0a67 	vmov.f32	s0, s15
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop
 80042bc:	20001254 	.word	0x20001254
 80042c0:	20001250 	.word	0x20001250
 80042c4:	2000125c 	.word	0x2000125c
 80042c8:	20001228 	.word	0x20001228
 80042cc:	2000123c 	.word	0x2000123c
 80042d0:	20000310 	.word	0x20000310
 80042d4:	20001224 	.word	0x20001224
 80042d8:	20001240 	.word	0x20001240
 80042dc:	20001220 	.word	0x20001220
 80042e0:	2000124c 	.word	0x2000124c
 80042e4:	200011b0 	.word	0x200011b0
 80042e8:	20001238 	.word	0x20001238
 80042ec:	20001234 	.word	0x20001234
 80042f0:	20001244 	.word	0x20001244
 80042f4:	20000314 	.word	0x20000314
 80042f8:	20001230 	.word	0x20001230
 80042fc:	20001248 	.word	0x20001248
 8004300:	2000122c 	.word	0x2000122c
 8004304:	42c80000 	.word	0x42c80000
 8004308:	42c80000 	.word	0x42c80000
 800430c:	c2c80000 	.word	0xc2c80000
 8004310:	c2c80000 	.word	0xc2c80000

08004314 <velocity>:
	if(u2>100)u2=100;
	if(u2<-100)u2=-100;
	p2 = error2;
return u2;
}
void velocity(){
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
	QEIData.data[0] = __HAL_TIM_GET_COUNTER(&htim2);
 800431a:	4b2c      	ldr	r3, [pc, #176]	; (80043cc <velocity+0xb8>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004320:	4a2b      	ldr	r2, [pc, #172]	; (80043d0 <velocity+0xbc>)
 8004322:	6013      	str	r3, [r2, #0]
	QEIData.timestamp[0] = micros();
 8004324:	f000 f8c2 	bl	80044ac <micros>
 8004328:	4602      	mov	r2, r0
 800432a:	460b      	mov	r3, r1
 800432c:	4b28      	ldr	r3, [pc, #160]	; (80043d0 <velocity+0xbc>)
 800432e:	609a      	str	r2, [r3, #8]

	int32_t diffposition = QEIData.data[0] - QEIData.data[1];
 8004330:	4b27      	ldr	r3, [pc, #156]	; (80043d0 <velocity+0xbc>)
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	4b26      	ldr	r3, [pc, #152]	; (80043d0 <velocity+0xbc>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	607b      	str	r3, [r7, #4]
	float difftime = QEIData.timestamp[0] - QEIData.timestamp[1];
 800433c:	4b24      	ldr	r3, [pc, #144]	; (80043d0 <velocity+0xbc>)
 800433e:	689a      	ldr	r2, [r3, #8]
 8004340:	4b23      	ldr	r3, [pc, #140]	; (80043d0 <velocity+0xbc>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	ee07 3a90 	vmov	s15, r3
 800434a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800434e:	edc7 7a00 	vstr	s15, [r7]

	if(ReadDegree > 750){
 8004352:	4b20      	ldr	r3, [pc, #128]	; (80043d4 <velocity+0xc0>)
 8004354:	edd3 7a00 	vldr	s15, [r3]
 8004358:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80043d8 <velocity+0xc4>
 800435c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004364:	dd03      	ble.n	800436e <velocity+0x5a>
		SetDegree = 0;
 8004366:	4b1d      	ldr	r3, [pc, #116]	; (80043dc <velocity+0xc8>)
 8004368:	f04f 0200 	mov.w	r2, #0
 800436c:	601a      	str	r2, [r3, #0]
	}
	if(diffposition < -(QEI_PERIOD >> 1)){
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f513 4fa0 	cmn.w	r3, #20480	; 0x5000
 8004374:	da03      	bge.n	800437e <velocity+0x6a>
		diffposition += QEI_PERIOD;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
 800437c:	607b      	str	r3, [r7, #4]
	}

	QEIData.QEIPosition = __HAL_TIM_GET_COUNTER(&htim2) % 8192;
 800437e:	4b13      	ldr	r3, [pc, #76]	; (80043cc <velocity+0xb8>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004384:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004388:	ee07 3a90 	vmov	s15, r3
 800438c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004390:	4b0f      	ldr	r3, [pc, #60]	; (80043d0 <velocity+0xbc>)
 8004392:	edc3 7a04 	vstr	s15, [r3, #16]
	QEIData.QEIVelocity = (diffposition*1000000)/difftime;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a11      	ldr	r2, [pc, #68]	; (80043e0 <velocity+0xcc>)
 800439a:	fb02 f303 	mul.w	r3, r2, r3
 800439e:	ee07 3a90 	vmov	s15, r3
 80043a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80043a6:	ed97 7a00 	vldr	s14, [r7]
 80043aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043ae:	4b08      	ldr	r3, [pc, #32]	; (80043d0 <velocity+0xbc>)
 80043b0:	edc3 7a05 	vstr	s15, [r3, #20]

	QEIData.data[1] = QEIData.data[0];
 80043b4:	4b06      	ldr	r3, [pc, #24]	; (80043d0 <velocity+0xbc>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a05      	ldr	r2, [pc, #20]	; (80043d0 <velocity+0xbc>)
 80043ba:	6053      	str	r3, [r2, #4]
	QEIData.timestamp[1] = QEIData.timestamp[0];
 80043bc:	4b04      	ldr	r3, [pc, #16]	; (80043d0 <velocity+0xbc>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	4a03      	ldr	r2, [pc, #12]	; (80043d0 <velocity+0xbc>)
 80043c2:	60d3      	str	r3, [r2, #12]

}
 80043c4:	bf00      	nop
 80043c6:	3708      	adds	r7, #8
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	200004b4 	.word	0x200004b4
 80043d0:	200011d4 	.word	0x200011d4
 80043d4:	20001250 	.word	0x20001250
 80043d8:	443b8000 	.word	0x443b8000
 80043dc:	20001254 	.word	0x20001254
 80043e0:	000f4240 	.word	0x000f4240

080043e4 <accelerate>:
void accelerate(){
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b082      	sub	sp, #8
 80043e8:	af00      	add	r7, sp, #0
	QEIAcc.data[0] = speed;
 80043ea:	4b20      	ldr	r3, [pc, #128]	; (800446c <accelerate+0x88>)
 80043ec:	edd3 7a00 	vldr	s15, [r3]
 80043f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043f4:	ee17 2a90 	vmov	r2, s15
 80043f8:	4b1d      	ldr	r3, [pc, #116]	; (8004470 <accelerate+0x8c>)
 80043fa:	601a      	str	r2, [r3, #0]
	QEIAcc.timestamp[0] = micros();
 80043fc:	f000 f856 	bl	80044ac <micros>
 8004400:	4602      	mov	r2, r0
 8004402:	460b      	mov	r3, r1
 8004404:	4b1a      	ldr	r3, [pc, #104]	; (8004470 <accelerate+0x8c>)
 8004406:	609a      	str	r2, [r3, #8]

	int32_t diffposition = QEIAcc.data[0] - QEIAcc.data[1];
 8004408:	4b19      	ldr	r3, [pc, #100]	; (8004470 <accelerate+0x8c>)
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	4b18      	ldr	r3, [pc, #96]	; (8004470 <accelerate+0x8c>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	607b      	str	r3, [r7, #4]
	float difftime = QEIAcc.timestamp[0] - QEIAcc.timestamp[1];
 8004414:	4b16      	ldr	r3, [pc, #88]	; (8004470 <accelerate+0x8c>)
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	4b15      	ldr	r3, [pc, #84]	; (8004470 <accelerate+0x8c>)
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	ee07 3a90 	vmov	s15, r3
 8004422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004426:	edc7 7a00 	vstr	s15, [r7]
	difftime = difftime/1000000;
 800442a:	ed97 7a00 	vldr	s14, [r7]
 800442e:	eddf 6a11 	vldr	s13, [pc, #68]	; 8004474 <accelerate+0x90>
 8004432:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004436:	edc7 7a00 	vstr	s15, [r7]

	QEIAcc.QEIVelocity = (diffposition/difftime);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	ee07 3a90 	vmov	s15, r3
 8004440:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004444:	ed97 7a00 	vldr	s14, [r7]
 8004448:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800444c:	4b08      	ldr	r3, [pc, #32]	; (8004470 <accelerate+0x8c>)
 800444e:	edc3 7a05 	vstr	s15, [r3, #20]

	QEIAcc.data[1] = QEIAcc.data[0];
 8004452:	4b07      	ldr	r3, [pc, #28]	; (8004470 <accelerate+0x8c>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a06      	ldr	r2, [pc, #24]	; (8004470 <accelerate+0x8c>)
 8004458:	6053      	str	r3, [r2, #4]
	QEIAcc.timestamp[1] = QEIAcc.timestamp[0];
 800445a:	4b05      	ldr	r3, [pc, #20]	; (8004470 <accelerate+0x8c>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	4a04      	ldr	r2, [pc, #16]	; (8004470 <accelerate+0x8c>)
 8004460:	60d3      	str	r3, [r2, #12]
}
 8004462:	bf00      	nop
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	200011b0 	.word	0x200011b0
 8004470:	200011ec 	.word	0x200011ec
 8004474:	49742400 	.word	0x49742400

08004478 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004478:	b4b0      	push	{r4, r5, r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
	if(htim == &htim5){
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a08      	ldr	r2, [pc, #32]	; (80044a4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d108      	bne.n	800449a <HAL_TIM_PeriodElapsedCallback+0x22>
		_micros += UINT32_MAX;
 8004488:	4b07      	ldr	r3, [pc, #28]	; (80044a8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800448a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448e:	1e54      	subs	r4, r2, #1
 8004490:	f143 0500 	adc.w	r5, r3, #0
 8004494:	4b04      	ldr	r3, [pc, #16]	; (80044a8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8004496:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 800449a:	bf00      	nop
 800449c:	370c      	adds	r7, #12
 800449e:	46bd      	mov	sp, r7
 80044a0:	bcb0      	pop	{r4, r5, r7}
 80044a2:	4770      	bx	lr
 80044a4:	200006d0 	.word	0x200006d0
 80044a8:	20001208 	.word	0x20001208

080044ac <micros>:
uint64_t micros(){
 80044ac:	b4b0      	push	{r4, r5, r7}
 80044ae:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5)+_micros;
 80044b0:	4b09      	ldr	r3, [pc, #36]	; (80044d8 <micros+0x2c>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b6:	2200      	movs	r2, #0
 80044b8:	4618      	mov	r0, r3
 80044ba:	4611      	mov	r1, r2
 80044bc:	4b07      	ldr	r3, [pc, #28]	; (80044dc <micros+0x30>)
 80044be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c2:	1884      	adds	r4, r0, r2
 80044c4:	eb41 0503 	adc.w	r5, r1, r3
 80044c8:	4622      	mov	r2, r4
 80044ca:	462b      	mov	r3, r5
}
 80044cc:	4610      	mov	r0, r2
 80044ce:	4619      	mov	r1, r3
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bcb0      	pop	{r4, r5, r7}
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	200006d0 	.word	0x200006d0
 80044dc:	20001208 	.word	0x20001208

080044e0 <main_Qubic>:
void main_Qubic(float start_p,float stop_p,float start_v,float stop_v)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b08a      	sub	sp, #40	; 0x28
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	ed87 0a03 	vstr	s0, [r7, #12]
 80044ea:	edc7 0a02 	vstr	s1, [r7, #8]
 80044ee:	ed87 1a01 	vstr	s2, [r7, #4]
 80044f2:	edc7 1a00 	vstr	s3, [r7]
  emxArray_real_T *q_acc;
  emxArray_real_T *q_position;
  emxArray_real_T *q_velocity;
  double q_k1_tmp;
  /* Initialize function 'Qubic' input arguments. */
  q_k1_tmp = argInit_real_T();
 80044f6:	f7fd fded 	bl	80020d4 <argInit_real_T>
 80044fa:	ed87 0b08 	vstr	d0, [r7, #32]
  /* Call the entry-point 'Qubic'. */
  emxInitArray_real_T(&q_position, 2);
 80044fe:	f107 0318 	add.w	r3, r7, #24
 8004502:	2102      	movs	r1, #2
 8004504:	4618      	mov	r0, r3
 8004506:	f7fd fcf7 	bl	8001ef8 <emxInitArray_real_T>
  emxInitArray_real_T(&q_velocity, 2);
 800450a:	f107 0314 	add.w	r3, r7, #20
 800450e:	2102      	movs	r1, #2
 8004510:	4618      	mov	r0, r3
 8004512:	f7fd fcf1 	bl	8001ef8 <emxInitArray_real_T>
  emxInitArray_real_T(&q_acc, 2);
 8004516:	f107 031c 	add.w	r3, r7, #28
 800451a:	2102      	movs	r1, #2
 800451c:	4618      	mov	r0, r3
 800451e:	f7fd fceb 	bl	8001ef8 <emxInitArray_real_T>
  Qubic(0, 650, 0, 400, 0.5, q_position,
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	6979      	ldr	r1, [r7, #20]
 8004526:	69fa      	ldr	r2, [r7, #28]
 8004528:	4618      	mov	r0, r3
 800452a:	ed9f 4b13 	vldr	d4, [pc, #76]	; 8004578 <main_Qubic+0x98>
 800452e:	ed9f 3b14 	vldr	d3, [pc, #80]	; 8004580 <main_Qubic+0xa0>
 8004532:	ed9f 2b15 	vldr	d2, [pc, #84]	; 8004588 <main_Qubic+0xa8>
 8004536:	ed9f 1b16 	vldr	d1, [pc, #88]	; 8004590 <main_Qubic+0xb0>
 800453a:	ed9f 0b13 	vldr	d0, [pc, #76]	; 8004588 <main_Qubic+0xa8>
 800453e:	f7fd f94b 	bl	80017d8 <Qubic>
        q_velocity, q_acc);
  q_positionN = q_position;
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	4a14      	ldr	r2, [pc, #80]	; (8004598 <main_Qubic+0xb8>)
 8004546:	6013      	str	r3, [r2, #0]
  q_velocityN = q_velocity;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	4a14      	ldr	r2, [pc, #80]	; (800459c <main_Qubic+0xbc>)
 800454c:	6013      	str	r3, [r2, #0]
  q_accN = q_acc;
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	4a13      	ldr	r2, [pc, #76]	; (80045a0 <main_Qubic+0xc0>)
 8004552:	6013      	str	r3, [r2, #0]
  emxDestroyArray_real_T(q_position);
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	4618      	mov	r0, r3
 8004558:	f7fd fcc2 	bl	8001ee0 <emxDestroyArray_real_T>
  emxDestroyArray_real_T(q_velocity);
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	4618      	mov	r0, r3
 8004560:	f7fd fcbe 	bl	8001ee0 <emxDestroyArray_real_T>
  emxDestroyArray_real_T(q_acc);
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	4618      	mov	r0, r3
 8004568:	f7fd fcba 	bl	8001ee0 <emxDestroyArray_real_T>
}
 800456c:	bf00      	nop
 800456e:	3728      	adds	r7, #40	; 0x28
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	f3af 8000 	nop.w
 8004578:	00000000 	.word	0x00000000
 800457c:	3fe00000 	.word	0x3fe00000
 8004580:	00000000 	.word	0x00000000
 8004584:	40790000 	.word	0x40790000
	...
 8004594:	40845000 	.word	0x40845000
 8004598:	20001214 	.word	0x20001214
 800459c:	20001210 	.word	0x20001210
 80045a0:	20001218 	.word	0x20001218

080045a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80045a8:	b672      	cpsid	i
}
 80045aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80045ac:	e7fe      	b.n	80045ac <Error_Handler+0x8>
	...

080045b0 <rtIsInf>:
 * Function: rtIsInf ==================================================
 *  Abstract:
 *  Test if value is infinite
 */
boolean_T rtIsInf(real_T value)
{
 80045b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	ed87 0b00 	vstr	d0, [r7]
  return (isinf(value) != 0U);
 80045ba:	683c      	ldr	r4, [r7, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80045c2:	2301      	movs	r3, #1
 80045c4:	461e      	mov	r6, r3
 80045c6:	f04f 32ff 	mov.w	r2, #4294967295
 80045ca:	4b0f      	ldr	r3, [pc, #60]	; (8004608 <rtIsInf+0x58>)
 80045cc:	4620      	mov	r0, r4
 80045ce:	4629      	mov	r1, r5
 80045d0:	f7fc fa58 	bl	8000a84 <__aeabi_dcmpun>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d10b      	bne.n	80045f2 <rtIsInf+0x42>
 80045da:	f04f 32ff 	mov.w	r2, #4294967295
 80045de:	4b0a      	ldr	r3, [pc, #40]	; (8004608 <rtIsInf+0x58>)
 80045e0:	4620      	mov	r0, r4
 80045e2:	4629      	mov	r1, r5
 80045e4:	f7fc fa30 	bl	8000a48 <__aeabi_dcmple>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <rtIsInf+0x42>
 80045ee:	2300      	movs	r3, #0
 80045f0:	461e      	mov	r6, r3
 80045f2:	b2f3      	uxtb	r3, r6
 80045f4:	f083 0301 	eor.w	r3, r3, #1
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	f003 0301 	and.w	r3, r3, #1
 80045fe:	b2db      	uxtb	r3, r3
}
 8004600:	4618      	mov	r0, r3
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004608:	7fefffff 	.word	0x7fefffff

0800460c <rtIsNaN>:
 * Function: rtIsNaN ==================================================
 *  Abstract:
 *  Test if value is not a number
 */
boolean_T rtIsNaN(real_T value)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	ed87 0b00 	vstr	d0, [r7]
  return (isnan(value) != 0U);
 8004616:	e9d7 2300 	ldrd	r2, r3, [r7]
 800461a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800461e:	f7fc fa31 	bl	8000a84 <__aeabi_dcmpun>
 8004622:	4603      	mov	r3, r0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d001      	beq.n	800462c <rtIsNaN+0x20>
 8004628:	2301      	movs	r3, #1
 800462a:	e000      	b.n	800462e <rtIsNaN+0x22>
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3708      	adds	r7, #8
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
	...

08004638 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800463e:	2300      	movs	r3, #0
 8004640:	607b      	str	r3, [r7, #4]
 8004642:	4b10      	ldr	r3, [pc, #64]	; (8004684 <HAL_MspInit+0x4c>)
 8004644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004646:	4a0f      	ldr	r2, [pc, #60]	; (8004684 <HAL_MspInit+0x4c>)
 8004648:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800464c:	6453      	str	r3, [r2, #68]	; 0x44
 800464e:	4b0d      	ldr	r3, [pc, #52]	; (8004684 <HAL_MspInit+0x4c>)
 8004650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004652:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004656:	607b      	str	r3, [r7, #4]
 8004658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800465a:	2300      	movs	r3, #0
 800465c:	603b      	str	r3, [r7, #0]
 800465e:	4b09      	ldr	r3, [pc, #36]	; (8004684 <HAL_MspInit+0x4c>)
 8004660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004662:	4a08      	ldr	r2, [pc, #32]	; (8004684 <HAL_MspInit+0x4c>)
 8004664:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004668:	6413      	str	r3, [r2, #64]	; 0x40
 800466a:	4b06      	ldr	r3, [pc, #24]	; (8004684 <HAL_MspInit+0x4c>)
 800466c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004672:	603b      	str	r3, [r7, #0]
 8004674:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004676:	2007      	movs	r0, #7
 8004678:	f001 f882 	bl	8005780 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800467c:	bf00      	nop
 800467e:	3708      	adds	r7, #8
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	40023800 	.word	0x40023800

08004688 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b08a      	sub	sp, #40	; 0x28
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004690:	f107 0314 	add.w	r3, r7, #20
 8004694:	2200      	movs	r2, #0
 8004696:	601a      	str	r2, [r3, #0]
 8004698:	605a      	str	r2, [r3, #4]
 800469a:	609a      	str	r2, [r3, #8]
 800469c:	60da      	str	r2, [r3, #12]
 800469e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a3c      	ldr	r2, [pc, #240]	; (8004798 <HAL_ADC_MspInit+0x110>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d171      	bne.n	800478e <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80046aa:	2300      	movs	r3, #0
 80046ac:	613b      	str	r3, [r7, #16]
 80046ae:	4b3b      	ldr	r3, [pc, #236]	; (800479c <HAL_ADC_MspInit+0x114>)
 80046b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046b2:	4a3a      	ldr	r2, [pc, #232]	; (800479c <HAL_ADC_MspInit+0x114>)
 80046b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046b8:	6453      	str	r3, [r2, #68]	; 0x44
 80046ba:	4b38      	ldr	r3, [pc, #224]	; (800479c <HAL_ADC_MspInit+0x114>)
 80046bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046c2:	613b      	str	r3, [r7, #16]
 80046c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046c6:	2300      	movs	r3, #0
 80046c8:	60fb      	str	r3, [r7, #12]
 80046ca:	4b34      	ldr	r3, [pc, #208]	; (800479c <HAL_ADC_MspInit+0x114>)
 80046cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ce:	4a33      	ldr	r2, [pc, #204]	; (800479c <HAL_ADC_MspInit+0x114>)
 80046d0:	f043 0301 	orr.w	r3, r3, #1
 80046d4:	6313      	str	r3, [r2, #48]	; 0x30
 80046d6:	4b31      	ldr	r3, [pc, #196]	; (800479c <HAL_ADC_MspInit+0x114>)
 80046d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	60fb      	str	r3, [r7, #12]
 80046e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046e2:	2300      	movs	r3, #0
 80046e4:	60bb      	str	r3, [r7, #8]
 80046e6:	4b2d      	ldr	r3, [pc, #180]	; (800479c <HAL_ADC_MspInit+0x114>)
 80046e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ea:	4a2c      	ldr	r2, [pc, #176]	; (800479c <HAL_ADC_MspInit+0x114>)
 80046ec:	f043 0302 	orr.w	r3, r3, #2
 80046f0:	6313      	str	r3, [r2, #48]	; 0x30
 80046f2:	4b2a      	ldr	r3, [pc, #168]	; (800479c <HAL_ADC_MspInit+0x114>)
 80046f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	60bb      	str	r3, [r7, #8]
 80046fc:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = Joystick_Y_Pin;
 80046fe:	2310      	movs	r3, #16
 8004700:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004702:	2303      	movs	r3, #3
 8004704:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004706:	2300      	movs	r3, #0
 8004708:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Joystick_Y_GPIO_Port, &GPIO_InitStruct);
 800470a:	f107 0314 	add.w	r3, r7, #20
 800470e:	4619      	mov	r1, r3
 8004710:	4823      	ldr	r0, [pc, #140]	; (80047a0 <HAL_ADC_MspInit+0x118>)
 8004712:	f001 fc85 	bl	8006020 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Joystick_X_Pin;
 8004716:	2301      	movs	r3, #1
 8004718:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800471a:	2303      	movs	r3, #3
 800471c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800471e:	2300      	movs	r3, #0
 8004720:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Joystick_X_GPIO_Port, &GPIO_InitStruct);
 8004722:	f107 0314 	add.w	r3, r7, #20
 8004726:	4619      	mov	r1, r3
 8004728:	481e      	ldr	r0, [pc, #120]	; (80047a4 <HAL_ADC_MspInit+0x11c>)
 800472a:	f001 fc79 	bl	8006020 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800472e:	4b1e      	ldr	r3, [pc, #120]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 8004730:	4a1e      	ldr	r2, [pc, #120]	; (80047ac <HAL_ADC_MspInit+0x124>)
 8004732:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004734:	4b1c      	ldr	r3, [pc, #112]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 8004736:	2200      	movs	r2, #0
 8004738:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800473a:	4b1b      	ldr	r3, [pc, #108]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 800473c:	2200      	movs	r2, #0
 800473e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004740:	4b19      	ldr	r3, [pc, #100]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 8004742:	2200      	movs	r2, #0
 8004744:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004746:	4b18      	ldr	r3, [pc, #96]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 8004748:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800474c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800474e:	4b16      	ldr	r3, [pc, #88]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 8004750:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004754:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004756:	4b14      	ldr	r3, [pc, #80]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 8004758:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800475c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800475e:	4b12      	ldr	r3, [pc, #72]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 8004760:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004764:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004766:	4b10      	ldr	r3, [pc, #64]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 8004768:	2200      	movs	r2, #0
 800476a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800476c:	4b0e      	ldr	r3, [pc, #56]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 800476e:	2200      	movs	r2, #0
 8004770:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004772:	480d      	ldr	r0, [pc, #52]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 8004774:	f001 f846 	bl	8005804 <HAL_DMA_Init>
 8004778:	4603      	mov	r3, r0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800477e:	f7ff ff11 	bl	80045a4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a08      	ldr	r2, [pc, #32]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 8004786:	639a      	str	r2, [r3, #56]	; 0x38
 8004788:	4a07      	ldr	r2, [pc, #28]	; (80047a8 <HAL_ADC_MspInit+0x120>)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800478e:	bf00      	nop
 8004790:	3728      	adds	r7, #40	; 0x28
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	40012000 	.word	0x40012000
 800479c:	40023800 	.word	0x40023800
 80047a0:	40020000 	.word	0x40020000
 80047a4:	40020400 	.word	0x40020400
 80047a8:	20000400 	.word	0x20000400
 80047ac:	40026410 	.word	0x40026410

080047b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b08a      	sub	sp, #40	; 0x28
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047b8:	f107 0314 	add.w	r3, r7, #20
 80047bc:	2200      	movs	r2, #0
 80047be:	601a      	str	r2, [r3, #0]
 80047c0:	605a      	str	r2, [r3, #4]
 80047c2:	609a      	str	r2, [r3, #8]
 80047c4:	60da      	str	r2, [r3, #12]
 80047c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a19      	ldr	r2, [pc, #100]	; (8004834 <HAL_I2C_MspInit+0x84>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d12c      	bne.n	800482c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047d2:	2300      	movs	r3, #0
 80047d4:	613b      	str	r3, [r7, #16]
 80047d6:	4b18      	ldr	r3, [pc, #96]	; (8004838 <HAL_I2C_MspInit+0x88>)
 80047d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047da:	4a17      	ldr	r2, [pc, #92]	; (8004838 <HAL_I2C_MspInit+0x88>)
 80047dc:	f043 0302 	orr.w	r3, r3, #2
 80047e0:	6313      	str	r3, [r2, #48]	; 0x30
 80047e2:	4b15      	ldr	r3, [pc, #84]	; (8004838 <HAL_I2C_MspInit+0x88>)
 80047e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	613b      	str	r3, [r7, #16]
 80047ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80047ee:	f44f 7340 	mov.w	r3, #768	; 0x300
 80047f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047f4:	2312      	movs	r3, #18
 80047f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047f8:	2300      	movs	r3, #0
 80047fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047fc:	2303      	movs	r3, #3
 80047fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004800:	2304      	movs	r3, #4
 8004802:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004804:	f107 0314 	add.w	r3, r7, #20
 8004808:	4619      	mov	r1, r3
 800480a:	480c      	ldr	r0, [pc, #48]	; (800483c <HAL_I2C_MspInit+0x8c>)
 800480c:	f001 fc08 	bl	8006020 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004810:	2300      	movs	r3, #0
 8004812:	60fb      	str	r3, [r7, #12]
 8004814:	4b08      	ldr	r3, [pc, #32]	; (8004838 <HAL_I2C_MspInit+0x88>)
 8004816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004818:	4a07      	ldr	r2, [pc, #28]	; (8004838 <HAL_I2C_MspInit+0x88>)
 800481a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800481e:	6413      	str	r3, [r2, #64]	; 0x40
 8004820:	4b05      	ldr	r3, [pc, #20]	; (8004838 <HAL_I2C_MspInit+0x88>)
 8004822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004824:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004828:	60fb      	str	r3, [r7, #12]
 800482a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800482c:	bf00      	nop
 800482e:	3728      	adds	r7, #40	; 0x28
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	40005400 	.word	0x40005400
 8004838:	40023800 	.word	0x40023800
 800483c:	40020400 	.word	0x40020400

08004840 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b08a      	sub	sp, #40	; 0x28
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004848:	f107 0314 	add.w	r3, r7, #20
 800484c:	2200      	movs	r2, #0
 800484e:	601a      	str	r2, [r3, #0]
 8004850:	605a      	str	r2, [r3, #4]
 8004852:	609a      	str	r2, [r3, #8]
 8004854:	60da      	str	r2, [r3, #12]
 8004856:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004860:	d12b      	bne.n	80048ba <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004862:	2300      	movs	r3, #0
 8004864:	613b      	str	r3, [r7, #16]
 8004866:	4b17      	ldr	r3, [pc, #92]	; (80048c4 <HAL_TIM_Encoder_MspInit+0x84>)
 8004868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486a:	4a16      	ldr	r2, [pc, #88]	; (80048c4 <HAL_TIM_Encoder_MspInit+0x84>)
 800486c:	f043 0301 	orr.w	r3, r3, #1
 8004870:	6413      	str	r3, [r2, #64]	; 0x40
 8004872:	4b14      	ldr	r3, [pc, #80]	; (80048c4 <HAL_TIM_Encoder_MspInit+0x84>)
 8004874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	613b      	str	r3, [r7, #16]
 800487c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800487e:	2300      	movs	r3, #0
 8004880:	60fb      	str	r3, [r7, #12]
 8004882:	4b10      	ldr	r3, [pc, #64]	; (80048c4 <HAL_TIM_Encoder_MspInit+0x84>)
 8004884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004886:	4a0f      	ldr	r2, [pc, #60]	; (80048c4 <HAL_TIM_Encoder_MspInit+0x84>)
 8004888:	f043 0301 	orr.w	r3, r3, #1
 800488c:	6313      	str	r3, [r2, #48]	; 0x30
 800488e:	4b0d      	ldr	r3, [pc, #52]	; (80048c4 <HAL_TIM_Encoder_MspInit+0x84>)
 8004890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	60fb      	str	r3, [r7, #12]
 8004898:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Encoder_B_Pin|Encoder_A_Pin;
 800489a:	2303      	movs	r3, #3
 800489c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800489e:	2302      	movs	r3, #2
 80048a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a2:	2300      	movs	r3, #0
 80048a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048a6:	2300      	movs	r3, #0
 80048a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80048aa:	2301      	movs	r3, #1
 80048ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ae:	f107 0314 	add.w	r3, r7, #20
 80048b2:	4619      	mov	r1, r3
 80048b4:	4804      	ldr	r0, [pc, #16]	; (80048c8 <HAL_TIM_Encoder_MspInit+0x88>)
 80048b6:	f001 fbb3 	bl	8006020 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80048ba:	bf00      	nop
 80048bc:	3728      	adds	r7, #40	; 0x28
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	40023800 	.word	0x40023800
 80048c8:	40020000 	.word	0x40020000

080048cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a34      	ldr	r2, [pc, #208]	; (80049ac <HAL_TIM_Base_MspInit+0xe0>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d116      	bne.n	800490c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80048de:	2300      	movs	r3, #0
 80048e0:	617b      	str	r3, [r7, #20]
 80048e2:	4b33      	ldr	r3, [pc, #204]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 80048e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e6:	4a32      	ldr	r2, [pc, #200]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 80048e8:	f043 0302 	orr.w	r3, r3, #2
 80048ec:	6413      	str	r3, [r2, #64]	; 0x40
 80048ee:	4b30      	ldr	r3, [pc, #192]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 80048f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f2:	f003 0302 	and.w	r3, r3, #2
 80048f6:	617b      	str	r3, [r7, #20]
 80048f8:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80048fa:	2200      	movs	r2, #0
 80048fc:	2100      	movs	r1, #0
 80048fe:	201d      	movs	r0, #29
 8004900:	f000 ff49 	bl	8005796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004904:	201d      	movs	r0, #29
 8004906:	f000 ff62 	bl	80057ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800490a:	e04a      	b.n	80049a2 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a28      	ldr	r2, [pc, #160]	; (80049b4 <HAL_TIM_Base_MspInit+0xe8>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d116      	bne.n	8004944 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004916:	2300      	movs	r3, #0
 8004918:	613b      	str	r3, [r7, #16]
 800491a:	4b25      	ldr	r3, [pc, #148]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 800491c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491e:	4a24      	ldr	r2, [pc, #144]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 8004920:	f043 0304 	orr.w	r3, r3, #4
 8004924:	6413      	str	r3, [r2, #64]	; 0x40
 8004926:	4b22      	ldr	r3, [pc, #136]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 8004928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492a:	f003 0304 	and.w	r3, r3, #4
 800492e:	613b      	str	r3, [r7, #16]
 8004930:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004932:	2200      	movs	r2, #0
 8004934:	2100      	movs	r1, #0
 8004936:	201e      	movs	r0, #30
 8004938:	f000 ff2d 	bl	8005796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800493c:	201e      	movs	r0, #30
 800493e:	f000 ff46 	bl	80057ce <HAL_NVIC_EnableIRQ>
}
 8004942:	e02e      	b.n	80049a2 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a1b      	ldr	r2, [pc, #108]	; (80049b8 <HAL_TIM_Base_MspInit+0xec>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d10e      	bne.n	800496c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800494e:	2300      	movs	r3, #0
 8004950:	60fb      	str	r3, [r7, #12]
 8004952:	4b17      	ldr	r3, [pc, #92]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 8004954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004956:	4a16      	ldr	r2, [pc, #88]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 8004958:	f043 0308 	orr.w	r3, r3, #8
 800495c:	6413      	str	r3, [r2, #64]	; 0x40
 800495e:	4b14      	ldr	r3, [pc, #80]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 8004960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004962:	f003 0308 	and.w	r3, r3, #8
 8004966:	60fb      	str	r3, [r7, #12]
 8004968:	68fb      	ldr	r3, [r7, #12]
}
 800496a:	e01a      	b.n	80049a2 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM11)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a12      	ldr	r2, [pc, #72]	; (80049bc <HAL_TIM_Base_MspInit+0xf0>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d115      	bne.n	80049a2 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004976:	2300      	movs	r3, #0
 8004978:	60bb      	str	r3, [r7, #8]
 800497a:	4b0d      	ldr	r3, [pc, #52]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 800497c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800497e:	4a0c      	ldr	r2, [pc, #48]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 8004980:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004984:	6453      	str	r3, [r2, #68]	; 0x44
 8004986:	4b0a      	ldr	r3, [pc, #40]	; (80049b0 <HAL_TIM_Base_MspInit+0xe4>)
 8004988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800498a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800498e:	60bb      	str	r3, [r7, #8]
 8004990:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004992:	2200      	movs	r2, #0
 8004994:	2100      	movs	r1, #0
 8004996:	201a      	movs	r0, #26
 8004998:	f000 fefd 	bl	8005796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800499c:	201a      	movs	r0, #26
 800499e:	f000 ff16 	bl	80057ce <HAL_NVIC_EnableIRQ>
}
 80049a2:	bf00      	nop
 80049a4:	3718      	adds	r7, #24
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	40000400 	.word	0x40000400
 80049b0:	40023800 	.word	0x40023800
 80049b4:	40000800 	.word	0x40000800
 80049b8:	40000c00 	.word	0x40000c00
 80049bc:	40014800 	.word	0x40014800

080049c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b088      	sub	sp, #32
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049c8:	f107 030c 	add.w	r3, r7, #12
 80049cc:	2200      	movs	r2, #0
 80049ce:	601a      	str	r2, [r3, #0]
 80049d0:	605a      	str	r2, [r3, #4]
 80049d2:	609a      	str	r2, [r3, #8]
 80049d4:	60da      	str	r2, [r3, #12]
 80049d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a12      	ldr	r2, [pc, #72]	; (8004a28 <HAL_TIM_MspPostInit+0x68>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d11d      	bne.n	8004a1e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049e2:	2300      	movs	r3, #0
 80049e4:	60bb      	str	r3, [r7, #8]
 80049e6:	4b11      	ldr	r3, [pc, #68]	; (8004a2c <HAL_TIM_MspPostInit+0x6c>)
 80049e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ea:	4a10      	ldr	r2, [pc, #64]	; (8004a2c <HAL_TIM_MspPostInit+0x6c>)
 80049ec:	f043 0302 	orr.w	r3, r3, #2
 80049f0:	6313      	str	r3, [r2, #48]	; 0x30
 80049f2:	4b0e      	ldr	r3, [pc, #56]	; (8004a2c <HAL_TIM_MspPostInit+0x6c>)
 80049f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	60bb      	str	r3, [r7, #8]
 80049fc:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80049fe:	2340      	movs	r3, #64	; 0x40
 8004a00:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a02:	2302      	movs	r3, #2
 8004a04:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a06:	2300      	movs	r3, #0
 8004a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004a0e:	2302      	movs	r3, #2
 8004a10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a12:	f107 030c 	add.w	r3, r7, #12
 8004a16:	4619      	mov	r1, r3
 8004a18:	4805      	ldr	r0, [pc, #20]	; (8004a30 <HAL_TIM_MspPostInit+0x70>)
 8004a1a:	f001 fb01 	bl	8006020 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004a1e:	bf00      	nop
 8004a20:	3720      	adds	r7, #32
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	40000800 	.word	0x40000800
 8004a2c:	40023800 	.word	0x40023800
 8004a30:	40020400 	.word	0x40020400

08004a34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b08a      	sub	sp, #40	; 0x28
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a3c:	f107 0314 	add.w	r3, r7, #20
 8004a40:	2200      	movs	r2, #0
 8004a42:	601a      	str	r2, [r3, #0]
 8004a44:	605a      	str	r2, [r3, #4]
 8004a46:	609a      	str	r2, [r3, #8]
 8004a48:	60da      	str	r2, [r3, #12]
 8004a4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a34      	ldr	r2, [pc, #208]	; (8004b24 <HAL_UART_MspInit+0xf0>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d161      	bne.n	8004b1a <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004a56:	2300      	movs	r3, #0
 8004a58:	613b      	str	r3, [r7, #16]
 8004a5a:	4b33      	ldr	r3, [pc, #204]	; (8004b28 <HAL_UART_MspInit+0xf4>)
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5e:	4a32      	ldr	r2, [pc, #200]	; (8004b28 <HAL_UART_MspInit+0xf4>)
 8004a60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a64:	6413      	str	r3, [r2, #64]	; 0x40
 8004a66:	4b30      	ldr	r3, [pc, #192]	; (8004b28 <HAL_UART_MspInit+0xf4>)
 8004a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6e:	613b      	str	r3, [r7, #16]
 8004a70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a72:	2300      	movs	r3, #0
 8004a74:	60fb      	str	r3, [r7, #12]
 8004a76:	4b2c      	ldr	r3, [pc, #176]	; (8004b28 <HAL_UART_MspInit+0xf4>)
 8004a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7a:	4a2b      	ldr	r2, [pc, #172]	; (8004b28 <HAL_UART_MspInit+0xf4>)
 8004a7c:	f043 0301 	orr.w	r3, r3, #1
 8004a80:	6313      	str	r3, [r2, #48]	; 0x30
 8004a82:	4b29      	ldr	r3, [pc, #164]	; (8004b28 <HAL_UART_MspInit+0xf4>)
 8004a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a86:	f003 0301 	and.w	r3, r3, #1
 8004a8a:	60fb      	str	r3, [r7, #12]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004a8e:	230c      	movs	r3, #12
 8004a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a92:	2302      	movs	r3, #2
 8004a94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a96:	2300      	movs	r3, #0
 8004a98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004a9e:	2307      	movs	r3, #7
 8004aa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004aa2:	f107 0314 	add.w	r3, r7, #20
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4820      	ldr	r0, [pc, #128]	; (8004b2c <HAL_UART_MspInit+0xf8>)
 8004aaa:	f001 fab9 	bl	8006020 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004aae:	4b20      	ldr	r3, [pc, #128]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004ab0:	4a20      	ldr	r2, [pc, #128]	; (8004b34 <HAL_UART_MspInit+0x100>)
 8004ab2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004ab4:	4b1e      	ldr	r3, [pc, #120]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004ab6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004aba:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004abc:	4b1c      	ldr	r3, [pc, #112]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004abe:	2240      	movs	r2, #64	; 0x40
 8004ac0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ac2:	4b1b      	ldr	r3, [pc, #108]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ac8:	4b19      	ldr	r3, [pc, #100]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004aca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ace:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ad0:	4b17      	ldr	r3, [pc, #92]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ad6:	4b16      	ldr	r3, [pc, #88]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004ad8:	2200      	movs	r2, #0
 8004ada:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004adc:	4b14      	ldr	r3, [pc, #80]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004ade:	2200      	movs	r2, #0
 8004ae0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004ae2:	4b13      	ldr	r3, [pc, #76]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ae8:	4b11      	ldr	r3, [pc, #68]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004aea:	2200      	movs	r2, #0
 8004aec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004aee:	4810      	ldr	r0, [pc, #64]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004af0:	f000 fe88 	bl	8005804 <HAL_DMA_Init>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d001      	beq.n	8004afe <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8004afa:	f7ff fd53 	bl	80045a4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a0b      	ldr	r2, [pc, #44]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004b02:	635a      	str	r2, [r3, #52]	; 0x34
 8004b04:	4a0a      	ldr	r2, [pc, #40]	; (8004b30 <HAL_UART_MspInit+0xfc>)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	2100      	movs	r1, #0
 8004b0e:	2026      	movs	r0, #38	; 0x26
 8004b10:	f000 fe41 	bl	8005796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004b14:	2026      	movs	r0, #38	; 0x26
 8004b16:	f000 fe5a 	bl	80057ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004b1a:	bf00      	nop
 8004b1c:	3728      	adds	r7, #40	; 0x28
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	40004400 	.word	0x40004400
 8004b28:	40023800 	.word	0x40023800
 8004b2c:	40020000 	.word	0x40020000
 8004b30:	200008ac 	.word	0x200008ac
 8004b34:	400260a0 	.word	0x400260a0

08004b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004b3c:	e7fe      	b.n	8004b3c <NMI_Handler+0x4>

08004b3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b42:	e7fe      	b.n	8004b42 <HardFault_Handler+0x4>

08004b44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b44:	b480      	push	{r7}
 8004b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b48:	e7fe      	b.n	8004b48 <MemManage_Handler+0x4>

08004b4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b4a:	b480      	push	{r7}
 8004b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b4e:	e7fe      	b.n	8004b4e <BusFault_Handler+0x4>

08004b50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b50:	b480      	push	{r7}
 8004b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b54:	e7fe      	b.n	8004b54 <UsageFault_Handler+0x4>

08004b56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004b56:	b480      	push	{r7}
 8004b58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004b5a:	bf00      	nop
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b64:	b480      	push	{r7}
 8004b66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b68:	bf00      	nop
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr

08004b72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004b72:	b480      	push	{r7}
 8004b74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004b76:	bf00      	nop
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b84:	f000 f90a 	bl	8004d9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b88:	bf00      	nop
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004b90:	4802      	ldr	r0, [pc, #8]	; (8004b9c <DMA1_Stream6_IRQHandler+0x10>)
 8004b92:	f000 ffcf 	bl	8005b34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004b96:	bf00      	nop
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	200008ac 	.word	0x200008ac

08004ba0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8004ba4:	4802      	ldr	r0, [pc, #8]	; (8004bb0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8004ba6:	f003 fce7 	bl	8008578 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004baa:	bf00      	nop
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	20000784 	.word	0x20000784

08004bb4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004bb8:	4802      	ldr	r0, [pc, #8]	; (8004bc4 <TIM3_IRQHandler+0x10>)
 8004bba:	f003 fcdd 	bl	8008578 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004bbe:	bf00      	nop
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	20000568 	.word	0x20000568

08004bc8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004bcc:	4802      	ldr	r0, [pc, #8]	; (8004bd8 <TIM4_IRQHandler+0x10>)
 8004bce:	f003 fcd3 	bl	8008578 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004bd2:	bf00      	nop
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	2000061c 	.word	0x2000061c

08004bdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004be0:	4802      	ldr	r0, [pc, #8]	; (8004bec <USART2_IRQHandler+0x10>)
 8004be2:	f004 ff7f 	bl	8009ae4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004be6:	bf00      	nop
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	20000838 	.word	0x20000838

08004bf0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8004bf4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004bf8:	f001 fbc8 	bl	800638c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004bfc:	bf00      	nop
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004c04:	4802      	ldr	r0, [pc, #8]	; (8004c10 <DMA2_Stream0_IRQHandler+0x10>)
 8004c06:	f000 ff95 	bl	8005b34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004c0a:	bf00      	nop
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	20000400 	.word	0x20000400

08004c14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c1c:	4a14      	ldr	r2, [pc, #80]	; (8004c70 <_sbrk+0x5c>)
 8004c1e:	4b15      	ldr	r3, [pc, #84]	; (8004c74 <_sbrk+0x60>)
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004c28:	4b13      	ldr	r3, [pc, #76]	; (8004c78 <_sbrk+0x64>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d102      	bne.n	8004c36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004c30:	4b11      	ldr	r3, [pc, #68]	; (8004c78 <_sbrk+0x64>)
 8004c32:	4a12      	ldr	r2, [pc, #72]	; (8004c7c <_sbrk+0x68>)
 8004c34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004c36:	4b10      	ldr	r3, [pc, #64]	; (8004c78 <_sbrk+0x64>)
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d207      	bcs.n	8004c54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004c44:	f005 ff9c 	bl	800ab80 <__errno>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	220c      	movs	r2, #12
 8004c4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c52:	e009      	b.n	8004c68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004c54:	4b08      	ldr	r3, [pc, #32]	; (8004c78 <_sbrk+0x64>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004c5a:	4b07      	ldr	r3, [pc, #28]	; (8004c78 <_sbrk+0x64>)
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4413      	add	r3, r2
 8004c62:	4a05      	ldr	r2, [pc, #20]	; (8004c78 <_sbrk+0x64>)
 8004c64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004c66:	68fb      	ldr	r3, [r7, #12]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3718      	adds	r7, #24
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	20020000 	.word	0x20020000
 8004c74:	00000400 	.word	0x00000400
 8004c78:	2000128c 	.word	0x2000128c
 8004c7c:	200012a8 	.word	0x200012a8

08004c80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004c80:	b480      	push	{r7}
 8004c82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004c84:	4b06      	ldr	r3, [pc, #24]	; (8004ca0 <SystemInit+0x20>)
 8004c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c8a:	4a05      	ldr	r2, [pc, #20]	; (8004ca0 <SystemInit+0x20>)
 8004c8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004c90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004c94:	bf00      	nop
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	e000ed00 	.word	0xe000ed00

08004ca4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004ca4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004cdc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004ca8:	480d      	ldr	r0, [pc, #52]	; (8004ce0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004caa:	490e      	ldr	r1, [pc, #56]	; (8004ce4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004cac:	4a0e      	ldr	r2, [pc, #56]	; (8004ce8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004cae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004cb0:	e002      	b.n	8004cb8 <LoopCopyDataInit>

08004cb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004cb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004cb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004cb6:	3304      	adds	r3, #4

08004cb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004cb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004cba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004cbc:	d3f9      	bcc.n	8004cb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004cbe:	4a0b      	ldr	r2, [pc, #44]	; (8004cec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004cc0:	4c0b      	ldr	r4, [pc, #44]	; (8004cf0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004cc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004cc4:	e001      	b.n	8004cca <LoopFillZerobss>

08004cc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004cc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004cc8:	3204      	adds	r2, #4

08004cca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004cca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ccc:	d3fb      	bcc.n	8004cc6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004cce:	f7ff ffd7 	bl	8004c80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004cd2:	f005 ff5b 	bl	800ab8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004cd6:	f7fd fa0d 	bl	80020f4 <main>
  bx  lr    
 8004cda:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004cdc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004ce0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004ce4:	20000398 	.word	0x20000398
  ldr r2, =_sidata
 8004ce8:	0800d490 	.word	0x0800d490
  ldr r2, =_sbss
 8004cec:	20000398 	.word	0x20000398
  ldr r4, =_ebss
 8004cf0:	200012a4 	.word	0x200012a4

08004cf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004cf4:	e7fe      	b.n	8004cf4 <ADC_IRQHandler>
	...

08004cf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004cfc:	4b0e      	ldr	r3, [pc, #56]	; (8004d38 <HAL_Init+0x40>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a0d      	ldr	r2, [pc, #52]	; (8004d38 <HAL_Init+0x40>)
 8004d02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004d08:	4b0b      	ldr	r3, [pc, #44]	; (8004d38 <HAL_Init+0x40>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a0a      	ldr	r2, [pc, #40]	; (8004d38 <HAL_Init+0x40>)
 8004d0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004d14:	4b08      	ldr	r3, [pc, #32]	; (8004d38 <HAL_Init+0x40>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a07      	ldr	r2, [pc, #28]	; (8004d38 <HAL_Init+0x40>)
 8004d1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d20:	2003      	movs	r0, #3
 8004d22:	f000 fd2d 	bl	8005780 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004d26:	2000      	movs	r0, #0
 8004d28:	f000 f808 	bl	8004d3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004d2c:	f7ff fc84 	bl	8004638 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	40023c00 	.word	0x40023c00

08004d3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004d44:	4b12      	ldr	r3, [pc, #72]	; (8004d90 <HAL_InitTick+0x54>)
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	4b12      	ldr	r3, [pc, #72]	; (8004d94 <HAL_InitTick+0x58>)
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d52:	fbb3 f3f1 	udiv	r3, r3, r1
 8004d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f000 fd45 	bl	80057ea <HAL_SYSTICK_Config>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e00e      	b.n	8004d88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b0f      	cmp	r3, #15
 8004d6e:	d80a      	bhi.n	8004d86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004d70:	2200      	movs	r2, #0
 8004d72:	6879      	ldr	r1, [r7, #4]
 8004d74:	f04f 30ff 	mov.w	r0, #4294967295
 8004d78:	f000 fd0d 	bl	8005796 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004d7c:	4a06      	ldr	r2, [pc, #24]	; (8004d98 <HAL_InitTick+0x5c>)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004d82:	2300      	movs	r3, #0
 8004d84:	e000      	b.n	8004d88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3708      	adds	r7, #8
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	20000328 	.word	0x20000328
 8004d94:	20000330 	.word	0x20000330
 8004d98:	2000032c 	.word	0x2000032c

08004d9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004da0:	4b06      	ldr	r3, [pc, #24]	; (8004dbc <HAL_IncTick+0x20>)
 8004da2:	781b      	ldrb	r3, [r3, #0]
 8004da4:	461a      	mov	r2, r3
 8004da6:	4b06      	ldr	r3, [pc, #24]	; (8004dc0 <HAL_IncTick+0x24>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4413      	add	r3, r2
 8004dac:	4a04      	ldr	r2, [pc, #16]	; (8004dc0 <HAL_IncTick+0x24>)
 8004dae:	6013      	str	r3, [r2, #0]
}
 8004db0:	bf00      	nop
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	20000330 	.word	0x20000330
 8004dc0:	20001290 	.word	0x20001290

08004dc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8004dc8:	4b03      	ldr	r3, [pc, #12]	; (8004dd8 <HAL_GetTick+0x14>)
 8004dca:	681b      	ldr	r3, [r3, #0]
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr
 8004dd6:	bf00      	nop
 8004dd8:	20001290 	.word	0x20001290

08004ddc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004de4:	2300      	movs	r3, #0
 8004de6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e033      	b.n	8004e5a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d109      	bne.n	8004e0e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f7ff fc44 	bl	8004688 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e12:	f003 0310 	and.w	r3, r3, #16
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d118      	bne.n	8004e4c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004e22:	f023 0302 	bic.w	r3, r3, #2
 8004e26:	f043 0202 	orr.w	r2, r3, #2
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 fa58 	bl	80052e4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2200      	movs	r2, #0
 8004e38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3e:	f023 0303 	bic.w	r3, r3, #3
 8004e42:	f043 0201 	orr.w	r2, r3, #1
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	641a      	str	r2, [r3, #64]	; 0x40
 8004e4a:	e001      	b.n	8004e50 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
	...

08004e64 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d101      	bne.n	8004e82 <HAL_ADC_Start_DMA+0x1e>
 8004e7e:	2302      	movs	r3, #2
 8004e80:	e0ce      	b.n	8005020 <HAL_ADC_Start_DMA+0x1bc>
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	f003 0301 	and.w	r3, r3, #1
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d018      	beq.n	8004eca <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689a      	ldr	r2, [r3, #8]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f042 0201 	orr.w	r2, r2, #1
 8004ea6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004ea8:	4b5f      	ldr	r3, [pc, #380]	; (8005028 <HAL_ADC_Start_DMA+0x1c4>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a5f      	ldr	r2, [pc, #380]	; (800502c <HAL_ADC_Start_DMA+0x1c8>)
 8004eae:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb2:	0c9a      	lsrs	r2, r3, #18
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	005b      	lsls	r3, r3, #1
 8004eb8:	4413      	add	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004ebc:	e002      	b.n	8004ec4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d1f9      	bne.n	8004ebe <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ed4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ed8:	d107      	bne.n	8004eea <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	689a      	ldr	r2, [r3, #8]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ee8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	f003 0301 	and.w	r3, r3, #1
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	f040 8086 	bne.w	8005006 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004f02:	f023 0301 	bic.w	r3, r3, #1
 8004f06:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d007      	beq.n	8004f2c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f20:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004f24:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f38:	d106      	bne.n	8004f48 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f3e:	f023 0206 	bic.w	r2, r3, #6
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	645a      	str	r2, [r3, #68]	; 0x44
 8004f46:	e002      	b.n	8004f4e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f56:	4b36      	ldr	r3, [pc, #216]	; (8005030 <HAL_ADC_Start_DMA+0x1cc>)
 8004f58:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f5e:	4a35      	ldr	r2, [pc, #212]	; (8005034 <HAL_ADC_Start_DMA+0x1d0>)
 8004f60:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f66:	4a34      	ldr	r2, [pc, #208]	; (8005038 <HAL_ADC_Start_DMA+0x1d4>)
 8004f68:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f6e:	4a33      	ldr	r2, [pc, #204]	; (800503c <HAL_ADC_Start_DMA+0x1d8>)
 8004f70:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004f7a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	685a      	ldr	r2, [r3, #4]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004f8a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	689a      	ldr	r2, [r3, #8]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f9a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	334c      	adds	r3, #76	; 0x4c
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	68ba      	ldr	r2, [r7, #8]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f000 fcd8 	bl	8005960 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f003 031f 	and.w	r3, r3, #31
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10f      	bne.n	8004fdc <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d129      	bne.n	800501e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689a      	ldr	r2, [r3, #8]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004fd8:	609a      	str	r2, [r3, #8]
 8004fda:	e020      	b.n	800501e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a17      	ldr	r2, [pc, #92]	; (8005040 <HAL_ADC_Start_DMA+0x1dc>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d11b      	bne.n	800501e <HAL_ADC_Start_DMA+0x1ba>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d114      	bne.n	800501e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	689a      	ldr	r2, [r3, #8]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005002:	609a      	str	r2, [r3, #8]
 8005004:	e00b      	b.n	800501e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500a:	f043 0210 	orr.w	r2, r3, #16
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005016:	f043 0201 	orr.w	r2, r3, #1
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3718      	adds	r7, #24
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}
 8005028:	20000328 	.word	0x20000328
 800502c:	431bde83 	.word	0x431bde83
 8005030:	40012300 	.word	0x40012300
 8005034:	080054dd 	.word	0x080054dd
 8005038:	08005597 	.word	0x08005597
 800503c:	080055b3 	.word	0x080055b3
 8005040:	40012000 	.word	0x40012000

08005044 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005056:	4770      	bx	lr

08005058 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800508a:	2300      	movs	r3, #0
 800508c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005094:	2b01      	cmp	r3, #1
 8005096:	d101      	bne.n	800509c <HAL_ADC_ConfigChannel+0x1c>
 8005098:	2302      	movs	r3, #2
 800509a:	e113      	b.n	80052c4 <HAL_ADC_ConfigChannel+0x244>
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2b09      	cmp	r3, #9
 80050aa:	d925      	bls.n	80050f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68d9      	ldr	r1, [r3, #12]
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	461a      	mov	r2, r3
 80050ba:	4613      	mov	r3, r2
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	4413      	add	r3, r2
 80050c0:	3b1e      	subs	r3, #30
 80050c2:	2207      	movs	r2, #7
 80050c4:	fa02 f303 	lsl.w	r3, r2, r3
 80050c8:	43da      	mvns	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	400a      	ands	r2, r1
 80050d0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68d9      	ldr	r1, [r3, #12]
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	689a      	ldr	r2, [r3, #8]
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	4618      	mov	r0, r3
 80050e4:	4603      	mov	r3, r0
 80050e6:	005b      	lsls	r3, r3, #1
 80050e8:	4403      	add	r3, r0
 80050ea:	3b1e      	subs	r3, #30
 80050ec:	409a      	lsls	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	430a      	orrs	r2, r1
 80050f4:	60da      	str	r2, [r3, #12]
 80050f6:	e022      	b.n	800513e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	6919      	ldr	r1, [r3, #16]
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	b29b      	uxth	r3, r3
 8005104:	461a      	mov	r2, r3
 8005106:	4613      	mov	r3, r2
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	4413      	add	r3, r2
 800510c:	2207      	movs	r2, #7
 800510e:	fa02 f303 	lsl.w	r3, r2, r3
 8005112:	43da      	mvns	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	400a      	ands	r2, r1
 800511a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	6919      	ldr	r1, [r3, #16]
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	689a      	ldr	r2, [r3, #8]
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	b29b      	uxth	r3, r3
 800512c:	4618      	mov	r0, r3
 800512e:	4603      	mov	r3, r0
 8005130:	005b      	lsls	r3, r3, #1
 8005132:	4403      	add	r3, r0
 8005134:	409a      	lsls	r2, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	430a      	orrs	r2, r1
 800513c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	2b06      	cmp	r3, #6
 8005144:	d824      	bhi.n	8005190 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685a      	ldr	r2, [r3, #4]
 8005150:	4613      	mov	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	4413      	add	r3, r2
 8005156:	3b05      	subs	r3, #5
 8005158:	221f      	movs	r2, #31
 800515a:	fa02 f303 	lsl.w	r3, r2, r3
 800515e:	43da      	mvns	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	400a      	ands	r2, r1
 8005166:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	b29b      	uxth	r3, r3
 8005174:	4618      	mov	r0, r3
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	685a      	ldr	r2, [r3, #4]
 800517a:	4613      	mov	r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	4413      	add	r3, r2
 8005180:	3b05      	subs	r3, #5
 8005182:	fa00 f203 	lsl.w	r2, r0, r3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	430a      	orrs	r2, r1
 800518c:	635a      	str	r2, [r3, #52]	; 0x34
 800518e:	e04c      	b.n	800522a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2b0c      	cmp	r3, #12
 8005196:	d824      	bhi.n	80051e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	685a      	ldr	r2, [r3, #4]
 80051a2:	4613      	mov	r3, r2
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	4413      	add	r3, r2
 80051a8:	3b23      	subs	r3, #35	; 0x23
 80051aa:	221f      	movs	r2, #31
 80051ac:	fa02 f303 	lsl.w	r3, r2, r3
 80051b0:	43da      	mvns	r2, r3
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	400a      	ands	r2, r1
 80051b8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	4618      	mov	r0, r3
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	4613      	mov	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	4413      	add	r3, r2
 80051d2:	3b23      	subs	r3, #35	; 0x23
 80051d4:	fa00 f203 	lsl.w	r2, r0, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	430a      	orrs	r2, r1
 80051de:	631a      	str	r2, [r3, #48]	; 0x30
 80051e0:	e023      	b.n	800522a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	685a      	ldr	r2, [r3, #4]
 80051ec:	4613      	mov	r3, r2
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	4413      	add	r3, r2
 80051f2:	3b41      	subs	r3, #65	; 0x41
 80051f4:	221f      	movs	r2, #31
 80051f6:	fa02 f303 	lsl.w	r3, r2, r3
 80051fa:	43da      	mvns	r2, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	400a      	ands	r2, r1
 8005202:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	b29b      	uxth	r3, r3
 8005210:	4618      	mov	r0, r3
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685a      	ldr	r2, [r3, #4]
 8005216:	4613      	mov	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	4413      	add	r3, r2
 800521c:	3b41      	subs	r3, #65	; 0x41
 800521e:	fa00 f203 	lsl.w	r2, r0, r3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	430a      	orrs	r2, r1
 8005228:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800522a:	4b29      	ldr	r3, [pc, #164]	; (80052d0 <HAL_ADC_ConfigChannel+0x250>)
 800522c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a28      	ldr	r2, [pc, #160]	; (80052d4 <HAL_ADC_ConfigChannel+0x254>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d10f      	bne.n	8005258 <HAL_ADC_ConfigChannel+0x1d8>
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2b12      	cmp	r3, #18
 800523e:	d10b      	bne.n	8005258 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a1d      	ldr	r2, [pc, #116]	; (80052d4 <HAL_ADC_ConfigChannel+0x254>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d12b      	bne.n	80052ba <HAL_ADC_ConfigChannel+0x23a>
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a1c      	ldr	r2, [pc, #112]	; (80052d8 <HAL_ADC_ConfigChannel+0x258>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d003      	beq.n	8005274 <HAL_ADC_ConfigChannel+0x1f4>
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2b11      	cmp	r3, #17
 8005272:	d122      	bne.n	80052ba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a11      	ldr	r2, [pc, #68]	; (80052d8 <HAL_ADC_ConfigChannel+0x258>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d111      	bne.n	80052ba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005296:	4b11      	ldr	r3, [pc, #68]	; (80052dc <HAL_ADC_ConfigChannel+0x25c>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a11      	ldr	r2, [pc, #68]	; (80052e0 <HAL_ADC_ConfigChannel+0x260>)
 800529c:	fba2 2303 	umull	r2, r3, r2, r3
 80052a0:	0c9a      	lsrs	r2, r3, #18
 80052a2:	4613      	mov	r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	4413      	add	r3, r2
 80052a8:	005b      	lsls	r3, r3, #1
 80052aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80052ac:	e002      	b.n	80052b4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	3b01      	subs	r3, #1
 80052b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1f9      	bne.n	80052ae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80052c2:	2300      	movs	r3, #0
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3714      	adds	r7, #20
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	40012300 	.word	0x40012300
 80052d4:	40012000 	.word	0x40012000
 80052d8:	10000012 	.word	0x10000012
 80052dc:	20000328 	.word	0x20000328
 80052e0:	431bde83 	.word	0x431bde83

080052e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b085      	sub	sp, #20
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052ec:	4b79      	ldr	r3, [pc, #484]	; (80054d4 <ADC_Init+0x1f0>)
 80052ee:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	431a      	orrs	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	685a      	ldr	r2, [r3, #4]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005318:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	6859      	ldr	r1, [r3, #4]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	021a      	lsls	r2, r3, #8
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	430a      	orrs	r2, r1
 800532c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	685a      	ldr	r2, [r3, #4]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800533c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	6859      	ldr	r1, [r3, #4]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	689a      	ldr	r2, [r3, #8]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	430a      	orrs	r2, r1
 800534e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800535e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6899      	ldr	r1, [r3, #8]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	68da      	ldr	r2, [r3, #12]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	430a      	orrs	r2, r1
 8005370:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005376:	4a58      	ldr	r2, [pc, #352]	; (80054d8 <ADC_Init+0x1f4>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d022      	beq.n	80053c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	689a      	ldr	r2, [r3, #8]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800538a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	6899      	ldr	r1, [r3, #8]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	430a      	orrs	r2, r1
 800539c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	689a      	ldr	r2, [r3, #8]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80053ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	6899      	ldr	r1, [r3, #8]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	430a      	orrs	r2, r1
 80053be:	609a      	str	r2, [r3, #8]
 80053c0:	e00f      	b.n	80053e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689a      	ldr	r2, [r3, #8]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80053d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	689a      	ldr	r2, [r3, #8]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80053e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689a      	ldr	r2, [r3, #8]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f022 0202 	bic.w	r2, r2, #2
 80053f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6899      	ldr	r1, [r3, #8]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	7e1b      	ldrb	r3, [r3, #24]
 80053fc:	005a      	lsls	r2, r3, #1
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	430a      	orrs	r2, r1
 8005404:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 3020 	ldrb.w	r3, [r3, #32]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d01b      	beq.n	8005448 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	685a      	ldr	r2, [r3, #4]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800541e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685a      	ldr	r2, [r3, #4]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800542e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	6859      	ldr	r1, [r3, #4]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543a:	3b01      	subs	r3, #1
 800543c:	035a      	lsls	r2, r3, #13
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	430a      	orrs	r2, r1
 8005444:	605a      	str	r2, [r3, #4]
 8005446:	e007      	b.n	8005458 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005456:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005466:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	69db      	ldr	r3, [r3, #28]
 8005472:	3b01      	subs	r3, #1
 8005474:	051a      	lsls	r2, r3, #20
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	430a      	orrs	r2, r1
 800547c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	689a      	ldr	r2, [r3, #8]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800548c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	6899      	ldr	r1, [r3, #8]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800549a:	025a      	lsls	r2, r3, #9
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	689a      	ldr	r2, [r3, #8]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	6899      	ldr	r1, [r3, #8]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	695b      	ldr	r3, [r3, #20]
 80054be:	029a      	lsls	r2, r3, #10
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	430a      	orrs	r2, r1
 80054c6:	609a      	str	r2, [r3, #8]
}
 80054c8:	bf00      	nop
 80054ca:	3714      	adds	r7, #20
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr
 80054d4:	40012300 	.word	0x40012300
 80054d8:	0f000001 	.word	0x0f000001

080054dc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ee:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d13c      	bne.n	8005570 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d12b      	bne.n	8005568 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005514:	2b00      	cmp	r3, #0
 8005516:	d127      	bne.n	8005568 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800551e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005522:	2b00      	cmp	r3, #0
 8005524:	d006      	beq.n	8005534 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005530:	2b00      	cmp	r3, #0
 8005532:	d119      	bne.n	8005568 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	685a      	ldr	r2, [r3, #4]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f022 0220 	bic.w	r2, r2, #32
 8005542:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005548:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005554:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d105      	bne.n	8005568 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005560:	f043 0201 	orr.w	r2, r3, #1
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f7ff fd6b 	bl	8005044 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800556e:	e00e      	b.n	800558e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005574:	f003 0310 	and.w	r3, r3, #16
 8005578:	2b00      	cmp	r3, #0
 800557a:	d003      	beq.n	8005584 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800557c:	68f8      	ldr	r0, [r7, #12]
 800557e:	f7ff fd75 	bl	800506c <HAL_ADC_ErrorCallback>
}
 8005582:	e004      	b.n	800558e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	4798      	blx	r3
}
 800558e:	bf00      	nop
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}

08005596 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005596:	b580      	push	{r7, lr}
 8005598:	b084      	sub	sp, #16
 800559a:	af00      	add	r7, sp, #0
 800559c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f7ff fd57 	bl	8005058 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80055aa:	bf00      	nop
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}

080055b2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b084      	sub	sp, #16
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055be:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2240      	movs	r2, #64	; 0x40
 80055c4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ca:	f043 0204 	orr.w	r2, r3, #4
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80055d2:	68f8      	ldr	r0, [r7, #12]
 80055d4:	f7ff fd4a 	bl	800506c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80055d8:	bf00      	nop
 80055da:	3710      	adds	r7, #16
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <__NVIC_SetPriorityGrouping>:
{
 80055e0:	b480      	push	{r7}
 80055e2:	b085      	sub	sp, #20
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f003 0307 	and.w	r3, r3, #7
 80055ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055f0:	4b0c      	ldr	r3, [pc, #48]	; (8005624 <__NVIC_SetPriorityGrouping+0x44>)
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055fc:	4013      	ands	r3, r2
 80055fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005608:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800560c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005610:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005612:	4a04      	ldr	r2, [pc, #16]	; (8005624 <__NVIC_SetPriorityGrouping+0x44>)
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	60d3      	str	r3, [r2, #12]
}
 8005618:	bf00      	nop
 800561a:	3714      	adds	r7, #20
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr
 8005624:	e000ed00 	.word	0xe000ed00

08005628 <__NVIC_GetPriorityGrouping>:
{
 8005628:	b480      	push	{r7}
 800562a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800562c:	4b04      	ldr	r3, [pc, #16]	; (8005640 <__NVIC_GetPriorityGrouping+0x18>)
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	0a1b      	lsrs	r3, r3, #8
 8005632:	f003 0307 	and.w	r3, r3, #7
}
 8005636:	4618      	mov	r0, r3
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr
 8005640:	e000ed00 	.word	0xe000ed00

08005644 <__NVIC_EnableIRQ>:
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	4603      	mov	r3, r0
 800564c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800564e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005652:	2b00      	cmp	r3, #0
 8005654:	db0b      	blt.n	800566e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005656:	79fb      	ldrb	r3, [r7, #7]
 8005658:	f003 021f 	and.w	r2, r3, #31
 800565c:	4907      	ldr	r1, [pc, #28]	; (800567c <__NVIC_EnableIRQ+0x38>)
 800565e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005662:	095b      	lsrs	r3, r3, #5
 8005664:	2001      	movs	r0, #1
 8005666:	fa00 f202 	lsl.w	r2, r0, r2
 800566a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800566e:	bf00      	nop
 8005670:	370c      	adds	r7, #12
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	e000e100 	.word	0xe000e100

08005680 <__NVIC_SetPriority>:
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	4603      	mov	r3, r0
 8005688:	6039      	str	r1, [r7, #0]
 800568a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800568c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005690:	2b00      	cmp	r3, #0
 8005692:	db0a      	blt.n	80056aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	b2da      	uxtb	r2, r3
 8005698:	490c      	ldr	r1, [pc, #48]	; (80056cc <__NVIC_SetPriority+0x4c>)
 800569a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800569e:	0112      	lsls	r2, r2, #4
 80056a0:	b2d2      	uxtb	r2, r2
 80056a2:	440b      	add	r3, r1
 80056a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80056a8:	e00a      	b.n	80056c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	b2da      	uxtb	r2, r3
 80056ae:	4908      	ldr	r1, [pc, #32]	; (80056d0 <__NVIC_SetPriority+0x50>)
 80056b0:	79fb      	ldrb	r3, [r7, #7]
 80056b2:	f003 030f 	and.w	r3, r3, #15
 80056b6:	3b04      	subs	r3, #4
 80056b8:	0112      	lsls	r2, r2, #4
 80056ba:	b2d2      	uxtb	r2, r2
 80056bc:	440b      	add	r3, r1
 80056be:	761a      	strb	r2, [r3, #24]
}
 80056c0:	bf00      	nop
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr
 80056cc:	e000e100 	.word	0xe000e100
 80056d0:	e000ed00 	.word	0xe000ed00

080056d4 <NVIC_EncodePriority>:
{
 80056d4:	b480      	push	{r7}
 80056d6:	b089      	sub	sp, #36	; 0x24
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f003 0307 	and.w	r3, r3, #7
 80056e6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	f1c3 0307 	rsb	r3, r3, #7
 80056ee:	2b04      	cmp	r3, #4
 80056f0:	bf28      	it	cs
 80056f2:	2304      	movcs	r3, #4
 80056f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	3304      	adds	r3, #4
 80056fa:	2b06      	cmp	r3, #6
 80056fc:	d902      	bls.n	8005704 <NVIC_EncodePriority+0x30>
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	3b03      	subs	r3, #3
 8005702:	e000      	b.n	8005706 <NVIC_EncodePriority+0x32>
 8005704:	2300      	movs	r3, #0
 8005706:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005708:	f04f 32ff 	mov.w	r2, #4294967295
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	fa02 f303 	lsl.w	r3, r2, r3
 8005712:	43da      	mvns	r2, r3
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	401a      	ands	r2, r3
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800571c:	f04f 31ff 	mov.w	r1, #4294967295
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	fa01 f303 	lsl.w	r3, r1, r3
 8005726:	43d9      	mvns	r1, r3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800572c:	4313      	orrs	r3, r2
}
 800572e:	4618      	mov	r0, r3
 8005730:	3724      	adds	r7, #36	; 0x24
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
	...

0800573c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b082      	sub	sp, #8
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	3b01      	subs	r3, #1
 8005748:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800574c:	d301      	bcc.n	8005752 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800574e:	2301      	movs	r3, #1
 8005750:	e00f      	b.n	8005772 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005752:	4a0a      	ldr	r2, [pc, #40]	; (800577c <SysTick_Config+0x40>)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	3b01      	subs	r3, #1
 8005758:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800575a:	210f      	movs	r1, #15
 800575c:	f04f 30ff 	mov.w	r0, #4294967295
 8005760:	f7ff ff8e 	bl	8005680 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005764:	4b05      	ldr	r3, [pc, #20]	; (800577c <SysTick_Config+0x40>)
 8005766:	2200      	movs	r2, #0
 8005768:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800576a:	4b04      	ldr	r3, [pc, #16]	; (800577c <SysTick_Config+0x40>)
 800576c:	2207      	movs	r2, #7
 800576e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3708      	adds	r7, #8
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	e000e010 	.word	0xe000e010

08005780 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f7ff ff29 	bl	80055e0 <__NVIC_SetPriorityGrouping>
}
 800578e:	bf00      	nop
 8005790:	3708      	adds	r7, #8
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}

08005796 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005796:	b580      	push	{r7, lr}
 8005798:	b086      	sub	sp, #24
 800579a:	af00      	add	r7, sp, #0
 800579c:	4603      	mov	r3, r0
 800579e:	60b9      	str	r1, [r7, #8]
 80057a0:	607a      	str	r2, [r7, #4]
 80057a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80057a4:	2300      	movs	r3, #0
 80057a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80057a8:	f7ff ff3e 	bl	8005628 <__NVIC_GetPriorityGrouping>
 80057ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	68b9      	ldr	r1, [r7, #8]
 80057b2:	6978      	ldr	r0, [r7, #20]
 80057b4:	f7ff ff8e 	bl	80056d4 <NVIC_EncodePriority>
 80057b8:	4602      	mov	r2, r0
 80057ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057be:	4611      	mov	r1, r2
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff ff5d 	bl	8005680 <__NVIC_SetPriority>
}
 80057c6:	bf00      	nop
 80057c8:	3718      	adds	r7, #24
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057ce:	b580      	push	{r7, lr}
 80057d0:	b082      	sub	sp, #8
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	4603      	mov	r3, r0
 80057d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057dc:	4618      	mov	r0, r3
 80057de:	f7ff ff31 	bl	8005644 <__NVIC_EnableIRQ>
}
 80057e2:	bf00      	nop
 80057e4:	3708      	adds	r7, #8
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}

080057ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b082      	sub	sp, #8
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f7ff ffa2 	bl	800573c <SysTick_Config>
 80057f8:	4603      	mov	r3, r0
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3708      	adds	r7, #8
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
	...

08005804 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b086      	sub	sp, #24
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005810:	f7ff fad8 	bl	8004dc4 <HAL_GetTick>
 8005814:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d101      	bne.n	8005820 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e099      	b.n	8005954 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2202      	movs	r2, #2
 8005824:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f022 0201 	bic.w	r2, r2, #1
 800583e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005840:	e00f      	b.n	8005862 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005842:	f7ff fabf 	bl	8004dc4 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	2b05      	cmp	r3, #5
 800584e:	d908      	bls.n	8005862 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2220      	movs	r2, #32
 8005854:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2203      	movs	r2, #3
 800585a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e078      	b.n	8005954 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1e8      	bne.n	8005842 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005878:	697a      	ldr	r2, [r7, #20]
 800587a:	4b38      	ldr	r3, [pc, #224]	; (800595c <HAL_DMA_Init+0x158>)
 800587c:	4013      	ands	r3, r2
 800587e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685a      	ldr	r2, [r3, #4]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800588e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	691b      	ldr	r3, [r3, #16]
 8005894:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800589a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6a1b      	ldr	r3, [r3, #32]
 80058ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80058ae:	697a      	ldr	r2, [r7, #20]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b8:	2b04      	cmp	r3, #4
 80058ba:	d107      	bne.n	80058cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058c4:	4313      	orrs	r3, r2
 80058c6:	697a      	ldr	r2, [r7, #20]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	697a      	ldr	r2, [r7, #20]
 80058d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	f023 0307 	bic.w	r3, r3, #7
 80058e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e8:	697a      	ldr	r2, [r7, #20]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d117      	bne.n	8005926 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005904:	2b00      	cmp	r3, #0
 8005906:	d00e      	beq.n	8005926 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 fb0d 	bl	8005f28 <DMA_CheckFifoParam>
 800590e:	4603      	mov	r3, r0
 8005910:	2b00      	cmp	r3, #0
 8005912:	d008      	beq.n	8005926 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2240      	movs	r2, #64	; 0x40
 8005918:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005922:	2301      	movs	r3, #1
 8005924:	e016      	b.n	8005954 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	697a      	ldr	r2, [r7, #20]
 800592c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 fac4 	bl	8005ebc <DMA_CalcBaseAndBitshift>
 8005934:	4603      	mov	r3, r0
 8005936:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800593c:	223f      	movs	r2, #63	; 0x3f
 800593e:	409a      	lsls	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2201      	movs	r2, #1
 800594e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3718      	adds	r7, #24
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	f010803f 	.word	0xf010803f

08005960 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	607a      	str	r2, [r7, #4]
 800596c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800596e:	2300      	movs	r3, #0
 8005970:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005976:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800597e:	2b01      	cmp	r3, #1
 8005980:	d101      	bne.n	8005986 <HAL_DMA_Start_IT+0x26>
 8005982:	2302      	movs	r3, #2
 8005984:	e040      	b.n	8005a08 <HAL_DMA_Start_IT+0xa8>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2201      	movs	r2, #1
 800598a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005994:	b2db      	uxtb	r3, r3
 8005996:	2b01      	cmp	r3, #1
 8005998:	d12f      	bne.n	80059fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2202      	movs	r2, #2
 800599e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	68b9      	ldr	r1, [r7, #8]
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f000 fa56 	bl	8005e60 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059b8:	223f      	movs	r2, #63	; 0x3f
 80059ba:	409a      	lsls	r2, r3
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f042 0216 	orr.w	r2, r2, #22
 80059ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d007      	beq.n	80059e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f042 0208 	orr.w	r2, r2, #8
 80059e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f042 0201 	orr.w	r2, r2, #1
 80059f6:	601a      	str	r2, [r3, #0]
 80059f8:	e005      	b.n	8005a06 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005a02:	2302      	movs	r3, #2
 8005a04:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005a06:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3718      	adds	r7, #24
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a1c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005a1e:	f7ff f9d1 	bl	8004dc4 <HAL_GetTick>
 8005a22:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d008      	beq.n	8005a42 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2280      	movs	r2, #128	; 0x80
 8005a34:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e052      	b.n	8005ae8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f022 0216 	bic.w	r2, r2, #22
 8005a50:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	695a      	ldr	r2, [r3, #20]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a60:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d103      	bne.n	8005a72 <HAL_DMA_Abort+0x62>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d007      	beq.n	8005a82 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f022 0208 	bic.w	r2, r2, #8
 8005a80:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f022 0201 	bic.w	r2, r2, #1
 8005a90:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a92:	e013      	b.n	8005abc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005a94:	f7ff f996 	bl	8004dc4 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b05      	cmp	r3, #5
 8005aa0:	d90c      	bls.n	8005abc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2220      	movs	r2, #32
 8005aa6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2203      	movs	r2, #3
 8005aac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e015      	b.n	8005ae8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d1e4      	bne.n	8005a94 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ace:	223f      	movs	r2, #63	; 0x3f
 8005ad0:	409a      	lsls	r2, r3
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005ae6:	2300      	movs	r3, #0
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3710      	adds	r7, #16
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	2b02      	cmp	r3, #2
 8005b02:	d004      	beq.n	8005b0e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2280      	movs	r2, #128	; 0x80
 8005b08:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e00c      	b.n	8005b28 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2205      	movs	r2, #5
 8005b12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f022 0201 	bic.w	r2, r2, #1
 8005b24:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b086      	sub	sp, #24
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005b40:	4b8e      	ldr	r3, [pc, #568]	; (8005d7c <HAL_DMA_IRQHandler+0x248>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a8e      	ldr	r2, [pc, #568]	; (8005d80 <HAL_DMA_IRQHandler+0x24c>)
 8005b46:	fba2 2303 	umull	r2, r3, r2, r3
 8005b4a:	0a9b      	lsrs	r3, r3, #10
 8005b4c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b52:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b5e:	2208      	movs	r2, #8
 8005b60:	409a      	lsls	r2, r3
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	4013      	ands	r3, r2
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d01a      	beq.n	8005ba0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0304 	and.w	r3, r3, #4
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d013      	beq.n	8005ba0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f022 0204 	bic.w	r2, r2, #4
 8005b86:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b8c:	2208      	movs	r2, #8
 8005b8e:	409a      	lsls	r2, r3
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b98:	f043 0201 	orr.w	r2, r3, #1
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	409a      	lsls	r2, r3
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	4013      	ands	r3, r2
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d012      	beq.n	8005bd6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	695b      	ldr	r3, [r3, #20]
 8005bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00b      	beq.n	8005bd6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	409a      	lsls	r2, r3
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bce:	f043 0202 	orr.w	r2, r3, #2
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bda:	2204      	movs	r2, #4
 8005bdc:	409a      	lsls	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	4013      	ands	r3, r2
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d012      	beq.n	8005c0c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0302 	and.w	r3, r3, #2
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d00b      	beq.n	8005c0c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bf8:	2204      	movs	r2, #4
 8005bfa:	409a      	lsls	r2, r3
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c04:	f043 0204 	orr.w	r2, r3, #4
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c10:	2210      	movs	r2, #16
 8005c12:	409a      	lsls	r2, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	4013      	ands	r3, r2
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d043      	beq.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 0308 	and.w	r3, r3, #8
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d03c      	beq.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c2e:	2210      	movs	r2, #16
 8005c30:	409a      	lsls	r2, r3
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d018      	beq.n	8005c76 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d108      	bne.n	8005c64 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d024      	beq.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	4798      	blx	r3
 8005c62:	e01f      	b.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d01b      	beq.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	4798      	blx	r3
 8005c74:	e016      	b.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d107      	bne.n	8005c94 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f022 0208 	bic.w	r2, r2, #8
 8005c92:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d003      	beq.n	8005ca4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ca8:	2220      	movs	r2, #32
 8005caa:	409a      	lsls	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	4013      	ands	r3, r2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f000 808f 	beq.w	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 0310 	and.w	r3, r3, #16
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 8087 	beq.w	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cca:	2220      	movs	r2, #32
 8005ccc:	409a      	lsls	r2, r3
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	2b05      	cmp	r3, #5
 8005cdc:	d136      	bne.n	8005d4c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f022 0216 	bic.w	r2, r2, #22
 8005cec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	695a      	ldr	r2, [r3, #20]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cfc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d103      	bne.n	8005d0e <HAL_DMA_IRQHandler+0x1da>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d007      	beq.n	8005d1e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f022 0208 	bic.w	r2, r2, #8
 8005d1c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d22:	223f      	movs	r2, #63	; 0x3f
 8005d24:	409a      	lsls	r2, r3
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d07e      	beq.n	8005e40 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	4798      	blx	r3
        }
        return;
 8005d4a:	e079      	b.n	8005e40 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d01d      	beq.n	8005d96 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d10d      	bne.n	8005d84 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d031      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	4798      	blx	r3
 8005d78:	e02c      	b.n	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
 8005d7a:	bf00      	nop
 8005d7c:	20000328 	.word	0x20000328
 8005d80:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d023      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	4798      	blx	r3
 8005d94:	e01e      	b.n	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10f      	bne.n	8005dc4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 0210 	bic.w	r2, r2, #16
 8005db2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d003      	beq.n	8005dd4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d032      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005de0:	f003 0301 	and.w	r3, r3, #1
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d022      	beq.n	8005e2e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2205      	movs	r2, #5
 8005dec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f022 0201 	bic.w	r2, r2, #1
 8005dfe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	3301      	adds	r3, #1
 8005e04:	60bb      	str	r3, [r7, #8]
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d307      	bcc.n	8005e1c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d1f2      	bne.n	8005e00 <HAL_DMA_IRQHandler+0x2cc>
 8005e1a:	e000      	b.n	8005e1e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005e1c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d005      	beq.n	8005e42 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	4798      	blx	r3
 8005e3e:	e000      	b.n	8005e42 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005e40:	bf00      	nop
    }
  }
}
 8005e42:	3718      	adds	r7, #24
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	370c      	adds	r7, #12
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b085      	sub	sp, #20
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	607a      	str	r2, [r7, #4]
 8005e6c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005e7c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	683a      	ldr	r2, [r7, #0]
 8005e84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	2b40      	cmp	r3, #64	; 0x40
 8005e8c:	d108      	bne.n	8005ea0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68ba      	ldr	r2, [r7, #8]
 8005e9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005e9e:	e007      	b.n	8005eb0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68ba      	ldr	r2, [r7, #8]
 8005ea6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	60da      	str	r2, [r3, #12]
}
 8005eb0:	bf00      	nop
 8005eb2:	3714      	adds	r7, #20
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b085      	sub	sp, #20
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	3b10      	subs	r3, #16
 8005ecc:	4a14      	ldr	r2, [pc, #80]	; (8005f20 <DMA_CalcBaseAndBitshift+0x64>)
 8005ece:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed2:	091b      	lsrs	r3, r3, #4
 8005ed4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005ed6:	4a13      	ldr	r2, [pc, #76]	; (8005f24 <DMA_CalcBaseAndBitshift+0x68>)
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	4413      	add	r3, r2
 8005edc:	781b      	ldrb	r3, [r3, #0]
 8005ede:	461a      	mov	r2, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2b03      	cmp	r3, #3
 8005ee8:	d909      	bls.n	8005efe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005ef2:	f023 0303 	bic.w	r3, r3, #3
 8005ef6:	1d1a      	adds	r2, r3, #4
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	659a      	str	r2, [r3, #88]	; 0x58
 8005efc:	e007      	b.n	8005f0e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005f06:	f023 0303 	bic.w	r3, r3, #3
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3714      	adds	r7, #20
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	aaaaaaab 	.word	0xaaaaaaab
 8005f24:	0800d268 	.word	0x0800d268

08005f28 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b085      	sub	sp, #20
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f30:	2300      	movs	r3, #0
 8005f32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f38:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d11f      	bne.n	8005f82 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	2b03      	cmp	r3, #3
 8005f46:	d856      	bhi.n	8005ff6 <DMA_CheckFifoParam+0xce>
 8005f48:	a201      	add	r2, pc, #4	; (adr r2, 8005f50 <DMA_CheckFifoParam+0x28>)
 8005f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f4e:	bf00      	nop
 8005f50:	08005f61 	.word	0x08005f61
 8005f54:	08005f73 	.word	0x08005f73
 8005f58:	08005f61 	.word	0x08005f61
 8005f5c:	08005ff7 	.word	0x08005ff7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d046      	beq.n	8005ffa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f70:	e043      	b.n	8005ffa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f76:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f7a:	d140      	bne.n	8005ffe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f80:	e03d      	b.n	8005ffe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	699b      	ldr	r3, [r3, #24]
 8005f86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f8a:	d121      	bne.n	8005fd0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	2b03      	cmp	r3, #3
 8005f90:	d837      	bhi.n	8006002 <DMA_CheckFifoParam+0xda>
 8005f92:	a201      	add	r2, pc, #4	; (adr r2, 8005f98 <DMA_CheckFifoParam+0x70>)
 8005f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f98:	08005fa9 	.word	0x08005fa9
 8005f9c:	08005faf 	.word	0x08005faf
 8005fa0:	08005fa9 	.word	0x08005fa9
 8005fa4:	08005fc1 	.word	0x08005fc1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	73fb      	strb	r3, [r7, #15]
      break;
 8005fac:	e030      	b.n	8006010 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d025      	beq.n	8006006 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005fbe:	e022      	b.n	8006006 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fc4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005fc8:	d11f      	bne.n	800600a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005fce:	e01c      	b.n	800600a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	2b02      	cmp	r3, #2
 8005fd4:	d903      	bls.n	8005fde <DMA_CheckFifoParam+0xb6>
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	2b03      	cmp	r3, #3
 8005fda:	d003      	beq.n	8005fe4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005fdc:	e018      	b.n	8006010 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	73fb      	strb	r3, [r7, #15]
      break;
 8005fe2:	e015      	b.n	8006010 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00e      	beq.n	800600e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ff4:	e00b      	b.n	800600e <DMA_CheckFifoParam+0xe6>
      break;
 8005ff6:	bf00      	nop
 8005ff8:	e00a      	b.n	8006010 <DMA_CheckFifoParam+0xe8>
      break;
 8005ffa:	bf00      	nop
 8005ffc:	e008      	b.n	8006010 <DMA_CheckFifoParam+0xe8>
      break;
 8005ffe:	bf00      	nop
 8006000:	e006      	b.n	8006010 <DMA_CheckFifoParam+0xe8>
      break;
 8006002:	bf00      	nop
 8006004:	e004      	b.n	8006010 <DMA_CheckFifoParam+0xe8>
      break;
 8006006:	bf00      	nop
 8006008:	e002      	b.n	8006010 <DMA_CheckFifoParam+0xe8>
      break;   
 800600a:	bf00      	nop
 800600c:	e000      	b.n	8006010 <DMA_CheckFifoParam+0xe8>
      break;
 800600e:	bf00      	nop
    }
  } 
  
  return status; 
 8006010:	7bfb      	ldrb	r3, [r7, #15]
}
 8006012:	4618      	mov	r0, r3
 8006014:	3714      	adds	r7, #20
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop

08006020 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006020:	b480      	push	{r7}
 8006022:	b089      	sub	sp, #36	; 0x24
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800602a:	2300      	movs	r3, #0
 800602c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800602e:	2300      	movs	r3, #0
 8006030:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006032:	2300      	movs	r3, #0
 8006034:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006036:	2300      	movs	r3, #0
 8006038:	61fb      	str	r3, [r7, #28]
 800603a:	e159      	b.n	80062f0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800603c:	2201      	movs	r2, #1
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	fa02 f303 	lsl.w	r3, r2, r3
 8006044:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	4013      	ands	r3, r2
 800604e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006050:	693a      	ldr	r2, [r7, #16]
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	429a      	cmp	r2, r3
 8006056:	f040 8148 	bne.w	80062ea <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	f003 0303 	and.w	r3, r3, #3
 8006062:	2b01      	cmp	r3, #1
 8006064:	d005      	beq.n	8006072 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800606e:	2b02      	cmp	r3, #2
 8006070:	d130      	bne.n	80060d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	005b      	lsls	r3, r3, #1
 800607c:	2203      	movs	r2, #3
 800607e:	fa02 f303 	lsl.w	r3, r2, r3
 8006082:	43db      	mvns	r3, r3
 8006084:	69ba      	ldr	r2, [r7, #24]
 8006086:	4013      	ands	r3, r2
 8006088:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	68da      	ldr	r2, [r3, #12]
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	005b      	lsls	r3, r3, #1
 8006092:	fa02 f303 	lsl.w	r3, r2, r3
 8006096:	69ba      	ldr	r2, [r7, #24]
 8006098:	4313      	orrs	r3, r2
 800609a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	69ba      	ldr	r2, [r7, #24]
 80060a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80060a8:	2201      	movs	r2, #1
 80060aa:	69fb      	ldr	r3, [r7, #28]
 80060ac:	fa02 f303 	lsl.w	r3, r2, r3
 80060b0:	43db      	mvns	r3, r3
 80060b2:	69ba      	ldr	r2, [r7, #24]
 80060b4:	4013      	ands	r3, r2
 80060b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	091b      	lsrs	r3, r3, #4
 80060be:	f003 0201 	and.w	r2, r3, #1
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	fa02 f303 	lsl.w	r3, r2, r3
 80060c8:	69ba      	ldr	r2, [r7, #24]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	69ba      	ldr	r2, [r7, #24]
 80060d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	f003 0303 	and.w	r3, r3, #3
 80060dc:	2b03      	cmp	r3, #3
 80060de:	d017      	beq.n	8006110 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	005b      	lsls	r3, r3, #1
 80060ea:	2203      	movs	r2, #3
 80060ec:	fa02 f303 	lsl.w	r3, r2, r3
 80060f0:	43db      	mvns	r3, r3
 80060f2:	69ba      	ldr	r2, [r7, #24]
 80060f4:	4013      	ands	r3, r2
 80060f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	689a      	ldr	r2, [r3, #8]
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	005b      	lsls	r3, r3, #1
 8006100:	fa02 f303 	lsl.w	r3, r2, r3
 8006104:	69ba      	ldr	r2, [r7, #24]
 8006106:	4313      	orrs	r3, r2
 8006108:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	69ba      	ldr	r2, [r7, #24]
 800610e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	f003 0303 	and.w	r3, r3, #3
 8006118:	2b02      	cmp	r3, #2
 800611a:	d123      	bne.n	8006164 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	08da      	lsrs	r2, r3, #3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	3208      	adds	r2, #8
 8006124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006128:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	f003 0307 	and.w	r3, r3, #7
 8006130:	009b      	lsls	r3, r3, #2
 8006132:	220f      	movs	r2, #15
 8006134:	fa02 f303 	lsl.w	r3, r2, r3
 8006138:	43db      	mvns	r3, r3
 800613a:	69ba      	ldr	r2, [r7, #24]
 800613c:	4013      	ands	r3, r2
 800613e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	691a      	ldr	r2, [r3, #16]
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	f003 0307 	and.w	r3, r3, #7
 800614a:	009b      	lsls	r3, r3, #2
 800614c:	fa02 f303 	lsl.w	r3, r2, r3
 8006150:	69ba      	ldr	r2, [r7, #24]
 8006152:	4313      	orrs	r3, r2
 8006154:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	08da      	lsrs	r2, r3, #3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	3208      	adds	r2, #8
 800615e:	69b9      	ldr	r1, [r7, #24]
 8006160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	005b      	lsls	r3, r3, #1
 800616e:	2203      	movs	r2, #3
 8006170:	fa02 f303 	lsl.w	r3, r2, r3
 8006174:	43db      	mvns	r3, r3
 8006176:	69ba      	ldr	r2, [r7, #24]
 8006178:	4013      	ands	r3, r2
 800617a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	f003 0203 	and.w	r2, r3, #3
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	005b      	lsls	r3, r3, #1
 8006188:	fa02 f303 	lsl.w	r3, r2, r3
 800618c:	69ba      	ldr	r2, [r7, #24]
 800618e:	4313      	orrs	r3, r2
 8006190:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	f000 80a2 	beq.w	80062ea <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061a6:	2300      	movs	r3, #0
 80061a8:	60fb      	str	r3, [r7, #12]
 80061aa:	4b57      	ldr	r3, [pc, #348]	; (8006308 <HAL_GPIO_Init+0x2e8>)
 80061ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ae:	4a56      	ldr	r2, [pc, #344]	; (8006308 <HAL_GPIO_Init+0x2e8>)
 80061b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80061b4:	6453      	str	r3, [r2, #68]	; 0x44
 80061b6:	4b54      	ldr	r3, [pc, #336]	; (8006308 <HAL_GPIO_Init+0x2e8>)
 80061b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061be:	60fb      	str	r3, [r7, #12]
 80061c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80061c2:	4a52      	ldr	r2, [pc, #328]	; (800630c <HAL_GPIO_Init+0x2ec>)
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	089b      	lsrs	r3, r3, #2
 80061c8:	3302      	adds	r3, #2
 80061ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	f003 0303 	and.w	r3, r3, #3
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	220f      	movs	r2, #15
 80061da:	fa02 f303 	lsl.w	r3, r2, r3
 80061de:	43db      	mvns	r3, r3
 80061e0:	69ba      	ldr	r2, [r7, #24]
 80061e2:	4013      	ands	r3, r2
 80061e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a49      	ldr	r2, [pc, #292]	; (8006310 <HAL_GPIO_Init+0x2f0>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d019      	beq.n	8006222 <HAL_GPIO_Init+0x202>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4a48      	ldr	r2, [pc, #288]	; (8006314 <HAL_GPIO_Init+0x2f4>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d013      	beq.n	800621e <HAL_GPIO_Init+0x1fe>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a47      	ldr	r2, [pc, #284]	; (8006318 <HAL_GPIO_Init+0x2f8>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d00d      	beq.n	800621a <HAL_GPIO_Init+0x1fa>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4a46      	ldr	r2, [pc, #280]	; (800631c <HAL_GPIO_Init+0x2fc>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d007      	beq.n	8006216 <HAL_GPIO_Init+0x1f6>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a45      	ldr	r2, [pc, #276]	; (8006320 <HAL_GPIO_Init+0x300>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d101      	bne.n	8006212 <HAL_GPIO_Init+0x1f2>
 800620e:	2304      	movs	r3, #4
 8006210:	e008      	b.n	8006224 <HAL_GPIO_Init+0x204>
 8006212:	2307      	movs	r3, #7
 8006214:	e006      	b.n	8006224 <HAL_GPIO_Init+0x204>
 8006216:	2303      	movs	r3, #3
 8006218:	e004      	b.n	8006224 <HAL_GPIO_Init+0x204>
 800621a:	2302      	movs	r3, #2
 800621c:	e002      	b.n	8006224 <HAL_GPIO_Init+0x204>
 800621e:	2301      	movs	r3, #1
 8006220:	e000      	b.n	8006224 <HAL_GPIO_Init+0x204>
 8006222:	2300      	movs	r3, #0
 8006224:	69fa      	ldr	r2, [r7, #28]
 8006226:	f002 0203 	and.w	r2, r2, #3
 800622a:	0092      	lsls	r2, r2, #2
 800622c:	4093      	lsls	r3, r2
 800622e:	69ba      	ldr	r2, [r7, #24]
 8006230:	4313      	orrs	r3, r2
 8006232:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006234:	4935      	ldr	r1, [pc, #212]	; (800630c <HAL_GPIO_Init+0x2ec>)
 8006236:	69fb      	ldr	r3, [r7, #28]
 8006238:	089b      	lsrs	r3, r3, #2
 800623a:	3302      	adds	r3, #2
 800623c:	69ba      	ldr	r2, [r7, #24]
 800623e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006242:	4b38      	ldr	r3, [pc, #224]	; (8006324 <HAL_GPIO_Init+0x304>)
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	43db      	mvns	r3, r3
 800624c:	69ba      	ldr	r2, [r7, #24]
 800624e:	4013      	ands	r3, r2
 8006250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800625a:	2b00      	cmp	r3, #0
 800625c:	d003      	beq.n	8006266 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800625e:	69ba      	ldr	r2, [r7, #24]
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	4313      	orrs	r3, r2
 8006264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006266:	4a2f      	ldr	r2, [pc, #188]	; (8006324 <HAL_GPIO_Init+0x304>)
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800626c:	4b2d      	ldr	r3, [pc, #180]	; (8006324 <HAL_GPIO_Init+0x304>)
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	43db      	mvns	r3, r3
 8006276:	69ba      	ldr	r2, [r7, #24]
 8006278:	4013      	ands	r3, r2
 800627a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d003      	beq.n	8006290 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006288:	69ba      	ldr	r2, [r7, #24]
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	4313      	orrs	r3, r2
 800628e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006290:	4a24      	ldr	r2, [pc, #144]	; (8006324 <HAL_GPIO_Init+0x304>)
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006296:	4b23      	ldr	r3, [pc, #140]	; (8006324 <HAL_GPIO_Init+0x304>)
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	43db      	mvns	r3, r3
 80062a0:	69ba      	ldr	r2, [r7, #24]
 80062a2:	4013      	ands	r3, r2
 80062a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d003      	beq.n	80062ba <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80062ba:	4a1a      	ldr	r2, [pc, #104]	; (8006324 <HAL_GPIO_Init+0x304>)
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80062c0:	4b18      	ldr	r3, [pc, #96]	; (8006324 <HAL_GPIO_Init+0x304>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	43db      	mvns	r3, r3
 80062ca:	69ba      	ldr	r2, [r7, #24]
 80062cc:	4013      	ands	r3, r2
 80062ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d003      	beq.n	80062e4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80062dc:	69ba      	ldr	r2, [r7, #24]
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80062e4:	4a0f      	ldr	r2, [pc, #60]	; (8006324 <HAL_GPIO_Init+0x304>)
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	3301      	adds	r3, #1
 80062ee:	61fb      	str	r3, [r7, #28]
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	2b0f      	cmp	r3, #15
 80062f4:	f67f aea2 	bls.w	800603c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80062f8:	bf00      	nop
 80062fa:	bf00      	nop
 80062fc:	3724      	adds	r7, #36	; 0x24
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	40023800 	.word	0x40023800
 800630c:	40013800 	.word	0x40013800
 8006310:	40020000 	.word	0x40020000
 8006314:	40020400 	.word	0x40020400
 8006318:	40020800 	.word	0x40020800
 800631c:	40020c00 	.word	0x40020c00
 8006320:	40021000 	.word	0x40021000
 8006324:	40013c00 	.word	0x40013c00

08006328 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006328:	b480      	push	{r7}
 800632a:	b085      	sub	sp, #20
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	460b      	mov	r3, r1
 8006332:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	691a      	ldr	r2, [r3, #16]
 8006338:	887b      	ldrh	r3, [r7, #2]
 800633a:	4013      	ands	r3, r2
 800633c:	2b00      	cmp	r3, #0
 800633e:	d002      	beq.n	8006346 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006340:	2301      	movs	r3, #1
 8006342:	73fb      	strb	r3, [r7, #15]
 8006344:	e001      	b.n	800634a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006346:	2300      	movs	r3, #0
 8006348:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800634a:	7bfb      	ldrb	r3, [r7, #15]
}
 800634c:	4618      	mov	r0, r3
 800634e:	3714      	adds	r7, #20
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	460b      	mov	r3, r1
 8006362:	807b      	strh	r3, [r7, #2]
 8006364:	4613      	mov	r3, r2
 8006366:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006368:	787b      	ldrb	r3, [r7, #1]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d003      	beq.n	8006376 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800636e:	887a      	ldrh	r2, [r7, #2]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006374:	e003      	b.n	800637e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006376:	887b      	ldrh	r3, [r7, #2]
 8006378:	041a      	lsls	r2, r3, #16
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	619a      	str	r2, [r3, #24]
}
 800637e:	bf00      	nop
 8006380:	370c      	adds	r7, #12
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
	...

0800638c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
 8006392:	4603      	mov	r3, r0
 8006394:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006396:	4b08      	ldr	r3, [pc, #32]	; (80063b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006398:	695a      	ldr	r2, [r3, #20]
 800639a:	88fb      	ldrh	r3, [r7, #6]
 800639c:	4013      	ands	r3, r2
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d006      	beq.n	80063b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80063a2:	4a05      	ldr	r2, [pc, #20]	; (80063b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063a4:	88fb      	ldrh	r3, [r7, #6]
 80063a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80063a8:	88fb      	ldrh	r3, [r7, #6]
 80063aa:	4618      	mov	r0, r3
 80063ac:	f000 f806 	bl	80063bc <HAL_GPIO_EXTI_Callback>
  }
}
 80063b0:	bf00      	nop
 80063b2:	3708      	adds	r7, #8
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	40013c00 	.word	0x40013c00

080063bc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	4603      	mov	r3, r0
 80063c4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80063c6:	bf00      	nop
 80063c8:	370c      	adds	r7, #12
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
	...

080063d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b084      	sub	sp, #16
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e12b      	b.n	800663e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d106      	bne.n	8006400 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f7fe f9d8 	bl	80047b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2224      	movs	r2, #36	; 0x24
 8006404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f022 0201 	bic.w	r2, r2, #1
 8006416:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006426:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006436:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006438:	f001 fbd2 	bl	8007be0 <HAL_RCC_GetPCLK1Freq>
 800643c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	4a81      	ldr	r2, [pc, #516]	; (8006648 <HAL_I2C_Init+0x274>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d807      	bhi.n	8006458 <HAL_I2C_Init+0x84>
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	4a80      	ldr	r2, [pc, #512]	; (800664c <HAL_I2C_Init+0x278>)
 800644c:	4293      	cmp	r3, r2
 800644e:	bf94      	ite	ls
 8006450:	2301      	movls	r3, #1
 8006452:	2300      	movhi	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	e006      	b.n	8006466 <HAL_I2C_Init+0x92>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	4a7d      	ldr	r2, [pc, #500]	; (8006650 <HAL_I2C_Init+0x27c>)
 800645c:	4293      	cmp	r3, r2
 800645e:	bf94      	ite	ls
 8006460:	2301      	movls	r3, #1
 8006462:	2300      	movhi	r3, #0
 8006464:	b2db      	uxtb	r3, r3
 8006466:	2b00      	cmp	r3, #0
 8006468:	d001      	beq.n	800646e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e0e7      	b.n	800663e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	4a78      	ldr	r2, [pc, #480]	; (8006654 <HAL_I2C_Init+0x280>)
 8006472:	fba2 2303 	umull	r2, r3, r2, r3
 8006476:	0c9b      	lsrs	r3, r3, #18
 8006478:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68ba      	ldr	r2, [r7, #8]
 800648a:	430a      	orrs	r2, r1
 800648c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	6a1b      	ldr	r3, [r3, #32]
 8006494:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	4a6a      	ldr	r2, [pc, #424]	; (8006648 <HAL_I2C_Init+0x274>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d802      	bhi.n	80064a8 <HAL_I2C_Init+0xd4>
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	3301      	adds	r3, #1
 80064a6:	e009      	b.n	80064bc <HAL_I2C_Init+0xe8>
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80064ae:	fb02 f303 	mul.w	r3, r2, r3
 80064b2:	4a69      	ldr	r2, [pc, #420]	; (8006658 <HAL_I2C_Init+0x284>)
 80064b4:	fba2 2303 	umull	r2, r3, r2, r3
 80064b8:	099b      	lsrs	r3, r3, #6
 80064ba:	3301      	adds	r3, #1
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	6812      	ldr	r2, [r2, #0]
 80064c0:	430b      	orrs	r3, r1
 80064c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80064ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	495c      	ldr	r1, [pc, #368]	; (8006648 <HAL_I2C_Init+0x274>)
 80064d8:	428b      	cmp	r3, r1
 80064da:	d819      	bhi.n	8006510 <HAL_I2C_Init+0x13c>
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	1e59      	subs	r1, r3, #1
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	005b      	lsls	r3, r3, #1
 80064e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80064ea:	1c59      	adds	r1, r3, #1
 80064ec:	f640 73fc 	movw	r3, #4092	; 0xffc
 80064f0:	400b      	ands	r3, r1
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00a      	beq.n	800650c <HAL_I2C_Init+0x138>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	1e59      	subs	r1, r3, #1
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	005b      	lsls	r3, r3, #1
 8006500:	fbb1 f3f3 	udiv	r3, r1, r3
 8006504:	3301      	adds	r3, #1
 8006506:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800650a:	e051      	b.n	80065b0 <HAL_I2C_Init+0x1dc>
 800650c:	2304      	movs	r3, #4
 800650e:	e04f      	b.n	80065b0 <HAL_I2C_Init+0x1dc>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	689b      	ldr	r3, [r3, #8]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d111      	bne.n	800653c <HAL_I2C_Init+0x168>
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	1e58      	subs	r0, r3, #1
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6859      	ldr	r1, [r3, #4]
 8006520:	460b      	mov	r3, r1
 8006522:	005b      	lsls	r3, r3, #1
 8006524:	440b      	add	r3, r1
 8006526:	fbb0 f3f3 	udiv	r3, r0, r3
 800652a:	3301      	adds	r3, #1
 800652c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006530:	2b00      	cmp	r3, #0
 8006532:	bf0c      	ite	eq
 8006534:	2301      	moveq	r3, #1
 8006536:	2300      	movne	r3, #0
 8006538:	b2db      	uxtb	r3, r3
 800653a:	e012      	b.n	8006562 <HAL_I2C_Init+0x18e>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	1e58      	subs	r0, r3, #1
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6859      	ldr	r1, [r3, #4]
 8006544:	460b      	mov	r3, r1
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	440b      	add	r3, r1
 800654a:	0099      	lsls	r1, r3, #2
 800654c:	440b      	add	r3, r1
 800654e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006552:	3301      	adds	r3, #1
 8006554:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006558:	2b00      	cmp	r3, #0
 800655a:	bf0c      	ite	eq
 800655c:	2301      	moveq	r3, #1
 800655e:	2300      	movne	r3, #0
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d001      	beq.n	800656a <HAL_I2C_Init+0x196>
 8006566:	2301      	movs	r3, #1
 8006568:	e022      	b.n	80065b0 <HAL_I2C_Init+0x1dc>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d10e      	bne.n	8006590 <HAL_I2C_Init+0x1bc>
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	1e58      	subs	r0, r3, #1
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6859      	ldr	r1, [r3, #4]
 800657a:	460b      	mov	r3, r1
 800657c:	005b      	lsls	r3, r3, #1
 800657e:	440b      	add	r3, r1
 8006580:	fbb0 f3f3 	udiv	r3, r0, r3
 8006584:	3301      	adds	r3, #1
 8006586:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800658a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800658e:	e00f      	b.n	80065b0 <HAL_I2C_Init+0x1dc>
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	1e58      	subs	r0, r3, #1
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6859      	ldr	r1, [r3, #4]
 8006598:	460b      	mov	r3, r1
 800659a:	009b      	lsls	r3, r3, #2
 800659c:	440b      	add	r3, r1
 800659e:	0099      	lsls	r1, r3, #2
 80065a0:	440b      	add	r3, r1
 80065a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80065a6:	3301      	adds	r3, #1
 80065a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80065b0:	6879      	ldr	r1, [r7, #4]
 80065b2:	6809      	ldr	r1, [r1, #0]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	69da      	ldr	r2, [r3, #28]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6a1b      	ldr	r3, [r3, #32]
 80065ca:	431a      	orrs	r2, r3
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	430a      	orrs	r2, r1
 80065d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80065de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	6911      	ldr	r1, [r2, #16]
 80065e6:	687a      	ldr	r2, [r7, #4]
 80065e8:	68d2      	ldr	r2, [r2, #12]
 80065ea:	4311      	orrs	r1, r2
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	6812      	ldr	r2, [r2, #0]
 80065f0:	430b      	orrs	r3, r1
 80065f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	695a      	ldr	r2, [r3, #20]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	699b      	ldr	r3, [r3, #24]
 8006606:	431a      	orrs	r2, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	430a      	orrs	r2, r1
 800660e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f042 0201 	orr.w	r2, r2, #1
 800661e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2220      	movs	r2, #32
 800662a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3710      	adds	r7, #16
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	000186a0 	.word	0x000186a0
 800664c:	001e847f 	.word	0x001e847f
 8006650:	003d08ff 	.word	0x003d08ff
 8006654:	431bde83 	.word	0x431bde83
 8006658:	10624dd3 	.word	0x10624dd3

0800665c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b088      	sub	sp, #32
 8006660:	af02      	add	r7, sp, #8
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	607a      	str	r2, [r7, #4]
 8006666:	461a      	mov	r2, r3
 8006668:	460b      	mov	r3, r1
 800666a:	817b      	strh	r3, [r7, #10]
 800666c:	4613      	mov	r3, r2
 800666e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006670:	f7fe fba8 	bl	8004dc4 <HAL_GetTick>
 8006674:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b20      	cmp	r3, #32
 8006680:	f040 80e0 	bne.w	8006844 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	9300      	str	r3, [sp, #0]
 8006688:	2319      	movs	r3, #25
 800668a:	2201      	movs	r2, #1
 800668c:	4970      	ldr	r1, [pc, #448]	; (8006850 <HAL_I2C_Master_Transmit+0x1f4>)
 800668e:	68f8      	ldr	r0, [r7, #12]
 8006690:	f000 fc58 	bl	8006f44 <I2C_WaitOnFlagUntilTimeout>
 8006694:	4603      	mov	r3, r0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d001      	beq.n	800669e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800669a:	2302      	movs	r3, #2
 800669c:	e0d3      	b.n	8006846 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d101      	bne.n	80066ac <HAL_I2C_Master_Transmit+0x50>
 80066a8:	2302      	movs	r3, #2
 80066aa:	e0cc      	b.n	8006846 <HAL_I2C_Master_Transmit+0x1ea>
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 0301 	and.w	r3, r3, #1
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d007      	beq.n	80066d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f042 0201 	orr.w	r2, r2, #1
 80066d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80066e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2221      	movs	r2, #33	; 0x21
 80066e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2210      	movs	r2, #16
 80066ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	893a      	ldrh	r2, [r7, #8]
 8006702:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006708:	b29a      	uxth	r2, r3
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	4a50      	ldr	r2, [pc, #320]	; (8006854 <HAL_I2C_Master_Transmit+0x1f8>)
 8006712:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006714:	8979      	ldrh	r1, [r7, #10]
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	6a3a      	ldr	r2, [r7, #32]
 800671a:	68f8      	ldr	r0, [r7, #12]
 800671c:	f000 fac2 	bl	8006ca4 <I2C_MasterRequestWrite>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d001      	beq.n	800672a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e08d      	b.n	8006846 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800672a:	2300      	movs	r3, #0
 800672c:	613b      	str	r3, [r7, #16]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	695b      	ldr	r3, [r3, #20]
 8006734:	613b      	str	r3, [r7, #16]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	699b      	ldr	r3, [r3, #24]
 800673c:	613b      	str	r3, [r7, #16]
 800673e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006740:	e066      	b.n	8006810 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	6a39      	ldr	r1, [r7, #32]
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f000 fcd2 	bl	80070f0 <I2C_WaitOnTXEFlagUntilTimeout>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d00d      	beq.n	800676e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006756:	2b04      	cmp	r3, #4
 8006758:	d107      	bne.n	800676a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006768:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e06b      	b.n	8006846 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006772:	781a      	ldrb	r2, [r3, #0]
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677e:	1c5a      	adds	r2, r3, #1
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006788:	b29b      	uxth	r3, r3
 800678a:	3b01      	subs	r3, #1
 800678c:	b29a      	uxth	r2, r3
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006796:	3b01      	subs	r3, #1
 8006798:	b29a      	uxth	r2, r3
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	f003 0304 	and.w	r3, r3, #4
 80067a8:	2b04      	cmp	r3, #4
 80067aa:	d11b      	bne.n	80067e4 <HAL_I2C_Master_Transmit+0x188>
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d017      	beq.n	80067e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b8:	781a      	ldrb	r2, [r3, #0]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c4:	1c5a      	adds	r2, r3, #1
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	3b01      	subs	r3, #1
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067dc:	3b01      	subs	r3, #1
 80067de:	b29a      	uxth	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067e4:	697a      	ldr	r2, [r7, #20]
 80067e6:	6a39      	ldr	r1, [r7, #32]
 80067e8:	68f8      	ldr	r0, [r7, #12]
 80067ea:	f000 fcc2 	bl	8007172 <I2C_WaitOnBTFFlagUntilTimeout>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d00d      	beq.n	8006810 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f8:	2b04      	cmp	r3, #4
 80067fa:	d107      	bne.n	800680c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800680a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e01a      	b.n	8006846 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006814:	2b00      	cmp	r3, #0
 8006816:	d194      	bne.n	8006742 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006826:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2220      	movs	r2, #32
 800682c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006840:	2300      	movs	r3, #0
 8006842:	e000      	b.n	8006846 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006844:	2302      	movs	r3, #2
  }
}
 8006846:	4618      	mov	r0, r3
 8006848:	3718      	adds	r7, #24
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	00100002 	.word	0x00100002
 8006854:	ffff0000 	.word	0xffff0000

08006858 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b08c      	sub	sp, #48	; 0x30
 800685c:	af02      	add	r7, sp, #8
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	607a      	str	r2, [r7, #4]
 8006862:	461a      	mov	r2, r3
 8006864:	460b      	mov	r3, r1
 8006866:	817b      	strh	r3, [r7, #10]
 8006868:	4613      	mov	r3, r2
 800686a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800686c:	f7fe faaa 	bl	8004dc4 <HAL_GetTick>
 8006870:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006878:	b2db      	uxtb	r3, r3
 800687a:	2b20      	cmp	r3, #32
 800687c:	f040 820b 	bne.w	8006c96 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006882:	9300      	str	r3, [sp, #0]
 8006884:	2319      	movs	r3, #25
 8006886:	2201      	movs	r2, #1
 8006888:	497c      	ldr	r1, [pc, #496]	; (8006a7c <HAL_I2C_Master_Receive+0x224>)
 800688a:	68f8      	ldr	r0, [r7, #12]
 800688c:	f000 fb5a 	bl	8006f44 <I2C_WaitOnFlagUntilTimeout>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006896:	2302      	movs	r3, #2
 8006898:	e1fe      	b.n	8006c98 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068a0:	2b01      	cmp	r3, #1
 80068a2:	d101      	bne.n	80068a8 <HAL_I2C_Master_Receive+0x50>
 80068a4:	2302      	movs	r3, #2
 80068a6:	e1f7      	b.n	8006c98 <HAL_I2C_Master_Receive+0x440>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0301 	and.w	r3, r3, #1
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d007      	beq.n	80068ce <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f042 0201 	orr.w	r2, r2, #1
 80068cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068dc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2222      	movs	r2, #34	; 0x22
 80068e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2210      	movs	r2, #16
 80068ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	893a      	ldrh	r2, [r7, #8]
 80068fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006904:	b29a      	uxth	r2, r3
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	4a5c      	ldr	r2, [pc, #368]	; (8006a80 <HAL_I2C_Master_Receive+0x228>)
 800690e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006910:	8979      	ldrh	r1, [r7, #10]
 8006912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006914:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006916:	68f8      	ldr	r0, [r7, #12]
 8006918:	f000 fa46 	bl	8006da8 <I2C_MasterRequestRead>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	d001      	beq.n	8006926 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e1b8      	b.n	8006c98 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800692a:	2b00      	cmp	r3, #0
 800692c:	d113      	bne.n	8006956 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800692e:	2300      	movs	r3, #0
 8006930:	623b      	str	r3, [r7, #32]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	695b      	ldr	r3, [r3, #20]
 8006938:	623b      	str	r3, [r7, #32]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	623b      	str	r3, [r7, #32]
 8006942:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006952:	601a      	str	r2, [r3, #0]
 8006954:	e18c      	b.n	8006c70 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800695a:	2b01      	cmp	r3, #1
 800695c:	d11b      	bne.n	8006996 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800696c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800696e:	2300      	movs	r3, #0
 8006970:	61fb      	str	r3, [r7, #28]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	695b      	ldr	r3, [r3, #20]
 8006978:	61fb      	str	r3, [r7, #28]
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	699b      	ldr	r3, [r3, #24]
 8006980:	61fb      	str	r3, [r7, #28]
 8006982:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006992:	601a      	str	r2, [r3, #0]
 8006994:	e16c      	b.n	8006c70 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800699a:	2b02      	cmp	r3, #2
 800699c:	d11b      	bne.n	80069d6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069ac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069be:	2300      	movs	r3, #0
 80069c0:	61bb      	str	r3, [r7, #24]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	695b      	ldr	r3, [r3, #20]
 80069c8:	61bb      	str	r3, [r7, #24]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	699b      	ldr	r3, [r3, #24]
 80069d0:	61bb      	str	r3, [r7, #24]
 80069d2:	69bb      	ldr	r3, [r7, #24]
 80069d4:	e14c      	b.n	8006c70 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80069e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069e6:	2300      	movs	r3, #0
 80069e8:	617b      	str	r3, [r7, #20]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	695b      	ldr	r3, [r3, #20]
 80069f0:	617b      	str	r3, [r7, #20]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	699b      	ldr	r3, [r3, #24]
 80069f8:	617b      	str	r3, [r7, #20]
 80069fa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80069fc:	e138      	b.n	8006c70 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a02:	2b03      	cmp	r3, #3
 8006a04:	f200 80f1 	bhi.w	8006bea <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d123      	bne.n	8006a58 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a12:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a14:	68f8      	ldr	r0, [r7, #12]
 8006a16:	f000 fbed 	bl	80071f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d001      	beq.n	8006a24 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	e139      	b.n	8006c98 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	691a      	ldr	r2, [r3, #16]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a2e:	b2d2      	uxtb	r2, r2
 8006a30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a36:	1c5a      	adds	r2, r3, #1
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a40:	3b01      	subs	r3, #1
 8006a42:	b29a      	uxth	r2, r3
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	3b01      	subs	r3, #1
 8006a50:	b29a      	uxth	r2, r3
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a56:	e10b      	b.n	8006c70 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a5c:	2b02      	cmp	r3, #2
 8006a5e:	d14e      	bne.n	8006afe <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a62:	9300      	str	r3, [sp, #0]
 8006a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a66:	2200      	movs	r2, #0
 8006a68:	4906      	ldr	r1, [pc, #24]	; (8006a84 <HAL_I2C_Master_Receive+0x22c>)
 8006a6a:	68f8      	ldr	r0, [r7, #12]
 8006a6c:	f000 fa6a 	bl	8006f44 <I2C_WaitOnFlagUntilTimeout>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d008      	beq.n	8006a88 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	e10e      	b.n	8006c98 <HAL_I2C_Master_Receive+0x440>
 8006a7a:	bf00      	nop
 8006a7c:	00100002 	.word	0x00100002
 8006a80:	ffff0000 	.word	0xffff0000
 8006a84:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	691a      	ldr	r2, [r3, #16]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa2:	b2d2      	uxtb	r2, r2
 8006aa4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aaa:	1c5a      	adds	r2, r3, #1
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	b29a      	uxth	r2, r3
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	b29a      	uxth	r2, r3
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	691a      	ldr	r2, [r3, #16]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad4:	b2d2      	uxtb	r2, r2
 8006ad6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006adc:	1c5a      	adds	r2, r3, #1
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	3b01      	subs	r3, #1
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006afc:	e0b8      	b.n	8006c70 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b00:	9300      	str	r3, [sp, #0]
 8006b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b04:	2200      	movs	r2, #0
 8006b06:	4966      	ldr	r1, [pc, #408]	; (8006ca0 <HAL_I2C_Master_Receive+0x448>)
 8006b08:	68f8      	ldr	r0, [r7, #12]
 8006b0a:	f000 fa1b 	bl	8006f44 <I2C_WaitOnFlagUntilTimeout>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d001      	beq.n	8006b18 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	e0bf      	b.n	8006c98 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	691a      	ldr	r2, [r3, #16]
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b32:	b2d2      	uxtb	r2, r2
 8006b34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b3a:	1c5a      	adds	r2, r3, #1
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b44:	3b01      	subs	r3, #1
 8006b46:	b29a      	uxth	r2, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	3b01      	subs	r3, #1
 8006b54:	b29a      	uxth	r2, r3
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b5c:	9300      	str	r3, [sp, #0]
 8006b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b60:	2200      	movs	r2, #0
 8006b62:	494f      	ldr	r1, [pc, #316]	; (8006ca0 <HAL_I2C_Master_Receive+0x448>)
 8006b64:	68f8      	ldr	r0, [r7, #12]
 8006b66:	f000 f9ed 	bl	8006f44 <I2C_WaitOnFlagUntilTimeout>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d001      	beq.n	8006b74 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e091      	b.n	8006c98 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	691a      	ldr	r2, [r3, #16]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b8e:	b2d2      	uxtb	r2, r2
 8006b90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b96:	1c5a      	adds	r2, r3, #1
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	b29a      	uxth	r2, r3
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	b29a      	uxth	r2, r3
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	691a      	ldr	r2, [r3, #16]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc0:	b2d2      	uxtb	r2, r2
 8006bc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc8:	1c5a      	adds	r2, r3, #1
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bd2:	3b01      	subs	r3, #1
 8006bd4:	b29a      	uxth	r2, r3
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	3b01      	subs	r3, #1
 8006be2:	b29a      	uxth	r2, r3
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006be8:	e042      	b.n	8006c70 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006bee:	68f8      	ldr	r0, [r7, #12]
 8006bf0:	f000 fb00 	bl	80071f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d001      	beq.n	8006bfe <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e04c      	b.n	8006c98 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	691a      	ldr	r2, [r3, #16]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c08:	b2d2      	uxtb	r2, r2
 8006c0a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c10:	1c5a      	adds	r2, r3, #1
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	b29a      	uxth	r2, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	b29a      	uxth	r2, r3
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	f003 0304 	and.w	r3, r3, #4
 8006c3a:	2b04      	cmp	r3, #4
 8006c3c:	d118      	bne.n	8006c70 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	691a      	ldr	r2, [r3, #16]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c48:	b2d2      	uxtb	r2, r2
 8006c4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c50:	1c5a      	adds	r2, r3, #1
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	b29a      	uxth	r2, r3
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	3b01      	subs	r3, #1
 8006c6a:	b29a      	uxth	r2, r3
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f47f aec2 	bne.w	80069fe <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2220      	movs	r2, #32
 8006c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2200      	movs	r2, #0
 8006c86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006c92:	2300      	movs	r3, #0
 8006c94:	e000      	b.n	8006c98 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006c96:	2302      	movs	r3, #2
  }
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3728      	adds	r7, #40	; 0x28
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}
 8006ca0:	00010004 	.word	0x00010004

08006ca4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b088      	sub	sp, #32
 8006ca8:	af02      	add	r7, sp, #8
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	607a      	str	r2, [r7, #4]
 8006cae:	603b      	str	r3, [r7, #0]
 8006cb0:	460b      	mov	r3, r1
 8006cb2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cb8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	2b08      	cmp	r3, #8
 8006cbe:	d006      	beq.n	8006cce <I2C_MasterRequestWrite+0x2a>
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d003      	beq.n	8006cce <I2C_MasterRequestWrite+0x2a>
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006ccc:	d108      	bne.n	8006ce0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cdc:	601a      	str	r2, [r3, #0]
 8006cde:	e00b      	b.n	8006cf8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ce4:	2b12      	cmp	r3, #18
 8006ce6:	d107      	bne.n	8006cf8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cf6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	9300      	str	r3, [sp, #0]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d04:	68f8      	ldr	r0, [r7, #12]
 8006d06:	f000 f91d 	bl	8006f44 <I2C_WaitOnFlagUntilTimeout>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d00d      	beq.n	8006d2c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d1e:	d103      	bne.n	8006d28 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d26:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e035      	b.n	8006d98 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	691b      	ldr	r3, [r3, #16]
 8006d30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d34:	d108      	bne.n	8006d48 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d36:	897b      	ldrh	r3, [r7, #10]
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006d44:	611a      	str	r2, [r3, #16]
 8006d46:	e01b      	b.n	8006d80 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006d48:	897b      	ldrh	r3, [r7, #10]
 8006d4a:	11db      	asrs	r3, r3, #7
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	f003 0306 	and.w	r3, r3, #6
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	f063 030f 	orn	r3, r3, #15
 8006d58:	b2da      	uxtb	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	490e      	ldr	r1, [pc, #56]	; (8006da0 <I2C_MasterRequestWrite+0xfc>)
 8006d66:	68f8      	ldr	r0, [r7, #12]
 8006d68:	f000 f943 	bl	8006ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d001      	beq.n	8006d76 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e010      	b.n	8006d98 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006d76:	897b      	ldrh	r3, [r7, #10]
 8006d78:	b2da      	uxtb	r2, r3
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	4907      	ldr	r1, [pc, #28]	; (8006da4 <I2C_MasterRequestWrite+0x100>)
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	f000 f933 	bl	8006ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d001      	beq.n	8006d96 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e000      	b.n	8006d98 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006d96:	2300      	movs	r3, #0
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3718      	adds	r7, #24
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}
 8006da0:	00010008 	.word	0x00010008
 8006da4:	00010002 	.word	0x00010002

08006da8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b088      	sub	sp, #32
 8006dac:	af02      	add	r7, sp, #8
 8006dae:	60f8      	str	r0, [r7, #12]
 8006db0:	607a      	str	r2, [r7, #4]
 8006db2:	603b      	str	r3, [r7, #0]
 8006db4:	460b      	mov	r3, r1
 8006db6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dbc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006dcc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	2b08      	cmp	r3, #8
 8006dd2:	d006      	beq.n	8006de2 <I2C_MasterRequestRead+0x3a>
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d003      	beq.n	8006de2 <I2C_MasterRequestRead+0x3a>
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006de0:	d108      	bne.n	8006df4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006df0:	601a      	str	r2, [r3, #0]
 8006df2:	e00b      	b.n	8006e0c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df8:	2b11      	cmp	r3, #17
 8006dfa:	d107      	bne.n	8006e0c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e0a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	9300      	str	r3, [sp, #0]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e18:	68f8      	ldr	r0, [r7, #12]
 8006e1a:	f000 f893 	bl	8006f44 <I2C_WaitOnFlagUntilTimeout>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d00d      	beq.n	8006e40 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e32:	d103      	bne.n	8006e3c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e3a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e3c:	2303      	movs	r3, #3
 8006e3e:	e079      	b.n	8006f34 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	691b      	ldr	r3, [r3, #16]
 8006e44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e48:	d108      	bne.n	8006e5c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e4a:	897b      	ldrh	r3, [r7, #10]
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	f043 0301 	orr.w	r3, r3, #1
 8006e52:	b2da      	uxtb	r2, r3
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	611a      	str	r2, [r3, #16]
 8006e5a:	e05f      	b.n	8006f1c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006e5c:	897b      	ldrh	r3, [r7, #10]
 8006e5e:	11db      	asrs	r3, r3, #7
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	f003 0306 	and.w	r3, r3, #6
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	f063 030f 	orn	r3, r3, #15
 8006e6c:	b2da      	uxtb	r2, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	4930      	ldr	r1, [pc, #192]	; (8006f3c <I2C_MasterRequestRead+0x194>)
 8006e7a:	68f8      	ldr	r0, [r7, #12]
 8006e7c:	f000 f8b9 	bl	8006ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e80:	4603      	mov	r3, r0
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d001      	beq.n	8006e8a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	e054      	b.n	8006f34 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006e8a:	897b      	ldrh	r3, [r7, #10]
 8006e8c:	b2da      	uxtb	r2, r3
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	4929      	ldr	r1, [pc, #164]	; (8006f40 <I2C_MasterRequestRead+0x198>)
 8006e9a:	68f8      	ldr	r0, [r7, #12]
 8006e9c:	f000 f8a9 	bl	8006ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d001      	beq.n	8006eaa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e044      	b.n	8006f34 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006eaa:	2300      	movs	r3, #0
 8006eac:	613b      	str	r3, [r7, #16]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	695b      	ldr	r3, [r3, #20]
 8006eb4:	613b      	str	r3, [r7, #16]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	699b      	ldr	r3, [r3, #24]
 8006ebc:	613b      	str	r3, [r7, #16]
 8006ebe:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ece:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	9300      	str	r3, [sp, #0]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006edc:	68f8      	ldr	r0, [r7, #12]
 8006ede:	f000 f831 	bl	8006f44 <I2C_WaitOnFlagUntilTimeout>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d00d      	beq.n	8006f04 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ef2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ef6:	d103      	bne.n	8006f00 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006efe:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006f00:	2303      	movs	r3, #3
 8006f02:	e017      	b.n	8006f34 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006f04:	897b      	ldrh	r3, [r7, #10]
 8006f06:	11db      	asrs	r3, r3, #7
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	f003 0306 	and.w	r3, r3, #6
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	f063 030e 	orn	r3, r3, #14
 8006f14:	b2da      	uxtb	r2, r3
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	4907      	ldr	r1, [pc, #28]	; (8006f40 <I2C_MasterRequestRead+0x198>)
 8006f22:	68f8      	ldr	r0, [r7, #12]
 8006f24:	f000 f865 	bl	8006ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e000      	b.n	8006f34 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006f32:	2300      	movs	r3, #0
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3718      	adds	r7, #24
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}
 8006f3c:	00010008 	.word	0x00010008
 8006f40:	00010002 	.word	0x00010002

08006f44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	603b      	str	r3, [r7, #0]
 8006f50:	4613      	mov	r3, r2
 8006f52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f54:	e025      	b.n	8006fa2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f5c:	d021      	beq.n	8006fa2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f5e:	f7fd ff31 	bl	8004dc4 <HAL_GetTick>
 8006f62:	4602      	mov	r2, r0
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	1ad3      	subs	r3, r2, r3
 8006f68:	683a      	ldr	r2, [r7, #0]
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d302      	bcc.n	8006f74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d116      	bne.n	8006fa2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2200      	movs	r2, #0
 8006f78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2220      	movs	r2, #32
 8006f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2200      	movs	r2, #0
 8006f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f8e:	f043 0220 	orr.w	r2, r3, #32
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e023      	b.n	8006fea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	0c1b      	lsrs	r3, r3, #16
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d10d      	bne.n	8006fc8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	695b      	ldr	r3, [r3, #20]
 8006fb2:	43da      	mvns	r2, r3
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	4013      	ands	r3, r2
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	bf0c      	ite	eq
 8006fbe:	2301      	moveq	r3, #1
 8006fc0:	2300      	movne	r3, #0
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	e00c      	b.n	8006fe2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	699b      	ldr	r3, [r3, #24]
 8006fce:	43da      	mvns	r2, r3
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	b29b      	uxth	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	bf0c      	ite	eq
 8006fda:	2301      	moveq	r3, #1
 8006fdc:	2300      	movne	r3, #0
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	79fb      	ldrb	r3, [r7, #7]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d0b6      	beq.n	8006f56 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006fe8:	2300      	movs	r3, #0
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3710      	adds	r7, #16
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}

08006ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006ff2:	b580      	push	{r7, lr}
 8006ff4:	b084      	sub	sp, #16
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	60f8      	str	r0, [r7, #12]
 8006ffa:	60b9      	str	r1, [r7, #8]
 8006ffc:	607a      	str	r2, [r7, #4]
 8006ffe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007000:	e051      	b.n	80070a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	695b      	ldr	r3, [r3, #20]
 8007008:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800700c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007010:	d123      	bne.n	800705a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007020:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800702a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2200      	movs	r2, #0
 8007030:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2220      	movs	r2, #32
 8007036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2200      	movs	r2, #0
 800703e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007046:	f043 0204 	orr.w	r2, r3, #4
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2200      	movs	r2, #0
 8007052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	e046      	b.n	80070e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007060:	d021      	beq.n	80070a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007062:	f7fd feaf 	bl	8004dc4 <HAL_GetTick>
 8007066:	4602      	mov	r2, r0
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	1ad3      	subs	r3, r2, r3
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	429a      	cmp	r2, r3
 8007070:	d302      	bcc.n	8007078 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d116      	bne.n	80070a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2220      	movs	r2, #32
 8007082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	2200      	movs	r2, #0
 800708a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007092:	f043 0220 	orr.w	r2, r3, #32
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e020      	b.n	80070e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	0c1b      	lsrs	r3, r3, #16
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d10c      	bne.n	80070ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	43da      	mvns	r2, r3
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	4013      	ands	r3, r2
 80070bc:	b29b      	uxth	r3, r3
 80070be:	2b00      	cmp	r3, #0
 80070c0:	bf14      	ite	ne
 80070c2:	2301      	movne	r3, #1
 80070c4:	2300      	moveq	r3, #0
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	e00b      	b.n	80070e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	43da      	mvns	r2, r3
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	4013      	ands	r3, r2
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	2b00      	cmp	r3, #0
 80070da:	bf14      	ite	ne
 80070dc:	2301      	movne	r3, #1
 80070de:	2300      	moveq	r3, #0
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d18d      	bne.n	8007002 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3710      	adds	r7, #16
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80070fc:	e02d      	b.n	800715a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80070fe:	68f8      	ldr	r0, [r7, #12]
 8007100:	f000 f8ce 	bl	80072a0 <I2C_IsAcknowledgeFailed>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d001      	beq.n	800710e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	e02d      	b.n	800716a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007114:	d021      	beq.n	800715a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007116:	f7fd fe55 	bl	8004dc4 <HAL_GetTick>
 800711a:	4602      	mov	r2, r0
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	1ad3      	subs	r3, r2, r3
 8007120:	68ba      	ldr	r2, [r7, #8]
 8007122:	429a      	cmp	r2, r3
 8007124:	d302      	bcc.n	800712c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d116      	bne.n	800715a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2200      	movs	r2, #0
 8007130:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2220      	movs	r2, #32
 8007136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2200      	movs	r2, #0
 800713e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007146:	f043 0220 	orr.w	r2, r3, #32
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2200      	movs	r2, #0
 8007152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	e007      	b.n	800716a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	695b      	ldr	r3, [r3, #20]
 8007160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007164:	2b80      	cmp	r3, #128	; 0x80
 8007166:	d1ca      	bne.n	80070fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007168:	2300      	movs	r3, #0
}
 800716a:	4618      	mov	r0, r3
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}

08007172 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007172:	b580      	push	{r7, lr}
 8007174:	b084      	sub	sp, #16
 8007176:	af00      	add	r7, sp, #0
 8007178:	60f8      	str	r0, [r7, #12]
 800717a:	60b9      	str	r1, [r7, #8]
 800717c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800717e:	e02d      	b.n	80071dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007180:	68f8      	ldr	r0, [r7, #12]
 8007182:	f000 f88d 	bl	80072a0 <I2C_IsAcknowledgeFailed>
 8007186:	4603      	mov	r3, r0
 8007188:	2b00      	cmp	r3, #0
 800718a:	d001      	beq.n	8007190 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e02d      	b.n	80071ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007196:	d021      	beq.n	80071dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007198:	f7fd fe14 	bl	8004dc4 <HAL_GetTick>
 800719c:	4602      	mov	r2, r0
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	1ad3      	subs	r3, r2, r3
 80071a2:	68ba      	ldr	r2, [r7, #8]
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d302      	bcc.n	80071ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d116      	bne.n	80071dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2200      	movs	r2, #0
 80071b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2220      	movs	r2, #32
 80071b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c8:	f043 0220 	orr.w	r2, r3, #32
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80071d8:	2301      	movs	r3, #1
 80071da:	e007      	b.n	80071ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	f003 0304 	and.w	r3, r3, #4
 80071e6:	2b04      	cmp	r3, #4
 80071e8:	d1ca      	bne.n	8007180 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3710      	adds	r7, #16
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	60f8      	str	r0, [r7, #12]
 80071fc:	60b9      	str	r1, [r7, #8]
 80071fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007200:	e042      	b.n	8007288 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	695b      	ldr	r3, [r3, #20]
 8007208:	f003 0310 	and.w	r3, r3, #16
 800720c:	2b10      	cmp	r3, #16
 800720e:	d119      	bne.n	8007244 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f06f 0210 	mvn.w	r2, #16
 8007218:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2200      	movs	r2, #0
 800721e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2220      	movs	r2, #32
 8007224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e029      	b.n	8007298 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007244:	f7fd fdbe 	bl	8004dc4 <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	429a      	cmp	r2, r3
 8007252:	d302      	bcc.n	800725a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d116      	bne.n	8007288 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2220      	movs	r2, #32
 8007264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2200      	movs	r2, #0
 800726c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007274:	f043 0220 	orr.w	r2, r3, #32
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2200      	movs	r2, #0
 8007280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007284:	2301      	movs	r3, #1
 8007286:	e007      	b.n	8007298 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	695b      	ldr	r3, [r3, #20]
 800728e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007292:	2b40      	cmp	r3, #64	; 0x40
 8007294:	d1b5      	bne.n	8007202 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007296:	2300      	movs	r3, #0
}
 8007298:	4618      	mov	r0, r3
 800729a:	3710      	adds	r7, #16
 800729c:	46bd      	mov	sp, r7
 800729e:	bd80      	pop	{r7, pc}

080072a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	695b      	ldr	r3, [r3, #20]
 80072ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072b6:	d11b      	bne.n	80072f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80072c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2220      	movs	r2, #32
 80072cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072dc:	f043 0204 	orr.w	r2, r3, #4
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80072ec:	2301      	movs	r3, #1
 80072ee:	e000      	b.n	80072f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	370c      	adds	r7, #12
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
	...

08007300 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b086      	sub	sp, #24
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	e267      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	2b00      	cmp	r3, #0
 800731c:	d075      	beq.n	800740a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800731e:	4b88      	ldr	r3, [pc, #544]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	f003 030c 	and.w	r3, r3, #12
 8007326:	2b04      	cmp	r3, #4
 8007328:	d00c      	beq.n	8007344 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800732a:	4b85      	ldr	r3, [pc, #532]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007332:	2b08      	cmp	r3, #8
 8007334:	d112      	bne.n	800735c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007336:	4b82      	ldr	r3, [pc, #520]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800733e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007342:	d10b      	bne.n	800735c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007344:	4b7e      	ldr	r3, [pc, #504]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800734c:	2b00      	cmp	r3, #0
 800734e:	d05b      	beq.n	8007408 <HAL_RCC_OscConfig+0x108>
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d157      	bne.n	8007408 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e242      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007364:	d106      	bne.n	8007374 <HAL_RCC_OscConfig+0x74>
 8007366:	4b76      	ldr	r3, [pc, #472]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a75      	ldr	r2, [pc, #468]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 800736c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007370:	6013      	str	r3, [r2, #0]
 8007372:	e01d      	b.n	80073b0 <HAL_RCC_OscConfig+0xb0>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800737c:	d10c      	bne.n	8007398 <HAL_RCC_OscConfig+0x98>
 800737e:	4b70      	ldr	r3, [pc, #448]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a6f      	ldr	r2, [pc, #444]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007384:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007388:	6013      	str	r3, [r2, #0]
 800738a:	4b6d      	ldr	r3, [pc, #436]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a6c      	ldr	r2, [pc, #432]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007390:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007394:	6013      	str	r3, [r2, #0]
 8007396:	e00b      	b.n	80073b0 <HAL_RCC_OscConfig+0xb0>
 8007398:	4b69      	ldr	r3, [pc, #420]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a68      	ldr	r2, [pc, #416]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 800739e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073a2:	6013      	str	r3, [r2, #0]
 80073a4:	4b66      	ldr	r3, [pc, #408]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a65      	ldr	r2, [pc, #404]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 80073aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d013      	beq.n	80073e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073b8:	f7fd fd04 	bl	8004dc4 <HAL_GetTick>
 80073bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073be:	e008      	b.n	80073d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80073c0:	f7fd fd00 	bl	8004dc4 <HAL_GetTick>
 80073c4:	4602      	mov	r2, r0
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	2b64      	cmp	r3, #100	; 0x64
 80073cc:	d901      	bls.n	80073d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80073ce:	2303      	movs	r3, #3
 80073d0:	e207      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073d2:	4b5b      	ldr	r3, [pc, #364]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d0f0      	beq.n	80073c0 <HAL_RCC_OscConfig+0xc0>
 80073de:	e014      	b.n	800740a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073e0:	f7fd fcf0 	bl	8004dc4 <HAL_GetTick>
 80073e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073e6:	e008      	b.n	80073fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80073e8:	f7fd fcec 	bl	8004dc4 <HAL_GetTick>
 80073ec:	4602      	mov	r2, r0
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	1ad3      	subs	r3, r2, r3
 80073f2:	2b64      	cmp	r3, #100	; 0x64
 80073f4:	d901      	bls.n	80073fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	e1f3      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073fa:	4b51      	ldr	r3, [pc, #324]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007402:	2b00      	cmp	r3, #0
 8007404:	d1f0      	bne.n	80073e8 <HAL_RCC_OscConfig+0xe8>
 8007406:	e000      	b.n	800740a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007408:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f003 0302 	and.w	r3, r3, #2
 8007412:	2b00      	cmp	r3, #0
 8007414:	d063      	beq.n	80074de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007416:	4b4a      	ldr	r3, [pc, #296]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007418:	689b      	ldr	r3, [r3, #8]
 800741a:	f003 030c 	and.w	r3, r3, #12
 800741e:	2b00      	cmp	r3, #0
 8007420:	d00b      	beq.n	800743a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007422:	4b47      	ldr	r3, [pc, #284]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800742a:	2b08      	cmp	r3, #8
 800742c:	d11c      	bne.n	8007468 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800742e:	4b44      	ldr	r3, [pc, #272]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007436:	2b00      	cmp	r3, #0
 8007438:	d116      	bne.n	8007468 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800743a:	4b41      	ldr	r3, [pc, #260]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f003 0302 	and.w	r3, r3, #2
 8007442:	2b00      	cmp	r3, #0
 8007444:	d005      	beq.n	8007452 <HAL_RCC_OscConfig+0x152>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	2b01      	cmp	r3, #1
 800744c:	d001      	beq.n	8007452 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800744e:	2301      	movs	r3, #1
 8007450:	e1c7      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007452:	4b3b      	ldr	r3, [pc, #236]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	00db      	lsls	r3, r3, #3
 8007460:	4937      	ldr	r1, [pc, #220]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007462:	4313      	orrs	r3, r2
 8007464:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007466:	e03a      	b.n	80074de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d020      	beq.n	80074b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007470:	4b34      	ldr	r3, [pc, #208]	; (8007544 <HAL_RCC_OscConfig+0x244>)
 8007472:	2201      	movs	r2, #1
 8007474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007476:	f7fd fca5 	bl	8004dc4 <HAL_GetTick>
 800747a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800747c:	e008      	b.n	8007490 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800747e:	f7fd fca1 	bl	8004dc4 <HAL_GetTick>
 8007482:	4602      	mov	r2, r0
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	1ad3      	subs	r3, r2, r3
 8007488:	2b02      	cmp	r3, #2
 800748a:	d901      	bls.n	8007490 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800748c:	2303      	movs	r3, #3
 800748e:	e1a8      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007490:	4b2b      	ldr	r3, [pc, #172]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f003 0302 	and.w	r3, r3, #2
 8007498:	2b00      	cmp	r3, #0
 800749a:	d0f0      	beq.n	800747e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800749c:	4b28      	ldr	r3, [pc, #160]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	691b      	ldr	r3, [r3, #16]
 80074a8:	00db      	lsls	r3, r3, #3
 80074aa:	4925      	ldr	r1, [pc, #148]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 80074ac:	4313      	orrs	r3, r2
 80074ae:	600b      	str	r3, [r1, #0]
 80074b0:	e015      	b.n	80074de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074b2:	4b24      	ldr	r3, [pc, #144]	; (8007544 <HAL_RCC_OscConfig+0x244>)
 80074b4:	2200      	movs	r2, #0
 80074b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074b8:	f7fd fc84 	bl	8004dc4 <HAL_GetTick>
 80074bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074be:	e008      	b.n	80074d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80074c0:	f7fd fc80 	bl	8004dc4 <HAL_GetTick>
 80074c4:	4602      	mov	r2, r0
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	1ad3      	subs	r3, r2, r3
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d901      	bls.n	80074d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80074ce:	2303      	movs	r3, #3
 80074d0:	e187      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074d2:	4b1b      	ldr	r3, [pc, #108]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f003 0302 	and.w	r3, r3, #2
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d1f0      	bne.n	80074c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 0308 	and.w	r3, r3, #8
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d036      	beq.n	8007558 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	695b      	ldr	r3, [r3, #20]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d016      	beq.n	8007520 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074f2:	4b15      	ldr	r3, [pc, #84]	; (8007548 <HAL_RCC_OscConfig+0x248>)
 80074f4:	2201      	movs	r2, #1
 80074f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074f8:	f7fd fc64 	bl	8004dc4 <HAL_GetTick>
 80074fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074fe:	e008      	b.n	8007512 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007500:	f7fd fc60 	bl	8004dc4 <HAL_GetTick>
 8007504:	4602      	mov	r2, r0
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	1ad3      	subs	r3, r2, r3
 800750a:	2b02      	cmp	r3, #2
 800750c:	d901      	bls.n	8007512 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800750e:	2303      	movs	r3, #3
 8007510:	e167      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007512:	4b0b      	ldr	r3, [pc, #44]	; (8007540 <HAL_RCC_OscConfig+0x240>)
 8007514:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007516:	f003 0302 	and.w	r3, r3, #2
 800751a:	2b00      	cmp	r3, #0
 800751c:	d0f0      	beq.n	8007500 <HAL_RCC_OscConfig+0x200>
 800751e:	e01b      	b.n	8007558 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007520:	4b09      	ldr	r3, [pc, #36]	; (8007548 <HAL_RCC_OscConfig+0x248>)
 8007522:	2200      	movs	r2, #0
 8007524:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007526:	f7fd fc4d 	bl	8004dc4 <HAL_GetTick>
 800752a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800752c:	e00e      	b.n	800754c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800752e:	f7fd fc49 	bl	8004dc4 <HAL_GetTick>
 8007532:	4602      	mov	r2, r0
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	1ad3      	subs	r3, r2, r3
 8007538:	2b02      	cmp	r3, #2
 800753a:	d907      	bls.n	800754c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800753c:	2303      	movs	r3, #3
 800753e:	e150      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
 8007540:	40023800 	.word	0x40023800
 8007544:	42470000 	.word	0x42470000
 8007548:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800754c:	4b88      	ldr	r3, [pc, #544]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 800754e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007550:	f003 0302 	and.w	r3, r3, #2
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1ea      	bne.n	800752e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f003 0304 	and.w	r3, r3, #4
 8007560:	2b00      	cmp	r3, #0
 8007562:	f000 8097 	beq.w	8007694 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007566:	2300      	movs	r3, #0
 8007568:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800756a:	4b81      	ldr	r3, [pc, #516]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 800756c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800756e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d10f      	bne.n	8007596 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007576:	2300      	movs	r3, #0
 8007578:	60bb      	str	r3, [r7, #8]
 800757a:	4b7d      	ldr	r3, [pc, #500]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 800757c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800757e:	4a7c      	ldr	r2, [pc, #496]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 8007580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007584:	6413      	str	r3, [r2, #64]	; 0x40
 8007586:	4b7a      	ldr	r3, [pc, #488]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 8007588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800758a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800758e:	60bb      	str	r3, [r7, #8]
 8007590:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007592:	2301      	movs	r3, #1
 8007594:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007596:	4b77      	ldr	r3, [pc, #476]	; (8007774 <HAL_RCC_OscConfig+0x474>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d118      	bne.n	80075d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80075a2:	4b74      	ldr	r3, [pc, #464]	; (8007774 <HAL_RCC_OscConfig+0x474>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a73      	ldr	r2, [pc, #460]	; (8007774 <HAL_RCC_OscConfig+0x474>)
 80075a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075ae:	f7fd fc09 	bl	8004dc4 <HAL_GetTick>
 80075b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075b4:	e008      	b.n	80075c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075b6:	f7fd fc05 	bl	8004dc4 <HAL_GetTick>
 80075ba:	4602      	mov	r2, r0
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	1ad3      	subs	r3, r2, r3
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	d901      	bls.n	80075c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80075c4:	2303      	movs	r3, #3
 80075c6:	e10c      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075c8:	4b6a      	ldr	r3, [pc, #424]	; (8007774 <HAL_RCC_OscConfig+0x474>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d0f0      	beq.n	80075b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	2b01      	cmp	r3, #1
 80075da:	d106      	bne.n	80075ea <HAL_RCC_OscConfig+0x2ea>
 80075dc:	4b64      	ldr	r3, [pc, #400]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 80075de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075e0:	4a63      	ldr	r2, [pc, #396]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 80075e2:	f043 0301 	orr.w	r3, r3, #1
 80075e6:	6713      	str	r3, [r2, #112]	; 0x70
 80075e8:	e01c      	b.n	8007624 <HAL_RCC_OscConfig+0x324>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	2b05      	cmp	r3, #5
 80075f0:	d10c      	bne.n	800760c <HAL_RCC_OscConfig+0x30c>
 80075f2:	4b5f      	ldr	r3, [pc, #380]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 80075f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075f6:	4a5e      	ldr	r2, [pc, #376]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 80075f8:	f043 0304 	orr.w	r3, r3, #4
 80075fc:	6713      	str	r3, [r2, #112]	; 0x70
 80075fe:	4b5c      	ldr	r3, [pc, #368]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 8007600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007602:	4a5b      	ldr	r2, [pc, #364]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 8007604:	f043 0301 	orr.w	r3, r3, #1
 8007608:	6713      	str	r3, [r2, #112]	; 0x70
 800760a:	e00b      	b.n	8007624 <HAL_RCC_OscConfig+0x324>
 800760c:	4b58      	ldr	r3, [pc, #352]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 800760e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007610:	4a57      	ldr	r2, [pc, #348]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 8007612:	f023 0301 	bic.w	r3, r3, #1
 8007616:	6713      	str	r3, [r2, #112]	; 0x70
 8007618:	4b55      	ldr	r3, [pc, #340]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 800761a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800761c:	4a54      	ldr	r2, [pc, #336]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 800761e:	f023 0304 	bic.w	r3, r3, #4
 8007622:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d015      	beq.n	8007658 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800762c:	f7fd fbca 	bl	8004dc4 <HAL_GetTick>
 8007630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007632:	e00a      	b.n	800764a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007634:	f7fd fbc6 	bl	8004dc4 <HAL_GetTick>
 8007638:	4602      	mov	r2, r0
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	1ad3      	subs	r3, r2, r3
 800763e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007642:	4293      	cmp	r3, r2
 8007644:	d901      	bls.n	800764a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007646:	2303      	movs	r3, #3
 8007648:	e0cb      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800764a:	4b49      	ldr	r3, [pc, #292]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 800764c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800764e:	f003 0302 	and.w	r3, r3, #2
 8007652:	2b00      	cmp	r3, #0
 8007654:	d0ee      	beq.n	8007634 <HAL_RCC_OscConfig+0x334>
 8007656:	e014      	b.n	8007682 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007658:	f7fd fbb4 	bl	8004dc4 <HAL_GetTick>
 800765c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800765e:	e00a      	b.n	8007676 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007660:	f7fd fbb0 	bl	8004dc4 <HAL_GetTick>
 8007664:	4602      	mov	r2, r0
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	f241 3288 	movw	r2, #5000	; 0x1388
 800766e:	4293      	cmp	r3, r2
 8007670:	d901      	bls.n	8007676 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007672:	2303      	movs	r3, #3
 8007674:	e0b5      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007676:	4b3e      	ldr	r3, [pc, #248]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 8007678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800767a:	f003 0302 	and.w	r3, r3, #2
 800767e:	2b00      	cmp	r3, #0
 8007680:	d1ee      	bne.n	8007660 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007682:	7dfb      	ldrb	r3, [r7, #23]
 8007684:	2b01      	cmp	r3, #1
 8007686:	d105      	bne.n	8007694 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007688:	4b39      	ldr	r3, [pc, #228]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 800768a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800768c:	4a38      	ldr	r2, [pc, #224]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 800768e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007692:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	699b      	ldr	r3, [r3, #24]
 8007698:	2b00      	cmp	r3, #0
 800769a:	f000 80a1 	beq.w	80077e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800769e:	4b34      	ldr	r3, [pc, #208]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f003 030c 	and.w	r3, r3, #12
 80076a6:	2b08      	cmp	r3, #8
 80076a8:	d05c      	beq.n	8007764 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	699b      	ldr	r3, [r3, #24]
 80076ae:	2b02      	cmp	r3, #2
 80076b0:	d141      	bne.n	8007736 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076b2:	4b31      	ldr	r3, [pc, #196]	; (8007778 <HAL_RCC_OscConfig+0x478>)
 80076b4:	2200      	movs	r2, #0
 80076b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076b8:	f7fd fb84 	bl	8004dc4 <HAL_GetTick>
 80076bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076be:	e008      	b.n	80076d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076c0:	f7fd fb80 	bl	8004dc4 <HAL_GetTick>
 80076c4:	4602      	mov	r2, r0
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	1ad3      	subs	r3, r2, r3
 80076ca:	2b02      	cmp	r3, #2
 80076cc:	d901      	bls.n	80076d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e087      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076d2:	4b27      	ldr	r3, [pc, #156]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d1f0      	bne.n	80076c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	69da      	ldr	r2, [r3, #28]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6a1b      	ldr	r3, [r3, #32]
 80076e6:	431a      	orrs	r2, r3
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ec:	019b      	lsls	r3, r3, #6
 80076ee:	431a      	orrs	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076f4:	085b      	lsrs	r3, r3, #1
 80076f6:	3b01      	subs	r3, #1
 80076f8:	041b      	lsls	r3, r3, #16
 80076fa:	431a      	orrs	r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007700:	061b      	lsls	r3, r3, #24
 8007702:	491b      	ldr	r1, [pc, #108]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 8007704:	4313      	orrs	r3, r2
 8007706:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007708:	4b1b      	ldr	r3, [pc, #108]	; (8007778 <HAL_RCC_OscConfig+0x478>)
 800770a:	2201      	movs	r2, #1
 800770c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800770e:	f7fd fb59 	bl	8004dc4 <HAL_GetTick>
 8007712:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007714:	e008      	b.n	8007728 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007716:	f7fd fb55 	bl	8004dc4 <HAL_GetTick>
 800771a:	4602      	mov	r2, r0
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	2b02      	cmp	r3, #2
 8007722:	d901      	bls.n	8007728 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007724:	2303      	movs	r3, #3
 8007726:	e05c      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007728:	4b11      	ldr	r3, [pc, #68]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007730:	2b00      	cmp	r3, #0
 8007732:	d0f0      	beq.n	8007716 <HAL_RCC_OscConfig+0x416>
 8007734:	e054      	b.n	80077e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007736:	4b10      	ldr	r3, [pc, #64]	; (8007778 <HAL_RCC_OscConfig+0x478>)
 8007738:	2200      	movs	r2, #0
 800773a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800773c:	f7fd fb42 	bl	8004dc4 <HAL_GetTick>
 8007740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007742:	e008      	b.n	8007756 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007744:	f7fd fb3e 	bl	8004dc4 <HAL_GetTick>
 8007748:	4602      	mov	r2, r0
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	1ad3      	subs	r3, r2, r3
 800774e:	2b02      	cmp	r3, #2
 8007750:	d901      	bls.n	8007756 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007752:	2303      	movs	r3, #3
 8007754:	e045      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007756:	4b06      	ldr	r3, [pc, #24]	; (8007770 <HAL_RCC_OscConfig+0x470>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d1f0      	bne.n	8007744 <HAL_RCC_OscConfig+0x444>
 8007762:	e03d      	b.n	80077e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	699b      	ldr	r3, [r3, #24]
 8007768:	2b01      	cmp	r3, #1
 800776a:	d107      	bne.n	800777c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	e038      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
 8007770:	40023800 	.word	0x40023800
 8007774:	40007000 	.word	0x40007000
 8007778:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800777c:	4b1b      	ldr	r3, [pc, #108]	; (80077ec <HAL_RCC_OscConfig+0x4ec>)
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	699b      	ldr	r3, [r3, #24]
 8007786:	2b01      	cmp	r3, #1
 8007788:	d028      	beq.n	80077dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007794:	429a      	cmp	r2, r3
 8007796:	d121      	bne.n	80077dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d11a      	bne.n	80077dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80077a6:	68fa      	ldr	r2, [r7, #12]
 80077a8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80077ac:	4013      	ands	r3, r2
 80077ae:	687a      	ldr	r2, [r7, #4]
 80077b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80077b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d111      	bne.n	80077dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077c2:	085b      	lsrs	r3, r3, #1
 80077c4:	3b01      	subs	r3, #1
 80077c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d107      	bne.n	80077dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077d8:	429a      	cmp	r2, r3
 80077da:	d001      	beq.n	80077e0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80077dc:	2301      	movs	r3, #1
 80077de:	e000      	b.n	80077e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3718      	adds	r7, #24
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}
 80077ea:	bf00      	nop
 80077ec:	40023800 	.word	0x40023800

080077f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d101      	bne.n	8007804 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007800:	2301      	movs	r3, #1
 8007802:	e0cc      	b.n	800799e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007804:	4b68      	ldr	r3, [pc, #416]	; (80079a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f003 0307 	and.w	r3, r3, #7
 800780c:	683a      	ldr	r2, [r7, #0]
 800780e:	429a      	cmp	r2, r3
 8007810:	d90c      	bls.n	800782c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007812:	4b65      	ldr	r3, [pc, #404]	; (80079a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007814:	683a      	ldr	r2, [r7, #0]
 8007816:	b2d2      	uxtb	r2, r2
 8007818:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800781a:	4b63      	ldr	r3, [pc, #396]	; (80079a8 <HAL_RCC_ClockConfig+0x1b8>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f003 0307 	and.w	r3, r3, #7
 8007822:	683a      	ldr	r2, [r7, #0]
 8007824:	429a      	cmp	r2, r3
 8007826:	d001      	beq.n	800782c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	e0b8      	b.n	800799e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0302 	and.w	r3, r3, #2
 8007834:	2b00      	cmp	r3, #0
 8007836:	d020      	beq.n	800787a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 0304 	and.w	r3, r3, #4
 8007840:	2b00      	cmp	r3, #0
 8007842:	d005      	beq.n	8007850 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007844:	4b59      	ldr	r3, [pc, #356]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	4a58      	ldr	r2, [pc, #352]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 800784a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800784e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 0308 	and.w	r3, r3, #8
 8007858:	2b00      	cmp	r3, #0
 800785a:	d005      	beq.n	8007868 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800785c:	4b53      	ldr	r3, [pc, #332]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	4a52      	ldr	r2, [pc, #328]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 8007862:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007866:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007868:	4b50      	ldr	r3, [pc, #320]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	494d      	ldr	r1, [pc, #308]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 8007876:	4313      	orrs	r3, r2
 8007878:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f003 0301 	and.w	r3, r3, #1
 8007882:	2b00      	cmp	r3, #0
 8007884:	d044      	beq.n	8007910 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	2b01      	cmp	r3, #1
 800788c:	d107      	bne.n	800789e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800788e:	4b47      	ldr	r3, [pc, #284]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007896:	2b00      	cmp	r3, #0
 8007898:	d119      	bne.n	80078ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800789a:	2301      	movs	r3, #1
 800789c:	e07f      	b.n	800799e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	2b02      	cmp	r3, #2
 80078a4:	d003      	beq.n	80078ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80078aa:	2b03      	cmp	r3, #3
 80078ac:	d107      	bne.n	80078be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078ae:	4b3f      	ldr	r3, [pc, #252]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d109      	bne.n	80078ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	e06f      	b.n	800799e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078be:	4b3b      	ldr	r3, [pc, #236]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f003 0302 	and.w	r3, r3, #2
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d101      	bne.n	80078ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e067      	b.n	800799e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80078ce:	4b37      	ldr	r3, [pc, #220]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	f023 0203 	bic.w	r2, r3, #3
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	685b      	ldr	r3, [r3, #4]
 80078da:	4934      	ldr	r1, [pc, #208]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 80078dc:	4313      	orrs	r3, r2
 80078de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80078e0:	f7fd fa70 	bl	8004dc4 <HAL_GetTick>
 80078e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078e6:	e00a      	b.n	80078fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078e8:	f7fd fa6c 	bl	8004dc4 <HAL_GetTick>
 80078ec:	4602      	mov	r2, r0
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	1ad3      	subs	r3, r2, r3
 80078f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d901      	bls.n	80078fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80078fa:	2303      	movs	r3, #3
 80078fc:	e04f      	b.n	800799e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078fe:	4b2b      	ldr	r3, [pc, #172]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	f003 020c 	and.w	r2, r3, #12
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	429a      	cmp	r2, r3
 800790e:	d1eb      	bne.n	80078e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007910:	4b25      	ldr	r3, [pc, #148]	; (80079a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f003 0307 	and.w	r3, r3, #7
 8007918:	683a      	ldr	r2, [r7, #0]
 800791a:	429a      	cmp	r2, r3
 800791c:	d20c      	bcs.n	8007938 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800791e:	4b22      	ldr	r3, [pc, #136]	; (80079a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007920:	683a      	ldr	r2, [r7, #0]
 8007922:	b2d2      	uxtb	r2, r2
 8007924:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007926:	4b20      	ldr	r3, [pc, #128]	; (80079a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 0307 	and.w	r3, r3, #7
 800792e:	683a      	ldr	r2, [r7, #0]
 8007930:	429a      	cmp	r2, r3
 8007932:	d001      	beq.n	8007938 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	e032      	b.n	800799e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 0304 	and.w	r3, r3, #4
 8007940:	2b00      	cmp	r3, #0
 8007942:	d008      	beq.n	8007956 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007944:	4b19      	ldr	r3, [pc, #100]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	4916      	ldr	r1, [pc, #88]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 8007952:	4313      	orrs	r3, r2
 8007954:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 0308 	and.w	r3, r3, #8
 800795e:	2b00      	cmp	r3, #0
 8007960:	d009      	beq.n	8007976 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007962:	4b12      	ldr	r3, [pc, #72]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	00db      	lsls	r3, r3, #3
 8007970:	490e      	ldr	r1, [pc, #56]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 8007972:	4313      	orrs	r3, r2
 8007974:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007976:	f000 f821 	bl	80079bc <HAL_RCC_GetSysClockFreq>
 800797a:	4602      	mov	r2, r0
 800797c:	4b0b      	ldr	r3, [pc, #44]	; (80079ac <HAL_RCC_ClockConfig+0x1bc>)
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	091b      	lsrs	r3, r3, #4
 8007982:	f003 030f 	and.w	r3, r3, #15
 8007986:	490a      	ldr	r1, [pc, #40]	; (80079b0 <HAL_RCC_ClockConfig+0x1c0>)
 8007988:	5ccb      	ldrb	r3, [r1, r3]
 800798a:	fa22 f303 	lsr.w	r3, r2, r3
 800798e:	4a09      	ldr	r2, [pc, #36]	; (80079b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007990:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007992:	4b09      	ldr	r3, [pc, #36]	; (80079b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4618      	mov	r0, r3
 8007998:	f7fd f9d0 	bl	8004d3c <HAL_InitTick>

  return HAL_OK;
 800799c:	2300      	movs	r3, #0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3710      	adds	r7, #16
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	40023c00 	.word	0x40023c00
 80079ac:	40023800 	.word	0x40023800
 80079b0:	0800d250 	.word	0x0800d250
 80079b4:	20000328 	.word	0x20000328
 80079b8:	2000032c 	.word	0x2000032c

080079bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80079c0:	b094      	sub	sp, #80	; 0x50
 80079c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80079c4:	2300      	movs	r3, #0
 80079c6:	647b      	str	r3, [r7, #68]	; 0x44
 80079c8:	2300      	movs	r3, #0
 80079ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80079cc:	2300      	movs	r3, #0
 80079ce:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80079d0:	2300      	movs	r3, #0
 80079d2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80079d4:	4b79      	ldr	r3, [pc, #484]	; (8007bbc <HAL_RCC_GetSysClockFreq+0x200>)
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	f003 030c 	and.w	r3, r3, #12
 80079dc:	2b08      	cmp	r3, #8
 80079de:	d00d      	beq.n	80079fc <HAL_RCC_GetSysClockFreq+0x40>
 80079e0:	2b08      	cmp	r3, #8
 80079e2:	f200 80e1 	bhi.w	8007ba8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d002      	beq.n	80079f0 <HAL_RCC_GetSysClockFreq+0x34>
 80079ea:	2b04      	cmp	r3, #4
 80079ec:	d003      	beq.n	80079f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80079ee:	e0db      	b.n	8007ba8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80079f0:	4b73      	ldr	r3, [pc, #460]	; (8007bc0 <HAL_RCC_GetSysClockFreq+0x204>)
 80079f2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80079f4:	e0db      	b.n	8007bae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80079f6:	4b73      	ldr	r3, [pc, #460]	; (8007bc4 <HAL_RCC_GetSysClockFreq+0x208>)
 80079f8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80079fa:	e0d8      	b.n	8007bae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80079fc:	4b6f      	ldr	r3, [pc, #444]	; (8007bbc <HAL_RCC_GetSysClockFreq+0x200>)
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a04:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007a06:	4b6d      	ldr	r3, [pc, #436]	; (8007bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d063      	beq.n	8007ada <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a12:	4b6a      	ldr	r3, [pc, #424]	; (8007bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	099b      	lsrs	r3, r3, #6
 8007a18:	2200      	movs	r2, #0
 8007a1a:	63bb      	str	r3, [r7, #56]	; 0x38
 8007a1c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a24:	633b      	str	r3, [r7, #48]	; 0x30
 8007a26:	2300      	movs	r3, #0
 8007a28:	637b      	str	r3, [r7, #52]	; 0x34
 8007a2a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007a2e:	4622      	mov	r2, r4
 8007a30:	462b      	mov	r3, r5
 8007a32:	f04f 0000 	mov.w	r0, #0
 8007a36:	f04f 0100 	mov.w	r1, #0
 8007a3a:	0159      	lsls	r1, r3, #5
 8007a3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a40:	0150      	lsls	r0, r2, #5
 8007a42:	4602      	mov	r2, r0
 8007a44:	460b      	mov	r3, r1
 8007a46:	4621      	mov	r1, r4
 8007a48:	1a51      	subs	r1, r2, r1
 8007a4a:	6139      	str	r1, [r7, #16]
 8007a4c:	4629      	mov	r1, r5
 8007a4e:	eb63 0301 	sbc.w	r3, r3, r1
 8007a52:	617b      	str	r3, [r7, #20]
 8007a54:	f04f 0200 	mov.w	r2, #0
 8007a58:	f04f 0300 	mov.w	r3, #0
 8007a5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a60:	4659      	mov	r1, fp
 8007a62:	018b      	lsls	r3, r1, #6
 8007a64:	4651      	mov	r1, sl
 8007a66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007a6a:	4651      	mov	r1, sl
 8007a6c:	018a      	lsls	r2, r1, #6
 8007a6e:	4651      	mov	r1, sl
 8007a70:	ebb2 0801 	subs.w	r8, r2, r1
 8007a74:	4659      	mov	r1, fp
 8007a76:	eb63 0901 	sbc.w	r9, r3, r1
 8007a7a:	f04f 0200 	mov.w	r2, #0
 8007a7e:	f04f 0300 	mov.w	r3, #0
 8007a82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007a86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007a8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007a8e:	4690      	mov	r8, r2
 8007a90:	4699      	mov	r9, r3
 8007a92:	4623      	mov	r3, r4
 8007a94:	eb18 0303 	adds.w	r3, r8, r3
 8007a98:	60bb      	str	r3, [r7, #8]
 8007a9a:	462b      	mov	r3, r5
 8007a9c:	eb49 0303 	adc.w	r3, r9, r3
 8007aa0:	60fb      	str	r3, [r7, #12]
 8007aa2:	f04f 0200 	mov.w	r2, #0
 8007aa6:	f04f 0300 	mov.w	r3, #0
 8007aaa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007aae:	4629      	mov	r1, r5
 8007ab0:	024b      	lsls	r3, r1, #9
 8007ab2:	4621      	mov	r1, r4
 8007ab4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007ab8:	4621      	mov	r1, r4
 8007aba:	024a      	lsls	r2, r1, #9
 8007abc:	4610      	mov	r0, r2
 8007abe:	4619      	mov	r1, r3
 8007ac0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ac6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007ac8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007acc:	f7f9 f888 	bl	8000be0 <__aeabi_uldivmod>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	460b      	mov	r3, r1
 8007ad4:	4613      	mov	r3, r2
 8007ad6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ad8:	e058      	b.n	8007b8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ada:	4b38      	ldr	r3, [pc, #224]	; (8007bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	099b      	lsrs	r3, r3, #6
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	4611      	mov	r1, r2
 8007ae6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007aea:	623b      	str	r3, [r7, #32]
 8007aec:	2300      	movs	r3, #0
 8007aee:	627b      	str	r3, [r7, #36]	; 0x24
 8007af0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007af4:	4642      	mov	r2, r8
 8007af6:	464b      	mov	r3, r9
 8007af8:	f04f 0000 	mov.w	r0, #0
 8007afc:	f04f 0100 	mov.w	r1, #0
 8007b00:	0159      	lsls	r1, r3, #5
 8007b02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b06:	0150      	lsls	r0, r2, #5
 8007b08:	4602      	mov	r2, r0
 8007b0a:	460b      	mov	r3, r1
 8007b0c:	4641      	mov	r1, r8
 8007b0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007b12:	4649      	mov	r1, r9
 8007b14:	eb63 0b01 	sbc.w	fp, r3, r1
 8007b18:	f04f 0200 	mov.w	r2, #0
 8007b1c:	f04f 0300 	mov.w	r3, #0
 8007b20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007b24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007b28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007b2c:	ebb2 040a 	subs.w	r4, r2, sl
 8007b30:	eb63 050b 	sbc.w	r5, r3, fp
 8007b34:	f04f 0200 	mov.w	r2, #0
 8007b38:	f04f 0300 	mov.w	r3, #0
 8007b3c:	00eb      	lsls	r3, r5, #3
 8007b3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b42:	00e2      	lsls	r2, r4, #3
 8007b44:	4614      	mov	r4, r2
 8007b46:	461d      	mov	r5, r3
 8007b48:	4643      	mov	r3, r8
 8007b4a:	18e3      	adds	r3, r4, r3
 8007b4c:	603b      	str	r3, [r7, #0]
 8007b4e:	464b      	mov	r3, r9
 8007b50:	eb45 0303 	adc.w	r3, r5, r3
 8007b54:	607b      	str	r3, [r7, #4]
 8007b56:	f04f 0200 	mov.w	r2, #0
 8007b5a:	f04f 0300 	mov.w	r3, #0
 8007b5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007b62:	4629      	mov	r1, r5
 8007b64:	028b      	lsls	r3, r1, #10
 8007b66:	4621      	mov	r1, r4
 8007b68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007b6c:	4621      	mov	r1, r4
 8007b6e:	028a      	lsls	r2, r1, #10
 8007b70:	4610      	mov	r0, r2
 8007b72:	4619      	mov	r1, r3
 8007b74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b76:	2200      	movs	r2, #0
 8007b78:	61bb      	str	r3, [r7, #24]
 8007b7a:	61fa      	str	r2, [r7, #28]
 8007b7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b80:	f7f9 f82e 	bl	8000be0 <__aeabi_uldivmod>
 8007b84:	4602      	mov	r2, r0
 8007b86:	460b      	mov	r3, r1
 8007b88:	4613      	mov	r3, r2
 8007b8a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007b8c:	4b0b      	ldr	r3, [pc, #44]	; (8007bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	0c1b      	lsrs	r3, r3, #16
 8007b92:	f003 0303 	and.w	r3, r3, #3
 8007b96:	3301      	adds	r3, #1
 8007b98:	005b      	lsls	r3, r3, #1
 8007b9a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007b9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ba4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007ba6:	e002      	b.n	8007bae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007ba8:	4b05      	ldr	r3, [pc, #20]	; (8007bc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8007baa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007bac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007bae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3750      	adds	r7, #80	; 0x50
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bba:	bf00      	nop
 8007bbc:	40023800 	.word	0x40023800
 8007bc0:	00f42400 	.word	0x00f42400
 8007bc4:	007a1200 	.word	0x007a1200

08007bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bcc:	4b03      	ldr	r3, [pc, #12]	; (8007bdc <HAL_RCC_GetHCLKFreq+0x14>)
 8007bce:	681b      	ldr	r3, [r3, #0]
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr
 8007bda:	bf00      	nop
 8007bdc:	20000328 	.word	0x20000328

08007be0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007be4:	f7ff fff0 	bl	8007bc8 <HAL_RCC_GetHCLKFreq>
 8007be8:	4602      	mov	r2, r0
 8007bea:	4b05      	ldr	r3, [pc, #20]	; (8007c00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	0a9b      	lsrs	r3, r3, #10
 8007bf0:	f003 0307 	and.w	r3, r3, #7
 8007bf4:	4903      	ldr	r1, [pc, #12]	; (8007c04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007bf6:	5ccb      	ldrb	r3, [r1, r3]
 8007bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	bd80      	pop	{r7, pc}
 8007c00:	40023800 	.word	0x40023800
 8007c04:	0800d260 	.word	0x0800d260

08007c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007c0c:	f7ff ffdc 	bl	8007bc8 <HAL_RCC_GetHCLKFreq>
 8007c10:	4602      	mov	r2, r0
 8007c12:	4b05      	ldr	r3, [pc, #20]	; (8007c28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	0b5b      	lsrs	r3, r3, #13
 8007c18:	f003 0307 	and.w	r3, r3, #7
 8007c1c:	4903      	ldr	r1, [pc, #12]	; (8007c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c1e:	5ccb      	ldrb	r3, [r1, r3]
 8007c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	40023800 	.word	0x40023800
 8007c2c:	0800d260 	.word	0x0800d260

08007c30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b082      	sub	sp, #8
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d101      	bne.n	8007c42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	e04c      	b.n	8007cdc <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c48:	b2db      	uxtb	r3, r3
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d111      	bne.n	8007c72 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f001 fc0c 	bl	8009474 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d102      	bne.n	8007c6a <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	4a1f      	ldr	r2, [pc, #124]	; (8007ce4 <HAL_TIM_Base_Init+0xb4>)
 8007c68:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2202      	movs	r2, #2
 8007c76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681a      	ldr	r2, [r3, #0]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	3304      	adds	r3, #4
 8007c82:	4619      	mov	r1, r3
 8007c84:	4610      	mov	r0, r2
 8007c86:	f001 f929 	bl	8008edc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2201      	movs	r2, #1
 8007c96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2201      	movs	r2, #1
 8007cae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2201      	movs	r2, #1
 8007cc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2201      	movs	r2, #1
 8007cce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cda:	2300      	movs	r3, #0
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3708      	adds	r7, #8
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}
 8007ce4:	080048cd 	.word	0x080048cd

08007ce8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	d001      	beq.n	8007d00 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	e03c      	b.n	8007d7a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2202      	movs	r2, #2
 8007d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a1e      	ldr	r2, [pc, #120]	; (8007d88 <HAL_TIM_Base_Start+0xa0>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d018      	beq.n	8007d44 <HAL_TIM_Base_Start+0x5c>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d1a:	d013      	beq.n	8007d44 <HAL_TIM_Base_Start+0x5c>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a1a      	ldr	r2, [pc, #104]	; (8007d8c <HAL_TIM_Base_Start+0xa4>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d00e      	beq.n	8007d44 <HAL_TIM_Base_Start+0x5c>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a19      	ldr	r2, [pc, #100]	; (8007d90 <HAL_TIM_Base_Start+0xa8>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d009      	beq.n	8007d44 <HAL_TIM_Base_Start+0x5c>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a17      	ldr	r2, [pc, #92]	; (8007d94 <HAL_TIM_Base_Start+0xac>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d004      	beq.n	8007d44 <HAL_TIM_Base_Start+0x5c>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a16      	ldr	r2, [pc, #88]	; (8007d98 <HAL_TIM_Base_Start+0xb0>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d111      	bne.n	8007d68 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f003 0307 	and.w	r3, r3, #7
 8007d4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2b06      	cmp	r3, #6
 8007d54:	d010      	beq.n	8007d78 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f042 0201 	orr.w	r2, r2, #1
 8007d64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d66:	e007      	b.n	8007d78 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f042 0201 	orr.w	r2, r2, #1
 8007d76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3714      	adds	r7, #20
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	40010000 	.word	0x40010000
 8007d8c:	40000400 	.word	0x40000400
 8007d90:	40000800 	.word	0x40000800
 8007d94:	40000c00 	.word	0x40000c00
 8007d98:	40014000 	.word	0x40014000

08007d9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007daa:	b2db      	uxtb	r3, r3
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d001      	beq.n	8007db4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007db0:	2301      	movs	r3, #1
 8007db2:	e044      	b.n	8007e3e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2202      	movs	r2, #2
 8007db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	68da      	ldr	r2, [r3, #12]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f042 0201 	orr.w	r2, r2, #1
 8007dca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a1e      	ldr	r2, [pc, #120]	; (8007e4c <HAL_TIM_Base_Start_IT+0xb0>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d018      	beq.n	8007e08 <HAL_TIM_Base_Start_IT+0x6c>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dde:	d013      	beq.n	8007e08 <HAL_TIM_Base_Start_IT+0x6c>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a1a      	ldr	r2, [pc, #104]	; (8007e50 <HAL_TIM_Base_Start_IT+0xb4>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d00e      	beq.n	8007e08 <HAL_TIM_Base_Start_IT+0x6c>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a19      	ldr	r2, [pc, #100]	; (8007e54 <HAL_TIM_Base_Start_IT+0xb8>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d009      	beq.n	8007e08 <HAL_TIM_Base_Start_IT+0x6c>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a17      	ldr	r2, [pc, #92]	; (8007e58 <HAL_TIM_Base_Start_IT+0xbc>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d004      	beq.n	8007e08 <HAL_TIM_Base_Start_IT+0x6c>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a16      	ldr	r2, [pc, #88]	; (8007e5c <HAL_TIM_Base_Start_IT+0xc0>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d111      	bne.n	8007e2c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f003 0307 	and.w	r3, r3, #7
 8007e12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2b06      	cmp	r3, #6
 8007e18:	d010      	beq.n	8007e3c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	681a      	ldr	r2, [r3, #0]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f042 0201 	orr.w	r2, r2, #1
 8007e28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e2a:	e007      	b.n	8007e3c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f042 0201 	orr.w	r2, r2, #1
 8007e3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e3c:	2300      	movs	r3, #0
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3714      	adds	r7, #20
 8007e42:	46bd      	mov	sp, r7
 8007e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e48:	4770      	bx	lr
 8007e4a:	bf00      	nop
 8007e4c:	40010000 	.word	0x40010000
 8007e50:	40000400 	.word	0x40000400
 8007e54:	40000800 	.word	0x40000800
 8007e58:	40000c00 	.word	0x40000c00
 8007e5c:	40014000 	.word	0x40014000

08007e60 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b082      	sub	sp, #8
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d101      	bne.n	8007e72 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e04c      	b.n	8007f0c <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e78:	b2db      	uxtb	r3, r3
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d111      	bne.n	8007ea2 <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f001 faf4 	bl	8009474 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d102      	bne.n	8007e9a <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a1f      	ldr	r2, [pc, #124]	; (8007f14 <HAL_TIM_OC_Init+0xb4>)
 8007e98:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2202      	movs	r2, #2
 8007ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	3304      	adds	r3, #4
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	4610      	mov	r0, r2
 8007eb6:	f001 f811 	bl	8008edc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2201      	movs	r2, #1
 8007ece:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2201      	movs	r2, #1
 8007ede:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2201      	movs	r2, #1
 8007eee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2201      	movs	r2, #1
 8007efe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2201      	movs	r2, #1
 8007f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3708      	adds	r7, #8
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}
 8007f14:	08007f19 	.word	0x08007f19

08007f18 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007f20:	bf00      	nop
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b082      	sub	sp, #8
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d101      	bne.n	8007f3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e04c      	b.n	8007fd8 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d111      	bne.n	8007f6e <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f001 fa8e 	bl	8009474 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d102      	bne.n	8007f66 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4a1f      	ldr	r2, [pc, #124]	; (8007fe0 <HAL_TIM_PWM_Init+0xb4>)
 8007f64:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2202      	movs	r2, #2
 8007f72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681a      	ldr	r2, [r3, #0]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	3304      	adds	r3, #4
 8007f7e:	4619      	mov	r1, r3
 8007f80:	4610      	mov	r0, r2
 8007f82:	f000 ffab 	bl	8008edc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2201      	movs	r2, #1
 8007f92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2201      	movs	r2, #1
 8007f9a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2201      	movs	r2, #1
 8007faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2201      	movs	r2, #1
 8007fb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2201      	movs	r2, #1
 8007fc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2201      	movs	r2, #1
 8007fca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007fd6:	2300      	movs	r3, #0
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3708      	adds	r7, #8
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}
 8007fe0:	08007fe5 	.word	0x08007fe5

08007fe4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007fec:	bf00      	nop
 8007fee:	370c      	adds	r7, #12
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d109      	bne.n	800801c <HAL_TIM_PWM_Start+0x24>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800800e:	b2db      	uxtb	r3, r3
 8008010:	2b01      	cmp	r3, #1
 8008012:	bf14      	ite	ne
 8008014:	2301      	movne	r3, #1
 8008016:	2300      	moveq	r3, #0
 8008018:	b2db      	uxtb	r3, r3
 800801a:	e022      	b.n	8008062 <HAL_TIM_PWM_Start+0x6a>
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	2b04      	cmp	r3, #4
 8008020:	d109      	bne.n	8008036 <HAL_TIM_PWM_Start+0x3e>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008028:	b2db      	uxtb	r3, r3
 800802a:	2b01      	cmp	r3, #1
 800802c:	bf14      	ite	ne
 800802e:	2301      	movne	r3, #1
 8008030:	2300      	moveq	r3, #0
 8008032:	b2db      	uxtb	r3, r3
 8008034:	e015      	b.n	8008062 <HAL_TIM_PWM_Start+0x6a>
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	2b08      	cmp	r3, #8
 800803a:	d109      	bne.n	8008050 <HAL_TIM_PWM_Start+0x58>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008042:	b2db      	uxtb	r3, r3
 8008044:	2b01      	cmp	r3, #1
 8008046:	bf14      	ite	ne
 8008048:	2301      	movne	r3, #1
 800804a:	2300      	moveq	r3, #0
 800804c:	b2db      	uxtb	r3, r3
 800804e:	e008      	b.n	8008062 <HAL_TIM_PWM_Start+0x6a>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008056:	b2db      	uxtb	r3, r3
 8008058:	2b01      	cmp	r3, #1
 800805a:	bf14      	ite	ne
 800805c:	2301      	movne	r3, #1
 800805e:	2300      	moveq	r3, #0
 8008060:	b2db      	uxtb	r3, r3
 8008062:	2b00      	cmp	r3, #0
 8008064:	d001      	beq.n	800806a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008066:	2301      	movs	r3, #1
 8008068:	e068      	b.n	800813c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d104      	bne.n	800807a <HAL_TIM_PWM_Start+0x82>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2202      	movs	r2, #2
 8008074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008078:	e013      	b.n	80080a2 <HAL_TIM_PWM_Start+0xaa>
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	2b04      	cmp	r3, #4
 800807e:	d104      	bne.n	800808a <HAL_TIM_PWM_Start+0x92>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2202      	movs	r2, #2
 8008084:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008088:	e00b      	b.n	80080a2 <HAL_TIM_PWM_Start+0xaa>
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	2b08      	cmp	r3, #8
 800808e:	d104      	bne.n	800809a <HAL_TIM_PWM_Start+0xa2>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2202      	movs	r2, #2
 8008094:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008098:	e003      	b.n	80080a2 <HAL_TIM_PWM_Start+0xaa>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2202      	movs	r2, #2
 800809e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	2201      	movs	r2, #1
 80080a8:	6839      	ldr	r1, [r7, #0]
 80080aa:	4618      	mov	r0, r3
 80080ac:	f001 f9bc 	bl	8009428 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4a23      	ldr	r2, [pc, #140]	; (8008144 <HAL_TIM_PWM_Start+0x14c>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d107      	bne.n	80080ca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80080c8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a1d      	ldr	r2, [pc, #116]	; (8008144 <HAL_TIM_PWM_Start+0x14c>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d018      	beq.n	8008106 <HAL_TIM_PWM_Start+0x10e>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080dc:	d013      	beq.n	8008106 <HAL_TIM_PWM_Start+0x10e>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a19      	ldr	r2, [pc, #100]	; (8008148 <HAL_TIM_PWM_Start+0x150>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d00e      	beq.n	8008106 <HAL_TIM_PWM_Start+0x10e>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4a17      	ldr	r2, [pc, #92]	; (800814c <HAL_TIM_PWM_Start+0x154>)
 80080ee:	4293      	cmp	r3, r2
 80080f0:	d009      	beq.n	8008106 <HAL_TIM_PWM_Start+0x10e>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a16      	ldr	r2, [pc, #88]	; (8008150 <HAL_TIM_PWM_Start+0x158>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d004      	beq.n	8008106 <HAL_TIM_PWM_Start+0x10e>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a14      	ldr	r2, [pc, #80]	; (8008154 <HAL_TIM_PWM_Start+0x15c>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d111      	bne.n	800812a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	f003 0307 	and.w	r3, r3, #7
 8008110:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2b06      	cmp	r3, #6
 8008116:	d010      	beq.n	800813a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	681a      	ldr	r2, [r3, #0]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f042 0201 	orr.w	r2, r2, #1
 8008126:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008128:	e007      	b.n	800813a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	681a      	ldr	r2, [r3, #0]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f042 0201 	orr.w	r2, r2, #1
 8008138:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800813a:	2300      	movs	r3, #0
}
 800813c:	4618      	mov	r0, r3
 800813e:	3710      	adds	r7, #16
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}
 8008144:	40010000 	.word	0x40010000
 8008148:	40000400 	.word	0x40000400
 800814c:	40000800 	.word	0x40000800
 8008150:	40000c00 	.word	0x40000c00
 8008154:	40014000 	.word	0x40014000

08008158 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b082      	sub	sp, #8
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d101      	bne.n	800816c <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	e04c      	b.n	8008206 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008172:	b2db      	uxtb	r3, r3
 8008174:	2b00      	cmp	r3, #0
 8008176:	d111      	bne.n	800819c <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f001 f977 	bl	8009474 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800818a:	2b00      	cmp	r3, #0
 800818c:	d102      	bne.n	8008194 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	4a1f      	ldr	r2, [pc, #124]	; (8008210 <HAL_TIM_OnePulse_Init+0xb8>)
 8008192:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2202      	movs	r2, #2
 80081a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	3304      	adds	r3, #4
 80081ac:	4619      	mov	r1, r3
 80081ae:	4610      	mov	r0, r2
 80081b0:	f000 fe94 	bl	8008edc <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f022 0208 	bic.w	r2, r2, #8
 80081c2:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6819      	ldr	r1, [r3, #0]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	683a      	ldr	r2, [r7, #0]
 80081d0:	430a      	orrs	r2, r1
 80081d2:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2201      	movs	r2, #1
 8008200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008204:	2300      	movs	r3, #0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3708      	adds	r7, #8
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	08008215 	.word	0x08008215

08008214 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008214:	b480      	push	{r7}
 8008216:	b083      	sub	sp, #12
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800821c:	bf00      	nop
 800821e:	370c      	adds	r7, #12
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr

08008228 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008238:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008240:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008248:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008250:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008252:	7bfb      	ldrb	r3, [r7, #15]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d108      	bne.n	800826a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008258:	7bbb      	ldrb	r3, [r7, #14]
 800825a:	2b01      	cmp	r3, #1
 800825c:	d105      	bne.n	800826a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800825e:	7b7b      	ldrb	r3, [r7, #13]
 8008260:	2b01      	cmp	r3, #1
 8008262:	d102      	bne.n	800826a <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008264:	7b3b      	ldrb	r3, [r7, #12]
 8008266:	2b01      	cmp	r3, #1
 8008268:	d001      	beq.n	800826e <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800826a:	2301      	movs	r3, #1
 800826c:	e03b      	b.n	80082e6 <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2202      	movs	r2, #2
 8008272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2202      	movs	r2, #2
 800827a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2202      	movs	r2, #2
 8008282:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2202      	movs	r2, #2
 800828a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	68da      	ldr	r2, [r3, #12]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f042 0202 	orr.w	r2, r2, #2
 800829c:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	68da      	ldr	r2, [r3, #12]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f042 0204 	orr.w	r2, r2, #4
 80082ac:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	2201      	movs	r2, #1
 80082b4:	2100      	movs	r1, #0
 80082b6:	4618      	mov	r0, r3
 80082b8:	f001 f8b6 	bl	8009428 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	2201      	movs	r2, #1
 80082c2:	2104      	movs	r1, #4
 80082c4:	4618      	mov	r0, r3
 80082c6:	f001 f8af 	bl	8009428 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a08      	ldr	r2, [pc, #32]	; (80082f0 <HAL_TIM_OnePulse_Start_IT+0xc8>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d107      	bne.n	80082e4 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80082e2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80082e4:	2300      	movs	r3, #0
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3710      	adds	r7, #16
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	40010000 	.word	0x40010000

080082f4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b086      	sub	sp, #24
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d101      	bne.n	8008308 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008304:	2301      	movs	r3, #1
 8008306:	e0a2      	b.n	800844e <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800830e:	b2db      	uxtb	r3, r3
 8008310:	2b00      	cmp	r3, #0
 8008312:	d111      	bne.n	8008338 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2200      	movs	r2, #0
 8008318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f001 f8a9 	bl	8009474 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008326:	2b00      	cmp	r3, #0
 8008328:	d102      	bne.n	8008330 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	4a4a      	ldr	r2, [pc, #296]	; (8008458 <HAL_TIM_Encoder_Init+0x164>)
 800832e:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2202      	movs	r2, #2
 800833c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	689b      	ldr	r3, [r3, #8]
 8008346:	687a      	ldr	r2, [r7, #4]
 8008348:	6812      	ldr	r2, [r2, #0]
 800834a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800834e:	f023 0307 	bic.w	r3, r3, #7
 8008352:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	3304      	adds	r3, #4
 800835c:	4619      	mov	r1, r3
 800835e:	4610      	mov	r0, r2
 8008360:	f000 fdbc 	bl	8008edc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	699b      	ldr	r3, [r3, #24]
 8008372:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	6a1b      	ldr	r3, [r3, #32]
 800837a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	697a      	ldr	r2, [r7, #20]
 8008382:	4313      	orrs	r3, r2
 8008384:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800838c:	f023 0303 	bic.w	r3, r3, #3
 8008390:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	689a      	ldr	r2, [r3, #8]
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	699b      	ldr	r3, [r3, #24]
 800839a:	021b      	lsls	r3, r3, #8
 800839c:	4313      	orrs	r3, r2
 800839e:	693a      	ldr	r2, [r7, #16]
 80083a0:	4313      	orrs	r3, r2
 80083a2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80083aa:	f023 030c 	bic.w	r3, r3, #12
 80083ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80083b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80083ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	68da      	ldr	r2, [r3, #12]
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	69db      	ldr	r3, [r3, #28]
 80083c4:	021b      	lsls	r3, r3, #8
 80083c6:	4313      	orrs	r3, r2
 80083c8:	693a      	ldr	r2, [r7, #16]
 80083ca:	4313      	orrs	r3, r2
 80083cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	691b      	ldr	r3, [r3, #16]
 80083d2:	011a      	lsls	r2, r3, #4
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	6a1b      	ldr	r3, [r3, #32]
 80083d8:	031b      	lsls	r3, r3, #12
 80083da:	4313      	orrs	r3, r2
 80083dc:	693a      	ldr	r2, [r7, #16]
 80083de:	4313      	orrs	r3, r2
 80083e0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80083e8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80083f0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	685a      	ldr	r2, [r3, #4]
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	695b      	ldr	r3, [r3, #20]
 80083fa:	011b      	lsls	r3, r3, #4
 80083fc:	4313      	orrs	r3, r2
 80083fe:	68fa      	ldr	r2, [r7, #12]
 8008400:	4313      	orrs	r3, r2
 8008402:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	697a      	ldr	r2, [r7, #20]
 800840a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	693a      	ldr	r2, [r7, #16]
 8008412:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	68fa      	ldr	r2, [r7, #12]
 800841a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2201      	movs	r2, #1
 8008420:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800844c:	2300      	movs	r3, #0
}
 800844e:	4618      	mov	r0, r3
 8008450:	3718      	adds	r7, #24
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	08004841 	.word	0x08004841

0800845c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b084      	sub	sp, #16
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800846c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008474:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800847c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008484:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d110      	bne.n	80084ae <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800848c:	7bfb      	ldrb	r3, [r7, #15]
 800848e:	2b01      	cmp	r3, #1
 8008490:	d102      	bne.n	8008498 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008492:	7b7b      	ldrb	r3, [r7, #13]
 8008494:	2b01      	cmp	r3, #1
 8008496:	d001      	beq.n	800849c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008498:	2301      	movs	r3, #1
 800849a:	e069      	b.n	8008570 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2202      	movs	r2, #2
 80084a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2202      	movs	r2, #2
 80084a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80084ac:	e031      	b.n	8008512 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	2b04      	cmp	r3, #4
 80084b2:	d110      	bne.n	80084d6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80084b4:	7bbb      	ldrb	r3, [r7, #14]
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	d102      	bne.n	80084c0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80084ba:	7b3b      	ldrb	r3, [r7, #12]
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d001      	beq.n	80084c4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	e055      	b.n	8008570 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2202      	movs	r2, #2
 80084c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2202      	movs	r2, #2
 80084d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80084d4:	e01d      	b.n	8008512 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80084d6:	7bfb      	ldrb	r3, [r7, #15]
 80084d8:	2b01      	cmp	r3, #1
 80084da:	d108      	bne.n	80084ee <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80084dc:	7bbb      	ldrb	r3, [r7, #14]
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d105      	bne.n	80084ee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80084e2:	7b7b      	ldrb	r3, [r7, #13]
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	d102      	bne.n	80084ee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80084e8:	7b3b      	ldrb	r3, [r7, #12]
 80084ea:	2b01      	cmp	r3, #1
 80084ec:	d001      	beq.n	80084f2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80084ee:	2301      	movs	r3, #1
 80084f0:	e03e      	b.n	8008570 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2202      	movs	r2, #2
 80084f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2202      	movs	r2, #2
 80084fe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2202      	movs	r2, #2
 8008506:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2202      	movs	r2, #2
 800850e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d003      	beq.n	8008520 <HAL_TIM_Encoder_Start+0xc4>
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	2b04      	cmp	r3, #4
 800851c:	d008      	beq.n	8008530 <HAL_TIM_Encoder_Start+0xd4>
 800851e:	e00f      	b.n	8008540 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	2201      	movs	r2, #1
 8008526:	2100      	movs	r1, #0
 8008528:	4618      	mov	r0, r3
 800852a:	f000 ff7d 	bl	8009428 <TIM_CCxChannelCmd>
      break;
 800852e:	e016      	b.n	800855e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	2201      	movs	r2, #1
 8008536:	2104      	movs	r1, #4
 8008538:	4618      	mov	r0, r3
 800853a:	f000 ff75 	bl	8009428 <TIM_CCxChannelCmd>
      break;
 800853e:	e00e      	b.n	800855e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	2201      	movs	r2, #1
 8008546:	2100      	movs	r1, #0
 8008548:	4618      	mov	r0, r3
 800854a:	f000 ff6d 	bl	8009428 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	2201      	movs	r2, #1
 8008554:	2104      	movs	r1, #4
 8008556:	4618      	mov	r0, r3
 8008558:	f000 ff66 	bl	8009428 <TIM_CCxChannelCmd>
      break;
 800855c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f042 0201 	orr.w	r2, r2, #1
 800856c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800856e:	2300      	movs	r3, #0
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b082      	sub	sp, #8
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	691b      	ldr	r3, [r3, #16]
 8008586:	f003 0302 	and.w	r3, r3, #2
 800858a:	2b02      	cmp	r3, #2
 800858c:	d128      	bne.n	80085e0 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	f003 0302 	and.w	r3, r3, #2
 8008598:	2b02      	cmp	r3, #2
 800859a:	d121      	bne.n	80085e0 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f06f 0202 	mvn.w	r2, #2
 80085a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2201      	movs	r2, #1
 80085aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	699b      	ldr	r3, [r3, #24]
 80085b2:	f003 0303 	and.w	r3, r3, #3
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d005      	beq.n	80085c6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	4798      	blx	r3
 80085c4:	e009      	b.n	80085da <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	691b      	ldr	r3, [r3, #16]
 80085e6:	f003 0304 	and.w	r3, r3, #4
 80085ea:	2b04      	cmp	r3, #4
 80085ec:	d128      	bne.n	8008640 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	68db      	ldr	r3, [r3, #12]
 80085f4:	f003 0304 	and.w	r3, r3, #4
 80085f8:	2b04      	cmp	r3, #4
 80085fa:	d121      	bne.n	8008640 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f06f 0204 	mvn.w	r2, #4
 8008604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2202      	movs	r2, #2
 800860a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	699b      	ldr	r3, [r3, #24]
 8008612:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008616:	2b00      	cmp	r3, #0
 8008618:	d005      	beq.n	8008626 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	4798      	blx	r3
 8008624:	e009      	b.n	800863a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	691b      	ldr	r3, [r3, #16]
 8008646:	f003 0308 	and.w	r3, r3, #8
 800864a:	2b08      	cmp	r3, #8
 800864c:	d128      	bne.n	80086a0 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	68db      	ldr	r3, [r3, #12]
 8008654:	f003 0308 	and.w	r3, r3, #8
 8008658:	2b08      	cmp	r3, #8
 800865a:	d121      	bne.n	80086a0 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f06f 0208 	mvn.w	r2, #8
 8008664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2204      	movs	r2, #4
 800866a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	69db      	ldr	r3, [r3, #28]
 8008672:	f003 0303 	and.w	r3, r3, #3
 8008676:	2b00      	cmp	r3, #0
 8008678:	d005      	beq.n	8008686 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	4798      	blx	r3
 8008684:	e009      	b.n	800869a <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2200      	movs	r2, #0
 800869e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	691b      	ldr	r3, [r3, #16]
 80086a6:	f003 0310 	and.w	r3, r3, #16
 80086aa:	2b10      	cmp	r3, #16
 80086ac:	d128      	bne.n	8008700 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	f003 0310 	and.w	r3, r3, #16
 80086b8:	2b10      	cmp	r3, #16
 80086ba:	d121      	bne.n	8008700 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f06f 0210 	mvn.w	r2, #16
 80086c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2208      	movs	r2, #8
 80086ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	69db      	ldr	r3, [r3, #28]
 80086d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d005      	beq.n	80086e6 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	4798      	blx	r3
 80086e4:	e009      	b.n	80086fa <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	691b      	ldr	r3, [r3, #16]
 8008706:	f003 0301 	and.w	r3, r3, #1
 800870a:	2b01      	cmp	r3, #1
 800870c:	d110      	bne.n	8008730 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	68db      	ldr	r3, [r3, #12]
 8008714:	f003 0301 	and.w	r3, r3, #1
 8008718:	2b01      	cmp	r3, #1
 800871a:	d109      	bne.n	8008730 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f06f 0201 	mvn.w	r2, #1
 8008724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	691b      	ldr	r3, [r3, #16]
 8008736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800873a:	2b80      	cmp	r3, #128	; 0x80
 800873c:	d110      	bne.n	8008760 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	68db      	ldr	r3, [r3, #12]
 8008744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008748:	2b80      	cmp	r3, #128	; 0x80
 800874a:	d109      	bne.n	8008760 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	691b      	ldr	r3, [r3, #16]
 8008766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800876a:	2b40      	cmp	r3, #64	; 0x40
 800876c:	d110      	bne.n	8008790 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	68db      	ldr	r3, [r3, #12]
 8008774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008778:	2b40      	cmp	r3, #64	; 0x40
 800877a:	d109      	bne.n	8008790 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	691b      	ldr	r3, [r3, #16]
 8008796:	f003 0320 	and.w	r3, r3, #32
 800879a:	2b20      	cmp	r3, #32
 800879c:	d110      	bne.n	80087c0 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	f003 0320 	and.w	r3, r3, #32
 80087a8:	2b20      	cmp	r3, #32
 80087aa:	d109      	bne.n	80087c0 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f06f 0220 	mvn.w	r2, #32
 80087b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087c0:	bf00      	nop
 80087c2:	3708      	adds	r7, #8
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b086      	sub	sp, #24
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	60f8      	str	r0, [r7, #12]
 80087d0:	60b9      	str	r1, [r7, #8]
 80087d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087d4:	2300      	movs	r3, #0
 80087d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087de:	2b01      	cmp	r3, #1
 80087e0:	d101      	bne.n	80087e6 <HAL_TIM_OC_ConfigChannel+0x1e>
 80087e2:	2302      	movs	r3, #2
 80087e4:	e048      	b.n	8008878 <HAL_TIM_OC_ConfigChannel+0xb0>
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2201      	movs	r2, #1
 80087ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2b0c      	cmp	r3, #12
 80087f2:	d839      	bhi.n	8008868 <HAL_TIM_OC_ConfigChannel+0xa0>
 80087f4:	a201      	add	r2, pc, #4	; (adr r2, 80087fc <HAL_TIM_OC_ConfigChannel+0x34>)
 80087f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087fa:	bf00      	nop
 80087fc:	08008831 	.word	0x08008831
 8008800:	08008869 	.word	0x08008869
 8008804:	08008869 	.word	0x08008869
 8008808:	08008869 	.word	0x08008869
 800880c:	0800883f 	.word	0x0800883f
 8008810:	08008869 	.word	0x08008869
 8008814:	08008869 	.word	0x08008869
 8008818:	08008869 	.word	0x08008869
 800881c:	0800884d 	.word	0x0800884d
 8008820:	08008869 	.word	0x08008869
 8008824:	08008869 	.word	0x08008869
 8008828:	08008869 	.word	0x08008869
 800882c:	0800885b 	.word	0x0800885b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68b9      	ldr	r1, [r7, #8]
 8008836:	4618      	mov	r0, r3
 8008838:	f000 fbd0 	bl	8008fdc <TIM_OC1_SetConfig>
      break;
 800883c:	e017      	b.n	800886e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68b9      	ldr	r1, [r7, #8]
 8008844:	4618      	mov	r0, r3
 8008846:	f000 fc2f 	bl	80090a8 <TIM_OC2_SetConfig>
      break;
 800884a:	e010      	b.n	800886e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	68b9      	ldr	r1, [r7, #8]
 8008852:	4618      	mov	r0, r3
 8008854:	f000 fc94 	bl	8009180 <TIM_OC3_SetConfig>
      break;
 8008858:	e009      	b.n	800886e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	68b9      	ldr	r1, [r7, #8]
 8008860:	4618      	mov	r0, r3
 8008862:	f000 fcf7 	bl	8009254 <TIM_OC4_SetConfig>
      break;
 8008866:	e002      	b.n	800886e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	75fb      	strb	r3, [r7, #23]
      break;
 800886c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2200      	movs	r2, #0
 8008872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008876:	7dfb      	ldrb	r3, [r7, #23]
}
 8008878:	4618      	mov	r0, r3
 800887a:	3718      	adds	r7, #24
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b086      	sub	sp, #24
 8008884:	af00      	add	r7, sp, #0
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800888c:	2300      	movs	r3, #0
 800888e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008896:	2b01      	cmp	r3, #1
 8008898:	d101      	bne.n	800889e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800889a:	2302      	movs	r3, #2
 800889c:	e0ae      	b.n	80089fc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2201      	movs	r2, #1
 80088a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2b0c      	cmp	r3, #12
 80088aa:	f200 809f 	bhi.w	80089ec <HAL_TIM_PWM_ConfigChannel+0x16c>
 80088ae:	a201      	add	r2, pc, #4	; (adr r2, 80088b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80088b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088b4:	080088e9 	.word	0x080088e9
 80088b8:	080089ed 	.word	0x080089ed
 80088bc:	080089ed 	.word	0x080089ed
 80088c0:	080089ed 	.word	0x080089ed
 80088c4:	08008929 	.word	0x08008929
 80088c8:	080089ed 	.word	0x080089ed
 80088cc:	080089ed 	.word	0x080089ed
 80088d0:	080089ed 	.word	0x080089ed
 80088d4:	0800896b 	.word	0x0800896b
 80088d8:	080089ed 	.word	0x080089ed
 80088dc:	080089ed 	.word	0x080089ed
 80088e0:	080089ed 	.word	0x080089ed
 80088e4:	080089ab 	.word	0x080089ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	68b9      	ldr	r1, [r7, #8]
 80088ee:	4618      	mov	r0, r3
 80088f0:	f000 fb74 	bl	8008fdc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	699a      	ldr	r2, [r3, #24]
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f042 0208 	orr.w	r2, r2, #8
 8008902:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	699a      	ldr	r2, [r3, #24]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f022 0204 	bic.w	r2, r2, #4
 8008912:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	6999      	ldr	r1, [r3, #24]
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	691a      	ldr	r2, [r3, #16]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	430a      	orrs	r2, r1
 8008924:	619a      	str	r2, [r3, #24]
      break;
 8008926:	e064      	b.n	80089f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	68b9      	ldr	r1, [r7, #8]
 800892e:	4618      	mov	r0, r3
 8008930:	f000 fbba 	bl	80090a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	699a      	ldr	r2, [r3, #24]
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008942:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	699a      	ldr	r2, [r3, #24]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008952:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	6999      	ldr	r1, [r3, #24]
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	691b      	ldr	r3, [r3, #16]
 800895e:	021a      	lsls	r2, r3, #8
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	430a      	orrs	r2, r1
 8008966:	619a      	str	r2, [r3, #24]
      break;
 8008968:	e043      	b.n	80089f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	68b9      	ldr	r1, [r7, #8]
 8008970:	4618      	mov	r0, r3
 8008972:	f000 fc05 	bl	8009180 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	69da      	ldr	r2, [r3, #28]
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f042 0208 	orr.w	r2, r2, #8
 8008984:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	69da      	ldr	r2, [r3, #28]
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f022 0204 	bic.w	r2, r2, #4
 8008994:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	69d9      	ldr	r1, [r3, #28]
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	691a      	ldr	r2, [r3, #16]
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	430a      	orrs	r2, r1
 80089a6:	61da      	str	r2, [r3, #28]
      break;
 80089a8:	e023      	b.n	80089f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	68b9      	ldr	r1, [r7, #8]
 80089b0:	4618      	mov	r0, r3
 80089b2:	f000 fc4f 	bl	8009254 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	69da      	ldr	r2, [r3, #28]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80089c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	69da      	ldr	r2, [r3, #28]
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	69d9      	ldr	r1, [r3, #28]
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	691b      	ldr	r3, [r3, #16]
 80089e0:	021a      	lsls	r2, r3, #8
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	430a      	orrs	r2, r1
 80089e8:	61da      	str	r2, [r3, #28]
      break;
 80089ea:	e002      	b.n	80089f2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	75fb      	strb	r3, [r7, #23]
      break;
 80089f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2200      	movs	r2, #0
 80089f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80089fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3718      	adds	r7, #24
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}

08008a04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b084      	sub	sp, #16
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d101      	bne.n	8008a20 <HAL_TIM_ConfigClockSource+0x1c>
 8008a1c:	2302      	movs	r3, #2
 8008a1e:	e0b4      	b.n	8008b8a <HAL_TIM_ConfigClockSource+0x186>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2201      	movs	r2, #1
 8008a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2202      	movs	r2, #2
 8008a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	689b      	ldr	r3, [r3, #8]
 8008a36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008a3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	68ba      	ldr	r2, [r7, #8]
 8008a4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a58:	d03e      	beq.n	8008ad8 <HAL_TIM_ConfigClockSource+0xd4>
 8008a5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a5e:	f200 8087 	bhi.w	8008b70 <HAL_TIM_ConfigClockSource+0x16c>
 8008a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a66:	f000 8086 	beq.w	8008b76 <HAL_TIM_ConfigClockSource+0x172>
 8008a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a6e:	d87f      	bhi.n	8008b70 <HAL_TIM_ConfigClockSource+0x16c>
 8008a70:	2b70      	cmp	r3, #112	; 0x70
 8008a72:	d01a      	beq.n	8008aaa <HAL_TIM_ConfigClockSource+0xa6>
 8008a74:	2b70      	cmp	r3, #112	; 0x70
 8008a76:	d87b      	bhi.n	8008b70 <HAL_TIM_ConfigClockSource+0x16c>
 8008a78:	2b60      	cmp	r3, #96	; 0x60
 8008a7a:	d050      	beq.n	8008b1e <HAL_TIM_ConfigClockSource+0x11a>
 8008a7c:	2b60      	cmp	r3, #96	; 0x60
 8008a7e:	d877      	bhi.n	8008b70 <HAL_TIM_ConfigClockSource+0x16c>
 8008a80:	2b50      	cmp	r3, #80	; 0x50
 8008a82:	d03c      	beq.n	8008afe <HAL_TIM_ConfigClockSource+0xfa>
 8008a84:	2b50      	cmp	r3, #80	; 0x50
 8008a86:	d873      	bhi.n	8008b70 <HAL_TIM_ConfigClockSource+0x16c>
 8008a88:	2b40      	cmp	r3, #64	; 0x40
 8008a8a:	d058      	beq.n	8008b3e <HAL_TIM_ConfigClockSource+0x13a>
 8008a8c:	2b40      	cmp	r3, #64	; 0x40
 8008a8e:	d86f      	bhi.n	8008b70 <HAL_TIM_ConfigClockSource+0x16c>
 8008a90:	2b30      	cmp	r3, #48	; 0x30
 8008a92:	d064      	beq.n	8008b5e <HAL_TIM_ConfigClockSource+0x15a>
 8008a94:	2b30      	cmp	r3, #48	; 0x30
 8008a96:	d86b      	bhi.n	8008b70 <HAL_TIM_ConfigClockSource+0x16c>
 8008a98:	2b20      	cmp	r3, #32
 8008a9a:	d060      	beq.n	8008b5e <HAL_TIM_ConfigClockSource+0x15a>
 8008a9c:	2b20      	cmp	r3, #32
 8008a9e:	d867      	bhi.n	8008b70 <HAL_TIM_ConfigClockSource+0x16c>
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d05c      	beq.n	8008b5e <HAL_TIM_ConfigClockSource+0x15a>
 8008aa4:	2b10      	cmp	r3, #16
 8008aa6:	d05a      	beq.n	8008b5e <HAL_TIM_ConfigClockSource+0x15a>
 8008aa8:	e062      	b.n	8008b70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6818      	ldr	r0, [r3, #0]
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	6899      	ldr	r1, [r3, #8]
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	685a      	ldr	r2, [r3, #4]
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	68db      	ldr	r3, [r3, #12]
 8008aba:	f000 fc95 	bl	80093e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008acc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	68ba      	ldr	r2, [r7, #8]
 8008ad4:	609a      	str	r2, [r3, #8]
      break;
 8008ad6:	e04f      	b.n	8008b78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6818      	ldr	r0, [r3, #0]
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	6899      	ldr	r1, [r3, #8]
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	685a      	ldr	r2, [r3, #4]
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	f000 fc7e 	bl	80093e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	689a      	ldr	r2, [r3, #8]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008afa:	609a      	str	r2, [r3, #8]
      break;
 8008afc:	e03c      	b.n	8008b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6818      	ldr	r0, [r3, #0]
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	6859      	ldr	r1, [r3, #4]
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	68db      	ldr	r3, [r3, #12]
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	f000 fbf2 	bl	80092f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	2150      	movs	r1, #80	; 0x50
 8008b16:	4618      	mov	r0, r3
 8008b18:	f000 fc4b 	bl	80093b2 <TIM_ITRx_SetConfig>
      break;
 8008b1c:	e02c      	b.n	8008b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6818      	ldr	r0, [r3, #0]
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	6859      	ldr	r1, [r3, #4]
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	68db      	ldr	r3, [r3, #12]
 8008b2a:	461a      	mov	r2, r3
 8008b2c:	f000 fc11 	bl	8009352 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	2160      	movs	r1, #96	; 0x60
 8008b36:	4618      	mov	r0, r3
 8008b38:	f000 fc3b 	bl	80093b2 <TIM_ITRx_SetConfig>
      break;
 8008b3c:	e01c      	b.n	8008b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6818      	ldr	r0, [r3, #0]
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	6859      	ldr	r1, [r3, #4]
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	68db      	ldr	r3, [r3, #12]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	f000 fbd2 	bl	80092f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	2140      	movs	r1, #64	; 0x40
 8008b56:	4618      	mov	r0, r3
 8008b58:	f000 fc2b 	bl	80093b2 <TIM_ITRx_SetConfig>
      break;
 8008b5c:	e00c      	b.n	8008b78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681a      	ldr	r2, [r3, #0]
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4619      	mov	r1, r3
 8008b68:	4610      	mov	r0, r2
 8008b6a:	f000 fc22 	bl	80093b2 <TIM_ITRx_SetConfig>
      break;
 8008b6e:	e003      	b.n	8008b78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	73fb      	strb	r3, [r7, #15]
      break;
 8008b74:	e000      	b.n	8008b78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008b76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3710      	adds	r7, #16
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}

08008b92 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008b92:	b480      	push	{r7}
 8008b94:	b083      	sub	sp, #12
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8008b9a:	bf00      	nop
 8008b9c:	370c      	adds	r7, #12
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba4:	4770      	bx	lr

08008ba6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ba6:	b480      	push	{r7}
 8008ba8:	b083      	sub	sp, #12
 8008baa:	af00      	add	r7, sp, #0
 8008bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008bae:	bf00      	nop
 8008bb0:	370c      	adds	r7, #12
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb8:	4770      	bx	lr

08008bba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008bba:	b480      	push	{r7}
 8008bbc:	b083      	sub	sp, #12
 8008bbe:	af00      	add	r7, sp, #0
 8008bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008bc2:	bf00      	nop
 8008bc4:	370c      	adds	r7, #12
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr

08008bce <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008bce:	b480      	push	{r7}
 8008bd0:	b083      	sub	sp, #12
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8008bd6:	bf00      	nop
 8008bd8:	370c      	adds	r7, #12
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be0:	4770      	bx	lr

08008be2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008be2:	b480      	push	{r7}
 8008be4:	b083      	sub	sp, #12
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008bea:	bf00      	nop
 8008bec:	370c      	adds	r7, #12
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf4:	4770      	bx	lr

08008bf6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008bf6:	b480      	push	{r7}
 8008bf8:	b083      	sub	sp, #12
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8008bfe:	bf00      	nop
 8008c00:	370c      	adds	r7, #12
 8008c02:	46bd      	mov	sp, r7
 8008c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c08:	4770      	bx	lr

08008c0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c0a:	b480      	push	{r7}
 8008c0c:	b083      	sub	sp, #12
 8008c0e:	af00      	add	r7, sp, #0
 8008c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c12:	bf00      	nop
 8008c14:	370c      	adds	r7, #12
 8008c16:	46bd      	mov	sp, r7
 8008c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1c:	4770      	bx	lr

08008c1e <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008c1e:	b480      	push	{r7}
 8008c20:	b083      	sub	sp, #12
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8008c26:	bf00      	nop
 8008c28:	370c      	adds	r7, #12
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c30:	4770      	bx	lr

08008c32 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008c32:	b480      	push	{r7}
 8008c34:	b083      	sub	sp, #12
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008c3a:	bf00      	nop
 8008c3c:	370c      	adds	r7, #12
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c44:	4770      	bx	lr
	...

08008c48 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b087      	sub	sp, #28
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	460b      	mov	r3, r1
 8008c52:	607a      	str	r2, [r7, #4]
 8008c54:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008c56:	2300      	movs	r3, #0
 8008c58:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d101      	bne.n	8008c64 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8008c60:	2301      	movs	r3, #1
 8008c62:	e135      	b.n	8008ed0 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c6a:	2b01      	cmp	r3, #1
 8008c6c:	d101      	bne.n	8008c72 <HAL_TIM_RegisterCallback+0x2a>
 8008c6e:	2302      	movs	r3, #2
 8008c70:	e12e      	b.n	8008ed0 <HAL_TIM_RegisterCallback+0x288>
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2201      	movs	r2, #1
 8008c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	f040 80ba 	bne.w	8008dfc <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 8008c88:	7afb      	ldrb	r3, [r7, #11]
 8008c8a:	2b1a      	cmp	r3, #26
 8008c8c:	f200 80b3 	bhi.w	8008df6 <HAL_TIM_RegisterCallback+0x1ae>
 8008c90:	a201      	add	r2, pc, #4	; (adr r2, 8008c98 <HAL_TIM_RegisterCallback+0x50>)
 8008c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c96:	bf00      	nop
 8008c98:	08008d05 	.word	0x08008d05
 8008c9c:	08008d0d 	.word	0x08008d0d
 8008ca0:	08008d15 	.word	0x08008d15
 8008ca4:	08008d1d 	.word	0x08008d1d
 8008ca8:	08008d25 	.word	0x08008d25
 8008cac:	08008d2d 	.word	0x08008d2d
 8008cb0:	08008d35 	.word	0x08008d35
 8008cb4:	08008d3d 	.word	0x08008d3d
 8008cb8:	08008d45 	.word	0x08008d45
 8008cbc:	08008d4d 	.word	0x08008d4d
 8008cc0:	08008d55 	.word	0x08008d55
 8008cc4:	08008d5d 	.word	0x08008d5d
 8008cc8:	08008d65 	.word	0x08008d65
 8008ccc:	08008d6d 	.word	0x08008d6d
 8008cd0:	08008d75 	.word	0x08008d75
 8008cd4:	08008d7f 	.word	0x08008d7f
 8008cd8:	08008d89 	.word	0x08008d89
 8008cdc:	08008d93 	.word	0x08008d93
 8008ce0:	08008d9d 	.word	0x08008d9d
 8008ce4:	08008da7 	.word	0x08008da7
 8008ce8:	08008db1 	.word	0x08008db1
 8008cec:	08008dbb 	.word	0x08008dbb
 8008cf0:	08008dc5 	.word	0x08008dc5
 8008cf4:	08008dcf 	.word	0x08008dcf
 8008cf8:	08008dd9 	.word	0x08008dd9
 8008cfc:	08008de3 	.word	0x08008de3
 8008d00:	08008ded 	.word	0x08008ded
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	687a      	ldr	r2, [r7, #4]
 8008d08:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8008d0a:	e0dc      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	687a      	ldr	r2, [r7, #4]
 8008d10:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8008d12:	e0d8      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	687a      	ldr	r2, [r7, #4]
 8008d18:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8008d1a:	e0d4      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	687a      	ldr	r2, [r7, #4]
 8008d20:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8008d22:	e0d0      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	687a      	ldr	r2, [r7, #4]
 8008d28:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8008d2a:	e0cc      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	687a      	ldr	r2, [r7, #4]
 8008d30:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8008d32:	e0c8      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	687a      	ldr	r2, [r7, #4]
 8008d38:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8008d3a:	e0c4      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	687a      	ldr	r2, [r7, #4]
 8008d40:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8008d42:	e0c0      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	687a      	ldr	r2, [r7, #4]
 8008d48:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8008d4a:	e0bc      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	687a      	ldr	r2, [r7, #4]
 8008d50:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8008d52:	e0b8      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	687a      	ldr	r2, [r7, #4]
 8008d58:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8008d5a:	e0b4      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8008d62:	e0b0      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	687a      	ldr	r2, [r7, #4]
 8008d68:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8008d6a:	e0ac      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8008d72:	e0a8      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	687a      	ldr	r2, [r7, #4]
 8008d78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8008d7c:	e0a3      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	687a      	ldr	r2, [r7, #4]
 8008d82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 8008d86:	e09e      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 8008d90:	e099      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	687a      	ldr	r2, [r7, #4]
 8008d96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 8008d9a:	e094      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	687a      	ldr	r2, [r7, #4]
 8008da0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 8008da4:	e08f      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	687a      	ldr	r2, [r7, #4]
 8008daa:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 8008dae:	e08a      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	687a      	ldr	r2, [r7, #4]
 8008db4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 8008db8:	e085      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	687a      	ldr	r2, [r7, #4]
 8008dbe:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 8008dc2:	e080      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	687a      	ldr	r2, [r7, #4]
 8008dc8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 8008dcc:	e07b      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 8008dd6:	e076      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	687a      	ldr	r2, [r7, #4]
 8008ddc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 8008de0:	e071      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 8008dea:	e06c      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 8008df4:	e067      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008df6:	2301      	movs	r3, #1
 8008df8:	75fb      	strb	r3, [r7, #23]
        break;
 8008dfa:	e064      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e02:	b2db      	uxtb	r3, r3
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d15c      	bne.n	8008ec2 <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 8008e08:	7afb      	ldrb	r3, [r7, #11]
 8008e0a:	2b0d      	cmp	r3, #13
 8008e0c:	d856      	bhi.n	8008ebc <HAL_TIM_RegisterCallback+0x274>
 8008e0e:	a201      	add	r2, pc, #4	; (adr r2, 8008e14 <HAL_TIM_RegisterCallback+0x1cc>)
 8008e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e14:	08008e4d 	.word	0x08008e4d
 8008e18:	08008e55 	.word	0x08008e55
 8008e1c:	08008e5d 	.word	0x08008e5d
 8008e20:	08008e65 	.word	0x08008e65
 8008e24:	08008e6d 	.word	0x08008e6d
 8008e28:	08008e75 	.word	0x08008e75
 8008e2c:	08008e7d 	.word	0x08008e7d
 8008e30:	08008e85 	.word	0x08008e85
 8008e34:	08008e8d 	.word	0x08008e8d
 8008e38:	08008e95 	.word	0x08008e95
 8008e3c:	08008e9d 	.word	0x08008e9d
 8008e40:	08008ea5 	.word	0x08008ea5
 8008e44:	08008ead 	.word	0x08008ead
 8008e48:	08008eb5 	.word	0x08008eb5
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	687a      	ldr	r2, [r7, #4]
 8008e50:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8008e52:	e038      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	687a      	ldr	r2, [r7, #4]
 8008e58:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8008e5a:	e034      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	687a      	ldr	r2, [r7, #4]
 8008e60:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8008e62:	e030      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8008e6a:	e02c      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	687a      	ldr	r2, [r7, #4]
 8008e70:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8008e72:	e028      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	687a      	ldr	r2, [r7, #4]
 8008e78:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8008e7a:	e024      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	687a      	ldr	r2, [r7, #4]
 8008e80:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8008e82:	e020      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	687a      	ldr	r2, [r7, #4]
 8008e88:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8008e8a:	e01c      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8008e92:	e018      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	687a      	ldr	r2, [r7, #4]
 8008e98:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8008e9a:	e014      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	687a      	ldr	r2, [r7, #4]
 8008ea0:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8008ea2:	e010      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	687a      	ldr	r2, [r7, #4]
 8008ea8:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8008eaa:	e00c      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	687a      	ldr	r2, [r7, #4]
 8008eb0:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8008eb2:	e008      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	687a      	ldr	r2, [r7, #4]
 8008eb8:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8008eba:	e004      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	75fb      	strb	r3, [r7, #23]
        break;
 8008ec0:	e001      	b.n	8008ec6 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008ece:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	371c      	adds	r7, #28
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr

08008edc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b085      	sub	sp, #20
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	4a34      	ldr	r2, [pc, #208]	; (8008fc0 <TIM_Base_SetConfig+0xe4>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d00f      	beq.n	8008f14 <TIM_Base_SetConfig+0x38>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008efa:	d00b      	beq.n	8008f14 <TIM_Base_SetConfig+0x38>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	4a31      	ldr	r2, [pc, #196]	; (8008fc4 <TIM_Base_SetConfig+0xe8>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d007      	beq.n	8008f14 <TIM_Base_SetConfig+0x38>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	4a30      	ldr	r2, [pc, #192]	; (8008fc8 <TIM_Base_SetConfig+0xec>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d003      	beq.n	8008f14 <TIM_Base_SetConfig+0x38>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	4a2f      	ldr	r2, [pc, #188]	; (8008fcc <TIM_Base_SetConfig+0xf0>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d108      	bne.n	8008f26 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	4313      	orrs	r3, r2
 8008f24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a25      	ldr	r2, [pc, #148]	; (8008fc0 <TIM_Base_SetConfig+0xe4>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d01b      	beq.n	8008f66 <TIM_Base_SetConfig+0x8a>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f34:	d017      	beq.n	8008f66 <TIM_Base_SetConfig+0x8a>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a22      	ldr	r2, [pc, #136]	; (8008fc4 <TIM_Base_SetConfig+0xe8>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d013      	beq.n	8008f66 <TIM_Base_SetConfig+0x8a>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a21      	ldr	r2, [pc, #132]	; (8008fc8 <TIM_Base_SetConfig+0xec>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d00f      	beq.n	8008f66 <TIM_Base_SetConfig+0x8a>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	4a20      	ldr	r2, [pc, #128]	; (8008fcc <TIM_Base_SetConfig+0xf0>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d00b      	beq.n	8008f66 <TIM_Base_SetConfig+0x8a>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4a1f      	ldr	r2, [pc, #124]	; (8008fd0 <TIM_Base_SetConfig+0xf4>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d007      	beq.n	8008f66 <TIM_Base_SetConfig+0x8a>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	4a1e      	ldr	r2, [pc, #120]	; (8008fd4 <TIM_Base_SetConfig+0xf8>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d003      	beq.n	8008f66 <TIM_Base_SetConfig+0x8a>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	4a1d      	ldr	r2, [pc, #116]	; (8008fd8 <TIM_Base_SetConfig+0xfc>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d108      	bne.n	8008f78 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	68db      	ldr	r3, [r3, #12]
 8008f72:	68fa      	ldr	r2, [r7, #12]
 8008f74:	4313      	orrs	r3, r2
 8008f76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	695b      	ldr	r3, [r3, #20]
 8008f82:	4313      	orrs	r3, r2
 8008f84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	689a      	ldr	r2, [r3, #8]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	4a08      	ldr	r2, [pc, #32]	; (8008fc0 <TIM_Base_SetConfig+0xe4>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d103      	bne.n	8008fac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	691a      	ldr	r2, [r3, #16]
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2201      	movs	r2, #1
 8008fb0:	615a      	str	r2, [r3, #20]
}
 8008fb2:	bf00      	nop
 8008fb4:	3714      	adds	r7, #20
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr
 8008fbe:	bf00      	nop
 8008fc0:	40010000 	.word	0x40010000
 8008fc4:	40000400 	.word	0x40000400
 8008fc8:	40000800 	.word	0x40000800
 8008fcc:	40000c00 	.word	0x40000c00
 8008fd0:	40014000 	.word	0x40014000
 8008fd4:	40014400 	.word	0x40014400
 8008fd8:	40014800 	.word	0x40014800

08008fdc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b087      	sub	sp, #28
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6a1b      	ldr	r3, [r3, #32]
 8008fea:	f023 0201 	bic.w	r2, r3, #1
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6a1b      	ldr	r3, [r3, #32]
 8008ff6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	699b      	ldr	r3, [r3, #24]
 8009002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800900a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f023 0303 	bic.w	r3, r3, #3
 8009012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	4313      	orrs	r3, r2
 800901c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	f023 0302 	bic.w	r3, r3, #2
 8009024:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	689b      	ldr	r3, [r3, #8]
 800902a:	697a      	ldr	r2, [r7, #20]
 800902c:	4313      	orrs	r3, r2
 800902e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	4a1c      	ldr	r2, [pc, #112]	; (80090a4 <TIM_OC1_SetConfig+0xc8>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d10c      	bne.n	8009052 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	f023 0308 	bic.w	r3, r3, #8
 800903e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	68db      	ldr	r3, [r3, #12]
 8009044:	697a      	ldr	r2, [r7, #20]
 8009046:	4313      	orrs	r3, r2
 8009048:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	f023 0304 	bic.w	r3, r3, #4
 8009050:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	4a13      	ldr	r2, [pc, #76]	; (80090a4 <TIM_OC1_SetConfig+0xc8>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d111      	bne.n	800907e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009060:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009068:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	695b      	ldr	r3, [r3, #20]
 800906e:	693a      	ldr	r2, [r7, #16]
 8009070:	4313      	orrs	r3, r2
 8009072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	699b      	ldr	r3, [r3, #24]
 8009078:	693a      	ldr	r2, [r7, #16]
 800907a:	4313      	orrs	r3, r2
 800907c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	693a      	ldr	r2, [r7, #16]
 8009082:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	68fa      	ldr	r2, [r7, #12]
 8009088:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	685a      	ldr	r2, [r3, #4]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	697a      	ldr	r2, [r7, #20]
 8009096:	621a      	str	r2, [r3, #32]
}
 8009098:	bf00      	nop
 800909a:	371c      	adds	r7, #28
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr
 80090a4:	40010000 	.word	0x40010000

080090a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b087      	sub	sp, #28
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
 80090b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6a1b      	ldr	r3, [r3, #32]
 80090b6:	f023 0210 	bic.w	r2, r3, #16
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6a1b      	ldr	r3, [r3, #32]
 80090c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	699b      	ldr	r3, [r3, #24]
 80090ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80090de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	021b      	lsls	r3, r3, #8
 80090e6:	68fa      	ldr	r2, [r7, #12]
 80090e8:	4313      	orrs	r3, r2
 80090ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	f023 0320 	bic.w	r3, r3, #32
 80090f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	011b      	lsls	r3, r3, #4
 80090fa:	697a      	ldr	r2, [r7, #20]
 80090fc:	4313      	orrs	r3, r2
 80090fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	4a1e      	ldr	r2, [pc, #120]	; (800917c <TIM_OC2_SetConfig+0xd4>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d10d      	bne.n	8009124 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800910e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	68db      	ldr	r3, [r3, #12]
 8009114:	011b      	lsls	r3, r3, #4
 8009116:	697a      	ldr	r2, [r7, #20]
 8009118:	4313      	orrs	r3, r2
 800911a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009122:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4a15      	ldr	r2, [pc, #84]	; (800917c <TIM_OC2_SetConfig+0xd4>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d113      	bne.n	8009154 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009132:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800913a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	695b      	ldr	r3, [r3, #20]
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	693a      	ldr	r2, [r7, #16]
 8009144:	4313      	orrs	r3, r2
 8009146:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	699b      	ldr	r3, [r3, #24]
 800914c:	009b      	lsls	r3, r3, #2
 800914e:	693a      	ldr	r2, [r7, #16]
 8009150:	4313      	orrs	r3, r2
 8009152:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	693a      	ldr	r2, [r7, #16]
 8009158:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	68fa      	ldr	r2, [r7, #12]
 800915e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	685a      	ldr	r2, [r3, #4]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	697a      	ldr	r2, [r7, #20]
 800916c:	621a      	str	r2, [r3, #32]
}
 800916e:	bf00      	nop
 8009170:	371c      	adds	r7, #28
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop
 800917c:	40010000 	.word	0x40010000

08009180 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009180:	b480      	push	{r7}
 8009182:	b087      	sub	sp, #28
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
 8009188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6a1b      	ldr	r3, [r3, #32]
 800918e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6a1b      	ldr	r3, [r3, #32]
 800919a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	69db      	ldr	r3, [r3, #28]
 80091a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f023 0303 	bic.w	r3, r3, #3
 80091b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	68fa      	ldr	r2, [r7, #12]
 80091be:	4313      	orrs	r3, r2
 80091c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80091c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	689b      	ldr	r3, [r3, #8]
 80091ce:	021b      	lsls	r3, r3, #8
 80091d0:	697a      	ldr	r2, [r7, #20]
 80091d2:	4313      	orrs	r3, r2
 80091d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	4a1d      	ldr	r2, [pc, #116]	; (8009250 <TIM_OC3_SetConfig+0xd0>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d10d      	bne.n	80091fa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80091de:	697b      	ldr	r3, [r7, #20]
 80091e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80091e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	68db      	ldr	r3, [r3, #12]
 80091ea:	021b      	lsls	r3, r3, #8
 80091ec:	697a      	ldr	r2, [r7, #20]
 80091ee:	4313      	orrs	r3, r2
 80091f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80091f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	4a14      	ldr	r2, [pc, #80]	; (8009250 <TIM_OC3_SetConfig+0xd0>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d113      	bne.n	800922a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009208:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009210:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	695b      	ldr	r3, [r3, #20]
 8009216:	011b      	lsls	r3, r3, #4
 8009218:	693a      	ldr	r2, [r7, #16]
 800921a:	4313      	orrs	r3, r2
 800921c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	699b      	ldr	r3, [r3, #24]
 8009222:	011b      	lsls	r3, r3, #4
 8009224:	693a      	ldr	r2, [r7, #16]
 8009226:	4313      	orrs	r3, r2
 8009228:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	693a      	ldr	r2, [r7, #16]
 800922e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	68fa      	ldr	r2, [r7, #12]
 8009234:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	685a      	ldr	r2, [r3, #4]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	697a      	ldr	r2, [r7, #20]
 8009242:	621a      	str	r2, [r3, #32]
}
 8009244:	bf00      	nop
 8009246:	371c      	adds	r7, #28
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr
 8009250:	40010000 	.word	0x40010000

08009254 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009254:	b480      	push	{r7}
 8009256:	b087      	sub	sp, #28
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6a1b      	ldr	r3, [r3, #32]
 8009262:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6a1b      	ldr	r3, [r3, #32]
 800926e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	69db      	ldr	r3, [r3, #28]
 800927a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009282:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800928a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	021b      	lsls	r3, r3, #8
 8009292:	68fa      	ldr	r2, [r7, #12]
 8009294:	4313      	orrs	r3, r2
 8009296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800929e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	031b      	lsls	r3, r3, #12
 80092a6:	693a      	ldr	r2, [r7, #16]
 80092a8:	4313      	orrs	r3, r2
 80092aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	4a10      	ldr	r2, [pc, #64]	; (80092f0 <TIM_OC4_SetConfig+0x9c>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d109      	bne.n	80092c8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80092ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	695b      	ldr	r3, [r3, #20]
 80092c0:	019b      	lsls	r3, r3, #6
 80092c2:	697a      	ldr	r2, [r7, #20]
 80092c4:	4313      	orrs	r3, r2
 80092c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	697a      	ldr	r2, [r7, #20]
 80092cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	68fa      	ldr	r2, [r7, #12]
 80092d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	685a      	ldr	r2, [r3, #4]
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	693a      	ldr	r2, [r7, #16]
 80092e0:	621a      	str	r2, [r3, #32]
}
 80092e2:	bf00      	nop
 80092e4:	371c      	adds	r7, #28
 80092e6:	46bd      	mov	sp, r7
 80092e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ec:	4770      	bx	lr
 80092ee:	bf00      	nop
 80092f0:	40010000 	.word	0x40010000

080092f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b087      	sub	sp, #28
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	6a1b      	ldr	r3, [r3, #32]
 8009304:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	6a1b      	ldr	r3, [r3, #32]
 800930a:	f023 0201 	bic.w	r2, r3, #1
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	699b      	ldr	r3, [r3, #24]
 8009316:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800931e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	011b      	lsls	r3, r3, #4
 8009324:	693a      	ldr	r2, [r7, #16]
 8009326:	4313      	orrs	r3, r2
 8009328:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	f023 030a 	bic.w	r3, r3, #10
 8009330:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009332:	697a      	ldr	r2, [r7, #20]
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	4313      	orrs	r3, r2
 8009338:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	693a      	ldr	r2, [r7, #16]
 800933e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	697a      	ldr	r2, [r7, #20]
 8009344:	621a      	str	r2, [r3, #32]
}
 8009346:	bf00      	nop
 8009348:	371c      	adds	r7, #28
 800934a:	46bd      	mov	sp, r7
 800934c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009350:	4770      	bx	lr

08009352 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009352:	b480      	push	{r7}
 8009354:	b087      	sub	sp, #28
 8009356:	af00      	add	r7, sp, #0
 8009358:	60f8      	str	r0, [r7, #12]
 800935a:	60b9      	str	r1, [r7, #8]
 800935c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	6a1b      	ldr	r3, [r3, #32]
 8009362:	f023 0210 	bic.w	r2, r3, #16
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	699b      	ldr	r3, [r3, #24]
 800936e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6a1b      	ldr	r3, [r3, #32]
 8009374:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800937c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	031b      	lsls	r3, r3, #12
 8009382:	697a      	ldr	r2, [r7, #20]
 8009384:	4313      	orrs	r3, r2
 8009386:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800938e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	011b      	lsls	r3, r3, #4
 8009394:	693a      	ldr	r2, [r7, #16]
 8009396:	4313      	orrs	r3, r2
 8009398:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	697a      	ldr	r2, [r7, #20]
 800939e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	693a      	ldr	r2, [r7, #16]
 80093a4:	621a      	str	r2, [r3, #32]
}
 80093a6:	bf00      	nop
 80093a8:	371c      	adds	r7, #28
 80093aa:	46bd      	mov	sp, r7
 80093ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b0:	4770      	bx	lr

080093b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80093b2:	b480      	push	{r7}
 80093b4:	b085      	sub	sp, #20
 80093b6:	af00      	add	r7, sp, #0
 80093b8:	6078      	str	r0, [r7, #4]
 80093ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	689b      	ldr	r3, [r3, #8]
 80093c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80093ca:	683a      	ldr	r2, [r7, #0]
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	4313      	orrs	r3, r2
 80093d0:	f043 0307 	orr.w	r3, r3, #7
 80093d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	609a      	str	r2, [r3, #8]
}
 80093dc:	bf00      	nop
 80093de:	3714      	adds	r7, #20
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b087      	sub	sp, #28
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	60f8      	str	r0, [r7, #12]
 80093f0:	60b9      	str	r1, [r7, #8]
 80093f2:	607a      	str	r2, [r7, #4]
 80093f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	689b      	ldr	r3, [r3, #8]
 80093fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009402:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	021a      	lsls	r2, r3, #8
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	431a      	orrs	r2, r3
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	4313      	orrs	r3, r2
 8009410:	697a      	ldr	r2, [r7, #20]
 8009412:	4313      	orrs	r3, r2
 8009414:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	697a      	ldr	r2, [r7, #20]
 800941a:	609a      	str	r2, [r3, #8]
}
 800941c:	bf00      	nop
 800941e:	371c      	adds	r7, #28
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr

08009428 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009428:	b480      	push	{r7}
 800942a:	b087      	sub	sp, #28
 800942c:	af00      	add	r7, sp, #0
 800942e:	60f8      	str	r0, [r7, #12]
 8009430:	60b9      	str	r1, [r7, #8]
 8009432:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	f003 031f 	and.w	r3, r3, #31
 800943a:	2201      	movs	r2, #1
 800943c:	fa02 f303 	lsl.w	r3, r2, r3
 8009440:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	6a1a      	ldr	r2, [r3, #32]
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	43db      	mvns	r3, r3
 800944a:	401a      	ands	r2, r3
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	6a1a      	ldr	r2, [r3, #32]
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	f003 031f 	and.w	r3, r3, #31
 800945a:	6879      	ldr	r1, [r7, #4]
 800945c:	fa01 f303 	lsl.w	r3, r1, r3
 8009460:	431a      	orrs	r2, r3
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	621a      	str	r2, [r3, #32]
}
 8009466:	bf00      	nop
 8009468:	371c      	adds	r7, #28
 800946a:	46bd      	mov	sp, r7
 800946c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009470:	4770      	bx	lr
	...

08009474 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8009474:	b480      	push	{r7}
 8009476:	b083      	sub	sp, #12
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	4a1c      	ldr	r2, [pc, #112]	; (80094f0 <TIM_ResetCallback+0x7c>)
 8009480:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	4a1b      	ldr	r2, [pc, #108]	; (80094f4 <TIM_ResetCallback+0x80>)
 8009488:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	4a1a      	ldr	r2, [pc, #104]	; (80094f8 <TIM_ResetCallback+0x84>)
 8009490:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4a19      	ldr	r2, [pc, #100]	; (80094fc <TIM_ResetCallback+0x88>)
 8009498:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a18      	ldr	r2, [pc, #96]	; (8009500 <TIM_ResetCallback+0x8c>)
 80094a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a17      	ldr	r2, [pc, #92]	; (8009504 <TIM_ResetCallback+0x90>)
 80094a8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a16      	ldr	r2, [pc, #88]	; (8009508 <TIM_ResetCallback+0x94>)
 80094b0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a15      	ldr	r2, [pc, #84]	; (800950c <TIM_ResetCallback+0x98>)
 80094b8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	4a14      	ldr	r2, [pc, #80]	; (8009510 <TIM_ResetCallback+0x9c>)
 80094c0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	4a13      	ldr	r2, [pc, #76]	; (8009514 <TIM_ResetCallback+0xa0>)
 80094c8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	4a12      	ldr	r2, [pc, #72]	; (8009518 <TIM_ResetCallback+0xa4>)
 80094d0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	4a11      	ldr	r2, [pc, #68]	; (800951c <TIM_ResetCallback+0xa8>)
 80094d8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	4a10      	ldr	r2, [pc, #64]	; (8009520 <TIM_ResetCallback+0xac>)
 80094e0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80094e4:	bf00      	nop
 80094e6:	370c      	adds	r7, #12
 80094e8:	46bd      	mov	sp, r7
 80094ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ee:	4770      	bx	lr
 80094f0:	08004479 	.word	0x08004479
 80094f4:	08008b93 	.word	0x08008b93
 80094f8:	08008c0b 	.word	0x08008c0b
 80094fc:	08008c1f 	.word	0x08008c1f
 8009500:	08008bbb 	.word	0x08008bbb
 8009504:	08008bcf 	.word	0x08008bcf
 8009508:	08008ba7 	.word	0x08008ba7
 800950c:	08008be3 	.word	0x08008be3
 8009510:	08008bf7 	.word	0x08008bf7
 8009514:	08008c33 	.word	0x08008c33
 8009518:	08009601 	.word	0x08009601
 800951c:	08009615 	.word	0x08009615
 8009520:	08009629 	.word	0x08009629

08009524 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009524:	b480      	push	{r7}
 8009526:	b085      	sub	sp, #20
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
 800952c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009534:	2b01      	cmp	r3, #1
 8009536:	d101      	bne.n	800953c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009538:	2302      	movs	r3, #2
 800953a:	e050      	b.n	80095de <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2202      	movs	r2, #2
 8009548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	685b      	ldr	r3, [r3, #4]
 8009552:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	689b      	ldr	r3, [r3, #8]
 800955a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009562:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	68fa      	ldr	r2, [r7, #12]
 800956a:	4313      	orrs	r3, r2
 800956c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	68fa      	ldr	r2, [r7, #12]
 8009574:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	4a1c      	ldr	r2, [pc, #112]	; (80095ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d018      	beq.n	80095b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009588:	d013      	beq.n	80095b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a18      	ldr	r2, [pc, #96]	; (80095f0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d00e      	beq.n	80095b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a16      	ldr	r2, [pc, #88]	; (80095f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d009      	beq.n	80095b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a15      	ldr	r2, [pc, #84]	; (80095f8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d004      	beq.n	80095b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a13      	ldr	r2, [pc, #76]	; (80095fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d10c      	bne.n	80095cc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	685b      	ldr	r3, [r3, #4]
 80095be:	68ba      	ldr	r2, [r7, #8]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	68ba      	ldr	r2, [r7, #8]
 80095ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2201      	movs	r2, #1
 80095d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2200      	movs	r2, #0
 80095d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80095dc:	2300      	movs	r3, #0
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3714      	adds	r7, #20
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr
 80095ea:	bf00      	nop
 80095ec:	40010000 	.word	0x40010000
 80095f0:	40000400 	.word	0x40000400
 80095f4:	40000800 	.word	0x40000800
 80095f8:	40000c00 	.word	0x40000c00
 80095fc:	40014000 	.word	0x40014000

08009600 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009600:	b480      	push	{r7}
 8009602:	b083      	sub	sp, #12
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009608:	bf00      	nop
 800960a:	370c      	adds	r7, #12
 800960c:	46bd      	mov	sp, r7
 800960e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009612:	4770      	bx	lr

08009614 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009614:	b480      	push	{r7}
 8009616:	b083      	sub	sp, #12
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800961c:	bf00      	nop
 800961e:	370c      	adds	r7, #12
 8009620:	46bd      	mov	sp, r7
 8009622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009626:	4770      	bx	lr

08009628 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009628:	b480      	push	{r7}
 800962a:	b083      	sub	sp, #12
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009630:	bf00      	nop
 8009632:	370c      	adds	r7, #12
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr

0800963c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b082      	sub	sp, #8
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d101      	bne.n	800964e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800964a:	2301      	movs	r3, #1
 800964c:	e04a      	b.n	80096e4 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009654:	b2db      	uxtb	r3, r3
 8009656:	2b00      	cmp	r3, #0
 8009658:	d111      	bne.n	800967e <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2200      	movs	r2, #0
 800965e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 fd2c 	bl	800a0c0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800966c:	2b00      	cmp	r3, #0
 800966e:	d102      	bne.n	8009676 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	4a1e      	ldr	r2, [pc, #120]	; (80096ec <HAL_UART_Init+0xb0>)
 8009674:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2224      	movs	r2, #36	; 0x24
 8009682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	68da      	ldr	r2, [r3, #12]
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009694:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f000 fff6 	bl	800a688 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	691a      	ldr	r2, [r3, #16]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80096aa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	695a      	ldr	r2, [r3, #20]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80096ba:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	68da      	ldr	r2, [r3, #12]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80096ca:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2220      	movs	r2, #32
 80096d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2220      	movs	r2, #32
 80096de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80096e2:	2300      	movs	r3, #0
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3708      	adds	r7, #8
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}
 80096ec:	08004a35 	.word	0x08004a35

080096f0 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 80096f0:	b480      	push	{r7}
 80096f2:	b087      	sub	sp, #28
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	60f8      	str	r0, [r7, #12]
 80096f8:	460b      	mov	r3, r1
 80096fa:	607a      	str	r2, [r7, #4]
 80096fc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80096fe:	2300      	movs	r3, #0
 8009700:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d107      	bne.n	8009718 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800970c:	f043 0220 	orr.w	r2, r3, #32
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8009714:	2301      	movs	r3, #1
 8009716:	e08c      	b.n	8009832 <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800971e:	2b01      	cmp	r3, #1
 8009720:	d101      	bne.n	8009726 <HAL_UART_RegisterCallback+0x36>
 8009722:	2302      	movs	r3, #2
 8009724:	e085      	b.n	8009832 <HAL_UART_RegisterCallback+0x142>
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2201      	movs	r2, #1
 800972a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009734:	b2db      	uxtb	r3, r3
 8009736:	2b20      	cmp	r3, #32
 8009738:	d151      	bne.n	80097de <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 800973a:	7afb      	ldrb	r3, [r7, #11]
 800973c:	2b0c      	cmp	r3, #12
 800973e:	d845      	bhi.n	80097cc <HAL_UART_RegisterCallback+0xdc>
 8009740:	a201      	add	r2, pc, #4	; (adr r2, 8009748 <HAL_UART_RegisterCallback+0x58>)
 8009742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009746:	bf00      	nop
 8009748:	0800977d 	.word	0x0800977d
 800974c:	08009785 	.word	0x08009785
 8009750:	0800978d 	.word	0x0800978d
 8009754:	08009795 	.word	0x08009795
 8009758:	0800979d 	.word	0x0800979d
 800975c:	080097a5 	.word	0x080097a5
 8009760:	080097ad 	.word	0x080097ad
 8009764:	080097b5 	.word	0x080097b5
 8009768:	080097cd 	.word	0x080097cd
 800976c:	080097cd 	.word	0x080097cd
 8009770:	080097cd 	.word	0x080097cd
 8009774:	080097bd 	.word	0x080097bd
 8009778:	080097c5 	.word	0x080097c5
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 8009782:	e051      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	687a      	ldr	r2, [r7, #4]
 8009788:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800978a:	e04d      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	687a      	ldr	r2, [r7, #4]
 8009790:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8009792:	e049      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	687a      	ldr	r2, [r7, #4]
 8009798:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800979a:	e045      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80097a2:	e041      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	687a      	ldr	r2, [r7, #4]
 80097a8:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 80097aa:	e03d      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 80097b2:	e039      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	687a      	ldr	r2, [r7, #4]
 80097b8:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 80097ba:	e035      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	687a      	ldr	r2, [r7, #4]
 80097c0:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 80097c2:	e031      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	687a      	ldr	r2, [r7, #4]
 80097c8:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 80097ca:	e02d      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097d0:	f043 0220 	orr.w	r2, r3, #32
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 80097d8:	2301      	movs	r3, #1
 80097da:	75fb      	strb	r3, [r7, #23]
        break;
 80097dc:	e024      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d116      	bne.n	8009818 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 80097ea:	7afb      	ldrb	r3, [r7, #11]
 80097ec:	2b0b      	cmp	r3, #11
 80097ee:	d002      	beq.n	80097f6 <HAL_UART_RegisterCallback+0x106>
 80097f0:	2b0c      	cmp	r3, #12
 80097f2:	d004      	beq.n	80097fe <HAL_UART_RegisterCallback+0x10e>
 80097f4:	e007      	b.n	8009806 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	687a      	ldr	r2, [r7, #4]
 80097fa:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 80097fc:	e014      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8009804:	e010      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800980a:	f043 0220 	orr.w	r2, r3, #32
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	75fb      	strb	r3, [r7, #23]
        break;
 8009816:	e007      	b.n	8009828 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800981c:	f043 0220 	orr.w	r2, r3, #32
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 8009824:	2301      	movs	r3, #1
 8009826:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2200      	movs	r2, #0
 800982c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009830:	7dfb      	ldrb	r3, [r7, #23]
}
 8009832:	4618      	mov	r0, r3
 8009834:	371c      	adds	r7, #28
 8009836:	46bd      	mov	sp, r7
 8009838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983c:	4770      	bx	lr
 800983e:	bf00      	nop

08009840 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	60f8      	str	r0, [r7, #12]
 8009848:	60b9      	str	r1, [r7, #8]
 800984a:	4613      	mov	r3, r2
 800984c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009854:	b2db      	uxtb	r3, r3
 8009856:	2b20      	cmp	r3, #32
 8009858:	d11d      	bne.n	8009896 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d002      	beq.n	8009866 <HAL_UART_Receive_IT+0x26>
 8009860:	88fb      	ldrh	r3, [r7, #6]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d101      	bne.n	800986a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009866:	2301      	movs	r3, #1
 8009868:	e016      	b.n	8009898 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009870:	2b01      	cmp	r3, #1
 8009872:	d101      	bne.n	8009878 <HAL_UART_Receive_IT+0x38>
 8009874:	2302      	movs	r3, #2
 8009876:	e00f      	b.n	8009898 <HAL_UART_Receive_IT+0x58>
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2201      	movs	r2, #1
 800987c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2200      	movs	r2, #0
 8009884:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009886:	88fb      	ldrh	r3, [r7, #6]
 8009888:	461a      	mov	r2, r3
 800988a:	68b9      	ldr	r1, [r7, #8]
 800988c:	68f8      	ldr	r0, [r7, #12]
 800988e:	f000 fcf7 	bl	800a280 <UART_Start_Receive_IT>
 8009892:	4603      	mov	r3, r0
 8009894:	e000      	b.n	8009898 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009896:	2302      	movs	r3, #2
  }
}
 8009898:	4618      	mov	r0, r3
 800989a:	3710      	adds	r7, #16
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}

080098a0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b08c      	sub	sp, #48	; 0x30
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	60b9      	str	r1, [r7, #8]
 80098aa:	4613      	mov	r3, r2
 80098ac:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098b4:	b2db      	uxtb	r3, r3
 80098b6:	2b20      	cmp	r3, #32
 80098b8:	d165      	bne.n	8009986 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d002      	beq.n	80098c6 <HAL_UART_Transmit_DMA+0x26>
 80098c0:	88fb      	ldrh	r3, [r7, #6]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d101      	bne.n	80098ca <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80098c6:	2301      	movs	r3, #1
 80098c8:	e05e      	b.n	8009988 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098d0:	2b01      	cmp	r3, #1
 80098d2:	d101      	bne.n	80098d8 <HAL_UART_Transmit_DMA+0x38>
 80098d4:	2302      	movs	r3, #2
 80098d6:	e057      	b.n	8009988 <HAL_UART_Transmit_DMA+0xe8>
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	2201      	movs	r2, #1
 80098dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80098e0:	68ba      	ldr	r2, [r7, #8]
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	88fa      	ldrh	r2, [r7, #6]
 80098ea:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	88fa      	ldrh	r2, [r7, #6]
 80098f0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2200      	movs	r2, #0
 80098f6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2221      	movs	r2, #33	; 0x21
 80098fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009904:	4a22      	ldr	r2, [pc, #136]	; (8009990 <HAL_UART_Transmit_DMA+0xf0>)
 8009906:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800990c:	4a21      	ldr	r2, [pc, #132]	; (8009994 <HAL_UART_Transmit_DMA+0xf4>)
 800990e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009914:	4a20      	ldr	r2, [pc, #128]	; (8009998 <HAL_UART_Transmit_DMA+0xf8>)
 8009916:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800991c:	2200      	movs	r2, #0
 800991e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8009920:	f107 0308 	add.w	r3, r7, #8
 8009924:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800992a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800992c:	6819      	ldr	r1, [r3, #0]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	3304      	adds	r3, #4
 8009934:	461a      	mov	r2, r3
 8009936:	88fb      	ldrh	r3, [r7, #6]
 8009938:	f7fc f812 	bl	8005960 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009944:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2200      	movs	r2, #0
 800994a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	3314      	adds	r3, #20
 8009954:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009956:	69bb      	ldr	r3, [r7, #24]
 8009958:	e853 3f00 	ldrex	r3, [r3]
 800995c:	617b      	str	r3, [r7, #20]
   return(result);
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009964:	62bb      	str	r3, [r7, #40]	; 0x28
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	3314      	adds	r3, #20
 800996c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800996e:	627a      	str	r2, [r7, #36]	; 0x24
 8009970:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009972:	6a39      	ldr	r1, [r7, #32]
 8009974:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009976:	e841 2300 	strex	r3, r2, [r1]
 800997a:	61fb      	str	r3, [r7, #28]
   return(result);
 800997c:	69fb      	ldr	r3, [r7, #28]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d1e5      	bne.n	800994e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8009982:	2300      	movs	r3, #0
 8009984:	e000      	b.n	8009988 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8009986:	2302      	movs	r3, #2
  }
}
 8009988:	4618      	mov	r0, r3
 800998a:	3730      	adds	r7, #48	; 0x30
 800998c:	46bd      	mov	sp, r7
 800998e:	bd80      	pop	{r7, pc}
 8009990:	0800a131 	.word	0x0800a131
 8009994:	0800a1cd 	.word	0x0800a1cd
 8009998:	0800a1eb 	.word	0x0800a1eb

0800999c <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b09a      	sub	sp, #104	; 0x68
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	330c      	adds	r3, #12
 80099aa:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099ae:	e853 3f00 	ldrex	r3, [r3]
 80099b2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80099b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80099b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80099ba:	667b      	str	r3, [r7, #100]	; 0x64
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	330c      	adds	r3, #12
 80099c2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80099c4:	657a      	str	r2, [r7, #84]	; 0x54
 80099c6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80099ca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80099cc:	e841 2300 	strex	r3, r2, [r1]
 80099d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80099d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d1e5      	bne.n	80099a4 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	3314      	adds	r3, #20
 80099de:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099e2:	e853 3f00 	ldrex	r3, [r3]
 80099e6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80099e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ea:	f023 0301 	bic.w	r3, r3, #1
 80099ee:	663b      	str	r3, [r7, #96]	; 0x60
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	3314      	adds	r3, #20
 80099f6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80099f8:	643a      	str	r2, [r7, #64]	; 0x40
 80099fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099fc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80099fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a00:	e841 2300 	strex	r3, r2, [r1]
 8009a04:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d1e5      	bne.n	80099d8 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a10:	2b01      	cmp	r3, #1
 8009a12:	d119      	bne.n	8009a48 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	330c      	adds	r3, #12
 8009a1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a1c:	6a3b      	ldr	r3, [r7, #32]
 8009a1e:	e853 3f00 	ldrex	r3, [r3]
 8009a22:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a24:	69fb      	ldr	r3, [r7, #28]
 8009a26:	f023 0310 	bic.w	r3, r3, #16
 8009a2a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	330c      	adds	r3, #12
 8009a32:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009a34:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009a36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009a3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a3c:	e841 2300 	strex	r3, r2, [r1]
 8009a40:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d1e5      	bne.n	8009a14 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	695b      	ldr	r3, [r3, #20]
 8009a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a52:	2b40      	cmp	r3, #64	; 0x40
 8009a54:	d136      	bne.n	8009ac4 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	3314      	adds	r3, #20
 8009a5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	e853 3f00 	ldrex	r3, [r3]
 8009a64:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a66:	68bb      	ldr	r3, [r7, #8]
 8009a68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a6c:	65bb      	str	r3, [r7, #88]	; 0x58
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	3314      	adds	r3, #20
 8009a74:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009a76:	61ba      	str	r2, [r7, #24]
 8009a78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7a:	6979      	ldr	r1, [r7, #20]
 8009a7c:	69ba      	ldr	r2, [r7, #24]
 8009a7e:	e841 2300 	strex	r3, r2, [r1]
 8009a82:	613b      	str	r3, [r7, #16]
   return(result);
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d1e5      	bne.n	8009a56 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d018      	beq.n	8009ac4 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a96:	2200      	movs	r2, #0
 8009a98:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	f7fb ffb6 	bl	8005a10 <HAL_DMA_Abort>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d00c      	beq.n	8009ac4 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f7fc f9ca 	bl	8005e48 <HAL_DMA_GetError>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	2b20      	cmp	r3, #32
 8009ab8:	d104      	bne.n	8009ac4 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2210      	movs	r2, #16
 8009abe:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8009ac0:	2303      	movs	r3, #3
 8009ac2:	e00a      	b.n	8009ada <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2220      	movs	r2, #32
 8009ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8009ad8:	2300      	movs	r3, #0
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3768      	adds	r7, #104	; 0x68
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
	...

08009ae4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b0ba      	sub	sp, #232	; 0xe8
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	68db      	ldr	r3, [r3, #12]
 8009afc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	695b      	ldr	r3, [r3, #20]
 8009b06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009b10:	2300      	movs	r3, #0
 8009b12:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b1a:	f003 030f 	and.w	r3, r3, #15
 8009b1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009b22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d10f      	bne.n	8009b4a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b2e:	f003 0320 	and.w	r3, r3, #32
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d009      	beq.n	8009b4a <HAL_UART_IRQHandler+0x66>
 8009b36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b3a:	f003 0320 	and.w	r3, r3, #32
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d003      	beq.n	8009b4a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 fce3 	bl	800a50e <UART_Receive_IT>
      return;
 8009b48:	e25b      	b.n	800a002 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009b4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	f000 80e1 	beq.w	8009d16 <HAL_UART_IRQHandler+0x232>
 8009b54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b58:	f003 0301 	and.w	r3, r3, #1
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d106      	bne.n	8009b6e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009b60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b64:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	f000 80d4 	beq.w	8009d16 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b72:	f003 0301 	and.w	r3, r3, #1
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d00b      	beq.n	8009b92 <HAL_UART_IRQHandler+0xae>
 8009b7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d005      	beq.n	8009b92 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b8a:	f043 0201 	orr.w	r2, r3, #1
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b96:	f003 0304 	and.w	r3, r3, #4
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d00b      	beq.n	8009bb6 <HAL_UART_IRQHandler+0xd2>
 8009b9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ba2:	f003 0301 	and.w	r3, r3, #1
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d005      	beq.n	8009bb6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bae:	f043 0202 	orr.w	r2, r3, #2
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bba:	f003 0302 	and.w	r3, r3, #2
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d00b      	beq.n	8009bda <HAL_UART_IRQHandler+0xf6>
 8009bc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009bc6:	f003 0301 	and.w	r3, r3, #1
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d005      	beq.n	8009bda <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bd2:	f043 0204 	orr.w	r2, r3, #4
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bde:	f003 0308 	and.w	r3, r3, #8
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d011      	beq.n	8009c0a <HAL_UART_IRQHandler+0x126>
 8009be6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bea:	f003 0320 	and.w	r3, r3, #32
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d105      	bne.n	8009bfe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009bf2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009bf6:	f003 0301 	and.w	r3, r3, #1
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d005      	beq.n	8009c0a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c02:	f043 0208 	orr.w	r2, r3, #8
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	f000 81f2 	beq.w	8009ff8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009c14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c18:	f003 0320 	and.w	r3, r3, #32
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d008      	beq.n	8009c32 <HAL_UART_IRQHandler+0x14e>
 8009c20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c24:	f003 0320 	and.w	r3, r3, #32
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d002      	beq.n	8009c32 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f000 fc6e 	bl	800a50e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	695b      	ldr	r3, [r3, #20]
 8009c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c3c:	2b40      	cmp	r3, #64	; 0x40
 8009c3e:	bf0c      	ite	eq
 8009c40:	2301      	moveq	r3, #1
 8009c42:	2300      	movne	r3, #0
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c4e:	f003 0308 	and.w	r3, r3, #8
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d103      	bne.n	8009c5e <HAL_UART_IRQHandler+0x17a>
 8009c56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d051      	beq.n	8009d02 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f000 fb74 	bl	800a34c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	695b      	ldr	r3, [r3, #20]
 8009c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c6e:	2b40      	cmp	r3, #64	; 0x40
 8009c70:	d142      	bne.n	8009cf8 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	3314      	adds	r3, #20
 8009c78:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c80:	e853 3f00 	ldrex	r3, [r3]
 8009c84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009c88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009c8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	3314      	adds	r3, #20
 8009c9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009c9e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009ca2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009caa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009cae:	e841 2300 	strex	r3, r2, [r1]
 8009cb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009cb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d1d9      	bne.n	8009c72 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d013      	beq.n	8009cee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cca:	4a7f      	ldr	r2, [pc, #508]	; (8009ec8 <HAL_UART_IRQHandler+0x3e4>)
 8009ccc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	f7fb ff0c 	bl	8005af0 <HAL_DMA_Abort_IT>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d019      	beq.n	8009d12 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ce2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009ce8:	4610      	mov	r0, r2
 8009cea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cec:	e011      	b.n	8009d12 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cf6:	e00c      	b.n	8009d12 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d00:	e007      	b.n	8009d12 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009d10:	e172      	b.n	8009ff8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d12:	bf00      	nop
    return;
 8009d14:	e170      	b.n	8009ff8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d1a:	2b01      	cmp	r3, #1
 8009d1c:	f040 814c 	bne.w	8009fb8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d24:	f003 0310 	and.w	r3, r3, #16
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	f000 8145 	beq.w	8009fb8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009d2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d32:	f003 0310 	and.w	r3, r3, #16
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	f000 813e 	beq.w	8009fb8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	60bb      	str	r3, [r7, #8]
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	60bb      	str	r3, [r7, #8]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	60bb      	str	r3, [r7, #8]
 8009d50:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	695b      	ldr	r3, [r3, #20]
 8009d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d5c:	2b40      	cmp	r3, #64	; 0x40
 8009d5e:	f040 80b5 	bne.w	8009ecc <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	685b      	ldr	r3, [r3, #4]
 8009d6a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009d6e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f000 8142 	beq.w	8009ffc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009d7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d80:	429a      	cmp	r2, r3
 8009d82:	f080 813b 	bcs.w	8009ffc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d8c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d92:	69db      	ldr	r3, [r3, #28]
 8009d94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d98:	f000 8088 	beq.w	8009eac <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	330c      	adds	r3, #12
 8009da2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009daa:	e853 3f00 	ldrex	r3, [r3]
 8009dae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009db2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009db6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009dba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	330c      	adds	r3, #12
 8009dc4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009dc8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009dcc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009dd4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009dd8:	e841 2300 	strex	r3, r2, [r1]
 8009ddc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009de0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d1d9      	bne.n	8009d9c <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	3314      	adds	r3, #20
 8009dee:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009df2:	e853 3f00 	ldrex	r3, [r3]
 8009df6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009df8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009dfa:	f023 0301 	bic.w	r3, r3, #1
 8009dfe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	3314      	adds	r3, #20
 8009e08:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009e0c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009e10:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e12:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009e14:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009e18:	e841 2300 	strex	r3, r2, [r1]
 8009e1c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009e1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d1e1      	bne.n	8009de8 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	3314      	adds	r3, #20
 8009e2a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009e2e:	e853 3f00 	ldrex	r3, [r3]
 8009e32:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009e34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009e3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	3314      	adds	r3, #20
 8009e44:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009e48:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009e4a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e4c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009e4e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009e50:	e841 2300 	strex	r3, r2, [r1]
 8009e54:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009e56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d1e3      	bne.n	8009e24 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2220      	movs	r2, #32
 8009e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2200      	movs	r2, #0
 8009e68:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	330c      	adds	r3, #12
 8009e70:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e74:	e853 3f00 	ldrex	r3, [r3]
 8009e78:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009e7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e7c:	f023 0310 	bic.w	r3, r3, #16
 8009e80:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	330c      	adds	r3, #12
 8009e8a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009e8e:	65ba      	str	r2, [r7, #88]	; 0x58
 8009e90:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e92:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009e96:	e841 2300 	strex	r3, r2, [r1]
 8009e9a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009e9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d1e3      	bne.n	8009e6a <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f7fb fdb2 	bl	8005a10 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009eb0:	687a      	ldr	r2, [r7, #4]
 8009eb2:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 8009eb8:	b292      	uxth	r2, r2
 8009eba:	1a8a      	subs	r2, r1, r2
 8009ebc:	b292      	uxth	r2, r2
 8009ebe:	4611      	mov	r1, r2
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009ec4:	e09a      	b.n	8009ffc <HAL_UART_IRQHandler+0x518>
 8009ec6:	bf00      	nop
 8009ec8:	0800a413 	.word	0x0800a413
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	1ad3      	subs	r3, r2, r3
 8009ed8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009ee0:	b29b      	uxth	r3, r3
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	f000 808c 	beq.w	800a000 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009ee8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	f000 8087 	beq.w	800a000 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	330c      	adds	r3, #12
 8009ef8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009efc:	e853 3f00 	ldrex	r3, [r3]
 8009f00:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009f08:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	330c      	adds	r3, #12
 8009f12:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009f16:	647a      	str	r2, [r7, #68]	; 0x44
 8009f18:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f1a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009f1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009f1e:	e841 2300 	strex	r3, r2, [r1]
 8009f22:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d1e3      	bne.n	8009ef2 <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	3314      	adds	r3, #20
 8009f30:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f34:	e853 3f00 	ldrex	r3, [r3]
 8009f38:	623b      	str	r3, [r7, #32]
   return(result);
 8009f3a:	6a3b      	ldr	r3, [r7, #32]
 8009f3c:	f023 0301 	bic.w	r3, r3, #1
 8009f40:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	3314      	adds	r3, #20
 8009f4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009f4e:	633a      	str	r2, [r7, #48]	; 0x30
 8009f50:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f56:	e841 2300 	strex	r3, r2, [r1]
 8009f5a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d1e3      	bne.n	8009f2a <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2220      	movs	r2, #32
 8009f66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	330c      	adds	r3, #12
 8009f76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	e853 3f00 	ldrex	r3, [r3]
 8009f7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f023 0310 	bic.w	r3, r3, #16
 8009f86:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	330c      	adds	r3, #12
 8009f90:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009f94:	61fa      	str	r2, [r7, #28]
 8009f96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f98:	69b9      	ldr	r1, [r7, #24]
 8009f9a:	69fa      	ldr	r2, [r7, #28]
 8009f9c:	e841 2300 	strex	r3, r2, [r1]
 8009fa0:	617b      	str	r3, [r7, #20]
   return(result);
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d1e3      	bne.n	8009f70 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009fac:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8009fb0:	4611      	mov	r1, r2
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009fb6:	e023      	b.n	800a000 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009fb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d009      	beq.n	8009fd8 <HAL_UART_IRQHandler+0x4f4>
 8009fc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d003      	beq.n	8009fd8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f000 fa33 	bl	800a43c <UART_Transmit_IT>
    return;
 8009fd6:	e014      	b.n	800a002 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009fd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d00e      	beq.n	800a002 <HAL_UART_IRQHandler+0x51e>
 8009fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d008      	beq.n	800a002 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009ff0:	6878      	ldr	r0, [r7, #4]
 8009ff2:	f000 fa73 	bl	800a4dc <UART_EndTransmit_IT>
    return;
 8009ff6:	e004      	b.n	800a002 <HAL_UART_IRQHandler+0x51e>
    return;
 8009ff8:	bf00      	nop
 8009ffa:	e002      	b.n	800a002 <HAL_UART_IRQHandler+0x51e>
      return;
 8009ffc:	bf00      	nop
 8009ffe:	e000      	b.n	800a002 <HAL_UART_IRQHandler+0x51e>
      return;
 800a000:	bf00      	nop
  }
}
 800a002:	37e8      	adds	r7, #232	; 0xe8
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a008:	b480      	push	{r7}
 800a00a:	b083      	sub	sp, #12
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a010:	bf00      	nop
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr

0800a01c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b083      	sub	sp, #12
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800a024:	bf00      	nop
 800a026:	370c      	adds	r7, #12
 800a028:	46bd      	mov	sp, r7
 800a02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02e:	4770      	bx	lr

0800a030 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a030:	b480      	push	{r7}
 800a032:	b083      	sub	sp, #12
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a038:	bf00      	nop
 800a03a:	370c      	adds	r7, #12
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr

0800a044 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a044:	b480      	push	{r7}
 800a046:	b083      	sub	sp, #12
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a04c:	bf00      	nop
 800a04e:	370c      	adds	r7, #12
 800a050:	46bd      	mov	sp, r7
 800a052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a056:	4770      	bx	lr

0800a058 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a058:	b480      	push	{r7}
 800a05a:	b083      	sub	sp, #12
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a060:	bf00      	nop
 800a062:	370c      	adds	r7, #12
 800a064:	46bd      	mov	sp, r7
 800a066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06a:	4770      	bx	lr

0800a06c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b083      	sub	sp, #12
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800a074:	bf00      	nop
 800a076:	370c      	adds	r7, #12
 800a078:	46bd      	mov	sp, r7
 800a07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07e:	4770      	bx	lr

0800a080 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800a080:	b480      	push	{r7}
 800a082:	b083      	sub	sp, #12
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800a088:	bf00      	nop
 800a08a:	370c      	adds	r7, #12
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr

0800a094 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800a094:	b480      	push	{r7}
 800a096:	b083      	sub	sp, #12
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800a09c:	bf00      	nop
 800a09e:	370c      	adds	r7, #12
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a6:	4770      	bx	lr

0800a0a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b083      	sub	sp, #12
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
 800a0b0:	460b      	mov	r3, r1
 800a0b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a0b4:	bf00      	nop
 800a0b6:	370c      	adds	r7, #12
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0be:	4770      	bx	lr

0800a0c0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b083      	sub	sp, #12
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	4a10      	ldr	r2, [pc, #64]	; (800a10c <UART_InitCallbacksToDefault+0x4c>)
 800a0cc:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	4a0f      	ldr	r2, [pc, #60]	; (800a110 <UART_InitCallbacksToDefault+0x50>)
 800a0d2:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	4a0f      	ldr	r2, [pc, #60]	; (800a114 <UART_InitCallbacksToDefault+0x54>)
 800a0d8:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	4a0e      	ldr	r2, [pc, #56]	; (800a118 <UART_InitCallbacksToDefault+0x58>)
 800a0de:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	4a0e      	ldr	r2, [pc, #56]	; (800a11c <UART_InitCallbacksToDefault+0x5c>)
 800a0e4:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	4a0d      	ldr	r2, [pc, #52]	; (800a120 <UART_InitCallbacksToDefault+0x60>)
 800a0ea:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	4a0d      	ldr	r2, [pc, #52]	; (800a124 <UART_InitCallbacksToDefault+0x64>)
 800a0f0:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	4a0c      	ldr	r2, [pc, #48]	; (800a128 <UART_InitCallbacksToDefault+0x68>)
 800a0f6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	4a0c      	ldr	r2, [pc, #48]	; (800a12c <UART_InitCallbacksToDefault+0x6c>)
 800a0fc:	669a      	str	r2, [r3, #104]	; 0x68

}
 800a0fe:	bf00      	nop
 800a100:	370c      	adds	r7, #12
 800a102:	46bd      	mov	sp, r7
 800a104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a108:	4770      	bx	lr
 800a10a:	bf00      	nop
 800a10c:	0800a01d 	.word	0x0800a01d
 800a110:	0800a009 	.word	0x0800a009
 800a114:	0800a045 	.word	0x0800a045
 800a118:	0800a031 	.word	0x0800a031
 800a11c:	0800a059 	.word	0x0800a059
 800a120:	0800a06d 	.word	0x0800a06d
 800a124:	0800a081 	.word	0x0800a081
 800a128:	0800a095 	.word	0x0800a095
 800a12c:	0800a0a9 	.word	0x0800a0a9

0800a130 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b090      	sub	sp, #64	; 0x40
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a13c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d137      	bne.n	800a1bc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800a14c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a14e:	2200      	movs	r2, #0
 800a150:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	3314      	adds	r3, #20
 800a158:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a15a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a15c:	e853 3f00 	ldrex	r3, [r3]
 800a160:	623b      	str	r3, [r7, #32]
   return(result);
 800a162:	6a3b      	ldr	r3, [r7, #32]
 800a164:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a168:	63bb      	str	r3, [r7, #56]	; 0x38
 800a16a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	3314      	adds	r3, #20
 800a170:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a172:	633a      	str	r2, [r7, #48]	; 0x30
 800a174:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a176:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a178:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a17a:	e841 2300 	strex	r3, r2, [r1]
 800a17e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a182:	2b00      	cmp	r3, #0
 800a184:	d1e5      	bne.n	800a152 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a186:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	330c      	adds	r3, #12
 800a18c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	e853 3f00 	ldrex	r3, [r3]
 800a194:	60fb      	str	r3, [r7, #12]
   return(result);
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a19c:	637b      	str	r3, [r7, #52]	; 0x34
 800a19e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	330c      	adds	r3, #12
 800a1a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1a6:	61fa      	str	r2, [r7, #28]
 800a1a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1aa:	69b9      	ldr	r1, [r7, #24]
 800a1ac:	69fa      	ldr	r2, [r7, #28]
 800a1ae:	e841 2300 	strex	r3, r2, [r1]
 800a1b2:	617b      	str	r3, [r7, #20]
   return(result);
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d1e5      	bne.n	800a186 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a1ba:	e003      	b.n	800a1c4 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800a1bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a1c0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a1c2:	4798      	blx	r3
}
 800a1c4:	bf00      	nop
 800a1c6:	3740      	adds	r7, #64	; 0x40
 800a1c8:	46bd      	mov	sp, r7
 800a1ca:	bd80      	pop	{r7, pc}

0800a1cc <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b084      	sub	sp, #16
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1d8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1de:	68f8      	ldr	r0, [r7, #12]
 800a1e0:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1e2:	bf00      	nop
 800a1e4:	3710      	adds	r7, #16
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}

0800a1ea <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a1ea:	b580      	push	{r7, lr}
 800a1ec:	b084      	sub	sp, #16
 800a1ee:	af00      	add	r7, sp, #0
 800a1f0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1fa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	695b      	ldr	r3, [r3, #20]
 800a202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a206:	2b80      	cmp	r3, #128	; 0x80
 800a208:	bf0c      	ite	eq
 800a20a:	2301      	moveq	r3, #1
 800a20c:	2300      	movne	r3, #0
 800a20e:	b2db      	uxtb	r3, r3
 800a210:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a218:	b2db      	uxtb	r3, r3
 800a21a:	2b21      	cmp	r3, #33	; 0x21
 800a21c:	d108      	bne.n	800a230 <UART_DMAError+0x46>
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d005      	beq.n	800a230 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	2200      	movs	r2, #0
 800a228:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a22a:	68b8      	ldr	r0, [r7, #8]
 800a22c:	f000 f866 	bl	800a2fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	695b      	ldr	r3, [r3, #20]
 800a236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a23a:	2b40      	cmp	r3, #64	; 0x40
 800a23c:	bf0c      	ite	eq
 800a23e:	2301      	moveq	r3, #1
 800a240:	2300      	movne	r3, #0
 800a242:	b2db      	uxtb	r3, r3
 800a244:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a246:	68bb      	ldr	r3, [r7, #8]
 800a248:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a24c:	b2db      	uxtb	r3, r3
 800a24e:	2b22      	cmp	r3, #34	; 0x22
 800a250:	d108      	bne.n	800a264 <UART_DMAError+0x7a>
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d005      	beq.n	800a264 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	2200      	movs	r2, #0
 800a25c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a25e:	68b8      	ldr	r0, [r7, #8]
 800a260:	f000 f874 	bl	800a34c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a268:	f043 0210 	orr.w	r2, r3, #16
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a274:	68b8      	ldr	r0, [r7, #8]
 800a276:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a278:	bf00      	nop
 800a27a:	3710      	adds	r7, #16
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd80      	pop	{r7, pc}

0800a280 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a280:	b480      	push	{r7}
 800a282:	b085      	sub	sp, #20
 800a284:	af00      	add	r7, sp, #0
 800a286:	60f8      	str	r0, [r7, #12]
 800a288:	60b9      	str	r1, [r7, #8]
 800a28a:	4613      	mov	r3, r2
 800a28c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	68ba      	ldr	r2, [r7, #8]
 800a292:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	88fa      	ldrh	r2, [r7, #6]
 800a298:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	88fa      	ldrh	r2, [r7, #6]
 800a29e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	2222      	movs	r2, #34	; 0x22
 800a2aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	691b      	ldr	r3, [r3, #16]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d007      	beq.n	800a2ce <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	68da      	ldr	r2, [r3, #12]
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a2cc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	695a      	ldr	r2, [r3, #20]
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	f042 0201 	orr.w	r2, r2, #1
 800a2dc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	68da      	ldr	r2, [r3, #12]
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f042 0220 	orr.w	r2, r2, #32
 800a2ec:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a2ee:	2300      	movs	r3, #0
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	3714      	adds	r7, #20
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr

0800a2fc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a2fc:	b480      	push	{r7}
 800a2fe:	b089      	sub	sp, #36	; 0x24
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	330c      	adds	r3, #12
 800a30a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	e853 3f00 	ldrex	r3, [r3]
 800a312:	60bb      	str	r3, [r7, #8]
   return(result);
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a31a:	61fb      	str	r3, [r7, #28]
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	330c      	adds	r3, #12
 800a322:	69fa      	ldr	r2, [r7, #28]
 800a324:	61ba      	str	r2, [r7, #24]
 800a326:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a328:	6979      	ldr	r1, [r7, #20]
 800a32a:	69ba      	ldr	r2, [r7, #24]
 800a32c:	e841 2300 	strex	r3, r2, [r1]
 800a330:	613b      	str	r3, [r7, #16]
   return(result);
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d1e5      	bne.n	800a304 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	2220      	movs	r2, #32
 800a33c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a340:	bf00      	nop
 800a342:	3724      	adds	r7, #36	; 0x24
 800a344:	46bd      	mov	sp, r7
 800a346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34a:	4770      	bx	lr

0800a34c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b095      	sub	sp, #84	; 0x54
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	330c      	adds	r3, #12
 800a35a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a35c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a35e:	e853 3f00 	ldrex	r3, [r3]
 800a362:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a366:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a36a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	330c      	adds	r3, #12
 800a372:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a374:	643a      	str	r2, [r7, #64]	; 0x40
 800a376:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a378:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a37a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a37c:	e841 2300 	strex	r3, r2, [r1]
 800a380:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a384:	2b00      	cmp	r3, #0
 800a386:	d1e5      	bne.n	800a354 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	3314      	adds	r3, #20
 800a38e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a390:	6a3b      	ldr	r3, [r7, #32]
 800a392:	e853 3f00 	ldrex	r3, [r3]
 800a396:	61fb      	str	r3, [r7, #28]
   return(result);
 800a398:	69fb      	ldr	r3, [r7, #28]
 800a39a:	f023 0301 	bic.w	r3, r3, #1
 800a39e:	64bb      	str	r3, [r7, #72]	; 0x48
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	3314      	adds	r3, #20
 800a3a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a3a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a3aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a3ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a3b0:	e841 2300 	strex	r3, r2, [r1]
 800a3b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a3b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d1e5      	bne.n	800a388 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3c0:	2b01      	cmp	r3, #1
 800a3c2:	d119      	bne.n	800a3f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	330c      	adds	r3, #12
 800a3ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	e853 3f00 	ldrex	r3, [r3]
 800a3d2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	f023 0310 	bic.w	r3, r3, #16
 800a3da:	647b      	str	r3, [r7, #68]	; 0x44
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	330c      	adds	r3, #12
 800a3e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a3e4:	61ba      	str	r2, [r7, #24]
 800a3e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e8:	6979      	ldr	r1, [r7, #20]
 800a3ea:	69ba      	ldr	r2, [r7, #24]
 800a3ec:	e841 2300 	strex	r3, r2, [r1]
 800a3f0:	613b      	str	r3, [r7, #16]
   return(result);
 800a3f2:	693b      	ldr	r3, [r7, #16]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d1e5      	bne.n	800a3c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2220      	movs	r2, #32
 800a3fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2200      	movs	r2, #0
 800a404:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a406:	bf00      	nop
 800a408:	3754      	adds	r7, #84	; 0x54
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr

0800a412 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a412:	b580      	push	{r7, lr}
 800a414:	b084      	sub	sp, #16
 800a416:	af00      	add	r7, sp, #0
 800a418:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a41e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2200      	movs	r2, #0
 800a424:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2200      	movs	r2, #0
 800a42a:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a430:	68f8      	ldr	r0, [r7, #12]
 800a432:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a434:	bf00      	nop
 800a436:	3710      	adds	r7, #16
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}

0800a43c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b085      	sub	sp, #20
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a44a:	b2db      	uxtb	r3, r3
 800a44c:	2b21      	cmp	r3, #33	; 0x21
 800a44e:	d13e      	bne.n	800a4ce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a458:	d114      	bne.n	800a484 <UART_Transmit_IT+0x48>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	691b      	ldr	r3, [r3, #16]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d110      	bne.n	800a484 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6a1b      	ldr	r3, [r3, #32]
 800a466:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	881b      	ldrh	r3, [r3, #0]
 800a46c:	461a      	mov	r2, r3
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a476:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	6a1b      	ldr	r3, [r3, #32]
 800a47c:	1c9a      	adds	r2, r3, #2
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	621a      	str	r2, [r3, #32]
 800a482:	e008      	b.n	800a496 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6a1b      	ldr	r3, [r3, #32]
 800a488:	1c59      	adds	r1, r3, #1
 800a48a:	687a      	ldr	r2, [r7, #4]
 800a48c:	6211      	str	r1, [r2, #32]
 800a48e:	781a      	ldrb	r2, [r3, #0]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a49a:	b29b      	uxth	r3, r3
 800a49c:	3b01      	subs	r3, #1
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	4619      	mov	r1, r3
 800a4a4:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d10f      	bne.n	800a4ca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	68da      	ldr	r2, [r3, #12]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a4b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	68da      	ldr	r2, [r3, #12]
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a4c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	e000      	b.n	800a4d0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a4ce:	2302      	movs	r3, #2
  }
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3714      	adds	r7, #20
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4da:	4770      	bx	lr

0800a4dc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b082      	sub	sp, #8
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	68da      	ldr	r2, [r3, #12]
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a4f2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2220      	movs	r2, #32
 800a4f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a500:	6878      	ldr	r0, [r7, #4]
 800a502:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a504:	2300      	movs	r3, #0
}
 800a506:	4618      	mov	r0, r3
 800a508:	3708      	adds	r7, #8
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd80      	pop	{r7, pc}

0800a50e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a50e:	b580      	push	{r7, lr}
 800a510:	b08c      	sub	sp, #48	; 0x30
 800a512:	af00      	add	r7, sp, #0
 800a514:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a51c:	b2db      	uxtb	r3, r3
 800a51e:	2b22      	cmp	r3, #34	; 0x22
 800a520:	f040 80ad 	bne.w	800a67e <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	689b      	ldr	r3, [r3, #8]
 800a528:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a52c:	d117      	bne.n	800a55e <UART_Receive_IT+0x50>
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	691b      	ldr	r3, [r3, #16]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d113      	bne.n	800a55e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a536:	2300      	movs	r3, #0
 800a538:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a53e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	685b      	ldr	r3, [r3, #4]
 800a546:	b29b      	uxth	r3, r3
 800a548:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a54c:	b29a      	uxth	r2, r3
 800a54e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a550:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a556:	1c9a      	adds	r2, r3, #2
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	629a      	str	r2, [r3, #40]	; 0x28
 800a55c:	e026      	b.n	800a5ac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a562:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a564:	2300      	movs	r3, #0
 800a566:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	689b      	ldr	r3, [r3, #8]
 800a56c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a570:	d007      	beq.n	800a582 <UART_Receive_IT+0x74>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	689b      	ldr	r3, [r3, #8]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d10a      	bne.n	800a590 <UART_Receive_IT+0x82>
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	691b      	ldr	r3, [r3, #16]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d106      	bne.n	800a590 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	685b      	ldr	r3, [r3, #4]
 800a588:	b2da      	uxtb	r2, r3
 800a58a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a58c:	701a      	strb	r2, [r3, #0]
 800a58e:	e008      	b.n	800a5a2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	685b      	ldr	r3, [r3, #4]
 800a596:	b2db      	uxtb	r3, r3
 800a598:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a59c:	b2da      	uxtb	r2, r3
 800a59e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5a0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5a6:	1c5a      	adds	r2, r3, #1
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a5b0:	b29b      	uxth	r3, r3
 800a5b2:	3b01      	subs	r3, #1
 800a5b4:	b29b      	uxth	r3, r3
 800a5b6:	687a      	ldr	r2, [r7, #4]
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d15c      	bne.n	800a67a <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	68da      	ldr	r2, [r3, #12]
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f022 0220 	bic.w	r2, r2, #32
 800a5ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	68da      	ldr	r2, [r3, #12]
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a5de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	695a      	ldr	r2, [r3, #20]
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f022 0201 	bic.w	r2, r2, #1
 800a5ee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2220      	movs	r2, #32
 800a5f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5fc:	2b01      	cmp	r3, #1
 800a5fe:	d136      	bne.n	800a66e <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	2200      	movs	r2, #0
 800a604:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	330c      	adds	r3, #12
 800a60c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	e853 3f00 	ldrex	r3, [r3]
 800a614:	613b      	str	r3, [r7, #16]
   return(result);
 800a616:	693b      	ldr	r3, [r7, #16]
 800a618:	f023 0310 	bic.w	r3, r3, #16
 800a61c:	627b      	str	r3, [r7, #36]	; 0x24
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	330c      	adds	r3, #12
 800a624:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a626:	623a      	str	r2, [r7, #32]
 800a628:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a62a:	69f9      	ldr	r1, [r7, #28]
 800a62c:	6a3a      	ldr	r2, [r7, #32]
 800a62e:	e841 2300 	strex	r3, r2, [r1]
 800a632:	61bb      	str	r3, [r7, #24]
   return(result);
 800a634:	69bb      	ldr	r3, [r7, #24]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d1e5      	bne.n	800a606 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f003 0310 	and.w	r3, r3, #16
 800a644:	2b10      	cmp	r3, #16
 800a646:	d10a      	bne.n	800a65e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a648:	2300      	movs	r3, #0
 800a64a:	60fb      	str	r3, [r7, #12]
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	60fb      	str	r3, [r7, #12]
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	60fb      	str	r3, [r7, #12]
 800a65c:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a662:	687a      	ldr	r2, [r7, #4]
 800a664:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800a666:	4611      	mov	r1, r2
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	4798      	blx	r3
 800a66c:	e003      	b.n	800a676 <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a676:	2300      	movs	r3, #0
 800a678:	e002      	b.n	800a680 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 800a67a:	2300      	movs	r3, #0
 800a67c:	e000      	b.n	800a680 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800a67e:	2302      	movs	r3, #2
  }
}
 800a680:	4618      	mov	r0, r3
 800a682:	3730      	adds	r7, #48	; 0x30
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a688:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a68c:	b0c0      	sub	sp, #256	; 0x100
 800a68e:	af00      	add	r7, sp, #0
 800a690:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	691b      	ldr	r3, [r3, #16]
 800a69c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a6a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6a4:	68d9      	ldr	r1, [r3, #12]
 800a6a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6aa:	681a      	ldr	r2, [r3, #0]
 800a6ac:	ea40 0301 	orr.w	r3, r0, r1
 800a6b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a6b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6b6:	689a      	ldr	r2, [r3, #8]
 800a6b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6bc:	691b      	ldr	r3, [r3, #16]
 800a6be:	431a      	orrs	r2, r3
 800a6c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6c4:	695b      	ldr	r3, [r3, #20]
 800a6c6:	431a      	orrs	r2, r3
 800a6c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6cc:	69db      	ldr	r3, [r3, #28]
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a6d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	68db      	ldr	r3, [r3, #12]
 800a6dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a6e0:	f021 010c 	bic.w	r1, r1, #12
 800a6e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6e8:	681a      	ldr	r2, [r3, #0]
 800a6ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a6ee:	430b      	orrs	r3, r1
 800a6f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a6f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	695b      	ldr	r3, [r3, #20]
 800a6fa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a6fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a702:	6999      	ldr	r1, [r3, #24]
 800a704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a708:	681a      	ldr	r2, [r3, #0]
 800a70a:	ea40 0301 	orr.w	r3, r0, r1
 800a70e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a714:	681a      	ldr	r2, [r3, #0]
 800a716:	4b8f      	ldr	r3, [pc, #572]	; (800a954 <UART_SetConfig+0x2cc>)
 800a718:	429a      	cmp	r2, r3
 800a71a:	d005      	beq.n	800a728 <UART_SetConfig+0xa0>
 800a71c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a720:	681a      	ldr	r2, [r3, #0]
 800a722:	4b8d      	ldr	r3, [pc, #564]	; (800a958 <UART_SetConfig+0x2d0>)
 800a724:	429a      	cmp	r2, r3
 800a726:	d104      	bne.n	800a732 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a728:	f7fd fa6e 	bl	8007c08 <HAL_RCC_GetPCLK2Freq>
 800a72c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a730:	e003      	b.n	800a73a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a732:	f7fd fa55 	bl	8007be0 <HAL_RCC_GetPCLK1Freq>
 800a736:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a73a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a73e:	69db      	ldr	r3, [r3, #28]
 800a740:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a744:	f040 810c 	bne.w	800a960 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a748:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a74c:	2200      	movs	r2, #0
 800a74e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a752:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a756:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a75a:	4622      	mov	r2, r4
 800a75c:	462b      	mov	r3, r5
 800a75e:	1891      	adds	r1, r2, r2
 800a760:	65b9      	str	r1, [r7, #88]	; 0x58
 800a762:	415b      	adcs	r3, r3
 800a764:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a766:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a76a:	4621      	mov	r1, r4
 800a76c:	eb12 0801 	adds.w	r8, r2, r1
 800a770:	4629      	mov	r1, r5
 800a772:	eb43 0901 	adc.w	r9, r3, r1
 800a776:	f04f 0200 	mov.w	r2, #0
 800a77a:	f04f 0300 	mov.w	r3, #0
 800a77e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a782:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a786:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a78a:	4690      	mov	r8, r2
 800a78c:	4699      	mov	r9, r3
 800a78e:	4623      	mov	r3, r4
 800a790:	eb18 0303 	adds.w	r3, r8, r3
 800a794:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a798:	462b      	mov	r3, r5
 800a79a:	eb49 0303 	adc.w	r3, r9, r3
 800a79e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a7a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7a6:	685b      	ldr	r3, [r3, #4]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a7ae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a7b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	18db      	adds	r3, r3, r3
 800a7ba:	653b      	str	r3, [r7, #80]	; 0x50
 800a7bc:	4613      	mov	r3, r2
 800a7be:	eb42 0303 	adc.w	r3, r2, r3
 800a7c2:	657b      	str	r3, [r7, #84]	; 0x54
 800a7c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a7c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a7cc:	f7f6 fa08 	bl	8000be0 <__aeabi_uldivmod>
 800a7d0:	4602      	mov	r2, r0
 800a7d2:	460b      	mov	r3, r1
 800a7d4:	4b61      	ldr	r3, [pc, #388]	; (800a95c <UART_SetConfig+0x2d4>)
 800a7d6:	fba3 2302 	umull	r2, r3, r3, r2
 800a7da:	095b      	lsrs	r3, r3, #5
 800a7dc:	011c      	lsls	r4, r3, #4
 800a7de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a7e8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a7ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a7f0:	4642      	mov	r2, r8
 800a7f2:	464b      	mov	r3, r9
 800a7f4:	1891      	adds	r1, r2, r2
 800a7f6:	64b9      	str	r1, [r7, #72]	; 0x48
 800a7f8:	415b      	adcs	r3, r3
 800a7fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a7fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a800:	4641      	mov	r1, r8
 800a802:	eb12 0a01 	adds.w	sl, r2, r1
 800a806:	4649      	mov	r1, r9
 800a808:	eb43 0b01 	adc.w	fp, r3, r1
 800a80c:	f04f 0200 	mov.w	r2, #0
 800a810:	f04f 0300 	mov.w	r3, #0
 800a814:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a818:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a81c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a820:	4692      	mov	sl, r2
 800a822:	469b      	mov	fp, r3
 800a824:	4643      	mov	r3, r8
 800a826:	eb1a 0303 	adds.w	r3, sl, r3
 800a82a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a82e:	464b      	mov	r3, r9
 800a830:	eb4b 0303 	adc.w	r3, fp, r3
 800a834:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a83c:	685b      	ldr	r3, [r3, #4]
 800a83e:	2200      	movs	r2, #0
 800a840:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a844:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a848:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a84c:	460b      	mov	r3, r1
 800a84e:	18db      	adds	r3, r3, r3
 800a850:	643b      	str	r3, [r7, #64]	; 0x40
 800a852:	4613      	mov	r3, r2
 800a854:	eb42 0303 	adc.w	r3, r2, r3
 800a858:	647b      	str	r3, [r7, #68]	; 0x44
 800a85a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a85e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a862:	f7f6 f9bd 	bl	8000be0 <__aeabi_uldivmod>
 800a866:	4602      	mov	r2, r0
 800a868:	460b      	mov	r3, r1
 800a86a:	4611      	mov	r1, r2
 800a86c:	4b3b      	ldr	r3, [pc, #236]	; (800a95c <UART_SetConfig+0x2d4>)
 800a86e:	fba3 2301 	umull	r2, r3, r3, r1
 800a872:	095b      	lsrs	r3, r3, #5
 800a874:	2264      	movs	r2, #100	; 0x64
 800a876:	fb02 f303 	mul.w	r3, r2, r3
 800a87a:	1acb      	subs	r3, r1, r3
 800a87c:	00db      	lsls	r3, r3, #3
 800a87e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a882:	4b36      	ldr	r3, [pc, #216]	; (800a95c <UART_SetConfig+0x2d4>)
 800a884:	fba3 2302 	umull	r2, r3, r3, r2
 800a888:	095b      	lsrs	r3, r3, #5
 800a88a:	005b      	lsls	r3, r3, #1
 800a88c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a890:	441c      	add	r4, r3
 800a892:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a896:	2200      	movs	r2, #0
 800a898:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a89c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a8a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a8a4:	4642      	mov	r2, r8
 800a8a6:	464b      	mov	r3, r9
 800a8a8:	1891      	adds	r1, r2, r2
 800a8aa:	63b9      	str	r1, [r7, #56]	; 0x38
 800a8ac:	415b      	adcs	r3, r3
 800a8ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a8b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a8b4:	4641      	mov	r1, r8
 800a8b6:	1851      	adds	r1, r2, r1
 800a8b8:	6339      	str	r1, [r7, #48]	; 0x30
 800a8ba:	4649      	mov	r1, r9
 800a8bc:	414b      	adcs	r3, r1
 800a8be:	637b      	str	r3, [r7, #52]	; 0x34
 800a8c0:	f04f 0200 	mov.w	r2, #0
 800a8c4:	f04f 0300 	mov.w	r3, #0
 800a8c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a8cc:	4659      	mov	r1, fp
 800a8ce:	00cb      	lsls	r3, r1, #3
 800a8d0:	4651      	mov	r1, sl
 800a8d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a8d6:	4651      	mov	r1, sl
 800a8d8:	00ca      	lsls	r2, r1, #3
 800a8da:	4610      	mov	r0, r2
 800a8dc:	4619      	mov	r1, r3
 800a8de:	4603      	mov	r3, r0
 800a8e0:	4642      	mov	r2, r8
 800a8e2:	189b      	adds	r3, r3, r2
 800a8e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a8e8:	464b      	mov	r3, r9
 800a8ea:	460a      	mov	r2, r1
 800a8ec:	eb42 0303 	adc.w	r3, r2, r3
 800a8f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a8f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8f8:	685b      	ldr	r3, [r3, #4]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a900:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a904:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a908:	460b      	mov	r3, r1
 800a90a:	18db      	adds	r3, r3, r3
 800a90c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a90e:	4613      	mov	r3, r2
 800a910:	eb42 0303 	adc.w	r3, r2, r3
 800a914:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a916:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a91a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a91e:	f7f6 f95f 	bl	8000be0 <__aeabi_uldivmod>
 800a922:	4602      	mov	r2, r0
 800a924:	460b      	mov	r3, r1
 800a926:	4b0d      	ldr	r3, [pc, #52]	; (800a95c <UART_SetConfig+0x2d4>)
 800a928:	fba3 1302 	umull	r1, r3, r3, r2
 800a92c:	095b      	lsrs	r3, r3, #5
 800a92e:	2164      	movs	r1, #100	; 0x64
 800a930:	fb01 f303 	mul.w	r3, r1, r3
 800a934:	1ad3      	subs	r3, r2, r3
 800a936:	00db      	lsls	r3, r3, #3
 800a938:	3332      	adds	r3, #50	; 0x32
 800a93a:	4a08      	ldr	r2, [pc, #32]	; (800a95c <UART_SetConfig+0x2d4>)
 800a93c:	fba2 2303 	umull	r2, r3, r2, r3
 800a940:	095b      	lsrs	r3, r3, #5
 800a942:	f003 0207 	and.w	r2, r3, #7
 800a946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	4422      	add	r2, r4
 800a94e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a950:	e105      	b.n	800ab5e <UART_SetConfig+0x4d6>
 800a952:	bf00      	nop
 800a954:	40011000 	.word	0x40011000
 800a958:	40011400 	.word	0x40011400
 800a95c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a960:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a964:	2200      	movs	r2, #0
 800a966:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a96a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a96e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a972:	4642      	mov	r2, r8
 800a974:	464b      	mov	r3, r9
 800a976:	1891      	adds	r1, r2, r2
 800a978:	6239      	str	r1, [r7, #32]
 800a97a:	415b      	adcs	r3, r3
 800a97c:	627b      	str	r3, [r7, #36]	; 0x24
 800a97e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a982:	4641      	mov	r1, r8
 800a984:	1854      	adds	r4, r2, r1
 800a986:	4649      	mov	r1, r9
 800a988:	eb43 0501 	adc.w	r5, r3, r1
 800a98c:	f04f 0200 	mov.w	r2, #0
 800a990:	f04f 0300 	mov.w	r3, #0
 800a994:	00eb      	lsls	r3, r5, #3
 800a996:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a99a:	00e2      	lsls	r2, r4, #3
 800a99c:	4614      	mov	r4, r2
 800a99e:	461d      	mov	r5, r3
 800a9a0:	4643      	mov	r3, r8
 800a9a2:	18e3      	adds	r3, r4, r3
 800a9a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a9a8:	464b      	mov	r3, r9
 800a9aa:	eb45 0303 	adc.w	r3, r5, r3
 800a9ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a9b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a9b6:	685b      	ldr	r3, [r3, #4]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a9be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a9c2:	f04f 0200 	mov.w	r2, #0
 800a9c6:	f04f 0300 	mov.w	r3, #0
 800a9ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a9ce:	4629      	mov	r1, r5
 800a9d0:	008b      	lsls	r3, r1, #2
 800a9d2:	4621      	mov	r1, r4
 800a9d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a9d8:	4621      	mov	r1, r4
 800a9da:	008a      	lsls	r2, r1, #2
 800a9dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a9e0:	f7f6 f8fe 	bl	8000be0 <__aeabi_uldivmod>
 800a9e4:	4602      	mov	r2, r0
 800a9e6:	460b      	mov	r3, r1
 800a9e8:	4b60      	ldr	r3, [pc, #384]	; (800ab6c <UART_SetConfig+0x4e4>)
 800a9ea:	fba3 2302 	umull	r2, r3, r3, r2
 800a9ee:	095b      	lsrs	r3, r3, #5
 800a9f0:	011c      	lsls	r4, r3, #4
 800a9f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a9fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800aa00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800aa04:	4642      	mov	r2, r8
 800aa06:	464b      	mov	r3, r9
 800aa08:	1891      	adds	r1, r2, r2
 800aa0a:	61b9      	str	r1, [r7, #24]
 800aa0c:	415b      	adcs	r3, r3
 800aa0e:	61fb      	str	r3, [r7, #28]
 800aa10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa14:	4641      	mov	r1, r8
 800aa16:	1851      	adds	r1, r2, r1
 800aa18:	6139      	str	r1, [r7, #16]
 800aa1a:	4649      	mov	r1, r9
 800aa1c:	414b      	adcs	r3, r1
 800aa1e:	617b      	str	r3, [r7, #20]
 800aa20:	f04f 0200 	mov.w	r2, #0
 800aa24:	f04f 0300 	mov.w	r3, #0
 800aa28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800aa2c:	4659      	mov	r1, fp
 800aa2e:	00cb      	lsls	r3, r1, #3
 800aa30:	4651      	mov	r1, sl
 800aa32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aa36:	4651      	mov	r1, sl
 800aa38:	00ca      	lsls	r2, r1, #3
 800aa3a:	4610      	mov	r0, r2
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	4603      	mov	r3, r0
 800aa40:	4642      	mov	r2, r8
 800aa42:	189b      	adds	r3, r3, r2
 800aa44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800aa48:	464b      	mov	r3, r9
 800aa4a:	460a      	mov	r2, r1
 800aa4c:	eb42 0303 	adc.w	r3, r2, r3
 800aa50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800aa54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	67bb      	str	r3, [r7, #120]	; 0x78
 800aa5e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800aa60:	f04f 0200 	mov.w	r2, #0
 800aa64:	f04f 0300 	mov.w	r3, #0
 800aa68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800aa6c:	4649      	mov	r1, r9
 800aa6e:	008b      	lsls	r3, r1, #2
 800aa70:	4641      	mov	r1, r8
 800aa72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aa76:	4641      	mov	r1, r8
 800aa78:	008a      	lsls	r2, r1, #2
 800aa7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800aa7e:	f7f6 f8af 	bl	8000be0 <__aeabi_uldivmod>
 800aa82:	4602      	mov	r2, r0
 800aa84:	460b      	mov	r3, r1
 800aa86:	4b39      	ldr	r3, [pc, #228]	; (800ab6c <UART_SetConfig+0x4e4>)
 800aa88:	fba3 1302 	umull	r1, r3, r3, r2
 800aa8c:	095b      	lsrs	r3, r3, #5
 800aa8e:	2164      	movs	r1, #100	; 0x64
 800aa90:	fb01 f303 	mul.w	r3, r1, r3
 800aa94:	1ad3      	subs	r3, r2, r3
 800aa96:	011b      	lsls	r3, r3, #4
 800aa98:	3332      	adds	r3, #50	; 0x32
 800aa9a:	4a34      	ldr	r2, [pc, #208]	; (800ab6c <UART_SetConfig+0x4e4>)
 800aa9c:	fba2 2303 	umull	r2, r3, r2, r3
 800aaa0:	095b      	lsrs	r3, r3, #5
 800aaa2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aaa6:	441c      	add	r4, r3
 800aaa8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aaac:	2200      	movs	r2, #0
 800aaae:	673b      	str	r3, [r7, #112]	; 0x70
 800aab0:	677a      	str	r2, [r7, #116]	; 0x74
 800aab2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800aab6:	4642      	mov	r2, r8
 800aab8:	464b      	mov	r3, r9
 800aaba:	1891      	adds	r1, r2, r2
 800aabc:	60b9      	str	r1, [r7, #8]
 800aabe:	415b      	adcs	r3, r3
 800aac0:	60fb      	str	r3, [r7, #12]
 800aac2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800aac6:	4641      	mov	r1, r8
 800aac8:	1851      	adds	r1, r2, r1
 800aaca:	6039      	str	r1, [r7, #0]
 800aacc:	4649      	mov	r1, r9
 800aace:	414b      	adcs	r3, r1
 800aad0:	607b      	str	r3, [r7, #4]
 800aad2:	f04f 0200 	mov.w	r2, #0
 800aad6:	f04f 0300 	mov.w	r3, #0
 800aada:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800aade:	4659      	mov	r1, fp
 800aae0:	00cb      	lsls	r3, r1, #3
 800aae2:	4651      	mov	r1, sl
 800aae4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aae8:	4651      	mov	r1, sl
 800aaea:	00ca      	lsls	r2, r1, #3
 800aaec:	4610      	mov	r0, r2
 800aaee:	4619      	mov	r1, r3
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	4642      	mov	r2, r8
 800aaf4:	189b      	adds	r3, r3, r2
 800aaf6:	66bb      	str	r3, [r7, #104]	; 0x68
 800aaf8:	464b      	mov	r3, r9
 800aafa:	460a      	mov	r2, r1
 800aafc:	eb42 0303 	adc.w	r3, r2, r3
 800ab00:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ab02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab06:	685b      	ldr	r3, [r3, #4]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	663b      	str	r3, [r7, #96]	; 0x60
 800ab0c:	667a      	str	r2, [r7, #100]	; 0x64
 800ab0e:	f04f 0200 	mov.w	r2, #0
 800ab12:	f04f 0300 	mov.w	r3, #0
 800ab16:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800ab1a:	4649      	mov	r1, r9
 800ab1c:	008b      	lsls	r3, r1, #2
 800ab1e:	4641      	mov	r1, r8
 800ab20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ab24:	4641      	mov	r1, r8
 800ab26:	008a      	lsls	r2, r1, #2
 800ab28:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800ab2c:	f7f6 f858 	bl	8000be0 <__aeabi_uldivmod>
 800ab30:	4602      	mov	r2, r0
 800ab32:	460b      	mov	r3, r1
 800ab34:	4b0d      	ldr	r3, [pc, #52]	; (800ab6c <UART_SetConfig+0x4e4>)
 800ab36:	fba3 1302 	umull	r1, r3, r3, r2
 800ab3a:	095b      	lsrs	r3, r3, #5
 800ab3c:	2164      	movs	r1, #100	; 0x64
 800ab3e:	fb01 f303 	mul.w	r3, r1, r3
 800ab42:	1ad3      	subs	r3, r2, r3
 800ab44:	011b      	lsls	r3, r3, #4
 800ab46:	3332      	adds	r3, #50	; 0x32
 800ab48:	4a08      	ldr	r2, [pc, #32]	; (800ab6c <UART_SetConfig+0x4e4>)
 800ab4a:	fba2 2303 	umull	r2, r3, r2, r3
 800ab4e:	095b      	lsrs	r3, r3, #5
 800ab50:	f003 020f 	and.w	r2, r3, #15
 800ab54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	4422      	add	r2, r4
 800ab5c:	609a      	str	r2, [r3, #8]
}
 800ab5e:	bf00      	nop
 800ab60:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800ab64:	46bd      	mov	sp, r7
 800ab66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ab6a:	bf00      	nop
 800ab6c:	51eb851f 	.word	0x51eb851f

0800ab70 <calloc>:
 800ab70:	4b02      	ldr	r3, [pc, #8]	; (800ab7c <calloc+0xc>)
 800ab72:	460a      	mov	r2, r1
 800ab74:	4601      	mov	r1, r0
 800ab76:	6818      	ldr	r0, [r3, #0]
 800ab78:	f000 b852 	b.w	800ac20 <_calloc_r>
 800ab7c:	20000334 	.word	0x20000334

0800ab80 <__errno>:
 800ab80:	4b01      	ldr	r3, [pc, #4]	; (800ab88 <__errno+0x8>)
 800ab82:	6818      	ldr	r0, [r3, #0]
 800ab84:	4770      	bx	lr
 800ab86:	bf00      	nop
 800ab88:	20000334 	.word	0x20000334

0800ab8c <__libc_init_array>:
 800ab8c:	b570      	push	{r4, r5, r6, lr}
 800ab8e:	4d0d      	ldr	r5, [pc, #52]	; (800abc4 <__libc_init_array+0x38>)
 800ab90:	4c0d      	ldr	r4, [pc, #52]	; (800abc8 <__libc_init_array+0x3c>)
 800ab92:	1b64      	subs	r4, r4, r5
 800ab94:	10a4      	asrs	r4, r4, #2
 800ab96:	2600      	movs	r6, #0
 800ab98:	42a6      	cmp	r6, r4
 800ab9a:	d109      	bne.n	800abb0 <__libc_init_array+0x24>
 800ab9c:	4d0b      	ldr	r5, [pc, #44]	; (800abcc <__libc_init_array+0x40>)
 800ab9e:	4c0c      	ldr	r4, [pc, #48]	; (800abd0 <__libc_init_array+0x44>)
 800aba0:	f002 fb48 	bl	800d234 <_init>
 800aba4:	1b64      	subs	r4, r4, r5
 800aba6:	10a4      	asrs	r4, r4, #2
 800aba8:	2600      	movs	r6, #0
 800abaa:	42a6      	cmp	r6, r4
 800abac:	d105      	bne.n	800abba <__libc_init_array+0x2e>
 800abae:	bd70      	pop	{r4, r5, r6, pc}
 800abb0:	f855 3b04 	ldr.w	r3, [r5], #4
 800abb4:	4798      	blx	r3
 800abb6:	3601      	adds	r6, #1
 800abb8:	e7ee      	b.n	800ab98 <__libc_init_array+0xc>
 800abba:	f855 3b04 	ldr.w	r3, [r5], #4
 800abbe:	4798      	blx	r3
 800abc0:	3601      	adds	r6, #1
 800abc2:	e7f2      	b.n	800abaa <__libc_init_array+0x1e>
 800abc4:	0800d488 	.word	0x0800d488
 800abc8:	0800d488 	.word	0x0800d488
 800abcc:	0800d488 	.word	0x0800d488
 800abd0:	0800d48c 	.word	0x0800d48c

0800abd4 <malloc>:
 800abd4:	4b02      	ldr	r3, [pc, #8]	; (800abe0 <malloc+0xc>)
 800abd6:	4601      	mov	r1, r0
 800abd8:	6818      	ldr	r0, [r3, #0]
 800abda:	f000 b8a3 	b.w	800ad24 <_malloc_r>
 800abde:	bf00      	nop
 800abe0:	20000334 	.word	0x20000334

0800abe4 <free>:
 800abe4:	4b02      	ldr	r3, [pc, #8]	; (800abf0 <free+0xc>)
 800abe6:	4601      	mov	r1, r0
 800abe8:	6818      	ldr	r0, [r3, #0]
 800abea:	f000 b82f 	b.w	800ac4c <_free_r>
 800abee:	bf00      	nop
 800abf0:	20000334 	.word	0x20000334

0800abf4 <memcpy>:
 800abf4:	440a      	add	r2, r1
 800abf6:	4291      	cmp	r1, r2
 800abf8:	f100 33ff 	add.w	r3, r0, #4294967295
 800abfc:	d100      	bne.n	800ac00 <memcpy+0xc>
 800abfe:	4770      	bx	lr
 800ac00:	b510      	push	{r4, lr}
 800ac02:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac06:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac0a:	4291      	cmp	r1, r2
 800ac0c:	d1f9      	bne.n	800ac02 <memcpy+0xe>
 800ac0e:	bd10      	pop	{r4, pc}

0800ac10 <memset>:
 800ac10:	4402      	add	r2, r0
 800ac12:	4603      	mov	r3, r0
 800ac14:	4293      	cmp	r3, r2
 800ac16:	d100      	bne.n	800ac1a <memset+0xa>
 800ac18:	4770      	bx	lr
 800ac1a:	f803 1b01 	strb.w	r1, [r3], #1
 800ac1e:	e7f9      	b.n	800ac14 <memset+0x4>

0800ac20 <_calloc_r>:
 800ac20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac22:	fba1 2402 	umull	r2, r4, r1, r2
 800ac26:	b94c      	cbnz	r4, 800ac3c <_calloc_r+0x1c>
 800ac28:	4611      	mov	r1, r2
 800ac2a:	9201      	str	r2, [sp, #4]
 800ac2c:	f000 f87a 	bl	800ad24 <_malloc_r>
 800ac30:	9a01      	ldr	r2, [sp, #4]
 800ac32:	4605      	mov	r5, r0
 800ac34:	b930      	cbnz	r0, 800ac44 <_calloc_r+0x24>
 800ac36:	4628      	mov	r0, r5
 800ac38:	b003      	add	sp, #12
 800ac3a:	bd30      	pop	{r4, r5, pc}
 800ac3c:	220c      	movs	r2, #12
 800ac3e:	6002      	str	r2, [r0, #0]
 800ac40:	2500      	movs	r5, #0
 800ac42:	e7f8      	b.n	800ac36 <_calloc_r+0x16>
 800ac44:	4621      	mov	r1, r4
 800ac46:	f7ff ffe3 	bl	800ac10 <memset>
 800ac4a:	e7f4      	b.n	800ac36 <_calloc_r+0x16>

0800ac4c <_free_r>:
 800ac4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac4e:	2900      	cmp	r1, #0
 800ac50:	d044      	beq.n	800acdc <_free_r+0x90>
 800ac52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac56:	9001      	str	r0, [sp, #4]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	f1a1 0404 	sub.w	r4, r1, #4
 800ac5e:	bfb8      	it	lt
 800ac60:	18e4      	addlt	r4, r4, r3
 800ac62:	f000 f8e3 	bl	800ae2c <__malloc_lock>
 800ac66:	4a1e      	ldr	r2, [pc, #120]	; (800ace0 <_free_r+0x94>)
 800ac68:	9801      	ldr	r0, [sp, #4]
 800ac6a:	6813      	ldr	r3, [r2, #0]
 800ac6c:	b933      	cbnz	r3, 800ac7c <_free_r+0x30>
 800ac6e:	6063      	str	r3, [r4, #4]
 800ac70:	6014      	str	r4, [r2, #0]
 800ac72:	b003      	add	sp, #12
 800ac74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac78:	f000 b8de 	b.w	800ae38 <__malloc_unlock>
 800ac7c:	42a3      	cmp	r3, r4
 800ac7e:	d908      	bls.n	800ac92 <_free_r+0x46>
 800ac80:	6825      	ldr	r5, [r4, #0]
 800ac82:	1961      	adds	r1, r4, r5
 800ac84:	428b      	cmp	r3, r1
 800ac86:	bf01      	itttt	eq
 800ac88:	6819      	ldreq	r1, [r3, #0]
 800ac8a:	685b      	ldreq	r3, [r3, #4]
 800ac8c:	1949      	addeq	r1, r1, r5
 800ac8e:	6021      	streq	r1, [r4, #0]
 800ac90:	e7ed      	b.n	800ac6e <_free_r+0x22>
 800ac92:	461a      	mov	r2, r3
 800ac94:	685b      	ldr	r3, [r3, #4]
 800ac96:	b10b      	cbz	r3, 800ac9c <_free_r+0x50>
 800ac98:	42a3      	cmp	r3, r4
 800ac9a:	d9fa      	bls.n	800ac92 <_free_r+0x46>
 800ac9c:	6811      	ldr	r1, [r2, #0]
 800ac9e:	1855      	adds	r5, r2, r1
 800aca0:	42a5      	cmp	r5, r4
 800aca2:	d10b      	bne.n	800acbc <_free_r+0x70>
 800aca4:	6824      	ldr	r4, [r4, #0]
 800aca6:	4421      	add	r1, r4
 800aca8:	1854      	adds	r4, r2, r1
 800acaa:	42a3      	cmp	r3, r4
 800acac:	6011      	str	r1, [r2, #0]
 800acae:	d1e0      	bne.n	800ac72 <_free_r+0x26>
 800acb0:	681c      	ldr	r4, [r3, #0]
 800acb2:	685b      	ldr	r3, [r3, #4]
 800acb4:	6053      	str	r3, [r2, #4]
 800acb6:	4421      	add	r1, r4
 800acb8:	6011      	str	r1, [r2, #0]
 800acba:	e7da      	b.n	800ac72 <_free_r+0x26>
 800acbc:	d902      	bls.n	800acc4 <_free_r+0x78>
 800acbe:	230c      	movs	r3, #12
 800acc0:	6003      	str	r3, [r0, #0]
 800acc2:	e7d6      	b.n	800ac72 <_free_r+0x26>
 800acc4:	6825      	ldr	r5, [r4, #0]
 800acc6:	1961      	adds	r1, r4, r5
 800acc8:	428b      	cmp	r3, r1
 800acca:	bf04      	itt	eq
 800accc:	6819      	ldreq	r1, [r3, #0]
 800acce:	685b      	ldreq	r3, [r3, #4]
 800acd0:	6063      	str	r3, [r4, #4]
 800acd2:	bf04      	itt	eq
 800acd4:	1949      	addeq	r1, r1, r5
 800acd6:	6021      	streq	r1, [r4, #0]
 800acd8:	6054      	str	r4, [r2, #4]
 800acda:	e7ca      	b.n	800ac72 <_free_r+0x26>
 800acdc:	b003      	add	sp, #12
 800acde:	bd30      	pop	{r4, r5, pc}
 800ace0:	20001294 	.word	0x20001294

0800ace4 <sbrk_aligned>:
 800ace4:	b570      	push	{r4, r5, r6, lr}
 800ace6:	4e0e      	ldr	r6, [pc, #56]	; (800ad20 <sbrk_aligned+0x3c>)
 800ace8:	460c      	mov	r4, r1
 800acea:	6831      	ldr	r1, [r6, #0]
 800acec:	4605      	mov	r5, r0
 800acee:	b911      	cbnz	r1, 800acf6 <sbrk_aligned+0x12>
 800acf0:	f000 f88c 	bl	800ae0c <_sbrk_r>
 800acf4:	6030      	str	r0, [r6, #0]
 800acf6:	4621      	mov	r1, r4
 800acf8:	4628      	mov	r0, r5
 800acfa:	f000 f887 	bl	800ae0c <_sbrk_r>
 800acfe:	1c43      	adds	r3, r0, #1
 800ad00:	d00a      	beq.n	800ad18 <sbrk_aligned+0x34>
 800ad02:	1cc4      	adds	r4, r0, #3
 800ad04:	f024 0403 	bic.w	r4, r4, #3
 800ad08:	42a0      	cmp	r0, r4
 800ad0a:	d007      	beq.n	800ad1c <sbrk_aligned+0x38>
 800ad0c:	1a21      	subs	r1, r4, r0
 800ad0e:	4628      	mov	r0, r5
 800ad10:	f000 f87c 	bl	800ae0c <_sbrk_r>
 800ad14:	3001      	adds	r0, #1
 800ad16:	d101      	bne.n	800ad1c <sbrk_aligned+0x38>
 800ad18:	f04f 34ff 	mov.w	r4, #4294967295
 800ad1c:	4620      	mov	r0, r4
 800ad1e:	bd70      	pop	{r4, r5, r6, pc}
 800ad20:	20001298 	.word	0x20001298

0800ad24 <_malloc_r>:
 800ad24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad28:	1ccd      	adds	r5, r1, #3
 800ad2a:	f025 0503 	bic.w	r5, r5, #3
 800ad2e:	3508      	adds	r5, #8
 800ad30:	2d0c      	cmp	r5, #12
 800ad32:	bf38      	it	cc
 800ad34:	250c      	movcc	r5, #12
 800ad36:	2d00      	cmp	r5, #0
 800ad38:	4607      	mov	r7, r0
 800ad3a:	db01      	blt.n	800ad40 <_malloc_r+0x1c>
 800ad3c:	42a9      	cmp	r1, r5
 800ad3e:	d905      	bls.n	800ad4c <_malloc_r+0x28>
 800ad40:	230c      	movs	r3, #12
 800ad42:	603b      	str	r3, [r7, #0]
 800ad44:	2600      	movs	r6, #0
 800ad46:	4630      	mov	r0, r6
 800ad48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad4c:	4e2e      	ldr	r6, [pc, #184]	; (800ae08 <_malloc_r+0xe4>)
 800ad4e:	f000 f86d 	bl	800ae2c <__malloc_lock>
 800ad52:	6833      	ldr	r3, [r6, #0]
 800ad54:	461c      	mov	r4, r3
 800ad56:	bb34      	cbnz	r4, 800ada6 <_malloc_r+0x82>
 800ad58:	4629      	mov	r1, r5
 800ad5a:	4638      	mov	r0, r7
 800ad5c:	f7ff ffc2 	bl	800ace4 <sbrk_aligned>
 800ad60:	1c43      	adds	r3, r0, #1
 800ad62:	4604      	mov	r4, r0
 800ad64:	d14d      	bne.n	800ae02 <_malloc_r+0xde>
 800ad66:	6834      	ldr	r4, [r6, #0]
 800ad68:	4626      	mov	r6, r4
 800ad6a:	2e00      	cmp	r6, #0
 800ad6c:	d140      	bne.n	800adf0 <_malloc_r+0xcc>
 800ad6e:	6823      	ldr	r3, [r4, #0]
 800ad70:	4631      	mov	r1, r6
 800ad72:	4638      	mov	r0, r7
 800ad74:	eb04 0803 	add.w	r8, r4, r3
 800ad78:	f000 f848 	bl	800ae0c <_sbrk_r>
 800ad7c:	4580      	cmp	r8, r0
 800ad7e:	d13a      	bne.n	800adf6 <_malloc_r+0xd2>
 800ad80:	6821      	ldr	r1, [r4, #0]
 800ad82:	3503      	adds	r5, #3
 800ad84:	1a6d      	subs	r5, r5, r1
 800ad86:	f025 0503 	bic.w	r5, r5, #3
 800ad8a:	3508      	adds	r5, #8
 800ad8c:	2d0c      	cmp	r5, #12
 800ad8e:	bf38      	it	cc
 800ad90:	250c      	movcc	r5, #12
 800ad92:	4629      	mov	r1, r5
 800ad94:	4638      	mov	r0, r7
 800ad96:	f7ff ffa5 	bl	800ace4 <sbrk_aligned>
 800ad9a:	3001      	adds	r0, #1
 800ad9c:	d02b      	beq.n	800adf6 <_malloc_r+0xd2>
 800ad9e:	6823      	ldr	r3, [r4, #0]
 800ada0:	442b      	add	r3, r5
 800ada2:	6023      	str	r3, [r4, #0]
 800ada4:	e00e      	b.n	800adc4 <_malloc_r+0xa0>
 800ada6:	6822      	ldr	r2, [r4, #0]
 800ada8:	1b52      	subs	r2, r2, r5
 800adaa:	d41e      	bmi.n	800adea <_malloc_r+0xc6>
 800adac:	2a0b      	cmp	r2, #11
 800adae:	d916      	bls.n	800adde <_malloc_r+0xba>
 800adb0:	1961      	adds	r1, r4, r5
 800adb2:	42a3      	cmp	r3, r4
 800adb4:	6025      	str	r5, [r4, #0]
 800adb6:	bf18      	it	ne
 800adb8:	6059      	strne	r1, [r3, #4]
 800adba:	6863      	ldr	r3, [r4, #4]
 800adbc:	bf08      	it	eq
 800adbe:	6031      	streq	r1, [r6, #0]
 800adc0:	5162      	str	r2, [r4, r5]
 800adc2:	604b      	str	r3, [r1, #4]
 800adc4:	4638      	mov	r0, r7
 800adc6:	f104 060b 	add.w	r6, r4, #11
 800adca:	f000 f835 	bl	800ae38 <__malloc_unlock>
 800adce:	f026 0607 	bic.w	r6, r6, #7
 800add2:	1d23      	adds	r3, r4, #4
 800add4:	1af2      	subs	r2, r6, r3
 800add6:	d0b6      	beq.n	800ad46 <_malloc_r+0x22>
 800add8:	1b9b      	subs	r3, r3, r6
 800adda:	50a3      	str	r3, [r4, r2]
 800addc:	e7b3      	b.n	800ad46 <_malloc_r+0x22>
 800adde:	6862      	ldr	r2, [r4, #4]
 800ade0:	42a3      	cmp	r3, r4
 800ade2:	bf0c      	ite	eq
 800ade4:	6032      	streq	r2, [r6, #0]
 800ade6:	605a      	strne	r2, [r3, #4]
 800ade8:	e7ec      	b.n	800adc4 <_malloc_r+0xa0>
 800adea:	4623      	mov	r3, r4
 800adec:	6864      	ldr	r4, [r4, #4]
 800adee:	e7b2      	b.n	800ad56 <_malloc_r+0x32>
 800adf0:	4634      	mov	r4, r6
 800adf2:	6876      	ldr	r6, [r6, #4]
 800adf4:	e7b9      	b.n	800ad6a <_malloc_r+0x46>
 800adf6:	230c      	movs	r3, #12
 800adf8:	603b      	str	r3, [r7, #0]
 800adfa:	4638      	mov	r0, r7
 800adfc:	f000 f81c 	bl	800ae38 <__malloc_unlock>
 800ae00:	e7a1      	b.n	800ad46 <_malloc_r+0x22>
 800ae02:	6025      	str	r5, [r4, #0]
 800ae04:	e7de      	b.n	800adc4 <_malloc_r+0xa0>
 800ae06:	bf00      	nop
 800ae08:	20001294 	.word	0x20001294

0800ae0c <_sbrk_r>:
 800ae0c:	b538      	push	{r3, r4, r5, lr}
 800ae0e:	4d06      	ldr	r5, [pc, #24]	; (800ae28 <_sbrk_r+0x1c>)
 800ae10:	2300      	movs	r3, #0
 800ae12:	4604      	mov	r4, r0
 800ae14:	4608      	mov	r0, r1
 800ae16:	602b      	str	r3, [r5, #0]
 800ae18:	f7f9 fefc 	bl	8004c14 <_sbrk>
 800ae1c:	1c43      	adds	r3, r0, #1
 800ae1e:	d102      	bne.n	800ae26 <_sbrk_r+0x1a>
 800ae20:	682b      	ldr	r3, [r5, #0]
 800ae22:	b103      	cbz	r3, 800ae26 <_sbrk_r+0x1a>
 800ae24:	6023      	str	r3, [r4, #0]
 800ae26:	bd38      	pop	{r3, r4, r5, pc}
 800ae28:	2000129c 	.word	0x2000129c

0800ae2c <__malloc_lock>:
 800ae2c:	4801      	ldr	r0, [pc, #4]	; (800ae34 <__malloc_lock+0x8>)
 800ae2e:	f000 b809 	b.w	800ae44 <__retarget_lock_acquire_recursive>
 800ae32:	bf00      	nop
 800ae34:	200012a0 	.word	0x200012a0

0800ae38 <__malloc_unlock>:
 800ae38:	4801      	ldr	r0, [pc, #4]	; (800ae40 <__malloc_unlock+0x8>)
 800ae3a:	f000 b804 	b.w	800ae46 <__retarget_lock_release_recursive>
 800ae3e:	bf00      	nop
 800ae40:	200012a0 	.word	0x200012a0

0800ae44 <__retarget_lock_acquire_recursive>:
 800ae44:	4770      	bx	lr

0800ae46 <__retarget_lock_release_recursive>:
 800ae46:	4770      	bx	lr

0800ae48 <cos>:
 800ae48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae4a:	ec53 2b10 	vmov	r2, r3, d0
 800ae4e:	4826      	ldr	r0, [pc, #152]	; (800aee8 <cos+0xa0>)
 800ae50:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ae54:	4281      	cmp	r1, r0
 800ae56:	dc06      	bgt.n	800ae66 <cos+0x1e>
 800ae58:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800aee0 <cos+0x98>
 800ae5c:	b005      	add	sp, #20
 800ae5e:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae62:	f001 bc3d 	b.w	800c6e0 <__kernel_cos>
 800ae66:	4821      	ldr	r0, [pc, #132]	; (800aeec <cos+0xa4>)
 800ae68:	4281      	cmp	r1, r0
 800ae6a:	dd09      	ble.n	800ae80 <cos+0x38>
 800ae6c:	ee10 0a10 	vmov	r0, s0
 800ae70:	4619      	mov	r1, r3
 800ae72:	f7f5 f9b5 	bl	80001e0 <__aeabi_dsub>
 800ae76:	ec41 0b10 	vmov	d0, r0, r1
 800ae7a:	b005      	add	sp, #20
 800ae7c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ae80:	4668      	mov	r0, sp
 800ae82:	f001 f96d 	bl	800c160 <__ieee754_rem_pio2>
 800ae86:	f000 0003 	and.w	r0, r0, #3
 800ae8a:	2801      	cmp	r0, #1
 800ae8c:	d00b      	beq.n	800aea6 <cos+0x5e>
 800ae8e:	2802      	cmp	r0, #2
 800ae90:	d016      	beq.n	800aec0 <cos+0x78>
 800ae92:	b9e0      	cbnz	r0, 800aece <cos+0x86>
 800ae94:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ae98:	ed9d 0b00 	vldr	d0, [sp]
 800ae9c:	f001 fc20 	bl	800c6e0 <__kernel_cos>
 800aea0:	ec51 0b10 	vmov	r0, r1, d0
 800aea4:	e7e7      	b.n	800ae76 <cos+0x2e>
 800aea6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800aeaa:	ed9d 0b00 	vldr	d0, [sp]
 800aeae:	f002 f82f 	bl	800cf10 <__kernel_sin>
 800aeb2:	ec53 2b10 	vmov	r2, r3, d0
 800aeb6:	ee10 0a10 	vmov	r0, s0
 800aeba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800aebe:	e7da      	b.n	800ae76 <cos+0x2e>
 800aec0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800aec4:	ed9d 0b00 	vldr	d0, [sp]
 800aec8:	f001 fc0a 	bl	800c6e0 <__kernel_cos>
 800aecc:	e7f1      	b.n	800aeb2 <cos+0x6a>
 800aece:	ed9d 1b02 	vldr	d1, [sp, #8]
 800aed2:	ed9d 0b00 	vldr	d0, [sp]
 800aed6:	2001      	movs	r0, #1
 800aed8:	f002 f81a 	bl	800cf10 <__kernel_sin>
 800aedc:	e7e0      	b.n	800aea0 <cos+0x58>
 800aede:	bf00      	nop
	...
 800aee8:	3fe921fb 	.word	0x3fe921fb
 800aeec:	7fefffff 	.word	0x7fefffff

0800aef0 <floor>:
 800aef0:	ec51 0b10 	vmov	r0, r1, d0
 800aef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aef8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800aefc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800af00:	2e13      	cmp	r6, #19
 800af02:	ee10 5a10 	vmov	r5, s0
 800af06:	ee10 8a10 	vmov	r8, s0
 800af0a:	460c      	mov	r4, r1
 800af0c:	dc32      	bgt.n	800af74 <floor+0x84>
 800af0e:	2e00      	cmp	r6, #0
 800af10:	da14      	bge.n	800af3c <floor+0x4c>
 800af12:	a333      	add	r3, pc, #204	; (adr r3, 800afe0 <floor+0xf0>)
 800af14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af18:	f7f5 f964 	bl	80001e4 <__adddf3>
 800af1c:	2200      	movs	r2, #0
 800af1e:	2300      	movs	r3, #0
 800af20:	f7f5 fda6 	bl	8000a70 <__aeabi_dcmpgt>
 800af24:	b138      	cbz	r0, 800af36 <floor+0x46>
 800af26:	2c00      	cmp	r4, #0
 800af28:	da57      	bge.n	800afda <floor+0xea>
 800af2a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800af2e:	431d      	orrs	r5, r3
 800af30:	d001      	beq.n	800af36 <floor+0x46>
 800af32:	4c2d      	ldr	r4, [pc, #180]	; (800afe8 <floor+0xf8>)
 800af34:	2500      	movs	r5, #0
 800af36:	4621      	mov	r1, r4
 800af38:	4628      	mov	r0, r5
 800af3a:	e025      	b.n	800af88 <floor+0x98>
 800af3c:	4f2b      	ldr	r7, [pc, #172]	; (800afec <floor+0xfc>)
 800af3e:	4137      	asrs	r7, r6
 800af40:	ea01 0307 	and.w	r3, r1, r7
 800af44:	4303      	orrs	r3, r0
 800af46:	d01f      	beq.n	800af88 <floor+0x98>
 800af48:	a325      	add	r3, pc, #148	; (adr r3, 800afe0 <floor+0xf0>)
 800af4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4e:	f7f5 f949 	bl	80001e4 <__adddf3>
 800af52:	2200      	movs	r2, #0
 800af54:	2300      	movs	r3, #0
 800af56:	f7f5 fd8b 	bl	8000a70 <__aeabi_dcmpgt>
 800af5a:	2800      	cmp	r0, #0
 800af5c:	d0eb      	beq.n	800af36 <floor+0x46>
 800af5e:	2c00      	cmp	r4, #0
 800af60:	bfbe      	ittt	lt
 800af62:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800af66:	fa43 f606 	asrlt.w	r6, r3, r6
 800af6a:	19a4      	addlt	r4, r4, r6
 800af6c:	ea24 0407 	bic.w	r4, r4, r7
 800af70:	2500      	movs	r5, #0
 800af72:	e7e0      	b.n	800af36 <floor+0x46>
 800af74:	2e33      	cmp	r6, #51	; 0x33
 800af76:	dd0b      	ble.n	800af90 <floor+0xa0>
 800af78:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800af7c:	d104      	bne.n	800af88 <floor+0x98>
 800af7e:	ee10 2a10 	vmov	r2, s0
 800af82:	460b      	mov	r3, r1
 800af84:	f7f5 f92e 	bl	80001e4 <__adddf3>
 800af88:	ec41 0b10 	vmov	d0, r0, r1
 800af8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af90:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800af94:	f04f 33ff 	mov.w	r3, #4294967295
 800af98:	fa23 f707 	lsr.w	r7, r3, r7
 800af9c:	4207      	tst	r7, r0
 800af9e:	d0f3      	beq.n	800af88 <floor+0x98>
 800afa0:	a30f      	add	r3, pc, #60	; (adr r3, 800afe0 <floor+0xf0>)
 800afa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa6:	f7f5 f91d 	bl	80001e4 <__adddf3>
 800afaa:	2200      	movs	r2, #0
 800afac:	2300      	movs	r3, #0
 800afae:	f7f5 fd5f 	bl	8000a70 <__aeabi_dcmpgt>
 800afb2:	2800      	cmp	r0, #0
 800afb4:	d0bf      	beq.n	800af36 <floor+0x46>
 800afb6:	2c00      	cmp	r4, #0
 800afb8:	da02      	bge.n	800afc0 <floor+0xd0>
 800afba:	2e14      	cmp	r6, #20
 800afbc:	d103      	bne.n	800afc6 <floor+0xd6>
 800afbe:	3401      	adds	r4, #1
 800afc0:	ea25 0507 	bic.w	r5, r5, r7
 800afc4:	e7b7      	b.n	800af36 <floor+0x46>
 800afc6:	2301      	movs	r3, #1
 800afc8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800afcc:	fa03 f606 	lsl.w	r6, r3, r6
 800afd0:	4435      	add	r5, r6
 800afd2:	4545      	cmp	r5, r8
 800afd4:	bf38      	it	cc
 800afd6:	18e4      	addcc	r4, r4, r3
 800afd8:	e7f2      	b.n	800afc0 <floor+0xd0>
 800afda:	2500      	movs	r5, #0
 800afdc:	462c      	mov	r4, r5
 800afde:	e7aa      	b.n	800af36 <floor+0x46>
 800afe0:	8800759c 	.word	0x8800759c
 800afe4:	7e37e43c 	.word	0x7e37e43c
 800afe8:	bff00000 	.word	0xbff00000
 800afec:	000fffff 	.word	0x000fffff

0800aff0 <sin>:
 800aff0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aff2:	ec53 2b10 	vmov	r2, r3, d0
 800aff6:	4828      	ldr	r0, [pc, #160]	; (800b098 <sin+0xa8>)
 800aff8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800affc:	4281      	cmp	r1, r0
 800affe:	dc07      	bgt.n	800b010 <sin+0x20>
 800b000:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800b090 <sin+0xa0>
 800b004:	2000      	movs	r0, #0
 800b006:	b005      	add	sp, #20
 800b008:	f85d eb04 	ldr.w	lr, [sp], #4
 800b00c:	f001 bf80 	b.w	800cf10 <__kernel_sin>
 800b010:	4822      	ldr	r0, [pc, #136]	; (800b09c <sin+0xac>)
 800b012:	4281      	cmp	r1, r0
 800b014:	dd09      	ble.n	800b02a <sin+0x3a>
 800b016:	ee10 0a10 	vmov	r0, s0
 800b01a:	4619      	mov	r1, r3
 800b01c:	f7f5 f8e0 	bl	80001e0 <__aeabi_dsub>
 800b020:	ec41 0b10 	vmov	d0, r0, r1
 800b024:	b005      	add	sp, #20
 800b026:	f85d fb04 	ldr.w	pc, [sp], #4
 800b02a:	4668      	mov	r0, sp
 800b02c:	f001 f898 	bl	800c160 <__ieee754_rem_pio2>
 800b030:	f000 0003 	and.w	r0, r0, #3
 800b034:	2801      	cmp	r0, #1
 800b036:	d00c      	beq.n	800b052 <sin+0x62>
 800b038:	2802      	cmp	r0, #2
 800b03a:	d011      	beq.n	800b060 <sin+0x70>
 800b03c:	b9f0      	cbnz	r0, 800b07c <sin+0x8c>
 800b03e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b042:	ed9d 0b00 	vldr	d0, [sp]
 800b046:	2001      	movs	r0, #1
 800b048:	f001 ff62 	bl	800cf10 <__kernel_sin>
 800b04c:	ec51 0b10 	vmov	r0, r1, d0
 800b050:	e7e6      	b.n	800b020 <sin+0x30>
 800b052:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b056:	ed9d 0b00 	vldr	d0, [sp]
 800b05a:	f001 fb41 	bl	800c6e0 <__kernel_cos>
 800b05e:	e7f5      	b.n	800b04c <sin+0x5c>
 800b060:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b064:	ed9d 0b00 	vldr	d0, [sp]
 800b068:	2001      	movs	r0, #1
 800b06a:	f001 ff51 	bl	800cf10 <__kernel_sin>
 800b06e:	ec53 2b10 	vmov	r2, r3, d0
 800b072:	ee10 0a10 	vmov	r0, s0
 800b076:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b07a:	e7d1      	b.n	800b020 <sin+0x30>
 800b07c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b080:	ed9d 0b00 	vldr	d0, [sp]
 800b084:	f001 fb2c 	bl	800c6e0 <__kernel_cos>
 800b088:	e7f1      	b.n	800b06e <sin+0x7e>
 800b08a:	bf00      	nop
 800b08c:	f3af 8000 	nop.w
	...
 800b098:	3fe921fb 	.word	0x3fe921fb
 800b09c:	7fefffff 	.word	0x7fefffff

0800b0a0 <acos>:
 800b0a0:	b538      	push	{r3, r4, r5, lr}
 800b0a2:	ed2d 8b02 	vpush	{d8}
 800b0a6:	ec55 4b10 	vmov	r4, r5, d0
 800b0aa:	f000 f8c9 	bl	800b240 <__ieee754_acos>
 800b0ae:	4622      	mov	r2, r4
 800b0b0:	462b      	mov	r3, r5
 800b0b2:	4620      	mov	r0, r4
 800b0b4:	4629      	mov	r1, r5
 800b0b6:	eeb0 8a40 	vmov.f32	s16, s0
 800b0ba:	eef0 8a60 	vmov.f32	s17, s1
 800b0be:	f7f5 fce1 	bl	8000a84 <__aeabi_dcmpun>
 800b0c2:	b9a8      	cbnz	r0, 800b0f0 <acos+0x50>
 800b0c4:	ec45 4b10 	vmov	d0, r4, r5
 800b0c8:	f002 f810 	bl	800d0ec <fabs>
 800b0cc:	4b0c      	ldr	r3, [pc, #48]	; (800b100 <acos+0x60>)
 800b0ce:	ec51 0b10 	vmov	r0, r1, d0
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	f7f5 fccc 	bl	8000a70 <__aeabi_dcmpgt>
 800b0d8:	b150      	cbz	r0, 800b0f0 <acos+0x50>
 800b0da:	f7ff fd51 	bl	800ab80 <__errno>
 800b0de:	ecbd 8b02 	vpop	{d8}
 800b0e2:	2321      	movs	r3, #33	; 0x21
 800b0e4:	6003      	str	r3, [r0, #0]
 800b0e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b0ea:	4806      	ldr	r0, [pc, #24]	; (800b104 <acos+0x64>)
 800b0ec:	f002 b814 	b.w	800d118 <nan>
 800b0f0:	eeb0 0a48 	vmov.f32	s0, s16
 800b0f4:	eef0 0a68 	vmov.f32	s1, s17
 800b0f8:	ecbd 8b02 	vpop	{d8}
 800b0fc:	bd38      	pop	{r3, r4, r5, pc}
 800b0fe:	bf00      	nop
 800b100:	3ff00000 	.word	0x3ff00000
 800b104:	0800d270 	.word	0x0800d270

0800b108 <pow>:
 800b108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b10a:	ed2d 8b02 	vpush	{d8}
 800b10e:	eeb0 8a40 	vmov.f32	s16, s0
 800b112:	eef0 8a60 	vmov.f32	s17, s1
 800b116:	ec55 4b11 	vmov	r4, r5, d1
 800b11a:	f000 faf1 	bl	800b700 <__ieee754_pow>
 800b11e:	4622      	mov	r2, r4
 800b120:	462b      	mov	r3, r5
 800b122:	4620      	mov	r0, r4
 800b124:	4629      	mov	r1, r5
 800b126:	ec57 6b10 	vmov	r6, r7, d0
 800b12a:	f7f5 fcab 	bl	8000a84 <__aeabi_dcmpun>
 800b12e:	2800      	cmp	r0, #0
 800b130:	d13b      	bne.n	800b1aa <pow+0xa2>
 800b132:	ec51 0b18 	vmov	r0, r1, d8
 800b136:	2200      	movs	r2, #0
 800b138:	2300      	movs	r3, #0
 800b13a:	f7f5 fc71 	bl	8000a20 <__aeabi_dcmpeq>
 800b13e:	b1b8      	cbz	r0, 800b170 <pow+0x68>
 800b140:	2200      	movs	r2, #0
 800b142:	2300      	movs	r3, #0
 800b144:	4620      	mov	r0, r4
 800b146:	4629      	mov	r1, r5
 800b148:	f7f5 fc6a 	bl	8000a20 <__aeabi_dcmpeq>
 800b14c:	2800      	cmp	r0, #0
 800b14e:	d146      	bne.n	800b1de <pow+0xd6>
 800b150:	ec45 4b10 	vmov	d0, r4, r5
 800b154:	f001 ffd3 	bl	800d0fe <finite>
 800b158:	b338      	cbz	r0, 800b1aa <pow+0xa2>
 800b15a:	2200      	movs	r2, #0
 800b15c:	2300      	movs	r3, #0
 800b15e:	4620      	mov	r0, r4
 800b160:	4629      	mov	r1, r5
 800b162:	f7f5 fc67 	bl	8000a34 <__aeabi_dcmplt>
 800b166:	b300      	cbz	r0, 800b1aa <pow+0xa2>
 800b168:	f7ff fd0a 	bl	800ab80 <__errno>
 800b16c:	2322      	movs	r3, #34	; 0x22
 800b16e:	e01b      	b.n	800b1a8 <pow+0xa0>
 800b170:	ec47 6b10 	vmov	d0, r6, r7
 800b174:	f001 ffc3 	bl	800d0fe <finite>
 800b178:	b9e0      	cbnz	r0, 800b1b4 <pow+0xac>
 800b17a:	eeb0 0a48 	vmov.f32	s0, s16
 800b17e:	eef0 0a68 	vmov.f32	s1, s17
 800b182:	f001 ffbc 	bl	800d0fe <finite>
 800b186:	b1a8      	cbz	r0, 800b1b4 <pow+0xac>
 800b188:	ec45 4b10 	vmov	d0, r4, r5
 800b18c:	f001 ffb7 	bl	800d0fe <finite>
 800b190:	b180      	cbz	r0, 800b1b4 <pow+0xac>
 800b192:	4632      	mov	r2, r6
 800b194:	463b      	mov	r3, r7
 800b196:	4630      	mov	r0, r6
 800b198:	4639      	mov	r1, r7
 800b19a:	f7f5 fc73 	bl	8000a84 <__aeabi_dcmpun>
 800b19e:	2800      	cmp	r0, #0
 800b1a0:	d0e2      	beq.n	800b168 <pow+0x60>
 800b1a2:	f7ff fced 	bl	800ab80 <__errno>
 800b1a6:	2321      	movs	r3, #33	; 0x21
 800b1a8:	6003      	str	r3, [r0, #0]
 800b1aa:	ecbd 8b02 	vpop	{d8}
 800b1ae:	ec47 6b10 	vmov	d0, r6, r7
 800b1b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	4630      	mov	r0, r6
 800b1ba:	4639      	mov	r1, r7
 800b1bc:	f7f5 fc30 	bl	8000a20 <__aeabi_dcmpeq>
 800b1c0:	2800      	cmp	r0, #0
 800b1c2:	d0f2      	beq.n	800b1aa <pow+0xa2>
 800b1c4:	eeb0 0a48 	vmov.f32	s0, s16
 800b1c8:	eef0 0a68 	vmov.f32	s1, s17
 800b1cc:	f001 ff97 	bl	800d0fe <finite>
 800b1d0:	2800      	cmp	r0, #0
 800b1d2:	d0ea      	beq.n	800b1aa <pow+0xa2>
 800b1d4:	ec45 4b10 	vmov	d0, r4, r5
 800b1d8:	f001 ff91 	bl	800d0fe <finite>
 800b1dc:	e7c3      	b.n	800b166 <pow+0x5e>
 800b1de:	4f01      	ldr	r7, [pc, #4]	; (800b1e4 <pow+0xdc>)
 800b1e0:	2600      	movs	r6, #0
 800b1e2:	e7e2      	b.n	800b1aa <pow+0xa2>
 800b1e4:	3ff00000 	.word	0x3ff00000

0800b1e8 <sqrt>:
 800b1e8:	b538      	push	{r3, r4, r5, lr}
 800b1ea:	ed2d 8b02 	vpush	{d8}
 800b1ee:	ec55 4b10 	vmov	r4, r5, d0
 800b1f2:	f001 f9c1 	bl	800c578 <__ieee754_sqrt>
 800b1f6:	4622      	mov	r2, r4
 800b1f8:	462b      	mov	r3, r5
 800b1fa:	4620      	mov	r0, r4
 800b1fc:	4629      	mov	r1, r5
 800b1fe:	eeb0 8a40 	vmov.f32	s16, s0
 800b202:	eef0 8a60 	vmov.f32	s17, s1
 800b206:	f7f5 fc3d 	bl	8000a84 <__aeabi_dcmpun>
 800b20a:	b990      	cbnz	r0, 800b232 <sqrt+0x4a>
 800b20c:	2200      	movs	r2, #0
 800b20e:	2300      	movs	r3, #0
 800b210:	4620      	mov	r0, r4
 800b212:	4629      	mov	r1, r5
 800b214:	f7f5 fc0e 	bl	8000a34 <__aeabi_dcmplt>
 800b218:	b158      	cbz	r0, 800b232 <sqrt+0x4a>
 800b21a:	f7ff fcb1 	bl	800ab80 <__errno>
 800b21e:	2321      	movs	r3, #33	; 0x21
 800b220:	6003      	str	r3, [r0, #0]
 800b222:	2200      	movs	r2, #0
 800b224:	2300      	movs	r3, #0
 800b226:	4610      	mov	r0, r2
 800b228:	4619      	mov	r1, r3
 800b22a:	f7f5 fabb 	bl	80007a4 <__aeabi_ddiv>
 800b22e:	ec41 0b18 	vmov	d8, r0, r1
 800b232:	eeb0 0a48 	vmov.f32	s0, s16
 800b236:	eef0 0a68 	vmov.f32	s1, s17
 800b23a:	ecbd 8b02 	vpop	{d8}
 800b23e:	bd38      	pop	{r3, r4, r5, pc}

0800b240 <__ieee754_acos>:
 800b240:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b244:	ec55 4b10 	vmov	r4, r5, d0
 800b248:	49b7      	ldr	r1, [pc, #732]	; (800b528 <__ieee754_acos+0x2e8>)
 800b24a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b24e:	428b      	cmp	r3, r1
 800b250:	dd1b      	ble.n	800b28a <__ieee754_acos+0x4a>
 800b252:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800b256:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b25a:	4323      	orrs	r3, r4
 800b25c:	d106      	bne.n	800b26c <__ieee754_acos+0x2c>
 800b25e:	2d00      	cmp	r5, #0
 800b260:	f300 8211 	bgt.w	800b686 <__ieee754_acos+0x446>
 800b264:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800b4c0 <__ieee754_acos+0x280>
 800b268:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b26c:	ee10 2a10 	vmov	r2, s0
 800b270:	462b      	mov	r3, r5
 800b272:	ee10 0a10 	vmov	r0, s0
 800b276:	4629      	mov	r1, r5
 800b278:	f7f4 ffb2 	bl	80001e0 <__aeabi_dsub>
 800b27c:	4602      	mov	r2, r0
 800b27e:	460b      	mov	r3, r1
 800b280:	f7f5 fa90 	bl	80007a4 <__aeabi_ddiv>
 800b284:	ec41 0b10 	vmov	d0, r0, r1
 800b288:	e7ee      	b.n	800b268 <__ieee754_acos+0x28>
 800b28a:	49a8      	ldr	r1, [pc, #672]	; (800b52c <__ieee754_acos+0x2ec>)
 800b28c:	428b      	cmp	r3, r1
 800b28e:	f300 8087 	bgt.w	800b3a0 <__ieee754_acos+0x160>
 800b292:	4aa7      	ldr	r2, [pc, #668]	; (800b530 <__ieee754_acos+0x2f0>)
 800b294:	4293      	cmp	r3, r2
 800b296:	f340 81f9 	ble.w	800b68c <__ieee754_acos+0x44c>
 800b29a:	ee10 2a10 	vmov	r2, s0
 800b29e:	ee10 0a10 	vmov	r0, s0
 800b2a2:	462b      	mov	r3, r5
 800b2a4:	4629      	mov	r1, r5
 800b2a6:	f7f5 f953 	bl	8000550 <__aeabi_dmul>
 800b2aa:	a387      	add	r3, pc, #540	; (adr r3, 800b4c8 <__ieee754_acos+0x288>)
 800b2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b0:	4606      	mov	r6, r0
 800b2b2:	460f      	mov	r7, r1
 800b2b4:	f7f5 f94c 	bl	8000550 <__aeabi_dmul>
 800b2b8:	a385      	add	r3, pc, #532	; (adr r3, 800b4d0 <__ieee754_acos+0x290>)
 800b2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2be:	f7f4 ff91 	bl	80001e4 <__adddf3>
 800b2c2:	4632      	mov	r2, r6
 800b2c4:	463b      	mov	r3, r7
 800b2c6:	f7f5 f943 	bl	8000550 <__aeabi_dmul>
 800b2ca:	a383      	add	r3, pc, #524	; (adr r3, 800b4d8 <__ieee754_acos+0x298>)
 800b2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d0:	f7f4 ff86 	bl	80001e0 <__aeabi_dsub>
 800b2d4:	4632      	mov	r2, r6
 800b2d6:	463b      	mov	r3, r7
 800b2d8:	f7f5 f93a 	bl	8000550 <__aeabi_dmul>
 800b2dc:	a380      	add	r3, pc, #512	; (adr r3, 800b4e0 <__ieee754_acos+0x2a0>)
 800b2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e2:	f7f4 ff7f 	bl	80001e4 <__adddf3>
 800b2e6:	4632      	mov	r2, r6
 800b2e8:	463b      	mov	r3, r7
 800b2ea:	f7f5 f931 	bl	8000550 <__aeabi_dmul>
 800b2ee:	a37e      	add	r3, pc, #504	; (adr r3, 800b4e8 <__ieee754_acos+0x2a8>)
 800b2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f4:	f7f4 ff74 	bl	80001e0 <__aeabi_dsub>
 800b2f8:	4632      	mov	r2, r6
 800b2fa:	463b      	mov	r3, r7
 800b2fc:	f7f5 f928 	bl	8000550 <__aeabi_dmul>
 800b300:	a37b      	add	r3, pc, #492	; (adr r3, 800b4f0 <__ieee754_acos+0x2b0>)
 800b302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b306:	f7f4 ff6d 	bl	80001e4 <__adddf3>
 800b30a:	4632      	mov	r2, r6
 800b30c:	463b      	mov	r3, r7
 800b30e:	f7f5 f91f 	bl	8000550 <__aeabi_dmul>
 800b312:	a379      	add	r3, pc, #484	; (adr r3, 800b4f8 <__ieee754_acos+0x2b8>)
 800b314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b318:	4680      	mov	r8, r0
 800b31a:	4689      	mov	r9, r1
 800b31c:	4630      	mov	r0, r6
 800b31e:	4639      	mov	r1, r7
 800b320:	f7f5 f916 	bl	8000550 <__aeabi_dmul>
 800b324:	a376      	add	r3, pc, #472	; (adr r3, 800b500 <__ieee754_acos+0x2c0>)
 800b326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b32a:	f7f4 ff59 	bl	80001e0 <__aeabi_dsub>
 800b32e:	4632      	mov	r2, r6
 800b330:	463b      	mov	r3, r7
 800b332:	f7f5 f90d 	bl	8000550 <__aeabi_dmul>
 800b336:	a374      	add	r3, pc, #464	; (adr r3, 800b508 <__ieee754_acos+0x2c8>)
 800b338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b33c:	f7f4 ff52 	bl	80001e4 <__adddf3>
 800b340:	4632      	mov	r2, r6
 800b342:	463b      	mov	r3, r7
 800b344:	f7f5 f904 	bl	8000550 <__aeabi_dmul>
 800b348:	a371      	add	r3, pc, #452	; (adr r3, 800b510 <__ieee754_acos+0x2d0>)
 800b34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b34e:	f7f4 ff47 	bl	80001e0 <__aeabi_dsub>
 800b352:	4632      	mov	r2, r6
 800b354:	463b      	mov	r3, r7
 800b356:	f7f5 f8fb 	bl	8000550 <__aeabi_dmul>
 800b35a:	4b76      	ldr	r3, [pc, #472]	; (800b534 <__ieee754_acos+0x2f4>)
 800b35c:	2200      	movs	r2, #0
 800b35e:	f7f4 ff41 	bl	80001e4 <__adddf3>
 800b362:	4602      	mov	r2, r0
 800b364:	460b      	mov	r3, r1
 800b366:	4640      	mov	r0, r8
 800b368:	4649      	mov	r1, r9
 800b36a:	f7f5 fa1b 	bl	80007a4 <__aeabi_ddiv>
 800b36e:	4622      	mov	r2, r4
 800b370:	462b      	mov	r3, r5
 800b372:	f7f5 f8ed 	bl	8000550 <__aeabi_dmul>
 800b376:	4602      	mov	r2, r0
 800b378:	460b      	mov	r3, r1
 800b37a:	a167      	add	r1, pc, #412	; (adr r1, 800b518 <__ieee754_acos+0x2d8>)
 800b37c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b380:	f7f4 ff2e 	bl	80001e0 <__aeabi_dsub>
 800b384:	4602      	mov	r2, r0
 800b386:	460b      	mov	r3, r1
 800b388:	4620      	mov	r0, r4
 800b38a:	4629      	mov	r1, r5
 800b38c:	f7f4 ff28 	bl	80001e0 <__aeabi_dsub>
 800b390:	4602      	mov	r2, r0
 800b392:	460b      	mov	r3, r1
 800b394:	a162      	add	r1, pc, #392	; (adr r1, 800b520 <__ieee754_acos+0x2e0>)
 800b396:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b39a:	f7f4 ff21 	bl	80001e0 <__aeabi_dsub>
 800b39e:	e771      	b.n	800b284 <__ieee754_acos+0x44>
 800b3a0:	2d00      	cmp	r5, #0
 800b3a2:	f280 80cb 	bge.w	800b53c <__ieee754_acos+0x2fc>
 800b3a6:	ee10 0a10 	vmov	r0, s0
 800b3aa:	4b62      	ldr	r3, [pc, #392]	; (800b534 <__ieee754_acos+0x2f4>)
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	4629      	mov	r1, r5
 800b3b0:	f7f4 ff18 	bl	80001e4 <__adddf3>
 800b3b4:	4b60      	ldr	r3, [pc, #384]	; (800b538 <__ieee754_acos+0x2f8>)
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	f7f5 f8ca 	bl	8000550 <__aeabi_dmul>
 800b3bc:	a342      	add	r3, pc, #264	; (adr r3, 800b4c8 <__ieee754_acos+0x288>)
 800b3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c2:	4604      	mov	r4, r0
 800b3c4:	460d      	mov	r5, r1
 800b3c6:	f7f5 f8c3 	bl	8000550 <__aeabi_dmul>
 800b3ca:	a341      	add	r3, pc, #260	; (adr r3, 800b4d0 <__ieee754_acos+0x290>)
 800b3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d0:	f7f4 ff08 	bl	80001e4 <__adddf3>
 800b3d4:	4622      	mov	r2, r4
 800b3d6:	462b      	mov	r3, r5
 800b3d8:	f7f5 f8ba 	bl	8000550 <__aeabi_dmul>
 800b3dc:	a33e      	add	r3, pc, #248	; (adr r3, 800b4d8 <__ieee754_acos+0x298>)
 800b3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3e2:	f7f4 fefd 	bl	80001e0 <__aeabi_dsub>
 800b3e6:	4622      	mov	r2, r4
 800b3e8:	462b      	mov	r3, r5
 800b3ea:	f7f5 f8b1 	bl	8000550 <__aeabi_dmul>
 800b3ee:	a33c      	add	r3, pc, #240	; (adr r3, 800b4e0 <__ieee754_acos+0x2a0>)
 800b3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f4:	f7f4 fef6 	bl	80001e4 <__adddf3>
 800b3f8:	4622      	mov	r2, r4
 800b3fa:	462b      	mov	r3, r5
 800b3fc:	f7f5 f8a8 	bl	8000550 <__aeabi_dmul>
 800b400:	a339      	add	r3, pc, #228	; (adr r3, 800b4e8 <__ieee754_acos+0x2a8>)
 800b402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b406:	f7f4 feeb 	bl	80001e0 <__aeabi_dsub>
 800b40a:	4622      	mov	r2, r4
 800b40c:	462b      	mov	r3, r5
 800b40e:	f7f5 f89f 	bl	8000550 <__aeabi_dmul>
 800b412:	a337      	add	r3, pc, #220	; (adr r3, 800b4f0 <__ieee754_acos+0x2b0>)
 800b414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b418:	f7f4 fee4 	bl	80001e4 <__adddf3>
 800b41c:	4622      	mov	r2, r4
 800b41e:	462b      	mov	r3, r5
 800b420:	f7f5 f896 	bl	8000550 <__aeabi_dmul>
 800b424:	ec45 4b10 	vmov	d0, r4, r5
 800b428:	4680      	mov	r8, r0
 800b42a:	4689      	mov	r9, r1
 800b42c:	f001 f8a4 	bl	800c578 <__ieee754_sqrt>
 800b430:	a331      	add	r3, pc, #196	; (adr r3, 800b4f8 <__ieee754_acos+0x2b8>)
 800b432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b436:	4620      	mov	r0, r4
 800b438:	4629      	mov	r1, r5
 800b43a:	ec57 6b10 	vmov	r6, r7, d0
 800b43e:	f7f5 f887 	bl	8000550 <__aeabi_dmul>
 800b442:	a32f      	add	r3, pc, #188	; (adr r3, 800b500 <__ieee754_acos+0x2c0>)
 800b444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b448:	f7f4 feca 	bl	80001e0 <__aeabi_dsub>
 800b44c:	4622      	mov	r2, r4
 800b44e:	462b      	mov	r3, r5
 800b450:	f7f5 f87e 	bl	8000550 <__aeabi_dmul>
 800b454:	a32c      	add	r3, pc, #176	; (adr r3, 800b508 <__ieee754_acos+0x2c8>)
 800b456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b45a:	f7f4 fec3 	bl	80001e4 <__adddf3>
 800b45e:	4622      	mov	r2, r4
 800b460:	462b      	mov	r3, r5
 800b462:	f7f5 f875 	bl	8000550 <__aeabi_dmul>
 800b466:	a32a      	add	r3, pc, #168	; (adr r3, 800b510 <__ieee754_acos+0x2d0>)
 800b468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b46c:	f7f4 feb8 	bl	80001e0 <__aeabi_dsub>
 800b470:	4622      	mov	r2, r4
 800b472:	462b      	mov	r3, r5
 800b474:	f7f5 f86c 	bl	8000550 <__aeabi_dmul>
 800b478:	4b2e      	ldr	r3, [pc, #184]	; (800b534 <__ieee754_acos+0x2f4>)
 800b47a:	2200      	movs	r2, #0
 800b47c:	f7f4 feb2 	bl	80001e4 <__adddf3>
 800b480:	4602      	mov	r2, r0
 800b482:	460b      	mov	r3, r1
 800b484:	4640      	mov	r0, r8
 800b486:	4649      	mov	r1, r9
 800b488:	f7f5 f98c 	bl	80007a4 <__aeabi_ddiv>
 800b48c:	4632      	mov	r2, r6
 800b48e:	463b      	mov	r3, r7
 800b490:	f7f5 f85e 	bl	8000550 <__aeabi_dmul>
 800b494:	a320      	add	r3, pc, #128	; (adr r3, 800b518 <__ieee754_acos+0x2d8>)
 800b496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b49a:	f7f4 fea1 	bl	80001e0 <__aeabi_dsub>
 800b49e:	4632      	mov	r2, r6
 800b4a0:	463b      	mov	r3, r7
 800b4a2:	f7f4 fe9f 	bl	80001e4 <__adddf3>
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	460b      	mov	r3, r1
 800b4aa:	f7f4 fe9b 	bl	80001e4 <__adddf3>
 800b4ae:	4602      	mov	r2, r0
 800b4b0:	460b      	mov	r3, r1
 800b4b2:	a103      	add	r1, pc, #12	; (adr r1, 800b4c0 <__ieee754_acos+0x280>)
 800b4b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4b8:	e76f      	b.n	800b39a <__ieee754_acos+0x15a>
 800b4ba:	bf00      	nop
 800b4bc:	f3af 8000 	nop.w
 800b4c0:	54442d18 	.word	0x54442d18
 800b4c4:	400921fb 	.word	0x400921fb
 800b4c8:	0dfdf709 	.word	0x0dfdf709
 800b4cc:	3f023de1 	.word	0x3f023de1
 800b4d0:	7501b288 	.word	0x7501b288
 800b4d4:	3f49efe0 	.word	0x3f49efe0
 800b4d8:	b5688f3b 	.word	0xb5688f3b
 800b4dc:	3fa48228 	.word	0x3fa48228
 800b4e0:	0e884455 	.word	0x0e884455
 800b4e4:	3fc9c155 	.word	0x3fc9c155
 800b4e8:	03eb6f7d 	.word	0x03eb6f7d
 800b4ec:	3fd4d612 	.word	0x3fd4d612
 800b4f0:	55555555 	.word	0x55555555
 800b4f4:	3fc55555 	.word	0x3fc55555
 800b4f8:	b12e9282 	.word	0xb12e9282
 800b4fc:	3fb3b8c5 	.word	0x3fb3b8c5
 800b500:	1b8d0159 	.word	0x1b8d0159
 800b504:	3fe6066c 	.word	0x3fe6066c
 800b508:	9c598ac8 	.word	0x9c598ac8
 800b50c:	40002ae5 	.word	0x40002ae5
 800b510:	1c8a2d4b 	.word	0x1c8a2d4b
 800b514:	40033a27 	.word	0x40033a27
 800b518:	33145c07 	.word	0x33145c07
 800b51c:	3c91a626 	.word	0x3c91a626
 800b520:	54442d18 	.word	0x54442d18
 800b524:	3ff921fb 	.word	0x3ff921fb
 800b528:	3fefffff 	.word	0x3fefffff
 800b52c:	3fdfffff 	.word	0x3fdfffff
 800b530:	3c600000 	.word	0x3c600000
 800b534:	3ff00000 	.word	0x3ff00000
 800b538:	3fe00000 	.word	0x3fe00000
 800b53c:	ee10 2a10 	vmov	r2, s0
 800b540:	462b      	mov	r3, r5
 800b542:	496d      	ldr	r1, [pc, #436]	; (800b6f8 <__ieee754_acos+0x4b8>)
 800b544:	2000      	movs	r0, #0
 800b546:	f7f4 fe4b 	bl	80001e0 <__aeabi_dsub>
 800b54a:	4b6c      	ldr	r3, [pc, #432]	; (800b6fc <__ieee754_acos+0x4bc>)
 800b54c:	2200      	movs	r2, #0
 800b54e:	f7f4 ffff 	bl	8000550 <__aeabi_dmul>
 800b552:	4604      	mov	r4, r0
 800b554:	460d      	mov	r5, r1
 800b556:	ec45 4b10 	vmov	d0, r4, r5
 800b55a:	f001 f80d 	bl	800c578 <__ieee754_sqrt>
 800b55e:	a34e      	add	r3, pc, #312	; (adr r3, 800b698 <__ieee754_acos+0x458>)
 800b560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b564:	4620      	mov	r0, r4
 800b566:	4629      	mov	r1, r5
 800b568:	ec59 8b10 	vmov	r8, r9, d0
 800b56c:	f7f4 fff0 	bl	8000550 <__aeabi_dmul>
 800b570:	a34b      	add	r3, pc, #300	; (adr r3, 800b6a0 <__ieee754_acos+0x460>)
 800b572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b576:	f7f4 fe35 	bl	80001e4 <__adddf3>
 800b57a:	4622      	mov	r2, r4
 800b57c:	462b      	mov	r3, r5
 800b57e:	f7f4 ffe7 	bl	8000550 <__aeabi_dmul>
 800b582:	a349      	add	r3, pc, #292	; (adr r3, 800b6a8 <__ieee754_acos+0x468>)
 800b584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b588:	f7f4 fe2a 	bl	80001e0 <__aeabi_dsub>
 800b58c:	4622      	mov	r2, r4
 800b58e:	462b      	mov	r3, r5
 800b590:	f7f4 ffde 	bl	8000550 <__aeabi_dmul>
 800b594:	a346      	add	r3, pc, #280	; (adr r3, 800b6b0 <__ieee754_acos+0x470>)
 800b596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b59a:	f7f4 fe23 	bl	80001e4 <__adddf3>
 800b59e:	4622      	mov	r2, r4
 800b5a0:	462b      	mov	r3, r5
 800b5a2:	f7f4 ffd5 	bl	8000550 <__aeabi_dmul>
 800b5a6:	a344      	add	r3, pc, #272	; (adr r3, 800b6b8 <__ieee754_acos+0x478>)
 800b5a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ac:	f7f4 fe18 	bl	80001e0 <__aeabi_dsub>
 800b5b0:	4622      	mov	r2, r4
 800b5b2:	462b      	mov	r3, r5
 800b5b4:	f7f4 ffcc 	bl	8000550 <__aeabi_dmul>
 800b5b8:	a341      	add	r3, pc, #260	; (adr r3, 800b6c0 <__ieee754_acos+0x480>)
 800b5ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5be:	f7f4 fe11 	bl	80001e4 <__adddf3>
 800b5c2:	4622      	mov	r2, r4
 800b5c4:	462b      	mov	r3, r5
 800b5c6:	f7f4 ffc3 	bl	8000550 <__aeabi_dmul>
 800b5ca:	a33f      	add	r3, pc, #252	; (adr r3, 800b6c8 <__ieee754_acos+0x488>)
 800b5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d0:	4682      	mov	sl, r0
 800b5d2:	468b      	mov	fp, r1
 800b5d4:	4620      	mov	r0, r4
 800b5d6:	4629      	mov	r1, r5
 800b5d8:	f7f4 ffba 	bl	8000550 <__aeabi_dmul>
 800b5dc:	a33c      	add	r3, pc, #240	; (adr r3, 800b6d0 <__ieee754_acos+0x490>)
 800b5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e2:	f7f4 fdfd 	bl	80001e0 <__aeabi_dsub>
 800b5e6:	4622      	mov	r2, r4
 800b5e8:	462b      	mov	r3, r5
 800b5ea:	f7f4 ffb1 	bl	8000550 <__aeabi_dmul>
 800b5ee:	a33a      	add	r3, pc, #232	; (adr r3, 800b6d8 <__ieee754_acos+0x498>)
 800b5f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f4:	f7f4 fdf6 	bl	80001e4 <__adddf3>
 800b5f8:	4622      	mov	r2, r4
 800b5fa:	462b      	mov	r3, r5
 800b5fc:	f7f4 ffa8 	bl	8000550 <__aeabi_dmul>
 800b600:	a337      	add	r3, pc, #220	; (adr r3, 800b6e0 <__ieee754_acos+0x4a0>)
 800b602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b606:	f7f4 fdeb 	bl	80001e0 <__aeabi_dsub>
 800b60a:	4622      	mov	r2, r4
 800b60c:	462b      	mov	r3, r5
 800b60e:	f7f4 ff9f 	bl	8000550 <__aeabi_dmul>
 800b612:	4b39      	ldr	r3, [pc, #228]	; (800b6f8 <__ieee754_acos+0x4b8>)
 800b614:	2200      	movs	r2, #0
 800b616:	f7f4 fde5 	bl	80001e4 <__adddf3>
 800b61a:	4602      	mov	r2, r0
 800b61c:	460b      	mov	r3, r1
 800b61e:	4650      	mov	r0, sl
 800b620:	4659      	mov	r1, fp
 800b622:	f7f5 f8bf 	bl	80007a4 <__aeabi_ddiv>
 800b626:	4642      	mov	r2, r8
 800b628:	464b      	mov	r3, r9
 800b62a:	f7f4 ff91 	bl	8000550 <__aeabi_dmul>
 800b62e:	2600      	movs	r6, #0
 800b630:	4682      	mov	sl, r0
 800b632:	468b      	mov	fp, r1
 800b634:	4632      	mov	r2, r6
 800b636:	464b      	mov	r3, r9
 800b638:	4630      	mov	r0, r6
 800b63a:	4649      	mov	r1, r9
 800b63c:	f7f4 ff88 	bl	8000550 <__aeabi_dmul>
 800b640:	4602      	mov	r2, r0
 800b642:	460b      	mov	r3, r1
 800b644:	4620      	mov	r0, r4
 800b646:	4629      	mov	r1, r5
 800b648:	f7f4 fdca 	bl	80001e0 <__aeabi_dsub>
 800b64c:	4632      	mov	r2, r6
 800b64e:	4604      	mov	r4, r0
 800b650:	460d      	mov	r5, r1
 800b652:	464b      	mov	r3, r9
 800b654:	4640      	mov	r0, r8
 800b656:	4649      	mov	r1, r9
 800b658:	f7f4 fdc4 	bl	80001e4 <__adddf3>
 800b65c:	4602      	mov	r2, r0
 800b65e:	460b      	mov	r3, r1
 800b660:	4620      	mov	r0, r4
 800b662:	4629      	mov	r1, r5
 800b664:	f7f5 f89e 	bl	80007a4 <__aeabi_ddiv>
 800b668:	4602      	mov	r2, r0
 800b66a:	460b      	mov	r3, r1
 800b66c:	4650      	mov	r0, sl
 800b66e:	4659      	mov	r1, fp
 800b670:	f7f4 fdb8 	bl	80001e4 <__adddf3>
 800b674:	4632      	mov	r2, r6
 800b676:	464b      	mov	r3, r9
 800b678:	f7f4 fdb4 	bl	80001e4 <__adddf3>
 800b67c:	4602      	mov	r2, r0
 800b67e:	460b      	mov	r3, r1
 800b680:	f7f4 fdb0 	bl	80001e4 <__adddf3>
 800b684:	e5fe      	b.n	800b284 <__ieee754_acos+0x44>
 800b686:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800b6e8 <__ieee754_acos+0x4a8>
 800b68a:	e5ed      	b.n	800b268 <__ieee754_acos+0x28>
 800b68c:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800b6f0 <__ieee754_acos+0x4b0>
 800b690:	e5ea      	b.n	800b268 <__ieee754_acos+0x28>
 800b692:	bf00      	nop
 800b694:	f3af 8000 	nop.w
 800b698:	0dfdf709 	.word	0x0dfdf709
 800b69c:	3f023de1 	.word	0x3f023de1
 800b6a0:	7501b288 	.word	0x7501b288
 800b6a4:	3f49efe0 	.word	0x3f49efe0
 800b6a8:	b5688f3b 	.word	0xb5688f3b
 800b6ac:	3fa48228 	.word	0x3fa48228
 800b6b0:	0e884455 	.word	0x0e884455
 800b6b4:	3fc9c155 	.word	0x3fc9c155
 800b6b8:	03eb6f7d 	.word	0x03eb6f7d
 800b6bc:	3fd4d612 	.word	0x3fd4d612
 800b6c0:	55555555 	.word	0x55555555
 800b6c4:	3fc55555 	.word	0x3fc55555
 800b6c8:	b12e9282 	.word	0xb12e9282
 800b6cc:	3fb3b8c5 	.word	0x3fb3b8c5
 800b6d0:	1b8d0159 	.word	0x1b8d0159
 800b6d4:	3fe6066c 	.word	0x3fe6066c
 800b6d8:	9c598ac8 	.word	0x9c598ac8
 800b6dc:	40002ae5 	.word	0x40002ae5
 800b6e0:	1c8a2d4b 	.word	0x1c8a2d4b
 800b6e4:	40033a27 	.word	0x40033a27
	...
 800b6f0:	54442d18 	.word	0x54442d18
 800b6f4:	3ff921fb 	.word	0x3ff921fb
 800b6f8:	3ff00000 	.word	0x3ff00000
 800b6fc:	3fe00000 	.word	0x3fe00000

0800b700 <__ieee754_pow>:
 800b700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b704:	ed2d 8b06 	vpush	{d8-d10}
 800b708:	b089      	sub	sp, #36	; 0x24
 800b70a:	ed8d 1b00 	vstr	d1, [sp]
 800b70e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b712:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b716:	ea58 0102 	orrs.w	r1, r8, r2
 800b71a:	ec57 6b10 	vmov	r6, r7, d0
 800b71e:	d115      	bne.n	800b74c <__ieee754_pow+0x4c>
 800b720:	19b3      	adds	r3, r6, r6
 800b722:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800b726:	4152      	adcs	r2, r2
 800b728:	4299      	cmp	r1, r3
 800b72a:	4b89      	ldr	r3, [pc, #548]	; (800b950 <__ieee754_pow+0x250>)
 800b72c:	4193      	sbcs	r3, r2
 800b72e:	f080 84d2 	bcs.w	800c0d6 <__ieee754_pow+0x9d6>
 800b732:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b736:	4630      	mov	r0, r6
 800b738:	4639      	mov	r1, r7
 800b73a:	f7f4 fd53 	bl	80001e4 <__adddf3>
 800b73e:	ec41 0b10 	vmov	d0, r0, r1
 800b742:	b009      	add	sp, #36	; 0x24
 800b744:	ecbd 8b06 	vpop	{d8-d10}
 800b748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b74c:	4b81      	ldr	r3, [pc, #516]	; (800b954 <__ieee754_pow+0x254>)
 800b74e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b752:	429c      	cmp	r4, r3
 800b754:	ee10 aa10 	vmov	sl, s0
 800b758:	463d      	mov	r5, r7
 800b75a:	dc06      	bgt.n	800b76a <__ieee754_pow+0x6a>
 800b75c:	d101      	bne.n	800b762 <__ieee754_pow+0x62>
 800b75e:	2e00      	cmp	r6, #0
 800b760:	d1e7      	bne.n	800b732 <__ieee754_pow+0x32>
 800b762:	4598      	cmp	r8, r3
 800b764:	dc01      	bgt.n	800b76a <__ieee754_pow+0x6a>
 800b766:	d10f      	bne.n	800b788 <__ieee754_pow+0x88>
 800b768:	b172      	cbz	r2, 800b788 <__ieee754_pow+0x88>
 800b76a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800b76e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800b772:	ea55 050a 	orrs.w	r5, r5, sl
 800b776:	d1dc      	bne.n	800b732 <__ieee754_pow+0x32>
 800b778:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b77c:	18db      	adds	r3, r3, r3
 800b77e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800b782:	4152      	adcs	r2, r2
 800b784:	429d      	cmp	r5, r3
 800b786:	e7d0      	b.n	800b72a <__ieee754_pow+0x2a>
 800b788:	2d00      	cmp	r5, #0
 800b78a:	da3b      	bge.n	800b804 <__ieee754_pow+0x104>
 800b78c:	4b72      	ldr	r3, [pc, #456]	; (800b958 <__ieee754_pow+0x258>)
 800b78e:	4598      	cmp	r8, r3
 800b790:	dc51      	bgt.n	800b836 <__ieee754_pow+0x136>
 800b792:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b796:	4598      	cmp	r8, r3
 800b798:	f340 84ac 	ble.w	800c0f4 <__ieee754_pow+0x9f4>
 800b79c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b7a0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b7a4:	2b14      	cmp	r3, #20
 800b7a6:	dd0f      	ble.n	800b7c8 <__ieee754_pow+0xc8>
 800b7a8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b7ac:	fa22 f103 	lsr.w	r1, r2, r3
 800b7b0:	fa01 f303 	lsl.w	r3, r1, r3
 800b7b4:	4293      	cmp	r3, r2
 800b7b6:	f040 849d 	bne.w	800c0f4 <__ieee754_pow+0x9f4>
 800b7ba:	f001 0101 	and.w	r1, r1, #1
 800b7be:	f1c1 0302 	rsb	r3, r1, #2
 800b7c2:	9304      	str	r3, [sp, #16]
 800b7c4:	b182      	cbz	r2, 800b7e8 <__ieee754_pow+0xe8>
 800b7c6:	e05f      	b.n	800b888 <__ieee754_pow+0x188>
 800b7c8:	2a00      	cmp	r2, #0
 800b7ca:	d15b      	bne.n	800b884 <__ieee754_pow+0x184>
 800b7cc:	f1c3 0314 	rsb	r3, r3, #20
 800b7d0:	fa48 f103 	asr.w	r1, r8, r3
 800b7d4:	fa01 f303 	lsl.w	r3, r1, r3
 800b7d8:	4543      	cmp	r3, r8
 800b7da:	f040 8488 	bne.w	800c0ee <__ieee754_pow+0x9ee>
 800b7de:	f001 0101 	and.w	r1, r1, #1
 800b7e2:	f1c1 0302 	rsb	r3, r1, #2
 800b7e6:	9304      	str	r3, [sp, #16]
 800b7e8:	4b5c      	ldr	r3, [pc, #368]	; (800b95c <__ieee754_pow+0x25c>)
 800b7ea:	4598      	cmp	r8, r3
 800b7ec:	d132      	bne.n	800b854 <__ieee754_pow+0x154>
 800b7ee:	f1b9 0f00 	cmp.w	r9, #0
 800b7f2:	f280 8478 	bge.w	800c0e6 <__ieee754_pow+0x9e6>
 800b7f6:	4959      	ldr	r1, [pc, #356]	; (800b95c <__ieee754_pow+0x25c>)
 800b7f8:	4632      	mov	r2, r6
 800b7fa:	463b      	mov	r3, r7
 800b7fc:	2000      	movs	r0, #0
 800b7fe:	f7f4 ffd1 	bl	80007a4 <__aeabi_ddiv>
 800b802:	e79c      	b.n	800b73e <__ieee754_pow+0x3e>
 800b804:	2300      	movs	r3, #0
 800b806:	9304      	str	r3, [sp, #16]
 800b808:	2a00      	cmp	r2, #0
 800b80a:	d13d      	bne.n	800b888 <__ieee754_pow+0x188>
 800b80c:	4b51      	ldr	r3, [pc, #324]	; (800b954 <__ieee754_pow+0x254>)
 800b80e:	4598      	cmp	r8, r3
 800b810:	d1ea      	bne.n	800b7e8 <__ieee754_pow+0xe8>
 800b812:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b816:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b81a:	ea53 030a 	orrs.w	r3, r3, sl
 800b81e:	f000 845a 	beq.w	800c0d6 <__ieee754_pow+0x9d6>
 800b822:	4b4f      	ldr	r3, [pc, #316]	; (800b960 <__ieee754_pow+0x260>)
 800b824:	429c      	cmp	r4, r3
 800b826:	dd08      	ble.n	800b83a <__ieee754_pow+0x13a>
 800b828:	f1b9 0f00 	cmp.w	r9, #0
 800b82c:	f2c0 8457 	blt.w	800c0de <__ieee754_pow+0x9de>
 800b830:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b834:	e783      	b.n	800b73e <__ieee754_pow+0x3e>
 800b836:	2302      	movs	r3, #2
 800b838:	e7e5      	b.n	800b806 <__ieee754_pow+0x106>
 800b83a:	f1b9 0f00 	cmp.w	r9, #0
 800b83e:	f04f 0000 	mov.w	r0, #0
 800b842:	f04f 0100 	mov.w	r1, #0
 800b846:	f6bf af7a 	bge.w	800b73e <__ieee754_pow+0x3e>
 800b84a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b84e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b852:	e774      	b.n	800b73e <__ieee754_pow+0x3e>
 800b854:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b858:	d106      	bne.n	800b868 <__ieee754_pow+0x168>
 800b85a:	4632      	mov	r2, r6
 800b85c:	463b      	mov	r3, r7
 800b85e:	4630      	mov	r0, r6
 800b860:	4639      	mov	r1, r7
 800b862:	f7f4 fe75 	bl	8000550 <__aeabi_dmul>
 800b866:	e76a      	b.n	800b73e <__ieee754_pow+0x3e>
 800b868:	4b3e      	ldr	r3, [pc, #248]	; (800b964 <__ieee754_pow+0x264>)
 800b86a:	4599      	cmp	r9, r3
 800b86c:	d10c      	bne.n	800b888 <__ieee754_pow+0x188>
 800b86e:	2d00      	cmp	r5, #0
 800b870:	db0a      	blt.n	800b888 <__ieee754_pow+0x188>
 800b872:	ec47 6b10 	vmov	d0, r6, r7
 800b876:	b009      	add	sp, #36	; 0x24
 800b878:	ecbd 8b06 	vpop	{d8-d10}
 800b87c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b880:	f000 be7a 	b.w	800c578 <__ieee754_sqrt>
 800b884:	2300      	movs	r3, #0
 800b886:	9304      	str	r3, [sp, #16]
 800b888:	ec47 6b10 	vmov	d0, r6, r7
 800b88c:	f001 fc2e 	bl	800d0ec <fabs>
 800b890:	ec51 0b10 	vmov	r0, r1, d0
 800b894:	f1ba 0f00 	cmp.w	sl, #0
 800b898:	d129      	bne.n	800b8ee <__ieee754_pow+0x1ee>
 800b89a:	b124      	cbz	r4, 800b8a6 <__ieee754_pow+0x1a6>
 800b89c:	4b2f      	ldr	r3, [pc, #188]	; (800b95c <__ieee754_pow+0x25c>)
 800b89e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b8a2:	429a      	cmp	r2, r3
 800b8a4:	d123      	bne.n	800b8ee <__ieee754_pow+0x1ee>
 800b8a6:	f1b9 0f00 	cmp.w	r9, #0
 800b8aa:	da05      	bge.n	800b8b8 <__ieee754_pow+0x1b8>
 800b8ac:	4602      	mov	r2, r0
 800b8ae:	460b      	mov	r3, r1
 800b8b0:	2000      	movs	r0, #0
 800b8b2:	492a      	ldr	r1, [pc, #168]	; (800b95c <__ieee754_pow+0x25c>)
 800b8b4:	f7f4 ff76 	bl	80007a4 <__aeabi_ddiv>
 800b8b8:	2d00      	cmp	r5, #0
 800b8ba:	f6bf af40 	bge.w	800b73e <__ieee754_pow+0x3e>
 800b8be:	9b04      	ldr	r3, [sp, #16]
 800b8c0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b8c4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b8c8:	4323      	orrs	r3, r4
 800b8ca:	d108      	bne.n	800b8de <__ieee754_pow+0x1de>
 800b8cc:	4602      	mov	r2, r0
 800b8ce:	460b      	mov	r3, r1
 800b8d0:	4610      	mov	r0, r2
 800b8d2:	4619      	mov	r1, r3
 800b8d4:	f7f4 fc84 	bl	80001e0 <__aeabi_dsub>
 800b8d8:	4602      	mov	r2, r0
 800b8da:	460b      	mov	r3, r1
 800b8dc:	e78f      	b.n	800b7fe <__ieee754_pow+0xfe>
 800b8de:	9b04      	ldr	r3, [sp, #16]
 800b8e0:	2b01      	cmp	r3, #1
 800b8e2:	f47f af2c 	bne.w	800b73e <__ieee754_pow+0x3e>
 800b8e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b8ea:	4619      	mov	r1, r3
 800b8ec:	e727      	b.n	800b73e <__ieee754_pow+0x3e>
 800b8ee:	0feb      	lsrs	r3, r5, #31
 800b8f0:	3b01      	subs	r3, #1
 800b8f2:	9306      	str	r3, [sp, #24]
 800b8f4:	9a06      	ldr	r2, [sp, #24]
 800b8f6:	9b04      	ldr	r3, [sp, #16]
 800b8f8:	4313      	orrs	r3, r2
 800b8fa:	d102      	bne.n	800b902 <__ieee754_pow+0x202>
 800b8fc:	4632      	mov	r2, r6
 800b8fe:	463b      	mov	r3, r7
 800b900:	e7e6      	b.n	800b8d0 <__ieee754_pow+0x1d0>
 800b902:	4b19      	ldr	r3, [pc, #100]	; (800b968 <__ieee754_pow+0x268>)
 800b904:	4598      	cmp	r8, r3
 800b906:	f340 80fb 	ble.w	800bb00 <__ieee754_pow+0x400>
 800b90a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b90e:	4598      	cmp	r8, r3
 800b910:	4b13      	ldr	r3, [pc, #76]	; (800b960 <__ieee754_pow+0x260>)
 800b912:	dd0c      	ble.n	800b92e <__ieee754_pow+0x22e>
 800b914:	429c      	cmp	r4, r3
 800b916:	dc0f      	bgt.n	800b938 <__ieee754_pow+0x238>
 800b918:	f1b9 0f00 	cmp.w	r9, #0
 800b91c:	da0f      	bge.n	800b93e <__ieee754_pow+0x23e>
 800b91e:	2000      	movs	r0, #0
 800b920:	b009      	add	sp, #36	; 0x24
 800b922:	ecbd 8b06 	vpop	{d8-d10}
 800b926:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b92a:	f001 bbd6 	b.w	800d0da <__math_oflow>
 800b92e:	429c      	cmp	r4, r3
 800b930:	dbf2      	blt.n	800b918 <__ieee754_pow+0x218>
 800b932:	4b0a      	ldr	r3, [pc, #40]	; (800b95c <__ieee754_pow+0x25c>)
 800b934:	429c      	cmp	r4, r3
 800b936:	dd19      	ble.n	800b96c <__ieee754_pow+0x26c>
 800b938:	f1b9 0f00 	cmp.w	r9, #0
 800b93c:	dcef      	bgt.n	800b91e <__ieee754_pow+0x21e>
 800b93e:	2000      	movs	r0, #0
 800b940:	b009      	add	sp, #36	; 0x24
 800b942:	ecbd 8b06 	vpop	{d8-d10}
 800b946:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b94a:	f001 bbbd 	b.w	800d0c8 <__math_uflow>
 800b94e:	bf00      	nop
 800b950:	fff00000 	.word	0xfff00000
 800b954:	7ff00000 	.word	0x7ff00000
 800b958:	433fffff 	.word	0x433fffff
 800b95c:	3ff00000 	.word	0x3ff00000
 800b960:	3fefffff 	.word	0x3fefffff
 800b964:	3fe00000 	.word	0x3fe00000
 800b968:	41e00000 	.word	0x41e00000
 800b96c:	4b60      	ldr	r3, [pc, #384]	; (800baf0 <__ieee754_pow+0x3f0>)
 800b96e:	2200      	movs	r2, #0
 800b970:	f7f4 fc36 	bl	80001e0 <__aeabi_dsub>
 800b974:	a354      	add	r3, pc, #336	; (adr r3, 800bac8 <__ieee754_pow+0x3c8>)
 800b976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97a:	4604      	mov	r4, r0
 800b97c:	460d      	mov	r5, r1
 800b97e:	f7f4 fde7 	bl	8000550 <__aeabi_dmul>
 800b982:	a353      	add	r3, pc, #332	; (adr r3, 800bad0 <__ieee754_pow+0x3d0>)
 800b984:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b988:	4606      	mov	r6, r0
 800b98a:	460f      	mov	r7, r1
 800b98c:	4620      	mov	r0, r4
 800b98e:	4629      	mov	r1, r5
 800b990:	f7f4 fdde 	bl	8000550 <__aeabi_dmul>
 800b994:	4b57      	ldr	r3, [pc, #348]	; (800baf4 <__ieee754_pow+0x3f4>)
 800b996:	4682      	mov	sl, r0
 800b998:	468b      	mov	fp, r1
 800b99a:	2200      	movs	r2, #0
 800b99c:	4620      	mov	r0, r4
 800b99e:	4629      	mov	r1, r5
 800b9a0:	f7f4 fdd6 	bl	8000550 <__aeabi_dmul>
 800b9a4:	4602      	mov	r2, r0
 800b9a6:	460b      	mov	r3, r1
 800b9a8:	a14b      	add	r1, pc, #300	; (adr r1, 800bad8 <__ieee754_pow+0x3d8>)
 800b9aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9ae:	f7f4 fc17 	bl	80001e0 <__aeabi_dsub>
 800b9b2:	4622      	mov	r2, r4
 800b9b4:	462b      	mov	r3, r5
 800b9b6:	f7f4 fdcb 	bl	8000550 <__aeabi_dmul>
 800b9ba:	4602      	mov	r2, r0
 800b9bc:	460b      	mov	r3, r1
 800b9be:	2000      	movs	r0, #0
 800b9c0:	494d      	ldr	r1, [pc, #308]	; (800baf8 <__ieee754_pow+0x3f8>)
 800b9c2:	f7f4 fc0d 	bl	80001e0 <__aeabi_dsub>
 800b9c6:	4622      	mov	r2, r4
 800b9c8:	4680      	mov	r8, r0
 800b9ca:	4689      	mov	r9, r1
 800b9cc:	462b      	mov	r3, r5
 800b9ce:	4620      	mov	r0, r4
 800b9d0:	4629      	mov	r1, r5
 800b9d2:	f7f4 fdbd 	bl	8000550 <__aeabi_dmul>
 800b9d6:	4602      	mov	r2, r0
 800b9d8:	460b      	mov	r3, r1
 800b9da:	4640      	mov	r0, r8
 800b9dc:	4649      	mov	r1, r9
 800b9de:	f7f4 fdb7 	bl	8000550 <__aeabi_dmul>
 800b9e2:	a33f      	add	r3, pc, #252	; (adr r3, 800bae0 <__ieee754_pow+0x3e0>)
 800b9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e8:	f7f4 fdb2 	bl	8000550 <__aeabi_dmul>
 800b9ec:	4602      	mov	r2, r0
 800b9ee:	460b      	mov	r3, r1
 800b9f0:	4650      	mov	r0, sl
 800b9f2:	4659      	mov	r1, fp
 800b9f4:	f7f4 fbf4 	bl	80001e0 <__aeabi_dsub>
 800b9f8:	4602      	mov	r2, r0
 800b9fa:	460b      	mov	r3, r1
 800b9fc:	4680      	mov	r8, r0
 800b9fe:	4689      	mov	r9, r1
 800ba00:	4630      	mov	r0, r6
 800ba02:	4639      	mov	r1, r7
 800ba04:	f7f4 fbee 	bl	80001e4 <__adddf3>
 800ba08:	2000      	movs	r0, #0
 800ba0a:	4632      	mov	r2, r6
 800ba0c:	463b      	mov	r3, r7
 800ba0e:	4604      	mov	r4, r0
 800ba10:	460d      	mov	r5, r1
 800ba12:	f7f4 fbe5 	bl	80001e0 <__aeabi_dsub>
 800ba16:	4602      	mov	r2, r0
 800ba18:	460b      	mov	r3, r1
 800ba1a:	4640      	mov	r0, r8
 800ba1c:	4649      	mov	r1, r9
 800ba1e:	f7f4 fbdf 	bl	80001e0 <__aeabi_dsub>
 800ba22:	9b04      	ldr	r3, [sp, #16]
 800ba24:	9a06      	ldr	r2, [sp, #24]
 800ba26:	3b01      	subs	r3, #1
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	4682      	mov	sl, r0
 800ba2c:	468b      	mov	fp, r1
 800ba2e:	f040 81e7 	bne.w	800be00 <__ieee754_pow+0x700>
 800ba32:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800bae8 <__ieee754_pow+0x3e8>
 800ba36:	eeb0 8a47 	vmov.f32	s16, s14
 800ba3a:	eef0 8a67 	vmov.f32	s17, s15
 800ba3e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ba42:	2600      	movs	r6, #0
 800ba44:	4632      	mov	r2, r6
 800ba46:	463b      	mov	r3, r7
 800ba48:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba4c:	f7f4 fbc8 	bl	80001e0 <__aeabi_dsub>
 800ba50:	4622      	mov	r2, r4
 800ba52:	462b      	mov	r3, r5
 800ba54:	f7f4 fd7c 	bl	8000550 <__aeabi_dmul>
 800ba58:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba5c:	4680      	mov	r8, r0
 800ba5e:	4689      	mov	r9, r1
 800ba60:	4650      	mov	r0, sl
 800ba62:	4659      	mov	r1, fp
 800ba64:	f7f4 fd74 	bl	8000550 <__aeabi_dmul>
 800ba68:	4602      	mov	r2, r0
 800ba6a:	460b      	mov	r3, r1
 800ba6c:	4640      	mov	r0, r8
 800ba6e:	4649      	mov	r1, r9
 800ba70:	f7f4 fbb8 	bl	80001e4 <__adddf3>
 800ba74:	4632      	mov	r2, r6
 800ba76:	463b      	mov	r3, r7
 800ba78:	4680      	mov	r8, r0
 800ba7a:	4689      	mov	r9, r1
 800ba7c:	4620      	mov	r0, r4
 800ba7e:	4629      	mov	r1, r5
 800ba80:	f7f4 fd66 	bl	8000550 <__aeabi_dmul>
 800ba84:	460b      	mov	r3, r1
 800ba86:	4604      	mov	r4, r0
 800ba88:	460d      	mov	r5, r1
 800ba8a:	4602      	mov	r2, r0
 800ba8c:	4649      	mov	r1, r9
 800ba8e:	4640      	mov	r0, r8
 800ba90:	f7f4 fba8 	bl	80001e4 <__adddf3>
 800ba94:	4b19      	ldr	r3, [pc, #100]	; (800bafc <__ieee754_pow+0x3fc>)
 800ba96:	4299      	cmp	r1, r3
 800ba98:	ec45 4b19 	vmov	d9, r4, r5
 800ba9c:	4606      	mov	r6, r0
 800ba9e:	460f      	mov	r7, r1
 800baa0:	468b      	mov	fp, r1
 800baa2:	f340 82f1 	ble.w	800c088 <__ieee754_pow+0x988>
 800baa6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800baaa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800baae:	4303      	orrs	r3, r0
 800bab0:	f000 81e4 	beq.w	800be7c <__ieee754_pow+0x77c>
 800bab4:	ec51 0b18 	vmov	r0, r1, d8
 800bab8:	2200      	movs	r2, #0
 800baba:	2300      	movs	r3, #0
 800babc:	f7f4 ffba 	bl	8000a34 <__aeabi_dcmplt>
 800bac0:	3800      	subs	r0, #0
 800bac2:	bf18      	it	ne
 800bac4:	2001      	movne	r0, #1
 800bac6:	e72b      	b.n	800b920 <__ieee754_pow+0x220>
 800bac8:	60000000 	.word	0x60000000
 800bacc:	3ff71547 	.word	0x3ff71547
 800bad0:	f85ddf44 	.word	0xf85ddf44
 800bad4:	3e54ae0b 	.word	0x3e54ae0b
 800bad8:	55555555 	.word	0x55555555
 800badc:	3fd55555 	.word	0x3fd55555
 800bae0:	652b82fe 	.word	0x652b82fe
 800bae4:	3ff71547 	.word	0x3ff71547
 800bae8:	00000000 	.word	0x00000000
 800baec:	bff00000 	.word	0xbff00000
 800baf0:	3ff00000 	.word	0x3ff00000
 800baf4:	3fd00000 	.word	0x3fd00000
 800baf8:	3fe00000 	.word	0x3fe00000
 800bafc:	408fffff 	.word	0x408fffff
 800bb00:	4bd5      	ldr	r3, [pc, #852]	; (800be58 <__ieee754_pow+0x758>)
 800bb02:	402b      	ands	r3, r5
 800bb04:	2200      	movs	r2, #0
 800bb06:	b92b      	cbnz	r3, 800bb14 <__ieee754_pow+0x414>
 800bb08:	4bd4      	ldr	r3, [pc, #848]	; (800be5c <__ieee754_pow+0x75c>)
 800bb0a:	f7f4 fd21 	bl	8000550 <__aeabi_dmul>
 800bb0e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800bb12:	460c      	mov	r4, r1
 800bb14:	1523      	asrs	r3, r4, #20
 800bb16:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bb1a:	4413      	add	r3, r2
 800bb1c:	9305      	str	r3, [sp, #20]
 800bb1e:	4bd0      	ldr	r3, [pc, #832]	; (800be60 <__ieee754_pow+0x760>)
 800bb20:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800bb24:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800bb28:	429c      	cmp	r4, r3
 800bb2a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bb2e:	dd08      	ble.n	800bb42 <__ieee754_pow+0x442>
 800bb30:	4bcc      	ldr	r3, [pc, #816]	; (800be64 <__ieee754_pow+0x764>)
 800bb32:	429c      	cmp	r4, r3
 800bb34:	f340 8162 	ble.w	800bdfc <__ieee754_pow+0x6fc>
 800bb38:	9b05      	ldr	r3, [sp, #20]
 800bb3a:	3301      	adds	r3, #1
 800bb3c:	9305      	str	r3, [sp, #20]
 800bb3e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800bb42:	2400      	movs	r4, #0
 800bb44:	00e3      	lsls	r3, r4, #3
 800bb46:	9307      	str	r3, [sp, #28]
 800bb48:	4bc7      	ldr	r3, [pc, #796]	; (800be68 <__ieee754_pow+0x768>)
 800bb4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bb4e:	ed93 7b00 	vldr	d7, [r3]
 800bb52:	4629      	mov	r1, r5
 800bb54:	ec53 2b17 	vmov	r2, r3, d7
 800bb58:	eeb0 9a47 	vmov.f32	s18, s14
 800bb5c:	eef0 9a67 	vmov.f32	s19, s15
 800bb60:	4682      	mov	sl, r0
 800bb62:	f7f4 fb3d 	bl	80001e0 <__aeabi_dsub>
 800bb66:	4652      	mov	r2, sl
 800bb68:	4606      	mov	r6, r0
 800bb6a:	460f      	mov	r7, r1
 800bb6c:	462b      	mov	r3, r5
 800bb6e:	ec51 0b19 	vmov	r0, r1, d9
 800bb72:	f7f4 fb37 	bl	80001e4 <__adddf3>
 800bb76:	4602      	mov	r2, r0
 800bb78:	460b      	mov	r3, r1
 800bb7a:	2000      	movs	r0, #0
 800bb7c:	49bb      	ldr	r1, [pc, #748]	; (800be6c <__ieee754_pow+0x76c>)
 800bb7e:	f7f4 fe11 	bl	80007a4 <__aeabi_ddiv>
 800bb82:	ec41 0b1a 	vmov	d10, r0, r1
 800bb86:	4602      	mov	r2, r0
 800bb88:	460b      	mov	r3, r1
 800bb8a:	4630      	mov	r0, r6
 800bb8c:	4639      	mov	r1, r7
 800bb8e:	f7f4 fcdf 	bl	8000550 <__aeabi_dmul>
 800bb92:	2300      	movs	r3, #0
 800bb94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb98:	9302      	str	r3, [sp, #8]
 800bb9a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bb9e:	46ab      	mov	fp, r5
 800bba0:	106d      	asrs	r5, r5, #1
 800bba2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800bba6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800bbaa:	ec41 0b18 	vmov	d8, r0, r1
 800bbae:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	4640      	mov	r0, r8
 800bbb6:	4649      	mov	r1, r9
 800bbb8:	4614      	mov	r4, r2
 800bbba:	461d      	mov	r5, r3
 800bbbc:	f7f4 fcc8 	bl	8000550 <__aeabi_dmul>
 800bbc0:	4602      	mov	r2, r0
 800bbc2:	460b      	mov	r3, r1
 800bbc4:	4630      	mov	r0, r6
 800bbc6:	4639      	mov	r1, r7
 800bbc8:	f7f4 fb0a 	bl	80001e0 <__aeabi_dsub>
 800bbcc:	ec53 2b19 	vmov	r2, r3, d9
 800bbd0:	4606      	mov	r6, r0
 800bbd2:	460f      	mov	r7, r1
 800bbd4:	4620      	mov	r0, r4
 800bbd6:	4629      	mov	r1, r5
 800bbd8:	f7f4 fb02 	bl	80001e0 <__aeabi_dsub>
 800bbdc:	4602      	mov	r2, r0
 800bbde:	460b      	mov	r3, r1
 800bbe0:	4650      	mov	r0, sl
 800bbe2:	4659      	mov	r1, fp
 800bbe4:	f7f4 fafc 	bl	80001e0 <__aeabi_dsub>
 800bbe8:	4642      	mov	r2, r8
 800bbea:	464b      	mov	r3, r9
 800bbec:	f7f4 fcb0 	bl	8000550 <__aeabi_dmul>
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	460b      	mov	r3, r1
 800bbf4:	4630      	mov	r0, r6
 800bbf6:	4639      	mov	r1, r7
 800bbf8:	f7f4 faf2 	bl	80001e0 <__aeabi_dsub>
 800bbfc:	ec53 2b1a 	vmov	r2, r3, d10
 800bc00:	f7f4 fca6 	bl	8000550 <__aeabi_dmul>
 800bc04:	ec53 2b18 	vmov	r2, r3, d8
 800bc08:	ec41 0b19 	vmov	d9, r0, r1
 800bc0c:	ec51 0b18 	vmov	r0, r1, d8
 800bc10:	f7f4 fc9e 	bl	8000550 <__aeabi_dmul>
 800bc14:	a37c      	add	r3, pc, #496	; (adr r3, 800be08 <__ieee754_pow+0x708>)
 800bc16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc1a:	4604      	mov	r4, r0
 800bc1c:	460d      	mov	r5, r1
 800bc1e:	f7f4 fc97 	bl	8000550 <__aeabi_dmul>
 800bc22:	a37b      	add	r3, pc, #492	; (adr r3, 800be10 <__ieee754_pow+0x710>)
 800bc24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc28:	f7f4 fadc 	bl	80001e4 <__adddf3>
 800bc2c:	4622      	mov	r2, r4
 800bc2e:	462b      	mov	r3, r5
 800bc30:	f7f4 fc8e 	bl	8000550 <__aeabi_dmul>
 800bc34:	a378      	add	r3, pc, #480	; (adr r3, 800be18 <__ieee754_pow+0x718>)
 800bc36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc3a:	f7f4 fad3 	bl	80001e4 <__adddf3>
 800bc3e:	4622      	mov	r2, r4
 800bc40:	462b      	mov	r3, r5
 800bc42:	f7f4 fc85 	bl	8000550 <__aeabi_dmul>
 800bc46:	a376      	add	r3, pc, #472	; (adr r3, 800be20 <__ieee754_pow+0x720>)
 800bc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4c:	f7f4 faca 	bl	80001e4 <__adddf3>
 800bc50:	4622      	mov	r2, r4
 800bc52:	462b      	mov	r3, r5
 800bc54:	f7f4 fc7c 	bl	8000550 <__aeabi_dmul>
 800bc58:	a373      	add	r3, pc, #460	; (adr r3, 800be28 <__ieee754_pow+0x728>)
 800bc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5e:	f7f4 fac1 	bl	80001e4 <__adddf3>
 800bc62:	4622      	mov	r2, r4
 800bc64:	462b      	mov	r3, r5
 800bc66:	f7f4 fc73 	bl	8000550 <__aeabi_dmul>
 800bc6a:	a371      	add	r3, pc, #452	; (adr r3, 800be30 <__ieee754_pow+0x730>)
 800bc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc70:	f7f4 fab8 	bl	80001e4 <__adddf3>
 800bc74:	4622      	mov	r2, r4
 800bc76:	4606      	mov	r6, r0
 800bc78:	460f      	mov	r7, r1
 800bc7a:	462b      	mov	r3, r5
 800bc7c:	4620      	mov	r0, r4
 800bc7e:	4629      	mov	r1, r5
 800bc80:	f7f4 fc66 	bl	8000550 <__aeabi_dmul>
 800bc84:	4602      	mov	r2, r0
 800bc86:	460b      	mov	r3, r1
 800bc88:	4630      	mov	r0, r6
 800bc8a:	4639      	mov	r1, r7
 800bc8c:	f7f4 fc60 	bl	8000550 <__aeabi_dmul>
 800bc90:	4642      	mov	r2, r8
 800bc92:	4604      	mov	r4, r0
 800bc94:	460d      	mov	r5, r1
 800bc96:	464b      	mov	r3, r9
 800bc98:	ec51 0b18 	vmov	r0, r1, d8
 800bc9c:	f7f4 faa2 	bl	80001e4 <__adddf3>
 800bca0:	ec53 2b19 	vmov	r2, r3, d9
 800bca4:	f7f4 fc54 	bl	8000550 <__aeabi_dmul>
 800bca8:	4622      	mov	r2, r4
 800bcaa:	462b      	mov	r3, r5
 800bcac:	f7f4 fa9a 	bl	80001e4 <__adddf3>
 800bcb0:	4642      	mov	r2, r8
 800bcb2:	4682      	mov	sl, r0
 800bcb4:	468b      	mov	fp, r1
 800bcb6:	464b      	mov	r3, r9
 800bcb8:	4640      	mov	r0, r8
 800bcba:	4649      	mov	r1, r9
 800bcbc:	f7f4 fc48 	bl	8000550 <__aeabi_dmul>
 800bcc0:	4b6b      	ldr	r3, [pc, #428]	; (800be70 <__ieee754_pow+0x770>)
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	4606      	mov	r6, r0
 800bcc6:	460f      	mov	r7, r1
 800bcc8:	f7f4 fa8c 	bl	80001e4 <__adddf3>
 800bccc:	4652      	mov	r2, sl
 800bcce:	465b      	mov	r3, fp
 800bcd0:	f7f4 fa88 	bl	80001e4 <__adddf3>
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	4604      	mov	r4, r0
 800bcd8:	460d      	mov	r5, r1
 800bcda:	4602      	mov	r2, r0
 800bcdc:	460b      	mov	r3, r1
 800bcde:	4640      	mov	r0, r8
 800bce0:	4649      	mov	r1, r9
 800bce2:	f7f4 fc35 	bl	8000550 <__aeabi_dmul>
 800bce6:	4b62      	ldr	r3, [pc, #392]	; (800be70 <__ieee754_pow+0x770>)
 800bce8:	4680      	mov	r8, r0
 800bcea:	4689      	mov	r9, r1
 800bcec:	2200      	movs	r2, #0
 800bcee:	4620      	mov	r0, r4
 800bcf0:	4629      	mov	r1, r5
 800bcf2:	f7f4 fa75 	bl	80001e0 <__aeabi_dsub>
 800bcf6:	4632      	mov	r2, r6
 800bcf8:	463b      	mov	r3, r7
 800bcfa:	f7f4 fa71 	bl	80001e0 <__aeabi_dsub>
 800bcfe:	4602      	mov	r2, r0
 800bd00:	460b      	mov	r3, r1
 800bd02:	4650      	mov	r0, sl
 800bd04:	4659      	mov	r1, fp
 800bd06:	f7f4 fa6b 	bl	80001e0 <__aeabi_dsub>
 800bd0a:	ec53 2b18 	vmov	r2, r3, d8
 800bd0e:	f7f4 fc1f 	bl	8000550 <__aeabi_dmul>
 800bd12:	4622      	mov	r2, r4
 800bd14:	4606      	mov	r6, r0
 800bd16:	460f      	mov	r7, r1
 800bd18:	462b      	mov	r3, r5
 800bd1a:	ec51 0b19 	vmov	r0, r1, d9
 800bd1e:	f7f4 fc17 	bl	8000550 <__aeabi_dmul>
 800bd22:	4602      	mov	r2, r0
 800bd24:	460b      	mov	r3, r1
 800bd26:	4630      	mov	r0, r6
 800bd28:	4639      	mov	r1, r7
 800bd2a:	f7f4 fa5b 	bl	80001e4 <__adddf3>
 800bd2e:	4606      	mov	r6, r0
 800bd30:	460f      	mov	r7, r1
 800bd32:	4602      	mov	r2, r0
 800bd34:	460b      	mov	r3, r1
 800bd36:	4640      	mov	r0, r8
 800bd38:	4649      	mov	r1, r9
 800bd3a:	f7f4 fa53 	bl	80001e4 <__adddf3>
 800bd3e:	a33e      	add	r3, pc, #248	; (adr r3, 800be38 <__ieee754_pow+0x738>)
 800bd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd44:	2000      	movs	r0, #0
 800bd46:	4604      	mov	r4, r0
 800bd48:	460d      	mov	r5, r1
 800bd4a:	f7f4 fc01 	bl	8000550 <__aeabi_dmul>
 800bd4e:	4642      	mov	r2, r8
 800bd50:	ec41 0b18 	vmov	d8, r0, r1
 800bd54:	464b      	mov	r3, r9
 800bd56:	4620      	mov	r0, r4
 800bd58:	4629      	mov	r1, r5
 800bd5a:	f7f4 fa41 	bl	80001e0 <__aeabi_dsub>
 800bd5e:	4602      	mov	r2, r0
 800bd60:	460b      	mov	r3, r1
 800bd62:	4630      	mov	r0, r6
 800bd64:	4639      	mov	r1, r7
 800bd66:	f7f4 fa3b 	bl	80001e0 <__aeabi_dsub>
 800bd6a:	a335      	add	r3, pc, #212	; (adr r3, 800be40 <__ieee754_pow+0x740>)
 800bd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd70:	f7f4 fbee 	bl	8000550 <__aeabi_dmul>
 800bd74:	a334      	add	r3, pc, #208	; (adr r3, 800be48 <__ieee754_pow+0x748>)
 800bd76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd7a:	4606      	mov	r6, r0
 800bd7c:	460f      	mov	r7, r1
 800bd7e:	4620      	mov	r0, r4
 800bd80:	4629      	mov	r1, r5
 800bd82:	f7f4 fbe5 	bl	8000550 <__aeabi_dmul>
 800bd86:	4602      	mov	r2, r0
 800bd88:	460b      	mov	r3, r1
 800bd8a:	4630      	mov	r0, r6
 800bd8c:	4639      	mov	r1, r7
 800bd8e:	f7f4 fa29 	bl	80001e4 <__adddf3>
 800bd92:	9a07      	ldr	r2, [sp, #28]
 800bd94:	4b37      	ldr	r3, [pc, #220]	; (800be74 <__ieee754_pow+0x774>)
 800bd96:	4413      	add	r3, r2
 800bd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9c:	f7f4 fa22 	bl	80001e4 <__adddf3>
 800bda0:	4682      	mov	sl, r0
 800bda2:	9805      	ldr	r0, [sp, #20]
 800bda4:	468b      	mov	fp, r1
 800bda6:	f7f4 fb69 	bl	800047c <__aeabi_i2d>
 800bdaa:	9a07      	ldr	r2, [sp, #28]
 800bdac:	4b32      	ldr	r3, [pc, #200]	; (800be78 <__ieee754_pow+0x778>)
 800bdae:	4413      	add	r3, r2
 800bdb0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bdb4:	4606      	mov	r6, r0
 800bdb6:	460f      	mov	r7, r1
 800bdb8:	4652      	mov	r2, sl
 800bdba:	465b      	mov	r3, fp
 800bdbc:	ec51 0b18 	vmov	r0, r1, d8
 800bdc0:	f7f4 fa10 	bl	80001e4 <__adddf3>
 800bdc4:	4642      	mov	r2, r8
 800bdc6:	464b      	mov	r3, r9
 800bdc8:	f7f4 fa0c 	bl	80001e4 <__adddf3>
 800bdcc:	4632      	mov	r2, r6
 800bdce:	463b      	mov	r3, r7
 800bdd0:	f7f4 fa08 	bl	80001e4 <__adddf3>
 800bdd4:	2000      	movs	r0, #0
 800bdd6:	4632      	mov	r2, r6
 800bdd8:	463b      	mov	r3, r7
 800bdda:	4604      	mov	r4, r0
 800bddc:	460d      	mov	r5, r1
 800bdde:	f7f4 f9ff 	bl	80001e0 <__aeabi_dsub>
 800bde2:	4642      	mov	r2, r8
 800bde4:	464b      	mov	r3, r9
 800bde6:	f7f4 f9fb 	bl	80001e0 <__aeabi_dsub>
 800bdea:	ec53 2b18 	vmov	r2, r3, d8
 800bdee:	f7f4 f9f7 	bl	80001e0 <__aeabi_dsub>
 800bdf2:	4602      	mov	r2, r0
 800bdf4:	460b      	mov	r3, r1
 800bdf6:	4650      	mov	r0, sl
 800bdf8:	4659      	mov	r1, fp
 800bdfa:	e610      	b.n	800ba1e <__ieee754_pow+0x31e>
 800bdfc:	2401      	movs	r4, #1
 800bdfe:	e6a1      	b.n	800bb44 <__ieee754_pow+0x444>
 800be00:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800be50 <__ieee754_pow+0x750>
 800be04:	e617      	b.n	800ba36 <__ieee754_pow+0x336>
 800be06:	bf00      	nop
 800be08:	4a454eef 	.word	0x4a454eef
 800be0c:	3fca7e28 	.word	0x3fca7e28
 800be10:	93c9db65 	.word	0x93c9db65
 800be14:	3fcd864a 	.word	0x3fcd864a
 800be18:	a91d4101 	.word	0xa91d4101
 800be1c:	3fd17460 	.word	0x3fd17460
 800be20:	518f264d 	.word	0x518f264d
 800be24:	3fd55555 	.word	0x3fd55555
 800be28:	db6fabff 	.word	0xdb6fabff
 800be2c:	3fdb6db6 	.word	0x3fdb6db6
 800be30:	33333303 	.word	0x33333303
 800be34:	3fe33333 	.word	0x3fe33333
 800be38:	e0000000 	.word	0xe0000000
 800be3c:	3feec709 	.word	0x3feec709
 800be40:	dc3a03fd 	.word	0xdc3a03fd
 800be44:	3feec709 	.word	0x3feec709
 800be48:	145b01f5 	.word	0x145b01f5
 800be4c:	be3e2fe0 	.word	0xbe3e2fe0
 800be50:	00000000 	.word	0x00000000
 800be54:	3ff00000 	.word	0x3ff00000
 800be58:	7ff00000 	.word	0x7ff00000
 800be5c:	43400000 	.word	0x43400000
 800be60:	0003988e 	.word	0x0003988e
 800be64:	000bb679 	.word	0x000bb679
 800be68:	0800d278 	.word	0x0800d278
 800be6c:	3ff00000 	.word	0x3ff00000
 800be70:	40080000 	.word	0x40080000
 800be74:	0800d298 	.word	0x0800d298
 800be78:	0800d288 	.word	0x0800d288
 800be7c:	a3b5      	add	r3, pc, #724	; (adr r3, 800c154 <__ieee754_pow+0xa54>)
 800be7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be82:	4640      	mov	r0, r8
 800be84:	4649      	mov	r1, r9
 800be86:	f7f4 f9ad 	bl	80001e4 <__adddf3>
 800be8a:	4622      	mov	r2, r4
 800be8c:	ec41 0b1a 	vmov	d10, r0, r1
 800be90:	462b      	mov	r3, r5
 800be92:	4630      	mov	r0, r6
 800be94:	4639      	mov	r1, r7
 800be96:	f7f4 f9a3 	bl	80001e0 <__aeabi_dsub>
 800be9a:	4602      	mov	r2, r0
 800be9c:	460b      	mov	r3, r1
 800be9e:	ec51 0b1a 	vmov	r0, r1, d10
 800bea2:	f7f4 fde5 	bl	8000a70 <__aeabi_dcmpgt>
 800bea6:	2800      	cmp	r0, #0
 800bea8:	f47f ae04 	bne.w	800bab4 <__ieee754_pow+0x3b4>
 800beac:	4aa4      	ldr	r2, [pc, #656]	; (800c140 <__ieee754_pow+0xa40>)
 800beae:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800beb2:	4293      	cmp	r3, r2
 800beb4:	f340 8108 	ble.w	800c0c8 <__ieee754_pow+0x9c8>
 800beb8:	151b      	asrs	r3, r3, #20
 800beba:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800bebe:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800bec2:	fa4a f303 	asr.w	r3, sl, r3
 800bec6:	445b      	add	r3, fp
 800bec8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800becc:	4e9d      	ldr	r6, [pc, #628]	; (800c144 <__ieee754_pow+0xa44>)
 800bece:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800bed2:	4116      	asrs	r6, r2
 800bed4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800bed8:	2000      	movs	r0, #0
 800beda:	ea23 0106 	bic.w	r1, r3, r6
 800bede:	f1c2 0214 	rsb	r2, r2, #20
 800bee2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800bee6:	fa4a fa02 	asr.w	sl, sl, r2
 800beea:	f1bb 0f00 	cmp.w	fp, #0
 800beee:	4602      	mov	r2, r0
 800bef0:	460b      	mov	r3, r1
 800bef2:	4620      	mov	r0, r4
 800bef4:	4629      	mov	r1, r5
 800bef6:	bfb8      	it	lt
 800bef8:	f1ca 0a00 	rsblt	sl, sl, #0
 800befc:	f7f4 f970 	bl	80001e0 <__aeabi_dsub>
 800bf00:	ec41 0b19 	vmov	d9, r0, r1
 800bf04:	4642      	mov	r2, r8
 800bf06:	464b      	mov	r3, r9
 800bf08:	ec51 0b19 	vmov	r0, r1, d9
 800bf0c:	f7f4 f96a 	bl	80001e4 <__adddf3>
 800bf10:	a37b      	add	r3, pc, #492	; (adr r3, 800c100 <__ieee754_pow+0xa00>)
 800bf12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf16:	2000      	movs	r0, #0
 800bf18:	4604      	mov	r4, r0
 800bf1a:	460d      	mov	r5, r1
 800bf1c:	f7f4 fb18 	bl	8000550 <__aeabi_dmul>
 800bf20:	ec53 2b19 	vmov	r2, r3, d9
 800bf24:	4606      	mov	r6, r0
 800bf26:	460f      	mov	r7, r1
 800bf28:	4620      	mov	r0, r4
 800bf2a:	4629      	mov	r1, r5
 800bf2c:	f7f4 f958 	bl	80001e0 <__aeabi_dsub>
 800bf30:	4602      	mov	r2, r0
 800bf32:	460b      	mov	r3, r1
 800bf34:	4640      	mov	r0, r8
 800bf36:	4649      	mov	r1, r9
 800bf38:	f7f4 f952 	bl	80001e0 <__aeabi_dsub>
 800bf3c:	a372      	add	r3, pc, #456	; (adr r3, 800c108 <__ieee754_pow+0xa08>)
 800bf3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf42:	f7f4 fb05 	bl	8000550 <__aeabi_dmul>
 800bf46:	a372      	add	r3, pc, #456	; (adr r3, 800c110 <__ieee754_pow+0xa10>)
 800bf48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf4c:	4680      	mov	r8, r0
 800bf4e:	4689      	mov	r9, r1
 800bf50:	4620      	mov	r0, r4
 800bf52:	4629      	mov	r1, r5
 800bf54:	f7f4 fafc 	bl	8000550 <__aeabi_dmul>
 800bf58:	4602      	mov	r2, r0
 800bf5a:	460b      	mov	r3, r1
 800bf5c:	4640      	mov	r0, r8
 800bf5e:	4649      	mov	r1, r9
 800bf60:	f7f4 f940 	bl	80001e4 <__adddf3>
 800bf64:	4604      	mov	r4, r0
 800bf66:	460d      	mov	r5, r1
 800bf68:	4602      	mov	r2, r0
 800bf6a:	460b      	mov	r3, r1
 800bf6c:	4630      	mov	r0, r6
 800bf6e:	4639      	mov	r1, r7
 800bf70:	f7f4 f938 	bl	80001e4 <__adddf3>
 800bf74:	4632      	mov	r2, r6
 800bf76:	463b      	mov	r3, r7
 800bf78:	4680      	mov	r8, r0
 800bf7a:	4689      	mov	r9, r1
 800bf7c:	f7f4 f930 	bl	80001e0 <__aeabi_dsub>
 800bf80:	4602      	mov	r2, r0
 800bf82:	460b      	mov	r3, r1
 800bf84:	4620      	mov	r0, r4
 800bf86:	4629      	mov	r1, r5
 800bf88:	f7f4 f92a 	bl	80001e0 <__aeabi_dsub>
 800bf8c:	4642      	mov	r2, r8
 800bf8e:	4606      	mov	r6, r0
 800bf90:	460f      	mov	r7, r1
 800bf92:	464b      	mov	r3, r9
 800bf94:	4640      	mov	r0, r8
 800bf96:	4649      	mov	r1, r9
 800bf98:	f7f4 fada 	bl	8000550 <__aeabi_dmul>
 800bf9c:	a35e      	add	r3, pc, #376	; (adr r3, 800c118 <__ieee754_pow+0xa18>)
 800bf9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	460d      	mov	r5, r1
 800bfa6:	f7f4 fad3 	bl	8000550 <__aeabi_dmul>
 800bfaa:	a35d      	add	r3, pc, #372	; (adr r3, 800c120 <__ieee754_pow+0xa20>)
 800bfac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb0:	f7f4 f916 	bl	80001e0 <__aeabi_dsub>
 800bfb4:	4622      	mov	r2, r4
 800bfb6:	462b      	mov	r3, r5
 800bfb8:	f7f4 faca 	bl	8000550 <__aeabi_dmul>
 800bfbc:	a35a      	add	r3, pc, #360	; (adr r3, 800c128 <__ieee754_pow+0xa28>)
 800bfbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc2:	f7f4 f90f 	bl	80001e4 <__adddf3>
 800bfc6:	4622      	mov	r2, r4
 800bfc8:	462b      	mov	r3, r5
 800bfca:	f7f4 fac1 	bl	8000550 <__aeabi_dmul>
 800bfce:	a358      	add	r3, pc, #352	; (adr r3, 800c130 <__ieee754_pow+0xa30>)
 800bfd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfd4:	f7f4 f904 	bl	80001e0 <__aeabi_dsub>
 800bfd8:	4622      	mov	r2, r4
 800bfda:	462b      	mov	r3, r5
 800bfdc:	f7f4 fab8 	bl	8000550 <__aeabi_dmul>
 800bfe0:	a355      	add	r3, pc, #340	; (adr r3, 800c138 <__ieee754_pow+0xa38>)
 800bfe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe6:	f7f4 f8fd 	bl	80001e4 <__adddf3>
 800bfea:	4622      	mov	r2, r4
 800bfec:	462b      	mov	r3, r5
 800bfee:	f7f4 faaf 	bl	8000550 <__aeabi_dmul>
 800bff2:	4602      	mov	r2, r0
 800bff4:	460b      	mov	r3, r1
 800bff6:	4640      	mov	r0, r8
 800bff8:	4649      	mov	r1, r9
 800bffa:	f7f4 f8f1 	bl	80001e0 <__aeabi_dsub>
 800bffe:	4604      	mov	r4, r0
 800c000:	460d      	mov	r5, r1
 800c002:	4602      	mov	r2, r0
 800c004:	460b      	mov	r3, r1
 800c006:	4640      	mov	r0, r8
 800c008:	4649      	mov	r1, r9
 800c00a:	f7f4 faa1 	bl	8000550 <__aeabi_dmul>
 800c00e:	2200      	movs	r2, #0
 800c010:	ec41 0b19 	vmov	d9, r0, r1
 800c014:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c018:	4620      	mov	r0, r4
 800c01a:	4629      	mov	r1, r5
 800c01c:	f7f4 f8e0 	bl	80001e0 <__aeabi_dsub>
 800c020:	4602      	mov	r2, r0
 800c022:	460b      	mov	r3, r1
 800c024:	ec51 0b19 	vmov	r0, r1, d9
 800c028:	f7f4 fbbc 	bl	80007a4 <__aeabi_ddiv>
 800c02c:	4632      	mov	r2, r6
 800c02e:	4604      	mov	r4, r0
 800c030:	460d      	mov	r5, r1
 800c032:	463b      	mov	r3, r7
 800c034:	4640      	mov	r0, r8
 800c036:	4649      	mov	r1, r9
 800c038:	f7f4 fa8a 	bl	8000550 <__aeabi_dmul>
 800c03c:	4632      	mov	r2, r6
 800c03e:	463b      	mov	r3, r7
 800c040:	f7f4 f8d0 	bl	80001e4 <__adddf3>
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	4620      	mov	r0, r4
 800c04a:	4629      	mov	r1, r5
 800c04c:	f7f4 f8c8 	bl	80001e0 <__aeabi_dsub>
 800c050:	4642      	mov	r2, r8
 800c052:	464b      	mov	r3, r9
 800c054:	f7f4 f8c4 	bl	80001e0 <__aeabi_dsub>
 800c058:	460b      	mov	r3, r1
 800c05a:	4602      	mov	r2, r0
 800c05c:	493a      	ldr	r1, [pc, #232]	; (800c148 <__ieee754_pow+0xa48>)
 800c05e:	2000      	movs	r0, #0
 800c060:	f7f4 f8be 	bl	80001e0 <__aeabi_dsub>
 800c064:	ec41 0b10 	vmov	d0, r0, r1
 800c068:	ee10 3a90 	vmov	r3, s1
 800c06c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c070:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c074:	da2b      	bge.n	800c0ce <__ieee754_pow+0x9ce>
 800c076:	4650      	mov	r0, sl
 800c078:	f001 f856 	bl	800d128 <scalbn>
 800c07c:	ec51 0b10 	vmov	r0, r1, d0
 800c080:	ec53 2b18 	vmov	r2, r3, d8
 800c084:	f7ff bbed 	b.w	800b862 <__ieee754_pow+0x162>
 800c088:	4b30      	ldr	r3, [pc, #192]	; (800c14c <__ieee754_pow+0xa4c>)
 800c08a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c08e:	429e      	cmp	r6, r3
 800c090:	f77f af0c 	ble.w	800beac <__ieee754_pow+0x7ac>
 800c094:	4b2e      	ldr	r3, [pc, #184]	; (800c150 <__ieee754_pow+0xa50>)
 800c096:	440b      	add	r3, r1
 800c098:	4303      	orrs	r3, r0
 800c09a:	d009      	beq.n	800c0b0 <__ieee754_pow+0x9b0>
 800c09c:	ec51 0b18 	vmov	r0, r1, d8
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	f7f4 fcc6 	bl	8000a34 <__aeabi_dcmplt>
 800c0a8:	3800      	subs	r0, #0
 800c0aa:	bf18      	it	ne
 800c0ac:	2001      	movne	r0, #1
 800c0ae:	e447      	b.n	800b940 <__ieee754_pow+0x240>
 800c0b0:	4622      	mov	r2, r4
 800c0b2:	462b      	mov	r3, r5
 800c0b4:	f7f4 f894 	bl	80001e0 <__aeabi_dsub>
 800c0b8:	4642      	mov	r2, r8
 800c0ba:	464b      	mov	r3, r9
 800c0bc:	f7f4 fcce 	bl	8000a5c <__aeabi_dcmpge>
 800c0c0:	2800      	cmp	r0, #0
 800c0c2:	f43f aef3 	beq.w	800beac <__ieee754_pow+0x7ac>
 800c0c6:	e7e9      	b.n	800c09c <__ieee754_pow+0x99c>
 800c0c8:	f04f 0a00 	mov.w	sl, #0
 800c0cc:	e71a      	b.n	800bf04 <__ieee754_pow+0x804>
 800c0ce:	ec51 0b10 	vmov	r0, r1, d0
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	e7d4      	b.n	800c080 <__ieee754_pow+0x980>
 800c0d6:	491c      	ldr	r1, [pc, #112]	; (800c148 <__ieee754_pow+0xa48>)
 800c0d8:	2000      	movs	r0, #0
 800c0da:	f7ff bb30 	b.w	800b73e <__ieee754_pow+0x3e>
 800c0de:	2000      	movs	r0, #0
 800c0e0:	2100      	movs	r1, #0
 800c0e2:	f7ff bb2c 	b.w	800b73e <__ieee754_pow+0x3e>
 800c0e6:	4630      	mov	r0, r6
 800c0e8:	4639      	mov	r1, r7
 800c0ea:	f7ff bb28 	b.w	800b73e <__ieee754_pow+0x3e>
 800c0ee:	9204      	str	r2, [sp, #16]
 800c0f0:	f7ff bb7a 	b.w	800b7e8 <__ieee754_pow+0xe8>
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	f7ff bb64 	b.w	800b7c2 <__ieee754_pow+0xc2>
 800c0fa:	bf00      	nop
 800c0fc:	f3af 8000 	nop.w
 800c100:	00000000 	.word	0x00000000
 800c104:	3fe62e43 	.word	0x3fe62e43
 800c108:	fefa39ef 	.word	0xfefa39ef
 800c10c:	3fe62e42 	.word	0x3fe62e42
 800c110:	0ca86c39 	.word	0x0ca86c39
 800c114:	be205c61 	.word	0xbe205c61
 800c118:	72bea4d0 	.word	0x72bea4d0
 800c11c:	3e663769 	.word	0x3e663769
 800c120:	c5d26bf1 	.word	0xc5d26bf1
 800c124:	3ebbbd41 	.word	0x3ebbbd41
 800c128:	af25de2c 	.word	0xaf25de2c
 800c12c:	3f11566a 	.word	0x3f11566a
 800c130:	16bebd93 	.word	0x16bebd93
 800c134:	3f66c16c 	.word	0x3f66c16c
 800c138:	5555553e 	.word	0x5555553e
 800c13c:	3fc55555 	.word	0x3fc55555
 800c140:	3fe00000 	.word	0x3fe00000
 800c144:	000fffff 	.word	0x000fffff
 800c148:	3ff00000 	.word	0x3ff00000
 800c14c:	4090cbff 	.word	0x4090cbff
 800c150:	3f6f3400 	.word	0x3f6f3400
 800c154:	652b82fe 	.word	0x652b82fe
 800c158:	3c971547 	.word	0x3c971547
 800c15c:	00000000 	.word	0x00000000

0800c160 <__ieee754_rem_pio2>:
 800c160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c164:	ed2d 8b02 	vpush	{d8}
 800c168:	ec55 4b10 	vmov	r4, r5, d0
 800c16c:	4bca      	ldr	r3, [pc, #808]	; (800c498 <__ieee754_rem_pio2+0x338>)
 800c16e:	b08b      	sub	sp, #44	; 0x2c
 800c170:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800c174:	4598      	cmp	r8, r3
 800c176:	4682      	mov	sl, r0
 800c178:	9502      	str	r5, [sp, #8]
 800c17a:	dc08      	bgt.n	800c18e <__ieee754_rem_pio2+0x2e>
 800c17c:	2200      	movs	r2, #0
 800c17e:	2300      	movs	r3, #0
 800c180:	ed80 0b00 	vstr	d0, [r0]
 800c184:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c188:	f04f 0b00 	mov.w	fp, #0
 800c18c:	e028      	b.n	800c1e0 <__ieee754_rem_pio2+0x80>
 800c18e:	4bc3      	ldr	r3, [pc, #780]	; (800c49c <__ieee754_rem_pio2+0x33c>)
 800c190:	4598      	cmp	r8, r3
 800c192:	dc78      	bgt.n	800c286 <__ieee754_rem_pio2+0x126>
 800c194:	9b02      	ldr	r3, [sp, #8]
 800c196:	4ec2      	ldr	r6, [pc, #776]	; (800c4a0 <__ieee754_rem_pio2+0x340>)
 800c198:	2b00      	cmp	r3, #0
 800c19a:	ee10 0a10 	vmov	r0, s0
 800c19e:	a3b0      	add	r3, pc, #704	; (adr r3, 800c460 <__ieee754_rem_pio2+0x300>)
 800c1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a4:	4629      	mov	r1, r5
 800c1a6:	dd39      	ble.n	800c21c <__ieee754_rem_pio2+0xbc>
 800c1a8:	f7f4 f81a 	bl	80001e0 <__aeabi_dsub>
 800c1ac:	45b0      	cmp	r8, r6
 800c1ae:	4604      	mov	r4, r0
 800c1b0:	460d      	mov	r5, r1
 800c1b2:	d01b      	beq.n	800c1ec <__ieee754_rem_pio2+0x8c>
 800c1b4:	a3ac      	add	r3, pc, #688	; (adr r3, 800c468 <__ieee754_rem_pio2+0x308>)
 800c1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ba:	f7f4 f811 	bl	80001e0 <__aeabi_dsub>
 800c1be:	4602      	mov	r2, r0
 800c1c0:	460b      	mov	r3, r1
 800c1c2:	e9ca 2300 	strd	r2, r3, [sl]
 800c1c6:	4620      	mov	r0, r4
 800c1c8:	4629      	mov	r1, r5
 800c1ca:	f7f4 f809 	bl	80001e0 <__aeabi_dsub>
 800c1ce:	a3a6      	add	r3, pc, #664	; (adr r3, 800c468 <__ieee754_rem_pio2+0x308>)
 800c1d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d4:	f7f4 f804 	bl	80001e0 <__aeabi_dsub>
 800c1d8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c1dc:	f04f 0b01 	mov.w	fp, #1
 800c1e0:	4658      	mov	r0, fp
 800c1e2:	b00b      	add	sp, #44	; 0x2c
 800c1e4:	ecbd 8b02 	vpop	{d8}
 800c1e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1ec:	a3a0      	add	r3, pc, #640	; (adr r3, 800c470 <__ieee754_rem_pio2+0x310>)
 800c1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1f2:	f7f3 fff5 	bl	80001e0 <__aeabi_dsub>
 800c1f6:	a3a0      	add	r3, pc, #640	; (adr r3, 800c478 <__ieee754_rem_pio2+0x318>)
 800c1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1fc:	4604      	mov	r4, r0
 800c1fe:	460d      	mov	r5, r1
 800c200:	f7f3 ffee 	bl	80001e0 <__aeabi_dsub>
 800c204:	4602      	mov	r2, r0
 800c206:	460b      	mov	r3, r1
 800c208:	e9ca 2300 	strd	r2, r3, [sl]
 800c20c:	4620      	mov	r0, r4
 800c20e:	4629      	mov	r1, r5
 800c210:	f7f3 ffe6 	bl	80001e0 <__aeabi_dsub>
 800c214:	a398      	add	r3, pc, #608	; (adr r3, 800c478 <__ieee754_rem_pio2+0x318>)
 800c216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21a:	e7db      	b.n	800c1d4 <__ieee754_rem_pio2+0x74>
 800c21c:	f7f3 ffe2 	bl	80001e4 <__adddf3>
 800c220:	45b0      	cmp	r8, r6
 800c222:	4604      	mov	r4, r0
 800c224:	460d      	mov	r5, r1
 800c226:	d016      	beq.n	800c256 <__ieee754_rem_pio2+0xf6>
 800c228:	a38f      	add	r3, pc, #572	; (adr r3, 800c468 <__ieee754_rem_pio2+0x308>)
 800c22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22e:	f7f3 ffd9 	bl	80001e4 <__adddf3>
 800c232:	4602      	mov	r2, r0
 800c234:	460b      	mov	r3, r1
 800c236:	e9ca 2300 	strd	r2, r3, [sl]
 800c23a:	4620      	mov	r0, r4
 800c23c:	4629      	mov	r1, r5
 800c23e:	f7f3 ffcf 	bl	80001e0 <__aeabi_dsub>
 800c242:	a389      	add	r3, pc, #548	; (adr r3, 800c468 <__ieee754_rem_pio2+0x308>)
 800c244:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c248:	f7f3 ffcc 	bl	80001e4 <__adddf3>
 800c24c:	f04f 3bff 	mov.w	fp, #4294967295
 800c250:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c254:	e7c4      	b.n	800c1e0 <__ieee754_rem_pio2+0x80>
 800c256:	a386      	add	r3, pc, #536	; (adr r3, 800c470 <__ieee754_rem_pio2+0x310>)
 800c258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c25c:	f7f3 ffc2 	bl	80001e4 <__adddf3>
 800c260:	a385      	add	r3, pc, #532	; (adr r3, 800c478 <__ieee754_rem_pio2+0x318>)
 800c262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c266:	4604      	mov	r4, r0
 800c268:	460d      	mov	r5, r1
 800c26a:	f7f3 ffbb 	bl	80001e4 <__adddf3>
 800c26e:	4602      	mov	r2, r0
 800c270:	460b      	mov	r3, r1
 800c272:	e9ca 2300 	strd	r2, r3, [sl]
 800c276:	4620      	mov	r0, r4
 800c278:	4629      	mov	r1, r5
 800c27a:	f7f3 ffb1 	bl	80001e0 <__aeabi_dsub>
 800c27e:	a37e      	add	r3, pc, #504	; (adr r3, 800c478 <__ieee754_rem_pio2+0x318>)
 800c280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c284:	e7e0      	b.n	800c248 <__ieee754_rem_pio2+0xe8>
 800c286:	4b87      	ldr	r3, [pc, #540]	; (800c4a4 <__ieee754_rem_pio2+0x344>)
 800c288:	4598      	cmp	r8, r3
 800c28a:	f300 80d9 	bgt.w	800c440 <__ieee754_rem_pio2+0x2e0>
 800c28e:	f000 ff2d 	bl	800d0ec <fabs>
 800c292:	ec55 4b10 	vmov	r4, r5, d0
 800c296:	ee10 0a10 	vmov	r0, s0
 800c29a:	a379      	add	r3, pc, #484	; (adr r3, 800c480 <__ieee754_rem_pio2+0x320>)
 800c29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a0:	4629      	mov	r1, r5
 800c2a2:	f7f4 f955 	bl	8000550 <__aeabi_dmul>
 800c2a6:	4b80      	ldr	r3, [pc, #512]	; (800c4a8 <__ieee754_rem_pio2+0x348>)
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	f7f3 ff9b 	bl	80001e4 <__adddf3>
 800c2ae:	f7f4 fbff 	bl	8000ab0 <__aeabi_d2iz>
 800c2b2:	4683      	mov	fp, r0
 800c2b4:	f7f4 f8e2 	bl	800047c <__aeabi_i2d>
 800c2b8:	4602      	mov	r2, r0
 800c2ba:	460b      	mov	r3, r1
 800c2bc:	ec43 2b18 	vmov	d8, r2, r3
 800c2c0:	a367      	add	r3, pc, #412	; (adr r3, 800c460 <__ieee754_rem_pio2+0x300>)
 800c2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c6:	f7f4 f943 	bl	8000550 <__aeabi_dmul>
 800c2ca:	4602      	mov	r2, r0
 800c2cc:	460b      	mov	r3, r1
 800c2ce:	4620      	mov	r0, r4
 800c2d0:	4629      	mov	r1, r5
 800c2d2:	f7f3 ff85 	bl	80001e0 <__aeabi_dsub>
 800c2d6:	a364      	add	r3, pc, #400	; (adr r3, 800c468 <__ieee754_rem_pio2+0x308>)
 800c2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2dc:	4606      	mov	r6, r0
 800c2de:	460f      	mov	r7, r1
 800c2e0:	ec51 0b18 	vmov	r0, r1, d8
 800c2e4:	f7f4 f934 	bl	8000550 <__aeabi_dmul>
 800c2e8:	f1bb 0f1f 	cmp.w	fp, #31
 800c2ec:	4604      	mov	r4, r0
 800c2ee:	460d      	mov	r5, r1
 800c2f0:	dc0d      	bgt.n	800c30e <__ieee754_rem_pio2+0x1ae>
 800c2f2:	4b6e      	ldr	r3, [pc, #440]	; (800c4ac <__ieee754_rem_pio2+0x34c>)
 800c2f4:	f10b 32ff 	add.w	r2, fp, #4294967295
 800c2f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2fc:	4543      	cmp	r3, r8
 800c2fe:	d006      	beq.n	800c30e <__ieee754_rem_pio2+0x1ae>
 800c300:	4622      	mov	r2, r4
 800c302:	462b      	mov	r3, r5
 800c304:	4630      	mov	r0, r6
 800c306:	4639      	mov	r1, r7
 800c308:	f7f3 ff6a 	bl	80001e0 <__aeabi_dsub>
 800c30c:	e00f      	b.n	800c32e <__ieee754_rem_pio2+0x1ce>
 800c30e:	462b      	mov	r3, r5
 800c310:	4622      	mov	r2, r4
 800c312:	4630      	mov	r0, r6
 800c314:	4639      	mov	r1, r7
 800c316:	f7f3 ff63 	bl	80001e0 <__aeabi_dsub>
 800c31a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c31e:	9303      	str	r3, [sp, #12]
 800c320:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c324:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800c328:	f1b8 0f10 	cmp.w	r8, #16
 800c32c:	dc02      	bgt.n	800c334 <__ieee754_rem_pio2+0x1d4>
 800c32e:	e9ca 0100 	strd	r0, r1, [sl]
 800c332:	e039      	b.n	800c3a8 <__ieee754_rem_pio2+0x248>
 800c334:	a34e      	add	r3, pc, #312	; (adr r3, 800c470 <__ieee754_rem_pio2+0x310>)
 800c336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33a:	ec51 0b18 	vmov	r0, r1, d8
 800c33e:	f7f4 f907 	bl	8000550 <__aeabi_dmul>
 800c342:	4604      	mov	r4, r0
 800c344:	460d      	mov	r5, r1
 800c346:	4602      	mov	r2, r0
 800c348:	460b      	mov	r3, r1
 800c34a:	4630      	mov	r0, r6
 800c34c:	4639      	mov	r1, r7
 800c34e:	f7f3 ff47 	bl	80001e0 <__aeabi_dsub>
 800c352:	4602      	mov	r2, r0
 800c354:	460b      	mov	r3, r1
 800c356:	4680      	mov	r8, r0
 800c358:	4689      	mov	r9, r1
 800c35a:	4630      	mov	r0, r6
 800c35c:	4639      	mov	r1, r7
 800c35e:	f7f3 ff3f 	bl	80001e0 <__aeabi_dsub>
 800c362:	4622      	mov	r2, r4
 800c364:	462b      	mov	r3, r5
 800c366:	f7f3 ff3b 	bl	80001e0 <__aeabi_dsub>
 800c36a:	a343      	add	r3, pc, #268	; (adr r3, 800c478 <__ieee754_rem_pio2+0x318>)
 800c36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c370:	4604      	mov	r4, r0
 800c372:	460d      	mov	r5, r1
 800c374:	ec51 0b18 	vmov	r0, r1, d8
 800c378:	f7f4 f8ea 	bl	8000550 <__aeabi_dmul>
 800c37c:	4622      	mov	r2, r4
 800c37e:	462b      	mov	r3, r5
 800c380:	f7f3 ff2e 	bl	80001e0 <__aeabi_dsub>
 800c384:	4602      	mov	r2, r0
 800c386:	460b      	mov	r3, r1
 800c388:	4604      	mov	r4, r0
 800c38a:	460d      	mov	r5, r1
 800c38c:	4640      	mov	r0, r8
 800c38e:	4649      	mov	r1, r9
 800c390:	f7f3 ff26 	bl	80001e0 <__aeabi_dsub>
 800c394:	9a03      	ldr	r2, [sp, #12]
 800c396:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c39a:	1ad3      	subs	r3, r2, r3
 800c39c:	2b31      	cmp	r3, #49	; 0x31
 800c39e:	dc24      	bgt.n	800c3ea <__ieee754_rem_pio2+0x28a>
 800c3a0:	e9ca 0100 	strd	r0, r1, [sl]
 800c3a4:	4646      	mov	r6, r8
 800c3a6:	464f      	mov	r7, r9
 800c3a8:	e9da 8900 	ldrd	r8, r9, [sl]
 800c3ac:	4630      	mov	r0, r6
 800c3ae:	4642      	mov	r2, r8
 800c3b0:	464b      	mov	r3, r9
 800c3b2:	4639      	mov	r1, r7
 800c3b4:	f7f3 ff14 	bl	80001e0 <__aeabi_dsub>
 800c3b8:	462b      	mov	r3, r5
 800c3ba:	4622      	mov	r2, r4
 800c3bc:	f7f3 ff10 	bl	80001e0 <__aeabi_dsub>
 800c3c0:	9b02      	ldr	r3, [sp, #8]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c3c8:	f6bf af0a 	bge.w	800c1e0 <__ieee754_rem_pio2+0x80>
 800c3cc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c3d0:	f8ca 3004 	str.w	r3, [sl, #4]
 800c3d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3d8:	f8ca 8000 	str.w	r8, [sl]
 800c3dc:	f8ca 0008 	str.w	r0, [sl, #8]
 800c3e0:	f8ca 300c 	str.w	r3, [sl, #12]
 800c3e4:	f1cb 0b00 	rsb	fp, fp, #0
 800c3e8:	e6fa      	b.n	800c1e0 <__ieee754_rem_pio2+0x80>
 800c3ea:	a327      	add	r3, pc, #156	; (adr r3, 800c488 <__ieee754_rem_pio2+0x328>)
 800c3ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f0:	ec51 0b18 	vmov	r0, r1, d8
 800c3f4:	f7f4 f8ac 	bl	8000550 <__aeabi_dmul>
 800c3f8:	4604      	mov	r4, r0
 800c3fa:	460d      	mov	r5, r1
 800c3fc:	4602      	mov	r2, r0
 800c3fe:	460b      	mov	r3, r1
 800c400:	4640      	mov	r0, r8
 800c402:	4649      	mov	r1, r9
 800c404:	f7f3 feec 	bl	80001e0 <__aeabi_dsub>
 800c408:	4602      	mov	r2, r0
 800c40a:	460b      	mov	r3, r1
 800c40c:	4606      	mov	r6, r0
 800c40e:	460f      	mov	r7, r1
 800c410:	4640      	mov	r0, r8
 800c412:	4649      	mov	r1, r9
 800c414:	f7f3 fee4 	bl	80001e0 <__aeabi_dsub>
 800c418:	4622      	mov	r2, r4
 800c41a:	462b      	mov	r3, r5
 800c41c:	f7f3 fee0 	bl	80001e0 <__aeabi_dsub>
 800c420:	a31b      	add	r3, pc, #108	; (adr r3, 800c490 <__ieee754_rem_pio2+0x330>)
 800c422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c426:	4604      	mov	r4, r0
 800c428:	460d      	mov	r5, r1
 800c42a:	ec51 0b18 	vmov	r0, r1, d8
 800c42e:	f7f4 f88f 	bl	8000550 <__aeabi_dmul>
 800c432:	4622      	mov	r2, r4
 800c434:	462b      	mov	r3, r5
 800c436:	f7f3 fed3 	bl	80001e0 <__aeabi_dsub>
 800c43a:	4604      	mov	r4, r0
 800c43c:	460d      	mov	r5, r1
 800c43e:	e75f      	b.n	800c300 <__ieee754_rem_pio2+0x1a0>
 800c440:	4b1b      	ldr	r3, [pc, #108]	; (800c4b0 <__ieee754_rem_pio2+0x350>)
 800c442:	4598      	cmp	r8, r3
 800c444:	dd36      	ble.n	800c4b4 <__ieee754_rem_pio2+0x354>
 800c446:	ee10 2a10 	vmov	r2, s0
 800c44a:	462b      	mov	r3, r5
 800c44c:	4620      	mov	r0, r4
 800c44e:	4629      	mov	r1, r5
 800c450:	f7f3 fec6 	bl	80001e0 <__aeabi_dsub>
 800c454:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c458:	e9ca 0100 	strd	r0, r1, [sl]
 800c45c:	e694      	b.n	800c188 <__ieee754_rem_pio2+0x28>
 800c45e:	bf00      	nop
 800c460:	54400000 	.word	0x54400000
 800c464:	3ff921fb 	.word	0x3ff921fb
 800c468:	1a626331 	.word	0x1a626331
 800c46c:	3dd0b461 	.word	0x3dd0b461
 800c470:	1a600000 	.word	0x1a600000
 800c474:	3dd0b461 	.word	0x3dd0b461
 800c478:	2e037073 	.word	0x2e037073
 800c47c:	3ba3198a 	.word	0x3ba3198a
 800c480:	6dc9c883 	.word	0x6dc9c883
 800c484:	3fe45f30 	.word	0x3fe45f30
 800c488:	2e000000 	.word	0x2e000000
 800c48c:	3ba3198a 	.word	0x3ba3198a
 800c490:	252049c1 	.word	0x252049c1
 800c494:	397b839a 	.word	0x397b839a
 800c498:	3fe921fb 	.word	0x3fe921fb
 800c49c:	4002d97b 	.word	0x4002d97b
 800c4a0:	3ff921fb 	.word	0x3ff921fb
 800c4a4:	413921fb 	.word	0x413921fb
 800c4a8:	3fe00000 	.word	0x3fe00000
 800c4ac:	0800d2a8 	.word	0x0800d2a8
 800c4b0:	7fefffff 	.word	0x7fefffff
 800c4b4:	ea4f 5428 	mov.w	r4, r8, asr #20
 800c4b8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800c4bc:	ee10 0a10 	vmov	r0, s0
 800c4c0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800c4c4:	ee10 6a10 	vmov	r6, s0
 800c4c8:	460f      	mov	r7, r1
 800c4ca:	f7f4 faf1 	bl	8000ab0 <__aeabi_d2iz>
 800c4ce:	f7f3 ffd5 	bl	800047c <__aeabi_i2d>
 800c4d2:	4602      	mov	r2, r0
 800c4d4:	460b      	mov	r3, r1
 800c4d6:	4630      	mov	r0, r6
 800c4d8:	4639      	mov	r1, r7
 800c4da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c4de:	f7f3 fe7f 	bl	80001e0 <__aeabi_dsub>
 800c4e2:	4b23      	ldr	r3, [pc, #140]	; (800c570 <__ieee754_rem_pio2+0x410>)
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	f7f4 f833 	bl	8000550 <__aeabi_dmul>
 800c4ea:	460f      	mov	r7, r1
 800c4ec:	4606      	mov	r6, r0
 800c4ee:	f7f4 fadf 	bl	8000ab0 <__aeabi_d2iz>
 800c4f2:	f7f3 ffc3 	bl	800047c <__aeabi_i2d>
 800c4f6:	4602      	mov	r2, r0
 800c4f8:	460b      	mov	r3, r1
 800c4fa:	4630      	mov	r0, r6
 800c4fc:	4639      	mov	r1, r7
 800c4fe:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c502:	f7f3 fe6d 	bl	80001e0 <__aeabi_dsub>
 800c506:	4b1a      	ldr	r3, [pc, #104]	; (800c570 <__ieee754_rem_pio2+0x410>)
 800c508:	2200      	movs	r2, #0
 800c50a:	f7f4 f821 	bl	8000550 <__aeabi_dmul>
 800c50e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c512:	ad04      	add	r5, sp, #16
 800c514:	f04f 0803 	mov.w	r8, #3
 800c518:	46a9      	mov	r9, r5
 800c51a:	2600      	movs	r6, #0
 800c51c:	2700      	movs	r7, #0
 800c51e:	4632      	mov	r2, r6
 800c520:	463b      	mov	r3, r7
 800c522:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800c526:	46c3      	mov	fp, r8
 800c528:	3d08      	subs	r5, #8
 800c52a:	f108 38ff 	add.w	r8, r8, #4294967295
 800c52e:	f7f4 fa77 	bl	8000a20 <__aeabi_dcmpeq>
 800c532:	2800      	cmp	r0, #0
 800c534:	d1f3      	bne.n	800c51e <__ieee754_rem_pio2+0x3be>
 800c536:	4b0f      	ldr	r3, [pc, #60]	; (800c574 <__ieee754_rem_pio2+0x414>)
 800c538:	9301      	str	r3, [sp, #4]
 800c53a:	2302      	movs	r3, #2
 800c53c:	9300      	str	r3, [sp, #0]
 800c53e:	4622      	mov	r2, r4
 800c540:	465b      	mov	r3, fp
 800c542:	4651      	mov	r1, sl
 800c544:	4648      	mov	r0, r9
 800c546:	f000 f993 	bl	800c870 <__kernel_rem_pio2>
 800c54a:	9b02      	ldr	r3, [sp, #8]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	4683      	mov	fp, r0
 800c550:	f6bf ae46 	bge.w	800c1e0 <__ieee754_rem_pio2+0x80>
 800c554:	e9da 2100 	ldrd	r2, r1, [sl]
 800c558:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c55c:	e9ca 2300 	strd	r2, r3, [sl]
 800c560:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800c564:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c568:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800c56c:	e73a      	b.n	800c3e4 <__ieee754_rem_pio2+0x284>
 800c56e:	bf00      	nop
 800c570:	41700000 	.word	0x41700000
 800c574:	0800d328 	.word	0x0800d328

0800c578 <__ieee754_sqrt>:
 800c578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c57c:	ec55 4b10 	vmov	r4, r5, d0
 800c580:	4e55      	ldr	r6, [pc, #340]	; (800c6d8 <__ieee754_sqrt+0x160>)
 800c582:	43ae      	bics	r6, r5
 800c584:	ee10 0a10 	vmov	r0, s0
 800c588:	ee10 3a10 	vmov	r3, s0
 800c58c:	462a      	mov	r2, r5
 800c58e:	4629      	mov	r1, r5
 800c590:	d110      	bne.n	800c5b4 <__ieee754_sqrt+0x3c>
 800c592:	ee10 2a10 	vmov	r2, s0
 800c596:	462b      	mov	r3, r5
 800c598:	f7f3 ffda 	bl	8000550 <__aeabi_dmul>
 800c59c:	4602      	mov	r2, r0
 800c59e:	460b      	mov	r3, r1
 800c5a0:	4620      	mov	r0, r4
 800c5a2:	4629      	mov	r1, r5
 800c5a4:	f7f3 fe1e 	bl	80001e4 <__adddf3>
 800c5a8:	4604      	mov	r4, r0
 800c5aa:	460d      	mov	r5, r1
 800c5ac:	ec45 4b10 	vmov	d0, r4, r5
 800c5b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5b4:	2d00      	cmp	r5, #0
 800c5b6:	dc10      	bgt.n	800c5da <__ieee754_sqrt+0x62>
 800c5b8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c5bc:	4330      	orrs	r0, r6
 800c5be:	d0f5      	beq.n	800c5ac <__ieee754_sqrt+0x34>
 800c5c0:	b15d      	cbz	r5, 800c5da <__ieee754_sqrt+0x62>
 800c5c2:	ee10 2a10 	vmov	r2, s0
 800c5c6:	462b      	mov	r3, r5
 800c5c8:	ee10 0a10 	vmov	r0, s0
 800c5cc:	f7f3 fe08 	bl	80001e0 <__aeabi_dsub>
 800c5d0:	4602      	mov	r2, r0
 800c5d2:	460b      	mov	r3, r1
 800c5d4:	f7f4 f8e6 	bl	80007a4 <__aeabi_ddiv>
 800c5d8:	e7e6      	b.n	800c5a8 <__ieee754_sqrt+0x30>
 800c5da:	1512      	asrs	r2, r2, #20
 800c5dc:	d074      	beq.n	800c6c8 <__ieee754_sqrt+0x150>
 800c5de:	07d4      	lsls	r4, r2, #31
 800c5e0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c5e4:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800c5e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c5ec:	bf5e      	ittt	pl
 800c5ee:	0fda      	lsrpl	r2, r3, #31
 800c5f0:	005b      	lslpl	r3, r3, #1
 800c5f2:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800c5f6:	2400      	movs	r4, #0
 800c5f8:	0fda      	lsrs	r2, r3, #31
 800c5fa:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c5fe:	107f      	asrs	r7, r7, #1
 800c600:	005b      	lsls	r3, r3, #1
 800c602:	2516      	movs	r5, #22
 800c604:	4620      	mov	r0, r4
 800c606:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c60a:	1886      	adds	r6, r0, r2
 800c60c:	428e      	cmp	r6, r1
 800c60e:	bfde      	ittt	le
 800c610:	1b89      	suble	r1, r1, r6
 800c612:	18b0      	addle	r0, r6, r2
 800c614:	18a4      	addle	r4, r4, r2
 800c616:	0049      	lsls	r1, r1, #1
 800c618:	3d01      	subs	r5, #1
 800c61a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800c61e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800c622:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c626:	d1f0      	bne.n	800c60a <__ieee754_sqrt+0x92>
 800c628:	462a      	mov	r2, r5
 800c62a:	f04f 0e20 	mov.w	lr, #32
 800c62e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c632:	4281      	cmp	r1, r0
 800c634:	eb06 0c05 	add.w	ip, r6, r5
 800c638:	dc02      	bgt.n	800c640 <__ieee754_sqrt+0xc8>
 800c63a:	d113      	bne.n	800c664 <__ieee754_sqrt+0xec>
 800c63c:	459c      	cmp	ip, r3
 800c63e:	d811      	bhi.n	800c664 <__ieee754_sqrt+0xec>
 800c640:	f1bc 0f00 	cmp.w	ip, #0
 800c644:	eb0c 0506 	add.w	r5, ip, r6
 800c648:	da43      	bge.n	800c6d2 <__ieee754_sqrt+0x15a>
 800c64a:	2d00      	cmp	r5, #0
 800c64c:	db41      	blt.n	800c6d2 <__ieee754_sqrt+0x15a>
 800c64e:	f100 0801 	add.w	r8, r0, #1
 800c652:	1a09      	subs	r1, r1, r0
 800c654:	459c      	cmp	ip, r3
 800c656:	bf88      	it	hi
 800c658:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800c65c:	eba3 030c 	sub.w	r3, r3, ip
 800c660:	4432      	add	r2, r6
 800c662:	4640      	mov	r0, r8
 800c664:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800c668:	f1be 0e01 	subs.w	lr, lr, #1
 800c66c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c670:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c674:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c678:	d1db      	bne.n	800c632 <__ieee754_sqrt+0xba>
 800c67a:	430b      	orrs	r3, r1
 800c67c:	d006      	beq.n	800c68c <__ieee754_sqrt+0x114>
 800c67e:	1c50      	adds	r0, r2, #1
 800c680:	bf13      	iteet	ne
 800c682:	3201      	addne	r2, #1
 800c684:	3401      	addeq	r4, #1
 800c686:	4672      	moveq	r2, lr
 800c688:	f022 0201 	bicne.w	r2, r2, #1
 800c68c:	1063      	asrs	r3, r4, #1
 800c68e:	0852      	lsrs	r2, r2, #1
 800c690:	07e1      	lsls	r1, r4, #31
 800c692:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c696:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c69a:	bf48      	it	mi
 800c69c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c6a0:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800c6a4:	4614      	mov	r4, r2
 800c6a6:	e781      	b.n	800c5ac <__ieee754_sqrt+0x34>
 800c6a8:	0ad9      	lsrs	r1, r3, #11
 800c6aa:	3815      	subs	r0, #21
 800c6ac:	055b      	lsls	r3, r3, #21
 800c6ae:	2900      	cmp	r1, #0
 800c6b0:	d0fa      	beq.n	800c6a8 <__ieee754_sqrt+0x130>
 800c6b2:	02cd      	lsls	r5, r1, #11
 800c6b4:	d50a      	bpl.n	800c6cc <__ieee754_sqrt+0x154>
 800c6b6:	f1c2 0420 	rsb	r4, r2, #32
 800c6ba:	fa23 f404 	lsr.w	r4, r3, r4
 800c6be:	1e55      	subs	r5, r2, #1
 800c6c0:	4093      	lsls	r3, r2
 800c6c2:	4321      	orrs	r1, r4
 800c6c4:	1b42      	subs	r2, r0, r5
 800c6c6:	e78a      	b.n	800c5de <__ieee754_sqrt+0x66>
 800c6c8:	4610      	mov	r0, r2
 800c6ca:	e7f0      	b.n	800c6ae <__ieee754_sqrt+0x136>
 800c6cc:	0049      	lsls	r1, r1, #1
 800c6ce:	3201      	adds	r2, #1
 800c6d0:	e7ef      	b.n	800c6b2 <__ieee754_sqrt+0x13a>
 800c6d2:	4680      	mov	r8, r0
 800c6d4:	e7bd      	b.n	800c652 <__ieee754_sqrt+0xda>
 800c6d6:	bf00      	nop
 800c6d8:	7ff00000 	.word	0x7ff00000
 800c6dc:	00000000 	.word	0x00000000

0800c6e0 <__kernel_cos>:
 800c6e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6e4:	ec57 6b10 	vmov	r6, r7, d0
 800c6e8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800c6ec:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800c6f0:	ed8d 1b00 	vstr	d1, [sp]
 800c6f4:	da07      	bge.n	800c706 <__kernel_cos+0x26>
 800c6f6:	ee10 0a10 	vmov	r0, s0
 800c6fa:	4639      	mov	r1, r7
 800c6fc:	f7f4 f9d8 	bl	8000ab0 <__aeabi_d2iz>
 800c700:	2800      	cmp	r0, #0
 800c702:	f000 8088 	beq.w	800c816 <__kernel_cos+0x136>
 800c706:	4632      	mov	r2, r6
 800c708:	463b      	mov	r3, r7
 800c70a:	4630      	mov	r0, r6
 800c70c:	4639      	mov	r1, r7
 800c70e:	f7f3 ff1f 	bl	8000550 <__aeabi_dmul>
 800c712:	4b51      	ldr	r3, [pc, #324]	; (800c858 <__kernel_cos+0x178>)
 800c714:	2200      	movs	r2, #0
 800c716:	4604      	mov	r4, r0
 800c718:	460d      	mov	r5, r1
 800c71a:	f7f3 ff19 	bl	8000550 <__aeabi_dmul>
 800c71e:	a340      	add	r3, pc, #256	; (adr r3, 800c820 <__kernel_cos+0x140>)
 800c720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c724:	4682      	mov	sl, r0
 800c726:	468b      	mov	fp, r1
 800c728:	4620      	mov	r0, r4
 800c72a:	4629      	mov	r1, r5
 800c72c:	f7f3 ff10 	bl	8000550 <__aeabi_dmul>
 800c730:	a33d      	add	r3, pc, #244	; (adr r3, 800c828 <__kernel_cos+0x148>)
 800c732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c736:	f7f3 fd55 	bl	80001e4 <__adddf3>
 800c73a:	4622      	mov	r2, r4
 800c73c:	462b      	mov	r3, r5
 800c73e:	f7f3 ff07 	bl	8000550 <__aeabi_dmul>
 800c742:	a33b      	add	r3, pc, #236	; (adr r3, 800c830 <__kernel_cos+0x150>)
 800c744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c748:	f7f3 fd4a 	bl	80001e0 <__aeabi_dsub>
 800c74c:	4622      	mov	r2, r4
 800c74e:	462b      	mov	r3, r5
 800c750:	f7f3 fefe 	bl	8000550 <__aeabi_dmul>
 800c754:	a338      	add	r3, pc, #224	; (adr r3, 800c838 <__kernel_cos+0x158>)
 800c756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c75a:	f7f3 fd43 	bl	80001e4 <__adddf3>
 800c75e:	4622      	mov	r2, r4
 800c760:	462b      	mov	r3, r5
 800c762:	f7f3 fef5 	bl	8000550 <__aeabi_dmul>
 800c766:	a336      	add	r3, pc, #216	; (adr r3, 800c840 <__kernel_cos+0x160>)
 800c768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c76c:	f7f3 fd38 	bl	80001e0 <__aeabi_dsub>
 800c770:	4622      	mov	r2, r4
 800c772:	462b      	mov	r3, r5
 800c774:	f7f3 feec 	bl	8000550 <__aeabi_dmul>
 800c778:	a333      	add	r3, pc, #204	; (adr r3, 800c848 <__kernel_cos+0x168>)
 800c77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c77e:	f7f3 fd31 	bl	80001e4 <__adddf3>
 800c782:	4622      	mov	r2, r4
 800c784:	462b      	mov	r3, r5
 800c786:	f7f3 fee3 	bl	8000550 <__aeabi_dmul>
 800c78a:	4622      	mov	r2, r4
 800c78c:	462b      	mov	r3, r5
 800c78e:	f7f3 fedf 	bl	8000550 <__aeabi_dmul>
 800c792:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c796:	4604      	mov	r4, r0
 800c798:	460d      	mov	r5, r1
 800c79a:	4630      	mov	r0, r6
 800c79c:	4639      	mov	r1, r7
 800c79e:	f7f3 fed7 	bl	8000550 <__aeabi_dmul>
 800c7a2:	460b      	mov	r3, r1
 800c7a4:	4602      	mov	r2, r0
 800c7a6:	4629      	mov	r1, r5
 800c7a8:	4620      	mov	r0, r4
 800c7aa:	f7f3 fd19 	bl	80001e0 <__aeabi_dsub>
 800c7ae:	4b2b      	ldr	r3, [pc, #172]	; (800c85c <__kernel_cos+0x17c>)
 800c7b0:	4598      	cmp	r8, r3
 800c7b2:	4606      	mov	r6, r0
 800c7b4:	460f      	mov	r7, r1
 800c7b6:	dc10      	bgt.n	800c7da <__kernel_cos+0xfa>
 800c7b8:	4602      	mov	r2, r0
 800c7ba:	460b      	mov	r3, r1
 800c7bc:	4650      	mov	r0, sl
 800c7be:	4659      	mov	r1, fp
 800c7c0:	f7f3 fd0e 	bl	80001e0 <__aeabi_dsub>
 800c7c4:	460b      	mov	r3, r1
 800c7c6:	4926      	ldr	r1, [pc, #152]	; (800c860 <__kernel_cos+0x180>)
 800c7c8:	4602      	mov	r2, r0
 800c7ca:	2000      	movs	r0, #0
 800c7cc:	f7f3 fd08 	bl	80001e0 <__aeabi_dsub>
 800c7d0:	ec41 0b10 	vmov	d0, r0, r1
 800c7d4:	b003      	add	sp, #12
 800c7d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7da:	4b22      	ldr	r3, [pc, #136]	; (800c864 <__kernel_cos+0x184>)
 800c7dc:	4920      	ldr	r1, [pc, #128]	; (800c860 <__kernel_cos+0x180>)
 800c7de:	4598      	cmp	r8, r3
 800c7e0:	bfcc      	ite	gt
 800c7e2:	4d21      	ldrgt	r5, [pc, #132]	; (800c868 <__kernel_cos+0x188>)
 800c7e4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800c7e8:	2400      	movs	r4, #0
 800c7ea:	4622      	mov	r2, r4
 800c7ec:	462b      	mov	r3, r5
 800c7ee:	2000      	movs	r0, #0
 800c7f0:	f7f3 fcf6 	bl	80001e0 <__aeabi_dsub>
 800c7f4:	4622      	mov	r2, r4
 800c7f6:	4680      	mov	r8, r0
 800c7f8:	4689      	mov	r9, r1
 800c7fa:	462b      	mov	r3, r5
 800c7fc:	4650      	mov	r0, sl
 800c7fe:	4659      	mov	r1, fp
 800c800:	f7f3 fcee 	bl	80001e0 <__aeabi_dsub>
 800c804:	4632      	mov	r2, r6
 800c806:	463b      	mov	r3, r7
 800c808:	f7f3 fcea 	bl	80001e0 <__aeabi_dsub>
 800c80c:	4602      	mov	r2, r0
 800c80e:	460b      	mov	r3, r1
 800c810:	4640      	mov	r0, r8
 800c812:	4649      	mov	r1, r9
 800c814:	e7da      	b.n	800c7cc <__kernel_cos+0xec>
 800c816:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800c850 <__kernel_cos+0x170>
 800c81a:	e7db      	b.n	800c7d4 <__kernel_cos+0xf4>
 800c81c:	f3af 8000 	nop.w
 800c820:	be8838d4 	.word	0xbe8838d4
 800c824:	bda8fae9 	.word	0xbda8fae9
 800c828:	bdb4b1c4 	.word	0xbdb4b1c4
 800c82c:	3e21ee9e 	.word	0x3e21ee9e
 800c830:	809c52ad 	.word	0x809c52ad
 800c834:	3e927e4f 	.word	0x3e927e4f
 800c838:	19cb1590 	.word	0x19cb1590
 800c83c:	3efa01a0 	.word	0x3efa01a0
 800c840:	16c15177 	.word	0x16c15177
 800c844:	3f56c16c 	.word	0x3f56c16c
 800c848:	5555554c 	.word	0x5555554c
 800c84c:	3fa55555 	.word	0x3fa55555
 800c850:	00000000 	.word	0x00000000
 800c854:	3ff00000 	.word	0x3ff00000
 800c858:	3fe00000 	.word	0x3fe00000
 800c85c:	3fd33332 	.word	0x3fd33332
 800c860:	3ff00000 	.word	0x3ff00000
 800c864:	3fe90000 	.word	0x3fe90000
 800c868:	3fd20000 	.word	0x3fd20000
 800c86c:	00000000 	.word	0x00000000

0800c870 <__kernel_rem_pio2>:
 800c870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c874:	ed2d 8b02 	vpush	{d8}
 800c878:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800c87c:	f112 0f14 	cmn.w	r2, #20
 800c880:	9308      	str	r3, [sp, #32]
 800c882:	9101      	str	r1, [sp, #4]
 800c884:	4bc4      	ldr	r3, [pc, #784]	; (800cb98 <__kernel_rem_pio2+0x328>)
 800c886:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800c888:	900b      	str	r0, [sp, #44]	; 0x2c
 800c88a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c88e:	9302      	str	r3, [sp, #8]
 800c890:	9b08      	ldr	r3, [sp, #32]
 800c892:	f103 33ff 	add.w	r3, r3, #4294967295
 800c896:	bfa8      	it	ge
 800c898:	1ed4      	subge	r4, r2, #3
 800c89a:	9306      	str	r3, [sp, #24]
 800c89c:	bfb2      	itee	lt
 800c89e:	2400      	movlt	r4, #0
 800c8a0:	2318      	movge	r3, #24
 800c8a2:	fb94 f4f3 	sdivge	r4, r4, r3
 800c8a6:	f06f 0317 	mvn.w	r3, #23
 800c8aa:	fb04 3303 	mla	r3, r4, r3, r3
 800c8ae:	eb03 0a02 	add.w	sl, r3, r2
 800c8b2:	9b02      	ldr	r3, [sp, #8]
 800c8b4:	9a06      	ldr	r2, [sp, #24]
 800c8b6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800cb88 <__kernel_rem_pio2+0x318>
 800c8ba:	eb03 0802 	add.w	r8, r3, r2
 800c8be:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c8c0:	1aa7      	subs	r7, r4, r2
 800c8c2:	ae22      	add	r6, sp, #136	; 0x88
 800c8c4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c8c8:	2500      	movs	r5, #0
 800c8ca:	4545      	cmp	r5, r8
 800c8cc:	dd13      	ble.n	800c8f6 <__kernel_rem_pio2+0x86>
 800c8ce:	9b08      	ldr	r3, [sp, #32]
 800c8d0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800cb88 <__kernel_rem_pio2+0x318>
 800c8d4:	aa22      	add	r2, sp, #136	; 0x88
 800c8d6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c8da:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800c8de:	f04f 0800 	mov.w	r8, #0
 800c8e2:	9b02      	ldr	r3, [sp, #8]
 800c8e4:	4598      	cmp	r8, r3
 800c8e6:	dc2f      	bgt.n	800c948 <__kernel_rem_pio2+0xd8>
 800c8e8:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c8ec:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800c8f0:	462f      	mov	r7, r5
 800c8f2:	2600      	movs	r6, #0
 800c8f4:	e01b      	b.n	800c92e <__kernel_rem_pio2+0xbe>
 800c8f6:	42ef      	cmn	r7, r5
 800c8f8:	d407      	bmi.n	800c90a <__kernel_rem_pio2+0x9a>
 800c8fa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c8fe:	f7f3 fdbd 	bl	800047c <__aeabi_i2d>
 800c902:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c906:	3501      	adds	r5, #1
 800c908:	e7df      	b.n	800c8ca <__kernel_rem_pio2+0x5a>
 800c90a:	ec51 0b18 	vmov	r0, r1, d8
 800c90e:	e7f8      	b.n	800c902 <__kernel_rem_pio2+0x92>
 800c910:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c914:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c918:	f7f3 fe1a 	bl	8000550 <__aeabi_dmul>
 800c91c:	4602      	mov	r2, r0
 800c91e:	460b      	mov	r3, r1
 800c920:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c924:	f7f3 fc5e 	bl	80001e4 <__adddf3>
 800c928:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c92c:	3601      	adds	r6, #1
 800c92e:	9b06      	ldr	r3, [sp, #24]
 800c930:	429e      	cmp	r6, r3
 800c932:	f1a7 0708 	sub.w	r7, r7, #8
 800c936:	ddeb      	ble.n	800c910 <__kernel_rem_pio2+0xa0>
 800c938:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c93c:	f108 0801 	add.w	r8, r8, #1
 800c940:	ecab 7b02 	vstmia	fp!, {d7}
 800c944:	3508      	adds	r5, #8
 800c946:	e7cc      	b.n	800c8e2 <__kernel_rem_pio2+0x72>
 800c948:	9b02      	ldr	r3, [sp, #8]
 800c94a:	aa0e      	add	r2, sp, #56	; 0x38
 800c94c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c950:	930d      	str	r3, [sp, #52]	; 0x34
 800c952:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c954:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c958:	9c02      	ldr	r4, [sp, #8]
 800c95a:	930c      	str	r3, [sp, #48]	; 0x30
 800c95c:	00e3      	lsls	r3, r4, #3
 800c95e:	930a      	str	r3, [sp, #40]	; 0x28
 800c960:	ab9a      	add	r3, sp, #616	; 0x268
 800c962:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c966:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800c96a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800c96e:	ab72      	add	r3, sp, #456	; 0x1c8
 800c970:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800c974:	46c3      	mov	fp, r8
 800c976:	46a1      	mov	r9, r4
 800c978:	f1b9 0f00 	cmp.w	r9, #0
 800c97c:	f1a5 0508 	sub.w	r5, r5, #8
 800c980:	dc77      	bgt.n	800ca72 <__kernel_rem_pio2+0x202>
 800c982:	ec47 6b10 	vmov	d0, r6, r7
 800c986:	4650      	mov	r0, sl
 800c988:	f000 fbce 	bl	800d128 <scalbn>
 800c98c:	ec57 6b10 	vmov	r6, r7, d0
 800c990:	2200      	movs	r2, #0
 800c992:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c996:	ee10 0a10 	vmov	r0, s0
 800c99a:	4639      	mov	r1, r7
 800c99c:	f7f3 fdd8 	bl	8000550 <__aeabi_dmul>
 800c9a0:	ec41 0b10 	vmov	d0, r0, r1
 800c9a4:	f7fe faa4 	bl	800aef0 <floor>
 800c9a8:	4b7c      	ldr	r3, [pc, #496]	; (800cb9c <__kernel_rem_pio2+0x32c>)
 800c9aa:	ec51 0b10 	vmov	r0, r1, d0
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	f7f3 fdce 	bl	8000550 <__aeabi_dmul>
 800c9b4:	4602      	mov	r2, r0
 800c9b6:	460b      	mov	r3, r1
 800c9b8:	4630      	mov	r0, r6
 800c9ba:	4639      	mov	r1, r7
 800c9bc:	f7f3 fc10 	bl	80001e0 <__aeabi_dsub>
 800c9c0:	460f      	mov	r7, r1
 800c9c2:	4606      	mov	r6, r0
 800c9c4:	f7f4 f874 	bl	8000ab0 <__aeabi_d2iz>
 800c9c8:	9004      	str	r0, [sp, #16]
 800c9ca:	f7f3 fd57 	bl	800047c <__aeabi_i2d>
 800c9ce:	4602      	mov	r2, r0
 800c9d0:	460b      	mov	r3, r1
 800c9d2:	4630      	mov	r0, r6
 800c9d4:	4639      	mov	r1, r7
 800c9d6:	f7f3 fc03 	bl	80001e0 <__aeabi_dsub>
 800c9da:	f1ba 0f00 	cmp.w	sl, #0
 800c9de:	4606      	mov	r6, r0
 800c9e0:	460f      	mov	r7, r1
 800c9e2:	dd6d      	ble.n	800cac0 <__kernel_rem_pio2+0x250>
 800c9e4:	1e62      	subs	r2, r4, #1
 800c9e6:	ab0e      	add	r3, sp, #56	; 0x38
 800c9e8:	9d04      	ldr	r5, [sp, #16]
 800c9ea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c9ee:	f1ca 0118 	rsb	r1, sl, #24
 800c9f2:	fa40 f301 	asr.w	r3, r0, r1
 800c9f6:	441d      	add	r5, r3
 800c9f8:	408b      	lsls	r3, r1
 800c9fa:	1ac0      	subs	r0, r0, r3
 800c9fc:	ab0e      	add	r3, sp, #56	; 0x38
 800c9fe:	9504      	str	r5, [sp, #16]
 800ca00:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800ca04:	f1ca 0317 	rsb	r3, sl, #23
 800ca08:	fa40 fb03 	asr.w	fp, r0, r3
 800ca0c:	f1bb 0f00 	cmp.w	fp, #0
 800ca10:	dd65      	ble.n	800cade <__kernel_rem_pio2+0x26e>
 800ca12:	9b04      	ldr	r3, [sp, #16]
 800ca14:	2200      	movs	r2, #0
 800ca16:	3301      	adds	r3, #1
 800ca18:	9304      	str	r3, [sp, #16]
 800ca1a:	4615      	mov	r5, r2
 800ca1c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ca20:	4294      	cmp	r4, r2
 800ca22:	f300 809c 	bgt.w	800cb5e <__kernel_rem_pio2+0x2ee>
 800ca26:	f1ba 0f00 	cmp.w	sl, #0
 800ca2a:	dd07      	ble.n	800ca3c <__kernel_rem_pio2+0x1cc>
 800ca2c:	f1ba 0f01 	cmp.w	sl, #1
 800ca30:	f000 80c0 	beq.w	800cbb4 <__kernel_rem_pio2+0x344>
 800ca34:	f1ba 0f02 	cmp.w	sl, #2
 800ca38:	f000 80c6 	beq.w	800cbc8 <__kernel_rem_pio2+0x358>
 800ca3c:	f1bb 0f02 	cmp.w	fp, #2
 800ca40:	d14d      	bne.n	800cade <__kernel_rem_pio2+0x26e>
 800ca42:	4632      	mov	r2, r6
 800ca44:	463b      	mov	r3, r7
 800ca46:	4956      	ldr	r1, [pc, #344]	; (800cba0 <__kernel_rem_pio2+0x330>)
 800ca48:	2000      	movs	r0, #0
 800ca4a:	f7f3 fbc9 	bl	80001e0 <__aeabi_dsub>
 800ca4e:	4606      	mov	r6, r0
 800ca50:	460f      	mov	r7, r1
 800ca52:	2d00      	cmp	r5, #0
 800ca54:	d043      	beq.n	800cade <__kernel_rem_pio2+0x26e>
 800ca56:	4650      	mov	r0, sl
 800ca58:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800cb90 <__kernel_rem_pio2+0x320>
 800ca5c:	f000 fb64 	bl	800d128 <scalbn>
 800ca60:	4630      	mov	r0, r6
 800ca62:	4639      	mov	r1, r7
 800ca64:	ec53 2b10 	vmov	r2, r3, d0
 800ca68:	f7f3 fbba 	bl	80001e0 <__aeabi_dsub>
 800ca6c:	4606      	mov	r6, r0
 800ca6e:	460f      	mov	r7, r1
 800ca70:	e035      	b.n	800cade <__kernel_rem_pio2+0x26e>
 800ca72:	4b4c      	ldr	r3, [pc, #304]	; (800cba4 <__kernel_rem_pio2+0x334>)
 800ca74:	2200      	movs	r2, #0
 800ca76:	4630      	mov	r0, r6
 800ca78:	4639      	mov	r1, r7
 800ca7a:	f7f3 fd69 	bl	8000550 <__aeabi_dmul>
 800ca7e:	f7f4 f817 	bl	8000ab0 <__aeabi_d2iz>
 800ca82:	f7f3 fcfb 	bl	800047c <__aeabi_i2d>
 800ca86:	4602      	mov	r2, r0
 800ca88:	460b      	mov	r3, r1
 800ca8a:	ec43 2b18 	vmov	d8, r2, r3
 800ca8e:	4b46      	ldr	r3, [pc, #280]	; (800cba8 <__kernel_rem_pio2+0x338>)
 800ca90:	2200      	movs	r2, #0
 800ca92:	f7f3 fd5d 	bl	8000550 <__aeabi_dmul>
 800ca96:	4602      	mov	r2, r0
 800ca98:	460b      	mov	r3, r1
 800ca9a:	4630      	mov	r0, r6
 800ca9c:	4639      	mov	r1, r7
 800ca9e:	f7f3 fb9f 	bl	80001e0 <__aeabi_dsub>
 800caa2:	f7f4 f805 	bl	8000ab0 <__aeabi_d2iz>
 800caa6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800caaa:	f84b 0b04 	str.w	r0, [fp], #4
 800caae:	ec51 0b18 	vmov	r0, r1, d8
 800cab2:	f7f3 fb97 	bl	80001e4 <__adddf3>
 800cab6:	f109 39ff 	add.w	r9, r9, #4294967295
 800caba:	4606      	mov	r6, r0
 800cabc:	460f      	mov	r7, r1
 800cabe:	e75b      	b.n	800c978 <__kernel_rem_pio2+0x108>
 800cac0:	d106      	bne.n	800cad0 <__kernel_rem_pio2+0x260>
 800cac2:	1e63      	subs	r3, r4, #1
 800cac4:	aa0e      	add	r2, sp, #56	; 0x38
 800cac6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800caca:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800cace:	e79d      	b.n	800ca0c <__kernel_rem_pio2+0x19c>
 800cad0:	4b36      	ldr	r3, [pc, #216]	; (800cbac <__kernel_rem_pio2+0x33c>)
 800cad2:	2200      	movs	r2, #0
 800cad4:	f7f3 ffc2 	bl	8000a5c <__aeabi_dcmpge>
 800cad8:	2800      	cmp	r0, #0
 800cada:	d13d      	bne.n	800cb58 <__kernel_rem_pio2+0x2e8>
 800cadc:	4683      	mov	fp, r0
 800cade:	2200      	movs	r2, #0
 800cae0:	2300      	movs	r3, #0
 800cae2:	4630      	mov	r0, r6
 800cae4:	4639      	mov	r1, r7
 800cae6:	f7f3 ff9b 	bl	8000a20 <__aeabi_dcmpeq>
 800caea:	2800      	cmp	r0, #0
 800caec:	f000 80c0 	beq.w	800cc70 <__kernel_rem_pio2+0x400>
 800caf0:	1e65      	subs	r5, r4, #1
 800caf2:	462b      	mov	r3, r5
 800caf4:	2200      	movs	r2, #0
 800caf6:	9902      	ldr	r1, [sp, #8]
 800caf8:	428b      	cmp	r3, r1
 800cafa:	da6c      	bge.n	800cbd6 <__kernel_rem_pio2+0x366>
 800cafc:	2a00      	cmp	r2, #0
 800cafe:	f000 8089 	beq.w	800cc14 <__kernel_rem_pio2+0x3a4>
 800cb02:	ab0e      	add	r3, sp, #56	; 0x38
 800cb04:	f1aa 0a18 	sub.w	sl, sl, #24
 800cb08:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	f000 80ad 	beq.w	800cc6c <__kernel_rem_pio2+0x3fc>
 800cb12:	4650      	mov	r0, sl
 800cb14:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800cb90 <__kernel_rem_pio2+0x320>
 800cb18:	f000 fb06 	bl	800d128 <scalbn>
 800cb1c:	ab9a      	add	r3, sp, #616	; 0x268
 800cb1e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800cb22:	ec57 6b10 	vmov	r6, r7, d0
 800cb26:	00ec      	lsls	r4, r5, #3
 800cb28:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800cb2c:	46aa      	mov	sl, r5
 800cb2e:	f1ba 0f00 	cmp.w	sl, #0
 800cb32:	f280 80d6 	bge.w	800cce2 <__kernel_rem_pio2+0x472>
 800cb36:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800cb88 <__kernel_rem_pio2+0x318>
 800cb3a:	462e      	mov	r6, r5
 800cb3c:	2e00      	cmp	r6, #0
 800cb3e:	f2c0 8104 	blt.w	800cd4a <__kernel_rem_pio2+0x4da>
 800cb42:	ab72      	add	r3, sp, #456	; 0x1c8
 800cb44:	ed8d 8b06 	vstr	d8, [sp, #24]
 800cb48:	f8df a064 	ldr.w	sl, [pc, #100]	; 800cbb0 <__kernel_rem_pio2+0x340>
 800cb4c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800cb50:	f04f 0800 	mov.w	r8, #0
 800cb54:	1baf      	subs	r7, r5, r6
 800cb56:	e0ea      	b.n	800cd2e <__kernel_rem_pio2+0x4be>
 800cb58:	f04f 0b02 	mov.w	fp, #2
 800cb5c:	e759      	b.n	800ca12 <__kernel_rem_pio2+0x1a2>
 800cb5e:	f8d8 3000 	ldr.w	r3, [r8]
 800cb62:	b955      	cbnz	r5, 800cb7a <__kernel_rem_pio2+0x30a>
 800cb64:	b123      	cbz	r3, 800cb70 <__kernel_rem_pio2+0x300>
 800cb66:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800cb6a:	f8c8 3000 	str.w	r3, [r8]
 800cb6e:	2301      	movs	r3, #1
 800cb70:	3201      	adds	r2, #1
 800cb72:	f108 0804 	add.w	r8, r8, #4
 800cb76:	461d      	mov	r5, r3
 800cb78:	e752      	b.n	800ca20 <__kernel_rem_pio2+0x1b0>
 800cb7a:	1acb      	subs	r3, r1, r3
 800cb7c:	f8c8 3000 	str.w	r3, [r8]
 800cb80:	462b      	mov	r3, r5
 800cb82:	e7f5      	b.n	800cb70 <__kernel_rem_pio2+0x300>
 800cb84:	f3af 8000 	nop.w
	...
 800cb94:	3ff00000 	.word	0x3ff00000
 800cb98:	0800d470 	.word	0x0800d470
 800cb9c:	40200000 	.word	0x40200000
 800cba0:	3ff00000 	.word	0x3ff00000
 800cba4:	3e700000 	.word	0x3e700000
 800cba8:	41700000 	.word	0x41700000
 800cbac:	3fe00000 	.word	0x3fe00000
 800cbb0:	0800d430 	.word	0x0800d430
 800cbb4:	1e62      	subs	r2, r4, #1
 800cbb6:	ab0e      	add	r3, sp, #56	; 0x38
 800cbb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbbc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800cbc0:	a90e      	add	r1, sp, #56	; 0x38
 800cbc2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800cbc6:	e739      	b.n	800ca3c <__kernel_rem_pio2+0x1cc>
 800cbc8:	1e62      	subs	r2, r4, #1
 800cbca:	ab0e      	add	r3, sp, #56	; 0x38
 800cbcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbd0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800cbd4:	e7f4      	b.n	800cbc0 <__kernel_rem_pio2+0x350>
 800cbd6:	a90e      	add	r1, sp, #56	; 0x38
 800cbd8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800cbdc:	3b01      	subs	r3, #1
 800cbde:	430a      	orrs	r2, r1
 800cbe0:	e789      	b.n	800caf6 <__kernel_rem_pio2+0x286>
 800cbe2:	3301      	adds	r3, #1
 800cbe4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800cbe8:	2900      	cmp	r1, #0
 800cbea:	d0fa      	beq.n	800cbe2 <__kernel_rem_pio2+0x372>
 800cbec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cbee:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800cbf2:	446a      	add	r2, sp
 800cbf4:	3a98      	subs	r2, #152	; 0x98
 800cbf6:	920a      	str	r2, [sp, #40]	; 0x28
 800cbf8:	9a08      	ldr	r2, [sp, #32]
 800cbfa:	18e3      	adds	r3, r4, r3
 800cbfc:	18a5      	adds	r5, r4, r2
 800cbfe:	aa22      	add	r2, sp, #136	; 0x88
 800cc00:	f104 0801 	add.w	r8, r4, #1
 800cc04:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800cc08:	9304      	str	r3, [sp, #16]
 800cc0a:	9b04      	ldr	r3, [sp, #16]
 800cc0c:	4543      	cmp	r3, r8
 800cc0e:	da04      	bge.n	800cc1a <__kernel_rem_pio2+0x3aa>
 800cc10:	461c      	mov	r4, r3
 800cc12:	e6a3      	b.n	800c95c <__kernel_rem_pio2+0xec>
 800cc14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cc16:	2301      	movs	r3, #1
 800cc18:	e7e4      	b.n	800cbe4 <__kernel_rem_pio2+0x374>
 800cc1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc1c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800cc20:	f7f3 fc2c 	bl	800047c <__aeabi_i2d>
 800cc24:	e8e5 0102 	strd	r0, r1, [r5], #8
 800cc28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc2a:	46ab      	mov	fp, r5
 800cc2c:	461c      	mov	r4, r3
 800cc2e:	f04f 0900 	mov.w	r9, #0
 800cc32:	2600      	movs	r6, #0
 800cc34:	2700      	movs	r7, #0
 800cc36:	9b06      	ldr	r3, [sp, #24]
 800cc38:	4599      	cmp	r9, r3
 800cc3a:	dd06      	ble.n	800cc4a <__kernel_rem_pio2+0x3da>
 800cc3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc3e:	e8e3 6702 	strd	r6, r7, [r3], #8
 800cc42:	f108 0801 	add.w	r8, r8, #1
 800cc46:	930a      	str	r3, [sp, #40]	; 0x28
 800cc48:	e7df      	b.n	800cc0a <__kernel_rem_pio2+0x39a>
 800cc4a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800cc4e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800cc52:	f7f3 fc7d 	bl	8000550 <__aeabi_dmul>
 800cc56:	4602      	mov	r2, r0
 800cc58:	460b      	mov	r3, r1
 800cc5a:	4630      	mov	r0, r6
 800cc5c:	4639      	mov	r1, r7
 800cc5e:	f7f3 fac1 	bl	80001e4 <__adddf3>
 800cc62:	f109 0901 	add.w	r9, r9, #1
 800cc66:	4606      	mov	r6, r0
 800cc68:	460f      	mov	r7, r1
 800cc6a:	e7e4      	b.n	800cc36 <__kernel_rem_pio2+0x3c6>
 800cc6c:	3d01      	subs	r5, #1
 800cc6e:	e748      	b.n	800cb02 <__kernel_rem_pio2+0x292>
 800cc70:	ec47 6b10 	vmov	d0, r6, r7
 800cc74:	f1ca 0000 	rsb	r0, sl, #0
 800cc78:	f000 fa56 	bl	800d128 <scalbn>
 800cc7c:	ec57 6b10 	vmov	r6, r7, d0
 800cc80:	4ba0      	ldr	r3, [pc, #640]	; (800cf04 <__kernel_rem_pio2+0x694>)
 800cc82:	ee10 0a10 	vmov	r0, s0
 800cc86:	2200      	movs	r2, #0
 800cc88:	4639      	mov	r1, r7
 800cc8a:	f7f3 fee7 	bl	8000a5c <__aeabi_dcmpge>
 800cc8e:	b1f8      	cbz	r0, 800ccd0 <__kernel_rem_pio2+0x460>
 800cc90:	4b9d      	ldr	r3, [pc, #628]	; (800cf08 <__kernel_rem_pio2+0x698>)
 800cc92:	2200      	movs	r2, #0
 800cc94:	4630      	mov	r0, r6
 800cc96:	4639      	mov	r1, r7
 800cc98:	f7f3 fc5a 	bl	8000550 <__aeabi_dmul>
 800cc9c:	f7f3 ff08 	bl	8000ab0 <__aeabi_d2iz>
 800cca0:	4680      	mov	r8, r0
 800cca2:	f7f3 fbeb 	bl	800047c <__aeabi_i2d>
 800cca6:	4b97      	ldr	r3, [pc, #604]	; (800cf04 <__kernel_rem_pio2+0x694>)
 800cca8:	2200      	movs	r2, #0
 800ccaa:	f7f3 fc51 	bl	8000550 <__aeabi_dmul>
 800ccae:	460b      	mov	r3, r1
 800ccb0:	4602      	mov	r2, r0
 800ccb2:	4639      	mov	r1, r7
 800ccb4:	4630      	mov	r0, r6
 800ccb6:	f7f3 fa93 	bl	80001e0 <__aeabi_dsub>
 800ccba:	f7f3 fef9 	bl	8000ab0 <__aeabi_d2iz>
 800ccbe:	1c65      	adds	r5, r4, #1
 800ccc0:	ab0e      	add	r3, sp, #56	; 0x38
 800ccc2:	f10a 0a18 	add.w	sl, sl, #24
 800ccc6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800ccca:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800ccce:	e720      	b.n	800cb12 <__kernel_rem_pio2+0x2a2>
 800ccd0:	4630      	mov	r0, r6
 800ccd2:	4639      	mov	r1, r7
 800ccd4:	f7f3 feec 	bl	8000ab0 <__aeabi_d2iz>
 800ccd8:	ab0e      	add	r3, sp, #56	; 0x38
 800ccda:	4625      	mov	r5, r4
 800ccdc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800cce0:	e717      	b.n	800cb12 <__kernel_rem_pio2+0x2a2>
 800cce2:	ab0e      	add	r3, sp, #56	; 0x38
 800cce4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800cce8:	f7f3 fbc8 	bl	800047c <__aeabi_i2d>
 800ccec:	4632      	mov	r2, r6
 800ccee:	463b      	mov	r3, r7
 800ccf0:	f7f3 fc2e 	bl	8000550 <__aeabi_dmul>
 800ccf4:	4b84      	ldr	r3, [pc, #528]	; (800cf08 <__kernel_rem_pio2+0x698>)
 800ccf6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	4630      	mov	r0, r6
 800ccfe:	4639      	mov	r1, r7
 800cd00:	f7f3 fc26 	bl	8000550 <__aeabi_dmul>
 800cd04:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd08:	4606      	mov	r6, r0
 800cd0a:	460f      	mov	r7, r1
 800cd0c:	e70f      	b.n	800cb2e <__kernel_rem_pio2+0x2be>
 800cd0e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800cd12:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800cd16:	f7f3 fc1b 	bl	8000550 <__aeabi_dmul>
 800cd1a:	4602      	mov	r2, r0
 800cd1c:	460b      	mov	r3, r1
 800cd1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cd22:	f7f3 fa5f 	bl	80001e4 <__adddf3>
 800cd26:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cd2a:	f108 0801 	add.w	r8, r8, #1
 800cd2e:	9b02      	ldr	r3, [sp, #8]
 800cd30:	4598      	cmp	r8, r3
 800cd32:	dc01      	bgt.n	800cd38 <__kernel_rem_pio2+0x4c8>
 800cd34:	45b8      	cmp	r8, r7
 800cd36:	ddea      	ble.n	800cd0e <__kernel_rem_pio2+0x49e>
 800cd38:	ed9d 7b06 	vldr	d7, [sp, #24]
 800cd3c:	ab4a      	add	r3, sp, #296	; 0x128
 800cd3e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800cd42:	ed87 7b00 	vstr	d7, [r7]
 800cd46:	3e01      	subs	r6, #1
 800cd48:	e6f8      	b.n	800cb3c <__kernel_rem_pio2+0x2cc>
 800cd4a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800cd4c:	2b02      	cmp	r3, #2
 800cd4e:	dc0b      	bgt.n	800cd68 <__kernel_rem_pio2+0x4f8>
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	dc35      	bgt.n	800cdc0 <__kernel_rem_pio2+0x550>
 800cd54:	d059      	beq.n	800ce0a <__kernel_rem_pio2+0x59a>
 800cd56:	9b04      	ldr	r3, [sp, #16]
 800cd58:	f003 0007 	and.w	r0, r3, #7
 800cd5c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800cd60:	ecbd 8b02 	vpop	{d8}
 800cd64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd68:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800cd6a:	2b03      	cmp	r3, #3
 800cd6c:	d1f3      	bne.n	800cd56 <__kernel_rem_pio2+0x4e6>
 800cd6e:	ab4a      	add	r3, sp, #296	; 0x128
 800cd70:	4423      	add	r3, r4
 800cd72:	9306      	str	r3, [sp, #24]
 800cd74:	461c      	mov	r4, r3
 800cd76:	469a      	mov	sl, r3
 800cd78:	9502      	str	r5, [sp, #8]
 800cd7a:	9b02      	ldr	r3, [sp, #8]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	f1aa 0a08 	sub.w	sl, sl, #8
 800cd82:	dc6b      	bgt.n	800ce5c <__kernel_rem_pio2+0x5ec>
 800cd84:	46aa      	mov	sl, r5
 800cd86:	f1ba 0f01 	cmp.w	sl, #1
 800cd8a:	f1a4 0408 	sub.w	r4, r4, #8
 800cd8e:	f300 8085 	bgt.w	800ce9c <__kernel_rem_pio2+0x62c>
 800cd92:	9c06      	ldr	r4, [sp, #24]
 800cd94:	2000      	movs	r0, #0
 800cd96:	3408      	adds	r4, #8
 800cd98:	2100      	movs	r1, #0
 800cd9a:	2d01      	cmp	r5, #1
 800cd9c:	f300 809d 	bgt.w	800ceda <__kernel_rem_pio2+0x66a>
 800cda0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800cda4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800cda8:	f1bb 0f00 	cmp.w	fp, #0
 800cdac:	f040 809b 	bne.w	800cee6 <__kernel_rem_pio2+0x676>
 800cdb0:	9b01      	ldr	r3, [sp, #4]
 800cdb2:	e9c3 5600 	strd	r5, r6, [r3]
 800cdb6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800cdba:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800cdbe:	e7ca      	b.n	800cd56 <__kernel_rem_pio2+0x4e6>
 800cdc0:	3408      	adds	r4, #8
 800cdc2:	ab4a      	add	r3, sp, #296	; 0x128
 800cdc4:	441c      	add	r4, r3
 800cdc6:	462e      	mov	r6, r5
 800cdc8:	2000      	movs	r0, #0
 800cdca:	2100      	movs	r1, #0
 800cdcc:	2e00      	cmp	r6, #0
 800cdce:	da36      	bge.n	800ce3e <__kernel_rem_pio2+0x5ce>
 800cdd0:	f1bb 0f00 	cmp.w	fp, #0
 800cdd4:	d039      	beq.n	800ce4a <__kernel_rem_pio2+0x5da>
 800cdd6:	4602      	mov	r2, r0
 800cdd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cddc:	9c01      	ldr	r4, [sp, #4]
 800cdde:	e9c4 2300 	strd	r2, r3, [r4]
 800cde2:	4602      	mov	r2, r0
 800cde4:	460b      	mov	r3, r1
 800cde6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800cdea:	f7f3 f9f9 	bl	80001e0 <__aeabi_dsub>
 800cdee:	ae4c      	add	r6, sp, #304	; 0x130
 800cdf0:	2401      	movs	r4, #1
 800cdf2:	42a5      	cmp	r5, r4
 800cdf4:	da2c      	bge.n	800ce50 <__kernel_rem_pio2+0x5e0>
 800cdf6:	f1bb 0f00 	cmp.w	fp, #0
 800cdfa:	d002      	beq.n	800ce02 <__kernel_rem_pio2+0x592>
 800cdfc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ce00:	4619      	mov	r1, r3
 800ce02:	9b01      	ldr	r3, [sp, #4]
 800ce04:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ce08:	e7a5      	b.n	800cd56 <__kernel_rem_pio2+0x4e6>
 800ce0a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800ce0e:	eb0d 0403 	add.w	r4, sp, r3
 800ce12:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800ce16:	2000      	movs	r0, #0
 800ce18:	2100      	movs	r1, #0
 800ce1a:	2d00      	cmp	r5, #0
 800ce1c:	da09      	bge.n	800ce32 <__kernel_rem_pio2+0x5c2>
 800ce1e:	f1bb 0f00 	cmp.w	fp, #0
 800ce22:	d002      	beq.n	800ce2a <__kernel_rem_pio2+0x5ba>
 800ce24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ce28:	4619      	mov	r1, r3
 800ce2a:	9b01      	ldr	r3, [sp, #4]
 800ce2c:	e9c3 0100 	strd	r0, r1, [r3]
 800ce30:	e791      	b.n	800cd56 <__kernel_rem_pio2+0x4e6>
 800ce32:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ce36:	f7f3 f9d5 	bl	80001e4 <__adddf3>
 800ce3a:	3d01      	subs	r5, #1
 800ce3c:	e7ed      	b.n	800ce1a <__kernel_rem_pio2+0x5aa>
 800ce3e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ce42:	f7f3 f9cf 	bl	80001e4 <__adddf3>
 800ce46:	3e01      	subs	r6, #1
 800ce48:	e7c0      	b.n	800cdcc <__kernel_rem_pio2+0x55c>
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	460b      	mov	r3, r1
 800ce4e:	e7c5      	b.n	800cddc <__kernel_rem_pio2+0x56c>
 800ce50:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ce54:	f7f3 f9c6 	bl	80001e4 <__adddf3>
 800ce58:	3401      	adds	r4, #1
 800ce5a:	e7ca      	b.n	800cdf2 <__kernel_rem_pio2+0x582>
 800ce5c:	e9da 8900 	ldrd	r8, r9, [sl]
 800ce60:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800ce64:	9b02      	ldr	r3, [sp, #8]
 800ce66:	3b01      	subs	r3, #1
 800ce68:	9302      	str	r3, [sp, #8]
 800ce6a:	4632      	mov	r2, r6
 800ce6c:	463b      	mov	r3, r7
 800ce6e:	4640      	mov	r0, r8
 800ce70:	4649      	mov	r1, r9
 800ce72:	f7f3 f9b7 	bl	80001e4 <__adddf3>
 800ce76:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ce7a:	4602      	mov	r2, r0
 800ce7c:	460b      	mov	r3, r1
 800ce7e:	4640      	mov	r0, r8
 800ce80:	4649      	mov	r1, r9
 800ce82:	f7f3 f9ad 	bl	80001e0 <__aeabi_dsub>
 800ce86:	4632      	mov	r2, r6
 800ce88:	463b      	mov	r3, r7
 800ce8a:	f7f3 f9ab 	bl	80001e4 <__adddf3>
 800ce8e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800ce92:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ce96:	ed8a 7b00 	vstr	d7, [sl]
 800ce9a:	e76e      	b.n	800cd7a <__kernel_rem_pio2+0x50a>
 800ce9c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800cea0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800cea4:	4640      	mov	r0, r8
 800cea6:	4632      	mov	r2, r6
 800cea8:	463b      	mov	r3, r7
 800ceaa:	4649      	mov	r1, r9
 800ceac:	f7f3 f99a 	bl	80001e4 <__adddf3>
 800ceb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	460b      	mov	r3, r1
 800ceb8:	4640      	mov	r0, r8
 800ceba:	4649      	mov	r1, r9
 800cebc:	f7f3 f990 	bl	80001e0 <__aeabi_dsub>
 800cec0:	4632      	mov	r2, r6
 800cec2:	463b      	mov	r3, r7
 800cec4:	f7f3 f98e 	bl	80001e4 <__adddf3>
 800cec8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cecc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ced0:	ed84 7b00 	vstr	d7, [r4]
 800ced4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ced8:	e755      	b.n	800cd86 <__kernel_rem_pio2+0x516>
 800ceda:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800cede:	f7f3 f981 	bl	80001e4 <__adddf3>
 800cee2:	3d01      	subs	r5, #1
 800cee4:	e759      	b.n	800cd9a <__kernel_rem_pio2+0x52a>
 800cee6:	9b01      	ldr	r3, [sp, #4]
 800cee8:	9a01      	ldr	r2, [sp, #4]
 800ceea:	601d      	str	r5, [r3, #0]
 800ceec:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800cef0:	605c      	str	r4, [r3, #4]
 800cef2:	609f      	str	r7, [r3, #8]
 800cef4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800cef8:	60d3      	str	r3, [r2, #12]
 800cefa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cefe:	6110      	str	r0, [r2, #16]
 800cf00:	6153      	str	r3, [r2, #20]
 800cf02:	e728      	b.n	800cd56 <__kernel_rem_pio2+0x4e6>
 800cf04:	41700000 	.word	0x41700000
 800cf08:	3e700000 	.word	0x3e700000
 800cf0c:	00000000 	.word	0x00000000

0800cf10 <__kernel_sin>:
 800cf10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf14:	ed2d 8b04 	vpush	{d8-d9}
 800cf18:	eeb0 8a41 	vmov.f32	s16, s2
 800cf1c:	eef0 8a61 	vmov.f32	s17, s3
 800cf20:	ec55 4b10 	vmov	r4, r5, d0
 800cf24:	b083      	sub	sp, #12
 800cf26:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cf2a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800cf2e:	9001      	str	r0, [sp, #4]
 800cf30:	da06      	bge.n	800cf40 <__kernel_sin+0x30>
 800cf32:	ee10 0a10 	vmov	r0, s0
 800cf36:	4629      	mov	r1, r5
 800cf38:	f7f3 fdba 	bl	8000ab0 <__aeabi_d2iz>
 800cf3c:	2800      	cmp	r0, #0
 800cf3e:	d051      	beq.n	800cfe4 <__kernel_sin+0xd4>
 800cf40:	4622      	mov	r2, r4
 800cf42:	462b      	mov	r3, r5
 800cf44:	4620      	mov	r0, r4
 800cf46:	4629      	mov	r1, r5
 800cf48:	f7f3 fb02 	bl	8000550 <__aeabi_dmul>
 800cf4c:	4682      	mov	sl, r0
 800cf4e:	468b      	mov	fp, r1
 800cf50:	4602      	mov	r2, r0
 800cf52:	460b      	mov	r3, r1
 800cf54:	4620      	mov	r0, r4
 800cf56:	4629      	mov	r1, r5
 800cf58:	f7f3 fafa 	bl	8000550 <__aeabi_dmul>
 800cf5c:	a341      	add	r3, pc, #260	; (adr r3, 800d064 <__kernel_sin+0x154>)
 800cf5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf62:	4680      	mov	r8, r0
 800cf64:	4689      	mov	r9, r1
 800cf66:	4650      	mov	r0, sl
 800cf68:	4659      	mov	r1, fp
 800cf6a:	f7f3 faf1 	bl	8000550 <__aeabi_dmul>
 800cf6e:	a33f      	add	r3, pc, #252	; (adr r3, 800d06c <__kernel_sin+0x15c>)
 800cf70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf74:	f7f3 f934 	bl	80001e0 <__aeabi_dsub>
 800cf78:	4652      	mov	r2, sl
 800cf7a:	465b      	mov	r3, fp
 800cf7c:	f7f3 fae8 	bl	8000550 <__aeabi_dmul>
 800cf80:	a33c      	add	r3, pc, #240	; (adr r3, 800d074 <__kernel_sin+0x164>)
 800cf82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf86:	f7f3 f92d 	bl	80001e4 <__adddf3>
 800cf8a:	4652      	mov	r2, sl
 800cf8c:	465b      	mov	r3, fp
 800cf8e:	f7f3 fadf 	bl	8000550 <__aeabi_dmul>
 800cf92:	a33a      	add	r3, pc, #232	; (adr r3, 800d07c <__kernel_sin+0x16c>)
 800cf94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf98:	f7f3 f922 	bl	80001e0 <__aeabi_dsub>
 800cf9c:	4652      	mov	r2, sl
 800cf9e:	465b      	mov	r3, fp
 800cfa0:	f7f3 fad6 	bl	8000550 <__aeabi_dmul>
 800cfa4:	a337      	add	r3, pc, #220	; (adr r3, 800d084 <__kernel_sin+0x174>)
 800cfa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfaa:	f7f3 f91b 	bl	80001e4 <__adddf3>
 800cfae:	9b01      	ldr	r3, [sp, #4]
 800cfb0:	4606      	mov	r6, r0
 800cfb2:	460f      	mov	r7, r1
 800cfb4:	b9eb      	cbnz	r3, 800cff2 <__kernel_sin+0xe2>
 800cfb6:	4602      	mov	r2, r0
 800cfb8:	460b      	mov	r3, r1
 800cfba:	4650      	mov	r0, sl
 800cfbc:	4659      	mov	r1, fp
 800cfbe:	f7f3 fac7 	bl	8000550 <__aeabi_dmul>
 800cfc2:	a325      	add	r3, pc, #148	; (adr r3, 800d058 <__kernel_sin+0x148>)
 800cfc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfc8:	f7f3 f90a 	bl	80001e0 <__aeabi_dsub>
 800cfcc:	4642      	mov	r2, r8
 800cfce:	464b      	mov	r3, r9
 800cfd0:	f7f3 fabe 	bl	8000550 <__aeabi_dmul>
 800cfd4:	4602      	mov	r2, r0
 800cfd6:	460b      	mov	r3, r1
 800cfd8:	4620      	mov	r0, r4
 800cfda:	4629      	mov	r1, r5
 800cfdc:	f7f3 f902 	bl	80001e4 <__adddf3>
 800cfe0:	4604      	mov	r4, r0
 800cfe2:	460d      	mov	r5, r1
 800cfe4:	ec45 4b10 	vmov	d0, r4, r5
 800cfe8:	b003      	add	sp, #12
 800cfea:	ecbd 8b04 	vpop	{d8-d9}
 800cfee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cff2:	4b1b      	ldr	r3, [pc, #108]	; (800d060 <__kernel_sin+0x150>)
 800cff4:	ec51 0b18 	vmov	r0, r1, d8
 800cff8:	2200      	movs	r2, #0
 800cffa:	f7f3 faa9 	bl	8000550 <__aeabi_dmul>
 800cffe:	4632      	mov	r2, r6
 800d000:	ec41 0b19 	vmov	d9, r0, r1
 800d004:	463b      	mov	r3, r7
 800d006:	4640      	mov	r0, r8
 800d008:	4649      	mov	r1, r9
 800d00a:	f7f3 faa1 	bl	8000550 <__aeabi_dmul>
 800d00e:	4602      	mov	r2, r0
 800d010:	460b      	mov	r3, r1
 800d012:	ec51 0b19 	vmov	r0, r1, d9
 800d016:	f7f3 f8e3 	bl	80001e0 <__aeabi_dsub>
 800d01a:	4652      	mov	r2, sl
 800d01c:	465b      	mov	r3, fp
 800d01e:	f7f3 fa97 	bl	8000550 <__aeabi_dmul>
 800d022:	ec53 2b18 	vmov	r2, r3, d8
 800d026:	f7f3 f8db 	bl	80001e0 <__aeabi_dsub>
 800d02a:	a30b      	add	r3, pc, #44	; (adr r3, 800d058 <__kernel_sin+0x148>)
 800d02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d030:	4606      	mov	r6, r0
 800d032:	460f      	mov	r7, r1
 800d034:	4640      	mov	r0, r8
 800d036:	4649      	mov	r1, r9
 800d038:	f7f3 fa8a 	bl	8000550 <__aeabi_dmul>
 800d03c:	4602      	mov	r2, r0
 800d03e:	460b      	mov	r3, r1
 800d040:	4630      	mov	r0, r6
 800d042:	4639      	mov	r1, r7
 800d044:	f7f3 f8ce 	bl	80001e4 <__adddf3>
 800d048:	4602      	mov	r2, r0
 800d04a:	460b      	mov	r3, r1
 800d04c:	4620      	mov	r0, r4
 800d04e:	4629      	mov	r1, r5
 800d050:	f7f3 f8c6 	bl	80001e0 <__aeabi_dsub>
 800d054:	e7c4      	b.n	800cfe0 <__kernel_sin+0xd0>
 800d056:	bf00      	nop
 800d058:	55555549 	.word	0x55555549
 800d05c:	3fc55555 	.word	0x3fc55555
 800d060:	3fe00000 	.word	0x3fe00000
 800d064:	5acfd57c 	.word	0x5acfd57c
 800d068:	3de5d93a 	.word	0x3de5d93a
 800d06c:	8a2b9ceb 	.word	0x8a2b9ceb
 800d070:	3e5ae5e6 	.word	0x3e5ae5e6
 800d074:	57b1fe7d 	.word	0x57b1fe7d
 800d078:	3ec71de3 	.word	0x3ec71de3
 800d07c:	19c161d5 	.word	0x19c161d5
 800d080:	3f2a01a0 	.word	0x3f2a01a0
 800d084:	1110f8a6 	.word	0x1110f8a6
 800d088:	3f811111 	.word	0x3f811111

0800d08c <with_errno>:
 800d08c:	b570      	push	{r4, r5, r6, lr}
 800d08e:	4604      	mov	r4, r0
 800d090:	460d      	mov	r5, r1
 800d092:	4616      	mov	r6, r2
 800d094:	f7fd fd74 	bl	800ab80 <__errno>
 800d098:	4629      	mov	r1, r5
 800d09a:	6006      	str	r6, [r0, #0]
 800d09c:	4620      	mov	r0, r4
 800d09e:	bd70      	pop	{r4, r5, r6, pc}

0800d0a0 <xflow>:
 800d0a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d0a2:	4614      	mov	r4, r2
 800d0a4:	461d      	mov	r5, r3
 800d0a6:	b108      	cbz	r0, 800d0ac <xflow+0xc>
 800d0a8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d0ac:	e9cd 2300 	strd	r2, r3, [sp]
 800d0b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d0b4:	4620      	mov	r0, r4
 800d0b6:	4629      	mov	r1, r5
 800d0b8:	f7f3 fa4a 	bl	8000550 <__aeabi_dmul>
 800d0bc:	2222      	movs	r2, #34	; 0x22
 800d0be:	b003      	add	sp, #12
 800d0c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d0c4:	f7ff bfe2 	b.w	800d08c <with_errno>

0800d0c8 <__math_uflow>:
 800d0c8:	b508      	push	{r3, lr}
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d0d0:	f7ff ffe6 	bl	800d0a0 <xflow>
 800d0d4:	ec41 0b10 	vmov	d0, r0, r1
 800d0d8:	bd08      	pop	{r3, pc}

0800d0da <__math_oflow>:
 800d0da:	b508      	push	{r3, lr}
 800d0dc:	2200      	movs	r2, #0
 800d0de:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d0e2:	f7ff ffdd 	bl	800d0a0 <xflow>
 800d0e6:	ec41 0b10 	vmov	d0, r0, r1
 800d0ea:	bd08      	pop	{r3, pc}

0800d0ec <fabs>:
 800d0ec:	ec51 0b10 	vmov	r0, r1, d0
 800d0f0:	ee10 2a10 	vmov	r2, s0
 800d0f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d0f8:	ec43 2b10 	vmov	d0, r2, r3
 800d0fc:	4770      	bx	lr

0800d0fe <finite>:
 800d0fe:	b082      	sub	sp, #8
 800d100:	ed8d 0b00 	vstr	d0, [sp]
 800d104:	9801      	ldr	r0, [sp, #4]
 800d106:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d10a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d10e:	0fc0      	lsrs	r0, r0, #31
 800d110:	b002      	add	sp, #8
 800d112:	4770      	bx	lr
 800d114:	0000      	movs	r0, r0
	...

0800d118 <nan>:
 800d118:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d120 <nan+0x8>
 800d11c:	4770      	bx	lr
 800d11e:	bf00      	nop
 800d120:	00000000 	.word	0x00000000
 800d124:	7ff80000 	.word	0x7ff80000

0800d128 <scalbn>:
 800d128:	b570      	push	{r4, r5, r6, lr}
 800d12a:	ec55 4b10 	vmov	r4, r5, d0
 800d12e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d132:	4606      	mov	r6, r0
 800d134:	462b      	mov	r3, r5
 800d136:	b99a      	cbnz	r2, 800d160 <scalbn+0x38>
 800d138:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d13c:	4323      	orrs	r3, r4
 800d13e:	d036      	beq.n	800d1ae <scalbn+0x86>
 800d140:	4b39      	ldr	r3, [pc, #228]	; (800d228 <scalbn+0x100>)
 800d142:	4629      	mov	r1, r5
 800d144:	ee10 0a10 	vmov	r0, s0
 800d148:	2200      	movs	r2, #0
 800d14a:	f7f3 fa01 	bl	8000550 <__aeabi_dmul>
 800d14e:	4b37      	ldr	r3, [pc, #220]	; (800d22c <scalbn+0x104>)
 800d150:	429e      	cmp	r6, r3
 800d152:	4604      	mov	r4, r0
 800d154:	460d      	mov	r5, r1
 800d156:	da10      	bge.n	800d17a <scalbn+0x52>
 800d158:	a32b      	add	r3, pc, #172	; (adr r3, 800d208 <scalbn+0xe0>)
 800d15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d15e:	e03a      	b.n	800d1d6 <scalbn+0xae>
 800d160:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d164:	428a      	cmp	r2, r1
 800d166:	d10c      	bne.n	800d182 <scalbn+0x5a>
 800d168:	ee10 2a10 	vmov	r2, s0
 800d16c:	4620      	mov	r0, r4
 800d16e:	4629      	mov	r1, r5
 800d170:	f7f3 f838 	bl	80001e4 <__adddf3>
 800d174:	4604      	mov	r4, r0
 800d176:	460d      	mov	r5, r1
 800d178:	e019      	b.n	800d1ae <scalbn+0x86>
 800d17a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d17e:	460b      	mov	r3, r1
 800d180:	3a36      	subs	r2, #54	; 0x36
 800d182:	4432      	add	r2, r6
 800d184:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d188:	428a      	cmp	r2, r1
 800d18a:	dd08      	ble.n	800d19e <scalbn+0x76>
 800d18c:	2d00      	cmp	r5, #0
 800d18e:	a120      	add	r1, pc, #128	; (adr r1, 800d210 <scalbn+0xe8>)
 800d190:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d194:	da1c      	bge.n	800d1d0 <scalbn+0xa8>
 800d196:	a120      	add	r1, pc, #128	; (adr r1, 800d218 <scalbn+0xf0>)
 800d198:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d19c:	e018      	b.n	800d1d0 <scalbn+0xa8>
 800d19e:	2a00      	cmp	r2, #0
 800d1a0:	dd08      	ble.n	800d1b4 <scalbn+0x8c>
 800d1a2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d1a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d1aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d1ae:	ec45 4b10 	vmov	d0, r4, r5
 800d1b2:	bd70      	pop	{r4, r5, r6, pc}
 800d1b4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d1b8:	da19      	bge.n	800d1ee <scalbn+0xc6>
 800d1ba:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d1be:	429e      	cmp	r6, r3
 800d1c0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d1c4:	dd0a      	ble.n	800d1dc <scalbn+0xb4>
 800d1c6:	a112      	add	r1, pc, #72	; (adr r1, 800d210 <scalbn+0xe8>)
 800d1c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d1e2      	bne.n	800d196 <scalbn+0x6e>
 800d1d0:	a30f      	add	r3, pc, #60	; (adr r3, 800d210 <scalbn+0xe8>)
 800d1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1d6:	f7f3 f9bb 	bl	8000550 <__aeabi_dmul>
 800d1da:	e7cb      	b.n	800d174 <scalbn+0x4c>
 800d1dc:	a10a      	add	r1, pc, #40	; (adr r1, 800d208 <scalbn+0xe0>)
 800d1de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d0b8      	beq.n	800d158 <scalbn+0x30>
 800d1e6:	a10e      	add	r1, pc, #56	; (adr r1, 800d220 <scalbn+0xf8>)
 800d1e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d1ec:	e7b4      	b.n	800d158 <scalbn+0x30>
 800d1ee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d1f2:	3236      	adds	r2, #54	; 0x36
 800d1f4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d1f8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d1fc:	4620      	mov	r0, r4
 800d1fe:	4b0c      	ldr	r3, [pc, #48]	; (800d230 <scalbn+0x108>)
 800d200:	2200      	movs	r2, #0
 800d202:	e7e8      	b.n	800d1d6 <scalbn+0xae>
 800d204:	f3af 8000 	nop.w
 800d208:	c2f8f359 	.word	0xc2f8f359
 800d20c:	01a56e1f 	.word	0x01a56e1f
 800d210:	8800759c 	.word	0x8800759c
 800d214:	7e37e43c 	.word	0x7e37e43c
 800d218:	8800759c 	.word	0x8800759c
 800d21c:	fe37e43c 	.word	0xfe37e43c
 800d220:	c2f8f359 	.word	0xc2f8f359
 800d224:	81a56e1f 	.word	0x81a56e1f
 800d228:	43500000 	.word	0x43500000
 800d22c:	ffff3cb0 	.word	0xffff3cb0
 800d230:	3c900000 	.word	0x3c900000

0800d234 <_init>:
 800d234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d236:	bf00      	nop
 800d238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d23a:	bc08      	pop	{r3}
 800d23c:	469e      	mov	lr, r3
 800d23e:	4770      	bx	lr

0800d240 <_fini>:
 800d240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d242:	bf00      	nop
 800d244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d246:	bc08      	pop	{r3}
 800d248:	469e      	mov	lr, r3
 800d24a:	4770      	bx	lr
