{
    "description": "DSP suite of benchmarks to run with Yosys.",
    "tool": "yosys",
    "yosys":{
            "yosys_path": "yosys/install/bin/yosys"
    },
    "num_process": 4,
    "timeout": 1800,
    "benchmarks": {
        "CASTORIP-150": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/CASTORIP-150",
            "top_module": "mac_32_arst"
        },
        "CASTORIP-151": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/CASTORIP-151",
            "top_module": "dsp_regin"
        },
        "EDA-348_Macc1": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc1",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc2": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc2",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc3": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc3",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc4": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc4",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc5": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc5",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc6": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc6",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc7": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc7",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc8": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc8",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc9": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc9",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc10": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc10",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc11": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc11",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc12": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc12",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc13": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc13",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc14": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc14",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc15": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc15",
            "top_module": "dsp_mul_signed_reg_with_accum"
        }
    }
}
