// This is a module declaration in verilog
module multiply_calculator(
    input clk,                // clock input signal
    input [7:0] num_a,        // first number input
    input [7:0] num_b,        // second number input
    output [15:0] product     // output signal for the product of num_a and num_b
    );

    // This is a "for" loop to perform multiplication in verilog
    for (i = 0; i < 8; i=i+1) begin

        // This is an "if" statement to check the value of num_b at each bit
        if (num_b[i] == 1) begin 

            // This is a shift left operation to multiply num_a by the current bit of num_b
            product = {product[15:1], 1'b0}; 

            // This is an addition operation to add num_a to the current product value
            product = product + num_a; 
        end

        // This is a shift left operation to prepare for the next bit of num_b
        num_a = {num_a[6:0], 1'b0}; 
    end
    
endmodule