
BKIT_LAB1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000843c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000032e8  080085c4  080085c4  000095c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8ac  0800b8ac  0000d0a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b8ac  0800b8ac  0000c8ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8b4  0800b8b4  0000d0a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8b4  0800b8b4  0000c8b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b8b8  0800b8b8  0000c8b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a0  20000000  0800b8bc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d0a0  2**0
                  CONTENTS
 10 .bss          00000480  200000a0  200000a0  0000d0a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000520  20000520  0000d0a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d0a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001799c  00000000  00000000  0000d0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003dbc  00000000  00000000  00024a6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001688  00000000  00000000  00028828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001193  00000000  00000000  00029eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024a0b  00000000  00000000  0002b043  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d36b  00000000  00000000  0004fa4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5497  00000000  00000000  0006cdb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00142250  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005f28  00000000  00000000  00142294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  001481bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a0 	.word	0x200000a0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080085ac 	.word	0x080085ac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a4 	.word	0x200000a4
 80001c4:	080085ac 	.word	0x080085ac

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <buttonInit>:
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void buttonInit()
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000508:	2201      	movs	r2, #1
 800050a:	2108      	movs	r1, #8
 800050c:	4802      	ldr	r0, [pc, #8]	@ (8000518 <buttonInit+0x14>)
 800050e:	f003 ff11 	bl	8004334 <HAL_GPIO_WritePin>
}
 8000512:	bf00      	nop
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40020c00 	.word	0x40020c00

0800051c <buttonScan>:
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void buttonScan()
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000522:	2200      	movs	r2, #0
 8000524:	2108      	movs	r1, #8
 8000526:	483d      	ldr	r0, [pc, #244]	@ (800061c <buttonScan+0x100>)
 8000528:	f003 ff04 	bl	8004334 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800052c:	2201      	movs	r2, #1
 800052e:	2108      	movs	r1, #8
 8000530:	483a      	ldr	r0, [pc, #232]	@ (800061c <buttonScan+0x100>)
 8000532:	f003 feff 	bl	8004334 <HAL_GPIO_WritePin>
    HAL_SPI_Receive(&hspi1, (void *)&buttonSpiBuffer, 2, 10);
 8000536:	230a      	movs	r3, #10
 8000538:	2202      	movs	r2, #2
 800053a:	4939      	ldr	r1, [pc, #228]	@ (8000620 <buttonScan+0x104>)
 800053c:	4839      	ldr	r0, [pc, #228]	@ (8000624 <buttonScan+0x108>)
 800053e:	f005 fd86 	bl	800604e <HAL_SPI_Receive>

    buttonInx = 0;
 8000542:	4b39      	ldr	r3, [pc, #228]	@ (8000628 <buttonScan+0x10c>)
 8000544:	2200      	movs	r2, #0
 8000546:	701a      	strb	r2, [r3, #0]
    uint16_t mask = 0x8000;
 8000548:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800054c:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 16; i++)
 800054e:	2300      	movs	r3, #0
 8000550:	603b      	str	r3, [r7, #0]
 8000552:	e059      	b.n	8000608 <buttonScan+0xec>
    {
        if (i >= 0 && i <= 3)
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	2b00      	cmp	r3, #0
 8000558:	db09      	blt.n	800056e <buttonScan+0x52>
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	2b03      	cmp	r3, #3
 800055e:	dc06      	bgt.n	800056e <buttonScan+0x52>
        {
            buttonInx = i + 4;
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	b2db      	uxtb	r3, r3
 8000564:	3304      	adds	r3, #4
 8000566:	b2da      	uxtb	r2, r3
 8000568:	4b2f      	ldr	r3, [pc, #188]	@ (8000628 <buttonScan+0x10c>)
 800056a:	701a      	strb	r2, [r3, #0]
 800056c:	e021      	b.n	80005b2 <buttonScan+0x96>
        }
        else if (i >= 4 && i <= 7)
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	2b03      	cmp	r3, #3
 8000572:	dd0a      	ble.n	800058a <buttonScan+0x6e>
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	2b07      	cmp	r3, #7
 8000578:	dc07      	bgt.n	800058a <buttonScan+0x6e>
        {
            buttonInx = 7 - i;
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	b2db      	uxtb	r3, r3
 800057e:	f1c3 0307 	rsb	r3, r3, #7
 8000582:	b2da      	uxtb	r2, r3
 8000584:	4b28      	ldr	r3, [pc, #160]	@ (8000628 <buttonScan+0x10c>)
 8000586:	701a      	strb	r2, [r3, #0]
 8000588:	e013      	b.n	80005b2 <buttonScan+0x96>
        }
        else if (i >= 8 && i <= 11)
 800058a:	683b      	ldr	r3, [r7, #0]
 800058c:	2b07      	cmp	r3, #7
 800058e:	dd09      	ble.n	80005a4 <buttonScan+0x88>
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	2b0b      	cmp	r3, #11
 8000594:	dc06      	bgt.n	80005a4 <buttonScan+0x88>
        {
            buttonInx = i + 4;
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	b2db      	uxtb	r3, r3
 800059a:	3304      	adds	r3, #4
 800059c:	b2da      	uxtb	r2, r3
 800059e:	4b22      	ldr	r3, [pc, #136]	@ (8000628 <buttonScan+0x10c>)
 80005a0:	701a      	strb	r2, [r3, #0]
 80005a2:	e006      	b.n	80005b2 <buttonScan+0x96>
        }
        else
        {
            buttonInx = 23 - i;
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	f1c3 0317 	rsb	r3, r3, #23
 80005ac:	b2da      	uxtb	r2, r3
 80005ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000628 <buttonScan+0x10c>)
 80005b0:	701a      	strb	r2, [r3, #0]
        }
        if (buttonSpiBuffer & mask)
 80005b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000620 <buttonScan+0x104>)
 80005b4:	881a      	ldrh	r2, [r3, #0]
 80005b6:	88fb      	ldrh	r3, [r7, #6]
 80005b8:	4013      	ands	r3, r2
 80005ba:	b29b      	uxth	r3, r3
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d013      	beq.n	80005e8 <buttonScan+0xcc>
        {
            buttonCount[buttonInx] = 0;
 80005c0:	4b19      	ldr	r3, [pc, #100]	@ (8000628 <buttonScan+0x10c>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	461a      	mov	r2, r3
 80005c6:	4b19      	ldr	r3, [pc, #100]	@ (800062c <buttonScan+0x110>)
 80005c8:	2100      	movs	r1, #0
 80005ca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            lastState[buttonInx] = 0;
 80005ce:	4b16      	ldr	r3, [pc, #88]	@ (8000628 <buttonScan+0x10c>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	461a      	mov	r2, r3
 80005d4:	4b16      	ldr	r3, [pc, #88]	@ (8000630 <buttonScan+0x114>)
 80005d6:	2100      	movs	r1, #0
 80005d8:	5499      	strb	r1, [r3, r2]
            longPressFlag = 0;
 80005da:	4b16      	ldr	r3, [pc, #88]	@ (8000634 <buttonScan+0x118>)
 80005dc:	2200      	movs	r2, #0
 80005de:	701a      	strb	r2, [r3, #0]
            longPressTrigger = 0;
 80005e0:	4b15      	ldr	r3, [pc, #84]	@ (8000638 <buttonScan+0x11c>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	701a      	strb	r2, [r3, #0]
 80005e6:	e009      	b.n	80005fc <buttonScan+0xe0>
        }
        else
            buttonCount[buttonInx]++;
 80005e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000628 <buttonScan+0x10c>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	4a0f      	ldr	r2, [pc, #60]	@ (800062c <buttonScan+0x110>)
 80005ee:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80005f2:	3201      	adds	r2, #1
 80005f4:	b291      	uxth	r1, r2
 80005f6:	4a0d      	ldr	r2, [pc, #52]	@ (800062c <buttonScan+0x110>)
 80005f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        mask = mask >> 1;
 80005fc:	88fb      	ldrh	r3, [r7, #6]
 80005fe:	085b      	lsrs	r3, r3, #1
 8000600:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 16; i++)
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	3301      	adds	r3, #1
 8000606:	603b      	str	r3, [r7, #0]
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	2b0f      	cmp	r3, #15
 800060c:	dda2      	ble.n	8000554 <buttonScan+0x38>
    }
    checkLongPress(BUTTON_UP);
 800060e:	200a      	movs	r0, #10
 8000610:	f000 f814 	bl	800063c <checkLongPress>
}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40020c00 	.word	0x40020c00
 8000620:	200000ec 	.word	0x200000ec
 8000624:	20000290 	.word	0x20000290
 8000628:	200000ee 	.word	0x200000ee
 800062c:	200000bc 	.word	0x200000bc
 8000630:	200000dc 	.word	0x200000dc
 8000634:	200000ef 	.word	0x200000ef
 8000638:	200000f0 	.word	0x200000f0

0800063c <checkLongPress>:
 * @note   Gọi hàm này trong vòng lặp chính cho MỖI nút bạn muốn kiểm tra.
 * Ngưỡng long press: 40 * 50ms = 2 giây
 * Tốc độ lặp lại: 4 * 50ms = 200ms
 */
void checkLongPress(BUTTON pos)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	71fb      	strb	r3, [r7, #7]
    // --- SỬA LỖI 1: Lấy đúng index vật lý của nút ---
    uint8_t stateIndex = buttonPos[pos];
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	4a1e      	ldr	r2, [pc, #120]	@ (80006c4 <checkLongPress+0x88>)
 800064a:	5cd3      	ldrb	r3, [r2, r3]
 800064c:	73fb      	strb	r3, [r7, #15]
    uint16_t upState = buttonCount[stateIndex];
 800064e:	7bfb      	ldrb	r3, [r7, #15]
 8000650:	4a1d      	ldr	r2, [pc, #116]	@ (80006c8 <checkLongPress+0x8c>)
 8000652:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000656:	81bb      	strh	r3, [r7, #12]

    // 1. Kiểm tra nếu nút được thả ra (upState == 0)
    if (upState == 0)
 8000658:	89bb      	ldrh	r3, [r7, #12]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d109      	bne.n	8000672 <checkLongPress+0x36>
    {
        g_longPressFlag[stateIndex] = 0;
 800065e:	7bfb      	ldrb	r3, [r7, #15]
 8000660:	4a1a      	ldr	r2, [pc, #104]	@ (80006cc <checkLongPress+0x90>)
 8000662:	2100      	movs	r1, #0
 8000664:	54d1      	strb	r1, [r2, r3]
        g_counterTime[stateIndex] = 0;
 8000666:	7bfb      	ldrb	r3, [r7, #15]
 8000668:	4a19      	ldr	r2, [pc, #100]	@ (80006d0 <checkLongPress+0x94>)
 800066a:	2100      	movs	r1, #0
 800066c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        return;
 8000670:	e023      	b.n	80006ba <checkLongPress+0x7e>
    }

    if (upState <= TIME_TO_LONG_PRESS)
 8000672:	89bb      	ldrh	r3, [r7, #12]
 8000674:	2b28      	cmp	r3, #40	@ 0x28
 8000676:	d91f      	bls.n	80006b8 <checkLongPress+0x7c>
    {
        return;
    }

    if (g_longPressFlag[stateIndex] == 0)
 8000678:	7bfb      	ldrb	r3, [r7, #15]
 800067a:	4a14      	ldr	r2, [pc, #80]	@ (80006cc <checkLongPress+0x90>)
 800067c:	5cd3      	ldrb	r3, [r2, r3]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d109      	bne.n	8000696 <checkLongPress+0x5a>
    {
        g_longPressFlag[stateIndex] = 1;
 8000682:	7bfb      	ldrb	r3, [r7, #15]
 8000684:	4a11      	ldr	r2, [pc, #68]	@ (80006cc <checkLongPress+0x90>)
 8000686:	2101      	movs	r1, #1
 8000688:	54d1      	strb	r1, [r2, r3]
        g_counterTime[stateIndex] = upState;
 800068a:	7bfb      	ldrb	r3, [r7, #15]
 800068c:	4910      	ldr	r1, [pc, #64]	@ (80006d0 <checkLongPress+0x94>)
 800068e:	89ba      	ldrh	r2, [r7, #12]
 8000690:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        return;
 8000694:	e011      	b.n	80006ba <checkLongPress+0x7e>
    }

    if (upState - g_counterTime[stateIndex] >= 4)
 8000696:	89bb      	ldrh	r3, [r7, #12]
 8000698:	7bfa      	ldrb	r2, [r7, #15]
 800069a:	490d      	ldr	r1, [pc, #52]	@ (80006d0 <checkLongPress+0x94>)
 800069c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80006a0:	1a9b      	subs	r3, r3, r2
 80006a2:	2b03      	cmp	r3, #3
 80006a4:	dd09      	ble.n	80006ba <checkLongPress+0x7e>
    {
        longPressTrigger = 1;                // Kích hoạt trigger lặp lại
 80006a6:	4b0b      	ldr	r3, [pc, #44]	@ (80006d4 <checkLongPress+0x98>)
 80006a8:	2201      	movs	r2, #1
 80006aa:	701a      	strb	r2, [r3, #0]
        g_counterTime[stateIndex] = upState; // Reset mốc thời gian
 80006ac:	7bfb      	ldrb	r3, [r7, #15]
 80006ae:	4908      	ldr	r1, [pc, #32]	@ (80006d0 <checkLongPress+0x94>)
 80006b0:	89ba      	ldrh	r2, [r7, #12]
 80006b2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        return;
 80006b6:	e000      	b.n	80006ba <checkLongPress+0x7e>
        return;
 80006b8:	bf00      	nop
    }
}
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	20000000 	.word	0x20000000
 80006c8:	200000bc 	.word	0x200000bc
 80006cc:	200000f4 	.word	0x200000f4
 80006d0:	20000104 	.word	0x20000104
 80006d4:	200000f0 	.word	0x200000f0

080006d8 <buttonFirstPress>:
uint8_t buttonFirstPress(uint8_t pos)
{
 80006d8:	b480      	push	{r7}
 80006da:	b085      	sub	sp, #20
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4603      	mov	r3, r0
 80006e0:	71fb      	strb	r3, [r7, #7]
    uint8_t stateIndex = buttonPos[pos];
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	4a0f      	ldr	r2, [pc, #60]	@ (8000724 <buttonFirstPress+0x4c>)
 80006e6:	5cd3      	ldrb	r3, [r2, r3]
 80006e8:	73fb      	strb	r3, [r7, #15]

    if (lastState[stateIndex] == 1)
 80006ea:	7bfb      	ldrb	r3, [r7, #15]
 80006ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <buttonFirstPress+0x50>)
 80006ee:	5cd3      	ldrb	r3, [r2, r3]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d101      	bne.n	80006f8 <buttonFirstPress+0x20>
        return 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	e00e      	b.n	8000716 <buttonFirstPress+0x3e>
    uint16_t nowState = buttonCount[stateIndex];
 80006f8:	7bfb      	ldrb	r3, [r7, #15]
 80006fa:	4a0c      	ldr	r2, [pc, #48]	@ (800072c <buttonFirstPress+0x54>)
 80006fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000700:	81bb      	strh	r3, [r7, #12]
    if (nowState < 1)
 8000702:	89bb      	ldrh	r3, [r7, #12]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d101      	bne.n	800070c <buttonFirstPress+0x34>
        return 0;
 8000708:	2300      	movs	r3, #0
 800070a:	e004      	b.n	8000716 <buttonFirstPress+0x3e>
    lastState[stateIndex] = 1;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	4a06      	ldr	r2, [pc, #24]	@ (8000728 <buttonFirstPress+0x50>)
 8000710:	2101      	movs	r1, #1
 8000712:	54d1      	strb	r1, [r2, r3]
    return 1;
 8000714:	2301      	movs	r3, #1
 8000716:	4618      	mov	r0, r3
 8000718:	3714      	adds	r7, #20
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	20000000 	.word	0x20000000
 8000728:	200000dc 	.word	0x200000dc
 800072c:	200000bc 	.word	0x200000bc

08000730 <ds3231_init>:
uint8_t ds3231_a2_hour;
uint8_t ds3231_a2_day;
uint8_t ds3231_a2_isDayOfWeek;

void ds3231_init()
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); // second
 8000734:	201e      	movs	r0, #30
 8000736:	f003 f9d7 	bl	8003ae8 <DEC2BCD>
 800073a:	4603      	mov	r3, r0
 800073c:	461a      	mov	r2, r3
 800073e:	4b1c      	ldr	r3, [pc, #112]	@ (80007b0 <ds3231_init+0x80>)
 8000740:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); // minute
 8000742:	2016      	movs	r0, #22
 8000744:	f003 f9d0 	bl	8003ae8 <DEC2BCD>
 8000748:	4603      	mov	r3, r0
 800074a:	461a      	mov	r2, r3
 800074c:	4b18      	ldr	r3, [pc, #96]	@ (80007b0 <ds3231_init+0x80>)
 800074e:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); // hour
 8000750:	2015      	movs	r0, #21
 8000752:	f003 f9c9 	bl	8003ae8 <DEC2BCD>
 8000756:	4603      	mov	r3, r0
 8000758:	461a      	mov	r2, r3
 800075a:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <ds3231_init+0x80>)
 800075c:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);	// day
 800075e:	2006      	movs	r0, #6
 8000760:	f003 f9c2 	bl	8003ae8 <DEC2BCD>
 8000764:	4603      	mov	r3, r0
 8000766:	461a      	mov	r2, r3
 8000768:	4b11      	ldr	r3, [pc, #68]	@ (80007b0 <ds3231_init+0x80>)
 800076a:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); // date
 800076c:	200f      	movs	r0, #15
 800076e:	f003 f9bb 	bl	8003ae8 <DEC2BCD>
 8000772:	4603      	mov	r3, r0
 8000774:	461a      	mov	r2, r3
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <ds3231_init+0x80>)
 8000778:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);	// month
 800077a:	2009      	movs	r0, #9
 800077c:	f003 f9b4 	bl	8003ae8 <DEC2BCD>
 8000780:	4603      	mov	r3, r0
 8000782:	461a      	mov	r2, r3
 8000784:	4b0a      	ldr	r3, [pc, #40]	@ (80007b0 <ds3231_init+0x80>)
 8000786:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); // year
 8000788:	2017      	movs	r0, #23
 800078a:	f003 f9ad 	bl	8003ae8 <DEC2BCD>
 800078e:	4603      	mov	r3, r0
 8000790:	461a      	mov	r2, r3
 8000792:	4b07      	ldr	r3, [pc, #28]	@ (80007b0 <ds3231_init+0x80>)
 8000794:	719a      	strb	r2, [r3, #6]
	if (HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK)
 8000796:	2332      	movs	r3, #50	@ 0x32
 8000798:	2203      	movs	r2, #3
 800079a:	21d0      	movs	r1, #208	@ 0xd0
 800079c:	4805      	ldr	r0, [pc, #20]	@ (80007b4 <ds3231_init+0x84>)
 800079e:	f004 fa53 	bl	8004c48 <HAL_I2C_IsDeviceReady>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <ds3231_init+0x7c>
	{
		while (1)
 80007a8:	bf00      	nop
 80007aa:	e7fd      	b.n	80007a8 <ds3231_init+0x78>
			;
	};
}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	20000128 	.word	0x20000128
 80007b4:	20000194 	.word	0x20000194

080007b8 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b088      	sub	sp, #32
 80007bc:	af04      	add	r7, sp, #16
 80007be:	4603      	mov	r3, r0
 80007c0:	460a      	mov	r2, r1
 80007c2:	71fb      	strb	r3, [r7, #7]
 80007c4:	4613      	mov	r3, r2
 80007c6:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 80007c8:	79bb      	ldrb	r3, [r7, #6]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f003 f98c 	bl	8003ae8 <DEC2BCD>
 80007d0:	4603      	mov	r3, r0
 80007d2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1, 10);
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	b29a      	uxth	r2, r3
 80007d8:	230a      	movs	r3, #10
 80007da:	9302      	str	r3, [sp, #8]
 80007dc:	2301      	movs	r3, #1
 80007de:	9301      	str	r3, [sp, #4]
 80007e0:	f107 030f 	add.w	r3, r7, #15
 80007e4:	9300      	str	r3, [sp, #0]
 80007e6:	2301      	movs	r3, #1
 80007e8:	21d0      	movs	r1, #208	@ 0xd0
 80007ea:	4803      	ldr	r0, [pc, #12]	@ (80007f8 <ds3231_Write+0x40>)
 80007ec:	f003 ff00 	bl	80045f0 <HAL_I2C_Mem_Write>
}
 80007f0:	bf00      	nop
 80007f2:	3710      	adds	r7, #16
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000194 	.word	0x20000194

080007fc <ds3231_ReadTime>:

void ds3231_ReadTime()
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 8000802:	230a      	movs	r3, #10
 8000804:	9302      	str	r3, [sp, #8]
 8000806:	2307      	movs	r3, #7
 8000808:	9301      	str	r3, [sp, #4]
 800080a:	4b25      	ldr	r3, [pc, #148]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 800080c:	9300      	str	r3, [sp, #0]
 800080e:	2301      	movs	r3, #1
 8000810:	2200      	movs	r2, #0
 8000812:	21d0      	movs	r1, #208	@ 0xd0
 8000814:	4823      	ldr	r0, [pc, #140]	@ (80008a4 <ds3231_ReadTime+0xa8>)
 8000816:	f003 ffe5 	bl	80047e4 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 800081a:	4b21      	ldr	r3, [pc, #132]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	4618      	mov	r0, r3
 8000820:	f003 f948 	bl	8003ab4 <BCD2DEC>
 8000824:	4603      	mov	r3, r0
 8000826:	461a      	mov	r2, r3
 8000828:	4b1f      	ldr	r3, [pc, #124]	@ (80008a8 <ds3231_ReadTime+0xac>)
 800082a:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 800082c:	4b1c      	ldr	r3, [pc, #112]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 800082e:	785b      	ldrb	r3, [r3, #1]
 8000830:	4618      	mov	r0, r3
 8000832:	f003 f93f 	bl	8003ab4 <BCD2DEC>
 8000836:	4603      	mov	r3, r0
 8000838:	461a      	mov	r2, r3
 800083a:	4b1c      	ldr	r3, [pc, #112]	@ (80008ac <ds3231_ReadTime+0xb0>)
 800083c:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 800083e:	4b18      	ldr	r3, [pc, #96]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 8000840:	789b      	ldrb	r3, [r3, #2]
 8000842:	4618      	mov	r0, r3
 8000844:	f003 f936 	bl	8003ab4 <BCD2DEC>
 8000848:	4603      	mov	r3, r0
 800084a:	461a      	mov	r2, r3
 800084c:	4b18      	ldr	r3, [pc, #96]	@ (80008b0 <ds3231_ReadTime+0xb4>)
 800084e:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8000850:	4b13      	ldr	r3, [pc, #76]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 8000852:	78db      	ldrb	r3, [r3, #3]
 8000854:	4618      	mov	r0, r3
 8000856:	f003 f92d 	bl	8003ab4 <BCD2DEC>
 800085a:	4603      	mov	r3, r0
 800085c:	461a      	mov	r2, r3
 800085e:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <ds3231_ReadTime+0xb8>)
 8000860:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 8000862:	4b0f      	ldr	r3, [pc, #60]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 8000864:	791b      	ldrb	r3, [r3, #4]
 8000866:	4618      	mov	r0, r3
 8000868:	f003 f924 	bl	8003ab4 <BCD2DEC>
 800086c:	4603      	mov	r3, r0
 800086e:	461a      	mov	r2, r3
 8000870:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <ds3231_ReadTime+0xbc>)
 8000872:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8000874:	4b0a      	ldr	r3, [pc, #40]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 8000876:	795b      	ldrb	r3, [r3, #5]
 8000878:	4618      	mov	r0, r3
 800087a:	f003 f91b 	bl	8003ab4 <BCD2DEC>
 800087e:	4603      	mov	r3, r0
 8000880:	461a      	mov	r2, r3
 8000882:	4b0e      	ldr	r3, [pc, #56]	@ (80008bc <ds3231_ReadTime+0xc0>)
 8000884:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 8000886:	4b06      	ldr	r3, [pc, #24]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 8000888:	799b      	ldrb	r3, [r3, #6]
 800088a:	4618      	mov	r0, r3
 800088c:	f003 f912 	bl	8003ab4 <BCD2DEC>
 8000890:	4603      	mov	r3, r0
 8000892:	461a      	mov	r2, r3
 8000894:	4b0a      	ldr	r3, [pc, #40]	@ (80008c0 <ds3231_ReadTime+0xc4>)
 8000896:	701a      	strb	r2, [r3, #0]
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	20000128 	.word	0x20000128
 80008a4:	20000194 	.word	0x20000194
 80008a8:	20000131 	.word	0x20000131
 80008ac:	20000130 	.word	0x20000130
 80008b0:	2000012f 	.word	0x2000012f
 80008b4:	20000133 	.word	0x20000133
 80008b8:	20000132 	.word	0x20000132
 80008bc:	20000134 	.word	0x20000134
 80008c0:	20000135 	.word	0x20000135

080008c4 <ds3231_SetAlarm1>:

/**
 * @brief HÀM 1: GHI (Cài đặt) ALARM1
 */
void ds3231_SetAlarm1(uint8_t day, uint8_t isDayOfWeek, uint8_t hour, uint8_t minute, uint8_t second)
{
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b089      	sub	sp, #36	@ 0x24
 80008c8:	af04      	add	r7, sp, #16
 80008ca:	4604      	mov	r4, r0
 80008cc:	4608      	mov	r0, r1
 80008ce:	4611      	mov	r1, r2
 80008d0:	461a      	mov	r2, r3
 80008d2:	4623      	mov	r3, r4
 80008d4:	71fb      	strb	r3, [r7, #7]
 80008d6:	4603      	mov	r3, r0
 80008d8:	71bb      	strb	r3, [r7, #6]
 80008da:	460b      	mov	r3, r1
 80008dc:	717b      	strb	r3, [r7, #5]
 80008de:	4613      	mov	r3, r2
 80008e0:	713b      	strb	r3, [r7, #4]
	// Mảng 4 byte để chứa dữ liệu 4 thanh ghi A1 (0x07 - 0x0A)
	uint8_t alarm_data[4];

	// 1. Xử lý Giây (Thanh ghi 0x07)
	if (second == ALARM_SKIP)
 80008e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80008e6:	2b63      	cmp	r3, #99	@ 0x63
 80008e8:	d102      	bne.n	80008f0 <ds3231_SetAlarm1+0x2c>
	{
		alarm_data[0] = 0x80; // Set Bit 7 (A1M1) để mask (bỏ qua)
 80008ea:	2380      	movs	r3, #128	@ 0x80
 80008ec:	733b      	strb	r3, [r7, #12]
 80008ee:	e009      	b.n	8000904 <ds3231_SetAlarm1+0x40>
	}
	else
	{
		alarm_data[0] = DEC2BCD(second) & 0x7F; // Clear Bit 7 (A1M1)
 80008f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80008f4:	4618      	mov	r0, r3
 80008f6:	f003 f8f7 	bl	8003ae8 <DEC2BCD>
 80008fa:	4603      	mov	r3, r0
 80008fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000900:	b2db      	uxtb	r3, r3
 8000902:	733b      	strb	r3, [r7, #12]
	}

	// 2. Xử lý Phút (Thanh ghi 0x08)
	if (minute == ALARM_SKIP)
 8000904:	793b      	ldrb	r3, [r7, #4]
 8000906:	2b63      	cmp	r3, #99	@ 0x63
 8000908:	d102      	bne.n	8000910 <ds3231_SetAlarm1+0x4c>
	{
		alarm_data[1] = 0x80; // Set Bit 7 (A1M2)
 800090a:	2380      	movs	r3, #128	@ 0x80
 800090c:	737b      	strb	r3, [r7, #13]
 800090e:	e008      	b.n	8000922 <ds3231_SetAlarm1+0x5e>
	}
	else
	{
		alarm_data[1] = DEC2BCD(minute) & 0x7F; // Clear Bit 7
 8000910:	793b      	ldrb	r3, [r7, #4]
 8000912:	4618      	mov	r0, r3
 8000914:	f003 f8e8 	bl	8003ae8 <DEC2BCD>
 8000918:	4603      	mov	r3, r0
 800091a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800091e:	b2db      	uxtb	r3, r3
 8000920:	737b      	strb	r3, [r7, #13]
	}

	// 3. Xử lý Giờ (Thanh ghi 0x09) - Luôn ở chế độ 24h
	if (hour == ALARM_SKIP)
 8000922:	797b      	ldrb	r3, [r7, #5]
 8000924:	2b63      	cmp	r3, #99	@ 0x63
 8000926:	d102      	bne.n	800092e <ds3231_SetAlarm1+0x6a>
	{
		alarm_data[2] = 0x80; // Set Bit 7 (A1M3)
 8000928:	2380      	movs	r3, #128	@ 0x80
 800092a:	73bb      	strb	r3, [r7, #14]
 800092c:	e008      	b.n	8000940 <ds3231_SetAlarm1+0x7c>
	}
	else
	{
		alarm_data[2] = DEC2BCD(hour) & 0xBF; // Clear Bit 7 (A1M3) VÀ Bit 6 (chế độ 24h)
 800092e:	797b      	ldrb	r3, [r7, #5]
 8000930:	4618      	mov	r0, r3
 8000932:	f003 f8d9 	bl	8003ae8 <DEC2BCD>
 8000936:	4603      	mov	r3, r0
 8000938:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800093c:	b2db      	uxtb	r3, r3
 800093e:	73bb      	strb	r3, [r7, #14]
	}

	// 4. Xử lý Ngày/Thứ (Thanh ghi 0x0A)
	if (day == ALARM_SKIP)
 8000940:	79fb      	ldrb	r3, [r7, #7]
 8000942:	2b63      	cmp	r3, #99	@ 0x63
 8000944:	d102      	bne.n	800094c <ds3231_SetAlarm1+0x88>
	{
		alarm_data[3] = 0x80; // Set Bit 7 (A1M4)
 8000946:	2380      	movs	r3, #128	@ 0x80
 8000948:	73fb      	strb	r3, [r7, #15]
 800094a:	e010      	b.n	800096e <ds3231_SetAlarm1+0xaa>
	}
	else
	{
		alarm_data[3] = DEC2BCD(day) & 0x7F; // Clear Bit 7 (A1M4)
 800094c:	79fb      	ldrb	r3, [r7, #7]
 800094e:	4618      	mov	r0, r3
 8000950:	f003 f8ca 	bl	8003ae8 <DEC2BCD>
 8000954:	4603      	mov	r3, r0
 8000956:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800095a:	b2db      	uxtb	r3, r3
 800095c:	73fb      	strb	r3, [r7, #15]
		if (isDayOfWeek)
 800095e:	79bb      	ldrb	r3, [r7, #6]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d004      	beq.n	800096e <ds3231_SetAlarm1+0xaa>
		{
			alarm_data[3] |= (1 << 6); // Set Bit 6 (DY/DT) để so khớp Thứ
 8000964:	7bfb      	ldrb	r3, [r7, #15]
 8000966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800096a:	b2db      	uxtb	r3, r3
 800096c:	73fb      	strb	r3, [r7, #15]
		// (Nếu isDayOfWeek=0, bit 6 đã = 0, nên sẽ so khớp Ngày)
	}

	// 5. Ghi 4 byte dữ liệu vào DS3231 một lúc
	// Bắt đầu từ địa chỉ 0x07 (Thanh ghi Giây ALARM1)
	HAL_I2C_Mem_Write(&hi2c1,
 800096e:	2364      	movs	r3, #100	@ 0x64
 8000970:	9302      	str	r3, [sp, #8]
 8000972:	2304      	movs	r3, #4
 8000974:	9301      	str	r3, [sp, #4]
 8000976:	f107 030c 	add.w	r3, r7, #12
 800097a:	9300      	str	r3, [sp, #0]
 800097c:	2301      	movs	r3, #1
 800097e:	2207      	movs	r2, #7
 8000980:	21d0      	movs	r1, #208	@ 0xd0
 8000982:	4803      	ldr	r0, [pc, #12]	@ (8000990 <ds3231_SetAlarm1+0xcc>)
 8000984:	f003 fe34 	bl	80045f0 <HAL_I2C_Mem_Write>
					  0x07, // Địa chỉ bắt đầu của ALARM1
					  I2C_MEMADD_SIZE_8BIT,
					  alarm_data,
					  4,	// Ghi 4 byte
					  100); // Timeout 100ms
}
 8000988:	bf00      	nop
 800098a:	3714      	adds	r7, #20
 800098c:	46bd      	mov	sp, r7
 800098e:	bd90      	pop	{r4, r7, pc}
 8000990:	20000194 	.word	0x20000194

08000994 <ds3231_ReadAlarmFlags>:

/**
 * @brief HÀM 2: ĐỌC "TÍN HIỆU" (Cờ báo)
 */
void ds3231_ReadAlarmFlags(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af04      	add	r7, sp, #16
	uint8_t status_reg;

	// Đọc thanh ghi Status (địa chỉ 0x0F)
	HAL_I2C_Mem_Read(&hi2c1,
 800099a:	2364      	movs	r3, #100	@ 0x64
 800099c:	9302      	str	r3, [sp, #8]
 800099e:	2301      	movs	r3, #1
 80009a0:	9301      	str	r3, [sp, #4]
 80009a2:	1dfb      	adds	r3, r7, #7
 80009a4:	9300      	str	r3, [sp, #0]
 80009a6:	2301      	movs	r3, #1
 80009a8:	220f      	movs	r2, #15
 80009aa:	21d0      	movs	r1, #208	@ 0xd0
 80009ac:	4809      	ldr	r0, [pc, #36]	@ (80009d4 <ds3231_ReadAlarmFlags+0x40>)
 80009ae:	f003 ff19 	bl	80047e4 <HAL_I2C_Mem_Read>
					 &status_reg,
					 1,
					 100);

	// Cập nhật các biến "tín hiệu" toàn cục
	ds3231_alarm1_flag = (status_reg & 0x01); // Bit 0 là A1F
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	f003 0301 	and.w	r3, r3, #1
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	4b07      	ldr	r3, [pc, #28]	@ (80009d8 <ds3231_ReadAlarmFlags+0x44>)
 80009bc:	701a      	strb	r2, [r3, #0]
	ds3231_alarm2_flag = (status_reg & 0x02); // Bit 1 là A2F
 80009be:	79fb      	ldrb	r3, [r7, #7]
 80009c0:	f003 0302 	and.w	r3, r3, #2
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <ds3231_ReadAlarmFlags+0x48>)
 80009c8:	701a      	strb	r2, [r3, #0]
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000194 	.word	0x20000194
 80009d8:	20000124 	.word	0x20000124
 80009dc:	20000125 	.word	0x20000125

080009e0 <ds3231_ClearAlarmFlags>:

/**
 * @brief HÀM 3: XÓA "TÍN HIỆU" (Cờ báo)
 */
void ds3231_ClearAlarmFlags(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af04      	add	r7, sp, #16
	uint8_t status_reg;

	// 1. Đọc giá trị hiện tại của thanh ghi Status
	HAL_I2C_Mem_Read(&hi2c1,
 80009e6:	2364      	movs	r3, #100	@ 0x64
 80009e8:	9302      	str	r3, [sp, #8]
 80009ea:	2301      	movs	r3, #1
 80009ec:	9301      	str	r3, [sp, #4]
 80009ee:	1dfb      	adds	r3, r7, #7
 80009f0:	9300      	str	r3, [sp, #0]
 80009f2:	2301      	movs	r3, #1
 80009f4:	220f      	movs	r2, #15
 80009f6:	21d0      	movs	r1, #208	@ 0xd0
 80009f8:	480b      	ldr	r0, [pc, #44]	@ (8000a28 <ds3231_ClearAlarmFlags+0x48>)
 80009fa:	f003 fef3 	bl	80047e4 <HAL_I2C_Mem_Read>
					 1,
					 100);

	// 2. Xóa Bit 0 (A1F) và Bit 1 (A2F)
	// Bằng cách ghi lại chính thanh ghi đó với 2 bit này = 0
	uint8_t new_status = status_reg & 0xFC; // 0xFC = 11111100
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	f023 0303 	bic.w	r3, r3, #3
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	71bb      	strb	r3, [r7, #6]

	// 3. Ghi giá trị mới trở lại
	HAL_I2C_Mem_Write(&hi2c1,
 8000a08:	2364      	movs	r3, #100	@ 0x64
 8000a0a:	9302      	str	r3, [sp, #8]
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	9301      	str	r3, [sp, #4]
 8000a10:	1dbb      	adds	r3, r7, #6
 8000a12:	9300      	str	r3, [sp, #0]
 8000a14:	2301      	movs	r3, #1
 8000a16:	220f      	movs	r2, #15
 8000a18:	21d0      	movs	r1, #208	@ 0xd0
 8000a1a:	4803      	ldr	r0, [pc, #12]	@ (8000a28 <ds3231_ClearAlarmFlags+0x48>)
 8000a1c:	f003 fde8 	bl	80045f0 <HAL_I2C_Mem_Write>
					  0x0F,
					  I2C_MEMADD_SIZE_8BIT,
					  &new_status,
					  1,
					  100);
}
 8000a20:	bf00      	nop
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000194 	.word	0x20000194

08000a2c <bcd2dec_hour_24h>:
/**
 * @brief Hàm phụ trợ: Chuyển đổi BCD của Giờ (chế độ 24h) sang Thập phân.
 * @note  Hàm BCD2DEC(val) thông thường SẼ BỊ LỖI với thanh ghi Giờ.
 */
uint8_t bcd2dec_hour_24h(uint8_t val)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	71fb      	strb	r3, [r7, #7]
	uint8_t hour = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	73fb      	strb	r3, [r7, #15]
	val &= 0x3F; // Mask off Bit 7 (Mask) và Bit 6 (12/24)
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000a40:	71fb      	strb	r3, [r7, #7]

	hour = (val & 0x0F); // Hàng đơn vị (Bits 0-3)
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	f003 030f 	and.w	r3, r3, #15
 8000a48:	73fb      	strb	r3, [r7, #15]

	if (val & 0x10) // Bit 4 (10 Giờ)
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	f003 0310 	and.w	r3, r3, #16
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d002      	beq.n	8000a5a <bcd2dec_hour_24h+0x2e>
		hour += 10;
 8000a54:	7bfb      	ldrb	r3, [r7, #15]
 8000a56:	330a      	adds	r3, #10
 8000a58:	73fb      	strb	r3, [r7, #15]
	if (val & 0x20) // Bit 5 (20 Giờ)
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	f003 0320 	and.w	r3, r3, #32
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d002      	beq.n	8000a6a <bcd2dec_hour_24h+0x3e>
		hour += 20;
 8000a64:	7bfb      	ldrb	r3, [r7, #15]
 8000a66:	3314      	adds	r3, #20
 8000a68:	73fb      	strb	r3, [r7, #15]

	return hour;
 8000a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3714      	adds	r7, #20
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <ds3231_ReadAlarmSettings>:

/**
 * @brief HÀM MỚI: Đọc tất cả cài đặt của ALARM1 và ALARM2.
 */
void ds3231_ReadAlarmSettings(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af04      	add	r7, sp, #16
	// Mảng 7 byte để đọc A1 (4 byte) và A2 (3 byte)
	uint8_t alarm_buffer[7];
	uint8_t temp;

	// Đọc một lúc 7 byte, bắt đầu từ địa chỉ 0x07 (A1 Giây)
	HAL_I2C_Mem_Read(&hi2c1,
 8000a7e:	2364      	movs	r3, #100	@ 0x64
 8000a80:	9302      	str	r3, [sp, #8]
 8000a82:	2307      	movs	r3, #7
 8000a84:	9301      	str	r3, [sp, #4]
 8000a86:	463b      	mov	r3, r7
 8000a88:	9300      	str	r3, [sp, #0]
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	2207      	movs	r2, #7
 8000a8e:	21d0      	movs	r1, #208	@ 0xd0
 8000a90:	4854      	ldr	r0, [pc, #336]	@ (8000be4 <ds3231_ReadAlarmSettings+0x16c>)
 8000a92:	f003 fea7 	bl	80047e4 <HAL_I2C_Mem_Read>
					 100);

	// --- Phân tích ALARM 1 (alarm_buffer[0] đến [3]) ---

	// A1 Giây (buffer[0])
	temp = alarm_buffer[0];
 8000a96:	783b      	ldrb	r3, [r7, #0]
 8000a98:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	da03      	bge.n	8000aaa <ds3231_ReadAlarmSettings+0x32>
		ds3231_a1_second = ALARM_SKIP; // Bị mask
 8000aa2:	4b51      	ldr	r3, [pc, #324]	@ (8000be8 <ds3231_ReadAlarmSettings+0x170>)
 8000aa4:	2263      	movs	r2, #99	@ 0x63
 8000aa6:	701a      	strb	r2, [r3, #0]
 8000aa8:	e00a      	b.n	8000ac0 <ds3231_ReadAlarmSettings+0x48>
	else
		ds3231_a1_second = BCD2DEC(temp & 0x7F);
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f002 fffe 	bl	8003ab4 <BCD2DEC>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	461a      	mov	r2, r3
 8000abc:	4b4a      	ldr	r3, [pc, #296]	@ (8000be8 <ds3231_ReadAlarmSettings+0x170>)
 8000abe:	701a      	strb	r2, [r3, #0]

	// A1 Phút (buffer[1])
	temp = alarm_buffer[1];
 8000ac0:	787b      	ldrb	r3, [r7, #1]
 8000ac2:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	da03      	bge.n	8000ad4 <ds3231_ReadAlarmSettings+0x5c>
		ds3231_a1_minute = ALARM_SKIP; // Bị mask
 8000acc:	4b47      	ldr	r3, [pc, #284]	@ (8000bec <ds3231_ReadAlarmSettings+0x174>)
 8000ace:	2263      	movs	r2, #99	@ 0x63
 8000ad0:	701a      	strb	r2, [r3, #0]
 8000ad2:	e00a      	b.n	8000aea <ds3231_ReadAlarmSettings+0x72>
	else
		ds3231_a1_minute = BCD2DEC(temp & 0x7F);
 8000ad4:	79fb      	ldrb	r3, [r7, #7]
 8000ad6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	4618      	mov	r0, r3
 8000ade:	f002 ffe9 	bl	8003ab4 <BCD2DEC>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4b41      	ldr	r3, [pc, #260]	@ (8000bec <ds3231_ReadAlarmSettings+0x174>)
 8000ae8:	701a      	strb	r2, [r3, #0]

	// A1 Giờ (buffer[2])
	temp = alarm_buffer[2];
 8000aea:	78bb      	ldrb	r3, [r7, #2]
 8000aec:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	da03      	bge.n	8000afe <ds3231_ReadAlarmSettings+0x86>
		ds3231_a1_hour = ALARM_SKIP; // Bị mask
 8000af6:	4b3e      	ldr	r3, [pc, #248]	@ (8000bf0 <ds3231_ReadAlarmSettings+0x178>)
 8000af8:	2263      	movs	r2, #99	@ 0x63
 8000afa:	701a      	strb	r2, [r3, #0]
 8000afc:	e007      	b.n	8000b0e <ds3231_ReadAlarmSettings+0x96>
	else
		ds3231_a1_hour = bcd2dec_hour_24h(temp); // Dùng hàm helper mới
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff ff93 	bl	8000a2c <bcd2dec_hour_24h>
 8000b06:	4603      	mov	r3, r0
 8000b08:	461a      	mov	r2, r3
 8000b0a:	4b39      	ldr	r3, [pc, #228]	@ (8000bf0 <ds3231_ReadAlarmSettings+0x178>)
 8000b0c:	701a      	strb	r2, [r3, #0]

	// A1 Ngày/Thứ (buffer[3])
	temp = alarm_buffer[3];
 8000b0e:	78fb      	ldrb	r3, [r7, #3]
 8000b10:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	da06      	bge.n	8000b28 <ds3231_ReadAlarmSettings+0xb0>
	{
		ds3231_a1_day = ALARM_SKIP; // Bị mask
 8000b1a:	4b36      	ldr	r3, [pc, #216]	@ (8000bf4 <ds3231_ReadAlarmSettings+0x17c>)
 8000b1c:	2263      	movs	r2, #99	@ 0x63
 8000b1e:	701a      	strb	r2, [r3, #0]
		ds3231_a1_isDayOfWeek = 0;	// Không quan trọng
 8000b20:	4b35      	ldr	r3, [pc, #212]	@ (8000bf8 <ds3231_ReadAlarmSettings+0x180>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	701a      	strb	r2, [r3, #0]
 8000b26:	e012      	b.n	8000b4e <ds3231_ReadAlarmSettings+0xd6>
	}
	else
	{
		ds3231_a1_isDayOfWeek = (temp & 0x40) ? 1 : 0; // Kiểm tra bit 6 (DY/DT)
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	119b      	asrs	r3, r3, #6
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	f003 0301 	and.w	r3, r3, #1
 8000b32:	b2da      	uxtb	r2, r3
 8000b34:	4b30      	ldr	r3, [pc, #192]	@ (8000bf8 <ds3231_ReadAlarmSettings+0x180>)
 8000b36:	701a      	strb	r2, [r3, #0]
		ds3231_a1_day = BCD2DEC(temp & 0x3F);		   // Mask bit 7 và 6
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	4618      	mov	r0, r3
 8000b42:	f002 ffb7 	bl	8003ab4 <BCD2DEC>
 8000b46:	4603      	mov	r3, r0
 8000b48:	461a      	mov	r2, r3
 8000b4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf4 <ds3231_ReadAlarmSettings+0x17c>)
 8000b4c:	701a      	strb	r2, [r3, #0]
	}

	// --- Phân tích ALARM 2 (alarm_buffer[4] đến [6]) ---

	// A2 Phút (buffer[4])
	temp = alarm_buffer[4];
 8000b4e:	793b      	ldrb	r3, [r7, #4]
 8000b50:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	da03      	bge.n	8000b62 <ds3231_ReadAlarmSettings+0xea>
		ds3231_a2_minute = ALARM_SKIP;
 8000b5a:	4b28      	ldr	r3, [pc, #160]	@ (8000bfc <ds3231_ReadAlarmSettings+0x184>)
 8000b5c:	2263      	movs	r2, #99	@ 0x63
 8000b5e:	701a      	strb	r2, [r3, #0]
 8000b60:	e00a      	b.n	8000b78 <ds3231_ReadAlarmSettings+0x100>
	else
		ds3231_a2_minute = BCD2DEC(temp & 0x7F);
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f002 ffa2 	bl	8003ab4 <BCD2DEC>
 8000b70:	4603      	mov	r3, r0
 8000b72:	461a      	mov	r2, r3
 8000b74:	4b21      	ldr	r3, [pc, #132]	@ (8000bfc <ds3231_ReadAlarmSettings+0x184>)
 8000b76:	701a      	strb	r2, [r3, #0]

	// A2 Giờ (buffer[5])
	temp = alarm_buffer[5];
 8000b78:	797b      	ldrb	r3, [r7, #5]
 8000b7a:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	da03      	bge.n	8000b8c <ds3231_ReadAlarmSettings+0x114>
		ds3231_a2_hour = ALARM_SKIP;
 8000b84:	4b1e      	ldr	r3, [pc, #120]	@ (8000c00 <ds3231_ReadAlarmSettings+0x188>)
 8000b86:	2263      	movs	r2, #99	@ 0x63
 8000b88:	701a      	strb	r2, [r3, #0]
 8000b8a:	e007      	b.n	8000b9c <ds3231_ReadAlarmSettings+0x124>
	else
		ds3231_a2_hour = bcd2dec_hour_24h(temp);
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff ff4c 	bl	8000a2c <bcd2dec_hour_24h>
 8000b94:	4603      	mov	r3, r0
 8000b96:	461a      	mov	r2, r3
 8000b98:	4b19      	ldr	r3, [pc, #100]	@ (8000c00 <ds3231_ReadAlarmSettings+0x188>)
 8000b9a:	701a      	strb	r2, [r3, #0]

	// A2 Ngày/Thứ (buffer[6])
	temp = alarm_buffer[6];
 8000b9c:	79bb      	ldrb	r3, [r7, #6]
 8000b9e:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	da06      	bge.n	8000bb6 <ds3231_ReadAlarmSettings+0x13e>
	{
		ds3231_a2_day = ALARM_SKIP;
 8000ba8:	4b16      	ldr	r3, [pc, #88]	@ (8000c04 <ds3231_ReadAlarmSettings+0x18c>)
 8000baa:	2263      	movs	r2, #99	@ 0x63
 8000bac:	701a      	strb	r2, [r3, #0]
		ds3231_a2_isDayOfWeek = 0;
 8000bae:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <ds3231_ReadAlarmSettings+0x190>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	701a      	strb	r2, [r3, #0]
	else
	{
		ds3231_a2_isDayOfWeek = (temp & 0x40) ? 1 : 0;
		ds3231_a2_day = BCD2DEC(temp & 0x3F);
	}
 8000bb4:	e012      	b.n	8000bdc <ds3231_ReadAlarmSettings+0x164>
		ds3231_a2_isDayOfWeek = (temp & 0x40) ? 1 : 0;
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	119b      	asrs	r3, r3, #6
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	f003 0301 	and.w	r3, r3, #1
 8000bc0:	b2da      	uxtb	r2, r3
 8000bc2:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <ds3231_ReadAlarmSettings+0x190>)
 8000bc4:	701a      	strb	r2, [r3, #0]
		ds3231_a2_day = BCD2DEC(temp & 0x3F);
 8000bc6:	79fb      	ldrb	r3, [r7, #7]
 8000bc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f002 ff70 	bl	8003ab4 <BCD2DEC>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8000c04 <ds3231_ReadAlarmSettings+0x18c>)
 8000bda:	701a      	strb	r2, [r3, #0]
 8000bdc:	bf00      	nop
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000194 	.word	0x20000194
 8000be8:	20000136 	.word	0x20000136
 8000bec:	20000137 	.word	0x20000137
 8000bf0:	20000138 	.word	0x20000138
 8000bf4:	20000139 	.word	0x20000139
 8000bf8:	2000013a 	.word	0x2000013a
 8000bfc:	2000013b 	.word	0x2000013b
 8000c00:	2000013c 	.word	0x2000013c
 8000c04:	2000013d 	.word	0x2000013d
 8000c08:	2000013e 	.word	0x2000013e

08000c0c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08e      	sub	sp, #56	@ 0x38
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000c12:	f107 031c 	add.w	r3, r7, #28
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	605a      	str	r2, [r3, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
 8000c1e:	60da      	str	r2, [r3, #12]
 8000c20:	611a      	str	r2, [r3, #16]
 8000c22:	615a      	str	r2, [r3, #20]
 8000c24:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000c26:	463b      	mov	r3, r7
 8000c28:	2200      	movs	r2, #0
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	605a      	str	r2, [r3, #4]
 8000c2e:	609a      	str	r2, [r3, #8]
 8000c30:	60da      	str	r2, [r3, #12]
 8000c32:	611a      	str	r2, [r3, #16]
 8000c34:	615a      	str	r2, [r3, #20]
 8000c36:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000c38:	4b2f      	ldr	r3, [pc, #188]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c3a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8000c3e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000c40:	4b2d      	ldr	r3, [pc, #180]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c42:	4a2e      	ldr	r2, [pc, #184]	@ (8000cfc <MX_FSMC_Init+0xf0>)
 8000c44:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000c46:	4b2c      	ldr	r3, [pc, #176]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000c4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000c52:	4b29      	ldr	r3, [pc, #164]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c58:	4b27      	ldr	r3, [pc, #156]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c5a:	2210      	movs	r2, #16
 8000c5c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000c5e:	4b26      	ldr	r3, [pc, #152]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c64:	4b24      	ldr	r3, [pc, #144]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000c6a:	4b23      	ldr	r3, [pc, #140]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000c70:	4b21      	ldr	r3, [pc, #132]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000c76:	4b20      	ldr	r3, [pc, #128]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c78:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000c84:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c86:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000c92:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000c98:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000c9e:	230f      	movs	r3, #15
 8000ca0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000ca2:	230f      	movs	r3, #15
 8000ca4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8000ca6:	233c      	movs	r3, #60	@ 0x3c
 8000ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8000cae:	2310      	movs	r3, #16
 8000cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8000cb2:	2311      	movs	r3, #17
 8000cb4:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000cba:	2308      	movs	r3, #8
 8000cbc:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000cbe:	230f      	movs	r3, #15
 8000cc0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000cc2:	2309      	movs	r3, #9
 8000cc4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 15;
 8000cc6:	230f      	movs	r3, #15
 8000cc8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000cca:	2310      	movs	r3, #16
 8000ccc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000cce:	2311      	movs	r3, #17
 8000cd0:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000cd6:	463a      	mov	r2, r7
 8000cd8:	f107 031c 	add.w	r3, r7, #28
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4806      	ldr	r0, [pc, #24]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000ce0:	f005 fdba 	bl	8006858 <HAL_SRAM_Init>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000cea:	f002 faf5 	bl	80032d8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000cee:	bf00      	nop
 8000cf0:	3738      	adds	r7, #56	@ 0x38
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000140 	.word	0x20000140
 8000cfc:	a0000104 	.word	0xa0000104

08000d00 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
 8000d10:	60da      	str	r2, [r3, #12]
 8000d12:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000d14:	4b1c      	ldr	r3, [pc, #112]	@ (8000d88 <HAL_FSMC_MspInit+0x88>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d131      	bne.n	8000d80 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d88 <HAL_FSMC_MspInit+0x88>)
 8000d1e:	2201      	movs	r2, #1
 8000d20:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	603b      	str	r3, [r7, #0]
 8000d26:	4b19      	ldr	r3, [pc, #100]	@ (8000d8c <HAL_FSMC_MspInit+0x8c>)
 8000d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d2a:	4a18      	ldr	r2, [pc, #96]	@ (8000d8c <HAL_FSMC_MspInit+0x8c>)
 8000d2c:	f043 0301 	orr.w	r3, r3, #1
 8000d30:	6393      	str	r3, [r2, #56]	@ 0x38
 8000d32:	4b16      	ldr	r3, [pc, #88]	@ (8000d8c <HAL_FSMC_MspInit+0x8c>)
 8000d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d36:	f003 0301 	and.w	r3, r3, #1
 8000d3a:	603b      	str	r3, [r7, #0]
 8000d3c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000d3e:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8000d42:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4c:	2303      	movs	r3, #3
 8000d4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d50:	230c      	movs	r3, #12
 8000d52:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	4619      	mov	r1, r3
 8000d58:	480d      	ldr	r0, [pc, #52]	@ (8000d90 <HAL_FSMC_MspInit+0x90>)
 8000d5a:	f003 f94f 	bl	8003ffc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000d5e:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8000d62:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d64:	2302      	movs	r3, #2
 8000d66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d70:	230c      	movs	r3, #12
 8000d72:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	4619      	mov	r1, r3
 8000d78:	4806      	ldr	r0, [pc, #24]	@ (8000d94 <HAL_FSMC_MspInit+0x94>)
 8000d7a:	f003 f93f 	bl	8003ffc <HAL_GPIO_Init>
 8000d7e:	e000      	b.n	8000d82 <HAL_FSMC_MspInit+0x82>
    return;
 8000d80:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000d82:	3718      	adds	r7, #24
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20000190 	.word	0x20000190
 8000d8c:	40023800 	.word	0x40023800
 8000d90:	40021000 	.word	0x40021000
 8000d94:	40020c00 	.word	0x40020c00

08000d98 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000da0:	f7ff ffae 	bl	8000d00 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08c      	sub	sp, #48	@ 0x30
 8000db0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db2:	f107 031c 	add.w	r3, r7, #28
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
 8000dbe:	60da      	str	r2, [r3, #12]
 8000dc0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61bb      	str	r3, [r7, #24]
 8000dc6:	4b6f      	ldr	r3, [pc, #444]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	4a6e      	ldr	r2, [pc, #440]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000dcc:	f043 0310 	orr.w	r3, r3, #16
 8000dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd2:	4b6c      	ldr	r3, [pc, #432]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	f003 0310 	and.w	r3, r3, #16
 8000dda:	61bb      	str	r3, [r7, #24]
 8000ddc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	617b      	str	r3, [r7, #20]
 8000de2:	4b68      	ldr	r3, [pc, #416]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	4a67      	ldr	r2, [pc, #412]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000de8:	f043 0304 	orr.w	r3, r3, #4
 8000dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dee:	4b65      	ldr	r3, [pc, #404]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	f003 0304 	and.w	r3, r3, #4
 8000df6:	617b      	str	r3, [r7, #20]
 8000df8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
 8000dfe:	4b61      	ldr	r3, [pc, #388]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	4a60      	ldr	r2, [pc, #384]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0a:	4b5e      	ldr	r3, [pc, #376]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e12:	613b      	str	r3, [r7, #16]
 8000e14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	4b5a      	ldr	r3, [pc, #360]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	4a59      	ldr	r2, [pc, #356]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e20:	f043 0301 	orr.w	r3, r3, #1
 8000e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e26:	4b57      	ldr	r3, [pc, #348]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	4b53      	ldr	r3, [pc, #332]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	4a52      	ldr	r2, [pc, #328]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e3c:	f043 0308 	orr.w	r3, r3, #8
 8000e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e42:	4b50      	ldr	r3, [pc, #320]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	f003 0308 	and.w	r3, r3, #8
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	4b4c      	ldr	r3, [pc, #304]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	4a4b      	ldr	r2, [pc, #300]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5e:	4b49      	ldr	r3, [pc, #292]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	603b      	str	r3, [r7, #0]
 8000e6e:	4b45      	ldr	r3, [pc, #276]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	4a44      	ldr	r2, [pc, #272]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e74:	f043 0302 	orr.w	r3, r3, #2
 8000e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7a:	4b42      	ldr	r3, [pc, #264]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	f003 0302 	and.w	r3, r3, #2
 8000e82:	603b      	str	r3, [r7, #0]
 8000e84:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2170      	movs	r1, #112	@ 0x70
 8000e8a:	483f      	ldr	r0, [pc, #252]	@ (8000f88 <MX_GPIO_Init+0x1dc>)
 8000e8c:	f003 fa52 	bl	8004334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000e90:	2200      	movs	r2, #0
 8000e92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e96:	483d      	ldr	r0, [pc, #244]	@ (8000f8c <MX_GPIO_Init+0x1e0>)
 8000e98:	f003 fa4c 	bl	8004334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2140      	movs	r1, #64	@ 0x40
 8000ea0:	483b      	ldr	r0, [pc, #236]	@ (8000f90 <MX_GPIO_Init+0x1e4>)
 8000ea2:	f003 fa47 	bl	8004334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000eac:	4839      	ldr	r0, [pc, #228]	@ (8000f94 <MX_GPIO_Init+0x1e8>)
 8000eae:	f003 fa41 	bl	8004334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2108      	movs	r1, #8
 8000eb6:	4838      	ldr	r0, [pc, #224]	@ (8000f98 <MX_GPIO_Init+0x1ec>)
 8000eb8:	f003 fa3c 	bl	8004334 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin OUTPUT_Y0_Pin OUTPUT_Y1_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000ebc:	2370      	movs	r3, #112	@ 0x70
 8000ebe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ecc:	f107 031c 	add.w	r3, r7, #28
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	482d      	ldr	r0, [pc, #180]	@ (8000f88 <MX_GPIO_Init+0x1dc>)
 8000ed4:	f003 f892 	bl	8003ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000ed8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000edc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000eea:	f107 031c 	add.w	r3, r7, #28
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4826      	ldr	r0, [pc, #152]	@ (8000f8c <MX_GPIO_Init+0x1e0>)
 8000ef2:	f003 f883 	bl	8003ffc <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT_X0_Pin INPUT_X1_Pin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000ef6:	23c0      	movs	r3, #192	@ 0xc0
 8000ef8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efa:	2300      	movs	r3, #0
 8000efc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f02:	f107 031c 	add.w	r3, r7, #28
 8000f06:	4619      	mov	r1, r3
 8000f08:	4822      	ldr	r0, [pc, #136]	@ (8000f94 <MX_GPIO_Init+0x1e8>)
 8000f0a:	f003 f877 	bl	8003ffc <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT_X2_Pin PC5 */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|GPIO_PIN_5;
 8000f0e:	2330      	movs	r3, #48	@ 0x30
 8000f10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f12:	2300      	movs	r3, #0
 8000f14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f1a:	f107 031c 	add.w	r3, r7, #28
 8000f1e:	4619      	mov	r1, r3
 8000f20:	481a      	ldr	r0, [pc, #104]	@ (8000f8c <MX_GPIO_Init+0x1e0>)
 8000f22:	f003 f86b 	bl	8003ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_LATCH_Pin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000f26:	2340      	movs	r3, #64	@ 0x40
 8000f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2300      	movs	r3, #0
 8000f34:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 031c 	add.w	r3, r7, #28
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4814      	ldr	r0, [pc, #80]	@ (8000f90 <MX_GPIO_Init+0x1e4>)
 8000f3e:	f003 f85d 	bl	8003ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_BLK_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000f42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f50:	2300      	movs	r3, #0
 8000f52:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000f54:	f107 031c 	add.w	r3, r7, #28
 8000f58:	4619      	mov	r1, r3
 8000f5a:	480e      	ldr	r0, [pc, #56]	@ (8000f94 <MX_GPIO_Init+0x1e8>)
 8000f5c:	f003 f84e 	bl	8003ffc <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LOAD_Pin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000f60:	2308      	movs	r3, #8
 8000f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f64:	2301      	movs	r3, #1
 8000f66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000f70:	f107 031c 	add.w	r3, r7, #28
 8000f74:	4619      	mov	r1, r3
 8000f76:	4808      	ldr	r0, [pc, #32]	@ (8000f98 <MX_GPIO_Init+0x1ec>)
 8000f78:	f003 f840 	bl	8003ffc <HAL_GPIO_Init>

}
 8000f7c:	bf00      	nop
 8000f7e:	3730      	adds	r7, #48	@ 0x30
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40023800 	.word	0x40023800
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	40020800 	.word	0x40020800
 8000f90:	40021800 	.word	0x40021800
 8000f94:	40020000 	.word	0x40020000
 8000f98:	40020c00 	.word	0x40020c00

08000f9c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fa2:	4a13      	ldr	r2, [pc, #76]	@ (8000ff0 <MX_I2C1_Init+0x54>)
 8000fa4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fa8:	4a12      	ldr	r2, [pc, #72]	@ (8000ff4 <MX_I2C1_Init+0x58>)
 8000faa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fac:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fbe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fc6:	4b09      	ldr	r3, [pc, #36]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fcc:	4b07      	ldr	r3, [pc, #28]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fd2:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fd8:	4804      	ldr	r0, [pc, #16]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fda:	f003 f9c5 	bl	8004368 <HAL_I2C_Init>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fe4:	f002 f978 	bl	80032d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20000194 	.word	0x20000194
 8000ff0:	40005400 	.word	0x40005400
 8000ff4:	000186a0 	.word	0x000186a0

08000ff8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	@ 0x28
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001000:	f107 0314 	add.w	r3, r7, #20
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a19      	ldr	r2, [pc, #100]	@ (800107c <HAL_I2C_MspInit+0x84>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d12b      	bne.n	8001072 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	613b      	str	r3, [r7, #16]
 800101e:	4b18      	ldr	r3, [pc, #96]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a17      	ldr	r2, [pc, #92]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 8001024:	f043 0302 	orr.w	r3, r3, #2
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b15      	ldr	r3, [pc, #84]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	613b      	str	r3, [r7, #16]
 8001034:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001036:	23c0      	movs	r3, #192	@ 0xc0
 8001038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800103a:	2312      	movs	r3, #18
 800103c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001042:	2303      	movs	r3, #3
 8001044:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001046:	2304      	movs	r3, #4
 8001048:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	480c      	ldr	r0, [pc, #48]	@ (8001084 <HAL_I2C_MspInit+0x8c>)
 8001052:	f002 ffd3 	bl	8003ffc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 800105c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105e:	4a08      	ldr	r2, [pc, #32]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 8001060:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001064:	6413      	str	r3, [r2, #64]	@ 0x40
 8001066:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 8001068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001072:	bf00      	nop
 8001074:	3728      	adds	r7, #40	@ 0x28
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40005400 	.word	0x40005400
 8001080:	40023800 	.word	0x40023800
 8001084:	40020400 	.word	0x40020400

08001088 <runLab4>:
    edit_alarm_state = EDIT_ALARM_SEC;
    initNormal();
}

void runLab4()
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
    doTask();
 800108c:	f002 f97a 	bl	8003384 <doTask>
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}

08001094 <checkAlarm>:

void checkAlarm()
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af04      	add	r7, sp, #16
    ds3231_ReadAlarmFlags();
 800109a:	f7ff fc7b 	bl	8000994 <ds3231_ReadAlarmFlags>
    switch (alarm_state)
 800109e:	4b21      	ldr	r3, [pc, #132]	@ (8001124 <checkAlarm+0x90>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d01e      	beq.n	80010e4 <checkAlarm+0x50>
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d135      	bne.n	8001116 <checkAlarm+0x82>
    {
    case NO_ALARM:
        /* code */
        if (ds3231_alarm1_flag == 1)
 80010aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001128 <checkAlarm+0x94>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d133      	bne.n	800111a <checkAlarm+0x86>
        {
            alarm_state = ALARM;
 80010b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001124 <checkAlarm+0x90>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]
            lcd_show_string(0, 40, "ALARM!!!", YELLOW, BLACK, 32, 0);
 80010b8:	2300      	movs	r3, #0
 80010ba:	9302      	str	r3, [sp, #8]
 80010bc:	2320      	movs	r3, #32
 80010be:	9301      	str	r3, [sp, #4]
 80010c0:	2300      	movs	r3, #0
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80010c8:	4a18      	ldr	r2, [pc, #96]	@ (800112c <checkAlarm+0x98>)
 80010ca:	2128      	movs	r1, #40	@ 0x28
 80010cc:	2000      	movs	r0, #0
 80010ce:	f002 f81d 	bl	800310c <lcd_show_string>
            countAlarm = TIME_WARNING;
 80010d2:	4b17      	ldr	r3, [pc, #92]	@ (8001130 <checkAlarm+0x9c>)
 80010d4:	220a      	movs	r2, #10
 80010d6:	701a      	strb	r2, [r3, #0]
            ds3231_alarm1_flag = 0;
 80010d8:	4b13      	ldr	r3, [pc, #76]	@ (8001128 <checkAlarm+0x94>)
 80010da:	2200      	movs	r2, #0
 80010dc:	701a      	strb	r2, [r3, #0]
            ds3231_ClearAlarmFlags();
 80010de:	f7ff fc7f 	bl	80009e0 <ds3231_ClearAlarmFlags>
        }
        break;
 80010e2:	e01a      	b.n	800111a <checkAlarm+0x86>
    case ALARM:
        countAlarm--;
 80010e4:	4b12      	ldr	r3, [pc, #72]	@ (8001130 <checkAlarm+0x9c>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	3b01      	subs	r3, #1
 80010ea:	b2da      	uxtb	r2, r3
 80010ec:	4b10      	ldr	r3, [pc, #64]	@ (8001130 <checkAlarm+0x9c>)
 80010ee:	701a      	strb	r2, [r3, #0]
        if (countAlarm <= 0)
 80010f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001130 <checkAlarm+0x9c>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d10e      	bne.n	8001116 <checkAlarm+0x82>
        {
            alarm_state = NO_ALARM;
 80010f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <checkAlarm+0x90>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	701a      	strb	r2, [r3, #0]
            lcd_show_string(0, 40, "ALARM!!!", BLACK, BLACK, 32, 0);
 80010fe:	2300      	movs	r3, #0
 8001100:	9302      	str	r3, [sp, #8]
 8001102:	2320      	movs	r3, #32
 8001104:	9301      	str	r3, [sp, #4]
 8001106:	2300      	movs	r3, #0
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	2300      	movs	r3, #0
 800110c:	4a07      	ldr	r2, [pc, #28]	@ (800112c <checkAlarm+0x98>)
 800110e:	2128      	movs	r1, #40	@ 0x28
 8001110:	2000      	movs	r0, #0
 8001112:	f001 fffb 	bl	800310c <lcd_show_string>
        }
    default:
        break;
 8001116:	bf00      	nop
 8001118:	e000      	b.n	800111c <checkAlarm+0x88>
        break;
 800111a:	bf00      	nop
    }
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000010 	.word	0x20000010
 8001128:	20000124 	.word	0x20000124
 800112c:	080085c4 	.word	0x080085c4
 8001130:	200001ef 	.word	0x200001ef

08001134 <displayLCD>:

void displayLCD(uint8_t number, TIME_LAB4 pos, uint8_t hiden)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b088      	sub	sp, #32
 8001138:	af04      	add	r7, sp, #16
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
 800113e:	460b      	mov	r3, r1
 8001140:	71bb      	strb	r3, [r7, #6]
 8001142:	4613      	mov	r3, r2
 8001144:	717b      	strb	r3, [r7, #5]
    uint16_t x = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	81fb      	strh	r3, [r7, #14]
    uint16_t y = 0;
 800114a:	2300      	movs	r3, #0
 800114c:	81bb      	strh	r3, [r7, #12]
    switch (pos)
 800114e:	79bb      	ldrb	r3, [r7, #6]
 8001150:	2b06      	cmp	r3, #6
 8001152:	d834      	bhi.n	80011be <displayLCD+0x8a>
 8001154:	a201      	add	r2, pc, #4	@ (adr r2, 800115c <displayLCD+0x28>)
 8001156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115a:	bf00      	nop
 800115c:	08001179 	.word	0x08001179
 8001160:	08001183 	.word	0x08001183
 8001164:	0800118d 	.word	0x0800118d
 8001168:	08001197 	.word	0x08001197
 800116c:	080011b5 	.word	0x080011b5
 8001170:	080011a1 	.word	0x080011a1
 8001174:	080011ab 	.word	0x080011ab
    {
    case TIME_SEC:
        x = 70;
 8001178:	2346      	movs	r3, #70	@ 0x46
 800117a:	81fb      	strh	r3, [r7, #14]
        y = 100;
 800117c:	2364      	movs	r3, #100	@ 0x64
 800117e:	81bb      	strh	r3, [r7, #12]
        break;
 8001180:	e01e      	b.n	80011c0 <displayLCD+0x8c>
    case TIME_MIN:
        /* code */
        x = 110;
 8001182:	236e      	movs	r3, #110	@ 0x6e
 8001184:	81fb      	strh	r3, [r7, #14]
        y = 100;
 8001186:	2364      	movs	r3, #100	@ 0x64
 8001188:	81bb      	strh	r3, [r7, #12]
        break;
 800118a:	e019      	b.n	80011c0 <displayLCD+0x8c>
    case TIME_HOUR:
        x = 150;
 800118c:	2396      	movs	r3, #150	@ 0x96
 800118e:	81fb      	strh	r3, [r7, #14]
        y = 100;
 8001190:	2364      	movs	r3, #100	@ 0x64
 8001192:	81bb      	strh	r3, [r7, #12]
        /* code */
        break;
 8001194:	e014      	b.n	80011c0 <displayLCD+0x8c>
    case TIME_DATE:
        x = 70;
 8001196:	2346      	movs	r3, #70	@ 0x46
 8001198:	81fb      	strh	r3, [r7, #14]
        y = 130;
 800119a:	2382      	movs	r3, #130	@ 0x82
 800119c:	81bb      	strh	r3, [r7, #12]
        /* code */
        break;
 800119e:	e00f      	b.n	80011c0 <displayLCD+0x8c>
    case TIME_MONTH:
        /* code */
        x = 110;
 80011a0:	236e      	movs	r3, #110	@ 0x6e
 80011a2:	81fb      	strh	r3, [r7, #14]
        y = 130;
 80011a4:	2382      	movs	r3, #130	@ 0x82
 80011a6:	81bb      	strh	r3, [r7, #12]
        break;
 80011a8:	e00a      	b.n	80011c0 <displayLCD+0x8c>
    case TIME_YEAR:

        /* code */
        x = 150;
 80011aa:	2396      	movs	r3, #150	@ 0x96
 80011ac:	81fb      	strh	r3, [r7, #14]
        y = 130;
 80011ae:	2382      	movs	r3, #130	@ 0x82
 80011b0:	81bb      	strh	r3, [r7, #12]
        break;
 80011b2:	e005      	b.n	80011c0 <displayLCD+0x8c>
    case TIME_DAY:
        x = 20;
 80011b4:	2314      	movs	r3, #20
 80011b6:	81fb      	strh	r3, [r7, #14]
        y = 130;
 80011b8:	2382      	movs	r3, #130	@ 0x82
 80011ba:	81bb      	strh	r3, [r7, #12]
        break;
 80011bc:	e000      	b.n	80011c0 <displayLCD+0x8c>

    default:
        break;
 80011be:	bf00      	nop
    }
    if (hiden == 1)
 80011c0:	797b      	ldrb	r3, [r7, #5]
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d10c      	bne.n	80011e0 <displayLCD+0xac>
        lcd_show_string(x, y, "--", BLACK, BLACK, 24, 0);
 80011c6:	89b9      	ldrh	r1, [r7, #12]
 80011c8:	89f8      	ldrh	r0, [r7, #14]
 80011ca:	2300      	movs	r3, #0
 80011cc:	9302      	str	r3, [sp, #8]
 80011ce:	2318      	movs	r3, #24
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	2300      	movs	r3, #0
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2300      	movs	r3, #0
 80011d8:	4a12      	ldr	r2, [pc, #72]	@ (8001224 <displayLCD+0xf0>)
 80011da:	f001 ff97 	bl	800310c <lcd_show_string>
    {
        lcd_show_int_num(x, y, number, 2, YELLOW, BLACK, 24);
        if (number == ALARM_SKIP)
            lcd_show_string(x, y, "--", YELLOW, BLACK, 24, 0);
    }
}
 80011de:	e01d      	b.n	800121c <displayLCD+0xe8>
        lcd_show_int_num(x, y, number, 2, YELLOW, BLACK, 24);
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	b29a      	uxth	r2, r3
 80011e4:	89b9      	ldrh	r1, [r7, #12]
 80011e6:	89f8      	ldrh	r0, [r7, #14]
 80011e8:	2318      	movs	r3, #24
 80011ea:	9302      	str	r3, [sp, #8]
 80011ec:	2300      	movs	r3, #0
 80011ee:	9301      	str	r3, [sp, #4]
 80011f0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	2302      	movs	r3, #2
 80011f8:	f001 fd88 	bl	8002d0c <lcd_show_int_num>
        if (number == ALARM_SKIP)
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	2b63      	cmp	r3, #99	@ 0x63
 8001200:	d10c      	bne.n	800121c <displayLCD+0xe8>
            lcd_show_string(x, y, "--", YELLOW, BLACK, 24, 0);
 8001202:	89b9      	ldrh	r1, [r7, #12]
 8001204:	89f8      	ldrh	r0, [r7, #14]
 8001206:	2300      	movs	r3, #0
 8001208:	9302      	str	r3, [sp, #8]
 800120a:	2318      	movs	r3, #24
 800120c:	9301      	str	r3, [sp, #4]
 800120e:	2300      	movs	r3, #0
 8001210:	9300      	str	r3, [sp, #0]
 8001212:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001216:	4a03      	ldr	r2, [pc, #12]	@ (8001224 <displayLCD+0xf0>)
 8001218:	f001 ff78 	bl	800310c <lcd_show_string>
}
 800121c:	bf00      	nop
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	080085d0 	.word	0x080085d0

08001228 <blinkLed>:

void blinkLed()
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af04      	add	r7, sp, #16
    if (lab4_state == NORMAL)
 800122e:	4b59      	ldr	r3, [pc, #356]	@ (8001394 <blinkLed+0x16c>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	f000 80a8 	beq.w	8001388 <blinkLed+0x160>
        return;

    uint8_t number;
    TIME_LAB4 pos_to_blink;
    uint16_t x = 0, y = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	80bb      	strh	r3, [r7, #4]
 800123c:	2300      	movs	r3, #0
 800123e:	807b      	strh	r3, [r7, #2]

    switch (lab4_state)
 8001240:	4b54      	ldr	r3, [pc, #336]	@ (8001394 <blinkLed+0x16c>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b03      	cmp	r3, #3
 8001246:	d016      	beq.n	8001276 <blinkLed+0x4e>
 8001248:	2b03      	cmp	r3, #3
 800124a:	dc1c      	bgt.n	8001286 <blinkLed+0x5e>
 800124c:	2b01      	cmp	r3, #1
 800124e:	d002      	beq.n	8001256 <blinkLed+0x2e>
 8001250:	2b02      	cmp	r3, #2
 8001252:	d008      	beq.n	8001266 <blinkLed+0x3e>
    case EDIT_TIME_BY_RS232:
        pos_to_blink = (TIME_LAB4)edit_time_rs232_state;
        number = bufferTime[pos_to_blink];
        break;
    default:
        break;
 8001254:	e017      	b.n	8001286 <blinkLed+0x5e>
        pos_to_blink = (TIME_LAB4)edit_time_state;
 8001256:	4b50      	ldr	r3, [pc, #320]	@ (8001398 <blinkLed+0x170>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	71bb      	strb	r3, [r7, #6]
        number = bufferTime[pos_to_blink];
 800125c:	79bb      	ldrb	r3, [r7, #6]
 800125e:	4a4f      	ldr	r2, [pc, #316]	@ (800139c <blinkLed+0x174>)
 8001260:	5cd3      	ldrb	r3, [r2, r3]
 8001262:	71fb      	strb	r3, [r7, #7]
        break;
 8001264:	e010      	b.n	8001288 <blinkLed+0x60>
        pos_to_blink = (TIME_LAB4)edit_alarm_state;
 8001266:	4b4e      	ldr	r3, [pc, #312]	@ (80013a0 <blinkLed+0x178>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	71bb      	strb	r3, [r7, #6]
        number = bufferAlarm[pos_to_blink];
 800126c:	79bb      	ldrb	r3, [r7, #6]
 800126e:	4a4d      	ldr	r2, [pc, #308]	@ (80013a4 <blinkLed+0x17c>)
 8001270:	5cd3      	ldrb	r3, [r2, r3]
 8001272:	71fb      	strb	r3, [r7, #7]
        break;
 8001274:	e008      	b.n	8001288 <blinkLed+0x60>
        pos_to_blink = (TIME_LAB4)edit_time_rs232_state;
 8001276:	4b4c      	ldr	r3, [pc, #304]	@ (80013a8 <blinkLed+0x180>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	71bb      	strb	r3, [r7, #6]
        number = bufferTime[pos_to_blink];
 800127c:	79bb      	ldrb	r3, [r7, #6]
 800127e:	4a47      	ldr	r2, [pc, #284]	@ (800139c <blinkLed+0x174>)
 8001280:	5cd3      	ldrb	r3, [r2, r3]
 8001282:	71fb      	strb	r3, [r7, #7]
        break;
 8001284:	e000      	b.n	8001288 <blinkLed+0x60>
        break;
 8001286:	bf00      	nop
    }

    // *** LỖI CẦN SỬA: PHẢI LẤY TỌA ĐỘ X, Y ***
    switch (pos_to_blink)
 8001288:	79bb      	ldrb	r3, [r7, #6]
 800128a:	2b06      	cmp	r3, #6
 800128c:	d87e      	bhi.n	800138c <blinkLed+0x164>
 800128e:	a201      	add	r2, pc, #4	@ (adr r2, 8001294 <blinkLed+0x6c>)
 8001290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001294:	080012b1 	.word	0x080012b1
 8001298:	080012bb 	.word	0x080012bb
 800129c:	080012c5 	.word	0x080012c5
 80012a0:	080012cf 	.word	0x080012cf
 80012a4:	080012ed 	.word	0x080012ed
 80012a8:	080012d9 	.word	0x080012d9
 80012ac:	080012e3 	.word	0x080012e3
    {
    case TIME_SEC:
        x = 70;
 80012b0:	2346      	movs	r3, #70	@ 0x46
 80012b2:	80bb      	strh	r3, [r7, #4]
        y = 100;
 80012b4:	2364      	movs	r3, #100	@ 0x64
 80012b6:	807b      	strh	r3, [r7, #2]
        break;
 80012b8:	e01d      	b.n	80012f6 <blinkLed+0xce>
    case TIME_MIN:
        x = 110;
 80012ba:	236e      	movs	r3, #110	@ 0x6e
 80012bc:	80bb      	strh	r3, [r7, #4]
        y = 100;
 80012be:	2364      	movs	r3, #100	@ 0x64
 80012c0:	807b      	strh	r3, [r7, #2]
        break;
 80012c2:	e018      	b.n	80012f6 <blinkLed+0xce>
    case TIME_HOUR:
        x = 150;
 80012c4:	2396      	movs	r3, #150	@ 0x96
 80012c6:	80bb      	strh	r3, [r7, #4]
        y = 100;
 80012c8:	2364      	movs	r3, #100	@ 0x64
 80012ca:	807b      	strh	r3, [r7, #2]
        break;
 80012cc:	e013      	b.n	80012f6 <blinkLed+0xce>
    case TIME_DATE:
        x = 70;
 80012ce:	2346      	movs	r3, #70	@ 0x46
 80012d0:	80bb      	strh	r3, [r7, #4]
        y = 130;
 80012d2:	2382      	movs	r3, #130	@ 0x82
 80012d4:	807b      	strh	r3, [r7, #2]
        break;
 80012d6:	e00e      	b.n	80012f6 <blinkLed+0xce>
    case TIME_MONTH:
        x = 110;
 80012d8:	236e      	movs	r3, #110	@ 0x6e
 80012da:	80bb      	strh	r3, [r7, #4]
        y = 130;
 80012dc:	2382      	movs	r3, #130	@ 0x82
 80012de:	807b      	strh	r3, [r7, #2]
        break;
 80012e0:	e009      	b.n	80012f6 <blinkLed+0xce>
    case TIME_YEAR:
        x = 150;
 80012e2:	2396      	movs	r3, #150	@ 0x96
 80012e4:	80bb      	strh	r3, [r7, #4]
        y = 130;
 80012e6:	2382      	movs	r3, #130	@ 0x82
 80012e8:	807b      	strh	r3, [r7, #2]
        break;
 80012ea:	e004      	b.n	80012f6 <blinkLed+0xce>
    case TIME_DAY:
        x = 20;
 80012ec:	2314      	movs	r3, #20
 80012ee:	80bb      	strh	r3, [r7, #4]
        y = 130;
 80012f0:	2382      	movs	r3, #130	@ 0x82
 80012f2:	807b      	strh	r3, [r7, #2]
        break;
 80012f4:	bf00      	nop
    default:
        return;
    }

    Blink = 1 - Blink; // Lật cờ 0 -> 1 -> 0
 80012f6:	4b2d      	ldr	r3, [pc, #180]	@ (80013ac <blinkLed+0x184>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	f1c3 0301 	rsb	r3, r3, #1
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	4b2a      	ldr	r3, [pc, #168]	@ (80013ac <blinkLed+0x184>)
 8001302:	701a      	strb	r2, [r3, #0]

    if (Blink)
 8001304:	4b29      	ldr	r3, [pc, #164]	@ (80013ac <blinkLed+0x184>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d01f      	beq.n	800134c <blinkLed+0x124>
    {
        // Hiện: Vẽ màu VÀNG
        if (number == ALARM_SKIP)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	2b63      	cmp	r3, #99	@ 0x63
 8001310:	d10d      	bne.n	800132e <blinkLed+0x106>
            lcd_show_string(x, y, "--", YELLOW, BLACK, 24, 0);
 8001312:	8879      	ldrh	r1, [r7, #2]
 8001314:	88b8      	ldrh	r0, [r7, #4]
 8001316:	2300      	movs	r3, #0
 8001318:	9302      	str	r3, [sp, #8]
 800131a:	2318      	movs	r3, #24
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	2300      	movs	r3, #0
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001326:	4a22      	ldr	r2, [pc, #136]	@ (80013b0 <blinkLed+0x188>)
 8001328:	f001 fef0 	bl	800310c <lcd_show_string>
 800132c:	e02f      	b.n	800138e <blinkLed+0x166>
        else
            lcd_show_int_num(x, y, number, 2, YELLOW, BLACK, 24);
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	b29a      	uxth	r2, r3
 8001332:	8879      	ldrh	r1, [r7, #2]
 8001334:	88b8      	ldrh	r0, [r7, #4]
 8001336:	2318      	movs	r3, #24
 8001338:	9302      	str	r3, [sp, #8]
 800133a:	2300      	movs	r3, #0
 800133c:	9301      	str	r3, [sp, #4]
 800133e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001342:	9300      	str	r3, [sp, #0]
 8001344:	2302      	movs	r3, #2
 8001346:	f001 fce1 	bl	8002d0c <lcd_show_int_num>
 800134a:	e020      	b.n	800138e <blinkLed+0x166>
    }
    else
    {
        // Ẩn: Vẽ màu ĐEN
        if (number == ALARM_SKIP)
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	2b63      	cmp	r3, #99	@ 0x63
 8001350:	d10c      	bne.n	800136c <blinkLed+0x144>
            lcd_show_string(x, y, "--", BLACK, BLACK, 24, 0);
 8001352:	8879      	ldrh	r1, [r7, #2]
 8001354:	88b8      	ldrh	r0, [r7, #4]
 8001356:	2300      	movs	r3, #0
 8001358:	9302      	str	r3, [sp, #8]
 800135a:	2318      	movs	r3, #24
 800135c:	9301      	str	r3, [sp, #4]
 800135e:	2300      	movs	r3, #0
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	2300      	movs	r3, #0
 8001364:	4a12      	ldr	r2, [pc, #72]	@ (80013b0 <blinkLed+0x188>)
 8001366:	f001 fed1 	bl	800310c <lcd_show_string>
 800136a:	e010      	b.n	800138e <blinkLed+0x166>
        else
            lcd_show_int_num(x, y, number, 2, BLACK, BLACK, 24);
 800136c:	79fb      	ldrb	r3, [r7, #7]
 800136e:	b29a      	uxth	r2, r3
 8001370:	8879      	ldrh	r1, [r7, #2]
 8001372:	88b8      	ldrh	r0, [r7, #4]
 8001374:	2318      	movs	r3, #24
 8001376:	9302      	str	r3, [sp, #8]
 8001378:	2300      	movs	r3, #0
 800137a:	9301      	str	r3, [sp, #4]
 800137c:	2300      	movs	r3, #0
 800137e:	9300      	str	r3, [sp, #0]
 8001380:	2302      	movs	r3, #2
 8001382:	f001 fcc3 	bl	8002d0c <lcd_show_int_num>
 8001386:	e002      	b.n	800138e <blinkLed+0x166>
        return;
 8001388:	bf00      	nop
 800138a:	e000      	b.n	800138e <blinkLed+0x166>
        return;
 800138c:	bf00      	nop
    }
}
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	200001f0 	.word	0x200001f0
 8001398:	200001f1 	.word	0x200001f1
 800139c:	200001f4 	.word	0x200001f4
 80013a0:	200001f2 	.word	0x200001f2
 80013a4:	200001fc 	.word	0x200001fc
 80013a8:	20000201 	.word	0x20000201
 80013ac:	200001e8 	.word	0x200001e8
 80013b0:	080085d0 	.word	0x080085d0

080013b4 <updateTimeLCD>:

void updateTimeLCD()
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
    ds3231_ReadTime();
 80013b8:	f7ff fa20 	bl	80007fc <ds3231_ReadTime>
    bufferTime[TIME_SEC] = ds3231_sec;
 80013bc:	4b27      	ldr	r3, [pc, #156]	@ (800145c <updateTimeLCD+0xa8>)
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	4b27      	ldr	r3, [pc, #156]	@ (8001460 <updateTimeLCD+0xac>)
 80013c2:	701a      	strb	r2, [r3, #0]
    bufferTime[TIME_MIN] = ds3231_min;
 80013c4:	4b27      	ldr	r3, [pc, #156]	@ (8001464 <updateTimeLCD+0xb0>)
 80013c6:	781a      	ldrb	r2, [r3, #0]
 80013c8:	4b25      	ldr	r3, [pc, #148]	@ (8001460 <updateTimeLCD+0xac>)
 80013ca:	705a      	strb	r2, [r3, #1]
    bufferTime[TIME_HOUR] = ds3231_hours;
 80013cc:	4b26      	ldr	r3, [pc, #152]	@ (8001468 <updateTimeLCD+0xb4>)
 80013ce:	781a      	ldrb	r2, [r3, #0]
 80013d0:	4b23      	ldr	r3, [pc, #140]	@ (8001460 <updateTimeLCD+0xac>)
 80013d2:	709a      	strb	r2, [r3, #2]
    bufferTime[TIME_DATE] = ds3231_date;
 80013d4:	4b25      	ldr	r3, [pc, #148]	@ (800146c <updateTimeLCD+0xb8>)
 80013d6:	781a      	ldrb	r2, [r3, #0]
 80013d8:	4b21      	ldr	r3, [pc, #132]	@ (8001460 <updateTimeLCD+0xac>)
 80013da:	70da      	strb	r2, [r3, #3]
    bufferTime[TIME_MONTH] = ds3231_month;
 80013dc:	4b24      	ldr	r3, [pc, #144]	@ (8001470 <updateTimeLCD+0xbc>)
 80013de:	781a      	ldrb	r2, [r3, #0]
 80013e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001460 <updateTimeLCD+0xac>)
 80013e2:	715a      	strb	r2, [r3, #5]
    bufferTime[TIME_YEAR] = ds3231_year;
 80013e4:	4b23      	ldr	r3, [pc, #140]	@ (8001474 <updateTimeLCD+0xc0>)
 80013e6:	781a      	ldrb	r2, [r3, #0]
 80013e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001460 <updateTimeLCD+0xac>)
 80013ea:	719a      	strb	r2, [r3, #6]
    bufferTime[TIME_DAY] = ds3231_day;
 80013ec:	4b22      	ldr	r3, [pc, #136]	@ (8001478 <updateTimeLCD+0xc4>)
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001460 <updateTimeLCD+0xac>)
 80013f2:	711a      	strb	r2, [r3, #4]

    displayLCD(bufferTime[TIME_SEC], TIME_SEC, 0);
 80013f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001460 <updateTimeLCD+0xac>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2200      	movs	r2, #0
 80013fa:	2100      	movs	r1, #0
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff fe99 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_MIN], TIME_MIN, 0);
 8001402:	4b17      	ldr	r3, [pc, #92]	@ (8001460 <updateTimeLCD+0xac>)
 8001404:	785b      	ldrb	r3, [r3, #1]
 8001406:	2200      	movs	r2, #0
 8001408:	2101      	movs	r1, #1
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fe92 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_HOUR], TIME_HOUR, 0);
 8001410:	4b13      	ldr	r3, [pc, #76]	@ (8001460 <updateTimeLCD+0xac>)
 8001412:	789b      	ldrb	r3, [r3, #2]
 8001414:	2200      	movs	r2, #0
 8001416:	2102      	movs	r1, #2
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff fe8b 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_DATE], TIME_DATE, 0);
 800141e:	4b10      	ldr	r3, [pc, #64]	@ (8001460 <updateTimeLCD+0xac>)
 8001420:	78db      	ldrb	r3, [r3, #3]
 8001422:	2200      	movs	r2, #0
 8001424:	2103      	movs	r1, #3
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff fe84 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_MONTH], TIME_MONTH, 0);
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <updateTimeLCD+0xac>)
 800142e:	795b      	ldrb	r3, [r3, #5]
 8001430:	2200      	movs	r2, #0
 8001432:	2105      	movs	r1, #5
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fe7d 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_YEAR], TIME_YEAR, 0);
 800143a:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <updateTimeLCD+0xac>)
 800143c:	799b      	ldrb	r3, [r3, #6]
 800143e:	2200      	movs	r2, #0
 8001440:	2106      	movs	r1, #6
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fe76 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_DAY], TIME_DAY, 0);
 8001448:	4b05      	ldr	r3, [pc, #20]	@ (8001460 <updateTimeLCD+0xac>)
 800144a:	791b      	ldrb	r3, [r3, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	2104      	movs	r1, #4
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fe6f 	bl	8001134 <displayLCD>
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000131 	.word	0x20000131
 8001460:	200001f4 	.word	0x200001f4
 8001464:	20000130 	.word	0x20000130
 8001468:	2000012f 	.word	0x2000012f
 800146c:	20000132 	.word	0x20000132
 8001470:	20000134 	.word	0x20000134
 8001474:	20000135 	.word	0x20000135
 8001478:	20000133 	.word	0x20000133

0800147c <initNormal>:

void initNormal(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af04      	add	r7, sp, #16

    lcd_show_string(0, 5, DELETE_FILL, BLACK, BLACK, 24, 0);
 8001482:	2300      	movs	r3, #0
 8001484:	9302      	str	r3, [sp, #8]
 8001486:	2318      	movs	r3, #24
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	2300      	movs	r3, #0
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	2300      	movs	r3, #0
 8001490:	4a10      	ldr	r2, [pc, #64]	@ (80014d4 <initNormal+0x58>)
 8001492:	2105      	movs	r1, #5
 8001494:	2000      	movs	r0, #0
 8001496:	f001 fe39 	bl	800310c <lcd_show_string>
    lcd_show_string(0, 5, NORMAL_MODE, WHITE, BLACK, 24, 0);
 800149a:	2300      	movs	r3, #0
 800149c:	9302      	str	r3, [sp, #8]
 800149e:	2318      	movs	r3, #24
 80014a0:	9301      	str	r3, [sp, #4]
 80014a2:	2300      	movs	r3, #0
 80014a4:	9300      	str	r3, [sp, #0]
 80014a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014aa:	4a0b      	ldr	r2, [pc, #44]	@ (80014d8 <initNormal+0x5c>)
 80014ac:	2105      	movs	r1, #5
 80014ae:	2000      	movs	r0, #0
 80014b0:	f001 fe2c 	bl	800310c <lcd_show_string>
    updateTimeLCD();
 80014b4:	f7ff ff7e 	bl	80013b4 <updateTimeLCD>
    ds3231_ClearAlarmFlags();
 80014b8:	f7ff fa92 	bl	80009e0 <ds3231_ClearAlarmFlags>
    enableTask(5); // enable task update information every seconds
 80014bc:	2005      	movs	r0, #5
 80014be:	f001 ffcb 	bl	8003458 <enableTask>
    enableTask(1);
 80014c2:	2001      	movs	r0, #1
 80014c4:	f001 ffc8 	bl	8003458 <enableTask>
    disableTask(4); // disable task blink led
 80014c8:	2004      	movs	r0, #4
 80014ca:	f001 ffab 	bl	8003424 <disableTask>
}
 80014ce:	bf00      	nop
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	080085d4 	.word	0x080085d4
 80014d8:	080085f4 	.word	0x080085f4

080014dc <initEditTime>:

void initEditTime(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af04      	add	r7, sp, #16
    lcd_show_string(0, 5, DELETE_FILL, BLACK, BLACK, 24, 0);
 80014e2:	2300      	movs	r3, #0
 80014e4:	9302      	str	r3, [sp, #8]
 80014e6:	2318      	movs	r3, #24
 80014e8:	9301      	str	r3, [sp, #4]
 80014ea:	2300      	movs	r3, #0
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	2300      	movs	r3, #0
 80014f0:	4a28      	ldr	r2, [pc, #160]	@ (8001594 <initEditTime+0xb8>)
 80014f2:	2105      	movs	r1, #5
 80014f4:	2000      	movs	r0, #0
 80014f6:	f001 fe09 	bl	800310c <lcd_show_string>
    lcd_show_string(0, 5, EDIT_TIME_MODE, WHITE, BLACK, 24, 0);
 80014fa:	2300      	movs	r3, #0
 80014fc:	9302      	str	r3, [sp, #8]
 80014fe:	2318      	movs	r3, #24
 8001500:	9301      	str	r3, [sp, #4]
 8001502:	2300      	movs	r3, #0
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800150a:	4a23      	ldr	r2, [pc, #140]	@ (8001598 <initEditTime+0xbc>)
 800150c:	2105      	movs	r1, #5
 800150e:	2000      	movs	r0, #0
 8001510:	f001 fdfc 	bl	800310c <lcd_show_string>

    displayLCD(bufferTime[TIME_SEC], TIME_SEC, 0);
 8001514:	4b21      	ldr	r3, [pc, #132]	@ (800159c <initEditTime+0xc0>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2200      	movs	r2, #0
 800151a:	2100      	movs	r1, #0
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff fe09 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_MIN], TIME_MIN, 0);
 8001522:	4b1e      	ldr	r3, [pc, #120]	@ (800159c <initEditTime+0xc0>)
 8001524:	785b      	ldrb	r3, [r3, #1]
 8001526:	2200      	movs	r2, #0
 8001528:	2101      	movs	r1, #1
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fe02 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_HOUR], TIME_HOUR, 0);
 8001530:	4b1a      	ldr	r3, [pc, #104]	@ (800159c <initEditTime+0xc0>)
 8001532:	789b      	ldrb	r3, [r3, #2]
 8001534:	2200      	movs	r2, #0
 8001536:	2102      	movs	r1, #2
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff fdfb 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_DATE], TIME_DATE, 0);
 800153e:	4b17      	ldr	r3, [pc, #92]	@ (800159c <initEditTime+0xc0>)
 8001540:	78db      	ldrb	r3, [r3, #3]
 8001542:	2200      	movs	r2, #0
 8001544:	2103      	movs	r1, #3
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fdf4 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_MONTH], TIME_MONTH, 0);
 800154c:	4b13      	ldr	r3, [pc, #76]	@ (800159c <initEditTime+0xc0>)
 800154e:	795b      	ldrb	r3, [r3, #5]
 8001550:	2200      	movs	r2, #0
 8001552:	2105      	movs	r1, #5
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fded 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_YEAR], TIME_YEAR, 0);
 800155a:	4b10      	ldr	r3, [pc, #64]	@ (800159c <initEditTime+0xc0>)
 800155c:	799b      	ldrb	r3, [r3, #6]
 800155e:	2200      	movs	r2, #0
 8001560:	2106      	movs	r1, #6
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff fde6 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_DAY], TIME_DAY, 0);
 8001568:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <initEditTime+0xc0>)
 800156a:	791b      	ldrb	r3, [r3, #4]
 800156c:	2200      	movs	r2, #0
 800156e:	2104      	movs	r1, #4
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fddf 	bl	8001134 <displayLCD>
    edit_time_state = TIME_SEC;
 8001576:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <initEditTime+0xc4>)
 8001578:	2200      	movs	r2, #0
 800157a:	701a      	strb	r2, [r3, #0]
    disableTask(1);
 800157c:	2001      	movs	r0, #1
 800157e:	f001 ff51 	bl	8003424 <disableTask>
    enableTask(4);  // enable task update information every seconds
 8001582:	2004      	movs	r0, #4
 8001584:	f001 ff68 	bl	8003458 <enableTask>
    disableTask(5); // disable task blink led
 8001588:	2005      	movs	r0, #5
 800158a:	f001 ff4b 	bl	8003424 <disableTask>
}
 800158e:	bf00      	nop
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	080085d4 	.word	0x080085d4
 8001598:	08008600 	.word	0x08008600
 800159c:	200001f4 	.word	0x200001f4
 80015a0:	200001f1 	.word	0x200001f1

080015a4 <initEditAlarm>:

void initEditAlarm(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af04      	add	r7, sp, #16
    lcd_show_string(0, 5, DELETE_FILL, BLACK, BLACK, 24, 0);
 80015aa:	2300      	movs	r3, #0
 80015ac:	9302      	str	r3, [sp, #8]
 80015ae:	2318      	movs	r3, #24
 80015b0:	9301      	str	r3, [sp, #4]
 80015b2:	2300      	movs	r3, #0
 80015b4:	9300      	str	r3, [sp, #0]
 80015b6:	2300      	movs	r3, #0
 80015b8:	4a33      	ldr	r2, [pc, #204]	@ (8001688 <initEditAlarm+0xe4>)
 80015ba:	2105      	movs	r1, #5
 80015bc:	2000      	movs	r0, #0
 80015be:	f001 fda5 	bl	800310c <lcd_show_string>
    lcd_show_string(0, 5, EDIT_ALARM_MODE, WHITE, BLACK, 24, 0);
 80015c2:	2300      	movs	r3, #0
 80015c4:	9302      	str	r3, [sp, #8]
 80015c6:	2318      	movs	r3, #24
 80015c8:	9301      	str	r3, [sp, #4]
 80015ca:	2300      	movs	r3, #0
 80015cc:	9300      	str	r3, [sp, #0]
 80015ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015d2:	4a2e      	ldr	r2, [pc, #184]	@ (800168c <initEditAlarm+0xe8>)
 80015d4:	2105      	movs	r1, #5
 80015d6:	2000      	movs	r0, #0
 80015d8:	f001 fd98 	bl	800310c <lcd_show_string>

    ds3231_ReadAlarmSettings();
 80015dc:	f7ff fa4c 	bl	8000a78 <ds3231_ReadAlarmSettings>
    bufferAlarm[EDIT_ALARM_SEC] = ds3231_a1_second;
 80015e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001690 <initEditAlarm+0xec>)
 80015e2:	781a      	ldrb	r2, [r3, #0]
 80015e4:	4b2b      	ldr	r3, [pc, #172]	@ (8001694 <initEditAlarm+0xf0>)
 80015e6:	701a      	strb	r2, [r3, #0]
    bufferAlarm[EDIT_ALARM_MIN] = ds3231_a1_minute;
 80015e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001698 <initEditAlarm+0xf4>)
 80015ea:	781a      	ldrb	r2, [r3, #0]
 80015ec:	4b29      	ldr	r3, [pc, #164]	@ (8001694 <initEditAlarm+0xf0>)
 80015ee:	705a      	strb	r2, [r3, #1]
    bufferAlarm[EDIT_ALARM_HOUR] = ds3231_a1_hour;
 80015f0:	4b2a      	ldr	r3, [pc, #168]	@ (800169c <initEditAlarm+0xf8>)
 80015f2:	781a      	ldrb	r2, [r3, #0]
 80015f4:	4b27      	ldr	r3, [pc, #156]	@ (8001694 <initEditAlarm+0xf0>)
 80015f6:	709a      	strb	r2, [r3, #2]
    bufferAlarm[EDIT_ALARM_DATE] = ds3231_a1_day;
 80015f8:	4b29      	ldr	r3, [pc, #164]	@ (80016a0 <initEditAlarm+0xfc>)
 80015fa:	781a      	ldrb	r2, [r3, #0]
 80015fc:	4b25      	ldr	r3, [pc, #148]	@ (8001694 <initEditAlarm+0xf0>)
 80015fe:	70da      	strb	r2, [r3, #3]
    bufferAlarm[EDIT_ALARM_DAY] = ds3231_a1_isDayOfWeek;
 8001600:	4b28      	ldr	r3, [pc, #160]	@ (80016a4 <initEditAlarm+0x100>)
 8001602:	781a      	ldrb	r2, [r3, #0]
 8001604:	4b23      	ldr	r3, [pc, #140]	@ (8001694 <initEditAlarm+0xf0>)
 8001606:	711a      	strb	r2, [r3, #4]

    displayLCD(bufferAlarm[EDIT_ALARM_SEC], EDIT_ALARM_SEC, 0);
 8001608:	4b22      	ldr	r3, [pc, #136]	@ (8001694 <initEditAlarm+0xf0>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	2200      	movs	r2, #0
 800160e:	2100      	movs	r1, #0
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fd8f 	bl	8001134 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_MIN], EDIT_ALARM_MIN, 0);
 8001616:	4b1f      	ldr	r3, [pc, #124]	@ (8001694 <initEditAlarm+0xf0>)
 8001618:	785b      	ldrb	r3, [r3, #1]
 800161a:	2200      	movs	r2, #0
 800161c:	2101      	movs	r1, #1
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fd88 	bl	8001134 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_HOUR], EDIT_ALARM_HOUR, 0);
 8001624:	4b1b      	ldr	r3, [pc, #108]	@ (8001694 <initEditAlarm+0xf0>)
 8001626:	789b      	ldrb	r3, [r3, #2]
 8001628:	2200      	movs	r2, #0
 800162a:	2102      	movs	r1, #2
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff fd81 	bl	8001134 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DATE], EDIT_ALARM_DATE, 0);
 8001632:	4b18      	ldr	r3, [pc, #96]	@ (8001694 <initEditAlarm+0xf0>)
 8001634:	78db      	ldrb	r3, [r3, #3]
 8001636:	2200      	movs	r2, #0
 8001638:	2103      	movs	r1, #3
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff fd7a 	bl	8001134 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DAY], EDIT_ALARM_DAY, 0);
 8001640:	4b14      	ldr	r3, [pc, #80]	@ (8001694 <initEditAlarm+0xf0>)
 8001642:	791b      	ldrb	r3, [r3, #4]
 8001644:	2200      	movs	r2, #0
 8001646:	2104      	movs	r1, #4
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff fd73 	bl	8001134 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DAY], TIME_MONTH, 1);
 800164e:	4b11      	ldr	r3, [pc, #68]	@ (8001694 <initEditAlarm+0xf0>)
 8001650:	791b      	ldrb	r3, [r3, #4]
 8001652:	2201      	movs	r2, #1
 8001654:	2105      	movs	r1, #5
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff fd6c 	bl	8001134 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DAY], TIME_YEAR, 1);
 800165c:	4b0d      	ldr	r3, [pc, #52]	@ (8001694 <initEditAlarm+0xf0>)
 800165e:	791b      	ldrb	r3, [r3, #4]
 8001660:	2201      	movs	r2, #1
 8001662:	2106      	movs	r1, #6
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff fd65 	bl	8001134 <displayLCD>
    edit_alarm_state = EDIT_ALARM_SEC;
 800166a:	4b0f      	ldr	r3, [pc, #60]	@ (80016a8 <initEditAlarm+0x104>)
 800166c:	2200      	movs	r2, #0
 800166e:	701a      	strb	r2, [r3, #0]
    disableTask(1);
 8001670:	2001      	movs	r0, #1
 8001672:	f001 fed7 	bl	8003424 <disableTask>
    enableTask(4);  // enable task update information every seconds
 8001676:	2004      	movs	r0, #4
 8001678:	f001 feee 	bl	8003458 <enableTask>
    disableTask(5); // disable task blink led
 800167c:	2005      	movs	r0, #5
 800167e:	f001 fed1 	bl	8003424 <disableTask>
}
 8001682:	bf00      	nop
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	080085d4 	.word	0x080085d4
 800168c:	08008610 	.word	0x08008610
 8001690:	20000136 	.word	0x20000136
 8001694:	200001fc 	.word	0x200001fc
 8001698:	20000137 	.word	0x20000137
 800169c:	20000138 	.word	0x20000138
 80016a0:	20000139 	.word	0x20000139
 80016a4:	2000013a 	.word	0x2000013a
 80016a8:	200001f2 	.word	0x200001f2

080016ac <ds3231_calculateDayOfWeek>:
 * @param date  Ngày (1-31)
 * @return Thứ trong tuần (1=Chủ Nhật, 2=Thứ Hai, ..., 7=Thứ Bảy)
 * @note   DS3231 dùng quy ước 1-7 (1=CN, 2=T2, ... 7=T7)
 */
uint8_t ds3231_calculateDayOfWeek(uint8_t year, uint8_t month, uint8_t date)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	71fb      	strb	r3, [r7, #7]
 80016b6:	460b      	mov	r3, r1
 80016b8:	71bb      	strb	r3, [r7, #6]
 80016ba:	4613      	mov	r3, r2
 80016bc:	717b      	strb	r3, [r7, #5]
    // 1. Chuyển đổi năm (0-99) sang năm đầy đủ (2000-2099)
    uint16_t y = year + 2000;
 80016be:	79fb      	ldrb	r3, [r7, #7]
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80016c6:	81fb      	strh	r3, [r7, #14]
    uint8_t m = month;
 80016c8:	79bb      	ldrb	r3, [r7, #6]
 80016ca:	737b      	strb	r3, [r7, #13]
    uint8_t d = date;
 80016cc:	797b      	ldrb	r3, [r7, #5]
 80016ce:	733b      	strb	r3, [r7, #12]
    // 2. Bảng tra (Lookup table) cho thuật toán Sakamoto
    static int t[] = {0, 3, 2, 5, 0, 3, 5, 1, 4, 6, 2, 4};

    // 3. Nếu tháng là 1 (Jan) hoặc 2 (Feb), nó được coi là
    //    tháng 13 và 14 của năm trước.
    if (m < 3)
 80016d0:	7b7b      	ldrb	r3, [r7, #13]
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d802      	bhi.n	80016dc <ds3231_calculateDayOfWeek+0x30>
    {
        y--;
 80016d6:	89fb      	ldrh	r3, [r7, #14]
 80016d8:	3b01      	subs	r3, #1
 80016da:	81fb      	strh	r3, [r7, #14]
    }

    // 4. Công thức tính toán
    //    Kết quả (dow) sẽ là 0=Chủ Nhật, 1=Thứ Hai, ..., 6=Thứ Bảy
    uint8_t dow = (y + y / 4 - y / 100 + y / 400 + t[m - 1] + d) % 7;
 80016dc:	89fb      	ldrh	r3, [r7, #14]
 80016de:	89fa      	ldrh	r2, [r7, #14]
 80016e0:	0892      	lsrs	r2, r2, #2
 80016e2:	b292      	uxth	r2, r2
 80016e4:	4413      	add	r3, r2
 80016e6:	89fa      	ldrh	r2, [r7, #14]
 80016e8:	4915      	ldr	r1, [pc, #84]	@ (8001740 <ds3231_calculateDayOfWeek+0x94>)
 80016ea:	fba1 1202 	umull	r1, r2, r1, r2
 80016ee:	0952      	lsrs	r2, r2, #5
 80016f0:	b292      	uxth	r2, r2
 80016f2:	1a9b      	subs	r3, r3, r2
 80016f4:	89fa      	ldrh	r2, [r7, #14]
 80016f6:	4912      	ldr	r1, [pc, #72]	@ (8001740 <ds3231_calculateDayOfWeek+0x94>)
 80016f8:	fba1 1202 	umull	r1, r2, r1, r2
 80016fc:	09d2      	lsrs	r2, r2, #7
 80016fe:	b292      	uxth	r2, r2
 8001700:	441a      	add	r2, r3
 8001702:	7b7b      	ldrb	r3, [r7, #13]
 8001704:	3b01      	subs	r3, #1
 8001706:	490f      	ldr	r1, [pc, #60]	@ (8001744 <ds3231_calculateDayOfWeek+0x98>)
 8001708:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800170c:	441a      	add	r2, r3
 800170e:	7b3b      	ldrb	r3, [r7, #12]
 8001710:	441a      	add	r2, r3
 8001712:	4b0d      	ldr	r3, [pc, #52]	@ (8001748 <ds3231_calculateDayOfWeek+0x9c>)
 8001714:	fb83 1302 	smull	r1, r3, r3, r2
 8001718:	4413      	add	r3, r2
 800171a:	1099      	asrs	r1, r3, #2
 800171c:	17d3      	asrs	r3, r2, #31
 800171e:	1ac9      	subs	r1, r1, r3
 8001720:	460b      	mov	r3, r1
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	1a5b      	subs	r3, r3, r1
 8001726:	1ad1      	subs	r1, r2, r3
 8001728:	460b      	mov	r3, r1
 800172a:	72fb      	strb	r3, [r7, #11]
    // 5. Chuyển đổi sang chuẩn của DS3231 (1-7)
    //    0 (CN) -> 1
    //    1 (T2) -> 2
    //    ...
    //    6 (T7) -> 7
    return dow + 1;
 800172c:	7afb      	ldrb	r3, [r7, #11]
 800172e:	3301      	adds	r3, #1
 8001730:	b2db      	uxtb	r3, r3
}
 8001732:	4618      	mov	r0, r3
 8001734:	3714      	adds	r7, #20
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	51eb851f 	.word	0x51eb851f
 8001744:	20000014 	.word	0x20000014
 8001748:	92492493 	.word	0x92492493

0800174c <editTimeFsm>:
void editTimeFsm(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
    //  BUTTONNEXT-> next into MAIN STATE
    //  BUTTONUP -> edit each  -> up for each kinds of time
    //  longpress -> update every
    /* Bên trong hàm mainFsm() */

    if (isENpress)
 8001750:	4ba0      	ldr	r3, [pc, #640]	@ (80019d4 <editTimeFsm+0x288>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d03f      	beq.n	80017d8 <editTimeFsm+0x8c>
    {
        isENpress = 0;
 8001758:	4b9e      	ldr	r3, [pc, #632]	@ (80019d4 <editTimeFsm+0x288>)
 800175a:	2200      	movs	r2, #0
 800175c:	701a      	strb	r2, [r3, #0]

        // 1. TÍNH TOÁN LẠI THỨ (DAY) TỪ NGÀY/THÁNG/NĂM
        //    Hàm này sẽ tự động cập nhật bufferTime[EDIT_TIME_DAY]
        bufferTime[EDIT_TIME_DAY] = ds3231_calculateDayOfWeek(
 800175e:	4b9e      	ldr	r3, [pc, #632]	@ (80019d8 <editTimeFsm+0x28c>)
 8001760:	799b      	ldrb	r3, [r3, #6]
 8001762:	4a9d      	ldr	r2, [pc, #628]	@ (80019d8 <editTimeFsm+0x28c>)
 8001764:	7951      	ldrb	r1, [r2, #5]
 8001766:	4a9c      	ldr	r2, [pc, #624]	@ (80019d8 <editTimeFsm+0x28c>)
 8001768:	78d2      	ldrb	r2, [r2, #3]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff ff9e 	bl	80016ac <ds3231_calculateDayOfWeek>
 8001770:	4603      	mov	r3, r0
 8001772:	461a      	mov	r2, r3
 8001774:	4b98      	ldr	r3, [pc, #608]	@ (80019d8 <editTimeFsm+0x28c>)
 8001776:	711a      	strb	r2, [r3, #4]
            bufferTime[EDIT_TIME_MONTH],
            bufferTime[EDIT_TIME_DATE]);

        // 2. LƯU TẤT CẢ DỮ LIỆU VÀO DS3231
        //    (Giờ đây bufferTime[EDIT_TIME_DAY] đã chính xác)
        ds3231_Write(ADDRESS_SEC, bufferTime[EDIT_TIME_SEC]);
 8001778:	4b97      	ldr	r3, [pc, #604]	@ (80019d8 <editTimeFsm+0x28c>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	4619      	mov	r1, r3
 800177e:	2000      	movs	r0, #0
 8001780:	f7ff f81a 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_MIN, bufferTime[EDIT_TIME_MIN]);
 8001784:	4b94      	ldr	r3, [pc, #592]	@ (80019d8 <editTimeFsm+0x28c>)
 8001786:	785b      	ldrb	r3, [r3, #1]
 8001788:	4619      	mov	r1, r3
 800178a:	2001      	movs	r0, #1
 800178c:	f7ff f814 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_HOUR, bufferTime[EDIT_TIME_HOUR]);
 8001790:	4b91      	ldr	r3, [pc, #580]	@ (80019d8 <editTimeFsm+0x28c>)
 8001792:	789b      	ldrb	r3, [r3, #2]
 8001794:	4619      	mov	r1, r3
 8001796:	2002      	movs	r0, #2
 8001798:	f7ff f80e 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_DAY, bufferTime[EDIT_TIME_DAY]); // Ghi thứ đã được tính
 800179c:	4b8e      	ldr	r3, [pc, #568]	@ (80019d8 <editTimeFsm+0x28c>)
 800179e:	791b      	ldrb	r3, [r3, #4]
 80017a0:	4619      	mov	r1, r3
 80017a2:	2003      	movs	r0, #3
 80017a4:	f7ff f808 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_DATE, bufferTime[EDIT_TIME_DATE]);
 80017a8:	4b8b      	ldr	r3, [pc, #556]	@ (80019d8 <editTimeFsm+0x28c>)
 80017aa:	78db      	ldrb	r3, [r3, #3]
 80017ac:	4619      	mov	r1, r3
 80017ae:	2004      	movs	r0, #4
 80017b0:	f7ff f802 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_MONTH, bufferTime[EDIT_TIME_MONTH]);
 80017b4:	4b88      	ldr	r3, [pc, #544]	@ (80019d8 <editTimeFsm+0x28c>)
 80017b6:	795b      	ldrb	r3, [r3, #5]
 80017b8:	4619      	mov	r1, r3
 80017ba:	2005      	movs	r0, #5
 80017bc:	f7fe fffc 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_YEAR, bufferTime[EDIT_TIME_YEAR]);
 80017c0:	4b85      	ldr	r3, [pc, #532]	@ (80019d8 <editTimeFsm+0x28c>)
 80017c2:	799b      	ldrb	r3, [r3, #6]
 80017c4:	4619      	mov	r1, r3
 80017c6:	2006      	movs	r0, #6
 80017c8:	f7fe fff6 	bl	80007b8 <ds3231_Write>

        // 3. CHUYỂN TRẠNG THÁI
        lab4_state = EDIT_ALARM;
 80017cc:	4b83      	ldr	r3, [pc, #524]	@ (80019dc <editTimeFsm+0x290>)
 80017ce:	2202      	movs	r2, #2
 80017d0:	701a      	strb	r2, [r3, #0]
        initEditAlarm();
 80017d2:	f7ff fee7 	bl	80015a4 <initEditAlarm>
        return;
 80017d6:	e0fc      	b.n	80019d2 <editTimeFsm+0x286>
    }

    switch (edit_time_state)
 80017d8:	4b81      	ldr	r3, [pc, #516]	@ (80019e0 <editTimeFsm+0x294>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b06      	cmp	r3, #6
 80017de:	f200 80eb 	bhi.w	80019b8 <editTimeFsm+0x26c>
 80017e2:	a201      	add	r2, pc, #4	@ (adr r2, 80017e8 <editTimeFsm+0x9c>)
 80017e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017e8:	08001805 	.word	0x08001805
 80017ec:	0800184f 	.word	0x0800184f
 80017f0:	08001899 	.word	0x08001899
 80017f4:	080018e1 	.word	0x080018e1
 80017f8:	080019b9 	.word	0x080019b9
 80017fc:	08001929 	.word	0x08001929
 8001800:	08001971 	.word	0x08001971
    {
    case EDIT_TIME_SEC:
        /* code */
        if (isOnePress)
 8001804:	4b77      	ldr	r3, [pc, #476]	@ (80019e4 <editTimeFsm+0x298>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d00c      	beq.n	8001826 <editTimeFsm+0xda>
        {
            isOnePress = 0;
 800180c:	4b75      	ldr	r3, [pc, #468]	@ (80019e4 <editTimeFsm+0x298>)
 800180e:	2200      	movs	r2, #0
 8001810:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_MIN;
 8001812:	4b73      	ldr	r3, [pc, #460]	@ (80019e0 <editTimeFsm+0x294>)
 8001814:	2201      	movs	r2, #1
 8001816:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_SEC], TIME_SEC, 0);
 8001818:	4b6f      	ldr	r3, [pc, #444]	@ (80019d8 <editTimeFsm+0x28c>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2200      	movs	r2, #0
 800181e:	2100      	movs	r1, #0
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff fc87 	bl	8001134 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001826:	4b70      	ldr	r3, [pc, #448]	@ (80019e8 <editTimeFsm+0x29c>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d004      	beq.n	8001838 <editTimeFsm+0xec>
        {
            isUPpress = 0;
 800182e:	4b6e      	ldr	r3, [pc, #440]	@ (80019e8 <editTimeFsm+0x29c>)
 8001830:	2200      	movs	r2, #0
 8001832:	701a      	strb	r2, [r3, #0]
            updateTimeSec();
 8001834:	f000 fa2e 	bl	8001c94 <updateTimeSec>
        }
        if (longPressTrigger)
 8001838:	4b6c      	ldr	r3, [pc, #432]	@ (80019ec <editTimeFsm+0x2a0>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	f000 80bd 	beq.w	80019bc <editTimeFsm+0x270>
        {
            longPressTrigger = 0;
 8001842:	4b6a      	ldr	r3, [pc, #424]	@ (80019ec <editTimeFsm+0x2a0>)
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]
            updateTimeSec();
 8001848:	f000 fa24 	bl	8001c94 <updateTimeSec>
        }

        break;
 800184c:	e0b6      	b.n	80019bc <editTimeFsm+0x270>

    case EDIT_TIME_MIN:
        if (isOnePress)
 800184e:	4b65      	ldr	r3, [pc, #404]	@ (80019e4 <editTimeFsm+0x298>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d00c      	beq.n	8001870 <editTimeFsm+0x124>
        {
            isOnePress = 0;
 8001856:	4b63      	ldr	r3, [pc, #396]	@ (80019e4 <editTimeFsm+0x298>)
 8001858:	2200      	movs	r2, #0
 800185a:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_HOUR;
 800185c:	4b60      	ldr	r3, [pc, #384]	@ (80019e0 <editTimeFsm+0x294>)
 800185e:	2202      	movs	r2, #2
 8001860:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_MIN], TIME_MIN, 0);
 8001862:	4b5d      	ldr	r3, [pc, #372]	@ (80019d8 <editTimeFsm+0x28c>)
 8001864:	785b      	ldrb	r3, [r3, #1]
 8001866:	2200      	movs	r2, #0
 8001868:	2101      	movs	r1, #1
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff fc62 	bl	8001134 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001870:	4b5d      	ldr	r3, [pc, #372]	@ (80019e8 <editTimeFsm+0x29c>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d004      	beq.n	8001882 <editTimeFsm+0x136>
        {
            isUPpress = 0;
 8001878:	4b5b      	ldr	r3, [pc, #364]	@ (80019e8 <editTimeFsm+0x29c>)
 800187a:	2200      	movs	r2, #0
 800187c:	701a      	strb	r2, [r3, #0]
            updateTimeMin();
 800187e:	f000 fa1f 	bl	8001cc0 <updateTimeMin>
        }
        if (longPressTrigger)
 8001882:	4b5a      	ldr	r3, [pc, #360]	@ (80019ec <editTimeFsm+0x2a0>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b00      	cmp	r3, #0
 8001888:	f000 809a 	beq.w	80019c0 <editTimeFsm+0x274>
        {
            longPressTrigger = 0;
 800188c:	4b57      	ldr	r3, [pc, #348]	@ (80019ec <editTimeFsm+0x2a0>)
 800188e:	2200      	movs	r2, #0
 8001890:	701a      	strb	r2, [r3, #0]
            updateTimeMin();
 8001892:	f000 fa15 	bl	8001cc0 <updateTimeMin>
        }

        /* code */
        break;
 8001896:	e093      	b.n	80019c0 <editTimeFsm+0x274>
    case EDIT_TIME_HOUR:
        if (isOnePress)
 8001898:	4b52      	ldr	r3, [pc, #328]	@ (80019e4 <editTimeFsm+0x298>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d00c      	beq.n	80018ba <editTimeFsm+0x16e>
        {
            isOnePress = 0;
 80018a0:	4b50      	ldr	r3, [pc, #320]	@ (80019e4 <editTimeFsm+0x298>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_DATE;
 80018a6:	4b4e      	ldr	r3, [pc, #312]	@ (80019e0 <editTimeFsm+0x294>)
 80018a8:	2203      	movs	r2, #3
 80018aa:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_HOUR], TIME_HOUR, 0);
 80018ac:	4b4a      	ldr	r3, [pc, #296]	@ (80019d8 <editTimeFsm+0x28c>)
 80018ae:	789b      	ldrb	r3, [r3, #2]
 80018b0:	2200      	movs	r2, #0
 80018b2:	2102      	movs	r1, #2
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff fc3d 	bl	8001134 <displayLCD>
        } // switch mode

        if (isUPpress)
 80018ba:	4b4b      	ldr	r3, [pc, #300]	@ (80019e8 <editTimeFsm+0x29c>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d004      	beq.n	80018cc <editTimeFsm+0x180>
        {
            isUPpress = 0;
 80018c2:	4b49      	ldr	r3, [pc, #292]	@ (80019e8 <editTimeFsm+0x29c>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	701a      	strb	r2, [r3, #0]
            updateTimeHour();
 80018c8:	f000 fa10 	bl	8001cec <updateTimeHour>
        }
        if (longPressTrigger)
 80018cc:	4b47      	ldr	r3, [pc, #284]	@ (80019ec <editTimeFsm+0x2a0>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d077      	beq.n	80019c4 <editTimeFsm+0x278>
        {
            longPressTrigger = 0;
 80018d4:	4b45      	ldr	r3, [pc, #276]	@ (80019ec <editTimeFsm+0x2a0>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
            updateTimeHour();
 80018da:	f000 fa07 	bl	8001cec <updateTimeHour>
        }

        break;
 80018de:	e071      	b.n	80019c4 <editTimeFsm+0x278>
    case EDIT_TIME_DATE:
        if (isOnePress)
 80018e0:	4b40      	ldr	r3, [pc, #256]	@ (80019e4 <editTimeFsm+0x298>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d00c      	beq.n	8001902 <editTimeFsm+0x1b6>
        {
            isOnePress = 0;
 80018e8:	4b3e      	ldr	r3, [pc, #248]	@ (80019e4 <editTimeFsm+0x298>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_MONTH;
 80018ee:	4b3c      	ldr	r3, [pc, #240]	@ (80019e0 <editTimeFsm+0x294>)
 80018f0:	2205      	movs	r2, #5
 80018f2:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_DATE], TIME_DATE, 0);
 80018f4:	4b38      	ldr	r3, [pc, #224]	@ (80019d8 <editTimeFsm+0x28c>)
 80018f6:	78db      	ldrb	r3, [r3, #3]
 80018f8:	2200      	movs	r2, #0
 80018fa:	2103      	movs	r1, #3
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff fc19 	bl	8001134 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001902:	4b39      	ldr	r3, [pc, #228]	@ (80019e8 <editTimeFsm+0x29c>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d004      	beq.n	8001914 <editTimeFsm+0x1c8>
        {
            isUPpress = 0;
 800190a:	4b37      	ldr	r3, [pc, #220]	@ (80019e8 <editTimeFsm+0x29c>)
 800190c:	2200      	movs	r2, #0
 800190e:	701a      	strb	r2, [r3, #0]
            updateTimeDate();
 8001910:	f000 fa02 	bl	8001d18 <updateTimeDate>
        }
        if (longPressTrigger)
 8001914:	4b35      	ldr	r3, [pc, #212]	@ (80019ec <editTimeFsm+0x2a0>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d055      	beq.n	80019c8 <editTimeFsm+0x27c>
        {
            longPressTrigger = 0;
 800191c:	4b33      	ldr	r3, [pc, #204]	@ (80019ec <editTimeFsm+0x2a0>)
 800191e:	2200      	movs	r2, #0
 8001920:	701a      	strb	r2, [r3, #0]
            updateTimeDate();
 8001922:	f000 f9f9 	bl	8001d18 <updateTimeDate>
        }

        break;
 8001926:	e04f      	b.n	80019c8 <editTimeFsm+0x27c>
    case EDIT_TIME_MONTH:
        if (isOnePress)
 8001928:	4b2e      	ldr	r3, [pc, #184]	@ (80019e4 <editTimeFsm+0x298>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d00c      	beq.n	800194a <editTimeFsm+0x1fe>
        {
            isOnePress = 0;
 8001930:	4b2c      	ldr	r3, [pc, #176]	@ (80019e4 <editTimeFsm+0x298>)
 8001932:	2200      	movs	r2, #0
 8001934:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_YEAR;
 8001936:	4b2a      	ldr	r3, [pc, #168]	@ (80019e0 <editTimeFsm+0x294>)
 8001938:	2206      	movs	r2, #6
 800193a:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_MONTH], TIME_MONTH, 0);
 800193c:	4b26      	ldr	r3, [pc, #152]	@ (80019d8 <editTimeFsm+0x28c>)
 800193e:	795b      	ldrb	r3, [r3, #5]
 8001940:	2200      	movs	r2, #0
 8001942:	2105      	movs	r1, #5
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fbf5 	bl	8001134 <displayLCD>
        } // switch mode

        if (isUPpress)
 800194a:	4b27      	ldr	r3, [pc, #156]	@ (80019e8 <editTimeFsm+0x29c>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d004      	beq.n	800195c <editTimeFsm+0x210>
        {
            isUPpress = 0;
 8001952:	4b25      	ldr	r3, [pc, #148]	@ (80019e8 <editTimeFsm+0x29c>)
 8001954:	2200      	movs	r2, #0
 8001956:	701a      	strb	r2, [r3, #0]
            updateTimeMonth();
 8001958:	f000 f9fc 	bl	8001d54 <updateTimeMonth>
        }
        if (longPressTrigger)
 800195c:	4b23      	ldr	r3, [pc, #140]	@ (80019ec <editTimeFsm+0x2a0>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d033      	beq.n	80019cc <editTimeFsm+0x280>
        {
            longPressTrigger = 0;
 8001964:	4b21      	ldr	r3, [pc, #132]	@ (80019ec <editTimeFsm+0x2a0>)
 8001966:	2200      	movs	r2, #0
 8001968:	701a      	strb	r2, [r3, #0]
            updateTimeMonth();
 800196a:	f000 f9f3 	bl	8001d54 <updateTimeMonth>
        }

        break;
 800196e:	e02d      	b.n	80019cc <editTimeFsm+0x280>
    case EDIT_TIME_YEAR:
        if (isOnePress)
 8001970:	4b1c      	ldr	r3, [pc, #112]	@ (80019e4 <editTimeFsm+0x298>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d00c      	beq.n	8001992 <editTimeFsm+0x246>
        {
            isOnePress = 0;
 8001978:	4b1a      	ldr	r3, [pc, #104]	@ (80019e4 <editTimeFsm+0x298>)
 800197a:	2200      	movs	r2, #0
 800197c:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_SEC;
 800197e:	4b18      	ldr	r3, [pc, #96]	@ (80019e0 <editTimeFsm+0x294>)
 8001980:	2200      	movs	r2, #0
 8001982:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_YEAR], TIME_YEAR, 0);
 8001984:	4b14      	ldr	r3, [pc, #80]	@ (80019d8 <editTimeFsm+0x28c>)
 8001986:	799b      	ldrb	r3, [r3, #6]
 8001988:	2200      	movs	r2, #0
 800198a:	2106      	movs	r1, #6
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fbd1 	bl	8001134 <displayLCD>
        }
        if (isUPpress)
 8001992:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <editTimeFsm+0x29c>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d004      	beq.n	80019a4 <editTimeFsm+0x258>
        {
            isUPpress = 0;
 800199a:	4b13      	ldr	r3, [pc, #76]	@ (80019e8 <editTimeFsm+0x29c>)
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
            updateTimeYear();
 80019a0:	f000 f9f6 	bl	8001d90 <updateTimeYear>
        }
        if (longPressTrigger)
 80019a4:	4b11      	ldr	r3, [pc, #68]	@ (80019ec <editTimeFsm+0x2a0>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d011      	beq.n	80019d0 <editTimeFsm+0x284>
        {
            longPressTrigger = 0;
 80019ac:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <editTimeFsm+0x2a0>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]
            updateTimeYear();
 80019b2:	f000 f9ed 	bl	8001d90 <updateTimeYear>
        }

        break;
 80019b6:	e00b      	b.n	80019d0 <editTimeFsm+0x284>
        //         updateTimeDay();
        //     }
        //     break;

    default:
        break;
 80019b8:	bf00      	nop
 80019ba:	e00a      	b.n	80019d2 <editTimeFsm+0x286>
        break;
 80019bc:	bf00      	nop
 80019be:	e008      	b.n	80019d2 <editTimeFsm+0x286>
        break;
 80019c0:	bf00      	nop
 80019c2:	e006      	b.n	80019d2 <editTimeFsm+0x286>
        break;
 80019c4:	bf00      	nop
 80019c6:	e004      	b.n	80019d2 <editTimeFsm+0x286>
        break;
 80019c8:	bf00      	nop
 80019ca:	e002      	b.n	80019d2 <editTimeFsm+0x286>
        break;
 80019cc:	bf00      	nop
 80019ce:	e000      	b.n	80019d2 <editTimeFsm+0x286>
        break;
 80019d0:	bf00      	nop
    }
    // displayLCD(bufferTime[edit_time_state], (TIME_LAB4)edit_time_state, 0);
}
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	200001e9 	.word	0x200001e9
 80019d8:	200001f4 	.word	0x200001f4
 80019dc:	200001f0 	.word	0x200001f0
 80019e0:	200001f1 	.word	0x200001f1
 80019e4:	200001ed 	.word	0x200001ed
 80019e8:	200001ec 	.word	0x200001ec
 80019ec:	200000f0 	.word	0x200000f0

080019f0 <editAlarmFsm>:
void editAlarmFsm(void)
{
 80019f0:	b590      	push	{r4, r7, lr}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af02      	add	r7, sp, #8
    if (isENpress)
 80019f6:	4b9f      	ldr	r3, [pc, #636]	@ (8001c74 <editAlarmFsm+0x284>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d016      	beq.n	8001a2c <editAlarmFsm+0x3c>
    {
        isENpress = 0;
 80019fe:	4b9d      	ldr	r3, [pc, #628]	@ (8001c74 <editAlarmFsm+0x284>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	701a      	strb	r2, [r3, #0]

        ds3231_SetAlarm1(bufferAlarm[EDIT_ALARM_DATE],
 8001a04:	4b9c      	ldr	r3, [pc, #624]	@ (8001c78 <editAlarmFsm+0x288>)
 8001a06:	78d8      	ldrb	r0, [r3, #3]
 8001a08:	4b9b      	ldr	r3, [pc, #620]	@ (8001c78 <editAlarmFsm+0x288>)
 8001a0a:	7919      	ldrb	r1, [r3, #4]
 8001a0c:	4b9a      	ldr	r3, [pc, #616]	@ (8001c78 <editAlarmFsm+0x288>)
 8001a0e:	789a      	ldrb	r2, [r3, #2]
 8001a10:	4b99      	ldr	r3, [pc, #612]	@ (8001c78 <editAlarmFsm+0x288>)
 8001a12:	785c      	ldrb	r4, [r3, #1]
 8001a14:	4b98      	ldr	r3, [pc, #608]	@ (8001c78 <editAlarmFsm+0x288>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	4623      	mov	r3, r4
 8001a1c:	f7fe ff52 	bl	80008c4 <ds3231_SetAlarm1>
                         bufferAlarm[EDIT_ALARM_DAY],
                         bufferAlarm[EDIT_ALARM_HOUR],
                         bufferAlarm[EDIT_ALARM_MIN],
                         bufferAlarm[EDIT_ALARM_SEC]);
        lab4_state = NORMAL;
 8001a20:	4b96      	ldr	r3, [pc, #600]	@ (8001c7c <editAlarmFsm+0x28c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	701a      	strb	r2, [r3, #0]
        initNormal();
 8001a26:	f7ff fd29 	bl	800147c <initNormal>
        return;
 8001a2a:	e120      	b.n	8001c6e <editAlarmFsm+0x27e>
    }

    switch (edit_alarm_state)
 8001a2c:	4b94      	ldr	r3, [pc, #592]	@ (8001c80 <editAlarmFsm+0x290>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b04      	cmp	r3, #4
 8001a32:	f200 8111 	bhi.w	8001c58 <editAlarmFsm+0x268>
 8001a36:	a201      	add	r2, pc, #4	@ (adr r2, 8001a3c <editAlarmFsm+0x4c>)
 8001a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a3c:	08001a51 	.word	0x08001a51
 8001a40:	08001aaf 	.word	0x08001aaf
 8001a44:	08001b1b 	.word	0x08001b1b
 8001a48:	08001b85 	.word	0x08001b85
 8001a4c:	08001bef 	.word	0x08001bef
    {
    case EDIT_ALARM_SEC:
        if (isOnePress)
 8001a50:	4b8c      	ldr	r3, [pc, #560]	@ (8001c84 <editAlarmFsm+0x294>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d00c      	beq.n	8001a72 <editAlarmFsm+0x82>
        {
            isOnePress = 0;
 8001a58:	4b8a      	ldr	r3, [pc, #552]	@ (8001c84 <editAlarmFsm+0x294>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_MIN;
 8001a5e:	4b88      	ldr	r3, [pc, #544]	@ (8001c80 <editAlarmFsm+0x290>)
 8001a60:	2201      	movs	r2, #1
 8001a62:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_SEC], TIME_SEC, 0);
 8001a64:	4b84      	ldr	r3, [pc, #528]	@ (8001c78 <editAlarmFsm+0x288>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff fb61 	bl	8001134 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001a72:	4b85      	ldr	r3, [pc, #532]	@ (8001c88 <editAlarmFsm+0x298>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d004      	beq.n	8001a84 <editAlarmFsm+0x94>
        {
            isUPpress = 0;
 8001a7a:	4b83      	ldr	r3, [pc, #524]	@ (8001c88 <editAlarmFsm+0x298>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	701a      	strb	r2, [r3, #0]
            updateAlarmSec();
 8001a80:	f000 f99c 	bl	8001dbc <updateAlarmSec>
        }
        if (longPressTrigger)
 8001a84:	4b81      	ldr	r3, [pc, #516]	@ (8001c8c <editAlarmFsm+0x29c>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d004      	beq.n	8001a96 <editAlarmFsm+0xa6>
        {
            longPressTrigger = 0;
 8001a8c:	4b7f      	ldr	r3, [pc, #508]	@ (8001c8c <editAlarmFsm+0x29c>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]
            updateAlarmSec();
 8001a92:	f000 f993 	bl	8001dbc <updateAlarmSec>
        }
        if (isBACKpress)
 8001a96:	4b7e      	ldr	r3, [pc, #504]	@ (8001c90 <editAlarmFsm+0x2a0>)
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f000 80de 	beq.w	8001c5c <editAlarmFsm+0x26c>
        {
            isBACKpress = 0;
 8001aa0:	4b7b      	ldr	r3, [pc, #492]	@ (8001c90 <editAlarmFsm+0x2a0>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_SEC] = ALARM_SKIP;
 8001aa6:	4b74      	ldr	r3, [pc, #464]	@ (8001c78 <editAlarmFsm+0x288>)
 8001aa8:	2263      	movs	r2, #99	@ 0x63
 8001aaa:	701a      	strb	r2, [r3, #0]
        }

        /* code */
        break;
 8001aac:	e0d6      	b.n	8001c5c <editAlarmFsm+0x26c>
    case EDIT_ALARM_MIN:
        if (isOnePress)
 8001aae:	4b75      	ldr	r3, [pc, #468]	@ (8001c84 <editAlarmFsm+0x294>)
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00c      	beq.n	8001ad0 <editAlarmFsm+0xe0>
        {
            isOnePress = 0;
 8001ab6:	4b73      	ldr	r3, [pc, #460]	@ (8001c84 <editAlarmFsm+0x294>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_HOUR;
 8001abc:	4b70      	ldr	r3, [pc, #448]	@ (8001c80 <editAlarmFsm+0x290>)
 8001abe:	2202      	movs	r2, #2
 8001ac0:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_MIN], TIME_MIN, 0);
 8001ac2:	4b6d      	ldr	r3, [pc, #436]	@ (8001c78 <editAlarmFsm+0x288>)
 8001ac4:	785b      	ldrb	r3, [r3, #1]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	2101      	movs	r1, #1
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7ff fb32 	bl	8001134 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001ad0:	4b6d      	ldr	r3, [pc, #436]	@ (8001c88 <editAlarmFsm+0x298>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d004      	beq.n	8001ae2 <editAlarmFsm+0xf2>
        {
            isUPpress = 0;
 8001ad8:	4b6b      	ldr	r3, [pc, #428]	@ (8001c88 <editAlarmFsm+0x298>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	701a      	strb	r2, [r3, #0]
            updateAlarmMin();
 8001ade:	f000 f983 	bl	8001de8 <updateAlarmMin>
        }
        if (longPressTrigger)
 8001ae2:	4b6a      	ldr	r3, [pc, #424]	@ (8001c8c <editAlarmFsm+0x29c>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d004      	beq.n	8001af4 <editAlarmFsm+0x104>
        {
            longPressTrigger = 0;
 8001aea:	4b68      	ldr	r3, [pc, #416]	@ (8001c8c <editAlarmFsm+0x29c>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	701a      	strb	r2, [r3, #0]
            updateAlarmMin();
 8001af0:	f000 f97a 	bl	8001de8 <updateAlarmMin>
        }
        if (isBACKpress)
 8001af4:	4b66      	ldr	r3, [pc, #408]	@ (8001c90 <editAlarmFsm+0x2a0>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f000 80b1 	beq.w	8001c60 <editAlarmFsm+0x270>
        {
            isBACKpress = 0;
 8001afe:	4b64      	ldr	r3, [pc, #400]	@ (8001c90 <editAlarmFsm+0x2a0>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_MIN] = ALARM_SKIP;
 8001b04:	4b5c      	ldr	r3, [pc, #368]	@ (8001c78 <editAlarmFsm+0x288>)
 8001b06:	2263      	movs	r2, #99	@ 0x63
 8001b08:	705a      	strb	r2, [r3, #1]
            displayLCD(bufferAlarm[EDIT_ALARM_MIN], EDIT_ALARM_MIN, 0);
 8001b0a:	4b5b      	ldr	r3, [pc, #364]	@ (8001c78 <editAlarmFsm+0x288>)
 8001b0c:	785b      	ldrb	r3, [r3, #1]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	2101      	movs	r1, #1
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fb0e 	bl	8001134 <displayLCD>
        }

        break;
 8001b18:	e0a2      	b.n	8001c60 <editAlarmFsm+0x270>
    case EDIT_ALARM_HOUR:
        if (isOnePress)
 8001b1a:	4b5a      	ldr	r3, [pc, #360]	@ (8001c84 <editAlarmFsm+0x294>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d00c      	beq.n	8001b3c <editAlarmFsm+0x14c>
        {
            isOnePress = 0;
 8001b22:	4b58      	ldr	r3, [pc, #352]	@ (8001c84 <editAlarmFsm+0x294>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_DATE;
 8001b28:	4b55      	ldr	r3, [pc, #340]	@ (8001c80 <editAlarmFsm+0x290>)
 8001b2a:	2203      	movs	r2, #3
 8001b2c:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_HOUR], TIME_HOUR, 0);
 8001b2e:	4b52      	ldr	r3, [pc, #328]	@ (8001c78 <editAlarmFsm+0x288>)
 8001b30:	789b      	ldrb	r3, [r3, #2]
 8001b32:	2200      	movs	r2, #0
 8001b34:	2102      	movs	r1, #2
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff fafc 	bl	8001134 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001b3c:	4b52      	ldr	r3, [pc, #328]	@ (8001c88 <editAlarmFsm+0x298>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d004      	beq.n	8001b4e <editAlarmFsm+0x15e>
        {
            isUPpress = 0;
 8001b44:	4b50      	ldr	r3, [pc, #320]	@ (8001c88 <editAlarmFsm+0x298>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]
            updateAlarmHour();
 8001b4a:	f000 f963 	bl	8001e14 <updateAlarmHour>
        }
        if (longPressTrigger)
 8001b4e:	4b4f      	ldr	r3, [pc, #316]	@ (8001c8c <editAlarmFsm+0x29c>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d004      	beq.n	8001b60 <editAlarmFsm+0x170>
        {
            longPressTrigger = 0;
 8001b56:	4b4d      	ldr	r3, [pc, #308]	@ (8001c8c <editAlarmFsm+0x29c>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	701a      	strb	r2, [r3, #0]
            updateAlarmHour();
 8001b5c:	f000 f95a 	bl	8001e14 <updateAlarmHour>
        }
        if (isBACKpress)
 8001b60:	4b4b      	ldr	r3, [pc, #300]	@ (8001c90 <editAlarmFsm+0x2a0>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d07d      	beq.n	8001c64 <editAlarmFsm+0x274>
        {
            isBACKpress = 0;
 8001b68:	4b49      	ldr	r3, [pc, #292]	@ (8001c90 <editAlarmFsm+0x2a0>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_HOUR] = ALARM_SKIP;
 8001b6e:	4b42      	ldr	r3, [pc, #264]	@ (8001c78 <editAlarmFsm+0x288>)
 8001b70:	2263      	movs	r2, #99	@ 0x63
 8001b72:	709a      	strb	r2, [r3, #2]
            displayLCD(bufferAlarm[EDIT_ALARM_HOUR], EDIT_ALARM_HOUR, 0);
 8001b74:	4b40      	ldr	r3, [pc, #256]	@ (8001c78 <editAlarmFsm+0x288>)
 8001b76:	789b      	ldrb	r3, [r3, #2]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2102      	movs	r1, #2
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff fad9 	bl	8001134 <displayLCD>
        }

        break;
 8001b82:	e06f      	b.n	8001c64 <editAlarmFsm+0x274>
    case EDIT_ALARM_DATE:
        if (isOnePress)
 8001b84:	4b3f      	ldr	r3, [pc, #252]	@ (8001c84 <editAlarmFsm+0x294>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d00c      	beq.n	8001ba6 <editAlarmFsm+0x1b6>
        {
            isOnePress = 0;
 8001b8c:	4b3d      	ldr	r3, [pc, #244]	@ (8001c84 <editAlarmFsm+0x294>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_DAY;
 8001b92:	4b3b      	ldr	r3, [pc, #236]	@ (8001c80 <editAlarmFsm+0x290>)
 8001b94:	2204      	movs	r2, #4
 8001b96:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_DATE], TIME_DATE, 0);
 8001b98:	4b37      	ldr	r3, [pc, #220]	@ (8001c78 <editAlarmFsm+0x288>)
 8001b9a:	78db      	ldrb	r3, [r3, #3]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	2103      	movs	r1, #3
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fac7 	bl	8001134 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001ba6:	4b38      	ldr	r3, [pc, #224]	@ (8001c88 <editAlarmFsm+0x298>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d004      	beq.n	8001bb8 <editAlarmFsm+0x1c8>
        {
            isUPpress = 0;
 8001bae:	4b36      	ldr	r3, [pc, #216]	@ (8001c88 <editAlarmFsm+0x298>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	701a      	strb	r2, [r3, #0]
            updateAlarmDate();
 8001bb4:	f000 f944 	bl	8001e40 <updateAlarmDate>
        }
        if (longPressTrigger)
 8001bb8:	4b34      	ldr	r3, [pc, #208]	@ (8001c8c <editAlarmFsm+0x29c>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d004      	beq.n	8001bca <editAlarmFsm+0x1da>
        {
            longPressTrigger = 0;
 8001bc0:	4b32      	ldr	r3, [pc, #200]	@ (8001c8c <editAlarmFsm+0x29c>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	701a      	strb	r2, [r3, #0]
            updateAlarmDate();
 8001bc6:	f000 f93b 	bl	8001e40 <updateAlarmDate>
        }
        if (isBACKpress)
 8001bca:	4b31      	ldr	r3, [pc, #196]	@ (8001c90 <editAlarmFsm+0x2a0>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d04a      	beq.n	8001c68 <editAlarmFsm+0x278>
        {
            isBACKpress = 0;
 8001bd2:	4b2f      	ldr	r3, [pc, #188]	@ (8001c90 <editAlarmFsm+0x2a0>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_DATE] = ALARM_SKIP;
 8001bd8:	4b27      	ldr	r3, [pc, #156]	@ (8001c78 <editAlarmFsm+0x288>)
 8001bda:	2263      	movs	r2, #99	@ 0x63
 8001bdc:	70da      	strb	r2, [r3, #3]
            displayLCD(bufferAlarm[EDIT_ALARM_DATE], EDIT_ALARM_DATE, 0);
 8001bde:	4b26      	ldr	r3, [pc, #152]	@ (8001c78 <editAlarmFsm+0x288>)
 8001be0:	78db      	ldrb	r3, [r3, #3]
 8001be2:	2200      	movs	r2, #0
 8001be4:	2103      	movs	r1, #3
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff faa4 	bl	8001134 <displayLCD>
        }

        break;
 8001bec:	e03c      	b.n	8001c68 <editAlarmFsm+0x278>
    case EDIT_ALARM_DAY:
        if (isOnePress)
 8001bee:	4b25      	ldr	r3, [pc, #148]	@ (8001c84 <editAlarmFsm+0x294>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d00c      	beq.n	8001c10 <editAlarmFsm+0x220>
        {
            isOnePress = 0;
 8001bf6:	4b23      	ldr	r3, [pc, #140]	@ (8001c84 <editAlarmFsm+0x294>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_SEC;
 8001bfc:	4b20      	ldr	r3, [pc, #128]	@ (8001c80 <editAlarmFsm+0x290>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_DAY], TIME_DAY, 0);
 8001c02:	4b1d      	ldr	r3, [pc, #116]	@ (8001c78 <editAlarmFsm+0x288>)
 8001c04:	791b      	ldrb	r3, [r3, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	2104      	movs	r1, #4
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fa92 	bl	8001134 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001c10:	4b1d      	ldr	r3, [pc, #116]	@ (8001c88 <editAlarmFsm+0x298>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d004      	beq.n	8001c22 <editAlarmFsm+0x232>
        {
            isUPpress = 0;
 8001c18:	4b1b      	ldr	r3, [pc, #108]	@ (8001c88 <editAlarmFsm+0x298>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	701a      	strb	r2, [r3, #0]
            updateAlarmDay();
 8001c1e:	f000 f92d 	bl	8001e7c <updateAlarmDay>
        }
        if (longPressTrigger)
 8001c22:	4b1a      	ldr	r3, [pc, #104]	@ (8001c8c <editAlarmFsm+0x29c>)
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d004      	beq.n	8001c34 <editAlarmFsm+0x244>
        {
            longPressTrigger = 0;
 8001c2a:	4b18      	ldr	r3, [pc, #96]	@ (8001c8c <editAlarmFsm+0x29c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]
            updateAlarmDay();
 8001c30:	f000 f924 	bl	8001e7c <updateAlarmDay>
        }
        if (isBACKpress)
 8001c34:	4b16      	ldr	r3, [pc, #88]	@ (8001c90 <editAlarmFsm+0x2a0>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d017      	beq.n	8001c6c <editAlarmFsm+0x27c>
        {
            isBACKpress = 0;
 8001c3c:	4b14      	ldr	r3, [pc, #80]	@ (8001c90 <editAlarmFsm+0x2a0>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_DAY] = ALARM_SKIP;
 8001c42:	4b0d      	ldr	r3, [pc, #52]	@ (8001c78 <editAlarmFsm+0x288>)
 8001c44:	2263      	movs	r2, #99	@ 0x63
 8001c46:	711a      	strb	r2, [r3, #4]
            displayLCD(bufferAlarm[EDIT_ALARM_DAY], EDIT_ALARM_DAY, 0);
 8001c48:	4b0b      	ldr	r3, [pc, #44]	@ (8001c78 <editAlarmFsm+0x288>)
 8001c4a:	791b      	ldrb	r3, [r3, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	2104      	movs	r1, #4
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fa6f 	bl	8001134 <displayLCD>
        }

        break;
 8001c56:	e009      	b.n	8001c6c <editAlarmFsm+0x27c>
    default:
        break;
 8001c58:	bf00      	nop
 8001c5a:	e008      	b.n	8001c6e <editAlarmFsm+0x27e>
        break;
 8001c5c:	bf00      	nop
 8001c5e:	e006      	b.n	8001c6e <editAlarmFsm+0x27e>
        break;
 8001c60:	bf00      	nop
 8001c62:	e004      	b.n	8001c6e <editAlarmFsm+0x27e>
        break;
 8001c64:	bf00      	nop
 8001c66:	e002      	b.n	8001c6e <editAlarmFsm+0x27e>
        break;
 8001c68:	bf00      	nop
 8001c6a:	e000      	b.n	8001c6e <editAlarmFsm+0x27e>
        break;
 8001c6c:	bf00      	nop
        // displayLCD(bufferAlarm[edit_alarm_state], (TIME_LAB4)edit_alarm_state, 0);
    }
}
 8001c6e:	3704      	adds	r7, #4
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd90      	pop	{r4, r7, pc}
 8001c74:	200001e9 	.word	0x200001e9
 8001c78:	200001fc 	.word	0x200001fc
 8001c7c:	200001f0 	.word	0x200001f0
 8001c80:	200001f2 	.word	0x200001f2
 8001c84:	200001ed 	.word	0x200001ed
 8001c88:	200001ec 	.word	0x200001ec
 8001c8c:	200000f0 	.word	0x200000f0
 8001c90:	200001ea 	.word	0x200001ea

08001c94 <updateTimeSec>:

void updateTimeSec(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_SEC]++;
 8001c98:	4b08      	ldr	r3, [pc, #32]	@ (8001cbc <updateTimeSec+0x28>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	4b06      	ldr	r3, [pc, #24]	@ (8001cbc <updateTimeSec+0x28>)
 8001ca2:	701a      	strb	r2, [r3, #0]
    if (bufferTime[EDIT_TIME_SEC] > 59)
 8001ca4:	4b05      	ldr	r3, [pc, #20]	@ (8001cbc <updateTimeSec+0x28>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b3b      	cmp	r3, #59	@ 0x3b
 8001caa:	d902      	bls.n	8001cb2 <updateTimeSec+0x1e>
    {
        bufferTime[EDIT_TIME_SEC] = 0;
 8001cac:	4b03      	ldr	r3, [pc, #12]	@ (8001cbc <updateTimeSec+0x28>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	701a      	strb	r2, [r3, #0]
    }
    // Hiển thị giá trị mới lên LCD
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	200001f4 	.word	0x200001f4

08001cc0 <updateTimeMin>:

/**
 * @brief Tăng Phút, xoay vòng từ 59 về 0
 */
void updateTimeMin(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_MIN]++;
 8001cc4:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <updateTimeMin+0x28>)
 8001cc6:	785b      	ldrb	r3, [r3, #1]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	b2da      	uxtb	r2, r3
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <updateTimeMin+0x28>)
 8001cce:	705a      	strb	r2, [r3, #1]
    if (bufferTime[EDIT_TIME_MIN] > 59)
 8001cd0:	4b05      	ldr	r3, [pc, #20]	@ (8001ce8 <updateTimeMin+0x28>)
 8001cd2:	785b      	ldrb	r3, [r3, #1]
 8001cd4:	2b3b      	cmp	r3, #59	@ 0x3b
 8001cd6:	d902      	bls.n	8001cde <updateTimeMin+0x1e>
    {
        bufferTime[EDIT_TIME_MIN] = 0;
 8001cd8:	4b03      	ldr	r3, [pc, #12]	@ (8001ce8 <updateTimeMin+0x28>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	705a      	strb	r2, [r3, #1]
    }
}
 8001cde:	bf00      	nop
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	200001f4 	.word	0x200001f4

08001cec <updateTimeHour>:

/**
 * @brief Tăng Giờ, xoay vòng từ 23 về 0
 */
void updateTimeHour(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_HOUR]++;
 8001cf0:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <updateTimeHour+0x28>)
 8001cf2:	789b      	ldrb	r3, [r3, #2]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	b2da      	uxtb	r2, r3
 8001cf8:	4b06      	ldr	r3, [pc, #24]	@ (8001d14 <updateTimeHour+0x28>)
 8001cfa:	709a      	strb	r2, [r3, #2]
    if (bufferTime[EDIT_TIME_HOUR] > 23)
 8001cfc:	4b05      	ldr	r3, [pc, #20]	@ (8001d14 <updateTimeHour+0x28>)
 8001cfe:	789b      	ldrb	r3, [r3, #2]
 8001d00:	2b17      	cmp	r3, #23
 8001d02:	d902      	bls.n	8001d0a <updateTimeHour+0x1e>
    {
        bufferTime[EDIT_TIME_HOUR] = 0;
 8001d04:	4b03      	ldr	r3, [pc, #12]	@ (8001d14 <updateTimeHour+0x28>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	709a      	strb	r2, [r3, #2]
    }
}
 8001d0a:	bf00      	nop
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	200001f4 	.word	0x200001f4

08001d18 <updateTimeDate>:
/**
 * @brief Tăng Ngày, xoay vòng từ 31 về 1
 * @note  Để đơn giản, hàm này không kiểm tra tháng
 */
void updateTimeDate(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_DATE]++;
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d50 <updateTimeDate+0x38>)
 8001d1e:	78db      	ldrb	r3, [r3, #3]
 8001d20:	3301      	adds	r3, #1
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	4b0a      	ldr	r3, [pc, #40]	@ (8001d50 <updateTimeDate+0x38>)
 8001d26:	70da      	strb	r2, [r3, #3]
    if (bufferTime[EDIT_TIME_DATE] > 31)
 8001d28:	4b09      	ldr	r3, [pc, #36]	@ (8001d50 <updateTimeDate+0x38>)
 8001d2a:	78db      	ldrb	r3, [r3, #3]
 8001d2c:	2b1f      	cmp	r3, #31
 8001d2e:	d903      	bls.n	8001d38 <updateTimeDate+0x20>
    {
        bufferTime[EDIT_TIME_DATE] = 1;
 8001d30:	4b07      	ldr	r3, [pc, #28]	@ (8001d50 <updateTimeDate+0x38>)
 8001d32:	2201      	movs	r2, #1
 8001d34:	70da      	strb	r2, [r3, #3]
    }
    else if (bufferTime[EDIT_TIME_DATE] == 0)
    {
        bufferTime[EDIT_TIME_DATE] = 1; // Đảm bảo bắt đầu từ 1
    }
}
 8001d36:	e006      	b.n	8001d46 <updateTimeDate+0x2e>
    else if (bufferTime[EDIT_TIME_DATE] == 0)
 8001d38:	4b05      	ldr	r3, [pc, #20]	@ (8001d50 <updateTimeDate+0x38>)
 8001d3a:	78db      	ldrb	r3, [r3, #3]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d102      	bne.n	8001d46 <updateTimeDate+0x2e>
        bufferTime[EDIT_TIME_DATE] = 1; // Đảm bảo bắt đầu từ 1
 8001d40:	4b03      	ldr	r3, [pc, #12]	@ (8001d50 <updateTimeDate+0x38>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	70da      	strb	r2, [r3, #3]
}
 8001d46:	bf00      	nop
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	200001f4 	.word	0x200001f4

08001d54 <updateTimeMonth>:

/**
 * @brief Tăng Tháng, xoay vòng từ 12 về 1
 */
void updateTimeMonth(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_MONTH]++;
 8001d58:	4b0c      	ldr	r3, [pc, #48]	@ (8001d8c <updateTimeMonth+0x38>)
 8001d5a:	795b      	ldrb	r3, [r3, #5]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	b2da      	uxtb	r2, r3
 8001d60:	4b0a      	ldr	r3, [pc, #40]	@ (8001d8c <updateTimeMonth+0x38>)
 8001d62:	715a      	strb	r2, [r3, #5]
    if (bufferTime[EDIT_TIME_MONTH] > 12)
 8001d64:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <updateTimeMonth+0x38>)
 8001d66:	795b      	ldrb	r3, [r3, #5]
 8001d68:	2b0c      	cmp	r3, #12
 8001d6a:	d903      	bls.n	8001d74 <updateTimeMonth+0x20>
    {
        bufferTime[EDIT_TIME_MONTH] = 1;
 8001d6c:	4b07      	ldr	r3, [pc, #28]	@ (8001d8c <updateTimeMonth+0x38>)
 8001d6e:	2201      	movs	r2, #1
 8001d70:	715a      	strb	r2, [r3, #5]
    }
    else if (bufferTime[EDIT_TIME_MONTH] <= 0)
    {
        bufferTime[EDIT_TIME_MONTH] = 1; // Đảm bảo bắt đầu từ 1
    }
}
 8001d72:	e006      	b.n	8001d82 <updateTimeMonth+0x2e>
    else if (bufferTime[EDIT_TIME_MONTH] <= 0)
 8001d74:	4b05      	ldr	r3, [pc, #20]	@ (8001d8c <updateTimeMonth+0x38>)
 8001d76:	795b      	ldrb	r3, [r3, #5]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d102      	bne.n	8001d82 <updateTimeMonth+0x2e>
        bufferTime[EDIT_TIME_MONTH] = 1; // Đảm bảo bắt đầu từ 1
 8001d7c:	4b03      	ldr	r3, [pc, #12]	@ (8001d8c <updateTimeMonth+0x38>)
 8001d7e:	2201      	movs	r2, #1
 8001d80:	715a      	strb	r2, [r3, #5]
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	200001f4 	.word	0x200001f4

08001d90 <updateTimeYear>:

/**
 * @brief Tăng Năm, xoay vòng từ 99 về 0
 */
void updateTimeYear(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_YEAR]++;
 8001d94:	4b08      	ldr	r3, [pc, #32]	@ (8001db8 <updateTimeYear+0x28>)
 8001d96:	799b      	ldrb	r3, [r3, #6]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	4b06      	ldr	r3, [pc, #24]	@ (8001db8 <updateTimeYear+0x28>)
 8001d9e:	719a      	strb	r2, [r3, #6]
    if (bufferTime[EDIT_TIME_YEAR] > 99)
 8001da0:	4b05      	ldr	r3, [pc, #20]	@ (8001db8 <updateTimeYear+0x28>)
 8001da2:	799b      	ldrb	r3, [r3, #6]
 8001da4:	2b63      	cmp	r3, #99	@ 0x63
 8001da6:	d902      	bls.n	8001dae <updateTimeYear+0x1e>
    {
        bufferTime[EDIT_TIME_YEAR] = 0;
 8001da8:	4b03      	ldr	r3, [pc, #12]	@ (8001db8 <updateTimeYear+0x28>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	719a      	strb	r2, [r3, #6]
    }
    else if (bufferTime[EDIT_TIME_YEAR] < 0)
    {
        bufferTime[EDIT_TIME_YEAR] = 0;
    }
}
 8001dae:	bf00      	nop
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr
 8001db8:	200001f4 	.word	0x200001f4

08001dbc <updateAlarmSec>:

/**
 * @brief Tăng Giây báo thức, xoay vòng từ 59 về 0
 */
void updateAlarmSec(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_SEC]++;
 8001dc0:	4b08      	ldr	r3, [pc, #32]	@ (8001de4 <updateAlarmSec+0x28>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <updateAlarmSec+0x28>)
 8001dca:	701a      	strb	r2, [r3, #0]
    if (bufferAlarm[EDIT_ALARM_SEC] > 59)
 8001dcc:	4b05      	ldr	r3, [pc, #20]	@ (8001de4 <updateAlarmSec+0x28>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b3b      	cmp	r3, #59	@ 0x3b
 8001dd2:	d902      	bls.n	8001dda <updateAlarmSec+0x1e>
    {
        bufferAlarm[EDIT_ALARM_SEC] = 0;
 8001dd4:	4b03      	ldr	r3, [pc, #12]	@ (8001de4 <updateAlarmSec+0x28>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	701a      	strb	r2, [r3, #0]
    }
    // Hiển thị giá trị mới lên LCD (dùng vị trí của TIME_SEC)
}
 8001dda:	bf00      	nop
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	200001fc 	.word	0x200001fc

08001de8 <updateAlarmMin>:

/**
 * @brief Tăng Phút báo thức, xoay vòng từ 59 về 0
 */
void updateAlarmMin(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_MIN]++;
 8001dec:	4b08      	ldr	r3, [pc, #32]	@ (8001e10 <updateAlarmMin+0x28>)
 8001dee:	785b      	ldrb	r3, [r3, #1]
 8001df0:	3301      	adds	r3, #1
 8001df2:	b2da      	uxtb	r2, r3
 8001df4:	4b06      	ldr	r3, [pc, #24]	@ (8001e10 <updateAlarmMin+0x28>)
 8001df6:	705a      	strb	r2, [r3, #1]
    if (bufferAlarm[EDIT_ALARM_MIN] > 59)
 8001df8:	4b05      	ldr	r3, [pc, #20]	@ (8001e10 <updateAlarmMin+0x28>)
 8001dfa:	785b      	ldrb	r3, [r3, #1]
 8001dfc:	2b3b      	cmp	r3, #59	@ 0x3b
 8001dfe:	d902      	bls.n	8001e06 <updateAlarmMin+0x1e>
    {
        bufferAlarm[EDIT_ALARM_MIN] = 0;
 8001e00:	4b03      	ldr	r3, [pc, #12]	@ (8001e10 <updateAlarmMin+0x28>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	705a      	strb	r2, [r3, #1]
    }
}
 8001e06:	bf00      	nop
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	200001fc 	.word	0x200001fc

08001e14 <updateAlarmHour>:

/**
 * @brief Tăng Giờ báo thức, xoay vòng từ 23 về 0
 */
void updateAlarmHour(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_HOUR]++;
 8001e18:	4b08      	ldr	r3, [pc, #32]	@ (8001e3c <updateAlarmHour+0x28>)
 8001e1a:	789b      	ldrb	r3, [r3, #2]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	b2da      	uxtb	r2, r3
 8001e20:	4b06      	ldr	r3, [pc, #24]	@ (8001e3c <updateAlarmHour+0x28>)
 8001e22:	709a      	strb	r2, [r3, #2]
    if (bufferAlarm[EDIT_ALARM_HOUR] > 23)
 8001e24:	4b05      	ldr	r3, [pc, #20]	@ (8001e3c <updateAlarmHour+0x28>)
 8001e26:	789b      	ldrb	r3, [r3, #2]
 8001e28:	2b17      	cmp	r3, #23
 8001e2a:	d902      	bls.n	8001e32 <updateAlarmHour+0x1e>
    {
        bufferAlarm[EDIT_ALARM_HOUR] = 0;
 8001e2c:	4b03      	ldr	r3, [pc, #12]	@ (8001e3c <updateAlarmHour+0x28>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	709a      	strb	r2, [r3, #2]
    }
}
 8001e32:	bf00      	nop
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	200001fc 	.word	0x200001fc

08001e40 <updateAlarmDate>:

/**
 * @brief Tăng Ngày báo thức, xoay vòng từ 31 về 1
 */
void updateAlarmDate(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_DATE]++;
 8001e44:	4b0c      	ldr	r3, [pc, #48]	@ (8001e78 <updateAlarmDate+0x38>)
 8001e46:	78db      	ldrb	r3, [r3, #3]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	b2da      	uxtb	r2, r3
 8001e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e78 <updateAlarmDate+0x38>)
 8001e4e:	70da      	strb	r2, [r3, #3]
    if (bufferAlarm[EDIT_ALARM_DATE] > 31)
 8001e50:	4b09      	ldr	r3, [pc, #36]	@ (8001e78 <updateAlarmDate+0x38>)
 8001e52:	78db      	ldrb	r3, [r3, #3]
 8001e54:	2b1f      	cmp	r3, #31
 8001e56:	d903      	bls.n	8001e60 <updateAlarmDate+0x20>
    {
        bufferAlarm[EDIT_ALARM_DATE] = 1;
 8001e58:	4b07      	ldr	r3, [pc, #28]	@ (8001e78 <updateAlarmDate+0x38>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	70da      	strb	r2, [r3, #3]
    }
    else if (bufferAlarm[EDIT_ALARM_DATE] == 0)
    {
        bufferAlarm[EDIT_ALARM_DATE] = 1;
    }
}
 8001e5e:	e006      	b.n	8001e6e <updateAlarmDate+0x2e>
    else if (bufferAlarm[EDIT_ALARM_DATE] == 0)
 8001e60:	4b05      	ldr	r3, [pc, #20]	@ (8001e78 <updateAlarmDate+0x38>)
 8001e62:	78db      	ldrb	r3, [r3, #3]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d102      	bne.n	8001e6e <updateAlarmDate+0x2e>
        bufferAlarm[EDIT_ALARM_DATE] = 1;
 8001e68:	4b03      	ldr	r3, [pc, #12]	@ (8001e78 <updateAlarmDate+0x38>)
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	70da      	strb	r2, [r3, #3]
}
 8001e6e:	bf00      	nop
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	200001fc 	.word	0x200001fc

08001e7c <updateAlarmDay>:

/**
 * @brief Tăng Thứ báo thức, xoay vòng từ 7 về 1
 */
void updateAlarmDay(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_DAY]++;
 8001e80:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb4 <updateAlarmDay+0x38>)
 8001e82:	791b      	ldrb	r3, [r3, #4]
 8001e84:	3301      	adds	r3, #1
 8001e86:	b2da      	uxtb	r2, r3
 8001e88:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb4 <updateAlarmDay+0x38>)
 8001e8a:	711a      	strb	r2, [r3, #4]
    if (bufferAlarm[EDIT_ALARM_DAY] > 7)
 8001e8c:	4b09      	ldr	r3, [pc, #36]	@ (8001eb4 <updateAlarmDay+0x38>)
 8001e8e:	791b      	ldrb	r3, [r3, #4]
 8001e90:	2b07      	cmp	r3, #7
 8001e92:	d903      	bls.n	8001e9c <updateAlarmDay+0x20>
    {
        bufferAlarm[EDIT_ALARM_DAY] = 1;
 8001e94:	4b07      	ldr	r3, [pc, #28]	@ (8001eb4 <updateAlarmDay+0x38>)
 8001e96:	2201      	movs	r2, #1
 8001e98:	711a      	strb	r2, [r3, #4]
    }
    else if (bufferAlarm[EDIT_ALARM_DAY] == 0)
    {
        bufferAlarm[EDIT_ALARM_DAY] = 1;
    }
}
 8001e9a:	e006      	b.n	8001eaa <updateAlarmDay+0x2e>
    else if (bufferAlarm[EDIT_ALARM_DAY] == 0)
 8001e9c:	4b05      	ldr	r3, [pc, #20]	@ (8001eb4 <updateAlarmDay+0x38>)
 8001e9e:	791b      	ldrb	r3, [r3, #4]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d102      	bne.n	8001eaa <updateAlarmDay+0x2e>
        bufferAlarm[EDIT_ALARM_DAY] = 1;
 8001ea4:	4b03      	ldr	r3, [pc, #12]	@ (8001eb4 <updateAlarmDay+0x38>)
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	711a      	strb	r2, [r3, #4]
}
 8001eaa:	bf00      	nop
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr
 8001eb4:	200001fc 	.word	0x200001fc

08001eb8 <checkNumber>:
 * @param state Trạng thái thời gian tương ứng (ví dụ: EDIT_TIME_SEC)
 * @return Trả về 'value' (giá trị gốc) nếu nó hợp lệ.
 * @return Trả về 'WRONG_VALUE' (255) nếu nó không hợp lệ.
 */
uint8_t checkNumber(EDIT_TIME_STATE state)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	71fb      	strb	r3, [r7, #7]
    long receive_value = 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	617b      	str	r3, [r7, #20]
    char *end_ptr;
    uint8_t value;
    receive_value = strtol((const char *)msg, &end_ptr, 10);
 8001ec6:	f107 030c 	add.w	r3, r7, #12
 8001eca:	220a      	movs	r2, #10
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4836      	ldr	r0, [pc, #216]	@ (8001fa8 <checkNumber+0xf0>)
 8001ed0:	f006 fb30 	bl	8008534 <strtol>
 8001ed4:	6178      	str	r0, [r7, #20]
    if (end_ptr == (const char *)msg || *end_ptr != '\0')
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	4a33      	ldr	r2, [pc, #204]	@ (8001fa8 <checkNumber+0xf0>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d003      	beq.n	8001ee6 <checkNumber+0x2e>
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <checkNumber+0x32>
    {
        return WRONG_VALUE;
 8001ee6:	23ff      	movs	r3, #255	@ 0xff
 8001ee8:	e05a      	b.n	8001fa0 <checkNumber+0xe8>
    }
    else
    {
        // --- KIỂM TRA CÓ PHÙ HỢP VỚI uint8_t (0-255) KHÔNG ---
        if (receive_value < 0 || receive_value > 255)
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	db02      	blt.n	8001ef6 <checkNumber+0x3e>
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	2bff      	cmp	r3, #255	@ 0xff
 8001ef4:	dd01      	ble.n	8001efa <checkNumber+0x42>
        {
            return WRONG_VALUE;
 8001ef6:	23ff      	movs	r3, #255	@ 0xff
 8001ef8:	e052      	b.n	8001fa0 <checkNumber+0xe8>
        }
        else
        {
            value = (uint8_t)receive_value;
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	74fb      	strb	r3, [r7, #19]
        }
    }

    switch (state)
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	2b06      	cmp	r3, #6
 8001f02:	d83d      	bhi.n	8001f80 <checkNumber+0xc8>
 8001f04:	a201      	add	r2, pc, #4	@ (adr r2, 8001f0c <checkNumber+0x54>)
 8001f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f0a:	bf00      	nop
 8001f0c:	08001f29 	.word	0x08001f29
 8001f10:	08001f33 	.word	0x08001f33
 8001f14:	08001f3d 	.word	0x08001f3d
 8001f18:	08001f47 	.word	0x08001f47
 8001f1c:	08001f57 	.word	0x08001f57
 8001f20:	08001f67 	.word	0x08001f67
 8001f24:	08001f77 	.word	0x08001f77
    {
    // Giây và Phút có cùng quy tắc: 0-59
    case EDIT_TIME_SEC:
        if (value > 59)
 8001f28:	7cfb      	ldrb	r3, [r7, #19]
 8001f2a:	2b3b      	cmp	r3, #59	@ 0x3b
 8001f2c:	d92a      	bls.n	8001f84 <checkNumber+0xcc>
        {
            return WRONG_VALUE;
 8001f2e:	23ff      	movs	r3, #255	@ 0xff
 8001f30:	e036      	b.n	8001fa0 <checkNumber+0xe8>
        }
        break;

    case EDIT_TIME_MIN:
        if (value > 59)
 8001f32:	7cfb      	ldrb	r3, [r7, #19]
 8001f34:	2b3b      	cmp	r3, #59	@ 0x3b
 8001f36:	d927      	bls.n	8001f88 <checkNumber+0xd0>
        {
            return WRONG_VALUE;
 8001f38:	23ff      	movs	r3, #255	@ 0xff
 8001f3a:	e031      	b.n	8001fa0 <checkNumber+0xe8>
        }
        break;

    // Giờ: 0-23 (giả định đồng hồ 24 giờ)
    case EDIT_TIME_HOUR:
        if (value > 23)
 8001f3c:	7cfb      	ldrb	r3, [r7, #19]
 8001f3e:	2b17      	cmp	r3, #23
 8001f40:	d924      	bls.n	8001f8c <checkNumber+0xd4>
        {
            return WRONG_VALUE;
 8001f42:	23ff      	movs	r3, #255	@ 0xff
 8001f44:	e02c      	b.n	8001fa0 <checkNumber+0xe8>

    // Ngày trong tháng: 1-31
    // (Lưu ý: Đây là kiểm tra cơ bản. Kiểm tra chính xác
    // cần biết cả tháng và năm, ví dụ tháng 2 chỉ có 28/29 ngày)
    case EDIT_TIME_DATE:
        if (value < 1 || value > 31)
 8001f46:	7cfb      	ldrb	r3, [r7, #19]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d002      	beq.n	8001f52 <checkNumber+0x9a>
 8001f4c:	7cfb      	ldrb	r3, [r7, #19]
 8001f4e:	2b1f      	cmp	r3, #31
 8001f50:	d91e      	bls.n	8001f90 <checkNumber+0xd8>
        {
            return WRONG_VALUE;
 8001f52:	23ff      	movs	r3, #255	@ 0xff
 8001f54:	e024      	b.n	8001fa0 <checkNumber+0xe8>
        }
        break;

    // Ngày trong tuần: 1-7 (giả định 1=Chủ Nhật, ..., 7=Thứ Bảy)
    case EDIT_TIME_DAY:
        if (value < 1 || value > 7)
 8001f56:	7cfb      	ldrb	r3, [r7, #19]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d002      	beq.n	8001f62 <checkNumber+0xaa>
 8001f5c:	7cfb      	ldrb	r3, [r7, #19]
 8001f5e:	2b07      	cmp	r3, #7
 8001f60:	d918      	bls.n	8001f94 <checkNumber+0xdc>
        {
            return WRONG_VALUE;
 8001f62:	23ff      	movs	r3, #255	@ 0xff
 8001f64:	e01c      	b.n	8001fa0 <checkNumber+0xe8>
        }
        break;

    // Tháng: 1-12
    case EDIT_TIME_MONTH:
        if (value < 1 || value > 12)
 8001f66:	7cfb      	ldrb	r3, [r7, #19]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d002      	beq.n	8001f72 <checkNumber+0xba>
 8001f6c:	7cfb      	ldrb	r3, [r7, #19]
 8001f6e:	2b0c      	cmp	r3, #12
 8001f70:	d912      	bls.n	8001f98 <checkNumber+0xe0>
        {
            return WRONG_VALUE;
 8001f72:	23ff      	movs	r3, #255	@ 0xff
 8001f74:	e014      	b.n	8001fa0 <checkNumber+0xe8>
        }
        break;

    // Năm: 0-99 (giả định RTC dùng 2 chữ số cho năm, 2000-2099)
    case EDIT_TIME_YEAR:
        if (value > 99)
 8001f76:	7cfb      	ldrb	r3, [r7, #19]
 8001f78:	2b63      	cmp	r3, #99	@ 0x63
 8001f7a:	d90f      	bls.n	8001f9c <checkNumber+0xe4>
        {
            return WRONG_VALUE;
 8001f7c:	23ff      	movs	r3, #255	@ 0xff
 8001f7e:	e00f      	b.n	8001fa0 <checkNumber+0xe8>
        }
        break;

    // Trạng thái không xác định
    default:
        return WRONG_VALUE;
 8001f80:	23ff      	movs	r3, #255	@ 0xff
 8001f82:	e00d      	b.n	8001fa0 <checkNumber+0xe8>
        break;
 8001f84:	bf00      	nop
 8001f86:	e00a      	b.n	8001f9e <checkNumber+0xe6>
        break;
 8001f88:	bf00      	nop
 8001f8a:	e008      	b.n	8001f9e <checkNumber+0xe6>
        break;
 8001f8c:	bf00      	nop
 8001f8e:	e006      	b.n	8001f9e <checkNumber+0xe6>
        break;
 8001f90:	bf00      	nop
 8001f92:	e004      	b.n	8001f9e <checkNumber+0xe6>
        break;
 8001f94:	bf00      	nop
 8001f96:	e002      	b.n	8001f9e <checkNumber+0xe6>
        break;
 8001f98:	bf00      	nop
 8001f9a:	e000      	b.n	8001f9e <checkNumber+0xe6>
        break;
 8001f9c:	bf00      	nop
    }

    // Nếu tất cả kiểm tra đều qua, giá trị là hợp lệ
    return value;
 8001f9e:	7cfb      	ldrb	r3, [r7, #19]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20000330 	.word	0x20000330

08001fac <lcdWriteUpdateState>:

void lcdWriteUpdateState(uint8_t hiden)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af04      	add	r7, sp, #16
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	71fb      	strb	r3, [r7, #7]
    // Ẩn dòng trạng thái (ghi đè bằng màu nền)
    if (hiden)
 8001fb6:	79fb      	ldrb	r3, [r7, #7]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d00c      	beq.n	8001fd6 <lcdWriteUpdateState+0x2a>
    {
        // Đảm bảo chuỗi này đủ dài để che hết các chuỗi bên dưới
        lcd_show_string(0, 200, DELETE_FILL, BLACK, BLACK, 24, 0);
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	9302      	str	r3, [sp, #8]
 8001fc0:	2318      	movs	r3, #24
 8001fc2:	9301      	str	r3, [sp, #4]
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	2300      	movs	r3, #0
 8001fca:	4a71      	ldr	r2, [pc, #452]	@ (8002190 <lcdWriteUpdateState+0x1e4>)
 8001fcc:	21c8      	movs	r1, #200	@ 0xc8
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f001 f89c 	bl	800310c <lcd_show_string>
        return;
 8001fd4:	e0d9      	b.n	800218a <lcdWriteUpdateState+0x1de>
    }
    // Hiển thị trạng thái tương ứng
    switch (edit_time_rs232_state)
 8001fd6:	4b6f      	ldr	r3, [pc, #444]	@ (8002194 <lcdWriteUpdateState+0x1e8>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	2b06      	cmp	r3, #6
 8001fdc:	f200 80c8 	bhi.w	8002170 <lcdWriteUpdateState+0x1c4>
 8001fe0:	a201      	add	r2, pc, #4	@ (adr r2, 8001fe8 <lcdWriteUpdateState+0x3c>)
 8001fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fe6:	bf00      	nop
 8001fe8:	08002005 	.word	0x08002005
 8001fec:	08002039 	.word	0x08002039
 8001ff0:	0800206d 	.word	0x0800206d
 8001ff4:	080020a1 	.word	0x080020a1
 8001ff8:	080020d5 	.word	0x080020d5
 8001ffc:	08002109 	.word	0x08002109
 8002000:	0800213d 	.word	0x0800213d
    {
    case EDIT_TIME_SEC:
        lcd_show_string(0, 200, DELETE_FILL, BLACK, BLACK, 24, 0);
 8002004:	2300      	movs	r3, #0
 8002006:	9302      	str	r3, [sp, #8]
 8002008:	2318      	movs	r3, #24
 800200a:	9301      	str	r3, [sp, #4]
 800200c:	2300      	movs	r3, #0
 800200e:	9300      	str	r3, [sp, #0]
 8002010:	2300      	movs	r3, #0
 8002012:	4a5f      	ldr	r2, [pc, #380]	@ (8002190 <lcdWriteUpdateState+0x1e4>)
 8002014:	21c8      	movs	r1, #200	@ 0xc8
 8002016:	2000      	movs	r0, #0
 8002018:	f001 f878 	bl	800310c <lcd_show_string>
        lcd_show_string(0, 200, "Updatting second", WHITE, BLACK, 24, 1);
 800201c:	2301      	movs	r3, #1
 800201e:	9302      	str	r3, [sp, #8]
 8002020:	2318      	movs	r3, #24
 8002022:	9301      	str	r3, [sp, #4]
 8002024:	2300      	movs	r3, #0
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800202c:	4a5a      	ldr	r2, [pc, #360]	@ (8002198 <lcdWriteUpdateState+0x1ec>)
 800202e:	21c8      	movs	r1, #200	@ 0xc8
 8002030:	2000      	movs	r0, #0
 8002032:	f001 f86b 	bl	800310c <lcd_show_string>
        break;
 8002036:	e0a8      	b.n	800218a <lcdWriteUpdateState+0x1de>

    case EDIT_TIME_MIN:
        lcd_show_string(0, 200, DELETE_FILL, BLACK, BLACK, 24, 0);
 8002038:	2300      	movs	r3, #0
 800203a:	9302      	str	r3, [sp, #8]
 800203c:	2318      	movs	r3, #24
 800203e:	9301      	str	r3, [sp, #4]
 8002040:	2300      	movs	r3, #0
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	2300      	movs	r3, #0
 8002046:	4a52      	ldr	r2, [pc, #328]	@ (8002190 <lcdWriteUpdateState+0x1e4>)
 8002048:	21c8      	movs	r1, #200	@ 0xc8
 800204a:	2000      	movs	r0, #0
 800204c:	f001 f85e 	bl	800310c <lcd_show_string>
        lcd_show_string(0, 200, "Updatting minute", WHITE, BLACK, 24, 1);
 8002050:	2301      	movs	r3, #1
 8002052:	9302      	str	r3, [sp, #8]
 8002054:	2318      	movs	r3, #24
 8002056:	9301      	str	r3, [sp, #4]
 8002058:	2300      	movs	r3, #0
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002060:	4a4e      	ldr	r2, [pc, #312]	@ (800219c <lcdWriteUpdateState+0x1f0>)
 8002062:	21c8      	movs	r1, #200	@ 0xc8
 8002064:	2000      	movs	r0, #0
 8002066:	f001 f851 	bl	800310c <lcd_show_string>
        break;
 800206a:	e08e      	b.n	800218a <lcdWriteUpdateState+0x1de>

    case EDIT_TIME_HOUR:
        lcd_show_string(0, 200, DELETE_FILL, BLACK, BLACK, 24, 0);
 800206c:	2300      	movs	r3, #0
 800206e:	9302      	str	r3, [sp, #8]
 8002070:	2318      	movs	r3, #24
 8002072:	9301      	str	r3, [sp, #4]
 8002074:	2300      	movs	r3, #0
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	2300      	movs	r3, #0
 800207a:	4a45      	ldr	r2, [pc, #276]	@ (8002190 <lcdWriteUpdateState+0x1e4>)
 800207c:	21c8      	movs	r1, #200	@ 0xc8
 800207e:	2000      	movs	r0, #0
 8002080:	f001 f844 	bl	800310c <lcd_show_string>
        lcd_show_string(0, 200, "Updatting hour  ", WHITE, BLACK, 24, 1);
 8002084:	2301      	movs	r3, #1
 8002086:	9302      	str	r3, [sp, #8]
 8002088:	2318      	movs	r3, #24
 800208a:	9301      	str	r3, [sp, #4]
 800208c:	2300      	movs	r3, #0
 800208e:	9300      	str	r3, [sp, #0]
 8002090:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002094:	4a42      	ldr	r2, [pc, #264]	@ (80021a0 <lcdWriteUpdateState+0x1f4>)
 8002096:	21c8      	movs	r1, #200	@ 0xc8
 8002098:	2000      	movs	r0, #0
 800209a:	f001 f837 	bl	800310c <lcd_show_string>
        break;
 800209e:	e074      	b.n	800218a <lcdWriteUpdateState+0x1de>

    case EDIT_TIME_DATE:
        lcd_show_string(0, 200, DELETE_FILL, BLACK, BLACK, 24, 0);
 80020a0:	2300      	movs	r3, #0
 80020a2:	9302      	str	r3, [sp, #8]
 80020a4:	2318      	movs	r3, #24
 80020a6:	9301      	str	r3, [sp, #4]
 80020a8:	2300      	movs	r3, #0
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	2300      	movs	r3, #0
 80020ae:	4a38      	ldr	r2, [pc, #224]	@ (8002190 <lcdWriteUpdateState+0x1e4>)
 80020b0:	21c8      	movs	r1, #200	@ 0xc8
 80020b2:	2000      	movs	r0, #0
 80020b4:	f001 f82a 	bl	800310c <lcd_show_string>
        lcd_show_string(0, 200, "Updatting date  ", WHITE, BLACK, 24, 1);
 80020b8:	2301      	movs	r3, #1
 80020ba:	9302      	str	r3, [sp, #8]
 80020bc:	2318      	movs	r3, #24
 80020be:	9301      	str	r3, [sp, #4]
 80020c0:	2300      	movs	r3, #0
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020c8:	4a36      	ldr	r2, [pc, #216]	@ (80021a4 <lcdWriteUpdateState+0x1f8>)
 80020ca:	21c8      	movs	r1, #200	@ 0xc8
 80020cc:	2000      	movs	r0, #0
 80020ce:	f001 f81d 	bl	800310c <lcd_show_string>
        break;
 80020d2:	e05a      	b.n	800218a <lcdWriteUpdateState+0x1de>

    case EDIT_TIME_DAY:
        lcd_show_string(0, 200, DELETE_FILL, BLACK, BLACK, 24, 0);
 80020d4:	2300      	movs	r3, #0
 80020d6:	9302      	str	r3, [sp, #8]
 80020d8:	2318      	movs	r3, #24
 80020da:	9301      	str	r3, [sp, #4]
 80020dc:	2300      	movs	r3, #0
 80020de:	9300      	str	r3, [sp, #0]
 80020e0:	2300      	movs	r3, #0
 80020e2:	4a2b      	ldr	r2, [pc, #172]	@ (8002190 <lcdWriteUpdateState+0x1e4>)
 80020e4:	21c8      	movs	r1, #200	@ 0xc8
 80020e6:	2000      	movs	r0, #0
 80020e8:	f001 f810 	bl	800310c <lcd_show_string>
        lcd_show_string(0, 200, "Updatting day   ", WHITE, BLACK, 24, 1);
 80020ec:	2301      	movs	r3, #1
 80020ee:	9302      	str	r3, [sp, #8]
 80020f0:	2318      	movs	r3, #24
 80020f2:	9301      	str	r3, [sp, #4]
 80020f4:	2300      	movs	r3, #0
 80020f6:	9300      	str	r3, [sp, #0]
 80020f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020fc:	4a2a      	ldr	r2, [pc, #168]	@ (80021a8 <lcdWriteUpdateState+0x1fc>)
 80020fe:	21c8      	movs	r1, #200	@ 0xc8
 8002100:	2000      	movs	r0, #0
 8002102:	f001 f803 	bl	800310c <lcd_show_string>
        break;
 8002106:	e040      	b.n	800218a <lcdWriteUpdateState+0x1de>

    case EDIT_TIME_MONTH:
        lcd_show_string(0, 200, DELETE_FILL, BLACK, BLACK, 24, 0);
 8002108:	2300      	movs	r3, #0
 800210a:	9302      	str	r3, [sp, #8]
 800210c:	2318      	movs	r3, #24
 800210e:	9301      	str	r3, [sp, #4]
 8002110:	2300      	movs	r3, #0
 8002112:	9300      	str	r3, [sp, #0]
 8002114:	2300      	movs	r3, #0
 8002116:	4a1e      	ldr	r2, [pc, #120]	@ (8002190 <lcdWriteUpdateState+0x1e4>)
 8002118:	21c8      	movs	r1, #200	@ 0xc8
 800211a:	2000      	movs	r0, #0
 800211c:	f000 fff6 	bl	800310c <lcd_show_string>
        lcd_show_string(0, 200, "Updatting month ", WHITE, BLACK, 24, 1);
 8002120:	2301      	movs	r3, #1
 8002122:	9302      	str	r3, [sp, #8]
 8002124:	2318      	movs	r3, #24
 8002126:	9301      	str	r3, [sp, #4]
 8002128:	2300      	movs	r3, #0
 800212a:	9300      	str	r3, [sp, #0]
 800212c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002130:	4a1e      	ldr	r2, [pc, #120]	@ (80021ac <lcdWriteUpdateState+0x200>)
 8002132:	21c8      	movs	r1, #200	@ 0xc8
 8002134:	2000      	movs	r0, #0
 8002136:	f000 ffe9 	bl	800310c <lcd_show_string>
        break;
 800213a:	e026      	b.n	800218a <lcdWriteUpdateState+0x1de>

    case EDIT_TIME_YEAR:
        lcd_show_string(0, 200, DELETE_FILL, BLACK, BLACK, 24, 0);
 800213c:	2300      	movs	r3, #0
 800213e:	9302      	str	r3, [sp, #8]
 8002140:	2318      	movs	r3, #24
 8002142:	9301      	str	r3, [sp, #4]
 8002144:	2300      	movs	r3, #0
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	2300      	movs	r3, #0
 800214a:	4a11      	ldr	r2, [pc, #68]	@ (8002190 <lcdWriteUpdateState+0x1e4>)
 800214c:	21c8      	movs	r1, #200	@ 0xc8
 800214e:	2000      	movs	r0, #0
 8002150:	f000 ffdc 	bl	800310c <lcd_show_string>
        lcd_show_string(0, 200, "Updatting year  ", WHITE, BLACK, 24, 1);
 8002154:	2301      	movs	r3, #1
 8002156:	9302      	str	r3, [sp, #8]
 8002158:	2318      	movs	r3, #24
 800215a:	9301      	str	r3, [sp, #4]
 800215c:	2300      	movs	r3, #0
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002164:	4a12      	ldr	r2, [pc, #72]	@ (80021b0 <lcdWriteUpdateState+0x204>)
 8002166:	21c8      	movs	r1, #200	@ 0xc8
 8002168:	2000      	movs	r0, #0
 800216a:	f000 ffcf 	bl	800310c <lcd_show_string>
        break;
 800216e:	e00c      	b.n	800218a <lcdWriteUpdateState+0x1de>

    default:
        // Có thể ẩn đi nếu gặp state không mong muốn
        lcd_show_string(0, 200, DELETE_FILL, BLACK, BLACK, 24, 0);
 8002170:	2300      	movs	r3, #0
 8002172:	9302      	str	r3, [sp, #8]
 8002174:	2318      	movs	r3, #24
 8002176:	9301      	str	r3, [sp, #4]
 8002178:	2300      	movs	r3, #0
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	2300      	movs	r3, #0
 800217e:	4a04      	ldr	r2, [pc, #16]	@ (8002190 <lcdWriteUpdateState+0x1e4>)
 8002180:	21c8      	movs	r1, #200	@ 0xc8
 8002182:	2000      	movs	r0, #0
 8002184:	f000 ffc2 	bl	800310c <lcd_show_string>
        break;
 8002188:	bf00      	nop
    }
}
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	080085d4 	.word	0x080085d4
 8002194:	20000201 	.word	0x20000201
 8002198:	08008674 	.word	0x08008674
 800219c:	08008688 	.word	0x08008688
 80021a0:	0800869c 	.word	0x0800869c
 80021a4:	080086b0 	.word	0x080086b0
 80021a8:	080086c4 	.word	0x080086c4
 80021ac:	080086d8 	.word	0x080086d8
 80021b0:	080086ec 	.word	0x080086ec

080021b4 <writeBackWrongValue>:

void writeBackWrongValue(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
    uart_Rs232SendString("Please input again your value is wrong!\r\n");
 80021b8:	4802      	ldr	r0, [pc, #8]	@ (80021c4 <writeBackWrongValue+0x10>)
 80021ba:	f001 fb7d 	bl	80038b8 <uart_Rs232SendString>
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	08008700 	.word	0x08008700

080021c8 <writeBackBCTimeOut>:

void writeBackBCTimeOut(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
    uart_Rs232SendString("Please innput the value!\r\n");
 80021cc:	4802      	ldr	r0, [pc, #8]	@ (80021d8 <writeBackBCTimeOut+0x10>)
 80021ce:	f001 fb73 	bl	80038b8 <uart_Rs232SendString>
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	0800872c 	.word	0x0800872c

080021dc <sendFirstRequest>:

void sendFirstRequest(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
    switch (edit_time_rs232_state)
 80021e0:	4b19      	ldr	r3, [pc, #100]	@ (8002248 <sendFirstRequest+0x6c>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2b06      	cmp	r3, #6
 80021e6:	d82d      	bhi.n	8002244 <sendFirstRequest+0x68>
 80021e8:	a201      	add	r2, pc, #4	@ (adr r2, 80021f0 <sendFirstRequest+0x14>)
 80021ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ee:	bf00      	nop
 80021f0:	0800220d 	.word	0x0800220d
 80021f4:	08002215 	.word	0x08002215
 80021f8:	0800221d 	.word	0x0800221d
 80021fc:	0800223d 	.word	0x0800223d
 8002200:	08002225 	.word	0x08002225
 8002204:	0800222d 	.word	0x0800222d
 8002208:	08002235 	.word	0x08002235
    {
    case EDIT_TIME_SEC:
        /* code */
        uart_Rs232SendString("Input Second \r\n");
 800220c:	480f      	ldr	r0, [pc, #60]	@ (800224c <sendFirstRequest+0x70>)
 800220e:	f001 fb53 	bl	80038b8 <uart_Rs232SendString>
        break;
 8002212:	e017      	b.n	8002244 <sendFirstRequest+0x68>
    case EDIT_TIME_MIN:
        /* code */
        uart_Rs232SendString("Input Minute \r\n");
 8002214:	480e      	ldr	r0, [pc, #56]	@ (8002250 <sendFirstRequest+0x74>)
 8002216:	f001 fb4f 	bl	80038b8 <uart_Rs232SendString>
        break;
 800221a:	e013      	b.n	8002244 <sendFirstRequest+0x68>
    case EDIT_TIME_HOUR:
        /* code */
        uart_Rs232SendString("Input Hour \r\n");
 800221c:	480d      	ldr	r0, [pc, #52]	@ (8002254 <sendFirstRequest+0x78>)
 800221e:	f001 fb4b 	bl	80038b8 <uart_Rs232SendString>
        break;
 8002222:	e00f      	b.n	8002244 <sendFirstRequest+0x68>
    case EDIT_TIME_DAY:
        /* code */
        uart_Rs232SendString("Input Day \r\n");
 8002224:	480c      	ldr	r0, [pc, #48]	@ (8002258 <sendFirstRequest+0x7c>)
 8002226:	f001 fb47 	bl	80038b8 <uart_Rs232SendString>
        break;
 800222a:	e00b      	b.n	8002244 <sendFirstRequest+0x68>
    case EDIT_TIME_MONTH:
        /* code */
        uart_Rs232SendString("Input Month \r\n");
 800222c:	480b      	ldr	r0, [pc, #44]	@ (800225c <sendFirstRequest+0x80>)
 800222e:	f001 fb43 	bl	80038b8 <uart_Rs232SendString>
        break;
 8002232:	e007      	b.n	8002244 <sendFirstRequest+0x68>
    case EDIT_TIME_YEAR:
        /* code */
        uart_Rs232SendString("Input Year \r\n");
 8002234:	480a      	ldr	r0, [pc, #40]	@ (8002260 <sendFirstRequest+0x84>)
 8002236:	f001 fb3f 	bl	80038b8 <uart_Rs232SendString>
        break;
 800223a:	e003      	b.n	8002244 <sendFirstRequest+0x68>
    case EDIT_TIME_DATE:
        /* code */
        uart_Rs232SendString("Input Date \r\n");
 800223c:	4809      	ldr	r0, [pc, #36]	@ (8002264 <sendFirstRequest+0x88>)
 800223e:	f001 fb3b 	bl	80038b8 <uart_Rs232SendString>
        break;
 8002242:	bf00      	nop
        //    case default:
        //
        //        break;
    }
}
 8002244:	bf00      	nop
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20000201 	.word	0x20000201
 800224c:	08008748 	.word	0x08008748
 8002250:	08008758 	.word	0x08008758
 8002254:	08008768 	.word	0x08008768
 8002258:	08008778 	.word	0x08008778
 800225c:	08008788 	.word	0x08008788
 8002260:	08008798 	.word	0x08008798
 8002264:	080087a8 	.word	0x080087a8

08002268 <taskResend>:

void taskResend()
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
    countResend--; // Countdown from 10
 800226c:	4b10      	ldr	r3, [pc, #64]	@ (80022b0 <taskResend+0x48>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	3b01      	subs	r3, #1
 8002272:	b2da      	uxtb	r2, r3
 8002274:	4b0e      	ldr	r3, [pc, #56]	@ (80022b0 <taskResend+0x48>)
 8002276:	701a      	strb	r2, [r3, #0]
    if (countResend <= 0)
 8002278:	4b0d      	ldr	r3, [pc, #52]	@ (80022b0 <taskResend+0x48>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d112      	bne.n	80022a6 <taskResend+0x3e>
    {
        triggerResend = 1;
 8002280:	4b0c      	ldr	r3, [pc, #48]	@ (80022b4 <taskResend+0x4c>)
 8002282:	2201      	movs	r2, #1
 8002284:	701a      	strb	r2, [r3, #0]
        countTimeResend += 1;
 8002286:	4b0c      	ldr	r3, [pc, #48]	@ (80022b8 <taskResend+0x50>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	3301      	adds	r3, #1
 800228c:	b2da      	uxtb	r2, r3
 800228e:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <taskResend+0x50>)
 8002290:	701a      	strb	r2, [r3, #0]
        countResend = 10;
 8002292:	4b07      	ldr	r3, [pc, #28]	@ (80022b0 <taskResend+0x48>)
 8002294:	220a      	movs	r2, #10
 8002296:	701a      	strb	r2, [r3, #0]
        if (countTimeResend >= 3)
 8002298:	4b07      	ldr	r3, [pc, #28]	@ (80022b8 <taskResend+0x50>)
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	2b02      	cmp	r3, #2
 800229e:	d902      	bls.n	80022a6 <taskResend+0x3e>
        {
            triggerCallbackNormal = 1;
 80022a0:	4b06      	ldr	r3, [pc, #24]	@ (80022bc <taskResend+0x54>)
 80022a2:	2201      	movs	r2, #1
 80022a4:	701a      	strb	r2, [r3, #0]
        }
    }
}
 80022a6:	bf00      	nop
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	20000202 	.word	0x20000202
 80022b4:	20000204 	.word	0x20000204
 80022b8:	20000203 	.word	0x20000203
 80022bc:	20000205 	.word	0x20000205

080022c0 <initEditTimeByRS232>:

void initEditTimeByRS232(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af04      	add	r7, sp, #16
    lcd_show_string(0, 5, DELETE_FILL, BLACK, BLACK, 24, 0);
 80022c6:	2300      	movs	r3, #0
 80022c8:	9302      	str	r3, [sp, #8]
 80022ca:	2318      	movs	r3, #24
 80022cc:	9301      	str	r3, [sp, #4]
 80022ce:	2300      	movs	r3, #0
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	2300      	movs	r3, #0
 80022d4:	4a32      	ldr	r2, [pc, #200]	@ (80023a0 <initEditTimeByRS232+0xe0>)
 80022d6:	2105      	movs	r1, #5
 80022d8:	2000      	movs	r0, #0
 80022da:	f000 ff17 	bl	800310c <lcd_show_string>
    lcd_show_string(0, 5, EDIT_TIME_RS232_MODE, WHITE, BLACK, 24, 0);
 80022de:	2300      	movs	r3, #0
 80022e0:	9302      	str	r3, [sp, #8]
 80022e2:	2318      	movs	r3, #24
 80022e4:	9301      	str	r3, [sp, #4]
 80022e6:	2300      	movs	r3, #0
 80022e8:	9300      	str	r3, [sp, #0]
 80022ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80022ee:	4a2d      	ldr	r2, [pc, #180]	@ (80023a4 <initEditTimeByRS232+0xe4>)
 80022f0:	2105      	movs	r1, #5
 80022f2:	2000      	movs	r0, #0
 80022f4:	f000 ff0a 	bl	800310c <lcd_show_string>

    displayLCD(bufferTime[TIME_SEC], TIME_SEC, 0);
 80022f8:	4b2b      	ldr	r3, [pc, #172]	@ (80023a8 <initEditTimeByRS232+0xe8>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2200      	movs	r2, #0
 80022fe:	2100      	movs	r1, #0
 8002300:	4618      	mov	r0, r3
 8002302:	f7fe ff17 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_MIN], TIME_MIN, 0);
 8002306:	4b28      	ldr	r3, [pc, #160]	@ (80023a8 <initEditTimeByRS232+0xe8>)
 8002308:	785b      	ldrb	r3, [r3, #1]
 800230a:	2200      	movs	r2, #0
 800230c:	2101      	movs	r1, #1
 800230e:	4618      	mov	r0, r3
 8002310:	f7fe ff10 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_HOUR], TIME_HOUR, 0);
 8002314:	4b24      	ldr	r3, [pc, #144]	@ (80023a8 <initEditTimeByRS232+0xe8>)
 8002316:	789b      	ldrb	r3, [r3, #2]
 8002318:	2200      	movs	r2, #0
 800231a:	2102      	movs	r1, #2
 800231c:	4618      	mov	r0, r3
 800231e:	f7fe ff09 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_DATE], TIME_DATE, 0);
 8002322:	4b21      	ldr	r3, [pc, #132]	@ (80023a8 <initEditTimeByRS232+0xe8>)
 8002324:	78db      	ldrb	r3, [r3, #3]
 8002326:	2200      	movs	r2, #0
 8002328:	2103      	movs	r1, #3
 800232a:	4618      	mov	r0, r3
 800232c:	f7fe ff02 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_MONTH], TIME_MONTH, 0);
 8002330:	4b1d      	ldr	r3, [pc, #116]	@ (80023a8 <initEditTimeByRS232+0xe8>)
 8002332:	795b      	ldrb	r3, [r3, #5]
 8002334:	2200      	movs	r2, #0
 8002336:	2105      	movs	r1, #5
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe fefb 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_YEAR], TIME_YEAR, 0);
 800233e:	4b1a      	ldr	r3, [pc, #104]	@ (80023a8 <initEditTimeByRS232+0xe8>)
 8002340:	799b      	ldrb	r3, [r3, #6]
 8002342:	2200      	movs	r2, #0
 8002344:	2106      	movs	r1, #6
 8002346:	4618      	mov	r0, r3
 8002348:	f7fe fef4 	bl	8001134 <displayLCD>
    displayLCD(bufferTime[TIME_DAY], TIME_DAY, 0);
 800234c:	4b16      	ldr	r3, [pc, #88]	@ (80023a8 <initEditTimeByRS232+0xe8>)
 800234e:	791b      	ldrb	r3, [r3, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	2104      	movs	r1, #4
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe feed 	bl	8001134 <displayLCD>

    lab4_state = EDIT_TIME_BY_RS232;
 800235a:	4b14      	ldr	r3, [pc, #80]	@ (80023ac <initEditTimeByRS232+0xec>)
 800235c:	2203      	movs	r2, #3
 800235e:	701a      	strb	r2, [r3, #0]
    edit_time_rs232_state = EDIT_TIME_SEC;
 8002360:	4b13      	ldr	r3, [pc, #76]	@ (80023b0 <initEditTimeByRS232+0xf0>)
 8002362:	2200      	movs	r2, #0
 8002364:	701a      	strb	r2, [r3, #0]

    flag_buffer = 0;
 8002366:	4b13      	ldr	r3, [pc, #76]	@ (80023b4 <initEditTimeByRS232+0xf4>)
 8002368:	2200      	movs	r2, #0
 800236a:	701a      	strb	r2, [r3, #0]
    triggerResend = 0;
 800236c:	4b12      	ldr	r3, [pc, #72]	@ (80023b8 <initEditTimeByRS232+0xf8>)
 800236e:	2200      	movs	r2, #0
 8002370:	701a      	strb	r2, [r3, #0]
    countResend = 10;
 8002372:	4b12      	ldr	r3, [pc, #72]	@ (80023bc <initEditTimeByRS232+0xfc>)
 8002374:	220a      	movs	r2, #10
 8002376:	701a      	strb	r2, [r3, #0]

    lcdWriteUpdateState(0);
 8002378:	2000      	movs	r0, #0
 800237a:	f7ff fe17 	bl	8001fac <lcdWriteUpdateState>
    sendFirstRequest();
 800237e:	f7ff ff2d 	bl	80021dc <sendFirstRequest>
    disableTask(1);
 8002382:	2001      	movs	r0, #1
 8002384:	f001 f84e 	bl	8003424 <disableTask>
    enableTask(4);  // enable task update information every seconds
 8002388:	2004      	movs	r0, #4
 800238a:	f001 f865 	bl	8003458 <enableTask>
    enableTask(6);  // enable task resend every
 800238e:	2006      	movs	r0, #6
 8002390:	f001 f862 	bl	8003458 <enableTask>
    disableTask(5); // disable task blink led
 8002394:	2005      	movs	r0, #5
 8002396:	f001 f845 	bl	8003424 <disableTask>
}
 800239a:	bf00      	nop
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	080085d4 	.word	0x080085d4
 80023a4:	080087b8 	.word	0x080087b8
 80023a8:	200001f4 	.word	0x200001f4
 80023ac:	200001f0 	.word	0x200001f0
 80023b0:	20000201 	.word	0x20000201
 80023b4:	20000395 	.word	0x20000395
 80023b8:	20000204 	.word	0x20000204
 80023bc:	20000202 	.word	0x20000202

080023c0 <editTimeByRS232Fsm>:

void editTimeByRS232Fsm(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
    // lcdWriteUpdateState(0);
    if (flag_buffer == 1)
 80023c6:	4b7c      	ldr	r3, [pc, #496]	@ (80025b8 <editTimeByRS232Fsm+0x1f8>)
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d14c      	bne.n	8002468 <editTimeByRS232Fsm+0xa8>
    {
        flag_buffer = 0;
 80023ce:	4b7a      	ldr	r3, [pc, #488]	@ (80025b8 <editTimeByRS232Fsm+0x1f8>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	701a      	strb	r2, [r3, #0]
        uint8_t temp = checkNumber(edit_time_rs232_state);
 80023d4:	4b79      	ldr	r3, [pc, #484]	@ (80025bc <editTimeByRS232Fsm+0x1fc>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff fd6d 	bl	8001eb8 <checkNumber>
 80023de:	4603      	mov	r3, r0
 80023e0:	71fb      	strb	r3, [r7, #7]
        if (temp == WRONG_VALUE)
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	2bff      	cmp	r3, #255	@ 0xff
 80023e6:	d10e      	bne.n	8002406 <editTimeByRS232Fsm+0x46>
        {
            writeBackWrongValue();
 80023e8:	f7ff fee4 	bl	80021b4 <writeBackWrongValue>
            // Receive but don't have right value but it reset the counter
            countResend = 10;
 80023ec:	4b74      	ldr	r3, [pc, #464]	@ (80025c0 <editTimeByRS232Fsm+0x200>)
 80023ee:	220a      	movs	r2, #10
 80023f0:	701a      	strb	r2, [r3, #0]
            triggerResend = 0;
 80023f2:	4b74      	ldr	r3, [pc, #464]	@ (80025c4 <editTimeByRS232Fsm+0x204>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	701a      	strb	r2, [r3, #0]
            triggerCallbackNormal = 0;
 80023f8:	4b73      	ldr	r3, [pc, #460]	@ (80025c8 <editTimeByRS232Fsm+0x208>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	701a      	strb	r2, [r3, #0]
            countTimeResend = 0;
 80023fe:	4b73      	ldr	r3, [pc, #460]	@ (80025cc <editTimeByRS232Fsm+0x20c>)
 8002400:	2200      	movs	r2, #0
 8002402:	701a      	strb	r2, [r3, #0]
            return;
 8002404:	e0d4      	b.n	80025b0 <editTimeByRS232Fsm+0x1f0>
        }
        bufferTime[edit_time_rs232_state] = temp;
 8002406:	4b6d      	ldr	r3, [pc, #436]	@ (80025bc <editTimeByRS232Fsm+0x1fc>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	4619      	mov	r1, r3
 800240c:	4a70      	ldr	r2, [pc, #448]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	5453      	strb	r3, [r2, r1]
        displayLCD(bufferTime[edit_time_rs232_state], (TIME_LAB4)edit_time_rs232_state, 0);
 8002412:	4b6a      	ldr	r3, [pc, #424]	@ (80025bc <editTimeByRS232Fsm+0x1fc>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	461a      	mov	r2, r3
 8002418:	4b6d      	ldr	r3, [pc, #436]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 800241a:	5c9b      	ldrb	r3, [r3, r2]
 800241c:	4a67      	ldr	r2, [pc, #412]	@ (80025bc <editTimeByRS232Fsm+0x1fc>)
 800241e:	7811      	ldrb	r1, [r2, #0]
 8002420:	2200      	movs	r2, #0
 8002422:	4618      	mov	r0, r3
 8002424:	f7fe fe86 	bl	8001134 <displayLCD>

        countResend = 10;
 8002428:	4b65      	ldr	r3, [pc, #404]	@ (80025c0 <editTimeByRS232Fsm+0x200>)
 800242a:	220a      	movs	r2, #10
 800242c:	701a      	strb	r2, [r3, #0]
        triggerResend = 0;
 800242e:	4b65      	ldr	r3, [pc, #404]	@ (80025c4 <editTimeByRS232Fsm+0x204>)
 8002430:	2200      	movs	r2, #0
 8002432:	701a      	strb	r2, [r3, #0]
        triggerCallbackNormal = 0;
 8002434:	4b64      	ldr	r3, [pc, #400]	@ (80025c8 <editTimeByRS232Fsm+0x208>)
 8002436:	2200      	movs	r2, #0
 8002438:	701a      	strb	r2, [r3, #0]
        countTimeResend = 0;
 800243a:	4b64      	ldr	r3, [pc, #400]	@ (80025cc <editTimeByRS232Fsm+0x20c>)
 800243c:	2200      	movs	r2, #0
 800243e:	701a      	strb	r2, [r3, #0]

        edit_time_rs232_state = (edit_time_rs232_state + 1) % 7; // change state
 8002440:	4b5e      	ldr	r3, [pc, #376]	@ (80025bc <editTimeByRS232Fsm+0x1fc>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	1c5a      	adds	r2, r3, #1
 8002446:	4b63      	ldr	r3, [pc, #396]	@ (80025d4 <editTimeByRS232Fsm+0x214>)
 8002448:	fb83 1302 	smull	r1, r3, r3, r2
 800244c:	4413      	add	r3, r2
 800244e:	1099      	asrs	r1, r3, #2
 8002450:	17d3      	asrs	r3, r2, #31
 8002452:	1ac9      	subs	r1, r1, r3
 8002454:	460b      	mov	r3, r1
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	1a5b      	subs	r3, r3, r1
 800245a:	1ad1      	subs	r1, r2, r3
 800245c:	b2ca      	uxtb	r2, r1
 800245e:	4b57      	ldr	r3, [pc, #348]	@ (80025bc <editTimeByRS232Fsm+0x1fc>)
 8002460:	701a      	strb	r2, [r3, #0]
        sendFirstRequest();
 8002462:	f7ff febb 	bl	80021dc <sendFirstRequest>
        return;
 8002466:	e0a3      	b.n	80025b0 <editTimeByRS232Fsm+0x1f0>
    }
    if (isOnePress)
 8002468:	4b5b      	ldr	r3, [pc, #364]	@ (80025d8 <editTimeByRS232Fsm+0x218>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d024      	beq.n	80024ba <editTimeByRS232Fsm+0xfa>
    {
        isOnePress = 0;
 8002470:	4b59      	ldr	r3, [pc, #356]	@ (80025d8 <editTimeByRS232Fsm+0x218>)
 8002472:	2200      	movs	r2, #0
 8002474:	701a      	strb	r2, [r3, #0]
        displayLCD(bufferTime[edit_time_rs232_state], (TIME_LAB4)edit_time_rs232_state, 0);
 8002476:	4b51      	ldr	r3, [pc, #324]	@ (80025bc <editTimeByRS232Fsm+0x1fc>)
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	461a      	mov	r2, r3
 800247c:	4b54      	ldr	r3, [pc, #336]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 800247e:	5c9b      	ldrb	r3, [r3, r2]
 8002480:	4a4e      	ldr	r2, [pc, #312]	@ (80025bc <editTimeByRS232Fsm+0x1fc>)
 8002482:	7811      	ldrb	r1, [r2, #0]
 8002484:	2200      	movs	r2, #0
 8002486:	4618      	mov	r0, r3
 8002488:	f7fe fe54 	bl	8001134 <displayLCD>
        edit_time_rs232_state = (edit_time_rs232_state + 1) % 7; // change state
 800248c:	4b4b      	ldr	r3, [pc, #300]	@ (80025bc <editTimeByRS232Fsm+0x1fc>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	1c5a      	adds	r2, r3, #1
 8002492:	4b50      	ldr	r3, [pc, #320]	@ (80025d4 <editTimeByRS232Fsm+0x214>)
 8002494:	fb83 1302 	smull	r1, r3, r3, r2
 8002498:	4413      	add	r3, r2
 800249a:	1099      	asrs	r1, r3, #2
 800249c:	17d3      	asrs	r3, r2, #31
 800249e:	1ac9      	subs	r1, r1, r3
 80024a0:	460b      	mov	r3, r1
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	1a5b      	subs	r3, r3, r1
 80024a6:	1ad1      	subs	r1, r2, r3
 80024a8:	b2ca      	uxtb	r2, r1
 80024aa:	4b44      	ldr	r3, [pc, #272]	@ (80025bc <editTimeByRS232Fsm+0x1fc>)
 80024ac:	701a      	strb	r2, [r3, #0]
        sendFirstRequest();
 80024ae:	f7ff fe95 	bl	80021dc <sendFirstRequest>
        lcdWriteUpdateState(0);
 80024b2:	2000      	movs	r0, #0
 80024b4:	f7ff fd7a 	bl	8001fac <lcdWriteUpdateState>
        return;
 80024b8:	e07a      	b.n	80025b0 <editTimeByRS232Fsm+0x1f0>
    }
    if (isENpress)
 80024ba:	4b48      	ldr	r3, [pc, #288]	@ (80025dc <editTimeByRS232Fsm+0x21c>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d051      	beq.n	8002566 <editTimeByRS232Fsm+0x1a6>
    {
        isENpress = 0;
 80024c2:	4b46      	ldr	r3, [pc, #280]	@ (80025dc <editTimeByRS232Fsm+0x21c>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	701a      	strb	r2, [r3, #0]

        // 1. TÍNH TOÁN LẠI THỨ (DAY) TỪ NGÀY/THÁNG/NĂM
        //    Hàm này sẽ tự động cập nhật bufferTime[EDIT_TIME_DAY]
        bufferTime[EDIT_TIME_DAY] = ds3231_calculateDayOfWeek(
 80024c8:	4b41      	ldr	r3, [pc, #260]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 80024ca:	799b      	ldrb	r3, [r3, #6]
 80024cc:	4a40      	ldr	r2, [pc, #256]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 80024ce:	7951      	ldrb	r1, [r2, #5]
 80024d0:	4a3f      	ldr	r2, [pc, #252]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 80024d2:	78d2      	ldrb	r2, [r2, #3]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff f8e9 	bl	80016ac <ds3231_calculateDayOfWeek>
 80024da:	4603      	mov	r3, r0
 80024dc:	461a      	mov	r2, r3
 80024de:	4b3c      	ldr	r3, [pc, #240]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 80024e0:	711a      	strb	r2, [r3, #4]
            bufferTime[EDIT_TIME_MONTH],
            bufferTime[EDIT_TIME_DATE]);

        // 2. LƯU TẤT CẢ DỮ LIỆU VÀO DS3231
        //    (Giờ đây bufferTime[EDIT_TIME_DAY] đã chính xác)
        ds3231_Write(ADDRESS_SEC, bufferTime[EDIT_TIME_SEC]);
 80024e2:	4b3b      	ldr	r3, [pc, #236]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	4619      	mov	r1, r3
 80024e8:	2000      	movs	r0, #0
 80024ea:	f7fe f965 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_MIN, bufferTime[EDIT_TIME_MIN]);
 80024ee:	4b38      	ldr	r3, [pc, #224]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 80024f0:	785b      	ldrb	r3, [r3, #1]
 80024f2:	4619      	mov	r1, r3
 80024f4:	2001      	movs	r0, #1
 80024f6:	f7fe f95f 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_HOUR, bufferTime[EDIT_TIME_HOUR]);
 80024fa:	4b35      	ldr	r3, [pc, #212]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 80024fc:	789b      	ldrb	r3, [r3, #2]
 80024fe:	4619      	mov	r1, r3
 8002500:	2002      	movs	r0, #2
 8002502:	f7fe f959 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_DAY, bufferTime[EDIT_TIME_DAY]); // Ghi thứ đã được tính
 8002506:	4b32      	ldr	r3, [pc, #200]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 8002508:	791b      	ldrb	r3, [r3, #4]
 800250a:	4619      	mov	r1, r3
 800250c:	2003      	movs	r0, #3
 800250e:	f7fe f953 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_DATE, bufferTime[EDIT_TIME_DATE]);
 8002512:	4b2f      	ldr	r3, [pc, #188]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 8002514:	78db      	ldrb	r3, [r3, #3]
 8002516:	4619      	mov	r1, r3
 8002518:	2004      	movs	r0, #4
 800251a:	f7fe f94d 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_MONTH, bufferTime[EDIT_TIME_MONTH]);
 800251e:	4b2c      	ldr	r3, [pc, #176]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 8002520:	795b      	ldrb	r3, [r3, #5]
 8002522:	4619      	mov	r1, r3
 8002524:	2005      	movs	r0, #5
 8002526:	f7fe f947 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_YEAR, bufferTime[EDIT_TIME_YEAR]);
 800252a:	4b29      	ldr	r3, [pc, #164]	@ (80025d0 <editTimeByRS232Fsm+0x210>)
 800252c:	799b      	ldrb	r3, [r3, #6]
 800252e:	4619      	mov	r1, r3
 8002530:	2006      	movs	r0, #6
 8002532:	f7fe f941 	bl	80007b8 <ds3231_Write>

        // 3. CHUYỂN TRẠNG THÁI
        lab4_state = NORMAL;
 8002536:	4b2a      	ldr	r3, [pc, #168]	@ (80025e0 <editTimeByRS232Fsm+0x220>)
 8002538:	2200      	movs	r2, #0
 800253a:	701a      	strb	r2, [r3, #0]
        initNormal();
 800253c:	f7fe ff9e 	bl	800147c <initNormal>
        countResend = 10;
 8002540:	4b1f      	ldr	r3, [pc, #124]	@ (80025c0 <editTimeByRS232Fsm+0x200>)
 8002542:	220a      	movs	r2, #10
 8002544:	701a      	strb	r2, [r3, #0]
        triggerResend = 0;
 8002546:	4b1f      	ldr	r3, [pc, #124]	@ (80025c4 <editTimeByRS232Fsm+0x204>)
 8002548:	2200      	movs	r2, #0
 800254a:	701a      	strb	r2, [r3, #0]
        triggerCallbackNormal = 0;
 800254c:	4b1e      	ldr	r3, [pc, #120]	@ (80025c8 <editTimeByRS232Fsm+0x208>)
 800254e:	2200      	movs	r2, #0
 8002550:	701a      	strb	r2, [r3, #0]
        countTimeResend = 0;
 8002552:	4b1e      	ldr	r3, [pc, #120]	@ (80025cc <editTimeByRS232Fsm+0x20c>)
 8002554:	2200      	movs	r2, #0
 8002556:	701a      	strb	r2, [r3, #0]
        disableTask(6);
 8002558:	2006      	movs	r0, #6
 800255a:	f000 ff63 	bl	8003424 <disableTask>
        lcdWriteUpdateState(1);
 800255e:	2001      	movs	r0, #1
 8002560:	f7ff fd24 	bl	8001fac <lcdWriteUpdateState>
        return;
 8002564:	e024      	b.n	80025b0 <editTimeByRS232Fsm+0x1f0>
    }
    if (triggerCallbackNormal == 1)
 8002566:	4b18      	ldr	r3, [pc, #96]	@ (80025c8 <editTimeByRS232Fsm+0x208>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d117      	bne.n	800259e <editTimeByRS232Fsm+0x1de>
    {
        initNormal();
 800256e:	f7fe ff85 	bl	800147c <initNormal>
        countResend = 10;
 8002572:	4b13      	ldr	r3, [pc, #76]	@ (80025c0 <editTimeByRS232Fsm+0x200>)
 8002574:	220a      	movs	r2, #10
 8002576:	701a      	strb	r2, [r3, #0]
        triggerResend = 0;
 8002578:	4b12      	ldr	r3, [pc, #72]	@ (80025c4 <editTimeByRS232Fsm+0x204>)
 800257a:	2200      	movs	r2, #0
 800257c:	701a      	strb	r2, [r3, #0]
        triggerCallbackNormal = 0;
 800257e:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <editTimeByRS232Fsm+0x208>)
 8002580:	2200      	movs	r2, #0
 8002582:	701a      	strb	r2, [r3, #0]
        countTimeResend = 0;
 8002584:	4b11      	ldr	r3, [pc, #68]	@ (80025cc <editTimeByRS232Fsm+0x20c>)
 8002586:	2200      	movs	r2, #0
 8002588:	701a      	strb	r2, [r3, #0]
        disableTask(6);
 800258a:	2006      	movs	r0, #6
 800258c:	f000 ff4a 	bl	8003424 <disableTask>
        lab4_state = NORMAL;
 8002590:	4b13      	ldr	r3, [pc, #76]	@ (80025e0 <editTimeByRS232Fsm+0x220>)
 8002592:	2200      	movs	r2, #0
 8002594:	701a      	strb	r2, [r3, #0]
        lcdWriteUpdateState(1);
 8002596:	2001      	movs	r0, #1
 8002598:	f7ff fd08 	bl	8001fac <lcdWriteUpdateState>
        return;
 800259c:	e008      	b.n	80025b0 <editTimeByRS232Fsm+0x1f0>
    }
    if (triggerResend == 1)
 800259e:	4b09      	ldr	r3, [pc, #36]	@ (80025c4 <editTimeByRS232Fsm+0x204>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d104      	bne.n	80025b0 <editTimeByRS232Fsm+0x1f0>
    {
        writeBackBCTimeOut();
 80025a6:	f7ff fe0f 	bl	80021c8 <writeBackBCTimeOut>
        triggerResend = 0;
 80025aa:	4b06      	ldr	r3, [pc, #24]	@ (80025c4 <editTimeByRS232Fsm+0x204>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	701a      	strb	r2, [r3, #0]
    }
}
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000395 	.word	0x20000395
 80025bc:	20000201 	.word	0x20000201
 80025c0:	20000202 	.word	0x20000202
 80025c4:	20000204 	.word	0x20000204
 80025c8:	20000205 	.word	0x20000205
 80025cc:	20000203 	.word	0x20000203
 80025d0:	200001f4 	.word	0x200001f4
 80025d4:	92492493 	.word	0x92492493
 80025d8:	200001ed 	.word	0x200001ed
 80025dc:	200001e9 	.word	0x200001e9
 80025e0:	200001f0 	.word	0x200001f0

080025e4 <mainFsmLab5>:

void mainFsmLab5(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af04      	add	r7, sp, #16

    //  BUTTONNEXT-> next into MAIN STATE
    //  BUTTONUP -> edit each  -> up for each kinds of time
    //  longpress -> update every

    isENpress = buttonFirstPress(BUTTON_EN); //
 80025ea:	200e      	movs	r0, #14
 80025ec:	f7fe f874 	bl	80006d8 <buttonFirstPress>
 80025f0:	4603      	mov	r3, r0
 80025f2:	461a      	mov	r2, r3
 80025f4:	4ba3      	ldr	r3, [pc, #652]	@ (8002884 <mainFsmLab5+0x2a0>)
 80025f6:	701a      	strb	r2, [r3, #0]
    isBACKpress = buttonFirstPress(BUTTON_BACK);
 80025f8:	200f      	movs	r0, #15
 80025fa:	f7fe f86d 	bl	80006d8 <buttonFirstPress>
 80025fe:	4603      	mov	r3, r0
 8002600:	461a      	mov	r2, r3
 8002602:	4ba1      	ldr	r3, [pc, #644]	@ (8002888 <mainFsmLab5+0x2a4>)
 8002604:	701a      	strb	r2, [r3, #0]
    isNEXTpress = buttonFirstPress(BUTTON_RIGHT);
 8002606:	200d      	movs	r0, #13
 8002608:	f7fe f866 	bl	80006d8 <buttonFirstPress>
 800260c:	4603      	mov	r3, r0
 800260e:	461a      	mov	r2, r3
 8002610:	4b9e      	ldr	r3, [pc, #632]	@ (800288c <mainFsmLab5+0x2a8>)
 8002612:	701a      	strb	r2, [r3, #0]
    isUPpress = buttonFirstPress(BUTTON_UP);
 8002614:	200a      	movs	r0, #10
 8002616:	f7fe f85f 	bl	80006d8 <buttonFirstPress>
 800261a:	4603      	mov	r3, r0
 800261c:	461a      	mov	r2, r3
 800261e:	4b9c      	ldr	r3, [pc, #624]	@ (8002890 <mainFsmLab5+0x2ac>)
 8002620:	701a      	strb	r2, [r3, #0]
    isOnePress = buttonFirstPress(BUTTON_1);
 8002622:	2001      	movs	r0, #1
 8002624:	f7fe f858 	bl	80006d8 <buttonFirstPress>
 8002628:	4603      	mov	r3, r0
 800262a:	461a      	mov	r2, r3
 800262c:	4b99      	ldr	r3, [pc, #612]	@ (8002894 <mainFsmLab5+0x2b0>)
 800262e:	701a      	strb	r2, [r3, #0]

    // Hiển thị nút nhấn lên LCD
    if (isENpress)
 8002630:	4b94      	ldr	r3, [pc, #592]	@ (8002884 <mainFsmLab5+0x2a0>)
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d00d      	beq.n	8002654 <mainFsmLab5+0x70>
        lcd_show_string(0, 160, "EN       ", WHITE, BLACK, 16, 0);
 8002638:	2300      	movs	r3, #0
 800263a:	9302      	str	r3, [sp, #8]
 800263c:	2310      	movs	r3, #16
 800263e:	9301      	str	r3, [sp, #4]
 8002640:	2300      	movs	r3, #0
 8002642:	9300      	str	r3, [sp, #0]
 8002644:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002648:	4a93      	ldr	r2, [pc, #588]	@ (8002898 <mainFsmLab5+0x2b4>)
 800264a:	21a0      	movs	r1, #160	@ 0xa0
 800264c:	2000      	movs	r0, #0
 800264e:	f000 fd5d 	bl	800310c <lcd_show_string>
 8002652:	e065      	b.n	8002720 <mainFsmLab5+0x13c>
    else if (isBACKpress)
 8002654:	4b8c      	ldr	r3, [pc, #560]	@ (8002888 <mainFsmLab5+0x2a4>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d00d      	beq.n	8002678 <mainFsmLab5+0x94>
        lcd_show_string(0, 160, "BACK     ", WHITE, BLACK, 16, 0);
 800265c:	2300      	movs	r3, #0
 800265e:	9302      	str	r3, [sp, #8]
 8002660:	2310      	movs	r3, #16
 8002662:	9301      	str	r3, [sp, #4]
 8002664:	2300      	movs	r3, #0
 8002666:	9300      	str	r3, [sp, #0]
 8002668:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800266c:	4a8b      	ldr	r2, [pc, #556]	@ (800289c <mainFsmLab5+0x2b8>)
 800266e:	21a0      	movs	r1, #160	@ 0xa0
 8002670:	2000      	movs	r0, #0
 8002672:	f000 fd4b 	bl	800310c <lcd_show_string>
 8002676:	e053      	b.n	8002720 <mainFsmLab5+0x13c>
    else if (isNEXTpress)
 8002678:	4b84      	ldr	r3, [pc, #528]	@ (800288c <mainFsmLab5+0x2a8>)
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00d      	beq.n	800269c <mainFsmLab5+0xb8>
        lcd_show_string(0, 160, "NEXT     ", WHITE, BLACK, 16, 0);
 8002680:	2300      	movs	r3, #0
 8002682:	9302      	str	r3, [sp, #8]
 8002684:	2310      	movs	r3, #16
 8002686:	9301      	str	r3, [sp, #4]
 8002688:	2300      	movs	r3, #0
 800268a:	9300      	str	r3, [sp, #0]
 800268c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002690:	4a83      	ldr	r2, [pc, #524]	@ (80028a0 <mainFsmLab5+0x2bc>)
 8002692:	21a0      	movs	r1, #160	@ 0xa0
 8002694:	2000      	movs	r0, #0
 8002696:	f000 fd39 	bl	800310c <lcd_show_string>
 800269a:	e041      	b.n	8002720 <mainFsmLab5+0x13c>
    else if (isUPpress)
 800269c:	4b7c      	ldr	r3, [pc, #496]	@ (8002890 <mainFsmLab5+0x2ac>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00d      	beq.n	80026c0 <mainFsmLab5+0xdc>
        lcd_show_string(0, 160, "UP       ", WHITE, BLACK, 16, 0);
 80026a4:	2300      	movs	r3, #0
 80026a6:	9302      	str	r3, [sp, #8]
 80026a8:	2310      	movs	r3, #16
 80026aa:	9301      	str	r3, [sp, #4]
 80026ac:	2300      	movs	r3, #0
 80026ae:	9300      	str	r3, [sp, #0]
 80026b0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026b4:	4a7b      	ldr	r2, [pc, #492]	@ (80028a4 <mainFsmLab5+0x2c0>)
 80026b6:	21a0      	movs	r1, #160	@ 0xa0
 80026b8:	2000      	movs	r0, #0
 80026ba:	f000 fd27 	bl	800310c <lcd_show_string>
 80026be:	e02f      	b.n	8002720 <mainFsmLab5+0x13c>
    else if (isOnePress)
 80026c0:	4b74      	ldr	r3, [pc, #464]	@ (8002894 <mainFsmLab5+0x2b0>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00d      	beq.n	80026e4 <mainFsmLab5+0x100>
        lcd_show_string(0, 160, "BUTTON 1 ", WHITE, BLACK, 16, 0);
 80026c8:	2300      	movs	r3, #0
 80026ca:	9302      	str	r3, [sp, #8]
 80026cc:	2310      	movs	r3, #16
 80026ce:	9301      	str	r3, [sp, #4]
 80026d0:	2300      	movs	r3, #0
 80026d2:	9300      	str	r3, [sp, #0]
 80026d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026d8:	4a73      	ldr	r2, [pc, #460]	@ (80028a8 <mainFsmLab5+0x2c4>)
 80026da:	21a0      	movs	r1, #160	@ 0xa0
 80026dc:	2000      	movs	r0, #0
 80026de:	f000 fd15 	bl	800310c <lcd_show_string>
 80026e2:	e01d      	b.n	8002720 <mainFsmLab5+0x13c>
    else if (longPressTrigger)
 80026e4:	4b71      	ldr	r3, [pc, #452]	@ (80028ac <mainFsmLab5+0x2c8>)
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d00d      	beq.n	8002708 <mainFsmLab5+0x124>
        lcd_show_string(0, 160, "LONG HOLD", WHITE, BLACK, 16, 0);
 80026ec:	2300      	movs	r3, #0
 80026ee:	9302      	str	r3, [sp, #8]
 80026f0:	2310      	movs	r3, #16
 80026f2:	9301      	str	r3, [sp, #4]
 80026f4:	2300      	movs	r3, #0
 80026f6:	9300      	str	r3, [sp, #0]
 80026f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026fc:	4a6c      	ldr	r2, [pc, #432]	@ (80028b0 <mainFsmLab5+0x2cc>)
 80026fe:	21a0      	movs	r1, #160	@ 0xa0
 8002700:	2000      	movs	r0, #0
 8002702:	f000 fd03 	bl	800310c <lcd_show_string>
 8002706:	e00b      	b.n	8002720 <mainFsmLab5+0x13c>
    else
        lcd_show_string(0, 160, "         ", BLACK, BLACK, 16, 0);
 8002708:	2300      	movs	r3, #0
 800270a:	9302      	str	r3, [sp, #8]
 800270c:	2310      	movs	r3, #16
 800270e:	9301      	str	r3, [sp, #4]
 8002710:	2300      	movs	r3, #0
 8002712:	9300      	str	r3, [sp, #0]
 8002714:	2300      	movs	r3, #0
 8002716:	4a67      	ldr	r2, [pc, #412]	@ (80028b4 <mainFsmLab5+0x2d0>)
 8002718:	21a0      	movs	r1, #160	@ 0xa0
 800271a:	2000      	movs	r0, #0
 800271c:	f000 fcf6 	bl	800310c <lcd_show_string>

    isTrigger = isENpress || isBACKpress || isNEXTpress || isUPpress || isOnePress || longPressTrigger || triggerResend || triggerCallbackNormal || flag_buffer;
 8002720:	4b58      	ldr	r3, [pc, #352]	@ (8002884 <mainFsmLab5+0x2a0>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d11f      	bne.n	8002768 <mainFsmLab5+0x184>
 8002728:	4b57      	ldr	r3, [pc, #348]	@ (8002888 <mainFsmLab5+0x2a4>)
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d11b      	bne.n	8002768 <mainFsmLab5+0x184>
 8002730:	4b56      	ldr	r3, [pc, #344]	@ (800288c <mainFsmLab5+0x2a8>)
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d117      	bne.n	8002768 <mainFsmLab5+0x184>
 8002738:	4b55      	ldr	r3, [pc, #340]	@ (8002890 <mainFsmLab5+0x2ac>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d113      	bne.n	8002768 <mainFsmLab5+0x184>
 8002740:	4b54      	ldr	r3, [pc, #336]	@ (8002894 <mainFsmLab5+0x2b0>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d10f      	bne.n	8002768 <mainFsmLab5+0x184>
 8002748:	4b58      	ldr	r3, [pc, #352]	@ (80028ac <mainFsmLab5+0x2c8>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d10b      	bne.n	8002768 <mainFsmLab5+0x184>
 8002750:	4b59      	ldr	r3, [pc, #356]	@ (80028b8 <mainFsmLab5+0x2d4>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d107      	bne.n	8002768 <mainFsmLab5+0x184>
 8002758:	4b58      	ldr	r3, [pc, #352]	@ (80028bc <mainFsmLab5+0x2d8>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d103      	bne.n	8002768 <mainFsmLab5+0x184>
 8002760:	4b57      	ldr	r3, [pc, #348]	@ (80028c0 <mainFsmLab5+0x2dc>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <mainFsmLab5+0x188>
 8002768:	2301      	movs	r3, #1
 800276a:	e000      	b.n	800276e <mainFsmLab5+0x18a>
 800276c:	2300      	movs	r3, #0
 800276e:	b2da      	uxtb	r2, r3
 8002770:	4b54      	ldr	r3, [pc, #336]	@ (80028c4 <mainFsmLab5+0x2e0>)
 8002772:	701a      	strb	r2, [r3, #0]
    if (isTrigger == 0)
 8002774:	4b53      	ldr	r3, [pc, #332]	@ (80028c4 <mainFsmLab5+0x2e0>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d07c      	beq.n	8002876 <mainFsmLab5+0x292>
        return;
    switch (lab4_state)
 800277c:	4b52      	ldr	r3, [pc, #328]	@ (80028c8 <mainFsmLab5+0x2e4>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b03      	cmp	r3, #3
 8002782:	d87a      	bhi.n	800287a <mainFsmLab5+0x296>
 8002784:	a201      	add	r2, pc, #4	@ (adr r2, 800278c <mainFsmLab5+0x1a8>)
 8002786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278a:	bf00      	nop
 800278c:	0800279d 	.word	0x0800279d
 8002790:	080027d5 	.word	0x080027d5
 8002794:	08002805 	.word	0x08002805
 8002798:	08002825 	.word	0x08002825
    {
    case NORMAL:
        /* code */
        if (isNEXTpress)
 800279c:	4b3b      	ldr	r3, [pc, #236]	@ (800288c <mainFsmLab5+0x2a8>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d06c      	beq.n	800287e <mainFsmLab5+0x29a>
        {
            isENpress = 0;
 80027a4:	4b37      	ldr	r3, [pc, #220]	@ (8002884 <mainFsmLab5+0x2a0>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	701a      	strb	r2, [r3, #0]
            alarm_state = NO_ALARM;
 80027aa:	4b48      	ldr	r3, [pc, #288]	@ (80028cc <mainFsmLab5+0x2e8>)
 80027ac:	2201      	movs	r2, #1
 80027ae:	701a      	strb	r2, [r3, #0]
            lcd_show_string(0, 40, "ALARM!!!", BLACK, BLACK, 32, 0);
 80027b0:	2300      	movs	r3, #0
 80027b2:	9302      	str	r3, [sp, #8]
 80027b4:	2320      	movs	r3, #32
 80027b6:	9301      	str	r3, [sp, #4]
 80027b8:	2300      	movs	r3, #0
 80027ba:	9300      	str	r3, [sp, #0]
 80027bc:	2300      	movs	r3, #0
 80027be:	4a44      	ldr	r2, [pc, #272]	@ (80028d0 <mainFsmLab5+0x2ec>)
 80027c0:	2128      	movs	r1, #40	@ 0x28
 80027c2:	2000      	movs	r0, #0
 80027c4:	f000 fca2 	bl	800310c <lcd_show_string>
            lab4_state = EDIT_TIME;
 80027c8:	4b3f      	ldr	r3, [pc, #252]	@ (80028c8 <mainFsmLab5+0x2e4>)
 80027ca:	2201      	movs	r2, #1
 80027cc:	701a      	strb	r2, [r3, #0]
            initEditTime();
 80027ce:	f7fe fe85 	bl	80014dc <initEditTime>
            return;
 80027d2:	e055      	b.n	8002880 <mainFsmLab5+0x29c>
        }
        break;
    case EDIT_TIME:
        if (isNEXTpress)
 80027d4:	4b2d      	ldr	r3, [pc, #180]	@ (800288c <mainFsmLab5+0x2a8>)
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d008      	beq.n	80027ee <mainFsmLab5+0x20a>
        {
            isENpress = 0;
 80027dc:	4b29      	ldr	r3, [pc, #164]	@ (8002884 <mainFsmLab5+0x2a0>)
 80027de:	2200      	movs	r2, #0
 80027e0:	701a      	strb	r2, [r3, #0]
            lab4_state = EDIT_ALARM;
 80027e2:	4b39      	ldr	r3, [pc, #228]	@ (80028c8 <mainFsmLab5+0x2e4>)
 80027e4:	2202      	movs	r2, #2
 80027e6:	701a      	strb	r2, [r3, #0]
            initEditAlarm();
 80027e8:	f7fe fedc 	bl	80015a4 <initEditAlarm>
            return;
 80027ec:	e048      	b.n	8002880 <mainFsmLab5+0x29c>
        }
        if (isBACKpress)
 80027ee:	4b26      	ldr	r3, [pc, #152]	@ (8002888 <mainFsmLab5+0x2a4>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d003      	beq.n	80027fe <mainFsmLab5+0x21a>
        {
            isBACKpress = 0;
 80027f6:	4b24      	ldr	r3, [pc, #144]	@ (8002888 <mainFsmLab5+0x2a4>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	701a      	strb	r2, [r3, #0]
            return;
 80027fc:	e040      	b.n	8002880 <mainFsmLab5+0x29c>
        }

        editTimeFsm();
 80027fe:	f7fe ffa5 	bl	800174c <editTimeFsm>

        break;
 8002802:	e03d      	b.n	8002880 <mainFsmLab5+0x29c>
    case EDIT_ALARM:
        if (isNEXTpress)
 8002804:	4b21      	ldr	r3, [pc, #132]	@ (800288c <mainFsmLab5+0x2a8>)
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d008      	beq.n	800281e <mainFsmLab5+0x23a>
        {
            isENpress = 0;
 800280c:	4b1d      	ldr	r3, [pc, #116]	@ (8002884 <mainFsmLab5+0x2a0>)
 800280e:	2200      	movs	r2, #0
 8002810:	701a      	strb	r2, [r3, #0]
            lab4_state = EDIT_TIME_BY_RS232;
 8002812:	4b2d      	ldr	r3, [pc, #180]	@ (80028c8 <mainFsmLab5+0x2e4>)
 8002814:	2203      	movs	r2, #3
 8002816:	701a      	strb	r2, [r3, #0]
            initEditTimeByRS232();
 8002818:	f7ff fd52 	bl	80022c0 <initEditTimeByRS232>
            return;
 800281c:	e030      	b.n	8002880 <mainFsmLab5+0x29c>
        }
        editAlarmFsm();
 800281e:	f7ff f8e7 	bl	80019f0 <editAlarmFsm>
        break;
 8002822:	e02d      	b.n	8002880 <mainFsmLab5+0x29c>
    case EDIT_TIME_BY_RS232:
        if (isNEXTpress)
 8002824:	4b19      	ldr	r3, [pc, #100]	@ (800288c <mainFsmLab5+0x2a8>)
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d00b      	beq.n	8002844 <mainFsmLab5+0x260>
        {
            isENpress = 0;
 800282c:	4b15      	ldr	r3, [pc, #84]	@ (8002884 <mainFsmLab5+0x2a0>)
 800282e:	2200      	movs	r2, #0
 8002830:	701a      	strb	r2, [r3, #0]
            lab4_state = NORMAL;
 8002832:	4b25      	ldr	r3, [pc, #148]	@ (80028c8 <mainFsmLab5+0x2e4>)
 8002834:	2200      	movs	r2, #0
 8002836:	701a      	strb	r2, [r3, #0]
            initNormal();
 8002838:	f7fe fe20 	bl	800147c <initNormal>
            disableTask(6);
 800283c:	2006      	movs	r0, #6
 800283e:	f000 fdf1 	bl	8003424 <disableTask>
            return;
 8002842:	e01d      	b.n	8002880 <mainFsmLab5+0x29c>
        }
        if (isBACKpress || isUPpress || isLongPress)
 8002844:	4b10      	ldr	r3, [pc, #64]	@ (8002888 <mainFsmLab5+0x2a4>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d107      	bne.n	800285c <mainFsmLab5+0x278>
 800284c:	4b10      	ldr	r3, [pc, #64]	@ (8002890 <mainFsmLab5+0x2ac>)
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d103      	bne.n	800285c <mainFsmLab5+0x278>
 8002854:	4b1f      	ldr	r3, [pc, #124]	@ (80028d4 <mainFsmLab5+0x2f0>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d009      	beq.n	8002870 <mainFsmLab5+0x28c>
        {
            isUPpress = 0;
 800285c:	4b0c      	ldr	r3, [pc, #48]	@ (8002890 <mainFsmLab5+0x2ac>)
 800285e:	2200      	movs	r2, #0
 8002860:	701a      	strb	r2, [r3, #0]
            isLongPress = 0;
 8002862:	4b1c      	ldr	r3, [pc, #112]	@ (80028d4 <mainFsmLab5+0x2f0>)
 8002864:	2200      	movs	r2, #0
 8002866:	701a      	strb	r2, [r3, #0]
            isBACKpress = 0;
 8002868:	4b07      	ldr	r3, [pc, #28]	@ (8002888 <mainFsmLab5+0x2a4>)
 800286a:	2200      	movs	r2, #0
 800286c:	701a      	strb	r2, [r3, #0]
            return;
 800286e:	e007      	b.n	8002880 <mainFsmLab5+0x29c>
        }
        editTimeByRS232Fsm();
 8002870:	f7ff fda6 	bl	80023c0 <editTimeByRS232Fsm>
        break;
 8002874:	e004      	b.n	8002880 <mainFsmLab5+0x29c>
        return;
 8002876:	bf00      	nop
 8002878:	e002      	b.n	8002880 <mainFsmLab5+0x29c>
    default:

        break;
 800287a:	bf00      	nop
 800287c:	e000      	b.n	8002880 <mainFsmLab5+0x29c>
        break;
 800287e:	bf00      	nop
    }
}
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	200001e9 	.word	0x200001e9
 8002888:	200001ea 	.word	0x200001ea
 800288c:	200001eb 	.word	0x200001eb
 8002890:	200001ec 	.word	0x200001ec
 8002894:	200001ed 	.word	0x200001ed
 8002898:	08008620 	.word	0x08008620
 800289c:	0800862c 	.word	0x0800862c
 80028a0:	08008638 	.word	0x08008638
 80028a4:	08008644 	.word	0x08008644
 80028a8:	08008650 	.word	0x08008650
 80028ac:	200000f0 	.word	0x200000f0
 80028b0:	0800865c 	.word	0x0800865c
 80028b4:	08008668 	.word	0x08008668
 80028b8:	20000204 	.word	0x20000204
 80028bc:	20000205 	.word	0x20000205
 80028c0:	20000395 	.word	0x20000395
 80028c4:	20000206 	.word	0x20000206
 80028c8:	200001f0 	.word	0x200001f0
 80028cc:	20000010 	.word	0x20000010
 80028d0:	080085c4 	.word	0x080085c4
 80028d4:	200001ee 	.word	0x200001ee

080028d8 <initLab5>:
void initLab5(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
    timer2Init();
 80028dc:	f000 fd02 	bl	80032e4 <timer2Init>
    lcd_init();
 80028e0:	f000 fab4 	bl	8002e4c <lcd_init>
    buttonInit();
 80028e4:	f7fd fe0e 	bl	8000504 <buttonInit>
    ds3231_init();
 80028e8:	f7fd ff22 	bl	8000730 <ds3231_init>
    lcd_clear(BLACK);
 80028ec:	2000      	movs	r0, #0
 80028ee:	f000 f8d7 	bl	8002aa0 <lcd_clear>
    uart_init_rs232();
 80028f2:	f000 ffd3 	bl	800389c <uart_init_rs232>

    timerInit(0, 200, 5, ds3231_ReadTime);
 80028f6:	4b21      	ldr	r3, [pc, #132]	@ (800297c <initLab5+0xa4>)
 80028f8:	2205      	movs	r2, #5
 80028fa:	21c8      	movs	r1, #200	@ 0xc8
 80028fc:	2000      	movs	r0, #0
 80028fe:	f000 fcfb 	bl	80032f8 <timerInit>
    timerInit(1, 1000, 10, checkAlarm);
 8002902:	4b1f      	ldr	r3, [pc, #124]	@ (8002980 <initLab5+0xa8>)
 8002904:	220a      	movs	r2, #10
 8002906:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800290a:	2001      	movs	r0, #1
 800290c:	f000 fcf4 	bl	80032f8 <timerInit>
    timerInit(2, 50, 15, buttonScan);
 8002910:	4b1c      	ldr	r3, [pc, #112]	@ (8002984 <initLab5+0xac>)
 8002912:	220f      	movs	r2, #15
 8002914:	2132      	movs	r1, #50	@ 0x32
 8002916:	2002      	movs	r0, #2
 8002918:	f000 fcee 	bl	80032f8 <timerInit>
    timerInit(3, 100, 60, mainFsmLab5);
 800291c:	4b1a      	ldr	r3, [pc, #104]	@ (8002988 <initLab5+0xb0>)
 800291e:	223c      	movs	r2, #60	@ 0x3c
 8002920:	2164      	movs	r1, #100	@ 0x64
 8002922:	2003      	movs	r0, #3
 8002924:	f000 fce8 	bl	80032f8 <timerInit>
    timerInit(4, 250, 250, blinkLed);
 8002928:	4b18      	ldr	r3, [pc, #96]	@ (800298c <initLab5+0xb4>)
 800292a:	22fa      	movs	r2, #250	@ 0xfa
 800292c:	21fa      	movs	r1, #250	@ 0xfa
 800292e:	2004      	movs	r0, #4
 8002930:	f000 fce2 	bl	80032f8 <timerInit>
    timerInit(5, 200, 70, updateTimeLCD);
 8002934:	4b16      	ldr	r3, [pc, #88]	@ (8002990 <initLab5+0xb8>)
 8002936:	2246      	movs	r2, #70	@ 0x46
 8002938:	21c8      	movs	r1, #200	@ 0xc8
 800293a:	2005      	movs	r0, #5
 800293c:	f000 fcdc 	bl	80032f8 <timerInit>
    timerInit(6, 1000, 1000, taskResend);
 8002940:	4b14      	ldr	r3, [pc, #80]	@ (8002994 <initLab5+0xbc>)
 8002942:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002946:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800294a:	2006      	movs	r0, #6
 800294c:	f000 fcd4 	bl	80032f8 <timerInit>

    ds3231_ClearAlarmFlags();
 8002950:	f7fe f846 	bl	80009e0 <ds3231_ClearAlarmFlags>
    disableTask(6);
 8002954:	2006      	movs	r0, #6
 8002956:	f000 fd65 	bl	8003424 <disableTask>
    disableTask(4);
 800295a:	2004      	movs	r0, #4
 800295c:	f000 fd62 	bl	8003424 <disableTask>
    lab4_state = NORMAL;
 8002960:	4b0d      	ldr	r3, [pc, #52]	@ (8002998 <initLab5+0xc0>)
 8002962:	2200      	movs	r2, #0
 8002964:	701a      	strb	r2, [r3, #0]
    edit_time_state = TIME_SEC;
 8002966:	4b0d      	ldr	r3, [pc, #52]	@ (800299c <initLab5+0xc4>)
 8002968:	2200      	movs	r2, #0
 800296a:	701a      	strb	r2, [r3, #0]
    edit_alarm_state = EDIT_ALARM_SEC;
 800296c:	4b0c      	ldr	r3, [pc, #48]	@ (80029a0 <initLab5+0xc8>)
 800296e:	2200      	movs	r2, #0
 8002970:	701a      	strb	r2, [r3, #0]
    initNormal();
 8002972:	f7fe fd83 	bl	800147c <initNormal>
}
 8002976:	bf00      	nop
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	080007fd 	.word	0x080007fd
 8002980:	08001095 	.word	0x08001095
 8002984:	0800051d 	.word	0x0800051d
 8002988:	080025e5 	.word	0x080025e5
 800298c:	08001229 	.word	0x08001229
 8002990:	080013b5 	.word	0x080013b5
 8002994:	08002269 	.word	0x08002269
 8002998:	200001f0 	.word	0x200001f0
 800299c:	200001f1 	.word	0x200001f1
 80029a0:	200001f2 	.word	0x200001f2

080029a4 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 80029ae:	4a04      	ldr	r2, [pc, #16]	@ (80029c0 <LCD_WR_REG+0x1c>)
 80029b0:	88fb      	ldrh	r3, [r7, #6]
 80029b2:	8013      	strh	r3, [r2, #0]
}
 80029b4:	bf00      	nop
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	600ffffe 	.word	0x600ffffe

080029c4 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	4603      	mov	r3, r0
 80029cc:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 80029ce:	4a04      	ldr	r2, [pc, #16]	@ (80029e0 <LCD_WR_DATA+0x1c>)
 80029d0:	88fb      	ldrh	r3, [r7, #6]
 80029d2:	8053      	strh	r3, [r2, #2]
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	600ffffe 	.word	0x600ffffe

080029e4 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 80029ea:	4b06      	ldr	r3, [pc, #24]	@ (8002a04 <LCD_RD_DATA+0x20>)
 80029ec:	885b      	ldrh	r3, [r3, #2]
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	80fb      	strh	r3, [r7, #6]
	return ram;
 80029f2:	88fb      	ldrh	r3, [r7, #6]
 80029f4:	b29b      	uxth	r3, r3
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	600ffffe 	.word	0x600ffffe

08002a08 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8002a08:	b590      	push	{r4, r7, lr}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4604      	mov	r4, r0
 8002a10:	4608      	mov	r0, r1
 8002a12:	4611      	mov	r1, r2
 8002a14:	461a      	mov	r2, r3
 8002a16:	4623      	mov	r3, r4
 8002a18:	80fb      	strh	r3, [r7, #6]
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	80bb      	strh	r3, [r7, #4]
 8002a1e:	460b      	mov	r3, r1
 8002a20:	807b      	strh	r3, [r7, #2]
 8002a22:	4613      	mov	r3, r2
 8002a24:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8002a26:	202a      	movs	r0, #42	@ 0x2a
 8002a28:	f7ff ffbc 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8002a2c:	88fb      	ldrh	r3, [r7, #6]
 8002a2e:	0a1b      	lsrs	r3, r3, #8
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7ff ffc6 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8002a38:	88fb      	ldrh	r3, [r7, #6]
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff ffc0 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8002a44:	887b      	ldrh	r3, [r7, #2]
 8002a46:	0a1b      	lsrs	r3, r3, #8
 8002a48:	b29b      	uxth	r3, r3
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff ffba 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8002a50:	887b      	ldrh	r3, [r7, #2]
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff ffb4 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8002a5c:	202b      	movs	r0, #43	@ 0x2b
 8002a5e:	f7ff ffa1 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8002a62:	88bb      	ldrh	r3, [r7, #4]
 8002a64:	0a1b      	lsrs	r3, r3, #8
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff ffab 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 8002a6e:	88bb      	ldrh	r3, [r7, #4]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff ffa5 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8002a7a:	883b      	ldrh	r3, [r7, #0]
 8002a7c:	0a1b      	lsrs	r3, r3, #8
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff ff9f 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8002a86:	883b      	ldrh	r3, [r7, #0]
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7ff ff99 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8002a92:	202c      	movs	r0, #44	@ 0x2c
 8002a94:	f7ff ff86 	bl	80029a4 <LCD_WR_REG>
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd90      	pop	{r4, r7, pc}

08002aa0 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 8002aaa:	4b15      	ldr	r3, [pc, #84]	@ (8002b00 <lcd_clear+0x60>)
 8002aac:	881b      	ldrh	r3, [r3, #0]
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	b29a      	uxth	r2, r3
 8002ab2:	4b13      	ldr	r3, [pc, #76]	@ (8002b00 <lcd_clear+0x60>)
 8002ab4:	885b      	ldrh	r3, [r3, #2]
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	2100      	movs	r1, #0
 8002abc:	2000      	movs	r0, #0
 8002abe:	f7ff ffa3 	bl	8002a08 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	81fb      	strh	r3, [r7, #14]
 8002ac6:	e011      	b.n	8002aec <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8002ac8:	2300      	movs	r3, #0
 8002aca:	81bb      	strh	r3, [r7, #12]
 8002acc:	e006      	b.n	8002adc <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 8002ace:	88fb      	ldrh	r3, [r7, #6]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff ff77 	bl	80029c4 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8002ad6:	89bb      	ldrh	r3, [r7, #12]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	81bb      	strh	r3, [r7, #12]
 8002adc:	4b08      	ldr	r3, [pc, #32]	@ (8002b00 <lcd_clear+0x60>)
 8002ade:	885b      	ldrh	r3, [r3, #2]
 8002ae0:	89ba      	ldrh	r2, [r7, #12]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d3f3      	bcc.n	8002ace <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 8002ae6:	89fb      	ldrh	r3, [r7, #14]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	81fb      	strh	r3, [r7, #14]
 8002aec:	4b04      	ldr	r3, [pc, #16]	@ (8002b00 <lcd_clear+0x60>)
 8002aee:	881b      	ldrh	r3, [r3, #0]
 8002af0:	89fa      	ldrh	r2, [r7, #14]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d3e8      	bcc.n	8002ac8 <lcd_clear+0x28>
		}
	}
}
 8002af6:	bf00      	nop
 8002af8:	bf00      	nop
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	20000208 	.word	0x20000208

08002b04 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	80fb      	strh	r3, [r7, #6]
 8002b0e:	460b      	mov	r3, r1
 8002b10:	80bb      	strh	r3, [r7, #4]
 8002b12:	4613      	mov	r3, r2
 8002b14:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8002b16:	88bb      	ldrh	r3, [r7, #4]
 8002b18:	88fa      	ldrh	r2, [r7, #6]
 8002b1a:	88b9      	ldrh	r1, [r7, #4]
 8002b1c:	88f8      	ldrh	r0, [r7, #6]
 8002b1e:	f7ff ff73 	bl	8002a08 <lcd_set_address>
	LCD_WR_DATA(color);
 8002b22:	887b      	ldrh	r3, [r7, #2]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff ff4d 	bl	80029c4 <LCD_WR_DATA>
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
	...

08002b34 <lcd_show_char>:
	lcd_draw_line(x1, y2, x2, y2, color);
	lcd_draw_line(x2, y1, x2, y2, color);
}

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8002b34:	b590      	push	{r4, r7, lr}
 8002b36:	b087      	sub	sp, #28
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	4604      	mov	r4, r0
 8002b3c:	4608      	mov	r0, r1
 8002b3e:	4611      	mov	r1, r2
 8002b40:	461a      	mov	r2, r3
 8002b42:	4623      	mov	r3, r4
 8002b44:	80fb      	strh	r3, [r7, #6]
 8002b46:	4603      	mov	r3, r0
 8002b48:	80bb      	strh	r3, [r7, #4]
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	70fb      	strb	r3, [r7, #3]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8002b52:	2300      	movs	r3, #0
 8002b54:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8002b56:	88fb      	ldrh	r3, [r7, #6]
 8002b58:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8002b5a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b5e:	085b      	lsrs	r3, r3, #1
 8002b60:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8002b62:	7bfb      	ldrb	r3, [r7, #15]
 8002b64:	08db      	lsrs	r3, r3, #3
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	461a      	mov	r2, r3
 8002b6a:	7bfb      	ldrb	r3, [r7, #15]
 8002b6c:	f003 0307 	and.w	r3, r3, #7
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	bf14      	ite	ne
 8002b76:	2301      	movne	r3, #1
 8002b78:	2300      	moveq	r3, #0
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	b29a      	uxth	r2, r3
 8002b80:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	fb12 f303 	smulbb	r3, r2, r3
 8002b8a:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8002b8c:	78fb      	ldrb	r3, [r7, #3]
 8002b8e:	3b20      	subs	r3, #32
 8002b90:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 8002b92:	7bfb      	ldrb	r3, [r7, #15]
 8002b94:	b29a      	uxth	r2, r3
 8002b96:	88fb      	ldrh	r3, [r7, #6]
 8002b98:	4413      	add	r3, r2
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	b29c      	uxth	r4, r3
 8002ba0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	88bb      	ldrh	r3, [r7, #4]
 8002ba8:	4413      	add	r3, r2
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	3b01      	subs	r3, #1
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	88b9      	ldrh	r1, [r7, #4]
 8002bb2:	88f8      	ldrh	r0, [r7, #6]
 8002bb4:	4622      	mov	r2, r4
 8002bb6:	f7ff ff27 	bl	8002a08 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8002bba:	2300      	movs	r3, #0
 8002bbc:	827b      	strh	r3, [r7, #18]
 8002bbe:	e07a      	b.n	8002cb6 <lcd_show_char+0x182>
		if (sizey == 12)
 8002bc0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002bc4:	2b0c      	cmp	r3, #12
 8002bc6:	d028      	beq.n	8002c1a <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8002bc8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002bcc:	2b10      	cmp	r3, #16
 8002bce:	d108      	bne.n	8002be2 <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8002bd0:	78fa      	ldrb	r2, [r7, #3]
 8002bd2:	8a7b      	ldrh	r3, [r7, #18]
 8002bd4:	493c      	ldr	r1, [pc, #240]	@ (8002cc8 <lcd_show_char+0x194>)
 8002bd6:	0112      	lsls	r2, r2, #4
 8002bd8:	440a      	add	r2, r1
 8002bda:	4413      	add	r3, r2
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	75fb      	strb	r3, [r7, #23]
 8002be0:	e01b      	b.n	8002c1a <lcd_show_char+0xe6>
		else if (sizey == 24)
 8002be2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002be6:	2b18      	cmp	r3, #24
 8002be8:	d10b      	bne.n	8002c02 <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8002bea:	78fa      	ldrb	r2, [r7, #3]
 8002bec:	8a79      	ldrh	r1, [r7, #18]
 8002bee:	4837      	ldr	r0, [pc, #220]	@ (8002ccc <lcd_show_char+0x198>)
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	4413      	add	r3, r2
 8002bf6:	011b      	lsls	r3, r3, #4
 8002bf8:	4403      	add	r3, r0
 8002bfa:	440b      	add	r3, r1
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	75fb      	strb	r3, [r7, #23]
 8002c00:	e00b      	b.n	8002c1a <lcd_show_char+0xe6>
		else if (sizey == 32)
 8002c02:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002c06:	2b20      	cmp	r3, #32
 8002c08:	d15a      	bne.n	8002cc0 <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 8002c0a:	78fa      	ldrb	r2, [r7, #3]
 8002c0c:	8a7b      	ldrh	r3, [r7, #18]
 8002c0e:	4930      	ldr	r1, [pc, #192]	@ (8002cd0 <lcd_show_char+0x19c>)
 8002c10:	0192      	lsls	r2, r2, #6
 8002c12:	440a      	add	r2, r1
 8002c14:	4413      	add	r3, r2
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	75bb      	strb	r3, [r7, #22]
 8002c1e:	e044      	b.n	8002caa <lcd_show_char+0x176>
			if (!mode) {
 8002c20:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d120      	bne.n	8002c6a <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8002c28:	7dfa      	ldrb	r2, [r7, #23]
 8002c2a:	7dbb      	ldrb	r3, [r7, #22]
 8002c2c:	fa42 f303 	asr.w	r3, r2, r3
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d004      	beq.n	8002c42 <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8002c38:	883b      	ldrh	r3, [r7, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff fec2 	bl	80029c4 <LCD_WR_DATA>
 8002c40:	e003      	b.n	8002c4a <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 8002c42:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff febd 	bl	80029c4 <LCD_WR_DATA>
				m++;
 8002c4a:	7d7b      	ldrb	r3, [r7, #21]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8002c50:	7d7b      	ldrb	r3, [r7, #21]
 8002c52:	7bfa      	ldrb	r2, [r7, #15]
 8002c54:	fbb3 f1f2 	udiv	r1, r3, r2
 8002c58:	fb01 f202 	mul.w	r2, r1, r2
 8002c5c:	1a9b      	subs	r3, r3, r2
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d11f      	bne.n	8002ca4 <lcd_show_char+0x170>
					m = 0;
 8002c64:	2300      	movs	r3, #0
 8002c66:	757b      	strb	r3, [r7, #21]
					break;
 8002c68:	e022      	b.n	8002cb0 <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8002c6a:	7dfa      	ldrb	r2, [r7, #23]
 8002c6c:	7dbb      	ldrb	r3, [r7, #22]
 8002c6e:	fa42 f303 	asr.w	r3, r2, r3
 8002c72:	f003 0301 	and.w	r3, r3, #1
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d005      	beq.n	8002c86 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8002c7a:	883a      	ldrh	r2, [r7, #0]
 8002c7c:	88b9      	ldrh	r1, [r7, #4]
 8002c7e:	88fb      	ldrh	r3, [r7, #6]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff ff3f 	bl	8002b04 <lcd_draw_point>
				x++;
 8002c86:	88fb      	ldrh	r3, [r7, #6]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8002c8c:	88fa      	ldrh	r2, [r7, #6]
 8002c8e:	8a3b      	ldrh	r3, [r7, #16]
 8002c90:	1ad2      	subs	r2, r2, r3
 8002c92:	7bfb      	ldrb	r3, [r7, #15]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d105      	bne.n	8002ca4 <lcd_show_char+0x170>
					x = x0;
 8002c98:	8a3b      	ldrh	r3, [r7, #16]
 8002c9a:	80fb      	strh	r3, [r7, #6]
					y++;
 8002c9c:	88bb      	ldrh	r3, [r7, #4]
 8002c9e:	3301      	adds	r3, #1
 8002ca0:	80bb      	strh	r3, [r7, #4]
					break;
 8002ca2:	e005      	b.n	8002cb0 <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8002ca4:	7dbb      	ldrb	r3, [r7, #22]
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	75bb      	strb	r3, [r7, #22]
 8002caa:	7dbb      	ldrb	r3, [r7, #22]
 8002cac:	2b07      	cmp	r3, #7
 8002cae:	d9b7      	bls.n	8002c20 <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8002cb0:	8a7b      	ldrh	r3, [r7, #18]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	827b      	strh	r3, [r7, #18]
 8002cb6:	8a7a      	ldrh	r2, [r7, #18]
 8002cb8:	89bb      	ldrh	r3, [r7, #12]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d380      	bcc.n	8002bc0 <lcd_show_char+0x8c>
 8002cbe:	e000      	b.n	8002cc2 <lcd_show_char+0x18e>
			return;
 8002cc0:	bf00      	nop
				}
			}
		}
	}
}
 8002cc2:	371c      	adds	r7, #28
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd90      	pop	{r4, r7, pc}
 8002cc8:	08008810 	.word	0x08008810
 8002ccc:	08008e00 	.word	0x08008e00
 8002cd0:	08009fd0 	.word	0x08009fd0

08002cd4 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	4603      	mov	r3, r0
 8002cdc:	460a      	mov	r2, r1
 8002cde:	71fb      	strb	r3, [r7, #7]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	60fb      	str	r3, [r7, #12]
	while (n--)
 8002ce8:	e004      	b.n	8002cf4 <mypow+0x20>
		result *= m;
 8002cea:	79fa      	ldrb	r2, [r7, #7]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	fb02 f303 	mul.w	r3, r2, r3
 8002cf2:	60fb      	str	r3, [r7, #12]
	while (n--)
 8002cf4:	79bb      	ldrb	r3, [r7, #6]
 8002cf6:	1e5a      	subs	r2, r3, #1
 8002cf8:	71ba      	strb	r2, [r7, #6]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1f5      	bne.n	8002cea <mypow+0x16>
	return result;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <lcd_show_int_num>:

void lcd_show_int_num(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 8002d0c:	b590      	push	{r4, r7, lr}
 8002d0e:	b089      	sub	sp, #36	@ 0x24
 8002d10:	af04      	add	r7, sp, #16
 8002d12:	4604      	mov	r4, r0
 8002d14:	4608      	mov	r0, r1
 8002d16:	4611      	mov	r1, r2
 8002d18:	461a      	mov	r2, r3
 8002d1a:	4623      	mov	r3, r4
 8002d1c:	80fb      	strh	r3, [r7, #6]
 8002d1e:	4603      	mov	r3, r0
 8002d20:	80bb      	strh	r3, [r7, #4]
 8002d22:	460b      	mov	r3, r1
 8002d24:	807b      	strh	r3, [r7, #2]
 8002d26:	4613      	mov	r3, r2
 8002d28:	707b      	strb	r3, [r7, #1]
	uint8_t t, temp;
	uint8_t enshow = 0;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex = sizey / 2;
 8002d2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002d32:	085b      	lsrs	r3, r3, #1
 8002d34:	737b      	strb	r3, [r7, #13]
	for (t = 0; t < len; t++) {
 8002d36:	2300      	movs	r3, #0
 8002d38:	73fb      	strb	r3, [r7, #15]
 8002d3a:	e059      	b.n	8002df0 <lcd_show_int_num+0xe4>
		temp = (num / mypow(10, len - t - 1)) % 10;
 8002d3c:	887c      	ldrh	r4, [r7, #2]
 8002d3e:	787a      	ldrb	r2, [r7, #1]
 8002d40:	7bfb      	ldrb	r3, [r7, #15]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	3b01      	subs	r3, #1
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	200a      	movs	r0, #10
 8002d4e:	f7ff ffc1 	bl	8002cd4 <mypow>
 8002d52:	4603      	mov	r3, r0
 8002d54:	fbb4 f1f3 	udiv	r1, r4, r3
 8002d58:	4b2a      	ldr	r3, [pc, #168]	@ (8002e04 <lcd_show_int_num+0xf8>)
 8002d5a:	fba3 2301 	umull	r2, r3, r3, r1
 8002d5e:	08da      	lsrs	r2, r3, #3
 8002d60:	4613      	mov	r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	4413      	add	r3, r2
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	1aca      	subs	r2, r1, r3
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	733b      	strb	r3, [r7, #12]
		if (enshow == 0 && t < (len - 1)) {
 8002d6e:	7bbb      	ldrb	r3, [r7, #14]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d121      	bne.n	8002db8 <lcd_show_int_num+0xac>
 8002d74:	7bfa      	ldrb	r2, [r7, #15]
 8002d76:	787b      	ldrb	r3, [r7, #1]
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	da1c      	bge.n	8002db8 <lcd_show_int_num+0xac>
			if (temp == 0) {
 8002d7e:	7b3b      	ldrb	r3, [r7, #12]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d117      	bne.n	8002db4 <lcd_show_int_num+0xa8>
				lcd_show_char(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	7b7b      	ldrb	r3, [r7, #13]
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	fb12 f303 	smulbb	r3, r2, r3
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	88fb      	ldrh	r3, [r7, #6]
 8002d94:	4413      	add	r3, r2
 8002d96:	b298      	uxth	r0, r3
 8002d98:	8c3a      	ldrh	r2, [r7, #32]
 8002d9a:	88b9      	ldrh	r1, [r7, #4]
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	9302      	str	r3, [sp, #8]
 8002da0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002da4:	9301      	str	r3, [sp, #4]
 8002da6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002da8:	9300      	str	r3, [sp, #0]
 8002daa:	4613      	mov	r3, r2
 8002dac:	2220      	movs	r2, #32
 8002dae:	f7ff fec1 	bl	8002b34 <lcd_show_char>
				continue;
 8002db2:	e01a      	b.n	8002dea <lcd_show_int_num+0xde>
			} else
				enshow = 1;
 8002db4:	2301      	movs	r3, #1
 8002db6:	73bb      	strb	r3, [r7, #14]

		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8002db8:	7bfb      	ldrb	r3, [r7, #15]
 8002dba:	b29a      	uxth	r2, r3
 8002dbc:	7b7b      	ldrb	r3, [r7, #13]
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	fb12 f303 	smulbb	r3, r2, r3
 8002dc4:	b29a      	uxth	r2, r3
 8002dc6:	88fb      	ldrh	r3, [r7, #6]
 8002dc8:	4413      	add	r3, r2
 8002dca:	b298      	uxth	r0, r3
 8002dcc:	7b3b      	ldrb	r3, [r7, #12]
 8002dce:	3330      	adds	r3, #48	@ 0x30
 8002dd0:	b2da      	uxtb	r2, r3
 8002dd2:	8c3c      	ldrh	r4, [r7, #32]
 8002dd4:	88b9      	ldrh	r1, [r7, #4]
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	9302      	str	r3, [sp, #8]
 8002dda:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002dde:	9301      	str	r3, [sp, #4]
 8002de0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	4623      	mov	r3, r4
 8002de6:	f7ff fea5 	bl	8002b34 <lcd_show_char>
	for (t = 0; t < len; t++) {
 8002dea:	7bfb      	ldrb	r3, [r7, #15]
 8002dec:	3301      	adds	r3, #1
 8002dee:	73fb      	strb	r3, [r7, #15]
 8002df0:	7bfa      	ldrb	r2, [r7, #15]
 8002df2:	787b      	ldrb	r3, [r7, #1]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d3a1      	bcc.n	8002d3c <lcd_show_int_num+0x30>
	}
}
 8002df8:	bf00      	nop
 8002dfa:	bf00      	nop
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd90      	pop	{r4, r7, pc}
 8002e02:	bf00      	nop
 8002e04:	cccccccd 	.word	0xcccccccd

08002e08 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4603      	mov	r3, r0
 8002e10:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 8002e12:	79fb      	ldrb	r3, [r7, #7]
 8002e14:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d007      	beq.n	8002e2e <lcd_set_direction+0x26>
		lcddev.width = 320;
 8002e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e48 <lcd_set_direction+0x40>)
 8002e20:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002e24:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8002e26:	4b08      	ldr	r3, [pc, #32]	@ (8002e48 <lcd_set_direction+0x40>)
 8002e28:	22f0      	movs	r2, #240	@ 0xf0
 8002e2a:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8002e2c:	e006      	b.n	8002e3c <lcd_set_direction+0x34>
		lcddev.width = 240;
 8002e2e:	4b06      	ldr	r3, [pc, #24]	@ (8002e48 <lcd_set_direction+0x40>)
 8002e30:	22f0      	movs	r2, #240	@ 0xf0
 8002e32:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8002e34:	4b04      	ldr	r3, [pc, #16]	@ (8002e48 <lcd_set_direction+0x40>)
 8002e36:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002e3a:	805a      	strh	r2, [r3, #2]
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	20000208 	.word	0x20000208

08002e4c <lcd_init>:

void lcd_init(void) {
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002e50:	2200      	movs	r2, #0
 8002e52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002e56:	48aa      	ldr	r0, [pc, #680]	@ (8003100 <lcd_init+0x2b4>)
 8002e58:	f001 fa6c 	bl	8004334 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002e5c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002e60:	f000 ff04 	bl	8003c6c <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8002e64:	2201      	movs	r2, #1
 8002e66:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002e6a:	48a5      	ldr	r0, [pc, #660]	@ (8003100 <lcd_init+0x2b4>)
 8002e6c:	f001 fa62 	bl	8004334 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002e70:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002e74:	f000 fefa 	bl	8003c6c <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8002e78:	2000      	movs	r0, #0
 8002e7a:	f7ff ffc5 	bl	8002e08 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 8002e7e:	20d3      	movs	r0, #211	@ 0xd3
 8002e80:	f7ff fd90 	bl	80029a4 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8002e84:	f7ff fdae 	bl	80029e4 <LCD_RD_DATA>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	4b9d      	ldr	r3, [pc, #628]	@ (8003104 <lcd_init+0x2b8>)
 8002e8e:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8002e90:	f7ff fda8 	bl	80029e4 <LCD_RD_DATA>
 8002e94:	4603      	mov	r3, r0
 8002e96:	461a      	mov	r2, r3
 8002e98:	4b9a      	ldr	r3, [pc, #616]	@ (8003104 <lcd_init+0x2b8>)
 8002e9a:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8002e9c:	f7ff fda2 	bl	80029e4 <LCD_RD_DATA>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	4b97      	ldr	r3, [pc, #604]	@ (8003104 <lcd_init+0x2b8>)
 8002ea6:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8002ea8:	4b96      	ldr	r3, [pc, #600]	@ (8003104 <lcd_init+0x2b8>)
 8002eaa:	889b      	ldrh	r3, [r3, #4]
 8002eac:	021b      	lsls	r3, r3, #8
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	4b94      	ldr	r3, [pc, #592]	@ (8003104 <lcd_init+0x2b8>)
 8002eb2:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8002eb4:	f7ff fd96 	bl	80029e4 <LCD_RD_DATA>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	461a      	mov	r2, r3
 8002ebc:	4b91      	ldr	r3, [pc, #580]	@ (8003104 <lcd_init+0x2b8>)
 8002ebe:	889b      	ldrh	r3, [r3, #4]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	4b8f      	ldr	r3, [pc, #572]	@ (8003104 <lcd_init+0x2b8>)
 8002ec6:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8002ec8:	20cf      	movs	r0, #207	@ 0xcf
 8002eca:	f7ff fd6b 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002ece:	2000      	movs	r0, #0
 8002ed0:	f7ff fd78 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8002ed4:	20c1      	movs	r0, #193	@ 0xc1
 8002ed6:	f7ff fd75 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8002eda:	2030      	movs	r0, #48	@ 0x30
 8002edc:	f7ff fd72 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8002ee0:	20ed      	movs	r0, #237	@ 0xed
 8002ee2:	f7ff fd5f 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8002ee6:	2064      	movs	r0, #100	@ 0x64
 8002ee8:	f7ff fd6c 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8002eec:	2003      	movs	r0, #3
 8002eee:	f7ff fd69 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8002ef2:	2012      	movs	r0, #18
 8002ef4:	f7ff fd66 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8002ef8:	2081      	movs	r0, #129	@ 0x81
 8002efa:	f7ff fd63 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8002efe:	20e8      	movs	r0, #232	@ 0xe8
 8002f00:	f7ff fd50 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8002f04:	2085      	movs	r0, #133	@ 0x85
 8002f06:	f7ff fd5d 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002f0a:	2010      	movs	r0, #16
 8002f0c:	f7ff fd5a 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002f10:	207a      	movs	r0, #122	@ 0x7a
 8002f12:	f7ff fd57 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8002f16:	20cb      	movs	r0, #203	@ 0xcb
 8002f18:	f7ff fd44 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002f1c:	2039      	movs	r0, #57	@ 0x39
 8002f1e:	f7ff fd51 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8002f22:	202c      	movs	r0, #44	@ 0x2c
 8002f24:	f7ff fd4e 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002f28:	2000      	movs	r0, #0
 8002f2a:	f7ff fd4b 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8002f2e:	2034      	movs	r0, #52	@ 0x34
 8002f30:	f7ff fd48 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8002f34:	2002      	movs	r0, #2
 8002f36:	f7ff fd45 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002f3a:	20f7      	movs	r0, #247	@ 0xf7
 8002f3c:	f7ff fd32 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002f40:	2020      	movs	r0, #32
 8002f42:	f7ff fd3f 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8002f46:	20ea      	movs	r0, #234	@ 0xea
 8002f48:	f7ff fd2c 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002f4c:	2000      	movs	r0, #0
 8002f4e:	f7ff fd39 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002f52:	2000      	movs	r0, #0
 8002f54:	f7ff fd36 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002f58:	20c0      	movs	r0, #192	@ 0xc0
 8002f5a:	f7ff fd23 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8002f5e:	201b      	movs	r0, #27
 8002f60:	f7ff fd30 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002f64:	20c1      	movs	r0, #193	@ 0xc1
 8002f66:	f7ff fd1d 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002f6a:	2001      	movs	r0, #1
 8002f6c:	f7ff fd2a 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002f70:	20c5      	movs	r0, #197	@ 0xc5
 8002f72:	f7ff fd17 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8002f76:	2030      	movs	r0, #48	@ 0x30
 8002f78:	f7ff fd24 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002f7c:	2030      	movs	r0, #48	@ 0x30
 8002f7e:	f7ff fd21 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8002f82:	20c7      	movs	r0, #199	@ 0xc7
 8002f84:	f7ff fd0e 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002f88:	20b7      	movs	r0, #183	@ 0xb7
 8002f8a:	f7ff fd1b 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8002f8e:	2036      	movs	r0, #54	@ 0x36
 8002f90:	f7ff fd08 	bl	80029a4 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8002f94:	2008      	movs	r0, #8
 8002f96:	f7ff fd15 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8002f9a:	203a      	movs	r0, #58	@ 0x3a
 8002f9c:	f7ff fd02 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002fa0:	2055      	movs	r0, #85	@ 0x55
 8002fa2:	f7ff fd0f 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8002fa6:	20b1      	movs	r0, #177	@ 0xb1
 8002fa8:	f7ff fcfc 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002fac:	2000      	movs	r0, #0
 8002fae:	f7ff fd09 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8002fb2:	201a      	movs	r0, #26
 8002fb4:	f7ff fd06 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8002fb8:	20b6      	movs	r0, #182	@ 0xb6
 8002fba:	f7ff fcf3 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8002fbe:	200a      	movs	r0, #10
 8002fc0:	f7ff fd00 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8002fc4:	20a2      	movs	r0, #162	@ 0xa2
 8002fc6:	f7ff fcfd 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8002fca:	20f2      	movs	r0, #242	@ 0xf2
 8002fcc:	f7ff fcea 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	f7ff fcf7 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8002fd6:	2026      	movs	r0, #38	@ 0x26
 8002fd8:	f7ff fce4 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8002fdc:	2001      	movs	r0, #1
 8002fde:	f7ff fcf1 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8002fe2:	20e0      	movs	r0, #224	@ 0xe0
 8002fe4:	f7ff fcde 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8002fe8:	200f      	movs	r0, #15
 8002fea:	f7ff fceb 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8002fee:	202a      	movs	r0, #42	@ 0x2a
 8002ff0:	f7ff fce8 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8002ff4:	2028      	movs	r0, #40	@ 0x28
 8002ff6:	f7ff fce5 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8002ffa:	2008      	movs	r0, #8
 8002ffc:	f7ff fce2 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8003000:	200e      	movs	r0, #14
 8003002:	f7ff fcdf 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8003006:	2008      	movs	r0, #8
 8003008:	f7ff fcdc 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 800300c:	2054      	movs	r0, #84	@ 0x54
 800300e:	f7ff fcd9 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8003012:	20a9      	movs	r0, #169	@ 0xa9
 8003014:	f7ff fcd6 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8003018:	2043      	movs	r0, #67	@ 0x43
 800301a:	f7ff fcd3 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 800301e:	200a      	movs	r0, #10
 8003020:	f7ff fcd0 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8003024:	200f      	movs	r0, #15
 8003026:	f7ff fccd 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800302a:	2000      	movs	r0, #0
 800302c:	f7ff fcca 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003030:	2000      	movs	r0, #0
 8003032:	f7ff fcc7 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003036:	2000      	movs	r0, #0
 8003038:	f7ff fcc4 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800303c:	2000      	movs	r0, #0
 800303e:	f7ff fcc1 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8003042:	20e1      	movs	r0, #225	@ 0xe1
 8003044:	f7ff fcae 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8003048:	2000      	movs	r0, #0
 800304a:	f7ff fcbb 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800304e:	2015      	movs	r0, #21
 8003050:	f7ff fcb8 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8003054:	2017      	movs	r0, #23
 8003056:	f7ff fcb5 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800305a:	2007      	movs	r0, #7
 800305c:	f7ff fcb2 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8003060:	2011      	movs	r0, #17
 8003062:	f7ff fcaf 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8003066:	2006      	movs	r0, #6
 8003068:	f7ff fcac 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 800306c:	202b      	movs	r0, #43	@ 0x2b
 800306e:	f7ff fca9 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8003072:	2056      	movs	r0, #86	@ 0x56
 8003074:	f7ff fca6 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8003078:	203c      	movs	r0, #60	@ 0x3c
 800307a:	f7ff fca3 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800307e:	2005      	movs	r0, #5
 8003080:	f7ff fca0 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8003084:	2010      	movs	r0, #16
 8003086:	f7ff fc9d 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800308a:	200f      	movs	r0, #15
 800308c:	f7ff fc9a 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8003090:	203f      	movs	r0, #63	@ 0x3f
 8003092:	f7ff fc97 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8003096:	203f      	movs	r0, #63	@ 0x3f
 8003098:	f7ff fc94 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800309c:	200f      	movs	r0, #15
 800309e:	f7ff fc91 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80030a2:	202b      	movs	r0, #43	@ 0x2b
 80030a4:	f7ff fc7e 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80030a8:	2000      	movs	r0, #0
 80030aa:	f7ff fc8b 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80030ae:	2000      	movs	r0, #0
 80030b0:	f7ff fc88 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80030b4:	2001      	movs	r0, #1
 80030b6:	f7ff fc85 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80030ba:	203f      	movs	r0, #63	@ 0x3f
 80030bc:	f7ff fc82 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80030c0:	202a      	movs	r0, #42	@ 0x2a
 80030c2:	f7ff fc6f 	bl	80029a4 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80030c6:	2000      	movs	r0, #0
 80030c8:	f7ff fc7c 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80030cc:	2000      	movs	r0, #0
 80030ce:	f7ff fc79 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80030d2:	2000      	movs	r0, #0
 80030d4:	f7ff fc76 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80030d8:	20ef      	movs	r0, #239	@ 0xef
 80030da:	f7ff fc73 	bl	80029c4 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 80030de:	2011      	movs	r0, #17
 80030e0:	f7ff fc60 	bl	80029a4 <LCD_WR_REG>
	HAL_Delay(120);
 80030e4:	2078      	movs	r0, #120	@ 0x78
 80030e6:	f000 fdc1 	bl	8003c6c <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 80030ea:	2029      	movs	r0, #41	@ 0x29
 80030ec:	f7ff fc5a 	bl	80029a4 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80030f0:	2201      	movs	r2, #1
 80030f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80030f6:	4804      	ldr	r0, [pc, #16]	@ (8003108 <lcd_init+0x2bc>)
 80030f8:	f001 f91c 	bl	8004334 <HAL_GPIO_WritePin>
}
 80030fc:	bf00      	nop
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40020800 	.word	0x40020800
 8003104:	20000208 	.word	0x20000208
 8003108:	40020000 	.word	0x40020000

0800310c <lcd_show_string>:
		}
	}
}

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 800310c:	b590      	push	{r4, r7, lr}
 800310e:	b08b      	sub	sp, #44	@ 0x2c
 8003110:	af04      	add	r7, sp, #16
 8003112:	60ba      	str	r2, [r7, #8]
 8003114:	461a      	mov	r2, r3
 8003116:	4603      	mov	r3, r0
 8003118:	81fb      	strh	r3, [r7, #14]
 800311a:	460b      	mov	r3, r1
 800311c:	81bb      	strh	r3, [r7, #12]
 800311e:	4613      	mov	r3, r2
 8003120:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8003122:	89fb      	ldrh	r3, [r7, #14]
 8003124:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8003126:	2300      	movs	r3, #0
 8003128:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 800312a:	e048      	b.n	80031be <lcd_show_string+0xb2>
		if (!bHz) {
 800312c:	7dfb      	ldrb	r3, [r7, #23]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d145      	bne.n	80031be <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8003132:	89fa      	ldrh	r2, [r7, #14]
 8003134:	4b26      	ldr	r3, [pc, #152]	@ (80031d0 <lcd_show_string+0xc4>)
 8003136:	881b      	ldrh	r3, [r3, #0]
 8003138:	4619      	mov	r1, r3
 800313a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800313e:	085b      	lsrs	r3, r3, #1
 8003140:	b2db      	uxtb	r3, r3
 8003142:	1acb      	subs	r3, r1, r3
 8003144:	429a      	cmp	r2, r3
 8003146:	dc3f      	bgt.n	80031c8 <lcd_show_string+0xbc>
 8003148:	89ba      	ldrh	r2, [r7, #12]
 800314a:	4b21      	ldr	r3, [pc, #132]	@ (80031d0 <lcd_show_string+0xc4>)
 800314c:	885b      	ldrh	r3, [r3, #2]
 800314e:	4619      	mov	r1, r3
 8003150:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003154:	1acb      	subs	r3, r1, r3
 8003156:	429a      	cmp	r2, r3
 8003158:	dc36      	bgt.n	80031c8 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	2b80      	cmp	r3, #128	@ 0x80
 8003160:	d902      	bls.n	8003168 <lcd_show_string+0x5c>
				bHz = 1;
 8003162:	2301      	movs	r3, #1
 8003164:	75fb      	strb	r3, [r7, #23]
 8003166:	e02a      	b.n	80031be <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	2b0d      	cmp	r3, #13
 800316e:	d10b      	bne.n	8003188 <lcd_show_string+0x7c>
					y += sizey;
 8003170:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003174:	b29a      	uxth	r2, r3
 8003176:	89bb      	ldrh	r3, [r7, #12]
 8003178:	4413      	add	r3, r2
 800317a:	81bb      	strh	r3, [r7, #12]
					x = x0;
 800317c:	8abb      	ldrh	r3, [r7, #20]
 800317e:	81fb      	strh	r3, [r7, #14]
					str++;
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	3301      	adds	r3, #1
 8003184:	60bb      	str	r3, [r7, #8]
 8003186:	e017      	b.n	80031b8 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	781a      	ldrb	r2, [r3, #0]
 800318c:	88fc      	ldrh	r4, [r7, #6]
 800318e:	89b9      	ldrh	r1, [r7, #12]
 8003190:	89f8      	ldrh	r0, [r7, #14]
 8003192:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003196:	9302      	str	r3, [sp, #8]
 8003198:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800319c:	9301      	str	r3, [sp, #4]
 800319e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	4623      	mov	r3, r4
 80031a4:	f7ff fcc6 	bl	8002b34 <lcd_show_char>
					x += sizey / 2;
 80031a8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80031ac:	085b      	lsrs	r3, r3, #1
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	461a      	mov	r2, r3
 80031b2:	89fb      	ldrh	r3, [r7, #14]
 80031b4:	4413      	add	r3, r2
 80031b6:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	3301      	adds	r3, #1
 80031bc:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1b2      	bne.n	800312c <lcd_show_string+0x20>
 80031c6:	e000      	b.n	80031ca <lcd_show_string+0xbe>
				return;
 80031c8:	bf00      	nop
			}
		}
	}
}
 80031ca:	371c      	adds	r7, #28
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd90      	pop	{r4, r7, pc}
 80031d0:	20000208 	.word	0x20000208

080031d4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80031d8:	f000 fcd6 	bl	8003b88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80031dc:	f000 f812 	bl	8003204 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80031e0:	f7fd fde4 	bl	8000dac <MX_GPIO_Init>
  MX_SPI1_Init();
 80031e4:	f000 f9ec 	bl	80035c0 <MX_SPI1_Init>
  MX_TIM2_Init();
 80031e8:	f000 fae6 	bl	80037b8 <MX_TIM2_Init>
  MX_FSMC_Init();
 80031ec:	f7fd fd0e 	bl	8000c0c <MX_FSMC_Init>
  MX_USART1_UART_Init();
 80031f0:	f000 fbe6 	bl	80039c0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80031f4:	f7fd fed2 	bl	8000f9c <MX_I2C1_Init>
  //  buttonInit();
  //  lcd_init();
  //  Background();

  //  initlab3();
  initLab5();
 80031f8:	f7ff fb6e 	bl	80028d8 <initLab5>
  //  // Xóa cờ cũ (nếu có)

  while (1)
  {
    /* USER CODE END WHILE */
    runLab4();
 80031fc:	f7fd ff44 	bl	8001088 <runLab4>
 8003200:	e7fc      	b.n	80031fc <main+0x28>
	...

08003204 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b094      	sub	sp, #80	@ 0x50
 8003208:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800320a:	f107 0320 	add.w	r3, r7, #32
 800320e:	2230      	movs	r2, #48	@ 0x30
 8003210:	2100      	movs	r1, #0
 8003212:	4618      	mov	r0, r3
 8003214:	f005 f998 	bl	8008548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003218:	f107 030c 	add.w	r3, r7, #12
 800321c:	2200      	movs	r2, #0
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	605a      	str	r2, [r3, #4]
 8003222:	609a      	str	r2, [r3, #8]
 8003224:	60da      	str	r2, [r3, #12]
 8003226:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003228:	2300      	movs	r3, #0
 800322a:	60bb      	str	r3, [r7, #8]
 800322c:	4b28      	ldr	r3, [pc, #160]	@ (80032d0 <SystemClock_Config+0xcc>)
 800322e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003230:	4a27      	ldr	r2, [pc, #156]	@ (80032d0 <SystemClock_Config+0xcc>)
 8003232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003236:	6413      	str	r3, [r2, #64]	@ 0x40
 8003238:	4b25      	ldr	r3, [pc, #148]	@ (80032d0 <SystemClock_Config+0xcc>)
 800323a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003240:	60bb      	str	r3, [r7, #8]
 8003242:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003244:	2300      	movs	r3, #0
 8003246:	607b      	str	r3, [r7, #4]
 8003248:	4b22      	ldr	r3, [pc, #136]	@ (80032d4 <SystemClock_Config+0xd0>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a21      	ldr	r2, [pc, #132]	@ (80032d4 <SystemClock_Config+0xd0>)
 800324e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003252:	6013      	str	r3, [r2, #0]
 8003254:	4b1f      	ldr	r3, [pc, #124]	@ (80032d4 <SystemClock_Config+0xd0>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800325c:	607b      	str	r3, [r7, #4]
 800325e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003260:	2302      	movs	r3, #2
 8003262:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003264:	2301      	movs	r3, #1
 8003266:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003268:	2310      	movs	r3, #16
 800326a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800326c:	2302      	movs	r3, #2
 800326e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003270:	2300      	movs	r3, #0
 8003272:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003274:	2308      	movs	r3, #8
 8003276:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003278:	23a8      	movs	r3, #168	@ 0xa8
 800327a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800327c:	2302      	movs	r3, #2
 800327e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003280:	2304      	movs	r3, #4
 8003282:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003284:	f107 0320 	add.w	r3, r7, #32
 8003288:	4618      	mov	r0, r3
 800328a:	f002 f9bf 	bl	800560c <HAL_RCC_OscConfig>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d001      	beq.n	8003298 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003294:	f000 f820 	bl	80032d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003298:	230f      	movs	r3, #15
 800329a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800329c:	2302      	movs	r3, #2
 800329e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032a0:	2300      	movs	r3, #0
 80032a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80032a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80032a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80032aa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80032ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80032b0:	f107 030c 	add.w	r3, r7, #12
 80032b4:	2105      	movs	r1, #5
 80032b6:	4618      	mov	r0, r3
 80032b8:	f002 fc20 	bl	8005afc <HAL_RCC_ClockConfig>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80032c2:	f000 f809 	bl	80032d8 <Error_Handler>
  }
}
 80032c6:	bf00      	nop
 80032c8:	3750      	adds	r7, #80	@ 0x50
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	40023800 	.word	0x40023800
 80032d4:	40007000 	.word	0x40007000

080032d8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032dc:	b672      	cpsid	i
}
 80032de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80032e0:	bf00      	nop
 80032e2:	e7fd      	b.n	80032e0 <Error_Handler+0x8>

080032e4 <timer2Init>:
 * @return None
 */
/*Function -----------------------------------------------------*/

void timer2Init(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80032e8:	4802      	ldr	r0, [pc, #8]	@ (80032f4 <timer2Init+0x10>)
 80032ea:	f003 fb4d 	bl	8006988 <HAL_TIM_Base_Start_IT>
}
 80032ee:	bf00      	nop
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	200002e8 	.word	0x200002e8

080032f8 <timerInit>:

/**
 * @brief	Init time
 * */
void timerInit(uint8_t index, uint16_t period, uint16_t counter, void (*callback)(void))
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	607b      	str	r3, [r7, #4]
 8003300:	4603      	mov	r3, r0
 8003302:	73fb      	strb	r3, [r7, #15]
 8003304:	460b      	mov	r3, r1
 8003306:	81bb      	strh	r3, [r7, #12]
 8003308:	4613      	mov	r3, r2
 800330a:	817b      	strh	r3, [r7, #10]

	if (index < MAX_TASK && index >= 0)
 800330c:	7bfb      	ldrb	r3, [r7, #15]
 800330e:	2b09      	cmp	r3, #9
 8003310:	d830      	bhi.n	8003374 <timerInit+0x7c>
	{
		task[index].period = period;
 8003312:	7bfa      	ldrb	r2, [r7, #15]
 8003314:	491a      	ldr	r1, [pc, #104]	@ (8003380 <timerInit+0x88>)
 8003316:	4613      	mov	r3, r2
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	4413      	add	r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	440b      	add	r3, r1
 8003320:	89ba      	ldrh	r2, [r7, #12]
 8003322:	801a      	strh	r2, [r3, #0]
		task[index].counter = counter;
 8003324:	7bfa      	ldrb	r2, [r7, #15]
 8003326:	4916      	ldr	r1, [pc, #88]	@ (8003380 <timerInit+0x88>)
 8003328:	4613      	mov	r3, r2
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	4413      	add	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	3302      	adds	r3, #2
 8003334:	897a      	ldrh	r2, [r7, #10]
 8003336:	801a      	strh	r2, [r3, #0]
		task[index].callback = callback;
 8003338:	7bfa      	ldrb	r2, [r7, #15]
 800333a:	4911      	ldr	r1, [pc, #68]	@ (8003380 <timerInit+0x88>)
 800333c:	4613      	mov	r3, r2
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	4413      	add	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	3308      	adds	r3, #8
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	601a      	str	r2, [r3, #0]
		task[index].active = 1;
 800334c:	7bfa      	ldrb	r2, [r7, #15]
 800334e:	490c      	ldr	r1, [pc, #48]	@ (8003380 <timerInit+0x88>)
 8003350:	4613      	mov	r3, r2
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	4413      	add	r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	440b      	add	r3, r1
 800335a:	3304      	adds	r3, #4
 800335c:	2201      	movs	r2, #1
 800335e:	701a      	strb	r2, [r3, #0]
		task[index].flag = 0;
 8003360:	7bfa      	ldrb	r2, [r7, #15]
 8003362:	4907      	ldr	r1, [pc, #28]	@ (8003380 <timerInit+0x88>)
 8003364:	4613      	mov	r3, r2
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	4413      	add	r3, r2
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	440b      	add	r3, r1
 800336e:	3305      	adds	r3, #5
 8003370:	2200      	movs	r2, #0
 8003372:	701a      	strb	r2, [r3, #0]
	}
}
 8003374:	bf00      	nop
 8003376:	3714      	adds	r7, #20
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr
 8003380:	20000214 	.word	0x20000214

08003384 <doTask>:

/** @brief do task with flag
 * */
void doTask()
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0

	if (globalFlag)
 800338a:	4b24      	ldr	r3, [pc, #144]	@ (800341c <doTask+0x98>)
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d03d      	beq.n	800340e <doTask+0x8a>
	{
		for (uint8_t i = 0; i < MAX_TASK; i++)
 8003392:	2300      	movs	r3, #0
 8003394:	71fb      	strb	r3, [r7, #7]
 8003396:	e037      	b.n	8003408 <doTask+0x84>
		{
			if (task[i].flag & task[i].active)
 8003398:	79fa      	ldrb	r2, [r7, #7]
 800339a:	4921      	ldr	r1, [pc, #132]	@ (8003420 <doTask+0x9c>)
 800339c:	4613      	mov	r3, r2
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	4413      	add	r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	440b      	add	r3, r1
 80033a6:	3305      	adds	r3, #5
 80033a8:	7819      	ldrb	r1, [r3, #0]
 80033aa:	79fa      	ldrb	r2, [r7, #7]
 80033ac:	481c      	ldr	r0, [pc, #112]	@ (8003420 <doTask+0x9c>)
 80033ae:	4613      	mov	r3, r2
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	4413      	add	r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	4403      	add	r3, r0
 80033b8:	3304      	adds	r3, #4
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	400b      	ands	r3, r1
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d01e      	beq.n	8003402 <doTask+0x7e>
			{
				if (task[i].callback != NULL)
 80033c4:	79fa      	ldrb	r2, [r7, #7]
 80033c6:	4916      	ldr	r1, [pc, #88]	@ (8003420 <doTask+0x9c>)
 80033c8:	4613      	mov	r3, r2
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	4413      	add	r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	440b      	add	r3, r1
 80033d2:	3308      	adds	r3, #8
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d009      	beq.n	80033ee <doTask+0x6a>
					task[i].callback();
 80033da:	79fa      	ldrb	r2, [r7, #7]
 80033dc:	4910      	ldr	r1, [pc, #64]	@ (8003420 <doTask+0x9c>)
 80033de:	4613      	mov	r3, r2
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	4413      	add	r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	440b      	add	r3, r1
 80033e8:	3308      	adds	r3, #8
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4798      	blx	r3
				task[i].flag = 0;
 80033ee:	79fa      	ldrb	r2, [r7, #7]
 80033f0:	490b      	ldr	r1, [pc, #44]	@ (8003420 <doTask+0x9c>)
 80033f2:	4613      	mov	r3, r2
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	4413      	add	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	440b      	add	r3, r1
 80033fc:	3305      	adds	r3, #5
 80033fe:	2200      	movs	r2, #0
 8003400:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < MAX_TASK; i++)
 8003402:	79fb      	ldrb	r3, [r7, #7]
 8003404:	3301      	adds	r3, #1
 8003406:	71fb      	strb	r3, [r7, #7]
 8003408:	79fb      	ldrb	r3, [r7, #7]
 800340a:	2b09      	cmp	r3, #9
 800340c:	d9c4      	bls.n	8003398 <doTask+0x14>
			}
		}
		//		task0.callback();
		//		task0.flag=0;
	}
	globalFlag = 0;
 800340e:	4b03      	ldr	r3, [pc, #12]	@ (800341c <doTask+0x98>)
 8003410:	2200      	movs	r2, #0
 8003412:	701a      	strb	r2, [r3, #0]
}
 8003414:	bf00      	nop
 8003416:	3708      	adds	r7, #8
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	2000028c 	.word	0x2000028c
 8003420:	20000214 	.word	0x20000214

08003424 <disableTask>:

void disableTask(uint8_t pos)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	71fb      	strb	r3, [r7, #7]
	if (pos < MAX_TASK && pos >= 0)
 800342e:	79fb      	ldrb	r3, [r7, #7]
 8003430:	2b09      	cmp	r3, #9
 8003432:	d809      	bhi.n	8003448 <disableTask+0x24>
	{
		task[pos].active = 0;
 8003434:	79fa      	ldrb	r2, [r7, #7]
 8003436:	4907      	ldr	r1, [pc, #28]	@ (8003454 <disableTask+0x30>)
 8003438:	4613      	mov	r3, r2
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	4413      	add	r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	440b      	add	r3, r1
 8003442:	3304      	adds	r3, #4
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]
	}
}
 8003448:	bf00      	nop
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	20000214 	.word	0x20000214

08003458 <enableTask>:
void enableTask(uint8_t pos)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	4603      	mov	r3, r0
 8003460:	71fb      	strb	r3, [r7, #7]
	if (pos < MAX_TASK && pos >= 0)
 8003462:	79fb      	ldrb	r3, [r7, #7]
 8003464:	2b09      	cmp	r3, #9
 8003466:	d809      	bhi.n	800347c <enableTask+0x24>
	{
		task[pos].active = 1;
 8003468:	79fa      	ldrb	r2, [r7, #7]
 800346a:	4907      	ldr	r1, [pc, #28]	@ (8003488 <enableTask+0x30>)
 800346c:	4613      	mov	r3, r2
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	4413      	add	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	440b      	add	r3, r1
 8003476:	3304      	adds	r3, #4
 8003478:	2201      	movs	r2, #1
 800347a:	701a      	strb	r2, [r3, #0]
	}
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr
 8003488:	20000214 	.word	0x20000214

0800348c <HAL_TIM_PeriodElapsedCallback>:
 * @param  	htim TIM Base handle
 * @note	This callback function is called by default
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800349c:	d17f      	bne.n	800359e <HAL_TIM_PeriodElapsedCallback+0x112>
	{
		if (timer2Count > 0)
 800349e:	4b43      	ldr	r3, [pc, #268]	@ (80035ac <HAL_TIM_PeriodElapsedCallback+0x120>)
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d010      	beq.n	80034c8 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			timer2Count--;
 80034a6:	4b41      	ldr	r3, [pc, #260]	@ (80035ac <HAL_TIM_PeriodElapsedCallback+0x120>)
 80034a8:	881b      	ldrh	r3, [r3, #0]
 80034aa:	3b01      	subs	r3, #1
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	4b3f      	ldr	r3, [pc, #252]	@ (80035ac <HAL_TIM_PeriodElapsedCallback+0x120>)
 80034b0:	801a      	strh	r2, [r3, #0]
			if (timer2Count == 0)
 80034b2:	4b3e      	ldr	r3, [pc, #248]	@ (80035ac <HAL_TIM_PeriodElapsedCallback+0x120>)
 80034b4:	881b      	ldrh	r3, [r3, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d106      	bne.n	80034c8 <HAL_TIM_PeriodElapsedCallback+0x3c>
			{
				timer2Flag = 1;
 80034ba:	4b3d      	ldr	r3, [pc, #244]	@ (80035b0 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80034bc:	2201      	movs	r2, #1
 80034be:	701a      	strb	r2, [r3, #0]
				timer2Count = timer2Mul;
 80034c0:	4b3c      	ldr	r3, [pc, #240]	@ (80035b4 <HAL_TIM_PeriodElapsedCallback+0x128>)
 80034c2:	881a      	ldrh	r2, [r3, #0]
 80034c4:	4b39      	ldr	r3, [pc, #228]	@ (80035ac <HAL_TIM_PeriodElapsedCallback+0x120>)
 80034c6:	801a      	strh	r2, [r3, #0]
			}
		}
		for (uint8_t i = 0; i < MAX_TASK; i++)
 80034c8:	2300      	movs	r3, #0
 80034ca:	73fb      	strb	r3, [r7, #15]
 80034cc:	e064      	b.n	8003598 <HAL_TIM_PeriodElapsedCallback+0x10c>
		{
			if (task[i].active == 0)
 80034ce:	7bfa      	ldrb	r2, [r7, #15]
 80034d0:	4939      	ldr	r1, [pc, #228]	@ (80035b8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80034d2:	4613      	mov	r3, r2
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	4413      	add	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	440b      	add	r3, r1
 80034dc:	3304      	adds	r3, #4
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d055      	beq.n	8003590 <HAL_TIM_PeriodElapsedCallback+0x104>
				continue;
			task[i].counter -= 1;
 80034e4:	7bfa      	ldrb	r2, [r7, #15]
 80034e6:	4934      	ldr	r1, [pc, #208]	@ (80035b8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80034e8:	4613      	mov	r3, r2
 80034ea:	005b      	lsls	r3, r3, #1
 80034ec:	4413      	add	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	440b      	add	r3, r1
 80034f2:	3302      	adds	r3, #2
 80034f4:	881b      	ldrh	r3, [r3, #0]
 80034f6:	7bfa      	ldrb	r2, [r7, #15]
 80034f8:	3b01      	subs	r3, #1
 80034fa:	b298      	uxth	r0, r3
 80034fc:	492e      	ldr	r1, [pc, #184]	@ (80035b8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80034fe:	4613      	mov	r3, r2
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	4413      	add	r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	440b      	add	r3, r1
 8003508:	3302      	adds	r3, #2
 800350a:	4602      	mov	r2, r0
 800350c:	801a      	strh	r2, [r3, #0]
			if (task[i].counter <= 0 && task[i].period > 0)
 800350e:	7bfa      	ldrb	r2, [r7, #15]
 8003510:	4929      	ldr	r1, [pc, #164]	@ (80035b8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003512:	4613      	mov	r3, r2
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	4413      	add	r3, r2
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	440b      	add	r3, r1
 800351c:	3302      	adds	r3, #2
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d136      	bne.n	8003592 <HAL_TIM_PeriodElapsedCallback+0x106>
 8003524:	7bfa      	ldrb	r2, [r7, #15]
 8003526:	4924      	ldr	r1, [pc, #144]	@ (80035b8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003528:	4613      	mov	r3, r2
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	4413      	add	r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	881b      	ldrh	r3, [r3, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d02c      	beq.n	8003592 <HAL_TIM_PeriodElapsedCallback+0x106>
			{
				task[i].counter = task[i].period;
 8003538:	7bf9      	ldrb	r1, [r7, #15]
 800353a:	7bfa      	ldrb	r2, [r7, #15]
 800353c:	481e      	ldr	r0, [pc, #120]	@ (80035b8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800353e:	460b      	mov	r3, r1
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	440b      	add	r3, r1
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	4403      	add	r3, r0
 8003548:	8818      	ldrh	r0, [r3, #0]
 800354a:	491b      	ldr	r1, [pc, #108]	@ (80035b8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800354c:	4613      	mov	r3, r2
 800354e:	005b      	lsls	r3, r3, #1
 8003550:	4413      	add	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	440b      	add	r3, r1
 8003556:	3302      	adds	r3, #2
 8003558:	4602      	mov	r2, r0
 800355a:	801a      	strh	r2, [r3, #0]
				task[i].flag = 1;
 800355c:	7bfa      	ldrb	r2, [r7, #15]
 800355e:	4916      	ldr	r1, [pc, #88]	@ (80035b8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003560:	4613      	mov	r3, r2
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	4413      	add	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	440b      	add	r3, r1
 800356a:	3305      	adds	r3, #5
 800356c:	2201      	movs	r2, #1
 800356e:	701a      	strb	r2, [r3, #0]
				globalFlag = globalFlag | task[i].flag;
 8003570:	7bfa      	ldrb	r2, [r7, #15]
 8003572:	4911      	ldr	r1, [pc, #68]	@ (80035b8 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8003574:	4613      	mov	r3, r2
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	4413      	add	r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	440b      	add	r3, r1
 800357e:	3305      	adds	r3, #5
 8003580:	781a      	ldrb	r2, [r3, #0]
 8003582:	4b0e      	ldr	r3, [pc, #56]	@ (80035bc <HAL_TIM_PeriodElapsedCallback+0x130>)
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	4313      	orrs	r3, r2
 8003588:	b2da      	uxtb	r2, r3
 800358a:	4b0c      	ldr	r3, [pc, #48]	@ (80035bc <HAL_TIM_PeriodElapsedCallback+0x130>)
 800358c:	701a      	strb	r2, [r3, #0]
 800358e:	e000      	b.n	8003592 <HAL_TIM_PeriodElapsedCallback+0x106>
				continue;
 8003590:	bf00      	nop
		for (uint8_t i = 0; i < MAX_TASK; i++)
 8003592:	7bfb      	ldrb	r3, [r7, #15]
 8003594:	3301      	adds	r3, #1
 8003596:	73fb      	strb	r3, [r7, #15]
 8003598:	7bfb      	ldrb	r3, [r7, #15]
 800359a:	2b09      	cmp	r3, #9
 800359c:	d997      	bls.n	80034ce <HAL_TIM_PeriodElapsedCallback+0x42>
		//			task0.flag=1;
		//			task0.counter=task0.period;
		//			globalFlag=task0.flag;
		//		}
	}
}
 800359e:	bf00      	nop
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	20000210 	.word	0x20000210
 80035b0:	2000020e 	.word	0x2000020e
 80035b4:	20000212 	.word	0x20000212
 80035b8:	20000214 	.word	0x20000214
 80035bc:	2000028c 	.word	0x2000028c

080035c0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80035c4:	4b17      	ldr	r3, [pc, #92]	@ (8003624 <MX_SPI1_Init+0x64>)
 80035c6:	4a18      	ldr	r2, [pc, #96]	@ (8003628 <MX_SPI1_Init+0x68>)
 80035c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80035ca:	4b16      	ldr	r3, [pc, #88]	@ (8003624 <MX_SPI1_Init+0x64>)
 80035cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80035d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80035d2:	4b14      	ldr	r3, [pc, #80]	@ (8003624 <MX_SPI1_Init+0x64>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80035d8:	4b12      	ldr	r3, [pc, #72]	@ (8003624 <MX_SPI1_Init+0x64>)
 80035da:	2200      	movs	r2, #0
 80035dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80035de:	4b11      	ldr	r3, [pc, #68]	@ (8003624 <MX_SPI1_Init+0x64>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80035e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003624 <MX_SPI1_Init+0x64>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80035ea:	4b0e      	ldr	r3, [pc, #56]	@ (8003624 <MX_SPI1_Init+0x64>)
 80035ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003624 <MX_SPI1_Init+0x64>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80035f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003624 <MX_SPI1_Init+0x64>)
 80035fa:	2200      	movs	r2, #0
 80035fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80035fe:	4b09      	ldr	r3, [pc, #36]	@ (8003624 <MX_SPI1_Init+0x64>)
 8003600:	2200      	movs	r2, #0
 8003602:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003604:	4b07      	ldr	r3, [pc, #28]	@ (8003624 <MX_SPI1_Init+0x64>)
 8003606:	2200      	movs	r2, #0
 8003608:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800360a:	4b06      	ldr	r3, [pc, #24]	@ (8003624 <MX_SPI1_Init+0x64>)
 800360c:	220a      	movs	r2, #10
 800360e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003610:	4804      	ldr	r0, [pc, #16]	@ (8003624 <MX_SPI1_Init+0x64>)
 8003612:	f002 fc93 	bl	8005f3c <HAL_SPI_Init>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d001      	beq.n	8003620 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800361c:	f7ff fe5c 	bl	80032d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003620:	bf00      	nop
 8003622:	bd80      	pop	{r7, pc}
 8003624:	20000290 	.word	0x20000290
 8003628:	40013000 	.word	0x40013000

0800362c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b08a      	sub	sp, #40	@ 0x28
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003634:	f107 0314 	add.w	r3, r7, #20
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]
 800363c:	605a      	str	r2, [r3, #4]
 800363e:	609a      	str	r2, [r3, #8]
 8003640:	60da      	str	r2, [r3, #12]
 8003642:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a19      	ldr	r2, [pc, #100]	@ (80036b0 <HAL_SPI_MspInit+0x84>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d12b      	bne.n	80036a6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800364e:	2300      	movs	r3, #0
 8003650:	613b      	str	r3, [r7, #16]
 8003652:	4b18      	ldr	r3, [pc, #96]	@ (80036b4 <HAL_SPI_MspInit+0x88>)
 8003654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003656:	4a17      	ldr	r2, [pc, #92]	@ (80036b4 <HAL_SPI_MspInit+0x88>)
 8003658:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800365c:	6453      	str	r3, [r2, #68]	@ 0x44
 800365e:	4b15      	ldr	r3, [pc, #84]	@ (80036b4 <HAL_SPI_MspInit+0x88>)
 8003660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003662:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003666:	613b      	str	r3, [r7, #16]
 8003668:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800366a:	2300      	movs	r3, #0
 800366c:	60fb      	str	r3, [r7, #12]
 800366e:	4b11      	ldr	r3, [pc, #68]	@ (80036b4 <HAL_SPI_MspInit+0x88>)
 8003670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003672:	4a10      	ldr	r2, [pc, #64]	@ (80036b4 <HAL_SPI_MspInit+0x88>)
 8003674:	f043 0302 	orr.w	r3, r3, #2
 8003678:	6313      	str	r3, [r2, #48]	@ 0x30
 800367a:	4b0e      	ldr	r3, [pc, #56]	@ (80036b4 <HAL_SPI_MspInit+0x88>)
 800367c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	60fb      	str	r3, [r7, #12]
 8003684:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003686:	2338      	movs	r3, #56	@ 0x38
 8003688:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800368a:	2302      	movs	r3, #2
 800368c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368e:	2300      	movs	r3, #0
 8003690:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003692:	2303      	movs	r3, #3
 8003694:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003696:	2305      	movs	r3, #5
 8003698:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800369a:	f107 0314 	add.w	r3, r7, #20
 800369e:	4619      	mov	r1, r3
 80036a0:	4805      	ldr	r0, [pc, #20]	@ (80036b8 <HAL_SPI_MspInit+0x8c>)
 80036a2:	f000 fcab 	bl	8003ffc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80036a6:	bf00      	nop
 80036a8:	3728      	adds	r7, #40	@ 0x28
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	40013000 	.word	0x40013000
 80036b4:	40023800 	.word	0x40023800
 80036b8:	40020400 	.word	0x40020400

080036bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036c2:	2300      	movs	r3, #0
 80036c4:	607b      	str	r3, [r7, #4]
 80036c6:	4b10      	ldr	r3, [pc, #64]	@ (8003708 <HAL_MspInit+0x4c>)
 80036c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ca:	4a0f      	ldr	r2, [pc, #60]	@ (8003708 <HAL_MspInit+0x4c>)
 80036cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80036d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003708 <HAL_MspInit+0x4c>)
 80036d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036da:	607b      	str	r3, [r7, #4]
 80036dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036de:	2300      	movs	r3, #0
 80036e0:	603b      	str	r3, [r7, #0]
 80036e2:	4b09      	ldr	r3, [pc, #36]	@ (8003708 <HAL_MspInit+0x4c>)
 80036e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e6:	4a08      	ldr	r2, [pc, #32]	@ (8003708 <HAL_MspInit+0x4c>)
 80036e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80036ee:	4b06      	ldr	r3, [pc, #24]	@ (8003708 <HAL_MspInit+0x4c>)
 80036f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036f6:	603b      	str	r3, [r7, #0]
 80036f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036fa:	bf00      	nop
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	40023800 	.word	0x40023800

0800370c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003710:	bf00      	nop
 8003712:	e7fd      	b.n	8003710 <NMI_Handler+0x4>

08003714 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003714:	b480      	push	{r7}
 8003716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003718:	bf00      	nop
 800371a:	e7fd      	b.n	8003718 <HardFault_Handler+0x4>

0800371c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003720:	bf00      	nop
 8003722:	e7fd      	b.n	8003720 <MemManage_Handler+0x4>

08003724 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003724:	b480      	push	{r7}
 8003726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003728:	bf00      	nop
 800372a:	e7fd      	b.n	8003728 <BusFault_Handler+0x4>

0800372c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800372c:	b480      	push	{r7}
 800372e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003730:	bf00      	nop
 8003732:	e7fd      	b.n	8003730 <UsageFault_Handler+0x4>

08003734 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003738:	bf00      	nop
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr

08003742 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003742:	b480      	push	{r7}
 8003744:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003746:	bf00      	nop
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003754:	bf00      	nop
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr

0800375e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003762:	f000 fa63 	bl	8003c2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003766:	bf00      	nop
 8003768:	bd80      	pop	{r7, pc}
	...

0800376c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003770:	4802      	ldr	r0, [pc, #8]	@ (800377c <TIM2_IRQHandler+0x10>)
 8003772:	f003 f979 	bl	8006a68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003776:	bf00      	nop
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	200002e8 	.word	0x200002e8

08003780 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003784:	4802      	ldr	r0, [pc, #8]	@ (8003790 <USART1_IRQHandler+0x10>)
 8003786:	f003 fe1f 	bl	80073c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800378a:	bf00      	nop
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	2000039c 	.word	0x2000039c

08003794 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003798:	4b06      	ldr	r3, [pc, #24]	@ (80037b4 <SystemInit+0x20>)
 800379a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800379e:	4a05      	ldr	r2, [pc, #20]	@ (80037b4 <SystemInit+0x20>)
 80037a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80037a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80037a8:	bf00      	nop
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	e000ed00 	.word	0xe000ed00

080037b8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037be:	f107 0308 	add.w	r3, r7, #8
 80037c2:	2200      	movs	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	605a      	str	r2, [r3, #4]
 80037c8:	609a      	str	r2, [r3, #8]
 80037ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037cc:	463b      	mov	r3, r7
 80037ce:	2200      	movs	r2, #0
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80037d4:	4b1d      	ldr	r3, [pc, #116]	@ (800384c <MX_TIM2_Init+0x94>)
 80037d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80037da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80037dc:	4b1b      	ldr	r3, [pc, #108]	@ (800384c <MX_TIM2_Init+0x94>)
 80037de:	f240 3247 	movw	r2, #839	@ 0x347
 80037e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037e4:	4b19      	ldr	r3, [pc, #100]	@ (800384c <MX_TIM2_Init+0x94>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80037ea:	4b18      	ldr	r3, [pc, #96]	@ (800384c <MX_TIM2_Init+0x94>)
 80037ec:	2263      	movs	r2, #99	@ 0x63
 80037ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037f0:	4b16      	ldr	r3, [pc, #88]	@ (800384c <MX_TIM2_Init+0x94>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037f6:	4b15      	ldr	r3, [pc, #84]	@ (800384c <MX_TIM2_Init+0x94>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80037fc:	4813      	ldr	r0, [pc, #76]	@ (800384c <MX_TIM2_Init+0x94>)
 80037fe:	f003 f873 	bl	80068e8 <HAL_TIM_Base_Init>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003808:	f7ff fd66 	bl	80032d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800380c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003810:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003812:	f107 0308 	add.w	r3, r7, #8
 8003816:	4619      	mov	r1, r3
 8003818:	480c      	ldr	r0, [pc, #48]	@ (800384c <MX_TIM2_Init+0x94>)
 800381a:	f003 fa15 	bl	8006c48 <HAL_TIM_ConfigClockSource>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003824:	f7ff fd58 	bl	80032d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003828:	2300      	movs	r3, #0
 800382a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800382c:	2300      	movs	r3, #0
 800382e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003830:	463b      	mov	r3, r7
 8003832:	4619      	mov	r1, r3
 8003834:	4805      	ldr	r0, [pc, #20]	@ (800384c <MX_TIM2_Init+0x94>)
 8003836:	f003 fc37 	bl	80070a8 <HAL_TIMEx_MasterConfigSynchronization>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003840:	f7ff fd4a 	bl	80032d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003844:	bf00      	nop
 8003846:	3718      	adds	r7, #24
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	200002e8 	.word	0x200002e8

08003850 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003860:	d115      	bne.n	800388e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003862:	2300      	movs	r3, #0
 8003864:	60fb      	str	r3, [r7, #12]
 8003866:	4b0c      	ldr	r3, [pc, #48]	@ (8003898 <HAL_TIM_Base_MspInit+0x48>)
 8003868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386a:	4a0b      	ldr	r2, [pc, #44]	@ (8003898 <HAL_TIM_Base_MspInit+0x48>)
 800386c:	f043 0301 	orr.w	r3, r3, #1
 8003870:	6413      	str	r3, [r2, #64]	@ 0x40
 8003872:	4b09      	ldr	r3, [pc, #36]	@ (8003898 <HAL_TIM_Base_MspInit+0x48>)
 8003874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	60fb      	str	r3, [r7, #12]
 800387c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800387e:	2200      	movs	r2, #0
 8003880:	2100      	movs	r1, #0
 8003882:	201c      	movs	r0, #28
 8003884:	f000 faf1 	bl	8003e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003888:	201c      	movs	r0, #28
 800388a:	f000 fb0a 	bl	8003ea2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800388e:	bf00      	nop
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	40023800 	.word	0x40023800

0800389c <uart_init_rs232>:

// Note: You must declare huart1 in uart.h or pass it as an argument
extern UART_HandleTypeDef huart1;

void uart_init_rs232()
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0
	// Assuming receive_buffer1 is declared in uart.h or globally
	extern uint8_t receive_buffer1;
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 80038a0:	2201      	movs	r2, #1
 80038a2:	4903      	ldr	r1, [pc, #12]	@ (80038b0 <uart_init_rs232+0x14>)
 80038a4:	4803      	ldr	r0, [pc, #12]	@ (80038b4 <uart_init_rs232+0x18>)
 80038a6:	f003 fd6a 	bl	800737e <HAL_UART_Receive_IT>
}
 80038aa:	bf00      	nop
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	20000394 	.word	0x20000394
 80038b4:	2000039c 	.word	0x2000039c

080038b8 <uart_Rs232SendString>:
/**
 * @brief Sends a null-terminated string over UART.
 * @param str: The C-string (const char*) to send.
 */
void uart_Rs232SendString(const char *str)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str), 10);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f7fc fc81 	bl	80001c8 <strlen>
 80038c6:	4603      	mov	r3, r0
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	230a      	movs	r3, #10
 80038cc:	6879      	ldr	r1, [r7, #4]
 80038ce:	4803      	ldr	r0, [pc, #12]	@ (80038dc <uart_Rs232SendString+0x24>)
 80038d0:	f003 fcca 	bl	8007268 <HAL_UART_Transmit>
}
 80038d4:	bf00      	nop
 80038d6:	3708      	adds	r7, #8
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	2000039c 	.word	0x2000039c

080038e0 <HAL_UART_RxCpltCallback>:
	int len = sprintf((char *)msg, "%lu.%02lu", num / 100, num % 100);
	HAL_UART_Transmit(&huart1, msg, len, 10);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a06      	ldr	r2, [pc, #24]	@ (8003908 <HAL_UART_RxCpltCallback+0x28>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d106      	bne.n	8003900 <HAL_UART_RxCpltCallback+0x20>
	{
		// rs232 isr
		// This is a simple echo-back
		//		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);

		fsm_uart();
 80038f2:	f000 f80f 	bl	8003914 <fsm_uart>
		// Re-arm the receive interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 80038f6:	2201      	movs	r2, #1
 80038f8:	4904      	ldr	r1, [pc, #16]	@ (800390c <HAL_UART_RxCpltCallback+0x2c>)
 80038fa:	4805      	ldr	r0, [pc, #20]	@ (8003910 <HAL_UART_RxCpltCallback+0x30>)
 80038fc:	f003 fd3f 	bl	800737e <HAL_UART_Receive_IT>
	}
}
 8003900:	bf00      	nop
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	40011000 	.word	0x40011000
 800390c:	20000394 	.word	0x20000394
 8003910:	2000039c 	.word	0x2000039c

08003914 <fsm_uart>:
	{
		msg[i] = 0;
	}
}
void fsm_uart(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
	switch (bufferState)
 8003918:	4b23      	ldr	r3, [pc, #140]	@ (80039a8 <fsm_uart+0x94>)
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d002      	beq.n	8003926 <fsm_uart+0x12>
 8003920:	2b01      	cmp	r3, #1
 8003922:	d00b      	beq.n	800393c <fsm_uart+0x28>
 8003924:	e036      	b.n	8003994 <fsm_uart+0x80>
	{
	case STANDBY:
		// Đợi ký tự bắt đầu '#'
		if (receive_buffer1 == '#')
 8003926:	4b21      	ldr	r3, [pc, #132]	@ (80039ac <fsm_uart+0x98>)
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b23      	cmp	r3, #35	@ 0x23
 800392c:	d136      	bne.n	800399c <fsm_uart+0x88>
		{
			bufferState = STARTREAD;
 800392e:	4b1e      	ldr	r3, [pc, #120]	@ (80039a8 <fsm_uart+0x94>)
 8003930:	2201      	movs	r2, #1
 8003932:	701a      	strb	r2, [r3, #0]
			buffer_index = 0; // Reset chỉ số
 8003934:	4b1e      	ldr	r3, [pc, #120]	@ (80039b0 <fsm_uart+0x9c>)
 8003936:	2200      	movs	r2, #0
 8003938:	801a      	strh	r2, [r3, #0]
		}
		break;
 800393a:	e02f      	b.n	800399c <fsm_uart+0x88>

	case STARTREAD:
		// Đang ở giữa một tin nhắn
		if (receive_buffer1 == '#')
 800393c:	4b1b      	ldr	r3, [pc, #108]	@ (80039ac <fsm_uart+0x98>)
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	2b23      	cmp	r3, #35	@ 0x23
 8003942:	d10c      	bne.n	800395e <fsm_uart+0x4a>
		{
			// Đã gặp ký tự kết thúc '#'
			msg[buffer_index] = '\0'; // 1. Thêm ký tự kết thúc chuỗi
 8003944:	4b1a      	ldr	r3, [pc, #104]	@ (80039b0 <fsm_uart+0x9c>)
 8003946:	881b      	ldrh	r3, [r3, #0]
 8003948:	461a      	mov	r2, r3
 800394a:	4b1a      	ldr	r3, [pc, #104]	@ (80039b4 <fsm_uart+0xa0>)
 800394c:	2100      	movs	r1, #0
 800394e:	5499      	strb	r1, [r3, r2]
			flag_buffer = 1;		  // 2. Bật cờ báo cho main loop
 8003950:	4b19      	ldr	r3, [pc, #100]	@ (80039b8 <fsm_uart+0xa4>)
 8003952:	2201      	movs	r2, #1
 8003954:	701a      	strb	r2, [r3, #0]
			bufferState = STANDBY;	  // 3. Quay lại chờ tin nhắn mới
 8003956:	4b14      	ldr	r3, [pc, #80]	@ (80039a8 <fsm_uart+0x94>)
 8003958:	2200      	movs	r2, #0
 800395a:	701a      	strb	r2, [r3, #0]
				uart_Rs232SendString("The bufffer just 99 char, please input again\r\n");
				bufferState = STANDBY;
				buffer_index = 0;
			}
		}
		break;
 800395c:	e020      	b.n	80039a0 <fsm_uart+0x8c>
			msg[buffer_index] = receive_buffer1;
 800395e:	4b14      	ldr	r3, [pc, #80]	@ (80039b0 <fsm_uart+0x9c>)
 8003960:	881b      	ldrh	r3, [r3, #0]
 8003962:	461a      	mov	r2, r3
 8003964:	4b11      	ldr	r3, [pc, #68]	@ (80039ac <fsm_uart+0x98>)
 8003966:	7819      	ldrb	r1, [r3, #0]
 8003968:	4b12      	ldr	r3, [pc, #72]	@ (80039b4 <fsm_uart+0xa0>)
 800396a:	5499      	strb	r1, [r3, r2]
			buffer_index++;
 800396c:	4b10      	ldr	r3, [pc, #64]	@ (80039b0 <fsm_uart+0x9c>)
 800396e:	881b      	ldrh	r3, [r3, #0]
 8003970:	3301      	adds	r3, #1
 8003972:	b29a      	uxth	r2, r3
 8003974:	4b0e      	ldr	r3, [pc, #56]	@ (80039b0 <fsm_uart+0x9c>)
 8003976:	801a      	strh	r2, [r3, #0]
			if (buffer_index >= 99)
 8003978:	4b0d      	ldr	r3, [pc, #52]	@ (80039b0 <fsm_uart+0x9c>)
 800397a:	881b      	ldrh	r3, [r3, #0]
 800397c:	2b62      	cmp	r3, #98	@ 0x62
 800397e:	d90f      	bls.n	80039a0 <fsm_uart+0x8c>
				uart_Rs232SendString("The bufffer just 99 char, please input again\r\n");
 8003980:	480e      	ldr	r0, [pc, #56]	@ (80039bc <fsm_uart+0xa8>)
 8003982:	f7ff ff99 	bl	80038b8 <uart_Rs232SendString>
				bufferState = STANDBY;
 8003986:	4b08      	ldr	r3, [pc, #32]	@ (80039a8 <fsm_uart+0x94>)
 8003988:	2200      	movs	r2, #0
 800398a:	701a      	strb	r2, [r3, #0]
				buffer_index = 0;
 800398c:	4b08      	ldr	r3, [pc, #32]	@ (80039b0 <fsm_uart+0x9c>)
 800398e:	2200      	movs	r2, #0
 8003990:	801a      	strh	r2, [r3, #0]
		break;
 8003992:	e005      	b.n	80039a0 <fsm_uart+0x8c>

		// Trạng thái ENDREAD đã được loại bỏ vì không cần thiết

	default:
		// Trường hợp không xác định, quay về standby cho an toàn
		bufferState = STANDBY;
 8003994:	4b04      	ldr	r3, [pc, #16]	@ (80039a8 <fsm_uart+0x94>)
 8003996:	2200      	movs	r2, #0
 8003998:	701a      	strb	r2, [r3, #0]
		break;
 800399a:	e002      	b.n	80039a2 <fsm_uart+0x8e>
		break;
 800399c:	bf00      	nop
 800399e:	e000      	b.n	80039a2 <fsm_uart+0x8e>
		break;
 80039a0:	bf00      	nop
	// if (receive_buffer1 == '#')
	// {
	// 	receive_buffer1 = ' ';
	// 	// avoid loop a case I think it can happen but not know clearly
	// }
}
 80039a2:	bf00      	nop
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	20000398 	.word	0x20000398
 80039ac:	20000394 	.word	0x20000394
 80039b0:	20000396 	.word	0x20000396
 80039b4:	20000330 	.word	0x20000330
 80039b8:	20000395 	.word	0x20000395
 80039bc:	080087e0 	.word	0x080087e0

080039c0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80039c4:	4b11      	ldr	r3, [pc, #68]	@ (8003a0c <MX_USART1_UART_Init+0x4c>)
 80039c6:	4a12      	ldr	r2, [pc, #72]	@ (8003a10 <MX_USART1_UART_Init+0x50>)
 80039c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80039ca:	4b10      	ldr	r3, [pc, #64]	@ (8003a0c <MX_USART1_UART_Init+0x4c>)
 80039cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80039d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80039d2:	4b0e      	ldr	r3, [pc, #56]	@ (8003a0c <MX_USART1_UART_Init+0x4c>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80039d8:	4b0c      	ldr	r3, [pc, #48]	@ (8003a0c <MX_USART1_UART_Init+0x4c>)
 80039da:	2200      	movs	r2, #0
 80039dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80039de:	4b0b      	ldr	r3, [pc, #44]	@ (8003a0c <MX_USART1_UART_Init+0x4c>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80039e4:	4b09      	ldr	r3, [pc, #36]	@ (8003a0c <MX_USART1_UART_Init+0x4c>)
 80039e6:	220c      	movs	r2, #12
 80039e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039ea:	4b08      	ldr	r3, [pc, #32]	@ (8003a0c <MX_USART1_UART_Init+0x4c>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80039f0:	4b06      	ldr	r3, [pc, #24]	@ (8003a0c <MX_USART1_UART_Init+0x4c>)
 80039f2:	2200      	movs	r2, #0
 80039f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80039f6:	4805      	ldr	r0, [pc, #20]	@ (8003a0c <MX_USART1_UART_Init+0x4c>)
 80039f8:	f003 fbe6 	bl	80071c8 <HAL_UART_Init>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003a02:	f7ff fc69 	bl	80032d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003a06:	bf00      	nop
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	2000039c 	.word	0x2000039c
 8003a10:	40011000 	.word	0x40011000

08003a14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b08a      	sub	sp, #40	@ 0x28
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a1c:	f107 0314 	add.w	r3, r7, #20
 8003a20:	2200      	movs	r2, #0
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	605a      	str	r2, [r3, #4]
 8003a26:	609a      	str	r2, [r3, #8]
 8003a28:	60da      	str	r2, [r3, #12]
 8003a2a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa8 <HAL_UART_MspInit+0x94>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d134      	bne.n	8003aa0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a36:	2300      	movs	r3, #0
 8003a38:	613b      	str	r3, [r7, #16]
 8003a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8003aac <HAL_UART_MspInit+0x98>)
 8003a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3e:	4a1b      	ldr	r2, [pc, #108]	@ (8003aac <HAL_UART_MspInit+0x98>)
 8003a40:	f043 0310 	orr.w	r3, r3, #16
 8003a44:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a46:	4b19      	ldr	r3, [pc, #100]	@ (8003aac <HAL_UART_MspInit+0x98>)
 8003a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a4a:	f003 0310 	and.w	r3, r3, #16
 8003a4e:	613b      	str	r3, [r7, #16]
 8003a50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a52:	2300      	movs	r3, #0
 8003a54:	60fb      	str	r3, [r7, #12]
 8003a56:	4b15      	ldr	r3, [pc, #84]	@ (8003aac <HAL_UART_MspInit+0x98>)
 8003a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5a:	4a14      	ldr	r2, [pc, #80]	@ (8003aac <HAL_UART_MspInit+0x98>)
 8003a5c:	f043 0301 	orr.w	r3, r3, #1
 8003a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a62:	4b12      	ldr	r3, [pc, #72]	@ (8003aac <HAL_UART_MspInit+0x98>)
 8003a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	60fb      	str	r3, [r7, #12]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003a6e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a74:	2302      	movs	r3, #2
 8003a76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003a80:	2307      	movs	r3, #7
 8003a82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a84:	f107 0314 	add.w	r3, r7, #20
 8003a88:	4619      	mov	r1, r3
 8003a8a:	4809      	ldr	r0, [pc, #36]	@ (8003ab0 <HAL_UART_MspInit+0x9c>)
 8003a8c:	f000 fab6 	bl	8003ffc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003a90:	2200      	movs	r2, #0
 8003a92:	2100      	movs	r1, #0
 8003a94:	2025      	movs	r0, #37	@ 0x25
 8003a96:	f000 f9e8 	bl	8003e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003a9a:	2025      	movs	r0, #37	@ 0x25
 8003a9c:	f000 fa01 	bl	8003ea2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003aa0:	bf00      	nop
 8003aa2:	3728      	adds	r7, #40	@ 0x28
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40011000 	.word	0x40011000
 8003aac:	40023800 	.word	0x40023800
 8003ab0:	40020000 	.word	0x40020000

08003ab4 <BCD2DEC>:
 */


#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	4603      	mov	r3, r0
 8003abc:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8003abe:	79fb      	ldrb	r3, [r7, #7]
 8003ac0:	091b      	lsrs	r3, r3, #4
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	0092      	lsls	r2, r2, #2
 8003ac8:	4413      	add	r3, r2
 8003aca:	005b      	lsls	r3, r3, #1
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	79fb      	ldrb	r3, [r7, #7]
 8003ad0:	f003 030f 	and.w	r3, r3, #15
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	4413      	add	r3, r2
 8003ad8:	b2db      	uxtb	r3, r3
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	370c      	adds	r7, #12
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
	...

08003ae8 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	4603      	mov	r3, r0
 8003af0:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8003af2:	79fb      	ldrb	r3, [r7, #7]
 8003af4:	4a0e      	ldr	r2, [pc, #56]	@ (8003b30 <DEC2BCD+0x48>)
 8003af6:	fba2 2303 	umull	r2, r3, r2, r3
 8003afa:	08db      	lsrs	r3, r3, #3
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	b25b      	sxtb	r3, r3
 8003b00:	011b      	lsls	r3, r3, #4
 8003b02:	b258      	sxtb	r0, r3
 8003b04:	79fa      	ldrb	r2, [r7, #7]
 8003b06:	4b0a      	ldr	r3, [pc, #40]	@ (8003b30 <DEC2BCD+0x48>)
 8003b08:	fba3 1302 	umull	r1, r3, r3, r2
 8003b0c:	08d9      	lsrs	r1, r3, #3
 8003b0e:	460b      	mov	r3, r1
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	440b      	add	r3, r1
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	b25b      	sxtb	r3, r3
 8003b1c:	4303      	orrs	r3, r0
 8003b1e:	b25b      	sxtb	r3, r3
 8003b20:	b2db      	uxtb	r3, r3
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	370c      	adds	r7, #12
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	cccccccd 	.word	0xcccccccd

08003b34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003b34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003b6c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003b38:	f7ff fe2c 	bl	8003794 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003b3c:	480c      	ldr	r0, [pc, #48]	@ (8003b70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003b3e:	490d      	ldr	r1, [pc, #52]	@ (8003b74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003b40:	4a0d      	ldr	r2, [pc, #52]	@ (8003b78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b44:	e002      	b.n	8003b4c <LoopCopyDataInit>

08003b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b4a:	3304      	adds	r3, #4

08003b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b50:	d3f9      	bcc.n	8003b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b52:	4a0a      	ldr	r2, [pc, #40]	@ (8003b7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003b54:	4c0a      	ldr	r4, [pc, #40]	@ (8003b80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b58:	e001      	b.n	8003b5e <LoopFillZerobss>

08003b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b5c:	3204      	adds	r2, #4

08003b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b60:	d3fb      	bcc.n	8003b5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b62:	f004 fcff 	bl	8008564 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b66:	f7ff fb35 	bl	80031d4 <main>
  bx  lr    
 8003b6a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003b6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b74:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8003b78:	0800b8bc 	.word	0x0800b8bc
  ldr r2, =_sbss
 8003b7c:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8003b80:	20000520 	.word	0x20000520

08003b84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b84:	e7fe      	b.n	8003b84 <ADC_IRQHandler>
	...

08003b88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8003bc8 <HAL_Init+0x40>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a0d      	ldr	r2, [pc, #52]	@ (8003bc8 <HAL_Init+0x40>)
 8003b92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b98:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc8 <HAL_Init+0x40>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a0a      	ldr	r2, [pc, #40]	@ (8003bc8 <HAL_Init+0x40>)
 8003b9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ba2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ba4:	4b08      	ldr	r3, [pc, #32]	@ (8003bc8 <HAL_Init+0x40>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a07      	ldr	r2, [pc, #28]	@ (8003bc8 <HAL_Init+0x40>)
 8003baa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bb0:	2003      	movs	r0, #3
 8003bb2:	f000 f94f 	bl	8003e54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bb6:	200f      	movs	r0, #15
 8003bb8:	f000 f808 	bl	8003bcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bbc:	f7ff fd7e 	bl	80036bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	40023c00 	.word	0x40023c00

08003bcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003bd4:	4b12      	ldr	r3, [pc, #72]	@ (8003c20 <HAL_InitTick+0x54>)
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	4b12      	ldr	r3, [pc, #72]	@ (8003c24 <HAL_InitTick+0x58>)
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	4619      	mov	r1, r3
 8003bde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003be2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 f967 	bl	8003ebe <HAL_SYSTICK_Config>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e00e      	b.n	8003c18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b0f      	cmp	r3, #15
 8003bfe:	d80a      	bhi.n	8003c16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c00:	2200      	movs	r2, #0
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	f04f 30ff 	mov.w	r0, #4294967295
 8003c08:	f000 f92f 	bl	8003e6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c0c:	4a06      	ldr	r2, [pc, #24]	@ (8003c28 <HAL_InitTick+0x5c>)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c12:	2300      	movs	r3, #0
 8003c14:	e000      	b.n	8003c18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3708      	adds	r7, #8
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	20000044 	.word	0x20000044
 8003c24:	2000004c 	.word	0x2000004c
 8003c28:	20000048 	.word	0x20000048

08003c2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c30:	4b06      	ldr	r3, [pc, #24]	@ (8003c4c <HAL_IncTick+0x20>)
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	461a      	mov	r2, r3
 8003c36:	4b06      	ldr	r3, [pc, #24]	@ (8003c50 <HAL_IncTick+0x24>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	4a04      	ldr	r2, [pc, #16]	@ (8003c50 <HAL_IncTick+0x24>)
 8003c3e:	6013      	str	r3, [r2, #0]
}
 8003c40:	bf00      	nop
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	2000004c 	.word	0x2000004c
 8003c50:	200003e4 	.word	0x200003e4

08003c54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c54:	b480      	push	{r7}
 8003c56:	af00      	add	r7, sp, #0
  return uwTick;
 8003c58:	4b03      	ldr	r3, [pc, #12]	@ (8003c68 <HAL_GetTick+0x14>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
 8003c66:	bf00      	nop
 8003c68:	200003e4 	.word	0x200003e4

08003c6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c74:	f7ff ffee 	bl	8003c54 <HAL_GetTick>
 8003c78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c84:	d005      	beq.n	8003c92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c86:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb0 <HAL_Delay+0x44>)
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	4413      	add	r3, r2
 8003c90:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c92:	bf00      	nop
 8003c94:	f7ff ffde 	bl	8003c54 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	68fa      	ldr	r2, [r7, #12]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d8f7      	bhi.n	8003c94 <HAL_Delay+0x28>
  {
  }
}
 8003ca4:	bf00      	nop
 8003ca6:	bf00      	nop
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	2000004c 	.word	0x2000004c

08003cb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8003cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cca:	68ba      	ldr	r2, [r7, #8]
 8003ccc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cdc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003ce0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ce4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ce6:	4a04      	ldr	r2, [pc, #16]	@ (8003cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	60d3      	str	r3, [r2, #12]
}
 8003cec:	bf00      	nop
 8003cee:	3714      	adds	r7, #20
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	e000ed00 	.word	0xe000ed00

08003cfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d00:	4b04      	ldr	r3, [pc, #16]	@ (8003d14 <__NVIC_GetPriorityGrouping+0x18>)
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	0a1b      	lsrs	r3, r3, #8
 8003d06:	f003 0307 	and.w	r3, r3, #7
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr
 8003d14:	e000ed00 	.word	0xe000ed00

08003d18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	db0b      	blt.n	8003d42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d2a:	79fb      	ldrb	r3, [r7, #7]
 8003d2c:	f003 021f 	and.w	r2, r3, #31
 8003d30:	4907      	ldr	r1, [pc, #28]	@ (8003d50 <__NVIC_EnableIRQ+0x38>)
 8003d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d36:	095b      	lsrs	r3, r3, #5
 8003d38:	2001      	movs	r0, #1
 8003d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d42:	bf00      	nop
 8003d44:	370c      	adds	r7, #12
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop
 8003d50:	e000e100 	.word	0xe000e100

08003d54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	6039      	str	r1, [r7, #0]
 8003d5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	db0a      	blt.n	8003d7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	b2da      	uxtb	r2, r3
 8003d6c:	490c      	ldr	r1, [pc, #48]	@ (8003da0 <__NVIC_SetPriority+0x4c>)
 8003d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d72:	0112      	lsls	r2, r2, #4
 8003d74:	b2d2      	uxtb	r2, r2
 8003d76:	440b      	add	r3, r1
 8003d78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d7c:	e00a      	b.n	8003d94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	b2da      	uxtb	r2, r3
 8003d82:	4908      	ldr	r1, [pc, #32]	@ (8003da4 <__NVIC_SetPriority+0x50>)
 8003d84:	79fb      	ldrb	r3, [r7, #7]
 8003d86:	f003 030f 	and.w	r3, r3, #15
 8003d8a:	3b04      	subs	r3, #4
 8003d8c:	0112      	lsls	r2, r2, #4
 8003d8e:	b2d2      	uxtb	r2, r2
 8003d90:	440b      	add	r3, r1
 8003d92:	761a      	strb	r2, [r3, #24]
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	e000e100 	.word	0xe000e100
 8003da4:	e000ed00 	.word	0xe000ed00

08003da8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b089      	sub	sp, #36	@ 0x24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f003 0307 	and.w	r3, r3, #7
 8003dba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	f1c3 0307 	rsb	r3, r3, #7
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	bf28      	it	cs
 8003dc6:	2304      	movcs	r3, #4
 8003dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	3304      	adds	r3, #4
 8003dce:	2b06      	cmp	r3, #6
 8003dd0:	d902      	bls.n	8003dd8 <NVIC_EncodePriority+0x30>
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	3b03      	subs	r3, #3
 8003dd6:	e000      	b.n	8003dda <NVIC_EncodePriority+0x32>
 8003dd8:	2300      	movs	r3, #0
 8003dda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	fa02 f303 	lsl.w	r3, r2, r3
 8003de6:	43da      	mvns	r2, r3
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	401a      	ands	r2, r3
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003df0:	f04f 31ff 	mov.w	r1, #4294967295
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfa:	43d9      	mvns	r1, r3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e00:	4313      	orrs	r3, r2
         );
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3724      	adds	r7, #36	@ 0x24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
	...

08003e10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e20:	d301      	bcc.n	8003e26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e22:	2301      	movs	r3, #1
 8003e24:	e00f      	b.n	8003e46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e26:	4a0a      	ldr	r2, [pc, #40]	@ (8003e50 <SysTick_Config+0x40>)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e2e:	210f      	movs	r1, #15
 8003e30:	f04f 30ff 	mov.w	r0, #4294967295
 8003e34:	f7ff ff8e 	bl	8003d54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e38:	4b05      	ldr	r3, [pc, #20]	@ (8003e50 <SysTick_Config+0x40>)
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e3e:	4b04      	ldr	r3, [pc, #16]	@ (8003e50 <SysTick_Config+0x40>)
 8003e40:	2207      	movs	r2, #7
 8003e42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3708      	adds	r7, #8
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	e000e010 	.word	0xe000e010

08003e54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f7ff ff29 	bl	8003cb4 <__NVIC_SetPriorityGrouping>
}
 8003e62:	bf00      	nop
 8003e64:	3708      	adds	r7, #8
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b086      	sub	sp, #24
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	4603      	mov	r3, r0
 8003e72:	60b9      	str	r1, [r7, #8]
 8003e74:	607a      	str	r2, [r7, #4]
 8003e76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e7c:	f7ff ff3e 	bl	8003cfc <__NVIC_GetPriorityGrouping>
 8003e80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	68b9      	ldr	r1, [r7, #8]
 8003e86:	6978      	ldr	r0, [r7, #20]
 8003e88:	f7ff ff8e 	bl	8003da8 <NVIC_EncodePriority>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e92:	4611      	mov	r1, r2
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7ff ff5d 	bl	8003d54 <__NVIC_SetPriority>
}
 8003e9a:	bf00      	nop
 8003e9c:	3718      	adds	r7, #24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	b082      	sub	sp, #8
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f7ff ff31 	bl	8003d18 <__NVIC_EnableIRQ>
}
 8003eb6:	bf00      	nop
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	b082      	sub	sp, #8
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7ff ffa2 	bl	8003e10 <SysTick_Config>
 8003ecc:	4603      	mov	r3, r0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3708      	adds	r7, #8
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b084      	sub	sp, #16
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003ee4:	f7ff feb6 	bl	8003c54 <HAL_GetTick>
 8003ee8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d008      	beq.n	8003f08 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2280      	movs	r2, #128	@ 0x80
 8003efa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e052      	b.n	8003fae <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 0216 	bic.w	r2, r2, #22
 8003f16:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	695a      	ldr	r2, [r3, #20]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f26:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d103      	bne.n	8003f38 <HAL_DMA_Abort+0x62>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d007      	beq.n	8003f48 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f022 0208 	bic.w	r2, r2, #8
 8003f46:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f022 0201 	bic.w	r2, r2, #1
 8003f56:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f58:	e013      	b.n	8003f82 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f5a:	f7ff fe7b 	bl	8003c54 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b05      	cmp	r3, #5
 8003f66:	d90c      	bls.n	8003f82 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2220      	movs	r2, #32
 8003f6c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2203      	movs	r2, #3
 8003f72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e015      	b.n	8003fae <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1e4      	bne.n	8003f5a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f94:	223f      	movs	r2, #63	@ 0x3f
 8003f96:	409a      	lsls	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fb6:	b480      	push	{r7}
 8003fb8:	b083      	sub	sp, #12
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d004      	beq.n	8003fd4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2280      	movs	r2, #128	@ 0x80
 8003fce:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e00c      	b.n	8003fee <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2205      	movs	r2, #5
 8003fd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f022 0201 	bic.w	r2, r2, #1
 8003fea:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	370c      	adds	r7, #12
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
	...

08003ffc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b089      	sub	sp, #36	@ 0x24
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004006:	2300      	movs	r3, #0
 8004008:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800400a:	2300      	movs	r3, #0
 800400c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800400e:	2300      	movs	r3, #0
 8004010:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004012:	2300      	movs	r3, #0
 8004014:	61fb      	str	r3, [r7, #28]
 8004016:	e16b      	b.n	80042f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004018:	2201      	movs	r2, #1
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	fa02 f303 	lsl.w	r3, r2, r3
 8004020:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	697a      	ldr	r2, [r7, #20]
 8004028:	4013      	ands	r3, r2
 800402a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	429a      	cmp	r2, r3
 8004032:	f040 815a 	bne.w	80042ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f003 0303 	and.w	r3, r3, #3
 800403e:	2b01      	cmp	r3, #1
 8004040:	d005      	beq.n	800404e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800404a:	2b02      	cmp	r3, #2
 800404c:	d130      	bne.n	80040b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	005b      	lsls	r3, r3, #1
 8004058:	2203      	movs	r2, #3
 800405a:	fa02 f303 	lsl.w	r3, r2, r3
 800405e:	43db      	mvns	r3, r3
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	4013      	ands	r3, r2
 8004064:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	68da      	ldr	r2, [r3, #12]
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	fa02 f303 	lsl.w	r3, r2, r3
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	4313      	orrs	r3, r2
 8004076:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	69ba      	ldr	r2, [r7, #24]
 800407c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004084:	2201      	movs	r2, #1
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	fa02 f303 	lsl.w	r3, r2, r3
 800408c:	43db      	mvns	r3, r3
 800408e:	69ba      	ldr	r2, [r7, #24]
 8004090:	4013      	ands	r3, r2
 8004092:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	091b      	lsrs	r3, r3, #4
 800409a:	f003 0201 	and.w	r2, r3, #1
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	fa02 f303 	lsl.w	r3, r2, r3
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f003 0303 	and.w	r3, r3, #3
 80040b8:	2b03      	cmp	r3, #3
 80040ba:	d017      	beq.n	80040ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	005b      	lsls	r3, r3, #1
 80040c6:	2203      	movs	r2, #3
 80040c8:	fa02 f303 	lsl.w	r3, r2, r3
 80040cc:	43db      	mvns	r3, r3
 80040ce:	69ba      	ldr	r2, [r7, #24]
 80040d0:	4013      	ands	r3, r2
 80040d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	689a      	ldr	r2, [r3, #8]
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	005b      	lsls	r3, r3, #1
 80040dc:	fa02 f303 	lsl.w	r3, r2, r3
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f003 0303 	and.w	r3, r3, #3
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d123      	bne.n	8004140 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	08da      	lsrs	r2, r3, #3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	3208      	adds	r2, #8
 8004100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004104:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	f003 0307 	and.w	r3, r3, #7
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	220f      	movs	r2, #15
 8004110:	fa02 f303 	lsl.w	r3, r2, r3
 8004114:	43db      	mvns	r3, r3
 8004116:	69ba      	ldr	r2, [r7, #24]
 8004118:	4013      	ands	r3, r2
 800411a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	691a      	ldr	r2, [r3, #16]
 8004120:	69fb      	ldr	r3, [r7, #28]
 8004122:	f003 0307 	and.w	r3, r3, #7
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	fa02 f303 	lsl.w	r3, r2, r3
 800412c:	69ba      	ldr	r2, [r7, #24]
 800412e:	4313      	orrs	r3, r2
 8004130:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	08da      	lsrs	r2, r3, #3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	3208      	adds	r2, #8
 800413a:	69b9      	ldr	r1, [r7, #24]
 800413c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	2203      	movs	r2, #3
 800414c:	fa02 f303 	lsl.w	r3, r2, r3
 8004150:	43db      	mvns	r3, r3
 8004152:	69ba      	ldr	r2, [r7, #24]
 8004154:	4013      	ands	r3, r2
 8004156:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f003 0203 	and.w	r2, r3, #3
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	fa02 f303 	lsl.w	r3, r2, r3
 8004168:	69ba      	ldr	r2, [r7, #24]
 800416a:	4313      	orrs	r3, r2
 800416c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69ba      	ldr	r2, [r7, #24]
 8004172:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800417c:	2b00      	cmp	r3, #0
 800417e:	f000 80b4 	beq.w	80042ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004182:	2300      	movs	r3, #0
 8004184:	60fb      	str	r3, [r7, #12]
 8004186:	4b60      	ldr	r3, [pc, #384]	@ (8004308 <HAL_GPIO_Init+0x30c>)
 8004188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418a:	4a5f      	ldr	r2, [pc, #380]	@ (8004308 <HAL_GPIO_Init+0x30c>)
 800418c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004190:	6453      	str	r3, [r2, #68]	@ 0x44
 8004192:	4b5d      	ldr	r3, [pc, #372]	@ (8004308 <HAL_GPIO_Init+0x30c>)
 8004194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004196:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800419a:	60fb      	str	r3, [r7, #12]
 800419c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800419e:	4a5b      	ldr	r2, [pc, #364]	@ (800430c <HAL_GPIO_Init+0x310>)
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	089b      	lsrs	r3, r3, #2
 80041a4:	3302      	adds	r3, #2
 80041a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	f003 0303 	and.w	r3, r3, #3
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	220f      	movs	r2, #15
 80041b6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ba:	43db      	mvns	r3, r3
 80041bc:	69ba      	ldr	r2, [r7, #24]
 80041be:	4013      	ands	r3, r2
 80041c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a52      	ldr	r2, [pc, #328]	@ (8004310 <HAL_GPIO_Init+0x314>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d02b      	beq.n	8004222 <HAL_GPIO_Init+0x226>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a51      	ldr	r2, [pc, #324]	@ (8004314 <HAL_GPIO_Init+0x318>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d025      	beq.n	800421e <HAL_GPIO_Init+0x222>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a50      	ldr	r2, [pc, #320]	@ (8004318 <HAL_GPIO_Init+0x31c>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d01f      	beq.n	800421a <HAL_GPIO_Init+0x21e>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a4f      	ldr	r2, [pc, #316]	@ (800431c <HAL_GPIO_Init+0x320>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d019      	beq.n	8004216 <HAL_GPIO_Init+0x21a>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a4e      	ldr	r2, [pc, #312]	@ (8004320 <HAL_GPIO_Init+0x324>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d013      	beq.n	8004212 <HAL_GPIO_Init+0x216>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a4d      	ldr	r2, [pc, #308]	@ (8004324 <HAL_GPIO_Init+0x328>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d00d      	beq.n	800420e <HAL_GPIO_Init+0x212>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a4c      	ldr	r2, [pc, #304]	@ (8004328 <HAL_GPIO_Init+0x32c>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d007      	beq.n	800420a <HAL_GPIO_Init+0x20e>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a4b      	ldr	r2, [pc, #300]	@ (800432c <HAL_GPIO_Init+0x330>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d101      	bne.n	8004206 <HAL_GPIO_Init+0x20a>
 8004202:	2307      	movs	r3, #7
 8004204:	e00e      	b.n	8004224 <HAL_GPIO_Init+0x228>
 8004206:	2308      	movs	r3, #8
 8004208:	e00c      	b.n	8004224 <HAL_GPIO_Init+0x228>
 800420a:	2306      	movs	r3, #6
 800420c:	e00a      	b.n	8004224 <HAL_GPIO_Init+0x228>
 800420e:	2305      	movs	r3, #5
 8004210:	e008      	b.n	8004224 <HAL_GPIO_Init+0x228>
 8004212:	2304      	movs	r3, #4
 8004214:	e006      	b.n	8004224 <HAL_GPIO_Init+0x228>
 8004216:	2303      	movs	r3, #3
 8004218:	e004      	b.n	8004224 <HAL_GPIO_Init+0x228>
 800421a:	2302      	movs	r3, #2
 800421c:	e002      	b.n	8004224 <HAL_GPIO_Init+0x228>
 800421e:	2301      	movs	r3, #1
 8004220:	e000      	b.n	8004224 <HAL_GPIO_Init+0x228>
 8004222:	2300      	movs	r3, #0
 8004224:	69fa      	ldr	r2, [r7, #28]
 8004226:	f002 0203 	and.w	r2, r2, #3
 800422a:	0092      	lsls	r2, r2, #2
 800422c:	4093      	lsls	r3, r2
 800422e:	69ba      	ldr	r2, [r7, #24]
 8004230:	4313      	orrs	r3, r2
 8004232:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004234:	4935      	ldr	r1, [pc, #212]	@ (800430c <HAL_GPIO_Init+0x310>)
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	089b      	lsrs	r3, r3, #2
 800423a:	3302      	adds	r3, #2
 800423c:	69ba      	ldr	r2, [r7, #24]
 800423e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004242:	4b3b      	ldr	r3, [pc, #236]	@ (8004330 <HAL_GPIO_Init+0x334>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	43db      	mvns	r3, r3
 800424c:	69ba      	ldr	r2, [r7, #24]
 800424e:	4013      	ands	r3, r2
 8004250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d003      	beq.n	8004266 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800425e:	69ba      	ldr	r2, [r7, #24]
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	4313      	orrs	r3, r2
 8004264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004266:	4a32      	ldr	r2, [pc, #200]	@ (8004330 <HAL_GPIO_Init+0x334>)
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800426c:	4b30      	ldr	r3, [pc, #192]	@ (8004330 <HAL_GPIO_Init+0x334>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	43db      	mvns	r3, r3
 8004276:	69ba      	ldr	r2, [r7, #24]
 8004278:	4013      	ands	r3, r2
 800427a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d003      	beq.n	8004290 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004290:	4a27      	ldr	r2, [pc, #156]	@ (8004330 <HAL_GPIO_Init+0x334>)
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004296:	4b26      	ldr	r3, [pc, #152]	@ (8004330 <HAL_GPIO_Init+0x334>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	43db      	mvns	r3, r3
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	4013      	ands	r3, r2
 80042a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d003      	beq.n	80042ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80042b2:	69ba      	ldr	r2, [r7, #24]
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80042ba:	4a1d      	ldr	r2, [pc, #116]	@ (8004330 <HAL_GPIO_Init+0x334>)
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004330 <HAL_GPIO_Init+0x334>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	43db      	mvns	r3, r3
 80042ca:	69ba      	ldr	r2, [r7, #24]
 80042cc:	4013      	ands	r3, r2
 80042ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d003      	beq.n	80042e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80042dc:	69ba      	ldr	r2, [r7, #24]
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042e4:	4a12      	ldr	r2, [pc, #72]	@ (8004330 <HAL_GPIO_Init+0x334>)
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	3301      	adds	r3, #1
 80042ee:	61fb      	str	r3, [r7, #28]
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	2b0f      	cmp	r3, #15
 80042f4:	f67f ae90 	bls.w	8004018 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042f8:	bf00      	nop
 80042fa:	bf00      	nop
 80042fc:	3724      	adds	r7, #36	@ 0x24
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	40023800 	.word	0x40023800
 800430c:	40013800 	.word	0x40013800
 8004310:	40020000 	.word	0x40020000
 8004314:	40020400 	.word	0x40020400
 8004318:	40020800 	.word	0x40020800
 800431c:	40020c00 	.word	0x40020c00
 8004320:	40021000 	.word	0x40021000
 8004324:	40021400 	.word	0x40021400
 8004328:	40021800 	.word	0x40021800
 800432c:	40021c00 	.word	0x40021c00
 8004330:	40013c00 	.word	0x40013c00

08004334 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	460b      	mov	r3, r1
 800433e:	807b      	strh	r3, [r7, #2]
 8004340:	4613      	mov	r3, r2
 8004342:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004344:	787b      	ldrb	r3, [r7, #1]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d003      	beq.n	8004352 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800434a:	887a      	ldrh	r2, [r7, #2]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004350:	e003      	b.n	800435a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004352:	887b      	ldrh	r3, [r7, #2]
 8004354:	041a      	lsls	r2, r3, #16
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	619a      	str	r2, [r3, #24]
}
 800435a:	bf00      	nop
 800435c:	370c      	adds	r7, #12
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr
	...

08004368 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e12b      	b.n	80045d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d106      	bne.n	8004394 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f7fc fe32 	bl	8000ff8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2224      	movs	r2, #36	@ 0x24
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f022 0201 	bic.w	r2, r2, #1
 80043aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80043ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80043cc:	f001 fd8e 	bl	8005eec <HAL_RCC_GetPCLK1Freq>
 80043d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	4a81      	ldr	r2, [pc, #516]	@ (80045dc <HAL_I2C_Init+0x274>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d807      	bhi.n	80043ec <HAL_I2C_Init+0x84>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	4a80      	ldr	r2, [pc, #512]	@ (80045e0 <HAL_I2C_Init+0x278>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	bf94      	ite	ls
 80043e4:	2301      	movls	r3, #1
 80043e6:	2300      	movhi	r3, #0
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	e006      	b.n	80043fa <HAL_I2C_Init+0x92>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	4a7d      	ldr	r2, [pc, #500]	@ (80045e4 <HAL_I2C_Init+0x27c>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	bf94      	ite	ls
 80043f4:	2301      	movls	r3, #1
 80043f6:	2300      	movhi	r3, #0
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e0e7      	b.n	80045d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	4a78      	ldr	r2, [pc, #480]	@ (80045e8 <HAL_I2C_Init+0x280>)
 8004406:	fba2 2303 	umull	r2, r3, r2, r3
 800440a:	0c9b      	lsrs	r3, r3, #18
 800440c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	430a      	orrs	r2, r1
 8004420:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6a1b      	ldr	r3, [r3, #32]
 8004428:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	4a6a      	ldr	r2, [pc, #424]	@ (80045dc <HAL_I2C_Init+0x274>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d802      	bhi.n	800443c <HAL_I2C_Init+0xd4>
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	3301      	adds	r3, #1
 800443a:	e009      	b.n	8004450 <HAL_I2C_Init+0xe8>
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004442:	fb02 f303 	mul.w	r3, r2, r3
 8004446:	4a69      	ldr	r2, [pc, #420]	@ (80045ec <HAL_I2C_Init+0x284>)
 8004448:	fba2 2303 	umull	r2, r3, r2, r3
 800444c:	099b      	lsrs	r3, r3, #6
 800444e:	3301      	adds	r3, #1
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	6812      	ldr	r2, [r2, #0]
 8004454:	430b      	orrs	r3, r1
 8004456:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	69db      	ldr	r3, [r3, #28]
 800445e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004462:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	495c      	ldr	r1, [pc, #368]	@ (80045dc <HAL_I2C_Init+0x274>)
 800446c:	428b      	cmp	r3, r1
 800446e:	d819      	bhi.n	80044a4 <HAL_I2C_Init+0x13c>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	1e59      	subs	r1, r3, #1
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	005b      	lsls	r3, r3, #1
 800447a:	fbb1 f3f3 	udiv	r3, r1, r3
 800447e:	1c59      	adds	r1, r3, #1
 8004480:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004484:	400b      	ands	r3, r1
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00a      	beq.n	80044a0 <HAL_I2C_Init+0x138>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	1e59      	subs	r1, r3, #1
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	005b      	lsls	r3, r3, #1
 8004494:	fbb1 f3f3 	udiv	r3, r1, r3
 8004498:	3301      	adds	r3, #1
 800449a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800449e:	e051      	b.n	8004544 <HAL_I2C_Init+0x1dc>
 80044a0:	2304      	movs	r3, #4
 80044a2:	e04f      	b.n	8004544 <HAL_I2C_Init+0x1dc>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d111      	bne.n	80044d0 <HAL_I2C_Init+0x168>
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	1e58      	subs	r0, r3, #1
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6859      	ldr	r1, [r3, #4]
 80044b4:	460b      	mov	r3, r1
 80044b6:	005b      	lsls	r3, r3, #1
 80044b8:	440b      	add	r3, r1
 80044ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80044be:	3301      	adds	r3, #1
 80044c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	bf0c      	ite	eq
 80044c8:	2301      	moveq	r3, #1
 80044ca:	2300      	movne	r3, #0
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	e012      	b.n	80044f6 <HAL_I2C_Init+0x18e>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	1e58      	subs	r0, r3, #1
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6859      	ldr	r1, [r3, #4]
 80044d8:	460b      	mov	r3, r1
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	440b      	add	r3, r1
 80044de:	0099      	lsls	r1, r3, #2
 80044e0:	440b      	add	r3, r1
 80044e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80044e6:	3301      	adds	r3, #1
 80044e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	bf0c      	ite	eq
 80044f0:	2301      	moveq	r3, #1
 80044f2:	2300      	movne	r3, #0
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <HAL_I2C_Init+0x196>
 80044fa:	2301      	movs	r3, #1
 80044fc:	e022      	b.n	8004544 <HAL_I2C_Init+0x1dc>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d10e      	bne.n	8004524 <HAL_I2C_Init+0x1bc>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	1e58      	subs	r0, r3, #1
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6859      	ldr	r1, [r3, #4]
 800450e:	460b      	mov	r3, r1
 8004510:	005b      	lsls	r3, r3, #1
 8004512:	440b      	add	r3, r1
 8004514:	fbb0 f3f3 	udiv	r3, r0, r3
 8004518:	3301      	adds	r3, #1
 800451a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800451e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004522:	e00f      	b.n	8004544 <HAL_I2C_Init+0x1dc>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	1e58      	subs	r0, r3, #1
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6859      	ldr	r1, [r3, #4]
 800452c:	460b      	mov	r3, r1
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	440b      	add	r3, r1
 8004532:	0099      	lsls	r1, r3, #2
 8004534:	440b      	add	r3, r1
 8004536:	fbb0 f3f3 	udiv	r3, r0, r3
 800453a:	3301      	adds	r3, #1
 800453c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004540:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004544:	6879      	ldr	r1, [r7, #4]
 8004546:	6809      	ldr	r1, [r1, #0]
 8004548:	4313      	orrs	r3, r2
 800454a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	69da      	ldr	r2, [r3, #28]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	431a      	orrs	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	430a      	orrs	r2, r1
 8004566:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004572:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	6911      	ldr	r1, [r2, #16]
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	68d2      	ldr	r2, [r2, #12]
 800457e:	4311      	orrs	r1, r2
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	6812      	ldr	r2, [r2, #0]
 8004584:	430b      	orrs	r3, r1
 8004586:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	695a      	ldr	r2, [r3, #20]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	699b      	ldr	r3, [r3, #24]
 800459a:	431a      	orrs	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	430a      	orrs	r2, r1
 80045a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f042 0201 	orr.w	r2, r2, #1
 80045b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2220      	movs	r2, #32
 80045be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	000186a0 	.word	0x000186a0
 80045e0:	001e847f 	.word	0x001e847f
 80045e4:	003d08ff 	.word	0x003d08ff
 80045e8:	431bde83 	.word	0x431bde83
 80045ec:	10624dd3 	.word	0x10624dd3

080045f0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b088      	sub	sp, #32
 80045f4:	af02      	add	r7, sp, #8
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	4608      	mov	r0, r1
 80045fa:	4611      	mov	r1, r2
 80045fc:	461a      	mov	r2, r3
 80045fe:	4603      	mov	r3, r0
 8004600:	817b      	strh	r3, [r7, #10]
 8004602:	460b      	mov	r3, r1
 8004604:	813b      	strh	r3, [r7, #8]
 8004606:	4613      	mov	r3, r2
 8004608:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800460a:	f7ff fb23 	bl	8003c54 <HAL_GetTick>
 800460e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004616:	b2db      	uxtb	r3, r3
 8004618:	2b20      	cmp	r3, #32
 800461a:	f040 80d9 	bne.w	80047d0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	9300      	str	r3, [sp, #0]
 8004622:	2319      	movs	r3, #25
 8004624:	2201      	movs	r2, #1
 8004626:	496d      	ldr	r1, [pc, #436]	@ (80047dc <HAL_I2C_Mem_Write+0x1ec>)
 8004628:	68f8      	ldr	r0, [r7, #12]
 800462a:	f000 fdb9 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d001      	beq.n	8004638 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004634:	2302      	movs	r3, #2
 8004636:	e0cc      	b.n	80047d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800463e:	2b01      	cmp	r3, #1
 8004640:	d101      	bne.n	8004646 <HAL_I2C_Mem_Write+0x56>
 8004642:	2302      	movs	r3, #2
 8004644:	e0c5      	b.n	80047d2 <HAL_I2C_Mem_Write+0x1e2>
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2201      	movs	r2, #1
 800464a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0301 	and.w	r3, r3, #1
 8004658:	2b01      	cmp	r3, #1
 800465a:	d007      	beq.n	800466c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f042 0201 	orr.w	r2, r2, #1
 800466a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800467a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2221      	movs	r2, #33	@ 0x21
 8004680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2240      	movs	r2, #64	@ 0x40
 8004688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6a3a      	ldr	r2, [r7, #32]
 8004696:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800469c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a2:	b29a      	uxth	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	4a4d      	ldr	r2, [pc, #308]	@ (80047e0 <HAL_I2C_Mem_Write+0x1f0>)
 80046ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046ae:	88f8      	ldrh	r0, [r7, #6]
 80046b0:	893a      	ldrh	r2, [r7, #8]
 80046b2:	8979      	ldrh	r1, [r7, #10]
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	9301      	str	r3, [sp, #4]
 80046b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ba:	9300      	str	r3, [sp, #0]
 80046bc:	4603      	mov	r3, r0
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f000 fbf0 	bl	8004ea4 <I2C_RequestMemoryWrite>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d052      	beq.n	8004770 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e081      	b.n	80047d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f000 fe7e 	bl	80053d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00d      	beq.n	80046fa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	d107      	bne.n	80046f6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e06b      	b.n	80047d2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fe:	781a      	ldrb	r2, [r3, #0]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470a:	1c5a      	adds	r2, r3, #1
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004714:	3b01      	subs	r3, #1
 8004716:	b29a      	uxth	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004720:	b29b      	uxth	r3, r3
 8004722:	3b01      	subs	r3, #1
 8004724:	b29a      	uxth	r2, r3
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	695b      	ldr	r3, [r3, #20]
 8004730:	f003 0304 	and.w	r3, r3, #4
 8004734:	2b04      	cmp	r3, #4
 8004736:	d11b      	bne.n	8004770 <HAL_I2C_Mem_Write+0x180>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800473c:	2b00      	cmp	r3, #0
 800473e:	d017      	beq.n	8004770 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004744:	781a      	ldrb	r2, [r3, #0]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004750:	1c5a      	adds	r2, r3, #1
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800475a:	3b01      	subs	r3, #1
 800475c:	b29a      	uxth	r2, r3
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004766:	b29b      	uxth	r3, r3
 8004768:	3b01      	subs	r3, #1
 800476a:	b29a      	uxth	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004774:	2b00      	cmp	r3, #0
 8004776:	d1aa      	bne.n	80046ce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800477c:	68f8      	ldr	r0, [r7, #12]
 800477e:	f000 fe71 	bl	8005464 <I2C_WaitOnBTFFlagUntilTimeout>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00d      	beq.n	80047a4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478c:	2b04      	cmp	r3, #4
 800478e:	d107      	bne.n	80047a0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800479e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e016      	b.n	80047d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2220      	movs	r2, #32
 80047b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2200      	movs	r2, #0
 80047c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80047cc:	2300      	movs	r3, #0
 80047ce:	e000      	b.n	80047d2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80047d0:	2302      	movs	r3, #2
  }
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3718      	adds	r7, #24
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	00100002 	.word	0x00100002
 80047e0:	ffff0000 	.word	0xffff0000

080047e4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b08c      	sub	sp, #48	@ 0x30
 80047e8:	af02      	add	r7, sp, #8
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	4608      	mov	r0, r1
 80047ee:	4611      	mov	r1, r2
 80047f0:	461a      	mov	r2, r3
 80047f2:	4603      	mov	r3, r0
 80047f4:	817b      	strh	r3, [r7, #10]
 80047f6:	460b      	mov	r3, r1
 80047f8:	813b      	strh	r3, [r7, #8]
 80047fa:	4613      	mov	r3, r2
 80047fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80047fe:	f7ff fa29 	bl	8003c54 <HAL_GetTick>
 8004802:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800480a:	b2db      	uxtb	r3, r3
 800480c:	2b20      	cmp	r3, #32
 800480e:	f040 8214 	bne.w	8004c3a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004814:	9300      	str	r3, [sp, #0]
 8004816:	2319      	movs	r3, #25
 8004818:	2201      	movs	r2, #1
 800481a:	497b      	ldr	r1, [pc, #492]	@ (8004a08 <HAL_I2C_Mem_Read+0x224>)
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f000 fcbf 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d001      	beq.n	800482c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004828:	2302      	movs	r3, #2
 800482a:	e207      	b.n	8004c3c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004832:	2b01      	cmp	r3, #1
 8004834:	d101      	bne.n	800483a <HAL_I2C_Mem_Read+0x56>
 8004836:	2302      	movs	r3, #2
 8004838:	e200      	b.n	8004c3c <HAL_I2C_Mem_Read+0x458>
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2201      	movs	r2, #1
 800483e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0301 	and.w	r3, r3, #1
 800484c:	2b01      	cmp	r3, #1
 800484e:	d007      	beq.n	8004860 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f042 0201 	orr.w	r2, r2, #1
 800485e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800486e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2222      	movs	r2, #34	@ 0x22
 8004874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2240      	movs	r2, #64	@ 0x40
 800487c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800488a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004890:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004896:	b29a      	uxth	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	4a5b      	ldr	r2, [pc, #364]	@ (8004a0c <HAL_I2C_Mem_Read+0x228>)
 80048a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80048a2:	88f8      	ldrh	r0, [r7, #6]
 80048a4:	893a      	ldrh	r2, [r7, #8]
 80048a6:	8979      	ldrh	r1, [r7, #10]
 80048a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048aa:	9301      	str	r3, [sp, #4]
 80048ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	4603      	mov	r3, r0
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 fb8c 	bl	8004fd0 <I2C_RequestMemoryRead>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d001      	beq.n	80048c2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e1bc      	b.n	8004c3c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d113      	bne.n	80048f2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ca:	2300      	movs	r3, #0
 80048cc:	623b      	str	r3, [r7, #32]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	695b      	ldr	r3, [r3, #20]
 80048d4:	623b      	str	r3, [r7, #32]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	623b      	str	r3, [r7, #32]
 80048de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048ee:	601a      	str	r2, [r3, #0]
 80048f0:	e190      	b.n	8004c14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d11b      	bne.n	8004932 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004908:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800490a:	2300      	movs	r3, #0
 800490c:	61fb      	str	r3, [r7, #28]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	695b      	ldr	r3, [r3, #20]
 8004914:	61fb      	str	r3, [r7, #28]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	699b      	ldr	r3, [r3, #24]
 800491c:	61fb      	str	r3, [r7, #28]
 800491e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800492e:	601a      	str	r2, [r3, #0]
 8004930:	e170      	b.n	8004c14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004936:	2b02      	cmp	r3, #2
 8004938:	d11b      	bne.n	8004972 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004948:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004958:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800495a:	2300      	movs	r3, #0
 800495c:	61bb      	str	r3, [r7, #24]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	61bb      	str	r3, [r7, #24]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	61bb      	str	r3, [r7, #24]
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	e150      	b.n	8004c14 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004972:	2300      	movs	r3, #0
 8004974:	617b      	str	r3, [r7, #20]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	695b      	ldr	r3, [r3, #20]
 800497c:	617b      	str	r3, [r7, #20]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	617b      	str	r3, [r7, #20]
 8004986:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004988:	e144      	b.n	8004c14 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800498e:	2b03      	cmp	r3, #3
 8004990:	f200 80f1 	bhi.w	8004b76 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004998:	2b01      	cmp	r3, #1
 800499a:	d123      	bne.n	80049e4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800499c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800499e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f000 fda7 	bl	80054f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d001      	beq.n	80049b0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e145      	b.n	8004c3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	691a      	ldr	r2, [r3, #16]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ba:	b2d2      	uxtb	r2, r2
 80049bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c2:	1c5a      	adds	r2, r3, #1
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049cc:	3b01      	subs	r3, #1
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d8:	b29b      	uxth	r3, r3
 80049da:	3b01      	subs	r3, #1
 80049dc:	b29a      	uxth	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80049e2:	e117      	b.n	8004c14 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d14e      	bne.n	8004a8a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049f2:	2200      	movs	r2, #0
 80049f4:	4906      	ldr	r1, [pc, #24]	@ (8004a10 <HAL_I2C_Mem_Read+0x22c>)
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 fbd2 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d008      	beq.n	8004a14 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e11a      	b.n	8004c3c <HAL_I2C_Mem_Read+0x458>
 8004a06:	bf00      	nop
 8004a08:	00100002 	.word	0x00100002
 8004a0c:	ffff0000 	.word	0xffff0000
 8004a10:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	691a      	ldr	r2, [r3, #16]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2e:	b2d2      	uxtb	r2, r2
 8004a30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a36:	1c5a      	adds	r2, r3, #1
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a40:	3b01      	subs	r3, #1
 8004a42:	b29a      	uxth	r2, r3
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	691a      	ldr	r2, [r3, #16]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a60:	b2d2      	uxtb	r2, r2
 8004a62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a68:	1c5a      	adds	r2, r3, #1
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a72:	3b01      	subs	r3, #1
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	3b01      	subs	r3, #1
 8004a82:	b29a      	uxth	r2, r3
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a88:	e0c4      	b.n	8004c14 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8c:	9300      	str	r3, [sp, #0]
 8004a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a90:	2200      	movs	r2, #0
 8004a92:	496c      	ldr	r1, [pc, #432]	@ (8004c44 <HAL_I2C_Mem_Read+0x460>)
 8004a94:	68f8      	ldr	r0, [r7, #12]
 8004a96:	f000 fb83 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d001      	beq.n	8004aa4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e0cb      	b.n	8004c3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ab2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	691a      	ldr	r2, [r3, #16]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004abe:	b2d2      	uxtb	r2, r2
 8004ac0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac6:	1c5a      	adds	r2, r3, #1
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	b29a      	uxth	r2, r3
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae8:	9300      	str	r3, [sp, #0]
 8004aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aec:	2200      	movs	r2, #0
 8004aee:	4955      	ldr	r1, [pc, #340]	@ (8004c44 <HAL_I2C_Mem_Read+0x460>)
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f000 fb55 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e09d      	b.n	8004c3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	691a      	ldr	r2, [r3, #16]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1a:	b2d2      	uxtb	r2, r2
 8004b1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b22:	1c5a      	adds	r2, r3, #1
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	b29a      	uxth	r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	3b01      	subs	r3, #1
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	691a      	ldr	r2, [r3, #16]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b4c:	b2d2      	uxtb	r2, r2
 8004b4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b54:	1c5a      	adds	r2, r3, #1
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	3b01      	subs	r3, #1
 8004b6e:	b29a      	uxth	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004b74:	e04e      	b.n	8004c14 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b78:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004b7a:	68f8      	ldr	r0, [r7, #12]
 8004b7c:	f000 fcba 	bl	80054f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e058      	b.n	8004c3c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	691a      	ldr	r2, [r3, #16]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b94:	b2d2      	uxtb	r2, r2
 8004b96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9c:	1c5a      	adds	r2, r3, #1
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	f003 0304 	and.w	r3, r3, #4
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d124      	bne.n	8004c14 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bce:	2b03      	cmp	r3, #3
 8004bd0:	d107      	bne.n	8004be2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004be0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	691a      	ldr	r2, [r3, #16]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bec:	b2d2      	uxtb	r2, r2
 8004bee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf4:	1c5a      	adds	r2, r3, #1
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bfe:	3b01      	subs	r3, #1
 8004c00:	b29a      	uxth	r2, r3
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f47f aeb6 	bne.w	800498a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2220      	movs	r2, #32
 8004c22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004c36:	2300      	movs	r3, #0
 8004c38:	e000      	b.n	8004c3c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004c3a:	2302      	movs	r3, #2
  }
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3728      	adds	r7, #40	@ 0x28
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	00010004 	.word	0x00010004

08004c48 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b08a      	sub	sp, #40	@ 0x28
 8004c4c:	af02      	add	r7, sp, #8
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	607a      	str	r2, [r7, #4]
 8004c52:	603b      	str	r3, [r7, #0]
 8004c54:	460b      	mov	r3, r1
 8004c56:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004c58:	f7fe fffc 	bl	8003c54 <HAL_GetTick>
 8004c5c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b20      	cmp	r3, #32
 8004c6c:	f040 8111 	bne.w	8004e92 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c70:	69fb      	ldr	r3, [r7, #28]
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	2319      	movs	r3, #25
 8004c76:	2201      	movs	r2, #1
 8004c78:	4988      	ldr	r1, [pc, #544]	@ (8004e9c <HAL_I2C_IsDeviceReady+0x254>)
 8004c7a:	68f8      	ldr	r0, [r7, #12]
 8004c7c:	f000 fa90 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d001      	beq.n	8004c8a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004c86:	2302      	movs	r3, #2
 8004c88:	e104      	b.n	8004e94 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d101      	bne.n	8004c98 <HAL_I2C_IsDeviceReady+0x50>
 8004c94:	2302      	movs	r3, #2
 8004c96:	e0fd      	b.n	8004e94 <HAL_I2C_IsDeviceReady+0x24c>
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d007      	beq.n	8004cbe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f042 0201 	orr.w	r2, r2, #1
 8004cbc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ccc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2224      	movs	r2, #36	@ 0x24
 8004cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	4a70      	ldr	r2, [pc, #448]	@ (8004ea0 <HAL_I2C_IsDeviceReady+0x258>)
 8004ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cf0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	9300      	str	r3, [sp, #0]
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004cfe:	68f8      	ldr	r0, [r7, #12]
 8004d00:	f000 fa4e 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d00d      	beq.n	8004d26 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d18:	d103      	bne.n	8004d22 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d20:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e0b6      	b.n	8004e94 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d26:	897b      	ldrh	r3, [r7, #10]
 8004d28:	b2db      	uxtb	r3, r3
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004d34:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004d36:	f7fe ff8d 	bl	8003c54 <HAL_GetTick>
 8004d3a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	695b      	ldr	r3, [r3, #20]
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	bf0c      	ite	eq
 8004d4a:	2301      	moveq	r3, #1
 8004d4c:	2300      	movne	r3, #0
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	695b      	ldr	r3, [r3, #20]
 8004d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d60:	bf0c      	ite	eq
 8004d62:	2301      	moveq	r3, #1
 8004d64:	2300      	movne	r3, #0
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004d6a:	e025      	b.n	8004db8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004d6c:	f7fe ff72 	bl	8003c54 <HAL_GetTick>
 8004d70:	4602      	mov	r2, r0
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	683a      	ldr	r2, [r7, #0]
 8004d78:	429a      	cmp	r2, r3
 8004d7a:	d302      	bcc.n	8004d82 <HAL_I2C_IsDeviceReady+0x13a>
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d103      	bne.n	8004d8a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	22a0      	movs	r2, #160	@ 0xa0
 8004d86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	695b      	ldr	r3, [r3, #20]
 8004d90:	f003 0302 	and.w	r3, r3, #2
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	bf0c      	ite	eq
 8004d98:	2301      	moveq	r3, #1
 8004d9a:	2300      	movne	r3, #0
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dae:	bf0c      	ite	eq
 8004db0:	2301      	moveq	r3, #1
 8004db2:	2300      	movne	r3, #0
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2ba0      	cmp	r3, #160	@ 0xa0
 8004dc2:	d005      	beq.n	8004dd0 <HAL_I2C_IsDeviceReady+0x188>
 8004dc4:	7dfb      	ldrb	r3, [r7, #23]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d102      	bne.n	8004dd0 <HAL_I2C_IsDeviceReady+0x188>
 8004dca:	7dbb      	ldrb	r3, [r7, #22]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d0cd      	beq.n	8004d6c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	f003 0302 	and.w	r3, r3, #2
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d129      	bne.n	8004e3a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004df4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004df6:	2300      	movs	r3, #0
 8004df8:	613b      	str	r3, [r7, #16]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	695b      	ldr	r3, [r3, #20]
 8004e00:	613b      	str	r3, [r7, #16]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	613b      	str	r3, [r7, #16]
 8004e0a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	9300      	str	r3, [sp, #0]
 8004e10:	2319      	movs	r3, #25
 8004e12:	2201      	movs	r2, #1
 8004e14:	4921      	ldr	r1, [pc, #132]	@ (8004e9c <HAL_I2C_IsDeviceReady+0x254>)
 8004e16:	68f8      	ldr	r0, [r7, #12]
 8004e18:	f000 f9c2 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d001      	beq.n	8004e26 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e036      	b.n	8004e94 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004e36:	2300      	movs	r3, #0
 8004e38:	e02c      	b.n	8004e94 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e48:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e52:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	9300      	str	r3, [sp, #0]
 8004e58:	2319      	movs	r3, #25
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	490f      	ldr	r1, [pc, #60]	@ (8004e9c <HAL_I2C_IsDeviceReady+0x254>)
 8004e5e:	68f8      	ldr	r0, [r7, #12]
 8004e60:	f000 f99e 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d001      	beq.n	8004e6e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e012      	b.n	8004e94 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	3301      	adds	r3, #1
 8004e72:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	f4ff af32 	bcc.w	8004ce2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2220      	movs	r2, #32
 8004e82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e000      	b.n	8004e94 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004e92:	2302      	movs	r3, #2
  }
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3720      	adds	r7, #32
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	00100002 	.word	0x00100002
 8004ea0:	ffff0000 	.word	0xffff0000

08004ea4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b088      	sub	sp, #32
 8004ea8:	af02      	add	r7, sp, #8
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	4608      	mov	r0, r1
 8004eae:	4611      	mov	r1, r2
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	817b      	strh	r3, [r7, #10]
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	813b      	strh	r3, [r7, #8]
 8004eba:	4613      	mov	r3, r2
 8004ebc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ecc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed0:	9300      	str	r3, [sp, #0]
 8004ed2:	6a3b      	ldr	r3, [r7, #32]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f000 f960 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00d      	beq.n	8004f02 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ef0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ef4:	d103      	bne.n	8004efe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004efc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	e05f      	b.n	8004fc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f02:	897b      	ldrh	r3, [r7, #10]
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	461a      	mov	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004f10:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f14:	6a3a      	ldr	r2, [r7, #32]
 8004f16:	492d      	ldr	r1, [pc, #180]	@ (8004fcc <I2C_RequestMemoryWrite+0x128>)
 8004f18:	68f8      	ldr	r0, [r7, #12]
 8004f1a:	f000 f9bb 	bl	8005294 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e04c      	b.n	8004fc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f28:	2300      	movs	r3, #0
 8004f2a:	617b      	str	r3, [r7, #20]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	617b      	str	r3, [r7, #20]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	617b      	str	r3, [r7, #20]
 8004f3c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f40:	6a39      	ldr	r1, [r7, #32]
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f000 fa46 	bl	80053d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00d      	beq.n	8004f6a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	d107      	bne.n	8004f66 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e02b      	b.n	8004fc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f6a:	88fb      	ldrh	r3, [r7, #6]
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d105      	bne.n	8004f7c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f70:	893b      	ldrh	r3, [r7, #8]
 8004f72:	b2da      	uxtb	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	611a      	str	r2, [r3, #16]
 8004f7a:	e021      	b.n	8004fc0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f7c:	893b      	ldrh	r3, [r7, #8]
 8004f7e:	0a1b      	lsrs	r3, r3, #8
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	b2da      	uxtb	r2, r3
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f8c:	6a39      	ldr	r1, [r7, #32]
 8004f8e:	68f8      	ldr	r0, [r7, #12]
 8004f90:	f000 fa20 	bl	80053d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00d      	beq.n	8004fb6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9e:	2b04      	cmp	r3, #4
 8004fa0:	d107      	bne.n	8004fb2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fb0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e005      	b.n	8004fc2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004fb6:	893b      	ldrh	r3, [r7, #8]
 8004fb8:	b2da      	uxtb	r2, r3
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3718      	adds	r7, #24
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	00010002 	.word	0x00010002

08004fd0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b088      	sub	sp, #32
 8004fd4:	af02      	add	r7, sp, #8
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	4608      	mov	r0, r1
 8004fda:	4611      	mov	r1, r2
 8004fdc:	461a      	mov	r2, r3
 8004fde:	4603      	mov	r3, r0
 8004fe0:	817b      	strh	r3, [r7, #10]
 8004fe2:	460b      	mov	r3, r1
 8004fe4:	813b      	strh	r3, [r7, #8]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ff8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005008:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800500a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800500c:	9300      	str	r3, [sp, #0]
 800500e:	6a3b      	ldr	r3, [r7, #32]
 8005010:	2200      	movs	r2, #0
 8005012:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005016:	68f8      	ldr	r0, [r7, #12]
 8005018:	f000 f8c2 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00d      	beq.n	800503e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800502c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005030:	d103      	bne.n	800503a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005038:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e0aa      	b.n	8005194 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800503e:	897b      	ldrh	r3, [r7, #10]
 8005040:	b2db      	uxtb	r3, r3
 8005042:	461a      	mov	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800504c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800504e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005050:	6a3a      	ldr	r2, [r7, #32]
 8005052:	4952      	ldr	r1, [pc, #328]	@ (800519c <I2C_RequestMemoryRead+0x1cc>)
 8005054:	68f8      	ldr	r0, [r7, #12]
 8005056:	f000 f91d 	bl	8005294 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d001      	beq.n	8005064 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e097      	b.n	8005194 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005064:	2300      	movs	r3, #0
 8005066:	617b      	str	r3, [r7, #20]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	617b      	str	r3, [r7, #20]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	617b      	str	r3, [r7, #20]
 8005078:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800507a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800507c:	6a39      	ldr	r1, [r7, #32]
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f000 f9a8 	bl	80053d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00d      	beq.n	80050a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508e:	2b04      	cmp	r3, #4
 8005090:	d107      	bne.n	80050a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e076      	b.n	8005194 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050a6:	88fb      	ldrh	r3, [r7, #6]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d105      	bne.n	80050b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050ac:	893b      	ldrh	r3, [r7, #8]
 80050ae:	b2da      	uxtb	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	611a      	str	r2, [r3, #16]
 80050b6:	e021      	b.n	80050fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80050b8:	893b      	ldrh	r3, [r7, #8]
 80050ba:	0a1b      	lsrs	r3, r3, #8
 80050bc:	b29b      	uxth	r3, r3
 80050be:	b2da      	uxtb	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c8:	6a39      	ldr	r1, [r7, #32]
 80050ca:	68f8      	ldr	r0, [r7, #12]
 80050cc:	f000 f982 	bl	80053d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00d      	beq.n	80050f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050da:	2b04      	cmp	r3, #4
 80050dc:	d107      	bne.n	80050ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e050      	b.n	8005194 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050f2:	893b      	ldrh	r3, [r7, #8]
 80050f4:	b2da      	uxtb	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050fe:	6a39      	ldr	r1, [r7, #32]
 8005100:	68f8      	ldr	r0, [r7, #12]
 8005102:	f000 f967 	bl	80053d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00d      	beq.n	8005128 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005110:	2b04      	cmp	r3, #4
 8005112:	d107      	bne.n	8005124 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005122:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e035      	b.n	8005194 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005136:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	6a3b      	ldr	r3, [r7, #32]
 800513e:	2200      	movs	r2, #0
 8005140:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005144:	68f8      	ldr	r0, [r7, #12]
 8005146:	f000 f82b 	bl	80051a0 <I2C_WaitOnFlagUntilTimeout>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d00d      	beq.n	800516c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800515a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800515e:	d103      	bne.n	8005168 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005166:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e013      	b.n	8005194 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800516c:	897b      	ldrh	r3, [r7, #10]
 800516e:	b2db      	uxtb	r3, r3
 8005170:	f043 0301 	orr.w	r3, r3, #1
 8005174:	b2da      	uxtb	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800517c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517e:	6a3a      	ldr	r2, [r7, #32]
 8005180:	4906      	ldr	r1, [pc, #24]	@ (800519c <I2C_RequestMemoryRead+0x1cc>)
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 f886 	bl	8005294 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e000      	b.n	8005194 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005192:	2300      	movs	r3, #0
}
 8005194:	4618      	mov	r0, r3
 8005196:	3718      	adds	r7, #24
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	00010002 	.word	0x00010002

080051a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	603b      	str	r3, [r7, #0]
 80051ac:	4613      	mov	r3, r2
 80051ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051b0:	e048      	b.n	8005244 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051b8:	d044      	beq.n	8005244 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051ba:	f7fe fd4b 	bl	8003c54 <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	683a      	ldr	r2, [r7, #0]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d302      	bcc.n	80051d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d139      	bne.n	8005244 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	0c1b      	lsrs	r3, r3, #16
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d10d      	bne.n	80051f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	695b      	ldr	r3, [r3, #20]
 80051e0:	43da      	mvns	r2, r3
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	4013      	ands	r3, r2
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	bf0c      	ite	eq
 80051ec:	2301      	moveq	r3, #1
 80051ee:	2300      	movne	r3, #0
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	461a      	mov	r2, r3
 80051f4:	e00c      	b.n	8005210 <I2C_WaitOnFlagUntilTimeout+0x70>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	43da      	mvns	r2, r3
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	4013      	ands	r3, r2
 8005202:	b29b      	uxth	r3, r3
 8005204:	2b00      	cmp	r3, #0
 8005206:	bf0c      	ite	eq
 8005208:	2301      	moveq	r3, #1
 800520a:	2300      	movne	r3, #0
 800520c:	b2db      	uxtb	r3, r3
 800520e:	461a      	mov	r2, r3
 8005210:	79fb      	ldrb	r3, [r7, #7]
 8005212:	429a      	cmp	r2, r3
 8005214:	d116      	bne.n	8005244 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2220      	movs	r2, #32
 8005220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005230:	f043 0220 	orr.w	r2, r3, #32
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e023      	b.n	800528c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	0c1b      	lsrs	r3, r3, #16
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b01      	cmp	r3, #1
 800524c:	d10d      	bne.n	800526a <I2C_WaitOnFlagUntilTimeout+0xca>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	695b      	ldr	r3, [r3, #20]
 8005254:	43da      	mvns	r2, r3
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	4013      	ands	r3, r2
 800525a:	b29b      	uxth	r3, r3
 800525c:	2b00      	cmp	r3, #0
 800525e:	bf0c      	ite	eq
 8005260:	2301      	moveq	r3, #1
 8005262:	2300      	movne	r3, #0
 8005264:	b2db      	uxtb	r3, r3
 8005266:	461a      	mov	r2, r3
 8005268:	e00c      	b.n	8005284 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	43da      	mvns	r2, r3
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	4013      	ands	r3, r2
 8005276:	b29b      	uxth	r3, r3
 8005278:	2b00      	cmp	r3, #0
 800527a:	bf0c      	ite	eq
 800527c:	2301      	moveq	r3, #1
 800527e:	2300      	movne	r3, #0
 8005280:	b2db      	uxtb	r3, r3
 8005282:	461a      	mov	r2, r3
 8005284:	79fb      	ldrb	r3, [r7, #7]
 8005286:	429a      	cmp	r2, r3
 8005288:	d093      	beq.n	80051b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800528a:	2300      	movs	r3, #0
}
 800528c:	4618      	mov	r0, r3
 800528e:	3710      	adds	r7, #16
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	607a      	str	r2, [r7, #4]
 80052a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052a2:	e071      	b.n	8005388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	695b      	ldr	r3, [r3, #20]
 80052aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052b2:	d123      	bne.n	80052fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2220      	movs	r2, #32
 80052d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2200      	movs	r2, #0
 80052e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e8:	f043 0204 	orr.w	r2, r3, #4
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e067      	b.n	80053cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005302:	d041      	beq.n	8005388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005304:	f7fe fca6 	bl	8003c54 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	429a      	cmp	r2, r3
 8005312:	d302      	bcc.n	800531a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d136      	bne.n	8005388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	0c1b      	lsrs	r3, r3, #16
 800531e:	b2db      	uxtb	r3, r3
 8005320:	2b01      	cmp	r3, #1
 8005322:	d10c      	bne.n	800533e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	43da      	mvns	r2, r3
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	4013      	ands	r3, r2
 8005330:	b29b      	uxth	r3, r3
 8005332:	2b00      	cmp	r3, #0
 8005334:	bf14      	ite	ne
 8005336:	2301      	movne	r3, #1
 8005338:	2300      	moveq	r3, #0
 800533a:	b2db      	uxtb	r3, r3
 800533c:	e00b      	b.n	8005356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	43da      	mvns	r2, r3
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	4013      	ands	r3, r2
 800534a:	b29b      	uxth	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	bf14      	ite	ne
 8005350:	2301      	movne	r3, #1
 8005352:	2300      	moveq	r3, #0
 8005354:	b2db      	uxtb	r3, r3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d016      	beq.n	8005388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2220      	movs	r2, #32
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005374:	f043 0220 	orr.w	r2, r3, #32
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e021      	b.n	80053cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	0c1b      	lsrs	r3, r3, #16
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b01      	cmp	r3, #1
 8005390:	d10c      	bne.n	80053ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	695b      	ldr	r3, [r3, #20]
 8005398:	43da      	mvns	r2, r3
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	4013      	ands	r3, r2
 800539e:	b29b      	uxth	r3, r3
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	bf14      	ite	ne
 80053a4:	2301      	movne	r3, #1
 80053a6:	2300      	moveq	r3, #0
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	e00b      	b.n	80053c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	43da      	mvns	r2, r3
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	4013      	ands	r3, r2
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	bf14      	ite	ne
 80053be:	2301      	movne	r3, #1
 80053c0:	2300      	moveq	r3, #0
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	f47f af6d 	bne.w	80052a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3710      	adds	r7, #16
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	60f8      	str	r0, [r7, #12]
 80053dc:	60b9      	str	r1, [r7, #8]
 80053de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053e0:	e034      	b.n	800544c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053e2:	68f8      	ldr	r0, [r7, #12]
 80053e4:	f000 f8e3 	bl	80055ae <I2C_IsAcknowledgeFailed>
 80053e8:	4603      	mov	r3, r0
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d001      	beq.n	80053f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e034      	b.n	800545c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f8:	d028      	beq.n	800544c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053fa:	f7fe fc2b 	bl	8003c54 <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	68ba      	ldr	r2, [r7, #8]
 8005406:	429a      	cmp	r2, r3
 8005408:	d302      	bcc.n	8005410 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d11d      	bne.n	800544c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800541a:	2b80      	cmp	r3, #128	@ 0x80
 800541c:	d016      	beq.n	800544c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2200      	movs	r2, #0
 8005422:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2220      	movs	r2, #32
 8005428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005438:	f043 0220 	orr.w	r2, r3, #32
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e007      	b.n	800545c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	695b      	ldr	r3, [r3, #20]
 8005452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005456:	2b80      	cmp	r3, #128	@ 0x80
 8005458:	d1c3      	bne.n	80053e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3710      	adds	r7, #16
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b084      	sub	sp, #16
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005470:	e034      	b.n	80054dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005472:	68f8      	ldr	r0, [r7, #12]
 8005474:	f000 f89b 	bl	80055ae <I2C_IsAcknowledgeFailed>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d001      	beq.n	8005482 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e034      	b.n	80054ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005488:	d028      	beq.n	80054dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800548a:	f7fe fbe3 	bl	8003c54 <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	68ba      	ldr	r2, [r7, #8]
 8005496:	429a      	cmp	r2, r3
 8005498:	d302      	bcc.n	80054a0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d11d      	bne.n	80054dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	f003 0304 	and.w	r3, r3, #4
 80054aa:	2b04      	cmp	r3, #4
 80054ac:	d016      	beq.n	80054dc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2220      	movs	r2, #32
 80054b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c8:	f043 0220 	orr.w	r2, r3, #32
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e007      	b.n	80054ec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	f003 0304 	and.w	r3, r3, #4
 80054e6:	2b04      	cmp	r3, #4
 80054e8:	d1c3      	bne.n	8005472 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80054ea:	2300      	movs	r3, #0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3710      	adds	r7, #16
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005500:	e049      	b.n	8005596 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	695b      	ldr	r3, [r3, #20]
 8005508:	f003 0310 	and.w	r3, r3, #16
 800550c:	2b10      	cmp	r3, #16
 800550e:	d119      	bne.n	8005544 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f06f 0210 	mvn.w	r2, #16
 8005518:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2220      	movs	r2, #32
 8005524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e030      	b.n	80055a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005544:	f7fe fb86 	bl	8003c54 <HAL_GetTick>
 8005548:	4602      	mov	r2, r0
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	68ba      	ldr	r2, [r7, #8]
 8005550:	429a      	cmp	r2, r3
 8005552:	d302      	bcc.n	800555a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d11d      	bne.n	8005596 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	695b      	ldr	r3, [r3, #20]
 8005560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005564:	2b40      	cmp	r3, #64	@ 0x40
 8005566:	d016      	beq.n	8005596 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2220      	movs	r2, #32
 8005572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005582:	f043 0220 	orr.w	r2, r3, #32
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e007      	b.n	80055a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055a0:	2b40      	cmp	r3, #64	@ 0x40
 80055a2:	d1ae      	bne.n	8005502 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80055ae:	b480      	push	{r7}
 80055b0:	b083      	sub	sp, #12
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055c4:	d11b      	bne.n	80055fe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80055ce:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2220      	movs	r2, #32
 80055da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ea:	f043 0204 	orr.w	r2, r3, #4
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e000      	b.n	8005600 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	370c      	adds	r7, #12
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e267      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d075      	beq.n	8005716 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800562a:	4b88      	ldr	r3, [pc, #544]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	f003 030c 	and.w	r3, r3, #12
 8005632:	2b04      	cmp	r3, #4
 8005634:	d00c      	beq.n	8005650 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005636:	4b85      	ldr	r3, [pc, #532]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800563e:	2b08      	cmp	r3, #8
 8005640:	d112      	bne.n	8005668 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005642:	4b82      	ldr	r3, [pc, #520]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800564a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800564e:	d10b      	bne.n	8005668 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005650:	4b7e      	ldr	r3, [pc, #504]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d05b      	beq.n	8005714 <HAL_RCC_OscConfig+0x108>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d157      	bne.n	8005714 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e242      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005670:	d106      	bne.n	8005680 <HAL_RCC_OscConfig+0x74>
 8005672:	4b76      	ldr	r3, [pc, #472]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a75      	ldr	r2, [pc, #468]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800567c:	6013      	str	r3, [r2, #0]
 800567e:	e01d      	b.n	80056bc <HAL_RCC_OscConfig+0xb0>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005688:	d10c      	bne.n	80056a4 <HAL_RCC_OscConfig+0x98>
 800568a:	4b70      	ldr	r3, [pc, #448]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a6f      	ldr	r2, [pc, #444]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005690:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005694:	6013      	str	r3, [r2, #0]
 8005696:	4b6d      	ldr	r3, [pc, #436]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a6c      	ldr	r2, [pc, #432]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 800569c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056a0:	6013      	str	r3, [r2, #0]
 80056a2:	e00b      	b.n	80056bc <HAL_RCC_OscConfig+0xb0>
 80056a4:	4b69      	ldr	r3, [pc, #420]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a68      	ldr	r2, [pc, #416]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 80056aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056ae:	6013      	str	r3, [r2, #0]
 80056b0:	4b66      	ldr	r3, [pc, #408]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a65      	ldr	r2, [pc, #404]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 80056b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d013      	beq.n	80056ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056c4:	f7fe fac6 	bl	8003c54 <HAL_GetTick>
 80056c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056ca:	e008      	b.n	80056de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056cc:	f7fe fac2 	bl	8003c54 <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	2b64      	cmp	r3, #100	@ 0x64
 80056d8:	d901      	bls.n	80056de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e207      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056de:	4b5b      	ldr	r3, [pc, #364]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d0f0      	beq.n	80056cc <HAL_RCC_OscConfig+0xc0>
 80056ea:	e014      	b.n	8005716 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ec:	f7fe fab2 	bl	8003c54 <HAL_GetTick>
 80056f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056f2:	e008      	b.n	8005706 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056f4:	f7fe faae 	bl	8003c54 <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	2b64      	cmp	r3, #100	@ 0x64
 8005700:	d901      	bls.n	8005706 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e1f3      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005706:	4b51      	ldr	r3, [pc, #324]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1f0      	bne.n	80056f4 <HAL_RCC_OscConfig+0xe8>
 8005712:	e000      	b.n	8005716 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005714:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d063      	beq.n	80057ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005722:	4b4a      	ldr	r3, [pc, #296]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f003 030c 	and.w	r3, r3, #12
 800572a:	2b00      	cmp	r3, #0
 800572c:	d00b      	beq.n	8005746 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800572e:	4b47      	ldr	r3, [pc, #284]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005736:	2b08      	cmp	r3, #8
 8005738:	d11c      	bne.n	8005774 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800573a:	4b44      	ldr	r3, [pc, #272]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d116      	bne.n	8005774 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005746:	4b41      	ldr	r3, [pc, #260]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0302 	and.w	r3, r3, #2
 800574e:	2b00      	cmp	r3, #0
 8005750:	d005      	beq.n	800575e <HAL_RCC_OscConfig+0x152>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	2b01      	cmp	r3, #1
 8005758:	d001      	beq.n	800575e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e1c7      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800575e:	4b3b      	ldr	r3, [pc, #236]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	4937      	ldr	r1, [pc, #220]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 800576e:	4313      	orrs	r3, r2
 8005770:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005772:	e03a      	b.n	80057ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d020      	beq.n	80057be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800577c:	4b34      	ldr	r3, [pc, #208]	@ (8005850 <HAL_RCC_OscConfig+0x244>)
 800577e:	2201      	movs	r2, #1
 8005780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005782:	f7fe fa67 	bl	8003c54 <HAL_GetTick>
 8005786:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005788:	e008      	b.n	800579c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800578a:	f7fe fa63 	bl	8003c54 <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d901      	bls.n	800579c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e1a8      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800579c:	4b2b      	ldr	r3, [pc, #172]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0302 	and.w	r3, r3, #2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d0f0      	beq.n	800578a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057a8:	4b28      	ldr	r3, [pc, #160]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	00db      	lsls	r3, r3, #3
 80057b6:	4925      	ldr	r1, [pc, #148]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	600b      	str	r3, [r1, #0]
 80057bc:	e015      	b.n	80057ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057be:	4b24      	ldr	r3, [pc, #144]	@ (8005850 <HAL_RCC_OscConfig+0x244>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c4:	f7fe fa46 	bl	8003c54 <HAL_GetTick>
 80057c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057ca:	e008      	b.n	80057de <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057cc:	f7fe fa42 	bl	8003c54 <HAL_GetTick>
 80057d0:	4602      	mov	r2, r0
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d901      	bls.n	80057de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e187      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057de:	4b1b      	ldr	r3, [pc, #108]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d1f0      	bne.n	80057cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 0308 	and.w	r3, r3, #8
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d036      	beq.n	8005864 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d016      	beq.n	800582c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057fe:	4b15      	ldr	r3, [pc, #84]	@ (8005854 <HAL_RCC_OscConfig+0x248>)
 8005800:	2201      	movs	r2, #1
 8005802:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005804:	f7fe fa26 	bl	8003c54 <HAL_GetTick>
 8005808:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800580a:	e008      	b.n	800581e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800580c:	f7fe fa22 	bl	8003c54 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d901      	bls.n	800581e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e167      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800581e:	4b0b      	ldr	r3, [pc, #44]	@ (800584c <HAL_RCC_OscConfig+0x240>)
 8005820:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b00      	cmp	r3, #0
 8005828:	d0f0      	beq.n	800580c <HAL_RCC_OscConfig+0x200>
 800582a:	e01b      	b.n	8005864 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800582c:	4b09      	ldr	r3, [pc, #36]	@ (8005854 <HAL_RCC_OscConfig+0x248>)
 800582e:	2200      	movs	r2, #0
 8005830:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005832:	f7fe fa0f 	bl	8003c54 <HAL_GetTick>
 8005836:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005838:	e00e      	b.n	8005858 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800583a:	f7fe fa0b 	bl	8003c54 <HAL_GetTick>
 800583e:	4602      	mov	r2, r0
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	1ad3      	subs	r3, r2, r3
 8005844:	2b02      	cmp	r3, #2
 8005846:	d907      	bls.n	8005858 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005848:	2303      	movs	r3, #3
 800584a:	e150      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
 800584c:	40023800 	.word	0x40023800
 8005850:	42470000 	.word	0x42470000
 8005854:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005858:	4b88      	ldr	r3, [pc, #544]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 800585a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800585c:	f003 0302 	and.w	r3, r3, #2
 8005860:	2b00      	cmp	r3, #0
 8005862:	d1ea      	bne.n	800583a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0304 	and.w	r3, r3, #4
 800586c:	2b00      	cmp	r3, #0
 800586e:	f000 8097 	beq.w	80059a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005872:	2300      	movs	r3, #0
 8005874:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005876:	4b81      	ldr	r3, [pc, #516]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800587a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d10f      	bne.n	80058a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005882:	2300      	movs	r3, #0
 8005884:	60bb      	str	r3, [r7, #8]
 8005886:	4b7d      	ldr	r3, [pc, #500]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588a:	4a7c      	ldr	r2, [pc, #496]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 800588c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005890:	6413      	str	r3, [r2, #64]	@ 0x40
 8005892:	4b7a      	ldr	r3, [pc, #488]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800589a:	60bb      	str	r3, [r7, #8]
 800589c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800589e:	2301      	movs	r3, #1
 80058a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058a2:	4b77      	ldr	r3, [pc, #476]	@ (8005a80 <HAL_RCC_OscConfig+0x474>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d118      	bne.n	80058e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058ae:	4b74      	ldr	r3, [pc, #464]	@ (8005a80 <HAL_RCC_OscConfig+0x474>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4a73      	ldr	r2, [pc, #460]	@ (8005a80 <HAL_RCC_OscConfig+0x474>)
 80058b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058ba:	f7fe f9cb 	bl	8003c54 <HAL_GetTick>
 80058be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058c0:	e008      	b.n	80058d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058c2:	f7fe f9c7 	bl	8003c54 <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d901      	bls.n	80058d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e10c      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058d4:	4b6a      	ldr	r3, [pc, #424]	@ (8005a80 <HAL_RCC_OscConfig+0x474>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d0f0      	beq.n	80058c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d106      	bne.n	80058f6 <HAL_RCC_OscConfig+0x2ea>
 80058e8:	4b64      	ldr	r3, [pc, #400]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 80058ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058ec:	4a63      	ldr	r2, [pc, #396]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 80058ee:	f043 0301 	orr.w	r3, r3, #1
 80058f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80058f4:	e01c      	b.n	8005930 <HAL_RCC_OscConfig+0x324>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	2b05      	cmp	r3, #5
 80058fc:	d10c      	bne.n	8005918 <HAL_RCC_OscConfig+0x30c>
 80058fe:	4b5f      	ldr	r3, [pc, #380]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005902:	4a5e      	ldr	r2, [pc, #376]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005904:	f043 0304 	orr.w	r3, r3, #4
 8005908:	6713      	str	r3, [r2, #112]	@ 0x70
 800590a:	4b5c      	ldr	r3, [pc, #368]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 800590c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800590e:	4a5b      	ldr	r2, [pc, #364]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005910:	f043 0301 	orr.w	r3, r3, #1
 8005914:	6713      	str	r3, [r2, #112]	@ 0x70
 8005916:	e00b      	b.n	8005930 <HAL_RCC_OscConfig+0x324>
 8005918:	4b58      	ldr	r3, [pc, #352]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 800591a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800591c:	4a57      	ldr	r2, [pc, #348]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 800591e:	f023 0301 	bic.w	r3, r3, #1
 8005922:	6713      	str	r3, [r2, #112]	@ 0x70
 8005924:	4b55      	ldr	r3, [pc, #340]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005928:	4a54      	ldr	r2, [pc, #336]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 800592a:	f023 0304 	bic.w	r3, r3, #4
 800592e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d015      	beq.n	8005964 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005938:	f7fe f98c 	bl	8003c54 <HAL_GetTick>
 800593c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800593e:	e00a      	b.n	8005956 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005940:	f7fe f988 	bl	8003c54 <HAL_GetTick>
 8005944:	4602      	mov	r2, r0
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800594e:	4293      	cmp	r3, r2
 8005950:	d901      	bls.n	8005956 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	e0cb      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005956:	4b49      	ldr	r3, [pc, #292]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800595a:	f003 0302 	and.w	r3, r3, #2
 800595e:	2b00      	cmp	r3, #0
 8005960:	d0ee      	beq.n	8005940 <HAL_RCC_OscConfig+0x334>
 8005962:	e014      	b.n	800598e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005964:	f7fe f976 	bl	8003c54 <HAL_GetTick>
 8005968:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800596a:	e00a      	b.n	8005982 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800596c:	f7fe f972 	bl	8003c54 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800597a:	4293      	cmp	r3, r2
 800597c:	d901      	bls.n	8005982 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e0b5      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005982:	4b3e      	ldr	r3, [pc, #248]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1ee      	bne.n	800596c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800598e:	7dfb      	ldrb	r3, [r7, #23]
 8005990:	2b01      	cmp	r3, #1
 8005992:	d105      	bne.n	80059a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005994:	4b39      	ldr	r3, [pc, #228]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005998:	4a38      	ldr	r2, [pc, #224]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 800599a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800599e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f000 80a1 	beq.w	8005aec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059aa:	4b34      	ldr	r3, [pc, #208]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f003 030c 	and.w	r3, r3, #12
 80059b2:	2b08      	cmp	r3, #8
 80059b4:	d05c      	beq.n	8005a70 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d141      	bne.n	8005a42 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059be:	4b31      	ldr	r3, [pc, #196]	@ (8005a84 <HAL_RCC_OscConfig+0x478>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059c4:	f7fe f946 	bl	8003c54 <HAL_GetTick>
 80059c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059ca:	e008      	b.n	80059de <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059cc:	f7fe f942 	bl	8003c54 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e087      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059de:	4b27      	ldr	r3, [pc, #156]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1f0      	bne.n	80059cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	69da      	ldr	r2, [r3, #28]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	431a      	orrs	r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f8:	019b      	lsls	r3, r3, #6
 80059fa:	431a      	orrs	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a00:	085b      	lsrs	r3, r3, #1
 8005a02:	3b01      	subs	r3, #1
 8005a04:	041b      	lsls	r3, r3, #16
 8005a06:	431a      	orrs	r2, r3
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0c:	061b      	lsls	r3, r3, #24
 8005a0e:	491b      	ldr	r1, [pc, #108]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005a10:	4313      	orrs	r3, r2
 8005a12:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a14:	4b1b      	ldr	r3, [pc, #108]	@ (8005a84 <HAL_RCC_OscConfig+0x478>)
 8005a16:	2201      	movs	r2, #1
 8005a18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a1a:	f7fe f91b 	bl	8003c54 <HAL_GetTick>
 8005a1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a20:	e008      	b.n	8005a34 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a22:	f7fe f917 	bl	8003c54 <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d901      	bls.n	8005a34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005a30:	2303      	movs	r3, #3
 8005a32:	e05c      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a34:	4b11      	ldr	r3, [pc, #68]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d0f0      	beq.n	8005a22 <HAL_RCC_OscConfig+0x416>
 8005a40:	e054      	b.n	8005aec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a42:	4b10      	ldr	r3, [pc, #64]	@ (8005a84 <HAL_RCC_OscConfig+0x478>)
 8005a44:	2200      	movs	r2, #0
 8005a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a48:	f7fe f904 	bl	8003c54 <HAL_GetTick>
 8005a4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a4e:	e008      	b.n	8005a62 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a50:	f7fe f900 	bl	8003c54 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d901      	bls.n	8005a62 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e045      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a62:	4b06      	ldr	r3, [pc, #24]	@ (8005a7c <HAL_RCC_OscConfig+0x470>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1f0      	bne.n	8005a50 <HAL_RCC_OscConfig+0x444>
 8005a6e:	e03d      	b.n	8005aec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d107      	bne.n	8005a88 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e038      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
 8005a7c:	40023800 	.word	0x40023800
 8005a80:	40007000 	.word	0x40007000
 8005a84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a88:	4b1b      	ldr	r3, [pc, #108]	@ (8005af8 <HAL_RCC_OscConfig+0x4ec>)
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d028      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d121      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d11a      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ab2:	68fa      	ldr	r2, [r7, #12]
 8005ab4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005ab8:	4013      	ands	r3, r2
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005abe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d111      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ace:	085b      	lsrs	r3, r3, #1
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d107      	bne.n	8005ae8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d001      	beq.n	8005aec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e000      	b.n	8005aee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3718      	adds	r7, #24
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	40023800 	.word	0x40023800

08005afc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d101      	bne.n	8005b10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e0cc      	b.n	8005caa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b10:	4b68      	ldr	r3, [pc, #416]	@ (8005cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f003 0307 	and.w	r3, r3, #7
 8005b18:	683a      	ldr	r2, [r7, #0]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d90c      	bls.n	8005b38 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b1e:	4b65      	ldr	r3, [pc, #404]	@ (8005cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b20:	683a      	ldr	r2, [r7, #0]
 8005b22:	b2d2      	uxtb	r2, r2
 8005b24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b26:	4b63      	ldr	r3, [pc, #396]	@ (8005cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0307 	and.w	r3, r3, #7
 8005b2e:	683a      	ldr	r2, [r7, #0]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d001      	beq.n	8005b38 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005b34:	2301      	movs	r3, #1
 8005b36:	e0b8      	b.n	8005caa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0302 	and.w	r3, r3, #2
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d020      	beq.n	8005b86 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0304 	and.w	r3, r3, #4
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d005      	beq.n	8005b5c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b50:	4b59      	ldr	r3, [pc, #356]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	4a58      	ldr	r2, [pc, #352]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b56:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005b5a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 0308 	and.w	r3, r3, #8
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d005      	beq.n	8005b74 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b68:	4b53      	ldr	r3, [pc, #332]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	4a52      	ldr	r2, [pc, #328]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b6e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005b72:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b74:	4b50      	ldr	r3, [pc, #320]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	494d      	ldr	r1, [pc, #308]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d044      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d107      	bne.n	8005baa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b9a:	4b47      	ldr	r3, [pc, #284]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d119      	bne.n	8005bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e07f      	b.n	8005caa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d003      	beq.n	8005bba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005bb6:	2b03      	cmp	r3, #3
 8005bb8:	d107      	bne.n	8005bca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bba:	4b3f      	ldr	r3, [pc, #252]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d109      	bne.n	8005bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e06f      	b.n	8005caa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bca:	4b3b      	ldr	r3, [pc, #236]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0302 	and.w	r3, r3, #2
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d101      	bne.n	8005bda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e067      	b.n	8005caa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005bda:	4b37      	ldr	r3, [pc, #220]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f023 0203 	bic.w	r2, r3, #3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	4934      	ldr	r1, [pc, #208]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005be8:	4313      	orrs	r3, r2
 8005bea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005bec:	f7fe f832 	bl	8003c54 <HAL_GetTick>
 8005bf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bf2:	e00a      	b.n	8005c0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bf4:	f7fe f82e 	bl	8003c54 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d901      	bls.n	8005c0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e04f      	b.n	8005caa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c0a:	4b2b      	ldr	r3, [pc, #172]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f003 020c 	and.w	r2, r3, #12
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d1eb      	bne.n	8005bf4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c1c:	4b25      	ldr	r3, [pc, #148]	@ (8005cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0307 	and.w	r3, r3, #7
 8005c24:	683a      	ldr	r2, [r7, #0]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d20c      	bcs.n	8005c44 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c2a:	4b22      	ldr	r3, [pc, #136]	@ (8005cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c2c:	683a      	ldr	r2, [r7, #0]
 8005c2e:	b2d2      	uxtb	r2, r2
 8005c30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c32:	4b20      	ldr	r3, [pc, #128]	@ (8005cb4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0307 	and.w	r3, r3, #7
 8005c3a:	683a      	ldr	r2, [r7, #0]
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d001      	beq.n	8005c44 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e032      	b.n	8005caa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 0304 	and.w	r3, r3, #4
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d008      	beq.n	8005c62 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c50:	4b19      	ldr	r3, [pc, #100]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	4916      	ldr	r1, [pc, #88]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0308 	and.w	r3, r3, #8
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d009      	beq.n	8005c82 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c6e:	4b12      	ldr	r3, [pc, #72]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	00db      	lsls	r3, r3, #3
 8005c7c:	490e      	ldr	r1, [pc, #56]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005c82:	f000 f821 	bl	8005cc8 <HAL_RCC_GetSysClockFreq>
 8005c86:	4602      	mov	r2, r0
 8005c88:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	091b      	lsrs	r3, r3, #4
 8005c8e:	f003 030f 	and.w	r3, r3, #15
 8005c92:	490a      	ldr	r1, [pc, #40]	@ (8005cbc <HAL_RCC_ClockConfig+0x1c0>)
 8005c94:	5ccb      	ldrb	r3, [r1, r3]
 8005c96:	fa22 f303 	lsr.w	r3, r2, r3
 8005c9a:	4a09      	ldr	r2, [pc, #36]	@ (8005cc0 <HAL_RCC_ClockConfig+0x1c4>)
 8005c9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005c9e:	4b09      	ldr	r3, [pc, #36]	@ (8005cc4 <HAL_RCC_ClockConfig+0x1c8>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f7fd ff92 	bl	8003bcc <HAL_InitTick>

  return HAL_OK;
 8005ca8:	2300      	movs	r3, #0
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3710      	adds	r7, #16
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	40023c00 	.word	0x40023c00
 8005cb8:	40023800 	.word	0x40023800
 8005cbc:	0800b790 	.word	0x0800b790
 8005cc0:	20000044 	.word	0x20000044
 8005cc4:	20000048 	.word	0x20000048

08005cc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ccc:	b094      	sub	sp, #80	@ 0x50
 8005cce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ce0:	4b79      	ldr	r3, [pc, #484]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f003 030c 	and.w	r3, r3, #12
 8005ce8:	2b08      	cmp	r3, #8
 8005cea:	d00d      	beq.n	8005d08 <HAL_RCC_GetSysClockFreq+0x40>
 8005cec:	2b08      	cmp	r3, #8
 8005cee:	f200 80e1 	bhi.w	8005eb4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d002      	beq.n	8005cfc <HAL_RCC_GetSysClockFreq+0x34>
 8005cf6:	2b04      	cmp	r3, #4
 8005cf8:	d003      	beq.n	8005d02 <HAL_RCC_GetSysClockFreq+0x3a>
 8005cfa:	e0db      	b.n	8005eb4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005cfc:	4b73      	ldr	r3, [pc, #460]	@ (8005ecc <HAL_RCC_GetSysClockFreq+0x204>)
 8005cfe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d00:	e0db      	b.n	8005eba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d02:	4b73      	ldr	r3, [pc, #460]	@ (8005ed0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005d04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d06:	e0d8      	b.n	8005eba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d08:	4b6f      	ldr	r3, [pc, #444]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d10:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d12:	4b6d      	ldr	r3, [pc, #436]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d063      	beq.n	8005de6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d1e:	4b6a      	ldr	r3, [pc, #424]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	099b      	lsrs	r3, r3, #6
 8005d24:	2200      	movs	r2, #0
 8005d26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d28:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d30:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d32:	2300      	movs	r3, #0
 8005d34:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d36:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005d3a:	4622      	mov	r2, r4
 8005d3c:	462b      	mov	r3, r5
 8005d3e:	f04f 0000 	mov.w	r0, #0
 8005d42:	f04f 0100 	mov.w	r1, #0
 8005d46:	0159      	lsls	r1, r3, #5
 8005d48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d4c:	0150      	lsls	r0, r2, #5
 8005d4e:	4602      	mov	r2, r0
 8005d50:	460b      	mov	r3, r1
 8005d52:	4621      	mov	r1, r4
 8005d54:	1a51      	subs	r1, r2, r1
 8005d56:	6139      	str	r1, [r7, #16]
 8005d58:	4629      	mov	r1, r5
 8005d5a:	eb63 0301 	sbc.w	r3, r3, r1
 8005d5e:	617b      	str	r3, [r7, #20]
 8005d60:	f04f 0200 	mov.w	r2, #0
 8005d64:	f04f 0300 	mov.w	r3, #0
 8005d68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d6c:	4659      	mov	r1, fp
 8005d6e:	018b      	lsls	r3, r1, #6
 8005d70:	4651      	mov	r1, sl
 8005d72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005d76:	4651      	mov	r1, sl
 8005d78:	018a      	lsls	r2, r1, #6
 8005d7a:	4651      	mov	r1, sl
 8005d7c:	ebb2 0801 	subs.w	r8, r2, r1
 8005d80:	4659      	mov	r1, fp
 8005d82:	eb63 0901 	sbc.w	r9, r3, r1
 8005d86:	f04f 0200 	mov.w	r2, #0
 8005d8a:	f04f 0300 	mov.w	r3, #0
 8005d8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005d92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005d96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005d9a:	4690      	mov	r8, r2
 8005d9c:	4699      	mov	r9, r3
 8005d9e:	4623      	mov	r3, r4
 8005da0:	eb18 0303 	adds.w	r3, r8, r3
 8005da4:	60bb      	str	r3, [r7, #8]
 8005da6:	462b      	mov	r3, r5
 8005da8:	eb49 0303 	adc.w	r3, r9, r3
 8005dac:	60fb      	str	r3, [r7, #12]
 8005dae:	f04f 0200 	mov.w	r2, #0
 8005db2:	f04f 0300 	mov.w	r3, #0
 8005db6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005dba:	4629      	mov	r1, r5
 8005dbc:	024b      	lsls	r3, r1, #9
 8005dbe:	4621      	mov	r1, r4
 8005dc0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005dc4:	4621      	mov	r1, r4
 8005dc6:	024a      	lsls	r2, r1, #9
 8005dc8:	4610      	mov	r0, r2
 8005dca:	4619      	mov	r1, r3
 8005dcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dce:	2200      	movs	r2, #0
 8005dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005dd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dd4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005dd8:	f7fa f9fe 	bl	80001d8 <__aeabi_uldivmod>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	460b      	mov	r3, r1
 8005de0:	4613      	mov	r3, r2
 8005de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005de4:	e058      	b.n	8005e98 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005de6:	4b38      	ldr	r3, [pc, #224]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	099b      	lsrs	r3, r3, #6
 8005dec:	2200      	movs	r2, #0
 8005dee:	4618      	mov	r0, r3
 8005df0:	4611      	mov	r1, r2
 8005df2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005df6:	623b      	str	r3, [r7, #32]
 8005df8:	2300      	movs	r3, #0
 8005dfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dfc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005e00:	4642      	mov	r2, r8
 8005e02:	464b      	mov	r3, r9
 8005e04:	f04f 0000 	mov.w	r0, #0
 8005e08:	f04f 0100 	mov.w	r1, #0
 8005e0c:	0159      	lsls	r1, r3, #5
 8005e0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e12:	0150      	lsls	r0, r2, #5
 8005e14:	4602      	mov	r2, r0
 8005e16:	460b      	mov	r3, r1
 8005e18:	4641      	mov	r1, r8
 8005e1a:	ebb2 0a01 	subs.w	sl, r2, r1
 8005e1e:	4649      	mov	r1, r9
 8005e20:	eb63 0b01 	sbc.w	fp, r3, r1
 8005e24:	f04f 0200 	mov.w	r2, #0
 8005e28:	f04f 0300 	mov.w	r3, #0
 8005e2c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005e30:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005e34:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005e38:	ebb2 040a 	subs.w	r4, r2, sl
 8005e3c:	eb63 050b 	sbc.w	r5, r3, fp
 8005e40:	f04f 0200 	mov.w	r2, #0
 8005e44:	f04f 0300 	mov.w	r3, #0
 8005e48:	00eb      	lsls	r3, r5, #3
 8005e4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e4e:	00e2      	lsls	r2, r4, #3
 8005e50:	4614      	mov	r4, r2
 8005e52:	461d      	mov	r5, r3
 8005e54:	4643      	mov	r3, r8
 8005e56:	18e3      	adds	r3, r4, r3
 8005e58:	603b      	str	r3, [r7, #0]
 8005e5a:	464b      	mov	r3, r9
 8005e5c:	eb45 0303 	adc.w	r3, r5, r3
 8005e60:	607b      	str	r3, [r7, #4]
 8005e62:	f04f 0200 	mov.w	r2, #0
 8005e66:	f04f 0300 	mov.w	r3, #0
 8005e6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005e6e:	4629      	mov	r1, r5
 8005e70:	028b      	lsls	r3, r1, #10
 8005e72:	4621      	mov	r1, r4
 8005e74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005e78:	4621      	mov	r1, r4
 8005e7a:	028a      	lsls	r2, r1, #10
 8005e7c:	4610      	mov	r0, r2
 8005e7e:	4619      	mov	r1, r3
 8005e80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e82:	2200      	movs	r2, #0
 8005e84:	61bb      	str	r3, [r7, #24]
 8005e86:	61fa      	str	r2, [r7, #28]
 8005e88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e8c:	f7fa f9a4 	bl	80001d8 <__aeabi_uldivmod>
 8005e90:	4602      	mov	r2, r0
 8005e92:	460b      	mov	r3, r1
 8005e94:	4613      	mov	r3, r2
 8005e96:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005e98:	4b0b      	ldr	r3, [pc, #44]	@ (8005ec8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	0c1b      	lsrs	r3, r3, #16
 8005e9e:	f003 0303 	and.w	r3, r3, #3
 8005ea2:	3301      	adds	r3, #1
 8005ea4:	005b      	lsls	r3, r3, #1
 8005ea6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005ea8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005eaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005eb2:	e002      	b.n	8005eba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005eb4:	4b05      	ldr	r3, [pc, #20]	@ (8005ecc <HAL_RCC_GetSysClockFreq+0x204>)
 8005eb6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005eb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005eba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3750      	adds	r7, #80	@ 0x50
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ec6:	bf00      	nop
 8005ec8:	40023800 	.word	0x40023800
 8005ecc:	00f42400 	.word	0x00f42400
 8005ed0:	007a1200 	.word	0x007a1200

08005ed4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ed8:	4b03      	ldr	r3, [pc, #12]	@ (8005ee8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005eda:	681b      	ldr	r3, [r3, #0]
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	20000044 	.word	0x20000044

08005eec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ef0:	f7ff fff0 	bl	8005ed4 <HAL_RCC_GetHCLKFreq>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	4b05      	ldr	r3, [pc, #20]	@ (8005f0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	0a9b      	lsrs	r3, r3, #10
 8005efc:	f003 0307 	and.w	r3, r3, #7
 8005f00:	4903      	ldr	r1, [pc, #12]	@ (8005f10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f02:	5ccb      	ldrb	r3, [r1, r3]
 8005f04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	40023800 	.word	0x40023800
 8005f10:	0800b7a0 	.word	0x0800b7a0

08005f14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f18:	f7ff ffdc 	bl	8005ed4 <HAL_RCC_GetHCLKFreq>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	4b05      	ldr	r3, [pc, #20]	@ (8005f34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	0b5b      	lsrs	r3, r3, #13
 8005f24:	f003 0307 	and.w	r3, r3, #7
 8005f28:	4903      	ldr	r1, [pc, #12]	@ (8005f38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f2a:	5ccb      	ldrb	r3, [r1, r3]
 8005f2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	40023800 	.word	0x40023800
 8005f38:	0800b7a0 	.word	0x0800b7a0

08005f3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b082      	sub	sp, #8
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d101      	bne.n	8005f4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e07b      	b.n	8006046 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d108      	bne.n	8005f68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f5e:	d009      	beq.n	8005f74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2200      	movs	r2, #0
 8005f64:	61da      	str	r2, [r3, #28]
 8005f66:	e005      	b.n	8005f74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d106      	bne.n	8005f94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f7fd fb4c 	bl	800362c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2202      	movs	r2, #2
 8005f98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005faa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005fbc:	431a      	orrs	r2, r3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fc6:	431a      	orrs	r2, r3
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	691b      	ldr	r3, [r3, #16]
 8005fcc:	f003 0302 	and.w	r3, r3, #2
 8005fd0:	431a      	orrs	r2, r3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	695b      	ldr	r3, [r3, #20]
 8005fd6:	f003 0301 	and.w	r3, r3, #1
 8005fda:	431a      	orrs	r2, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	699b      	ldr	r3, [r3, #24]
 8005fe0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005fe4:	431a      	orrs	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	69db      	ldr	r3, [r3, #28]
 8005fea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6a1b      	ldr	r3, [r3, #32]
 8005ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ff8:	ea42 0103 	orr.w	r1, r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006000:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	430a      	orrs	r2, r1
 800600a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	699b      	ldr	r3, [r3, #24]
 8006010:	0c1b      	lsrs	r3, r3, #16
 8006012:	f003 0104 	and.w	r1, r3, #4
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800601a:	f003 0210 	and.w	r2, r3, #16
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	430a      	orrs	r2, r1
 8006024:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	69da      	ldr	r2, [r3, #28]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006034:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3708      	adds	r7, #8
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}

0800604e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800604e:	b580      	push	{r7, lr}
 8006050:	b088      	sub	sp, #32
 8006052:	af02      	add	r7, sp, #8
 8006054:	60f8      	str	r0, [r7, #12]
 8006056:	60b9      	str	r1, [r7, #8]
 8006058:	603b      	str	r3, [r7, #0]
 800605a:	4613      	mov	r3, r2
 800605c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b01      	cmp	r3, #1
 8006068:	d001      	beq.n	800606e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800606a:	2302      	movs	r3, #2
 800606c:	e104      	b.n	8006278 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d002      	beq.n	800607a <HAL_SPI_Receive+0x2c>
 8006074:	88fb      	ldrh	r3, [r7, #6]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d101      	bne.n	800607e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e0fc      	b.n	8006278 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006086:	d112      	bne.n	80060ae <HAL_SPI_Receive+0x60>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10e      	bne.n	80060ae <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2204      	movs	r2, #4
 8006094:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006098:	88fa      	ldrh	r2, [r7, #6]
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	9300      	str	r3, [sp, #0]
 800609e:	4613      	mov	r3, r2
 80060a0:	68ba      	ldr	r2, [r7, #8]
 80060a2:	68b9      	ldr	r1, [r7, #8]
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f000 f8eb 	bl	8006280 <HAL_SPI_TransmitReceive>
 80060aa:	4603      	mov	r3, r0
 80060ac:	e0e4      	b.n	8006278 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060ae:	f7fd fdd1 	bl	8003c54 <HAL_GetTick>
 80060b2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d101      	bne.n	80060c2 <HAL_SPI_Receive+0x74>
 80060be:	2302      	movs	r3, #2
 80060c0:	e0da      	b.n	8006278 <HAL_SPI_Receive+0x22a>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2204      	movs	r2, #4
 80060ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	88fa      	ldrh	r2, [r7, #6]
 80060e2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	88fa      	ldrh	r2, [r7, #6]
 80060e8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2200      	movs	r2, #0
 80060f4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2200      	movs	r2, #0
 80060fa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2200      	movs	r2, #0
 8006100:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006110:	d10f      	bne.n	8006132 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006120:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006130:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800613c:	2b40      	cmp	r3, #64	@ 0x40
 800613e:	d007      	beq.n	8006150 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800614e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d170      	bne.n	800623a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006158:	e035      	b.n	80061c6 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	2b01      	cmp	r3, #1
 8006166:	d115      	bne.n	8006194 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f103 020c 	add.w	r2, r3, #12
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006174:	7812      	ldrb	r2, [r2, #0]
 8006176:	b2d2      	uxtb	r2, r2
 8006178:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800617e:	1c5a      	adds	r2, r3, #1
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006188:	b29b      	uxth	r3, r3
 800618a:	3b01      	subs	r3, #1
 800618c:	b29a      	uxth	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006192:	e018      	b.n	80061c6 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006194:	f7fd fd5e 	bl	8003c54 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	683a      	ldr	r2, [r7, #0]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d803      	bhi.n	80061ac <HAL_SPI_Receive+0x15e>
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061aa:	d102      	bne.n	80061b2 <HAL_SPI_Receive+0x164>
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d109      	bne.n	80061c6 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2200      	movs	r2, #0
 80061be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80061c2:	2303      	movs	r3, #3
 80061c4:	e058      	b.n	8006278 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1c4      	bne.n	800615a <HAL_SPI_Receive+0x10c>
 80061d0:	e038      	b.n	8006244 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f003 0301 	and.w	r3, r3, #1
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d113      	bne.n	8006208 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	68da      	ldr	r2, [r3, #12]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ea:	b292      	uxth	r2, r2
 80061ec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f2:	1c9a      	adds	r2, r3, #2
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	3b01      	subs	r3, #1
 8006200:	b29a      	uxth	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006206:	e018      	b.n	800623a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006208:	f7fd fd24 	bl	8003c54 <HAL_GetTick>
 800620c:	4602      	mov	r2, r0
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	1ad3      	subs	r3, r2, r3
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	429a      	cmp	r2, r3
 8006216:	d803      	bhi.n	8006220 <HAL_SPI_Receive+0x1d2>
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800621e:	d102      	bne.n	8006226 <HAL_SPI_Receive+0x1d8>
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d109      	bne.n	800623a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006236:	2303      	movs	r3, #3
 8006238:	e01e      	b.n	8006278 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800623e:	b29b      	uxth	r3, r3
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1c6      	bne.n	80061d2 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	6839      	ldr	r1, [r7, #0]
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f000 fa4b 	bl	80066e4 <SPI_EndRxTransaction>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d002      	beq.n	800625a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2220      	movs	r2, #32
 8006258:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2201      	movs	r2, #1
 800625e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e000      	b.n	8006278 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006276:	2300      	movs	r3, #0
  }
}
 8006278:	4618      	mov	r0, r3
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b08a      	sub	sp, #40	@ 0x28
 8006284:	af00      	add	r7, sp, #0
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	60b9      	str	r1, [r7, #8]
 800628a:	607a      	str	r2, [r7, #4]
 800628c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800628e:	2301      	movs	r3, #1
 8006290:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006292:	f7fd fcdf 	bl	8003c54 <HAL_GetTick>
 8006296:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800629e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80062a6:	887b      	ldrh	r3, [r7, #2]
 80062a8:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80062aa:	7ffb      	ldrb	r3, [r7, #31]
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d00c      	beq.n	80062ca <HAL_SPI_TransmitReceive+0x4a>
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062b6:	d106      	bne.n	80062c6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d102      	bne.n	80062c6 <HAL_SPI_TransmitReceive+0x46>
 80062c0:	7ffb      	ldrb	r3, [r7, #31]
 80062c2:	2b04      	cmp	r3, #4
 80062c4:	d001      	beq.n	80062ca <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80062c6:	2302      	movs	r3, #2
 80062c8:	e17f      	b.n	80065ca <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d005      	beq.n	80062dc <HAL_SPI_TransmitReceive+0x5c>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d002      	beq.n	80062dc <HAL_SPI_TransmitReceive+0x5c>
 80062d6:	887b      	ldrh	r3, [r7, #2]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d101      	bne.n	80062e0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e174      	b.n	80065ca <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d101      	bne.n	80062ee <HAL_SPI_TransmitReceive+0x6e>
 80062ea:	2302      	movs	r3, #2
 80062ec:	e16d      	b.n	80065ca <HAL_SPI_TransmitReceive+0x34a>
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b04      	cmp	r3, #4
 8006300:	d003      	beq.n	800630a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2205      	movs	r2, #5
 8006306:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2200      	movs	r2, #0
 800630e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	887a      	ldrh	r2, [r7, #2]
 800631a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	887a      	ldrh	r2, [r7, #2]
 8006320:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	68ba      	ldr	r2, [r7, #8]
 8006326:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	887a      	ldrh	r2, [r7, #2]
 800632c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	887a      	ldrh	r2, [r7, #2]
 8006332:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800634a:	2b40      	cmp	r3, #64	@ 0x40
 800634c:	d007      	beq.n	800635e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800635c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006366:	d17e      	bne.n	8006466 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d002      	beq.n	8006376 <HAL_SPI_TransmitReceive+0xf6>
 8006370:	8afb      	ldrh	r3, [r7, #22]
 8006372:	2b01      	cmp	r3, #1
 8006374:	d16c      	bne.n	8006450 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800637a:	881a      	ldrh	r2, [r3, #0]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006386:	1c9a      	adds	r2, r3, #2
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006390:	b29b      	uxth	r3, r3
 8006392:	3b01      	subs	r3, #1
 8006394:	b29a      	uxth	r2, r3
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800639a:	e059      	b.n	8006450 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	f003 0302 	and.w	r3, r3, #2
 80063a6:	2b02      	cmp	r3, #2
 80063a8:	d11b      	bne.n	80063e2 <HAL_SPI_TransmitReceive+0x162>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063ae:	b29b      	uxth	r3, r3
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d016      	beq.n	80063e2 <HAL_SPI_TransmitReceive+0x162>
 80063b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d113      	bne.n	80063e2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063be:	881a      	ldrh	r2, [r3, #0]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ca:	1c9a      	adds	r2, r3, #2
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	3b01      	subs	r3, #1
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063de:	2300      	movs	r3, #0
 80063e0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	f003 0301 	and.w	r3, r3, #1
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d119      	bne.n	8006424 <HAL_SPI_TransmitReceive+0x1a4>
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d014      	beq.n	8006424 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68da      	ldr	r2, [r3, #12]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006404:	b292      	uxth	r2, r2
 8006406:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800640c:	1c9a      	adds	r2, r3, #2
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006416:	b29b      	uxth	r3, r3
 8006418:	3b01      	subs	r3, #1
 800641a:	b29a      	uxth	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006420:	2301      	movs	r3, #1
 8006422:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006424:	f7fd fc16 	bl	8003c54 <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	6a3b      	ldr	r3, [r7, #32]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006430:	429a      	cmp	r2, r3
 8006432:	d80d      	bhi.n	8006450 <HAL_SPI_TransmitReceive+0x1d0>
 8006434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800643a:	d009      	beq.n	8006450 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800644c:	2303      	movs	r3, #3
 800644e:	e0bc      	b.n	80065ca <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006454:	b29b      	uxth	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1a0      	bne.n	800639c <HAL_SPI_TransmitReceive+0x11c>
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800645e:	b29b      	uxth	r3, r3
 8006460:	2b00      	cmp	r3, #0
 8006462:	d19b      	bne.n	800639c <HAL_SPI_TransmitReceive+0x11c>
 8006464:	e082      	b.n	800656c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d002      	beq.n	8006474 <HAL_SPI_TransmitReceive+0x1f4>
 800646e:	8afb      	ldrh	r3, [r7, #22]
 8006470:	2b01      	cmp	r3, #1
 8006472:	d171      	bne.n	8006558 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	330c      	adds	r3, #12
 800647e:	7812      	ldrb	r2, [r2, #0]
 8006480:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006486:	1c5a      	adds	r2, r3, #1
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006490:	b29b      	uxth	r3, r3
 8006492:	3b01      	subs	r3, #1
 8006494:	b29a      	uxth	r2, r3
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800649a:	e05d      	b.n	8006558 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f003 0302 	and.w	r3, r3, #2
 80064a6:	2b02      	cmp	r3, #2
 80064a8:	d11c      	bne.n	80064e4 <HAL_SPI_TransmitReceive+0x264>
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d017      	beq.n	80064e4 <HAL_SPI_TransmitReceive+0x264>
 80064b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d114      	bne.n	80064e4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	330c      	adds	r3, #12
 80064c4:	7812      	ldrb	r2, [r2, #0]
 80064c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064cc:	1c5a      	adds	r2, r3, #1
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	3b01      	subs	r3, #1
 80064da:	b29a      	uxth	r2, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80064e0:	2300      	movs	r3, #0
 80064e2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d119      	bne.n	8006526 <HAL_SPI_TransmitReceive+0x2a6>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d014      	beq.n	8006526 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68da      	ldr	r2, [r3, #12]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006506:	b2d2      	uxtb	r2, r2
 8006508:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800650e:	1c5a      	adds	r2, r3, #1
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006518:	b29b      	uxth	r3, r3
 800651a:	3b01      	subs	r3, #1
 800651c:	b29a      	uxth	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006522:	2301      	movs	r3, #1
 8006524:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006526:	f7fd fb95 	bl	8003c54 <HAL_GetTick>
 800652a:	4602      	mov	r2, r0
 800652c:	6a3b      	ldr	r3, [r7, #32]
 800652e:	1ad3      	subs	r3, r2, r3
 8006530:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006532:	429a      	cmp	r2, r3
 8006534:	d803      	bhi.n	800653e <HAL_SPI_TransmitReceive+0x2be>
 8006536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800653c:	d102      	bne.n	8006544 <HAL_SPI_TransmitReceive+0x2c4>
 800653e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006540:	2b00      	cmp	r3, #0
 8006542:	d109      	bne.n	8006558 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	e038      	b.n	80065ca <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800655c:	b29b      	uxth	r3, r3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d19c      	bne.n	800649c <HAL_SPI_TransmitReceive+0x21c>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006566:	b29b      	uxth	r3, r3
 8006568:	2b00      	cmp	r3, #0
 800656a:	d197      	bne.n	800649c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800656c:	6a3a      	ldr	r2, [r7, #32]
 800656e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006570:	68f8      	ldr	r0, [r7, #12]
 8006572:	f000 f91d 	bl	80067b0 <SPI_EndRxTxTransaction>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d008      	beq.n	800658e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2220      	movs	r2, #32
 8006580:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e01d      	b.n	80065ca <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d10a      	bne.n	80065ac <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006596:	2300      	movs	r3, #0
 8006598:	613b      	str	r3, [r7, #16]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	613b      	str	r3, [r7, #16]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	613b      	str	r3, [r7, #16]
 80065aa:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d001      	beq.n	80065c8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e000      	b.n	80065ca <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80065c8:	2300      	movs	r3, #0
  }
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3728      	adds	r7, #40	@ 0x28
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
	...

080065d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b088      	sub	sp, #32
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	603b      	str	r3, [r7, #0]
 80065e0:	4613      	mov	r3, r2
 80065e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80065e4:	f7fd fb36 	bl	8003c54 <HAL_GetTick>
 80065e8:	4602      	mov	r2, r0
 80065ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ec:	1a9b      	subs	r3, r3, r2
 80065ee:	683a      	ldr	r2, [r7, #0]
 80065f0:	4413      	add	r3, r2
 80065f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80065f4:	f7fd fb2e 	bl	8003c54 <HAL_GetTick>
 80065f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80065fa:	4b39      	ldr	r3, [pc, #228]	@ (80066e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	015b      	lsls	r3, r3, #5
 8006600:	0d1b      	lsrs	r3, r3, #20
 8006602:	69fa      	ldr	r2, [r7, #28]
 8006604:	fb02 f303 	mul.w	r3, r2, r3
 8006608:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800660a:	e055      	b.n	80066b8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006612:	d051      	beq.n	80066b8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006614:	f7fd fb1e 	bl	8003c54 <HAL_GetTick>
 8006618:	4602      	mov	r2, r0
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	69fa      	ldr	r2, [r7, #28]
 8006620:	429a      	cmp	r2, r3
 8006622:	d902      	bls.n	800662a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006624:	69fb      	ldr	r3, [r7, #28]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d13d      	bne.n	80066a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	685a      	ldr	r2, [r3, #4]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006638:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006642:	d111      	bne.n	8006668 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800664c:	d004      	beq.n	8006658 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006656:	d107      	bne.n	8006668 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006666:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800666c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006670:	d10f      	bne.n	8006692 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006680:	601a      	str	r2, [r3, #0]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006690:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2201      	movs	r2, #1
 8006696:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e018      	b.n	80066d8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d102      	bne.n	80066b2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80066ac:	2300      	movs	r3, #0
 80066ae:	61fb      	str	r3, [r7, #28]
 80066b0:	e002      	b.n	80066b8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	3b01      	subs	r3, #1
 80066b6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	689a      	ldr	r2, [r3, #8]
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	4013      	ands	r3, r2
 80066c2:	68ba      	ldr	r2, [r7, #8]
 80066c4:	429a      	cmp	r2, r3
 80066c6:	bf0c      	ite	eq
 80066c8:	2301      	moveq	r3, #1
 80066ca:	2300      	movne	r3, #0
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	461a      	mov	r2, r3
 80066d0:	79fb      	ldrb	r3, [r7, #7]
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d19a      	bne.n	800660c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80066d6:	2300      	movs	r3, #0
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3720      	adds	r7, #32
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	20000044 	.word	0x20000044

080066e4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b086      	sub	sp, #24
 80066e8:	af02      	add	r7, sp, #8
 80066ea:	60f8      	str	r0, [r7, #12]
 80066ec:	60b9      	str	r1, [r7, #8]
 80066ee:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066f8:	d111      	bne.n	800671e <SPI_EndRxTransaction+0x3a>
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006702:	d004      	beq.n	800670e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800670c:	d107      	bne.n	800671e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800671c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006726:	d12a      	bne.n	800677e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006730:	d012      	beq.n	8006758 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	9300      	str	r3, [sp, #0]
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	2200      	movs	r2, #0
 800673a:	2180      	movs	r1, #128	@ 0x80
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f7ff ff49 	bl	80065d4 <SPI_WaitFlagStateUntilTimeout>
 8006742:	4603      	mov	r3, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	d02d      	beq.n	80067a4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800674c:	f043 0220 	orr.w	r2, r3, #32
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e026      	b.n	80067a6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	9300      	str	r3, [sp, #0]
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	2200      	movs	r2, #0
 8006760:	2101      	movs	r1, #1
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f7ff ff36 	bl	80065d4 <SPI_WaitFlagStateUntilTimeout>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d01a      	beq.n	80067a4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006772:	f043 0220 	orr.w	r2, r3, #32
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e013      	b.n	80067a6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	9300      	str	r3, [sp, #0]
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	2200      	movs	r2, #0
 8006786:	2101      	movs	r1, #1
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	f7ff ff23 	bl	80065d4 <SPI_WaitFlagStateUntilTimeout>
 800678e:	4603      	mov	r3, r0
 8006790:	2b00      	cmp	r3, #0
 8006792:	d007      	beq.n	80067a4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006798:	f043 0220 	orr.w	r2, r3, #32
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e000      	b.n	80067a6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80067a4:	2300      	movs	r3, #0
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3710      	adds	r7, #16
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
	...

080067b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b088      	sub	sp, #32
 80067b4:	af02      	add	r7, sp, #8
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	9300      	str	r3, [sp, #0]
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	2201      	movs	r2, #1
 80067c4:	2102      	movs	r1, #2
 80067c6:	68f8      	ldr	r0, [r7, #12]
 80067c8:	f7ff ff04 	bl	80065d4 <SPI_WaitFlagStateUntilTimeout>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d007      	beq.n	80067e2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067d6:	f043 0220 	orr.w	r2, r3, #32
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e032      	b.n	8006848 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80067e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006850 <SPI_EndRxTxTransaction+0xa0>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a1b      	ldr	r2, [pc, #108]	@ (8006854 <SPI_EndRxTxTransaction+0xa4>)
 80067e8:	fba2 2303 	umull	r2, r3, r2, r3
 80067ec:	0d5b      	lsrs	r3, r3, #21
 80067ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80067f2:	fb02 f303 	mul.w	r3, r2, r3
 80067f6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006800:	d112      	bne.n	8006828 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	2200      	movs	r2, #0
 800680a:	2180      	movs	r1, #128	@ 0x80
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f7ff fee1 	bl	80065d4 <SPI_WaitFlagStateUntilTimeout>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d016      	beq.n	8006846 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800681c:	f043 0220 	orr.w	r2, r3, #32
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e00f      	b.n	8006848 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d00a      	beq.n	8006844 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	3b01      	subs	r3, #1
 8006832:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800683e:	2b80      	cmp	r3, #128	@ 0x80
 8006840:	d0f2      	beq.n	8006828 <SPI_EndRxTxTransaction+0x78>
 8006842:	e000      	b.n	8006846 <SPI_EndRxTxTransaction+0x96>
        break;
 8006844:	bf00      	nop
  }

  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3718      	adds	r7, #24
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}
 8006850:	20000044 	.word	0x20000044
 8006854:	165e9f81 	.word	0x165e9f81

08006858 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d101      	bne.n	800686e <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	e038      	b.n	80068e0 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8006874:	b2db      	uxtb	r3, r3
 8006876:	2b00      	cmp	r3, #0
 8006878:	d106      	bne.n	8006888 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2200      	movs	r2, #0
 800687e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006882:	68f8      	ldr	r0, [r7, #12]
 8006884:	f7fa fa88 	bl	8000d98 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681a      	ldr	r2, [r3, #0]
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	3308      	adds	r3, #8
 8006890:	4619      	mov	r1, r3
 8006892:	4610      	mov	r0, r2
 8006894:	f001 fd04 	bl	80082a0 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6818      	ldr	r0, [r3, #0]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	461a      	mov	r2, r3
 80068a2:	68b9      	ldr	r1, [r7, #8]
 80068a4:	f001 fd66 	bl	8008374 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6858      	ldr	r0, [r3, #4]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	689a      	ldr	r2, [r3, #8]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068b4:	6879      	ldr	r1, [r7, #4]
 80068b6:	f001 fd8b 	bl	80083d0 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	6892      	ldr	r2, [r2, #8]
 80068c2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	6892      	ldr	r2, [r2, #8]
 80068ce:	f041 0101 	orr.w	r1, r1, #1
 80068d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 80068de:	2300      	movs	r3, #0
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d101      	bne.n	80068fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	e041      	b.n	800697e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006900:	b2db      	uxtb	r3, r3
 8006902:	2b00      	cmp	r3, #0
 8006904:	d106      	bne.n	8006914 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f7fc ff9e 	bl	8003850 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2202      	movs	r2, #2
 8006918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	3304      	adds	r3, #4
 8006924:	4619      	mov	r1, r3
 8006926:	4610      	mov	r0, r2
 8006928:	f000 fa7e 	bl	8006e28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800697c:	2300      	movs	r3, #0
}
 800697e:	4618      	mov	r0, r3
 8006980:	3708      	adds	r7, #8
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}
	...

08006988 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006988:	b480      	push	{r7}
 800698a:	b085      	sub	sp, #20
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006996:	b2db      	uxtb	r3, r3
 8006998:	2b01      	cmp	r3, #1
 800699a:	d001      	beq.n	80069a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	e04e      	b.n	8006a3e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2202      	movs	r2, #2
 80069a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	68da      	ldr	r2, [r3, #12]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f042 0201 	orr.w	r2, r2, #1
 80069b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a23      	ldr	r2, [pc, #140]	@ (8006a4c <HAL_TIM_Base_Start_IT+0xc4>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d022      	beq.n	8006a08 <HAL_TIM_Base_Start_IT+0x80>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ca:	d01d      	beq.n	8006a08 <HAL_TIM_Base_Start_IT+0x80>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a1f      	ldr	r2, [pc, #124]	@ (8006a50 <HAL_TIM_Base_Start_IT+0xc8>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d018      	beq.n	8006a08 <HAL_TIM_Base_Start_IT+0x80>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a1e      	ldr	r2, [pc, #120]	@ (8006a54 <HAL_TIM_Base_Start_IT+0xcc>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d013      	beq.n	8006a08 <HAL_TIM_Base_Start_IT+0x80>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006a58 <HAL_TIM_Base_Start_IT+0xd0>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d00e      	beq.n	8006a08 <HAL_TIM_Base_Start_IT+0x80>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a1b      	ldr	r2, [pc, #108]	@ (8006a5c <HAL_TIM_Base_Start_IT+0xd4>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d009      	beq.n	8006a08 <HAL_TIM_Base_Start_IT+0x80>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a19      	ldr	r2, [pc, #100]	@ (8006a60 <HAL_TIM_Base_Start_IT+0xd8>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d004      	beq.n	8006a08 <HAL_TIM_Base_Start_IT+0x80>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a18      	ldr	r2, [pc, #96]	@ (8006a64 <HAL_TIM_Base_Start_IT+0xdc>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d111      	bne.n	8006a2c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	f003 0307 	and.w	r3, r3, #7
 8006a12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2b06      	cmp	r3, #6
 8006a18:	d010      	beq.n	8006a3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f042 0201 	orr.w	r2, r2, #1
 8006a28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a2a:	e007      	b.n	8006a3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	681a      	ldr	r2, [r3, #0]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f042 0201 	orr.w	r2, r2, #1
 8006a3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a3c:	2300      	movs	r3, #0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3714      	adds	r7, #20
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	40010000 	.word	0x40010000
 8006a50:	40000400 	.word	0x40000400
 8006a54:	40000800 	.word	0x40000800
 8006a58:	40000c00 	.word	0x40000c00
 8006a5c:	40010400 	.word	0x40010400
 8006a60:	40014000 	.word	0x40014000
 8006a64:	40001800 	.word	0x40001800

08006a68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	691b      	ldr	r3, [r3, #16]
 8006a7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	f003 0302 	and.w	r3, r3, #2
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d020      	beq.n	8006acc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f003 0302 	and.w	r3, r3, #2
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d01b      	beq.n	8006acc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f06f 0202 	mvn.w	r2, #2
 8006a9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	699b      	ldr	r3, [r3, #24]
 8006aaa:	f003 0303 	and.w	r3, r3, #3
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d003      	beq.n	8006aba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 f999 	bl	8006dea <HAL_TIM_IC_CaptureCallback>
 8006ab8:	e005      	b.n	8006ac6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 f98b 	bl	8006dd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 f99c 	bl	8006dfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	f003 0304 	and.w	r3, r3, #4
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d020      	beq.n	8006b18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f003 0304 	and.w	r3, r3, #4
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d01b      	beq.n	8006b18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f06f 0204 	mvn.w	r2, #4
 8006ae8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2202      	movs	r2, #2
 8006aee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	699b      	ldr	r3, [r3, #24]
 8006af6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d003      	beq.n	8006b06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 f973 	bl	8006dea <HAL_TIM_IC_CaptureCallback>
 8006b04:	e005      	b.n	8006b12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f000 f965 	bl	8006dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f000 f976 	bl	8006dfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	f003 0308 	and.w	r3, r3, #8
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d020      	beq.n	8006b64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f003 0308 	and.w	r3, r3, #8
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d01b      	beq.n	8006b64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f06f 0208 	mvn.w	r2, #8
 8006b34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2204      	movs	r2, #4
 8006b3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	69db      	ldr	r3, [r3, #28]
 8006b42:	f003 0303 	and.w	r3, r3, #3
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d003      	beq.n	8006b52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 f94d 	bl	8006dea <HAL_TIM_IC_CaptureCallback>
 8006b50:	e005      	b.n	8006b5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 f93f 	bl	8006dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 f950 	bl	8006dfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	f003 0310 	and.w	r3, r3, #16
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d020      	beq.n	8006bb0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	f003 0310 	and.w	r3, r3, #16
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d01b      	beq.n	8006bb0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f06f 0210 	mvn.w	r2, #16
 8006b80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2208      	movs	r2, #8
 8006b86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	69db      	ldr	r3, [r3, #28]
 8006b8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d003      	beq.n	8006b9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f000 f927 	bl	8006dea <HAL_TIM_IC_CaptureCallback>
 8006b9c:	e005      	b.n	8006baa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 f919 	bl	8006dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f000 f92a 	bl	8006dfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	f003 0301 	and.w	r3, r3, #1
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d00c      	beq.n	8006bd4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f003 0301 	and.w	r3, r3, #1
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d007      	beq.n	8006bd4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f06f 0201 	mvn.w	r2, #1
 8006bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f7fc fc5c 	bl	800348c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00c      	beq.n	8006bf8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d007      	beq.n	8006bf8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f000 fade 	bl	80071b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d00c      	beq.n	8006c1c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d007      	beq.n	8006c1c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f8fb 	bl	8006e12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	f003 0320 	and.w	r3, r3, #32
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d00c      	beq.n	8006c40 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f003 0320 	and.w	r3, r3, #32
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d007      	beq.n	8006c40 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f06f 0220 	mvn.w	r2, #32
 8006c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 fab0 	bl	80071a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c40:	bf00      	nop
 8006c42:	3710      	adds	r7, #16
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b084      	sub	sp, #16
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c52:	2300      	movs	r3, #0
 8006c54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d101      	bne.n	8006c64 <HAL_TIM_ConfigClockSource+0x1c>
 8006c60:	2302      	movs	r3, #2
 8006c62:	e0b4      	b.n	8006dce <HAL_TIM_ConfigClockSource+0x186>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2202      	movs	r2, #2
 8006c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006c82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68ba      	ldr	r2, [r7, #8]
 8006c92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c9c:	d03e      	beq.n	8006d1c <HAL_TIM_ConfigClockSource+0xd4>
 8006c9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ca2:	f200 8087 	bhi.w	8006db4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ca6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006caa:	f000 8086 	beq.w	8006dba <HAL_TIM_ConfigClockSource+0x172>
 8006cae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cb2:	d87f      	bhi.n	8006db4 <HAL_TIM_ConfigClockSource+0x16c>
 8006cb4:	2b70      	cmp	r3, #112	@ 0x70
 8006cb6:	d01a      	beq.n	8006cee <HAL_TIM_ConfigClockSource+0xa6>
 8006cb8:	2b70      	cmp	r3, #112	@ 0x70
 8006cba:	d87b      	bhi.n	8006db4 <HAL_TIM_ConfigClockSource+0x16c>
 8006cbc:	2b60      	cmp	r3, #96	@ 0x60
 8006cbe:	d050      	beq.n	8006d62 <HAL_TIM_ConfigClockSource+0x11a>
 8006cc0:	2b60      	cmp	r3, #96	@ 0x60
 8006cc2:	d877      	bhi.n	8006db4 <HAL_TIM_ConfigClockSource+0x16c>
 8006cc4:	2b50      	cmp	r3, #80	@ 0x50
 8006cc6:	d03c      	beq.n	8006d42 <HAL_TIM_ConfigClockSource+0xfa>
 8006cc8:	2b50      	cmp	r3, #80	@ 0x50
 8006cca:	d873      	bhi.n	8006db4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ccc:	2b40      	cmp	r3, #64	@ 0x40
 8006cce:	d058      	beq.n	8006d82 <HAL_TIM_ConfigClockSource+0x13a>
 8006cd0:	2b40      	cmp	r3, #64	@ 0x40
 8006cd2:	d86f      	bhi.n	8006db4 <HAL_TIM_ConfigClockSource+0x16c>
 8006cd4:	2b30      	cmp	r3, #48	@ 0x30
 8006cd6:	d064      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x15a>
 8006cd8:	2b30      	cmp	r3, #48	@ 0x30
 8006cda:	d86b      	bhi.n	8006db4 <HAL_TIM_ConfigClockSource+0x16c>
 8006cdc:	2b20      	cmp	r3, #32
 8006cde:	d060      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x15a>
 8006ce0:	2b20      	cmp	r3, #32
 8006ce2:	d867      	bhi.n	8006db4 <HAL_TIM_ConfigClockSource+0x16c>
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d05c      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x15a>
 8006ce8:	2b10      	cmp	r3, #16
 8006cea:	d05a      	beq.n	8006da2 <HAL_TIM_ConfigClockSource+0x15a>
 8006cec:	e062      	b.n	8006db4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006cfe:	f000 f9b3 	bl	8007068 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006d10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68ba      	ldr	r2, [r7, #8]
 8006d18:	609a      	str	r2, [r3, #8]
      break;
 8006d1a:	e04f      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006d2c:	f000 f99c 	bl	8007068 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	689a      	ldr	r2, [r3, #8]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d3e:	609a      	str	r2, [r3, #8]
      break;
 8006d40:	e03c      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d4e:	461a      	mov	r2, r3
 8006d50:	f000 f910 	bl	8006f74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2150      	movs	r1, #80	@ 0x50
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 f969 	bl	8007032 <TIM_ITRx_SetConfig>
      break;
 8006d60:	e02c      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d6e:	461a      	mov	r2, r3
 8006d70:	f000 f92f 	bl	8006fd2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	2160      	movs	r1, #96	@ 0x60
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f000 f959 	bl	8007032 <TIM_ITRx_SetConfig>
      break;
 8006d80:	e01c      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d8e:	461a      	mov	r2, r3
 8006d90:	f000 f8f0 	bl	8006f74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2140      	movs	r1, #64	@ 0x40
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f000 f949 	bl	8007032 <TIM_ITRx_SetConfig>
      break;
 8006da0:	e00c      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4619      	mov	r1, r3
 8006dac:	4610      	mov	r0, r2
 8006dae:	f000 f940 	bl	8007032 <TIM_ITRx_SetConfig>
      break;
 8006db2:	e003      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006db4:	2301      	movs	r3, #1
 8006db6:	73fb      	strb	r3, [r7, #15]
      break;
 8006db8:	e000      	b.n	8006dbc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006dba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}

08006dd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dd6:	b480      	push	{r7}
 8006dd8:	b083      	sub	sp, #12
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006dde:	bf00      	nop
 8006de0:	370c      	adds	r7, #12
 8006de2:	46bd      	mov	sp, r7
 8006de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de8:	4770      	bx	lr

08006dea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006dea:	b480      	push	{r7}
 8006dec:	b083      	sub	sp, #12
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006df2:	bf00      	nop
 8006df4:	370c      	adds	r7, #12
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr

08006dfe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006dfe:	b480      	push	{r7}
 8006e00:	b083      	sub	sp, #12
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e06:	bf00      	nop
 8006e08:	370c      	adds	r7, #12
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr

08006e12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e12:	b480      	push	{r7}
 8006e14:	b083      	sub	sp, #12
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e1a:	bf00      	nop
 8006e1c:	370c      	adds	r7, #12
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
	...

08006e28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b085      	sub	sp, #20
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4a43      	ldr	r2, [pc, #268]	@ (8006f48 <TIM_Base_SetConfig+0x120>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d013      	beq.n	8006e68 <TIM_Base_SetConfig+0x40>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e46:	d00f      	beq.n	8006e68 <TIM_Base_SetConfig+0x40>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a40      	ldr	r2, [pc, #256]	@ (8006f4c <TIM_Base_SetConfig+0x124>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d00b      	beq.n	8006e68 <TIM_Base_SetConfig+0x40>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	4a3f      	ldr	r2, [pc, #252]	@ (8006f50 <TIM_Base_SetConfig+0x128>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d007      	beq.n	8006e68 <TIM_Base_SetConfig+0x40>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4a3e      	ldr	r2, [pc, #248]	@ (8006f54 <TIM_Base_SetConfig+0x12c>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d003      	beq.n	8006e68 <TIM_Base_SetConfig+0x40>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4a3d      	ldr	r2, [pc, #244]	@ (8006f58 <TIM_Base_SetConfig+0x130>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d108      	bne.n	8006e7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a32      	ldr	r2, [pc, #200]	@ (8006f48 <TIM_Base_SetConfig+0x120>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d02b      	beq.n	8006eda <TIM_Base_SetConfig+0xb2>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e88:	d027      	beq.n	8006eda <TIM_Base_SetConfig+0xb2>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a2f      	ldr	r2, [pc, #188]	@ (8006f4c <TIM_Base_SetConfig+0x124>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d023      	beq.n	8006eda <TIM_Base_SetConfig+0xb2>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a2e      	ldr	r2, [pc, #184]	@ (8006f50 <TIM_Base_SetConfig+0x128>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d01f      	beq.n	8006eda <TIM_Base_SetConfig+0xb2>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a2d      	ldr	r2, [pc, #180]	@ (8006f54 <TIM_Base_SetConfig+0x12c>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d01b      	beq.n	8006eda <TIM_Base_SetConfig+0xb2>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a2c      	ldr	r2, [pc, #176]	@ (8006f58 <TIM_Base_SetConfig+0x130>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d017      	beq.n	8006eda <TIM_Base_SetConfig+0xb2>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a2b      	ldr	r2, [pc, #172]	@ (8006f5c <TIM_Base_SetConfig+0x134>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d013      	beq.n	8006eda <TIM_Base_SetConfig+0xb2>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a2a      	ldr	r2, [pc, #168]	@ (8006f60 <TIM_Base_SetConfig+0x138>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d00f      	beq.n	8006eda <TIM_Base_SetConfig+0xb2>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4a29      	ldr	r2, [pc, #164]	@ (8006f64 <TIM_Base_SetConfig+0x13c>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d00b      	beq.n	8006eda <TIM_Base_SetConfig+0xb2>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a28      	ldr	r2, [pc, #160]	@ (8006f68 <TIM_Base_SetConfig+0x140>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d007      	beq.n	8006eda <TIM_Base_SetConfig+0xb2>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a27      	ldr	r2, [pc, #156]	@ (8006f6c <TIM_Base_SetConfig+0x144>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d003      	beq.n	8006eda <TIM_Base_SetConfig+0xb2>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a26      	ldr	r2, [pc, #152]	@ (8006f70 <TIM_Base_SetConfig+0x148>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d108      	bne.n	8006eec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ee0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	695b      	ldr	r3, [r3, #20]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	689a      	ldr	r2, [r3, #8]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a0e      	ldr	r2, [pc, #56]	@ (8006f48 <TIM_Base_SetConfig+0x120>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d003      	beq.n	8006f1a <TIM_Base_SetConfig+0xf2>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	4a10      	ldr	r2, [pc, #64]	@ (8006f58 <TIM_Base_SetConfig+0x130>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d103      	bne.n	8006f22 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	691a      	ldr	r2, [r3, #16]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f043 0204 	orr.w	r2, r3, #4
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	68fa      	ldr	r2, [r7, #12]
 8006f38:	601a      	str	r2, [r3, #0]
}
 8006f3a:	bf00      	nop
 8006f3c:	3714      	adds	r7, #20
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr
 8006f46:	bf00      	nop
 8006f48:	40010000 	.word	0x40010000
 8006f4c:	40000400 	.word	0x40000400
 8006f50:	40000800 	.word	0x40000800
 8006f54:	40000c00 	.word	0x40000c00
 8006f58:	40010400 	.word	0x40010400
 8006f5c:	40014000 	.word	0x40014000
 8006f60:	40014400 	.word	0x40014400
 8006f64:	40014800 	.word	0x40014800
 8006f68:	40001800 	.word	0x40001800
 8006f6c:	40001c00 	.word	0x40001c00
 8006f70:	40002000 	.word	0x40002000

08006f74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b087      	sub	sp, #28
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6a1b      	ldr	r3, [r3, #32]
 8006f84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	f023 0201 	bic.w	r2, r3, #1
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	011b      	lsls	r3, r3, #4
 8006fa4:	693a      	ldr	r2, [r7, #16]
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	f023 030a 	bic.w	r3, r3, #10
 8006fb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	693a      	ldr	r2, [r7, #16]
 8006fbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	697a      	ldr	r2, [r7, #20]
 8006fc4:	621a      	str	r2, [r3, #32]
}
 8006fc6:	bf00      	nop
 8006fc8:	371c      	adds	r7, #28
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr

08006fd2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fd2:	b480      	push	{r7}
 8006fd4:	b087      	sub	sp, #28
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	60f8      	str	r0, [r7, #12]
 8006fda:	60b9      	str	r1, [r7, #8]
 8006fdc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6a1b      	ldr	r3, [r3, #32]
 8006fe2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6a1b      	ldr	r3, [r3, #32]
 8006fe8:	f023 0210 	bic.w	r2, r3, #16
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	699b      	ldr	r3, [r3, #24]
 8006ff4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ffc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	031b      	lsls	r3, r3, #12
 8007002:	693a      	ldr	r2, [r7, #16]
 8007004:	4313      	orrs	r3, r2
 8007006:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800700e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	011b      	lsls	r3, r3, #4
 8007014:	697a      	ldr	r2, [r7, #20]
 8007016:	4313      	orrs	r3, r2
 8007018:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	693a      	ldr	r2, [r7, #16]
 800701e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	621a      	str	r2, [r3, #32]
}
 8007026:	bf00      	nop
 8007028:	371c      	adds	r7, #28
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr

08007032 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007032:	b480      	push	{r7}
 8007034:	b085      	sub	sp, #20
 8007036:	af00      	add	r7, sp, #0
 8007038:	6078      	str	r0, [r7, #4]
 800703a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007048:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800704a:	683a      	ldr	r2, [r7, #0]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	4313      	orrs	r3, r2
 8007050:	f043 0307 	orr.w	r3, r3, #7
 8007054:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	68fa      	ldr	r2, [r7, #12]
 800705a:	609a      	str	r2, [r3, #8]
}
 800705c:	bf00      	nop
 800705e:	3714      	adds	r7, #20
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr

08007068 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007068:	b480      	push	{r7}
 800706a:	b087      	sub	sp, #28
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
 8007074:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007082:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	021a      	lsls	r2, r3, #8
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	431a      	orrs	r2, r3
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	4313      	orrs	r3, r2
 8007090:	697a      	ldr	r2, [r7, #20]
 8007092:	4313      	orrs	r3, r2
 8007094:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	697a      	ldr	r2, [r7, #20]
 800709a:	609a      	str	r2, [r3, #8]
}
 800709c:	bf00      	nop
 800709e:	371c      	adds	r7, #28
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d101      	bne.n	80070c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070bc:	2302      	movs	r3, #2
 80070be:	e05a      	b.n	8007176 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2202      	movs	r2, #2
 80070cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68fa      	ldr	r2, [r7, #12]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68fa      	ldr	r2, [r7, #12]
 80070f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a21      	ldr	r2, [pc, #132]	@ (8007184 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d022      	beq.n	800714a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800710c:	d01d      	beq.n	800714a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a1d      	ldr	r2, [pc, #116]	@ (8007188 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d018      	beq.n	800714a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a1b      	ldr	r2, [pc, #108]	@ (800718c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d013      	beq.n	800714a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a1a      	ldr	r2, [pc, #104]	@ (8007190 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d00e      	beq.n	800714a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a18      	ldr	r2, [pc, #96]	@ (8007194 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d009      	beq.n	800714a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a17      	ldr	r2, [pc, #92]	@ (8007198 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d004      	beq.n	800714a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a15      	ldr	r2, [pc, #84]	@ (800719c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d10c      	bne.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007150:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	68ba      	ldr	r2, [r7, #8]
 8007158:	4313      	orrs	r3, r2
 800715a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	68ba      	ldr	r2, [r7, #8]
 8007162:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3714      	adds	r7, #20
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr
 8007182:	bf00      	nop
 8007184:	40010000 	.word	0x40010000
 8007188:	40000400 	.word	0x40000400
 800718c:	40000800 	.word	0x40000800
 8007190:	40000c00 	.word	0x40000c00
 8007194:	40010400 	.word	0x40010400
 8007198:	40014000 	.word	0x40014000
 800719c:	40001800 	.word	0x40001800

080071a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071a8:	bf00      	nop
 80071aa:	370c      	adds	r7, #12
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071bc:	bf00      	nop
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d101      	bne.n	80071da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e042      	b.n	8007260 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d106      	bne.n	80071f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f7fc fc10 	bl	8003a14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2224      	movs	r2, #36	@ 0x24
 80071f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68da      	ldr	r2, [r3, #12]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800720a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f000 fdd3 	bl	8007db8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	691a      	ldr	r2, [r3, #16]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007220:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	695a      	ldr	r2, [r3, #20]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007230:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68da      	ldr	r2, [r3, #12]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007240:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2220      	movs	r2, #32
 800724c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2220      	movs	r2, #32
 8007254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2200      	movs	r2, #0
 800725c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800725e:	2300      	movs	r3, #0
}
 8007260:	4618      	mov	r0, r3
 8007262:	3708      	adds	r7, #8
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}

08007268 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b08a      	sub	sp, #40	@ 0x28
 800726c:	af02      	add	r7, sp, #8
 800726e:	60f8      	str	r0, [r7, #12]
 8007270:	60b9      	str	r1, [r7, #8]
 8007272:	603b      	str	r3, [r7, #0]
 8007274:	4613      	mov	r3, r2
 8007276:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007278:	2300      	movs	r3, #0
 800727a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007282:	b2db      	uxtb	r3, r3
 8007284:	2b20      	cmp	r3, #32
 8007286:	d175      	bne.n	8007374 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d002      	beq.n	8007294 <HAL_UART_Transmit+0x2c>
 800728e:	88fb      	ldrh	r3, [r7, #6]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d101      	bne.n	8007298 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	e06e      	b.n	8007376 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2221      	movs	r2, #33	@ 0x21
 80072a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80072a6:	f7fc fcd5 	bl	8003c54 <HAL_GetTick>
 80072aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	88fa      	ldrh	r2, [r7, #6]
 80072b0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	88fa      	ldrh	r2, [r7, #6]
 80072b6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072c0:	d108      	bne.n	80072d4 <HAL_UART_Transmit+0x6c>
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	691b      	ldr	r3, [r3, #16]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d104      	bne.n	80072d4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80072ca:	2300      	movs	r3, #0
 80072cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	61bb      	str	r3, [r7, #24]
 80072d2:	e003      	b.n	80072dc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80072d8:	2300      	movs	r3, #0
 80072da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80072dc:	e02e      	b.n	800733c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	9300      	str	r3, [sp, #0]
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	2200      	movs	r2, #0
 80072e6:	2180      	movs	r1, #128	@ 0x80
 80072e8:	68f8      	ldr	r0, [r7, #12]
 80072ea:	f000 fb37 	bl	800795c <UART_WaitOnFlagUntilTimeout>
 80072ee:	4603      	mov	r3, r0
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d005      	beq.n	8007300 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2220      	movs	r2, #32
 80072f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80072fc:	2303      	movs	r3, #3
 80072fe:	e03a      	b.n	8007376 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d10b      	bne.n	800731e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007306:	69bb      	ldr	r3, [r7, #24]
 8007308:	881b      	ldrh	r3, [r3, #0]
 800730a:	461a      	mov	r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007314:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	3302      	adds	r3, #2
 800731a:	61bb      	str	r3, [r7, #24]
 800731c:	e007      	b.n	800732e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	781a      	ldrb	r2, [r3, #0]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	3301      	adds	r3, #1
 800732c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007332:	b29b      	uxth	r3, r3
 8007334:	3b01      	subs	r3, #1
 8007336:	b29a      	uxth	r2, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007340:	b29b      	uxth	r3, r3
 8007342:	2b00      	cmp	r3, #0
 8007344:	d1cb      	bne.n	80072de <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	9300      	str	r3, [sp, #0]
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	2200      	movs	r2, #0
 800734e:	2140      	movs	r1, #64	@ 0x40
 8007350:	68f8      	ldr	r0, [r7, #12]
 8007352:	f000 fb03 	bl	800795c <UART_WaitOnFlagUntilTimeout>
 8007356:	4603      	mov	r3, r0
 8007358:	2b00      	cmp	r3, #0
 800735a:	d005      	beq.n	8007368 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2220      	movs	r2, #32
 8007360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007364:	2303      	movs	r3, #3
 8007366:	e006      	b.n	8007376 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2220      	movs	r2, #32
 800736c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007370:	2300      	movs	r3, #0
 8007372:	e000      	b.n	8007376 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007374:	2302      	movs	r3, #2
  }
}
 8007376:	4618      	mov	r0, r3
 8007378:	3720      	adds	r7, #32
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b084      	sub	sp, #16
 8007382:	af00      	add	r7, sp, #0
 8007384:	60f8      	str	r0, [r7, #12]
 8007386:	60b9      	str	r1, [r7, #8]
 8007388:	4613      	mov	r3, r2
 800738a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007392:	b2db      	uxtb	r3, r3
 8007394:	2b20      	cmp	r3, #32
 8007396:	d112      	bne.n	80073be <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d002      	beq.n	80073a4 <HAL_UART_Receive_IT+0x26>
 800739e:	88fb      	ldrh	r3, [r7, #6]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d101      	bne.n	80073a8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e00b      	b.n	80073c0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2200      	movs	r2, #0
 80073ac:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80073ae:	88fb      	ldrh	r3, [r7, #6]
 80073b0:	461a      	mov	r2, r3
 80073b2:	68b9      	ldr	r1, [r7, #8]
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f000 fb2a 	bl	8007a0e <UART_Start_Receive_IT>
 80073ba:	4603      	mov	r3, r0
 80073bc:	e000      	b.n	80073c0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80073be:	2302      	movs	r3, #2
  }
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3710      	adds	r7, #16
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b0ba      	sub	sp, #232	@ 0xe8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	68db      	ldr	r3, [r3, #12]
 80073e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	695b      	ldr	r3, [r3, #20]
 80073ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80073ee:	2300      	movs	r3, #0
 80073f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80073f4:	2300      	movs	r3, #0
 80073f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80073fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073fe:	f003 030f 	and.w	r3, r3, #15
 8007402:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007406:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800740a:	2b00      	cmp	r3, #0
 800740c:	d10f      	bne.n	800742e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800740e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007412:	f003 0320 	and.w	r3, r3, #32
 8007416:	2b00      	cmp	r3, #0
 8007418:	d009      	beq.n	800742e <HAL_UART_IRQHandler+0x66>
 800741a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800741e:	f003 0320 	and.w	r3, r3, #32
 8007422:	2b00      	cmp	r3, #0
 8007424:	d003      	beq.n	800742e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 fc07 	bl	8007c3a <UART_Receive_IT>
      return;
 800742c:	e273      	b.n	8007916 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800742e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007432:	2b00      	cmp	r3, #0
 8007434:	f000 80de 	beq.w	80075f4 <HAL_UART_IRQHandler+0x22c>
 8007438:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800743c:	f003 0301 	and.w	r3, r3, #1
 8007440:	2b00      	cmp	r3, #0
 8007442:	d106      	bne.n	8007452 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007448:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 80d1 	beq.w	80075f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007456:	f003 0301 	and.w	r3, r3, #1
 800745a:	2b00      	cmp	r3, #0
 800745c:	d00b      	beq.n	8007476 <HAL_UART_IRQHandler+0xae>
 800745e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007466:	2b00      	cmp	r3, #0
 8007468:	d005      	beq.n	8007476 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800746e:	f043 0201 	orr.w	r2, r3, #1
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800747a:	f003 0304 	and.w	r3, r3, #4
 800747e:	2b00      	cmp	r3, #0
 8007480:	d00b      	beq.n	800749a <HAL_UART_IRQHandler+0xd2>
 8007482:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007486:	f003 0301 	and.w	r3, r3, #1
 800748a:	2b00      	cmp	r3, #0
 800748c:	d005      	beq.n	800749a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007492:	f043 0202 	orr.w	r2, r3, #2
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800749a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800749e:	f003 0302 	and.w	r3, r3, #2
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d00b      	beq.n	80074be <HAL_UART_IRQHandler+0xf6>
 80074a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074aa:	f003 0301 	and.w	r3, r3, #1
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d005      	beq.n	80074be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074b6:	f043 0204 	orr.w	r2, r3, #4
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80074be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074c2:	f003 0308 	and.w	r3, r3, #8
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d011      	beq.n	80074ee <HAL_UART_IRQHandler+0x126>
 80074ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074ce:	f003 0320 	and.w	r3, r3, #32
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d105      	bne.n	80074e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80074d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074da:	f003 0301 	and.w	r3, r3, #1
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d005      	beq.n	80074ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074e6:	f043 0208 	orr.w	r2, r3, #8
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	f000 820a 	beq.w	800790c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80074f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074fc:	f003 0320 	and.w	r3, r3, #32
 8007500:	2b00      	cmp	r3, #0
 8007502:	d008      	beq.n	8007516 <HAL_UART_IRQHandler+0x14e>
 8007504:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007508:	f003 0320 	and.w	r3, r3, #32
 800750c:	2b00      	cmp	r3, #0
 800750e:	d002      	beq.n	8007516 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f000 fb92 	bl	8007c3a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	695b      	ldr	r3, [r3, #20]
 800751c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007520:	2b40      	cmp	r3, #64	@ 0x40
 8007522:	bf0c      	ite	eq
 8007524:	2301      	moveq	r3, #1
 8007526:	2300      	movne	r3, #0
 8007528:	b2db      	uxtb	r3, r3
 800752a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007532:	f003 0308 	and.w	r3, r3, #8
 8007536:	2b00      	cmp	r3, #0
 8007538:	d103      	bne.n	8007542 <HAL_UART_IRQHandler+0x17a>
 800753a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800753e:	2b00      	cmp	r3, #0
 8007540:	d04f      	beq.n	80075e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 fa9d 	bl	8007a82 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	695b      	ldr	r3, [r3, #20]
 800754e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007552:	2b40      	cmp	r3, #64	@ 0x40
 8007554:	d141      	bne.n	80075da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	3314      	adds	r3, #20
 800755c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007560:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007564:	e853 3f00 	ldrex	r3, [r3]
 8007568:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800756c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007570:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007574:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	3314      	adds	r3, #20
 800757e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007582:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007586:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800758e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007592:	e841 2300 	strex	r3, r2, [r1]
 8007596:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800759a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d1d9      	bne.n	8007556 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d013      	beq.n	80075d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075ae:	4a8a      	ldr	r2, [pc, #552]	@ (80077d8 <HAL_UART_IRQHandler+0x410>)
 80075b0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075b6:	4618      	mov	r0, r3
 80075b8:	f7fc fcfd 	bl	8003fb6 <HAL_DMA_Abort_IT>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d016      	beq.n	80075f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075c8:	687a      	ldr	r2, [r7, #4]
 80075ca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80075cc:	4610      	mov	r0, r2
 80075ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075d0:	e00e      	b.n	80075f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 f9ac 	bl	8007930 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075d8:	e00a      	b.n	80075f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 f9a8 	bl	8007930 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e0:	e006      	b.n	80075f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f000 f9a4 	bl	8007930 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80075ee:	e18d      	b.n	800790c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075f0:	bf00      	nop
    return;
 80075f2:	e18b      	b.n	800790c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	f040 8167 	bne.w	80078cc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80075fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007602:	f003 0310 	and.w	r3, r3, #16
 8007606:	2b00      	cmp	r3, #0
 8007608:	f000 8160 	beq.w	80078cc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800760c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007610:	f003 0310 	and.w	r3, r3, #16
 8007614:	2b00      	cmp	r3, #0
 8007616:	f000 8159 	beq.w	80078cc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800761a:	2300      	movs	r3, #0
 800761c:	60bb      	str	r3, [r7, #8]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	60bb      	str	r3, [r7, #8]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	60bb      	str	r3, [r7, #8]
 800762e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	695b      	ldr	r3, [r3, #20]
 8007636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800763a:	2b40      	cmp	r3, #64	@ 0x40
 800763c:	f040 80ce 	bne.w	80077dc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800764c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007650:	2b00      	cmp	r3, #0
 8007652:	f000 80a9 	beq.w	80077a8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800765a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800765e:	429a      	cmp	r2, r3
 8007660:	f080 80a2 	bcs.w	80077a8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800766a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007670:	69db      	ldr	r3, [r3, #28]
 8007672:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007676:	f000 8088 	beq.w	800778a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	330c      	adds	r3, #12
 8007680:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007684:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007688:	e853 3f00 	ldrex	r3, [r3]
 800768c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007690:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007694:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007698:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	330c      	adds	r3, #12
 80076a2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80076a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80076aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80076b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80076b6:	e841 2300 	strex	r3, r2, [r1]
 80076ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80076be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1d9      	bne.n	800767a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	3314      	adds	r3, #20
 80076cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076d0:	e853 3f00 	ldrex	r3, [r3]
 80076d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80076d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076d8:	f023 0301 	bic.w	r3, r3, #1
 80076dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	3314      	adds	r3, #20
 80076e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80076ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80076ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80076f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80076f6:	e841 2300 	strex	r3, r2, [r1]
 80076fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80076fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1e1      	bne.n	80076c6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	3314      	adds	r3, #20
 8007708:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800770c:	e853 3f00 	ldrex	r3, [r3]
 8007710:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007712:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007714:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007718:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	3314      	adds	r3, #20
 8007722:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007726:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007728:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800772c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800772e:	e841 2300 	strex	r3, r2, [r1]
 8007732:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007734:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1e3      	bne.n	8007702 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2220      	movs	r2, #32
 800773e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	330c      	adds	r3, #12
 800774e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007750:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007752:	e853 3f00 	ldrex	r3, [r3]
 8007756:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007758:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800775a:	f023 0310 	bic.w	r3, r3, #16
 800775e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	330c      	adds	r3, #12
 8007768:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800776c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800776e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007770:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007772:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007774:	e841 2300 	strex	r3, r2, [r1]
 8007778:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800777a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800777c:	2b00      	cmp	r3, #0
 800777e:	d1e3      	bne.n	8007748 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007784:	4618      	mov	r0, r3
 8007786:	f7fc fba6 	bl	8003ed6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2202      	movs	r2, #2
 800778e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007798:	b29b      	uxth	r3, r3
 800779a:	1ad3      	subs	r3, r2, r3
 800779c:	b29b      	uxth	r3, r3
 800779e:	4619      	mov	r1, r3
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 f8cf 	bl	8007944 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80077a6:	e0b3      	b.n	8007910 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80077ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077b0:	429a      	cmp	r2, r3
 80077b2:	f040 80ad 	bne.w	8007910 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077ba:	69db      	ldr	r3, [r3, #28]
 80077bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077c0:	f040 80a6 	bne.w	8007910 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2202      	movs	r2, #2
 80077c8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80077ce:	4619      	mov	r1, r3
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f000 f8b7 	bl	8007944 <HAL_UARTEx_RxEventCallback>
      return;
 80077d6:	e09b      	b.n	8007910 <HAL_UART_IRQHandler+0x548>
 80077d8:	08007b49 	.word	0x08007b49
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	1ad3      	subs	r3, r2, r3
 80077e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	f000 808e 	beq.w	8007914 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80077f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	f000 8089 	beq.w	8007914 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	330c      	adds	r3, #12
 8007808:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800780c:	e853 3f00 	ldrex	r3, [r3]
 8007810:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007814:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007818:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	330c      	adds	r3, #12
 8007822:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007826:	647a      	str	r2, [r7, #68]	@ 0x44
 8007828:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800782c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800782e:	e841 2300 	strex	r3, r2, [r1]
 8007832:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007834:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007836:	2b00      	cmp	r3, #0
 8007838:	d1e3      	bne.n	8007802 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	3314      	adds	r3, #20
 8007840:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007844:	e853 3f00 	ldrex	r3, [r3]
 8007848:	623b      	str	r3, [r7, #32]
   return(result);
 800784a:	6a3b      	ldr	r3, [r7, #32]
 800784c:	f023 0301 	bic.w	r3, r3, #1
 8007850:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	3314      	adds	r3, #20
 800785a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800785e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007860:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007862:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007864:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007866:	e841 2300 	strex	r3, r2, [r1]
 800786a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800786c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800786e:	2b00      	cmp	r3, #0
 8007870:	d1e3      	bne.n	800783a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2220      	movs	r2, #32
 8007876:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2200      	movs	r2, #0
 800787e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	330c      	adds	r3, #12
 8007886:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007888:	693b      	ldr	r3, [r7, #16]
 800788a:	e853 3f00 	ldrex	r3, [r3]
 800788e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f023 0310 	bic.w	r3, r3, #16
 8007896:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	330c      	adds	r3, #12
 80078a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80078a4:	61fa      	str	r2, [r7, #28]
 80078a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a8:	69b9      	ldr	r1, [r7, #24]
 80078aa:	69fa      	ldr	r2, [r7, #28]
 80078ac:	e841 2300 	strex	r3, r2, [r1]
 80078b0:	617b      	str	r3, [r7, #20]
   return(result);
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d1e3      	bne.n	8007880 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2202      	movs	r2, #2
 80078bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80078be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80078c2:	4619      	mov	r1, r3
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f000 f83d 	bl	8007944 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80078ca:	e023      	b.n	8007914 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80078cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d009      	beq.n	80078ec <HAL_UART_IRQHandler+0x524>
 80078d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d003      	beq.n	80078ec <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 f940 	bl	8007b6a <UART_Transmit_IT>
    return;
 80078ea:	e014      	b.n	8007916 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80078ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d00e      	beq.n	8007916 <HAL_UART_IRQHandler+0x54e>
 80078f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007900:	2b00      	cmp	r3, #0
 8007902:	d008      	beq.n	8007916 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f000 f980 	bl	8007c0a <UART_EndTransmit_IT>
    return;
 800790a:	e004      	b.n	8007916 <HAL_UART_IRQHandler+0x54e>
    return;
 800790c:	bf00      	nop
 800790e:	e002      	b.n	8007916 <HAL_UART_IRQHandler+0x54e>
      return;
 8007910:	bf00      	nop
 8007912:	e000      	b.n	8007916 <HAL_UART_IRQHandler+0x54e>
      return;
 8007914:	bf00      	nop
  }
}
 8007916:	37e8      	adds	r7, #232	@ 0xe8
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007924:	bf00      	nop
 8007926:	370c      	adds	r7, #12
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr

08007930 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007930:	b480      	push	{r7}
 8007932:	b083      	sub	sp, #12
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007938:	bf00      	nop
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	460b      	mov	r3, r1
 800794e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b086      	sub	sp, #24
 8007960:	af00      	add	r7, sp, #0
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	60b9      	str	r1, [r7, #8]
 8007966:	603b      	str	r3, [r7, #0]
 8007968:	4613      	mov	r3, r2
 800796a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800796c:	e03b      	b.n	80079e6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800796e:	6a3b      	ldr	r3, [r7, #32]
 8007970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007974:	d037      	beq.n	80079e6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007976:	f7fc f96d 	bl	8003c54 <HAL_GetTick>
 800797a:	4602      	mov	r2, r0
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	1ad3      	subs	r3, r2, r3
 8007980:	6a3a      	ldr	r2, [r7, #32]
 8007982:	429a      	cmp	r2, r3
 8007984:	d302      	bcc.n	800798c <UART_WaitOnFlagUntilTimeout+0x30>
 8007986:	6a3b      	ldr	r3, [r7, #32]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d101      	bne.n	8007990 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800798c:	2303      	movs	r3, #3
 800798e:	e03a      	b.n	8007a06 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68db      	ldr	r3, [r3, #12]
 8007996:	f003 0304 	and.w	r3, r3, #4
 800799a:	2b00      	cmp	r3, #0
 800799c:	d023      	beq.n	80079e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	2b80      	cmp	r3, #128	@ 0x80
 80079a2:	d020      	beq.n	80079e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	2b40      	cmp	r3, #64	@ 0x40
 80079a8:	d01d      	beq.n	80079e6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f003 0308 	and.w	r3, r3, #8
 80079b4:	2b08      	cmp	r3, #8
 80079b6:	d116      	bne.n	80079e6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80079b8:	2300      	movs	r3, #0
 80079ba:	617b      	str	r3, [r7, #20]
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	617b      	str	r3, [r7, #20]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	617b      	str	r3, [r7, #20]
 80079cc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079ce:	68f8      	ldr	r0, [r7, #12]
 80079d0:	f000 f857 	bl	8007a82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2208      	movs	r2, #8
 80079d8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2200      	movs	r2, #0
 80079de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80079e2:	2301      	movs	r3, #1
 80079e4:	e00f      	b.n	8007a06 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	4013      	ands	r3, r2
 80079f0:	68ba      	ldr	r2, [r7, #8]
 80079f2:	429a      	cmp	r2, r3
 80079f4:	bf0c      	ite	eq
 80079f6:	2301      	moveq	r3, #1
 80079f8:	2300      	movne	r3, #0
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	461a      	mov	r2, r3
 80079fe:	79fb      	ldrb	r3, [r7, #7]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d0b4      	beq.n	800796e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a04:	2300      	movs	r3, #0
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3718      	adds	r7, #24
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}

08007a0e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a0e:	b480      	push	{r7}
 8007a10:	b085      	sub	sp, #20
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	60f8      	str	r0, [r7, #12]
 8007a16:	60b9      	str	r1, [r7, #8]
 8007a18:	4613      	mov	r3, r2
 8007a1a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	68ba      	ldr	r2, [r7, #8]
 8007a20:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	88fa      	ldrh	r2, [r7, #6]
 8007a26:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	88fa      	ldrh	r2, [r7, #6]
 8007a2c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2200      	movs	r2, #0
 8007a32:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2222      	movs	r2, #34	@ 0x22
 8007a38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d007      	beq.n	8007a54 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	68da      	ldr	r2, [r3, #12]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a52:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	695a      	ldr	r2, [r3, #20]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f042 0201 	orr.w	r2, r2, #1
 8007a62:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68da      	ldr	r2, [r3, #12]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f042 0220 	orr.w	r2, r2, #32
 8007a72:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007a74:	2300      	movs	r3, #0
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3714      	adds	r7, #20
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a80:	4770      	bx	lr

08007a82 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a82:	b480      	push	{r7}
 8007a84:	b095      	sub	sp, #84	@ 0x54
 8007a86:	af00      	add	r7, sp, #0
 8007a88:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	330c      	adds	r3, #12
 8007a90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a94:	e853 3f00 	ldrex	r3, [r3]
 8007a98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007aa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	330c      	adds	r3, #12
 8007aa8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007aaa:	643a      	str	r2, [r7, #64]	@ 0x40
 8007aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ab0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ab2:	e841 2300 	strex	r3, r2, [r1]
 8007ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d1e5      	bne.n	8007a8a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	3314      	adds	r3, #20
 8007ac4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac6:	6a3b      	ldr	r3, [r7, #32]
 8007ac8:	e853 3f00 	ldrex	r3, [r3]
 8007acc:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ace:	69fb      	ldr	r3, [r7, #28]
 8007ad0:	f023 0301 	bic.w	r3, r3, #1
 8007ad4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	3314      	adds	r3, #20
 8007adc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ade:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ae4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ae6:	e841 2300 	strex	r3, r2, [r1]
 8007aea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d1e5      	bne.n	8007abe <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007af6:	2b01      	cmp	r3, #1
 8007af8:	d119      	bne.n	8007b2e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	330c      	adds	r3, #12
 8007b00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	e853 3f00 	ldrex	r3, [r3]
 8007b08:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	f023 0310 	bic.w	r3, r3, #16
 8007b10:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	330c      	adds	r3, #12
 8007b18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b1a:	61ba      	str	r2, [r7, #24]
 8007b1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1e:	6979      	ldr	r1, [r7, #20]
 8007b20:	69ba      	ldr	r2, [r7, #24]
 8007b22:	e841 2300 	strex	r3, r2, [r1]
 8007b26:	613b      	str	r3, [r7, #16]
   return(result);
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d1e5      	bne.n	8007afa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2220      	movs	r2, #32
 8007b32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007b3c:	bf00      	nop
 8007b3e:	3754      	adds	r7, #84	@ 0x54
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr

08007b48 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b5c:	68f8      	ldr	r0, [r7, #12]
 8007b5e:	f7ff fee7 	bl	8007930 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b62:	bf00      	nop
 8007b64:	3710      	adds	r7, #16
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}

08007b6a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b6a:	b480      	push	{r7}
 8007b6c:	b085      	sub	sp, #20
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	2b21      	cmp	r3, #33	@ 0x21
 8007b7c:	d13e      	bne.n	8007bfc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b86:	d114      	bne.n	8007bb2 <UART_Transmit_IT+0x48>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d110      	bne.n	8007bb2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6a1b      	ldr	r3, [r3, #32]
 8007b94:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	881b      	ldrh	r3, [r3, #0]
 8007b9a:	461a      	mov	r2, r3
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ba4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6a1b      	ldr	r3, [r3, #32]
 8007baa:	1c9a      	adds	r2, r3, #2
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	621a      	str	r2, [r3, #32]
 8007bb0:	e008      	b.n	8007bc4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6a1b      	ldr	r3, [r3, #32]
 8007bb6:	1c59      	adds	r1, r3, #1
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	6211      	str	r1, [r2, #32]
 8007bbc:	781a      	ldrb	r2, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d10f      	bne.n	8007bf8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	68da      	ldr	r2, [r3, #12]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007be6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	68da      	ldr	r2, [r3, #12]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007bf6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	e000      	b.n	8007bfe <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007bfc:	2302      	movs	r3, #2
  }
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3714      	adds	r7, #20
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr

08007c0a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c0a:	b580      	push	{r7, lr}
 8007c0c:	b082      	sub	sp, #8
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	68da      	ldr	r2, [r3, #12]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c20:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2220      	movs	r2, #32
 8007c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f7ff fe76 	bl	800791c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c30:	2300      	movs	r3, #0
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3708      	adds	r7, #8
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}

08007c3a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c3a:	b580      	push	{r7, lr}
 8007c3c:	b08c      	sub	sp, #48	@ 0x30
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007c42:	2300      	movs	r3, #0
 8007c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007c46:	2300      	movs	r3, #0
 8007c48:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	2b22      	cmp	r3, #34	@ 0x22
 8007c54:	f040 80aa 	bne.w	8007dac <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c60:	d115      	bne.n	8007c8e <UART_Receive_IT+0x54>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d111      	bne.n	8007c8e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c7c:	b29a      	uxth	r2, r3
 8007c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c80:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c86:	1c9a      	adds	r2, r3, #2
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c8c:	e024      	b.n	8007cd8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c9c:	d007      	beq.n	8007cae <UART_Receive_IT+0x74>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d10a      	bne.n	8007cbc <UART_Receive_IT+0x82>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	691b      	ldr	r3, [r3, #16]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d106      	bne.n	8007cbc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	b2da      	uxtb	r2, r3
 8007cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cb8:	701a      	strb	r2, [r3, #0]
 8007cba:	e008      	b.n	8007cce <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cc8:	b2da      	uxtb	r2, r3
 8007cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ccc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd2:	1c5a      	adds	r2, r3, #1
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	3b01      	subs	r3, #1
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d15d      	bne.n	8007da8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	68da      	ldr	r2, [r3, #12]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f022 0220 	bic.w	r2, r2, #32
 8007cfa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68da      	ldr	r2, [r3, #12]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	695a      	ldr	r2, [r3, #20]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f022 0201 	bic.w	r2, r2, #1
 8007d1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2220      	movs	r2, #32
 8007d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d135      	bne.n	8007d9e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	330c      	adds	r3, #12
 8007d3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	e853 3f00 	ldrex	r3, [r3]
 8007d46:	613b      	str	r3, [r7, #16]
   return(result);
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	f023 0310 	bic.w	r3, r3, #16
 8007d4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	330c      	adds	r3, #12
 8007d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d58:	623a      	str	r2, [r7, #32]
 8007d5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5c:	69f9      	ldr	r1, [r7, #28]
 8007d5e:	6a3a      	ldr	r2, [r7, #32]
 8007d60:	e841 2300 	strex	r3, r2, [r1]
 8007d64:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d1e5      	bne.n	8007d38 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f003 0310 	and.w	r3, r3, #16
 8007d76:	2b10      	cmp	r3, #16
 8007d78:	d10a      	bne.n	8007d90 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	60fb      	str	r3, [r7, #12]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	60fb      	str	r3, [r7, #12]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	60fb      	str	r3, [r7, #12]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007d94:	4619      	mov	r1, r3
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f7ff fdd4 	bl	8007944 <HAL_UARTEx_RxEventCallback>
 8007d9c:	e002      	b.n	8007da4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f7fb fd9e 	bl	80038e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007da4:	2300      	movs	r3, #0
 8007da6:	e002      	b.n	8007dae <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007da8:	2300      	movs	r3, #0
 8007daa:	e000      	b.n	8007dae <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007dac:	2302      	movs	r3, #2
  }
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3730      	adds	r7, #48	@ 0x30
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
	...

08007db8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007db8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007dbc:	b0c0      	sub	sp, #256	@ 0x100
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	691b      	ldr	r3, [r3, #16]
 8007dcc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dd4:	68d9      	ldr	r1, [r3, #12]
 8007dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	ea40 0301 	orr.w	r3, r0, r1
 8007de0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007de6:	689a      	ldr	r2, [r3, #8]
 8007de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	431a      	orrs	r2, r3
 8007df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007df4:	695b      	ldr	r3, [r3, #20]
 8007df6:	431a      	orrs	r2, r3
 8007df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dfc:	69db      	ldr	r3, [r3, #28]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	68db      	ldr	r3, [r3, #12]
 8007e0c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007e10:	f021 010c 	bic.w	r1, r1, #12
 8007e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007e1e:	430b      	orrs	r3, r1
 8007e20:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	695b      	ldr	r3, [r3, #20]
 8007e2a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007e2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e32:	6999      	ldr	r1, [r3, #24]
 8007e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	ea40 0301 	orr.w	r3, r0, r1
 8007e3e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	4b8f      	ldr	r3, [pc, #572]	@ (8008084 <UART_SetConfig+0x2cc>)
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d005      	beq.n	8007e58 <UART_SetConfig+0xa0>
 8007e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	4b8d      	ldr	r3, [pc, #564]	@ (8008088 <UART_SetConfig+0x2d0>)
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d104      	bne.n	8007e62 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e58:	f7fe f85c 	bl	8005f14 <HAL_RCC_GetPCLK2Freq>
 8007e5c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007e60:	e003      	b.n	8007e6a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007e62:	f7fe f843 	bl	8005eec <HAL_RCC_GetPCLK1Freq>
 8007e66:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e6e:	69db      	ldr	r3, [r3, #28]
 8007e70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e74:	f040 810c 	bne.w	8008090 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007e82:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007e86:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007e8a:	4622      	mov	r2, r4
 8007e8c:	462b      	mov	r3, r5
 8007e8e:	1891      	adds	r1, r2, r2
 8007e90:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007e92:	415b      	adcs	r3, r3
 8007e94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007e9a:	4621      	mov	r1, r4
 8007e9c:	eb12 0801 	adds.w	r8, r2, r1
 8007ea0:	4629      	mov	r1, r5
 8007ea2:	eb43 0901 	adc.w	r9, r3, r1
 8007ea6:	f04f 0200 	mov.w	r2, #0
 8007eaa:	f04f 0300 	mov.w	r3, #0
 8007eae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007eb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007eb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007eba:	4690      	mov	r8, r2
 8007ebc:	4699      	mov	r9, r3
 8007ebe:	4623      	mov	r3, r4
 8007ec0:	eb18 0303 	adds.w	r3, r8, r3
 8007ec4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007ec8:	462b      	mov	r3, r5
 8007eca:	eb49 0303 	adc.w	r3, r9, r3
 8007ece:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007ede:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007ee2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	18db      	adds	r3, r3, r3
 8007eea:	653b      	str	r3, [r7, #80]	@ 0x50
 8007eec:	4613      	mov	r3, r2
 8007eee:	eb42 0303 	adc.w	r3, r2, r3
 8007ef2:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ef4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007ef8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007efc:	f7f8 f96c 	bl	80001d8 <__aeabi_uldivmod>
 8007f00:	4602      	mov	r2, r0
 8007f02:	460b      	mov	r3, r1
 8007f04:	4b61      	ldr	r3, [pc, #388]	@ (800808c <UART_SetConfig+0x2d4>)
 8007f06:	fba3 2302 	umull	r2, r3, r3, r2
 8007f0a:	095b      	lsrs	r3, r3, #5
 8007f0c:	011c      	lsls	r4, r3, #4
 8007f0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f12:	2200      	movs	r2, #0
 8007f14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007f18:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007f1c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007f20:	4642      	mov	r2, r8
 8007f22:	464b      	mov	r3, r9
 8007f24:	1891      	adds	r1, r2, r2
 8007f26:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007f28:	415b      	adcs	r3, r3
 8007f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f2c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007f30:	4641      	mov	r1, r8
 8007f32:	eb12 0a01 	adds.w	sl, r2, r1
 8007f36:	4649      	mov	r1, r9
 8007f38:	eb43 0b01 	adc.w	fp, r3, r1
 8007f3c:	f04f 0200 	mov.w	r2, #0
 8007f40:	f04f 0300 	mov.w	r3, #0
 8007f44:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007f48:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007f4c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f50:	4692      	mov	sl, r2
 8007f52:	469b      	mov	fp, r3
 8007f54:	4643      	mov	r3, r8
 8007f56:	eb1a 0303 	adds.w	r3, sl, r3
 8007f5a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007f5e:	464b      	mov	r3, r9
 8007f60:	eb4b 0303 	adc.w	r3, fp, r3
 8007f64:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f74:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007f78:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007f7c:	460b      	mov	r3, r1
 8007f7e:	18db      	adds	r3, r3, r3
 8007f80:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f82:	4613      	mov	r3, r2
 8007f84:	eb42 0303 	adc.w	r3, r2, r3
 8007f88:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f8a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007f8e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007f92:	f7f8 f921 	bl	80001d8 <__aeabi_uldivmod>
 8007f96:	4602      	mov	r2, r0
 8007f98:	460b      	mov	r3, r1
 8007f9a:	4611      	mov	r1, r2
 8007f9c:	4b3b      	ldr	r3, [pc, #236]	@ (800808c <UART_SetConfig+0x2d4>)
 8007f9e:	fba3 2301 	umull	r2, r3, r3, r1
 8007fa2:	095b      	lsrs	r3, r3, #5
 8007fa4:	2264      	movs	r2, #100	@ 0x64
 8007fa6:	fb02 f303 	mul.w	r3, r2, r3
 8007faa:	1acb      	subs	r3, r1, r3
 8007fac:	00db      	lsls	r3, r3, #3
 8007fae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007fb2:	4b36      	ldr	r3, [pc, #216]	@ (800808c <UART_SetConfig+0x2d4>)
 8007fb4:	fba3 2302 	umull	r2, r3, r3, r2
 8007fb8:	095b      	lsrs	r3, r3, #5
 8007fba:	005b      	lsls	r3, r3, #1
 8007fbc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007fc0:	441c      	add	r4, r3
 8007fc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007fcc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007fd0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007fd4:	4642      	mov	r2, r8
 8007fd6:	464b      	mov	r3, r9
 8007fd8:	1891      	adds	r1, r2, r2
 8007fda:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007fdc:	415b      	adcs	r3, r3
 8007fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fe0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007fe4:	4641      	mov	r1, r8
 8007fe6:	1851      	adds	r1, r2, r1
 8007fe8:	6339      	str	r1, [r7, #48]	@ 0x30
 8007fea:	4649      	mov	r1, r9
 8007fec:	414b      	adcs	r3, r1
 8007fee:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff0:	f04f 0200 	mov.w	r2, #0
 8007ff4:	f04f 0300 	mov.w	r3, #0
 8007ff8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007ffc:	4659      	mov	r1, fp
 8007ffe:	00cb      	lsls	r3, r1, #3
 8008000:	4651      	mov	r1, sl
 8008002:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008006:	4651      	mov	r1, sl
 8008008:	00ca      	lsls	r2, r1, #3
 800800a:	4610      	mov	r0, r2
 800800c:	4619      	mov	r1, r3
 800800e:	4603      	mov	r3, r0
 8008010:	4642      	mov	r2, r8
 8008012:	189b      	adds	r3, r3, r2
 8008014:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008018:	464b      	mov	r3, r9
 800801a:	460a      	mov	r2, r1
 800801c:	eb42 0303 	adc.w	r3, r2, r3
 8008020:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	2200      	movs	r2, #0
 800802c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008030:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008034:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008038:	460b      	mov	r3, r1
 800803a:	18db      	adds	r3, r3, r3
 800803c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800803e:	4613      	mov	r3, r2
 8008040:	eb42 0303 	adc.w	r3, r2, r3
 8008044:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008046:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800804a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800804e:	f7f8 f8c3 	bl	80001d8 <__aeabi_uldivmod>
 8008052:	4602      	mov	r2, r0
 8008054:	460b      	mov	r3, r1
 8008056:	4b0d      	ldr	r3, [pc, #52]	@ (800808c <UART_SetConfig+0x2d4>)
 8008058:	fba3 1302 	umull	r1, r3, r3, r2
 800805c:	095b      	lsrs	r3, r3, #5
 800805e:	2164      	movs	r1, #100	@ 0x64
 8008060:	fb01 f303 	mul.w	r3, r1, r3
 8008064:	1ad3      	subs	r3, r2, r3
 8008066:	00db      	lsls	r3, r3, #3
 8008068:	3332      	adds	r3, #50	@ 0x32
 800806a:	4a08      	ldr	r2, [pc, #32]	@ (800808c <UART_SetConfig+0x2d4>)
 800806c:	fba2 2303 	umull	r2, r3, r2, r3
 8008070:	095b      	lsrs	r3, r3, #5
 8008072:	f003 0207 	and.w	r2, r3, #7
 8008076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4422      	add	r2, r4
 800807e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008080:	e106      	b.n	8008290 <UART_SetConfig+0x4d8>
 8008082:	bf00      	nop
 8008084:	40011000 	.word	0x40011000
 8008088:	40011400 	.word	0x40011400
 800808c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008090:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008094:	2200      	movs	r2, #0
 8008096:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800809a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800809e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80080a2:	4642      	mov	r2, r8
 80080a4:	464b      	mov	r3, r9
 80080a6:	1891      	adds	r1, r2, r2
 80080a8:	6239      	str	r1, [r7, #32]
 80080aa:	415b      	adcs	r3, r3
 80080ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80080ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80080b2:	4641      	mov	r1, r8
 80080b4:	1854      	adds	r4, r2, r1
 80080b6:	4649      	mov	r1, r9
 80080b8:	eb43 0501 	adc.w	r5, r3, r1
 80080bc:	f04f 0200 	mov.w	r2, #0
 80080c0:	f04f 0300 	mov.w	r3, #0
 80080c4:	00eb      	lsls	r3, r5, #3
 80080c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080ca:	00e2      	lsls	r2, r4, #3
 80080cc:	4614      	mov	r4, r2
 80080ce:	461d      	mov	r5, r3
 80080d0:	4643      	mov	r3, r8
 80080d2:	18e3      	adds	r3, r4, r3
 80080d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80080d8:	464b      	mov	r3, r9
 80080da:	eb45 0303 	adc.w	r3, r5, r3
 80080de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80080e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80080ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80080f2:	f04f 0200 	mov.w	r2, #0
 80080f6:	f04f 0300 	mov.w	r3, #0
 80080fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80080fe:	4629      	mov	r1, r5
 8008100:	008b      	lsls	r3, r1, #2
 8008102:	4621      	mov	r1, r4
 8008104:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008108:	4621      	mov	r1, r4
 800810a:	008a      	lsls	r2, r1, #2
 800810c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008110:	f7f8 f862 	bl	80001d8 <__aeabi_uldivmod>
 8008114:	4602      	mov	r2, r0
 8008116:	460b      	mov	r3, r1
 8008118:	4b60      	ldr	r3, [pc, #384]	@ (800829c <UART_SetConfig+0x4e4>)
 800811a:	fba3 2302 	umull	r2, r3, r3, r2
 800811e:	095b      	lsrs	r3, r3, #5
 8008120:	011c      	lsls	r4, r3, #4
 8008122:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008126:	2200      	movs	r2, #0
 8008128:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800812c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008130:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008134:	4642      	mov	r2, r8
 8008136:	464b      	mov	r3, r9
 8008138:	1891      	adds	r1, r2, r2
 800813a:	61b9      	str	r1, [r7, #24]
 800813c:	415b      	adcs	r3, r3
 800813e:	61fb      	str	r3, [r7, #28]
 8008140:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008144:	4641      	mov	r1, r8
 8008146:	1851      	adds	r1, r2, r1
 8008148:	6139      	str	r1, [r7, #16]
 800814a:	4649      	mov	r1, r9
 800814c:	414b      	adcs	r3, r1
 800814e:	617b      	str	r3, [r7, #20]
 8008150:	f04f 0200 	mov.w	r2, #0
 8008154:	f04f 0300 	mov.w	r3, #0
 8008158:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800815c:	4659      	mov	r1, fp
 800815e:	00cb      	lsls	r3, r1, #3
 8008160:	4651      	mov	r1, sl
 8008162:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008166:	4651      	mov	r1, sl
 8008168:	00ca      	lsls	r2, r1, #3
 800816a:	4610      	mov	r0, r2
 800816c:	4619      	mov	r1, r3
 800816e:	4603      	mov	r3, r0
 8008170:	4642      	mov	r2, r8
 8008172:	189b      	adds	r3, r3, r2
 8008174:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008178:	464b      	mov	r3, r9
 800817a:	460a      	mov	r2, r1
 800817c:	eb42 0303 	adc.w	r3, r2, r3
 8008180:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	2200      	movs	r2, #0
 800818c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800818e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008190:	f04f 0200 	mov.w	r2, #0
 8008194:	f04f 0300 	mov.w	r3, #0
 8008198:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800819c:	4649      	mov	r1, r9
 800819e:	008b      	lsls	r3, r1, #2
 80081a0:	4641      	mov	r1, r8
 80081a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081a6:	4641      	mov	r1, r8
 80081a8:	008a      	lsls	r2, r1, #2
 80081aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80081ae:	f7f8 f813 	bl	80001d8 <__aeabi_uldivmod>
 80081b2:	4602      	mov	r2, r0
 80081b4:	460b      	mov	r3, r1
 80081b6:	4611      	mov	r1, r2
 80081b8:	4b38      	ldr	r3, [pc, #224]	@ (800829c <UART_SetConfig+0x4e4>)
 80081ba:	fba3 2301 	umull	r2, r3, r3, r1
 80081be:	095b      	lsrs	r3, r3, #5
 80081c0:	2264      	movs	r2, #100	@ 0x64
 80081c2:	fb02 f303 	mul.w	r3, r2, r3
 80081c6:	1acb      	subs	r3, r1, r3
 80081c8:	011b      	lsls	r3, r3, #4
 80081ca:	3332      	adds	r3, #50	@ 0x32
 80081cc:	4a33      	ldr	r2, [pc, #204]	@ (800829c <UART_SetConfig+0x4e4>)
 80081ce:	fba2 2303 	umull	r2, r3, r2, r3
 80081d2:	095b      	lsrs	r3, r3, #5
 80081d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80081d8:	441c      	add	r4, r3
 80081da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80081de:	2200      	movs	r2, #0
 80081e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80081e2:	677a      	str	r2, [r7, #116]	@ 0x74
 80081e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80081e8:	4642      	mov	r2, r8
 80081ea:	464b      	mov	r3, r9
 80081ec:	1891      	adds	r1, r2, r2
 80081ee:	60b9      	str	r1, [r7, #8]
 80081f0:	415b      	adcs	r3, r3
 80081f2:	60fb      	str	r3, [r7, #12]
 80081f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80081f8:	4641      	mov	r1, r8
 80081fa:	1851      	adds	r1, r2, r1
 80081fc:	6039      	str	r1, [r7, #0]
 80081fe:	4649      	mov	r1, r9
 8008200:	414b      	adcs	r3, r1
 8008202:	607b      	str	r3, [r7, #4]
 8008204:	f04f 0200 	mov.w	r2, #0
 8008208:	f04f 0300 	mov.w	r3, #0
 800820c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008210:	4659      	mov	r1, fp
 8008212:	00cb      	lsls	r3, r1, #3
 8008214:	4651      	mov	r1, sl
 8008216:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800821a:	4651      	mov	r1, sl
 800821c:	00ca      	lsls	r2, r1, #3
 800821e:	4610      	mov	r0, r2
 8008220:	4619      	mov	r1, r3
 8008222:	4603      	mov	r3, r0
 8008224:	4642      	mov	r2, r8
 8008226:	189b      	adds	r3, r3, r2
 8008228:	66bb      	str	r3, [r7, #104]	@ 0x68
 800822a:	464b      	mov	r3, r9
 800822c:	460a      	mov	r2, r1
 800822e:	eb42 0303 	adc.w	r3, r2, r3
 8008232:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	2200      	movs	r2, #0
 800823c:	663b      	str	r3, [r7, #96]	@ 0x60
 800823e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008240:	f04f 0200 	mov.w	r2, #0
 8008244:	f04f 0300 	mov.w	r3, #0
 8008248:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800824c:	4649      	mov	r1, r9
 800824e:	008b      	lsls	r3, r1, #2
 8008250:	4641      	mov	r1, r8
 8008252:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008256:	4641      	mov	r1, r8
 8008258:	008a      	lsls	r2, r1, #2
 800825a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800825e:	f7f7 ffbb 	bl	80001d8 <__aeabi_uldivmod>
 8008262:	4602      	mov	r2, r0
 8008264:	460b      	mov	r3, r1
 8008266:	4b0d      	ldr	r3, [pc, #52]	@ (800829c <UART_SetConfig+0x4e4>)
 8008268:	fba3 1302 	umull	r1, r3, r3, r2
 800826c:	095b      	lsrs	r3, r3, #5
 800826e:	2164      	movs	r1, #100	@ 0x64
 8008270:	fb01 f303 	mul.w	r3, r1, r3
 8008274:	1ad3      	subs	r3, r2, r3
 8008276:	011b      	lsls	r3, r3, #4
 8008278:	3332      	adds	r3, #50	@ 0x32
 800827a:	4a08      	ldr	r2, [pc, #32]	@ (800829c <UART_SetConfig+0x4e4>)
 800827c:	fba2 2303 	umull	r2, r3, r2, r3
 8008280:	095b      	lsrs	r3, r3, #5
 8008282:	f003 020f 	and.w	r2, r3, #15
 8008286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4422      	add	r2, r4
 800828e:	609a      	str	r2, [r3, #8]
}
 8008290:	bf00      	nop
 8008292:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008296:	46bd      	mov	sp, r7
 8008298:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800829c:	51eb851f 	.word	0x51eb851f

080082a0 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b087      	sub	sp, #28
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	681a      	ldr	r2, [r3, #0]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082b4:	683a      	ldr	r2, [r7, #0]
 80082b6:	6812      	ldr	r2, [r2, #0]
 80082b8:	f023 0101 	bic.w	r1, r3, #1
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	2b08      	cmp	r3, #8
 80082c8:	d102      	bne.n	80082d0 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80082ca:	2340      	movs	r3, #64	@ 0x40
 80082cc:	617b      	str	r3, [r7, #20]
 80082ce:	e001      	b.n	80082d4 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80082d0:	2300      	movs	r3, #0
 80082d2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80082e0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80082e6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80082ec:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80082f2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80082f8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80082fe:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8008304:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 800830a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8008310:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8008316:	4313      	orrs	r3, r2
 8008318:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	699b      	ldr	r3, [r3, #24]
 800831e:	693a      	ldr	r2, [r7, #16]
 8008320:	4313      	orrs	r3, r2
 8008322:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008328:	693a      	ldr	r2, [r7, #16]
 800832a:	4313      	orrs	r3, r2
 800832c:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 800832e:	4b10      	ldr	r3, [pc, #64]	@ (8008370 <FSMC_NORSRAM_Init+0xd0>)
 8008330:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008338:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8008340:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	681a      	ldr	r2, [r3, #0]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	43db      	mvns	r3, r3
 8008350:	ea02 0103 	and.w	r1, r2, r3
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	4319      	orrs	r1, r3
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8008362:	2300      	movs	r3, #0
}
 8008364:	4618      	mov	r0, r3
 8008366:	371c      	adds	r7, #28
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr
 8008370:	0008fb7f 	.word	0x0008fb7f

08008374 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008374:	b480      	push	{r7}
 8008376:	b085      	sub	sp, #20
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 800838a:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8008392:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	68db      	ldr	r3, [r3, #12]
 8008398:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 800839a:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	691b      	ldr	r3, [r3, #16]
 80083a0:	3b01      	subs	r3, #1
 80083a2:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 80083a4:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	695b      	ldr	r3, [r3, #20]
 80083aa:	3b02      	subs	r3, #2
 80083ac:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 80083ae:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 80083ba:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 80083c2:	2300      	movs	r3, #0
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3714      	adds	r7, #20
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr

080083d0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b085      	sub	sp, #20
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	607a      	str	r2, [r7, #4]
 80083dc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80083e4:	d11d      	bne.n	8008422 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80083ee:	4b13      	ldr	r3, [pc, #76]	@ (800843c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80083f0:	4013      	ands	r3, r2
 80083f2:	68ba      	ldr	r2, [r7, #8]
 80083f4:	6811      	ldr	r1, [r2, #0]
 80083f6:	68ba      	ldr	r2, [r7, #8]
 80083f8:	6852      	ldr	r2, [r2, #4]
 80083fa:	0112      	lsls	r2, r2, #4
 80083fc:	4311      	orrs	r1, r2
 80083fe:	68ba      	ldr	r2, [r7, #8]
 8008400:	6892      	ldr	r2, [r2, #8]
 8008402:	0212      	lsls	r2, r2, #8
 8008404:	4311      	orrs	r1, r2
 8008406:	68ba      	ldr	r2, [r7, #8]
 8008408:	6992      	ldr	r2, [r2, #24]
 800840a:	4311      	orrs	r1, r2
 800840c:	68ba      	ldr	r2, [r7, #8]
 800840e:	68d2      	ldr	r2, [r2, #12]
 8008410:	0412      	lsls	r2, r2, #16
 8008412:	430a      	orrs	r2, r1
 8008414:	ea43 0102 	orr.w	r1, r3, r2
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008420:	e005      	b.n	800842e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800842a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800842e:	2300      	movs	r3, #0
}
 8008430:	4618      	mov	r0, r3
 8008432:	3714      	adds	r7, #20
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr
 800843c:	cff00000 	.word	0xcff00000

08008440 <_strtol_l.isra.0>:
 8008440:	2b24      	cmp	r3, #36	@ 0x24
 8008442:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008446:	4686      	mov	lr, r0
 8008448:	4690      	mov	r8, r2
 800844a:	d801      	bhi.n	8008450 <_strtol_l.isra.0+0x10>
 800844c:	2b01      	cmp	r3, #1
 800844e:	d106      	bne.n	800845e <_strtol_l.isra.0+0x1e>
 8008450:	f000 f882 	bl	8008558 <__errno>
 8008454:	2316      	movs	r3, #22
 8008456:	6003      	str	r3, [r0, #0]
 8008458:	2000      	movs	r0, #0
 800845a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800845e:	4834      	ldr	r0, [pc, #208]	@ (8008530 <_strtol_l.isra.0+0xf0>)
 8008460:	460d      	mov	r5, r1
 8008462:	462a      	mov	r2, r5
 8008464:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008468:	5d06      	ldrb	r6, [r0, r4]
 800846a:	f016 0608 	ands.w	r6, r6, #8
 800846e:	d1f8      	bne.n	8008462 <_strtol_l.isra.0+0x22>
 8008470:	2c2d      	cmp	r4, #45	@ 0x2d
 8008472:	d110      	bne.n	8008496 <_strtol_l.isra.0+0x56>
 8008474:	782c      	ldrb	r4, [r5, #0]
 8008476:	2601      	movs	r6, #1
 8008478:	1c95      	adds	r5, r2, #2
 800847a:	f033 0210 	bics.w	r2, r3, #16
 800847e:	d115      	bne.n	80084ac <_strtol_l.isra.0+0x6c>
 8008480:	2c30      	cmp	r4, #48	@ 0x30
 8008482:	d10d      	bne.n	80084a0 <_strtol_l.isra.0+0x60>
 8008484:	782a      	ldrb	r2, [r5, #0]
 8008486:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800848a:	2a58      	cmp	r2, #88	@ 0x58
 800848c:	d108      	bne.n	80084a0 <_strtol_l.isra.0+0x60>
 800848e:	786c      	ldrb	r4, [r5, #1]
 8008490:	3502      	adds	r5, #2
 8008492:	2310      	movs	r3, #16
 8008494:	e00a      	b.n	80084ac <_strtol_l.isra.0+0x6c>
 8008496:	2c2b      	cmp	r4, #43	@ 0x2b
 8008498:	bf04      	itt	eq
 800849a:	782c      	ldrbeq	r4, [r5, #0]
 800849c:	1c95      	addeq	r5, r2, #2
 800849e:	e7ec      	b.n	800847a <_strtol_l.isra.0+0x3a>
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d1f6      	bne.n	8008492 <_strtol_l.isra.0+0x52>
 80084a4:	2c30      	cmp	r4, #48	@ 0x30
 80084a6:	bf14      	ite	ne
 80084a8:	230a      	movne	r3, #10
 80084aa:	2308      	moveq	r3, #8
 80084ac:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80084b0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80084b4:	2200      	movs	r2, #0
 80084b6:	fbbc f9f3 	udiv	r9, ip, r3
 80084ba:	4610      	mov	r0, r2
 80084bc:	fb03 ca19 	mls	sl, r3, r9, ip
 80084c0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80084c4:	2f09      	cmp	r7, #9
 80084c6:	d80f      	bhi.n	80084e8 <_strtol_l.isra.0+0xa8>
 80084c8:	463c      	mov	r4, r7
 80084ca:	42a3      	cmp	r3, r4
 80084cc:	dd1b      	ble.n	8008506 <_strtol_l.isra.0+0xc6>
 80084ce:	1c57      	adds	r7, r2, #1
 80084d0:	d007      	beq.n	80084e2 <_strtol_l.isra.0+0xa2>
 80084d2:	4581      	cmp	r9, r0
 80084d4:	d314      	bcc.n	8008500 <_strtol_l.isra.0+0xc0>
 80084d6:	d101      	bne.n	80084dc <_strtol_l.isra.0+0x9c>
 80084d8:	45a2      	cmp	sl, r4
 80084da:	db11      	blt.n	8008500 <_strtol_l.isra.0+0xc0>
 80084dc:	fb00 4003 	mla	r0, r0, r3, r4
 80084e0:	2201      	movs	r2, #1
 80084e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80084e6:	e7eb      	b.n	80084c0 <_strtol_l.isra.0+0x80>
 80084e8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80084ec:	2f19      	cmp	r7, #25
 80084ee:	d801      	bhi.n	80084f4 <_strtol_l.isra.0+0xb4>
 80084f0:	3c37      	subs	r4, #55	@ 0x37
 80084f2:	e7ea      	b.n	80084ca <_strtol_l.isra.0+0x8a>
 80084f4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80084f8:	2f19      	cmp	r7, #25
 80084fa:	d804      	bhi.n	8008506 <_strtol_l.isra.0+0xc6>
 80084fc:	3c57      	subs	r4, #87	@ 0x57
 80084fe:	e7e4      	b.n	80084ca <_strtol_l.isra.0+0x8a>
 8008500:	f04f 32ff 	mov.w	r2, #4294967295
 8008504:	e7ed      	b.n	80084e2 <_strtol_l.isra.0+0xa2>
 8008506:	1c53      	adds	r3, r2, #1
 8008508:	d108      	bne.n	800851c <_strtol_l.isra.0+0xdc>
 800850a:	2322      	movs	r3, #34	@ 0x22
 800850c:	f8ce 3000 	str.w	r3, [lr]
 8008510:	4660      	mov	r0, ip
 8008512:	f1b8 0f00 	cmp.w	r8, #0
 8008516:	d0a0      	beq.n	800845a <_strtol_l.isra.0+0x1a>
 8008518:	1e69      	subs	r1, r5, #1
 800851a:	e006      	b.n	800852a <_strtol_l.isra.0+0xea>
 800851c:	b106      	cbz	r6, 8008520 <_strtol_l.isra.0+0xe0>
 800851e:	4240      	negs	r0, r0
 8008520:	f1b8 0f00 	cmp.w	r8, #0
 8008524:	d099      	beq.n	800845a <_strtol_l.isra.0+0x1a>
 8008526:	2a00      	cmp	r2, #0
 8008528:	d1f6      	bne.n	8008518 <_strtol_l.isra.0+0xd8>
 800852a:	f8c8 1000 	str.w	r1, [r8]
 800852e:	e794      	b.n	800845a <_strtol_l.isra.0+0x1a>
 8008530:	0800b7a9 	.word	0x0800b7a9

08008534 <strtol>:
 8008534:	4613      	mov	r3, r2
 8008536:	460a      	mov	r2, r1
 8008538:	4601      	mov	r1, r0
 800853a:	4802      	ldr	r0, [pc, #8]	@ (8008544 <strtol+0x10>)
 800853c:	6800      	ldr	r0, [r0, #0]
 800853e:	f7ff bf7f 	b.w	8008440 <_strtol_l.isra.0>
 8008542:	bf00      	nop
 8008544:	20000050 	.word	0x20000050

08008548 <memset>:
 8008548:	4402      	add	r2, r0
 800854a:	4603      	mov	r3, r0
 800854c:	4293      	cmp	r3, r2
 800854e:	d100      	bne.n	8008552 <memset+0xa>
 8008550:	4770      	bx	lr
 8008552:	f803 1b01 	strb.w	r1, [r3], #1
 8008556:	e7f9      	b.n	800854c <memset+0x4>

08008558 <__errno>:
 8008558:	4b01      	ldr	r3, [pc, #4]	@ (8008560 <__errno+0x8>)
 800855a:	6818      	ldr	r0, [r3, #0]
 800855c:	4770      	bx	lr
 800855e:	bf00      	nop
 8008560:	20000050 	.word	0x20000050

08008564 <__libc_init_array>:
 8008564:	b570      	push	{r4, r5, r6, lr}
 8008566:	4d0d      	ldr	r5, [pc, #52]	@ (800859c <__libc_init_array+0x38>)
 8008568:	4c0d      	ldr	r4, [pc, #52]	@ (80085a0 <__libc_init_array+0x3c>)
 800856a:	1b64      	subs	r4, r4, r5
 800856c:	10a4      	asrs	r4, r4, #2
 800856e:	2600      	movs	r6, #0
 8008570:	42a6      	cmp	r6, r4
 8008572:	d109      	bne.n	8008588 <__libc_init_array+0x24>
 8008574:	4d0b      	ldr	r5, [pc, #44]	@ (80085a4 <__libc_init_array+0x40>)
 8008576:	4c0c      	ldr	r4, [pc, #48]	@ (80085a8 <__libc_init_array+0x44>)
 8008578:	f000 f818 	bl	80085ac <_init>
 800857c:	1b64      	subs	r4, r4, r5
 800857e:	10a4      	asrs	r4, r4, #2
 8008580:	2600      	movs	r6, #0
 8008582:	42a6      	cmp	r6, r4
 8008584:	d105      	bne.n	8008592 <__libc_init_array+0x2e>
 8008586:	bd70      	pop	{r4, r5, r6, pc}
 8008588:	f855 3b04 	ldr.w	r3, [r5], #4
 800858c:	4798      	blx	r3
 800858e:	3601      	adds	r6, #1
 8008590:	e7ee      	b.n	8008570 <__libc_init_array+0xc>
 8008592:	f855 3b04 	ldr.w	r3, [r5], #4
 8008596:	4798      	blx	r3
 8008598:	3601      	adds	r6, #1
 800859a:	e7f2      	b.n	8008582 <__libc_init_array+0x1e>
 800859c:	0800b8b4 	.word	0x0800b8b4
 80085a0:	0800b8b4 	.word	0x0800b8b4
 80085a4:	0800b8b4 	.word	0x0800b8b4
 80085a8:	0800b8b8 	.word	0x0800b8b8

080085ac <_init>:
 80085ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ae:	bf00      	nop
 80085b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085b2:	bc08      	pop	{r3}
 80085b4:	469e      	mov	lr, r3
 80085b6:	4770      	bx	lr

080085b8 <_fini>:
 80085b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085ba:	bf00      	nop
 80085bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085be:	bc08      	pop	{r3}
 80085c0:	469e      	mov	lr, r3
 80085c2:	4770      	bx	lr
