// Seed: 260753089
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire _id_5;
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_2,
      id_7
  );
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1[id_5] = -1;
endmodule
