Analysis & Synthesis report for VerilogCam
Sat Sep 28 20:46:23 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height
 11. State Machine - |top_level|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg
 12. State Machine - |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|s_lcd_controller
 13. State Machine - |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize
 14. State Machine - |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd
 15. State Machine - |top_level|programmer:u_programmer|current_state
 16. State Machine - |top_level|programmer:u_programmer|selected_filter
 17. State Machine - |top_level|programmer:u_programmer|current_filter
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated
 25. Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated
 26. Source assignments for vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram
 27. Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 29. Parameter Settings for User Entity Instance: char_display:u_char_display|char_display_character_lcd_0:character_lcd_0
 30. Parameter Settings for User Entity Instance: char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm
 31. Parameter Settings for User Entity Instance: char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init
 32. Parameter Settings for User Entity Instance: my_altpll:Inst_vga_pll|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: ov7670_controller:Inst_ov7670_controller
 34. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0
 37. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height
 38. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
 39. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width
 40. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0
 41. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
 42. Parameter Settings for User Entity Instance: vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter
 43. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller
 44. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. altpll Parameter Settings by Entity Instance
 47. altsyncram Parameter Settings by Entity Instance
 48. scfifo Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 50. Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller"
 51. Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
 52. Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0"
 53. Port Connectivity Checks: "vga:u_vga|vga_video_scaler_0:video_scaler_0"
 54. Port Connectivity Checks: "vga:u_vga"
 55. Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender"
 56. Port Connectivity Checks: "char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm"
 57. Port Connectivity Checks: "char_display:u_char_display"
 58. Port Connectivity Checks: "programmer:u_programmer"
 59. Post-Synthesis Netlist Statistics for Top Partition
 60. Elapsed Time Per Partition
 61. Analysis & Synthesis Messages
 62. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 28 20:46:23 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; VerilogCam                                  ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,264                                       ;
;     Total combinational functions  ; 1,131                                       ;
;     Dedicated logic registers      ; 719                                         ;
; Total registers                    ; 719                                         ;
; Total pins                         ; 82                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,585,664                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_level          ; VerilogCam         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                           ; Library      ;
+----------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; programmer.sv                                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/leban/MTRX3700/assignment_2_camera/programmer.sv                                                              ;              ;
; lcd_inst_pkg.sv                                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv                                                            ;              ;
; vga/synthesis/vga.v                                                        ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/vga.v                                                        ; vga          ;
; vga/synthesis/submodules/altera_reset_controller.v                         ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_reset_controller.v                         ; vga          ;
; vga/synthesis/submodules/altera_reset_synchronizer.v                       ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_reset_synchronizer.v                       ; vga          ;
; vga/synthesis/submodules/vga_avalon_st_adapter.v                           ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_avalon_st_adapter.v                           ; vga          ;
; vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv        ; yes             ; User SystemVerilog HDL File  ; C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv        ; vga          ;
; vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v               ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v               ; vga          ;
; vga/synthesis/submodules/vga_video_vga_controller_0.v                      ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_video_vga_controller_0.v                      ; vga          ;
; vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v           ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v           ; vga          ;
; vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v          ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v          ; vga          ;
; vga/synthesis/submodules/vga_video_scaler_0.v                              ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_video_scaler_0.v                              ; vga          ;
; vga/synthesis/submodules/vga_face.sv                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_face.sv                                       ; vga          ;
; char_display/synthesis/char_display.v                                      ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/char_display.v                                      ; char_display ;
; char_display/synthesis/submodules/altera_up_character_lcd_communication.v  ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/submodules/altera_up_character_lcd_communication.v  ; char_display ;
; char_display/synthesis/submodules/altera_up_character_lcd_initialization.v ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/submodules/altera_up_character_lcd_initialization.v ; char_display ;
; char_display/synthesis/submodules/char_display_character_lcd_0.v           ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/submodules/char_display_character_lcd_0.v           ; char_display ;
; top_level.v                                                                ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v                                                                ;              ;
; ov7670_registers.v                                                         ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_registers.v                                                         ;              ;
; ov7670_controller.v                                                        ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_controller.v                                                        ;              ;
; ov7670_capture.v                                                           ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_capture.v                                                           ;              ;
; my_frame_buffer_15to0.v                                                    ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/my_frame_buffer_15to0.v                                                    ;              ;
; my_altpll.v                                                                ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/my_altpll.v                                                                ;              ;
; i2c_sender.v                                                               ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/i2c_sender.v                                                               ;              ;
; frame_buffer.v                                                             ; yes             ; User Verilog HDL File        ; C:/Users/leban/MTRX3700/assignment_2_camera/frame_buffer.v                                                             ;              ;
; altpll.tdf                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                      ;              ;
; aglobal201.inc                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                  ;              ;
; stratix_pll.inc                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                 ;              ;
; stratixii_pll.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                               ;              ;
; cycloneii_pll.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                               ;              ;
; db/my_altpll_altpll.v                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/my_altpll_altpll.v                                                      ;              ;
; altsyncram.tdf                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;              ;
; stratix_ram_block.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;              ;
; lpm_mux.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;              ;
; lpm_decode.inc                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;              ;
; a_rdenreg.inc                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;              ;
; altrom.inc                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                      ;              ;
; altram.inc                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                      ;              ;
; altdpram.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;              ;
; db/altsyncram_eik1.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_eik1.tdf                                                     ;              ;
; db/decode_rsa.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/decode_rsa.tdf                                                          ;              ;
; db/decode_k8a.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/decode_k8a.tdf                                                          ;              ;
; db/mux_mob.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/mux_mob.tdf                                                             ;              ;
; scfifo.tdf                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                      ;              ;
; a_regfifo.inc                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                   ;              ;
; a_dpfifo.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                    ;              ;
; a_i2fifo.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                    ;              ;
; a_fffifo.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                    ;              ;
; a_f2fifo.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                    ;              ;
; db/scfifo_ci31.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/scfifo_ci31.tdf                                                         ;              ;
; db/a_dpfifo_v931.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/a_dpfifo_v931.tdf                                                       ;              ;
; db/altsyncram_5tb1.tdf                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_5tb1.tdf                                                     ;              ;
; db/cmpr_ms8.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/cmpr_ms8.tdf                                                            ;              ;
; db/cntr_1ab.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/cntr_1ab.tdf                                                            ;              ;
; db/cntr_ea7.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/cntr_ea7.tdf                                                            ;              ;
; db/cntr_2ab.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/leban/MTRX3700/assignment_2_camera/db/cntr_2ab.tdf                                                            ;              ;
+----------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,264                                                                                           ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 1131                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 503                                                                                             ;
;     -- 3 input functions                    ; 199                                                                                             ;
;     -- <=2 input functions                  ; 429                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 871                                                                                             ;
;     -- arithmetic mode                      ; 260                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 719                                                                                             ;
;     -- Dedicated logic registers            ; 719                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 82                                                                                              ;
; Total memory bits                           ; 1585664                                                                                         ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; my_altpll:Inst_vga_pll|altpll:altpll_component|my_altpll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 739                                                                                             ;
; Total fan-out                               ; 12272                                                                                           ;
; Average fan-out                             ; 5.48                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                               ; Entity Name                            ; Library Name ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |top_level                                                        ; 1131 (132)          ; 719 (128)                 ; 1585664     ; 0            ; 0       ; 0         ; 82   ; 0            ; |top_level                                                                                                                                                                                                        ; top_level                              ; work         ;
;    |char_display:u_char_display|                                  ; 146 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|char_display:u_char_display                                                                                                                                                                            ; char_display                           ; char_display ;
;       |char_display_character_lcd_0:character_lcd_0|              ; 146 (30)            ; 106 (17)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0                                                                                                                               ; char_display_character_lcd_0           ; char_display ;
;          |altera_up_character_lcd_communication:Char_LCD_Comm|    ; 44 (44)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm                                                                           ; altera_up_character_lcd_communication  ; char_display ;
;          |altera_up_character_lcd_initialization:Char_LCD_Init|   ; 72 (72)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init                                                                          ; altera_up_character_lcd_initialization ; char_display ;
;    |frame_buffer:Inst_frame_buffer|                               ; 148 (120)           ; 3 (0)                     ; 1572864     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer                                                                                                                                                                         ; frame_buffer                           ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_bottom|                  ; 10 (0)              ; 3 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom                                                                                                                                ; my_frame_buffer_15to0                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 10 (0)              ; 3 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component                                                                                                ; altsyncram                             ; work         ;
;             |altsyncram_eik1:auto_generated|                      ; 10 (0)              ; 3 (3)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated                                                                 ; altsyncram_eik1                        ; work         ;
;                |decode_rsa:decode2|                               ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|decode_rsa:decode2                                              ; decode_rsa                             ; work         ;
;       |my_frame_buffer_15to0:Inst_buffer_top|                     ; 18 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top                                                                                                                                   ; my_frame_buffer_15to0                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 18 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component                                                                                                   ; altsyncram                             ; work         ;
;             |altsyncram_eik1:auto_generated|                      ; 18 (0)              ; 0 (0)                     ; 786432      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated                                                                    ; altsyncram_eik1                        ; work         ;
;                |decode_k8a:rden_decode_b|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|decode_k8a:rden_decode_b                                           ; decode_k8a                             ; work         ;
;                |decode_rsa:decode2|                               ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|decode_rsa:decode2                                                 ; decode_rsa                             ; work         ;
;    |my_altpll:Inst_vga_pll|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|my_altpll:Inst_vga_pll                                                                                                                                                                                 ; my_altpll                              ; work         ;
;       |altpll:altpll_component|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|my_altpll:Inst_vga_pll|altpll:altpll_component                                                                                                                                                         ; altpll                                 ; work         ;
;          |my_altpll_altpll:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|my_altpll:Inst_vga_pll|altpll:altpll_component|my_altpll_altpll:auto_generated                                                                                                                         ; my_altpll_altpll                       ; work         ;
;    |ov7670_capture:Inst_ov7670_capture|                           ; 23 (23)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_capture:Inst_ov7670_capture                                                                                                                                                                     ; ov7670_capture                         ; work         ;
;    |ov7670_controller:Inst_ov7670_controller|                     ; 226 (1)             ; 137 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_controller:Inst_ov7670_controller                                                                                                                                                               ; ov7670_controller                      ; work         ;
;       |i2c_sender:Inst_i2c_sender|                                ; 79 (79)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender                                                                                                                                    ; i2c_sender                             ; work         ;
;       |ov7670_registers:Inst_ov7670_registers|                    ; 146 (146)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers                                                                                                                        ; ov7670_registers                       ; work         ;
;    |programmer:u_programmer|                                      ; 65 (65)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|programmer:u_programmer                                                                                                                                                                                ; programmer                             ; work         ;
;    |vga:u_vga|                                                    ; 391 (0)             ; 252 (0)                   ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga                                                                                                                                                                                              ; vga                                    ; vga          ;
;       |altera_reset_controller:rst_controller|                    ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|altera_reset_controller:rst_controller                                                                                                                                                       ; altera_reset_controller                ; vga          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|             ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                            ; altera_reset_synchronizer              ; vga          ;
;       |vga_face:vga_face_0|                                       ; 79 (79)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0                                                                                                                                                                          ; vga_face                               ; vga          ;
;       |vga_video_scaler_0:video_scaler_0|                         ; 238 (0)             ; 142 (0)                   ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0                                                                                                                                                            ; vga_video_scaler_0                     ; vga          ;
;          |altera_up_video_scaler_multiply_height:Multiply_Height| ; 182 (118)           ; 89 (48)                   ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height                                                                                                     ; altera_up_video_scaler_multiply_height ; vga          ;
;             |scfifo:Multiply_Height_FIFO|                         ; 64 (0)              ; 41 (0)                    ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO                                                                         ; scfifo                                 ; work         ;
;                |scfifo_ci31:auto_generated|                       ; 64 (0)              ; 41 (0)                    ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated                                              ; scfifo_ci31                            ; work         ;
;                   |a_dpfifo_v931:dpfifo|                          ; 64 (35)             ; 41 (15)                   ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo                         ; a_dpfifo_v931                          ; work         ;
;                      |altsyncram_5tb1:FIFOram|                    ; 0 (0)               ; 0 (0)                     ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram ; altsyncram_5tb1                        ; work         ;
;                      |cntr_1ab:rd_ptr_msb|                        ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb     ; cntr_1ab                               ; work         ;
;                      |cntr_2ab:wr_ptr|                            ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr         ; cntr_2ab                               ; work         ;
;                      |cntr_ea7:usedw_counter|                     ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter  ; cntr_ea7                               ; work         ;
;          |altera_up_video_scaler_multiply_width:Multiply_Width|   ; 56 (56)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width                                                                                                       ; altera_up_video_scaler_multiply_width  ; vga          ;
;       |vga_video_vga_controller_0:video_vga_controller_0|         ; 73 (1)              ; 83 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0                                                                                                                                            ; vga_video_vga_controller_0             ; vga          ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|           ; 72 (72)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                               ; altera_up_avalon_video_vga_timing      ; vga          ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None ;
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 65536        ; 12           ; 65536        ; 12           ; 786432 ; None ;
; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                  ;
+--------+--------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                        ; IP Include File   ;
+--------+--------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------+-------------------+
; N/A    ; Qsys                     ; 20.1    ; N/A          ; N/A          ; |top_level|char_display:u_char_display                                                                                 ; char_display.qsys ;
; N/A    ; Qsys                     ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga                                                                                                   ; vga.qsys          ;
; Altera ; altera_avalon_st_adapter ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter                                                           ; vga.qsys          ;
; Altera ; channel_adapter          ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0 ; vga.qsys          ;
; Altera ; altera_reset_controller  ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga|altera_reset_controller:rst_controller                                                            ; vga.qsys          ;
+--------+--------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height                            ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+
; Name                                       ; s_multiply_height.STATE_0_GET_CURRENT_LINE ; s_multiply_height.STATE_2_OUTPUT_LAST_LINE ; s_multiply_height.STATE_1_LOOP_FIFO ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+
; s_multiply_height.STATE_0_GET_CURRENT_LINE ; 0                                          ; 0                                          ; 0                                   ;
; s_multiply_height.STATE_1_LOOP_FIFO        ; 1                                          ; 0                                          ; 1                                   ;
; s_multiply_height.STATE_2_OUTPUT_LAST_LINE ; 1                                          ; 1                                          ; 0                                   ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; sreg.1111111111111111 ; sreg.1011100000001010 ; sreg.1011001110000010 ; sreg.1011001000001110 ; sreg.1011000100001100 ; sreg.1011000010000100 ; sreg.1001101000000000 ; sreg.1001011000000000 ; sreg.1001000100000000 ; sreg.1001000000000000 ; sreg.1000111100000000 ; sreg.1000111000000000 ; sreg.1000110101001111 ; sreg.1000110000000000 ; sreg.0111010000010000 ; sreg.0110101101001010 ; sreg.0110100100000000 ; sreg.0101100000011110 ; sreg.0101010001000000 ; sreg.0101001100101001 ; sreg.0101001000010111 ; sreg.0101000100001100 ; sreg.0101000000110100 ; sreg.0100111101000000 ; sreg.0100111000100000 ; sreg.0100110101000000 ; sreg.0100000000010000 ; sreg.0011111000000000 ; sreg.0011110111000000 ; sreg.0011110001111000 ; sreg.0011101000000100 ; sreg.0011100100101010 ; sreg.0011100001110001 ; sreg.0011011100011101 ; sreg.0011010100001011 ; sreg.0011001100001011 ; sreg.0011001010100100 ; sreg.0010100100000111 ; sreg.0010001010010001 ; sreg.0010000100000010 ; sreg.0001111000110111 ; sreg.0001101001111011 ; sreg.0001100100000011 ; sreg.0001100001100001 ; sreg.0001011100010001 ; sreg.0001011000000010 ; sreg.0001010000111000 ; sreg.0001001010000000 ; sreg.0001001000000100 ; sreg.0001000100000000 ; sreg.0000111101001011 ; sreg.0000111001100001 ; sreg.0000110000000000 ; sreg.0000010000000000 ; sreg.0000001100001010 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; sreg.0000001100001010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; sreg.0000010000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; sreg.0000110000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; sreg.0000111001100001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; sreg.0000111101001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001000100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001001000000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001001010000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001010000111000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001011000000010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001011100010001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001100001100001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001100100000011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001101001111011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0001111000110111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010000100000010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010001010010001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0010100100000111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011001010100100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011001100001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011010100001011 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011011100011101 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011100001110001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011100100101010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011101000000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011110001111000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011110111000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0011111000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100000000010000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100110101000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100111000100000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0100111101000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101000000110100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101000100001100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101001000010111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101001100101001 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101010001000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0101100000011110 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0110100100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0110101101001010 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.0111010000010000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000110000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000110101001111 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000111000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1000111100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001000000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001000100000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001011000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1001101000000000 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011000010000100 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011000100001100 ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011001000001110 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011001110000010 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1011100000001010 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; sreg.1111111111111111 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|s_lcd_controller                                                                                                                                                                                                                                ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; Name                                          ; s_lcd_controller.LCD_STATE_6_COMPLETE ; s_lcd_controller.LCD_STATE_5_TRANSFER ; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER ; s_lcd_controller.LCD_STATE_3_CHECK_BUSY ; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; s_lcd_controller.LCD_STATE_1_INITIALIZE ; s_lcd_controller.LCD_STATE_0_IDLE ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+
; s_lcd_controller.LCD_STATE_0_IDLE             ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 0                                 ;
; s_lcd_controller.LCD_STATE_1_INITIALIZE       ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 1                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY ; 0                                     ; 0                                     ; 0                                           ; 0                                       ; 1                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_3_CHECK_BUSY       ; 0                                     ; 0                                     ; 0                                           ; 1                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER   ; 0                                     ; 0                                     ; 1                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_5_TRANSFER         ; 0                                     ; 1                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
; s_lcd_controller.LCD_STATE_6_COMPLETE         ; 1                                     ; 0                                     ; 0                                           ; 0                                       ; 0                                             ; 0                                       ; 1                                 ;
+-----------------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------------+-----------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize                                                                  ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; Name                                            ; s_lcd_initialize.LCD_INIT_STATE_3_DONE ; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE ; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND ; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+
; s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP ; 0                                      ; 0                                            ; 0                                              ; 0                                               ;
; s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND  ; 0                                      ; 0                                            ; 1                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE    ; 0                                      ; 1                                            ; 0                                              ; 1                                               ;
; s_lcd_initialize.LCD_INIT_STATE_3_DONE          ; 1                                      ; 0                                            ; 0                                              ; 1                                               ;
+-------------------------------------------------+----------------------------------------+----------------------------------------------+------------------------------------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd  ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; Name                        ; s_lcd.LCD_STATE_0_OPERATION ; s_lcd.LCD_STATE_3_END ; s_lcd.LCD_STATE_2_HOLD ; s_lcd.LCD_STATE_1_ENABLE ; s_lcd.LCD_STATE_4_IDLE ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+
; s_lcd.LCD_STATE_4_IDLE      ; 0                           ; 0                     ; 0                      ; 0                        ; 0                      ;
; s_lcd.LCD_STATE_1_ENABLE    ; 0                           ; 0                     ; 0                      ; 1                        ; 1                      ;
; s_lcd.LCD_STATE_2_HOLD      ; 0                           ; 0                     ; 1                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_3_END       ; 0                           ; 1                     ; 0                      ; 0                        ; 1                      ;
; s_lcd.LCD_STATE_0_OPERATION ; 1                           ; 0                     ; 0                      ; 0                        ; 1                      ;
+-----------------------------+-----------------------------+-----------------------+------------------------+--------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |top_level|programmer:u_programmer|current_state ;
+------------------------+-----------------------------------------+
; Name                   ; current_state.WRITE_OP                  ;
+------------------------+-----------------------------------------+
; current_state.IDLE     ; 0                                       ;
; current_state.WRITE_OP ; 1                                       ;
+------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|programmer:u_programmer|selected_filter                                                                                              ;
+-----------------------------+----------------------+-----------------------------+----------------------------+--------------------------+----------------------+
; Name                        ; selected_filter.BLUR ; selected_filter.COLOURSHIFT ; selected_filter.DESATURATE ; selected_filter.NOFILTER ; selected_filter.EDGE ;
+-----------------------------+----------------------+-----------------------------+----------------------------+--------------------------+----------------------+
; selected_filter.NOFILTER    ; 0                    ; 0                           ; 0                          ; 0                        ; 0                    ;
; selected_filter.DESATURATE  ; 0                    ; 0                           ; 1                          ; 1                        ; 0                    ;
; selected_filter.COLOURSHIFT ; 0                    ; 1                           ; 0                          ; 1                        ; 0                    ;
; selected_filter.BLUR        ; 1                    ; 0                           ; 0                          ; 1                        ; 0                    ;
; selected_filter.EDGE        ; 0                    ; 0                           ; 0                          ; 1                        ; 1                    ;
+-----------------------------+----------------------+-----------------------------+----------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|programmer:u_programmer|current_filter                                                                                         ;
+----------------------------+---------------------+----------------------------+---------------------------+-------------------------+---------------------+
; Name                       ; current_filter.BLUR ; current_filter.COLOURSHIFT ; current_filter.DESATURATE ; current_filter.NOFILTER ; current_filter.EDGE ;
+----------------------------+---------------------+----------------------------+---------------------------+-------------------------+---------------------+
; current_filter.NOFILTER    ; 0                   ; 0                          ; 0                         ; 0                       ; 0                   ;
; current_filter.DESATURATE  ; 0                   ; 0                          ; 1                         ; 1                       ; 0                   ;
; current_filter.COLOURSHIFT ; 0                   ; 1                          ; 0                         ; 1                       ; 0                   ;
; current_filter.BLUR        ; 1                   ; 0                          ; 0                         ; 1                       ; 0                   ;
; current_filter.EDGE        ; 0                   ; 0                          ; 0                         ; 1                       ; 1                   ;
+----------------------------+---------------------+----------------------------+---------------------------+-------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                           ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_SYNC                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|the_command[6..8]      ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; vga:u_vga|vga_face:vga_face_0|data[0,1,10,11,20,21]                                                                                                  ; Lost fanout                                                                                                                                                         ;
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[2] ; Merged with frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[2] ;
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[1] ; Merged with frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[1] ;
; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[0] ; Merged with frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[0] ;
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|the_command[5]         ; Merged with char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|the_command[4]            ;
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|data_to_send[7]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_to_lcd[7]          ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[0]                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; programmer:u_programmer|selected_filter.NOFILTER                                                                                                     ; Lost fanout                                                                                                                                                         ;
; programmer:u_programmer|selected_filter.EDGE                                                                                                         ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~2                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~3                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~4                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~5                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~6                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~7                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~8                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~9                                                               ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~10                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~11                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~12                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~13                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~14                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~15                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~16                                                              ; Lost fanout                                                                                                                                                         ;
; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|sreg~17                                                              ; Lost fanout                                                                                                                                                         ;
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|s_lcd_controller~2                                                          ; Lost fanout                                                                                                                                                         ;
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|s_lcd_controller~3                                                          ; Lost fanout                                                                                                                                                         ;
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|s_lcd_controller~4                                                          ; Lost fanout                                                                                                                                                         ;
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize~2     ; Lost fanout                                                                                                                                                         ;
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize~3     ; Lost fanout                                                                                                                                                         ;
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd~2                 ; Lost fanout                                                                                                                                                         ;
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd~3                 ; Lost fanout                                                                                                                                                         ;
; programmer:u_programmer|current_state~3                                                                                                              ; Lost fanout                                                                                                                                                         ;
; programmer:u_programmer|selected_filter~2                                                                                                            ; Lost fanout                                                                                                                                                         ;
; programmer:u_programmer|selected_filter~3                                                                                                            ; Lost fanout                                                                                                                                                         ;
; programmer:u_programmer|current_filter~2                                                                                                             ; Lost fanout                                                                                                                                                         ;
; programmer:u_programmer|current_filter~3                                                                                                             ; Lost fanout                                                                                                                                                         ;
; Total Number of Removed Registers = 47                                                                                                               ;                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|the_command[7] ; Stuck at GND              ; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|data_to_send[7],                                                   ;
;                                                                                                                                              ; due to stuck port data_in ; char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|data_to_lcd[7] ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 719   ;
; Number of registers using Synchronous Clear  ; 212   ;
; Number of registers using Synchronous Load   ; 74    ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 416   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 180     ;
; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                      ; 4       ;
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 4                                                                                              ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|idle_counter[2]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|LCD_RW               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[3]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                               ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[17]                              ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[23]                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                             ;
; 3:1                ; 44 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_level|ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|waiting_power_up[1] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|programmer:u_programmer|instruction_index[2]                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_level|ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|command_counter[2]  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|waiting_to_send[1]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|col[28]                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|row[2]                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top_level|char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|data_to_send[0]                                                          ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_face:vga_face_0|data[9]                                                                                                             ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_face:vga_face_0|data[22]                                                                                                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_face:vga_face_0|data[14]                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_level|programmer:u_programmer|current_state                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_level|frame_buffer:Inst_frame_buffer|q[4]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_level|pitch[5]                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_display:u_char_display|char_display_character_lcd_0:character_lcd_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; CURSOR_ON      ; 0     ; Unsigned Binary                                                                              ;
; BLINKING_ON    ; 1     ; Unsigned Binary                                                                              ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm ;
+----------------------------------+---------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                         ;
+----------------------------------+---------+------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_IDLE_STATE      ; 1111111 ; Unsigned Binary                                                                                                              ;
; IC                               ; 7       ; Signed Integer                                                                                                               ;
; IDLE_COUNTER_INCREMENT           ; 0000001 ; Unsigned Binary                                                                                                              ;
; CLOCK_CYCLES_FOR_OPERATION_STATE ; 3       ; Signed Integer                                                                                                               ;
; CLOCK_CYCLES_FOR_ENABLE_STATE    ; 15      ; Signed Integer                                                                                                               ;
; CLOCK_CYCLES_FOR_HOLD_STATE      ; 1       ; Signed Integer                                                                                                               ;
; SC                               ; 4       ; Signed Integer                                                                                                               ;
; COUNTER_INCREMENT                ; 0001    ; Unsigned Binary                                                                                                              ;
; LCD_STATE_4_IDLE                 ; 100     ; Unsigned Binary                                                                                                              ;
; LCD_STATE_0_OPERATION            ; 000     ; Unsigned Binary                                                                                                              ;
; LCD_STATE_1_ENABLE               ; 001     ; Unsigned Binary                                                                                                              ;
; LCD_STATE_2_HOLD                 ; 010     ; Unsigned Binary                                                                                                              ;
; LCD_STATE_3_END                  ; 011     ; Unsigned Binary                                                                                                              ;
+----------------------------------+---------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init ;
+----------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value                ; Type                                                                                                                   ;
+----------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; CURSOR_ON                  ; 0                    ; Unsigned Binary                                                                                                        ;
; BLINKING_ON                ; 1                    ; Unsigned Binary                                                                                                        ;
; CLOCK_CYCLES_FOR_15MS      ; 750000               ; Signed Integer                                                                                                         ;
; W15                        ; 20                   ; Signed Integer                                                                                                         ;
; COUNTER_INCREMENT_FOR_15MS ; 00000000000000000001 ; Unsigned Binary                                                                                                        ;
; CLOCK_CYCLES_FOR_5MS       ; 250000               ; Signed Integer                                                                                                         ;
; W5                         ; 18                   ; Signed Integer                                                                                                         ;
; COUNTER_INCREMENT_FOR_5MS  ; 000000000000000001   ; Unsigned Binary                                                                                                        ;
+----------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_altpll:Inst_vga_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_altpll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Signed Integer                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; my_altpll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov7670_controller:Inst_ov7670_controller ;
+----------------+----------+-----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                      ;
+----------------+----------+-----------------------------------------------------------+
; camera_address ; 01000010 ; Unsigned Binary                                           ;
+----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                               ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_eik1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 12                   ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_eik1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0 ;
+------------------+-------+---------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                          ;
+------------------+-------+---------------------------------------------------------------+
; CW               ; 0     ; Signed Integer                                                ;
; DW               ; 29    ; Signed Integer                                                ;
; EW               ; 1     ; Signed Integer                                                ;
; WIW              ; 8     ; Signed Integer                                                ;
; HIW              ; 7     ; Signed Integer                                                ;
; WIDTH_IN         ; 320   ; Signed Integer                                                ;
; WIDTH_DROP_MASK  ; 0000  ; Unsigned Binary                                               ;
; HEIGHT_DROP_MASK ; 0000  ; Unsigned Binary                                               ;
; MH_WW            ; 8     ; Signed Integer                                                ;
; MH_WIDTH_IN      ; 320   ; Signed Integer                                                ;
; MH_CW            ; 0     ; Signed Integer                                                ;
; MW_CW            ; 0     ; Signed Integer                                                ;
+------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                                         ;
; WW             ; 8     ; Signed Integer                                                                                                         ;
; WIDTH          ; 320   ; Signed Integer                                                                                                         ;
; MCW            ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                               ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 321          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_ci31  ; Untyped                                                                                                                            ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; CW             ; 0     ; Signed Integer                                                                                                       ;
; DW             ; 29    ; Signed Integer                                                                                                       ;
; MCW            ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+------------+-------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                              ;
+-------------------------+------------+-------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                    ;
; DW                      ; 29         ; Signed Integer                                                    ;
; R_UI                    ; 29         ; Signed Integer                                                    ;
; R_LI                    ; 22         ; Signed Integer                                                    ;
; G_UI                    ; 19         ; Signed Integer                                                    ;
; G_LI                    ; 12         ; Signed Integer                                                    ;
; B_UI                    ; 9          ; Signed Integer                                                    ;
; B_LI                    ; 2          ; Signed Integer                                                    ;
; H_ACTIVE                ; 640        ; Signed Integer                                                    ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                    ;
; H_SYNC                  ; 96         ; Signed Integer                                                    ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                    ;
; H_TOTAL                 ; 800        ; Signed Integer                                                    ;
; V_ACTIVE                ; 480        ; Signed Integer                                                    ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                    ;
; V_SYNC                  ; 2          ; Signed Integer                                                    ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                    ;
; V_TOTAL                 ; 525        ; Signed Integer                                                    ;
; LW                      ; 10         ; Signed Integer                                                    ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                   ;
; PW                      ; 10         ; Signed Integer                                                    ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                   ;
+-------------------------+------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                           ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                                 ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                 ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                 ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                 ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                 ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                 ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                 ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                 ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                 ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                 ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                 ;
; PW                      ; 10         ; Signed Integer                                                                                                 ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                ;
; LW                      ; 10         ; Signed Integer                                                                                                 ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                       ;
; inUsePackets    ; 1     ; Signed Integer                                                       ;
; inDataWidth     ; 30    ; Signed Integer                                                       ;
; inChannelWidth  ; 2     ; Signed Integer                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                       ;
; outDataWidth    ; 30    ; Signed Integer                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                       ;
; outErrorWidth   ; 0     ; Signed Integer                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; my_altpll:Inst_vga_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                       ;
; Entity Instance                           ; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 12                                                                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 12                                                                                                      ;
;     -- NUMWORDS_B                         ; 65536                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 12                                                                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 12                                                                                                      ;
;     -- NUMWORDS_B                         ; 65536                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                              ;
; Entity Instance            ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 321                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0"                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_scaler_0:video_scaler_0"                                                                                                                                        ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stream_out_channel ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; stream_in_empty    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; stream_out_empty   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga"                                                                                                                                                    ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                      ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pitch_pitch[15..13]    ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; pitch_pitch[1..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; pitch_pitch[8]         ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; vga_face_0_reset_reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                                      ;
; id[7]    ; Input ; Info     ; Stuck at GND                                                      ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                                      ;
; id[0]    ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm" ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                               ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; display_on    ; Input ; Info     ; Stuck at VCC                                                                                                          ;
; back_light_on ; Input ; Info     ; Stuck at VCC                                                                                                          ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "char_display:u_char_display"                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "programmer:u_programmer"     ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; byteenable ; Output ; Info     ; Explicitly unconnected ;
; read       ; Output ; Info     ; Explicitly unconnected ;
; readdata   ; Input  ; Info     ; Explicitly unconnected ;
; response   ; Input  ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 82                          ;
; cycloneiii_ff         ; 719                         ;
;     CLR               ; 3                           ;
;     ENA               ; 225                         ;
;     ENA SCLR          ; 135                         ;
;     ENA SLD           ; 56                          ;
;     SCLR              ; 74                          ;
;     SCLR SLD          ; 3                           ;
;     SLD               ; 15                          ;
;     plain             ; 208                         ;
; cycloneiii_io_obuf    ; 9                           ;
; cycloneiii_lcell_comb ; 1133                        ;
;     arith             ; 260                         ;
;         2 data inputs ; 215                         ;
;         3 data inputs ; 45                          ;
;     normal            ; 873                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 188                         ;
;         3 data inputs ; 154                         ;
;         4 data inputs ; 503                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 217                         ;
;                       ;                             ;
; Max LUT depth         ; 11.60                       ;
; Average LUT depth     ; 3.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Sep 28 20:46:06 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file programmer.sv
    Info (12023): Found entity 1: programmer File: C:/Users/leban/MTRX3700/assignment_2_camera/programmer.sv Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file lcd_inst_pkg.sv
    Info (12022): Found design unit 1: lcd_inst_pkg (SystemVerilog) File: C:/Users/leban/MTRX3700/assignment_2_camera/lcd_inst_pkg.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v
    Info (12023): Found entity 1: vga File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/vga.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter.v
    Info (12023): Found entity 1: vga_avalon_st_adapter File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: vga_avalon_st_adapter_channel_adapter_0 File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v
    Info (12023): Found entity 1: vga_video_vga_controller_0 File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_video_vga_controller_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_scaler_0.v
    Info (12023): Found entity 1: vga_video_scaler_0 File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_video_scaler_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_face.sv
    Info (12023): Found entity 1: vga_face File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_face.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file char_display/synthesis/char_display.v
    Info (12023): Found entity 1: char_display File: C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/char_display.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file char_display/synthesis/submodules/altera_up_character_lcd_communication.v
    Info (12023): Found entity 1: altera_up_character_lcd_communication File: C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/submodules/altera_up_character_lcd_communication.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file char_display/synthesis/submodules/altera_up_character_lcd_initialization.v
    Info (12023): Found entity 1: altera_up_character_lcd_initialization File: C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/submodules/altera_up_character_lcd_initialization.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file char_display/synthesis/submodules/char_display_character_lcd_0.v
    Info (12023): Found entity 1: char_display_character_lcd_0 File: C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/submodules/char_display_character_lcd_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file top_level.v
    Info (12023): Found entity 1: top_level File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_face.sv
    Info (12023): Found entity 1: vga_face File: C:/Users/leban/MTRX3700/assignment_2_camera/vga_face.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_registers.v
    Info (12023): Found entity 1: ov7670_registers File: C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_registers.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_controller.v
    Info (12023): Found entity 1: ov7670_controller File: C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_controller.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_capture.v
    Info (12023): Found entity 1: ov7670_capture File: C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_capture.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file my_frame_buffer_15to0.v
    Info (12023): Found entity 1: my_frame_buffer_15to0 File: C:/Users/leban/MTRX3700/assignment_2_camera/my_frame_buffer_15to0.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file my_altpll.v
    Info (12023): Found entity 1: my_altpll File: C:/Users/leban/MTRX3700/assignment_2_camera/my_altpll.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file i2c_sender.v
    Info (12023): Found entity 1: i2c_sender File: C:/Users/leban/MTRX3700/assignment_2_camera/i2c_sender.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file frame_buffer.v
    Info (12023): Found entity 1: frame_buffer File: C:/Users/leban/MTRX3700/assignment_2_camera/frame_buffer.v Line: 34
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top_level.v(255): truncated value with size 32 to match size of target (17) File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 255
Info (12128): Elaborating entity "programmer" for hierarchy "programmer:u_programmer" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 116
Warning (10036): Verilog HDL or VHDL warning at programmer.sv(91): object "next_instruction_index" assigned a value but never read File: C:/Users/leban/MTRX3700/assignment_2_camera/programmer.sv Line: 91
Info (12128): Elaborating entity "char_display" for hierarchy "char_display:u_char_display" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 134
Info (12128): Elaborating entity "char_display_character_lcd_0" for hierarchy "char_display:u_char_display|char_display_character_lcd_0:character_lcd_0" File: C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/char_display.v Line: 40
Info (12128): Elaborating entity "altera_up_character_lcd_communication" for hierarchy "char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm" File: C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/submodules/char_display_character_lcd_0.v Line: 294
Info (12128): Elaborating entity "altera_up_character_lcd_initialization" for hierarchy "char_display:u_char_display|char_display_character_lcd_0:character_lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init" File: C:/Users/leban/MTRX3700/assignment_2_camera/char_display/synthesis/submodules/char_display_character_lcd_0.v Line: 312
Info (12128): Elaborating entity "my_altpll" for hierarchy "my_altpll:Inst_vga_pll" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 144
Info (12128): Elaborating entity "altpll" for hierarchy "my_altpll:Inst_vga_pll|altpll:altpll_component" File: C:/Users/leban/MTRX3700/assignment_2_camera/my_altpll.v Line: 82
Info (12130): Elaborated megafunction instantiation "my_altpll:Inst_vga_pll|altpll:altpll_component" File: C:/Users/leban/MTRX3700/assignment_2_camera/my_altpll.v Line: 82
Info (12133): Instantiated megafunction "my_altpll:Inst_vga_pll|altpll:altpll_component" with the following parameter: File: C:/Users/leban/MTRX3700/assignment_2_camera/my_altpll.v Line: 82
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_altpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_altpll_altpll.v
    Info (12023): Found entity 1: my_altpll_altpll File: C:/Users/leban/MTRX3700/assignment_2_camera/db/my_altpll_altpll.v Line: 30
Info (12128): Elaborating entity "my_altpll_altpll" for hierarchy "my_altpll:Inst_vga_pll|altpll:altpll_component|my_altpll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:Inst_ov7670_controller" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 169
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender" File: C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_controller.v Line: 58
Warning (10230): Verilog HDL assignment warning at i2c_sender.v(65): truncated value with size 32 to match size of target (8) File: C:/Users/leban/MTRX3700/assignment_2_camera/i2c_sender.v Line: 65
Warning (10230): Verilog HDL assignment warning at i2c_sender.v(191): truncated value with size 32 to match size of target (8) File: C:/Users/leban/MTRX3700/assignment_2_camera/i2c_sender.v Line: 191
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers" File: C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at ov7670_registers.v(68): truncated value with size 32 to match size of target (8) File: C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_registers.v Line: 68
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:Inst_ov7670_capture" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 178
Warning (10230): Verilog HDL assignment warning at ov7670_capture.v(59): truncated value with size 32 to match size of target (17) File: C:/Users/leban/MTRX3700/assignment_2_camera/ov7670_capture.v Line: 59
Info (12128): Elaborating entity "frame_buffer" for hierarchy "frame_buffer:Inst_frame_buffer" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 187
Info (12128): Elaborating entity "my_frame_buffer_15to0" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top" File: C:/Users/leban/MTRX3700/assignment_2_camera/frame_buffer.v Line: 61
Info (12128): Elaborating entity "altsyncram" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/leban/MTRX3700/assignment_2_camera/my_frame_buffer_15to0.v Line: 78
Info (12130): Elaborated megafunction instantiation "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" File: C:/Users/leban/MTRX3700/assignment_2_camera/my_frame_buffer_15to0.v Line: 78
Info (12133): Instantiated megafunction "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/leban/MTRX3700/assignment_2_camera/my_frame_buffer_15to0.v Line: 78
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eik1.tdf
    Info (12023): Found entity 1: altsyncram_eik1 File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_eik1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_eik1" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/leban/MTRX3700/assignment_2_camera/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|decode_rsa:decode2" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_eik1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/leban/MTRX3700/assignment_2_camera/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|decode_k8a:rden_decode_b" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_eik1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mob.tdf
    Info (12023): Found entity 1: mux_mob File: C:/Users/leban/MTRX3700/assignment_2_camera/db/mux_mob.tdf Line: 23
Info (12128): Elaborating entity "mux_mob" for hierarchy "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|mux_mob:mux3" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_eik1.tdf Line: 49
Info (12128): Elaborating entity "vga" for hierarchy "vga:u_vga" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 208
Info (12128): Elaborating entity "vga_face" for hierarchy "vga:u_vga|vga_face:vga_face_0" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/vga.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at vga_face.sv(32): object "read_enable" assigned a value but never read File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_face.sv Line: 32
Info (12128): Elaborating entity "vga_video_scaler_0" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/vga.v Line: 78
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_height" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_video_scaler_0.v Line: 177
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (9) File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 208
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (9) File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 224
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (1) File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 235
Info (12128): Elaborating entity "scfifo" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 297
Info (12130): Elaborated megafunction instantiation "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 297
Info (12133): Instantiated megafunction "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" with the following parameter: File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 297
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "321"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf
    Info (12023): Found entity 1: scfifo_ci31 File: C:/Users/leban/MTRX3700/assignment_2_camera/db/scfifo_ci31.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ci31" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf
    Info (12023): Found entity 1: a_dpfifo_v931 File: C:/Users/leban/MTRX3700/assignment_2_camera/db/a_dpfifo_v931.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_v931" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/scfifo_ci31.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_5tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/a_dpfifo_v931.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf
    Info (12023): Found entity 1: cmpr_ms8 File: C:/Users/leban/MTRX3700/assignment_2_camera/db/cmpr_ms8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ms8" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cmpr_ms8:almost_full_comparer" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/a_dpfifo_v931.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ms8" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cmpr_ms8:three_comparison" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/a_dpfifo_v931.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf
    Info (12023): Found entity 1: cntr_1ab File: C:/Users/leban/MTRX3700/assignment_2_camera/db/cntr_1ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ab" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/a_dpfifo_v931.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf
    Info (12023): Found entity 1: cntr_ea7 File: C:/Users/leban/MTRX3700/assignment_2_camera/db/cntr_ea7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ea7" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/a_dpfifo_v931.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf
    Info (12023): Found entity 1: cntr_2ab File: C:/Users/leban/MTRX3700/assignment_2_camera/db/cntr_2ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_2ab" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/a_dpfifo_v931.tdf Line: 58
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_width" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_video_scaler_0.v Line: 208
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1) File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 132
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1) File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 175
Info (12128): Elaborating entity "vga_video_vga_controller_0" for hierarchy "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/vga.v Line: 96
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "vga_avalon_st_adapter" for hierarchy "vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/vga.v Line: 129
Info (12128): Elaborating entity "vga_avalon_st_adapter_channel_adapter_0" for hierarchy "vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_avalon_st_adapter.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at vga_avalon_st_adapter_channel_adapter_0.sv(78): object "out_channel" assigned a value but never read File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv Line: 78
Warning (10230): Verilog HDL assignment warning at vga_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1) File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv Line: 90
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/vga.v Line: 192
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "vga:u_vga|video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/vga.v Line: 36
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[0]" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_5tb1.tdf Line: 38
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[1]" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_5tb1.tdf Line: 68
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[10]" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_5tb1.tdf Line: 338
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[11]" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_5tb1.tdf Line: 368
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[20]" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_5tb1.tdf Line: 638
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[21]" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_5tb1.tdf Line: 668
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[31]" File: C:/Users/leban/MTRX3700/assignment_2_camera/db/altsyncram_5tb1.tdf Line: 968
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/leban/MTRX3700/assignment_2_camera/vga/synthesis/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_sync_N" is stuck at GND File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 50
    Warning (13410): Pin "ov7670_pwdn" is stuck at GND File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 59
    Warning (13410): Pin "ov7670_reset" is stuck at VCC File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 60
Info (286030): Timing-Driven Synthesis is running
Info (17049): 36 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/leban/MTRX3700/assignment_2_camera/output_files/VerilogCam.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/leban/MTRX3700/assignment_2_camera/top_level.v Line: 42
Info (21057): Implemented 1571 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21061): Implemented 1271 logic cells
    Info (21064): Implemented 217 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Sat Sep 28 20:46:23 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/leban/MTRX3700/assignment_2_camera/output_files/VerilogCam.map.smsg.


