{
  "totalCount" : 5619,
  "totalCountFiltered" : 5619,
  "duration" : 638,
  "indexDuration" : 256,
  "requestDuration" : 493,
  "searchUid" : "2339d454-bd61-442e-a37e-e31d3d32e149",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-3-wir2qzbauplepxfpn3hftwcita",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTMtd2lyMnF6YmF1cGxlcHhmcG4zaGZ0d2NpdGE=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "excerpt" : "Copyright © 2008, 2010 ARM Limited. ... Contents ... CoreLink TrustZone Address Space Controller ... TZC-380 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4",
    "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Revision: r0p1 Technical Reference Manual Copyright © 2008, 2010 ARM Limited. All rights reserved. ARM DDI 0431C (ID090910) Date 10 September 2008",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "LXðrHac8U7xzCPgP",
        "urihash" : "LXðrHac8U7xzCPgP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a673d",
        "transactionid" : 864240,
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827662047170,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2094,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 2094,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827662047170,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Functional interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "excerpt" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and ... Functional interfaces TrustZone Address Space Controllers",
      "firstSentences" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and reset. Functional interfaces TrustZone Address Space Controllers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "document_number" : "ddi0431",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491435",
          "sysurihash" : "LXðrHac8U7xzCPgP",
          "urihash" : "LXðrHac8U7xzCPgP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284031567000,
          "topparentid" : 3491435,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374863000,
          "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147827000,
          "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e28cffd977155116a673d",
          "transactionid" : 864240,
          "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1649147827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0431:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147827662047170,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147618298,
          "syssize" : 2094,
          "sysdate" : 1649147827000,
          "haslayout" : "1",
          "topparent" : "3491435",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491435,
          "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0431/c/?lang=en",
          "modified" : 1639129962000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147827662047170,
          "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional interfaces ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "4TCDdCDzSk03ERnM",
        "urihash" : "4TCDdCDzSk03ERnM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "interfaces ; signals Clock ; APB slave ; reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 3491435,
        "parentitem" : "5e8e28cffd977155116a673d",
        "concepts" : "interfaces ; signals Clock ; APB slave ; reset",
        "documenttype" : "html",
        "isattachment" : "3491435",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "37e7785eef71a53db063b4776bc90d2adc779dcf20899a6b845b090253a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a674e",
        "transactionid" : 864240,
        "title" : "Functional interfaces ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827740677071,
        "sysisattachment" : "3491435",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491435,
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 195,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/functional-description/functional-interfaces?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827740677071,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Functional interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces",
      "Excerpt" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and ... Functional interfaces TrustZone Address Space Controllers",
      "FirstSentences" : "Functional interfaces The main interfaces of the TZASC are: AXI bus interfaces APB slave interface Miscellaneous signals Clock and reset. Functional interfaces TrustZone Address Space Controllers"
    }, {
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "LXðrHac8U7xzCPgP",
        "urihash" : "LXðrHac8U7xzCPgP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a673d",
        "transactionid" : 864240,
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827662047170,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2094,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 2094,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827662047170,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
      "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    }, {
      "title" : "APB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "excerpt" : "APB slave interface The APB slave interfaces provide access to the TZASC registers ... See Programmers Model for more information. ... APB slave interface TrustZone Address Space Controllers",
      "firstSentences" : "APB slave interface The APB slave interfaces provide access to the TZASC registers that enables you to program the system configuration parameters and obtain status information. See Programmers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "firstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "document_number" : "ddi0431",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491435",
          "sysurihash" : "LXðrHac8U7xzCPgP",
          "urihash" : "LXðrHac8U7xzCPgP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284031567000,
          "topparentid" : 3491435,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374863000,
          "sysconcepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; Address Space Controller ; r0p0 Revision ; ARM ; warranties implied ; continuous developments ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147827000,
          "permanentid" : "a394894ddb2b31ee10535ca79311b934661f10670bb3c2e0b5dd79d85862",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e28cffd977155116a673d",
          "transactionid" : 864240,
          "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1649147827000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0431:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147827662047170,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147618298,
          "syssize" : 2094,
          "sysdate" : 1649147827000,
          "haslayout" : "1",
          "topparent" : "3491435",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491435,
          "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147827000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0431/c/?lang=en",
          "modified" : 1639129962000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147827662047170,
          "uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... First release for r0p1. CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ...",
        "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual Copyright 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB slave interface ",
        "document_number" : "ddi0431",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491435",
        "sysurihash" : "xLWu8mzeMIbhjAðf",
        "urihash" : "xLWu8mzeMIbhjAðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284031567000,
        "topparentid" : 3491435,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374863000,
        "sysconcepts" : "APB protocol ; slave interfaces ; AMBA ; TZASC ; security ; configuration parameters ; pslverr ; pready",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 3491435,
        "parentitem" : "5e8e28cffd977155116a673d",
        "concepts" : "APB protocol ; slave interfaces ; AMBA ; TZASC ; security ; configuration parameters ; pslverr ; pready",
        "documenttype" : "html",
        "isattachment" : "3491435",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147827000,
        "permanentid" : "8e6f1d4e6dc8ea18eb731ec46a6e663df5a02f5d415e49a27e28625e2bf5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e28cffd977155116a6750",
        "transactionid" : 864240,
        "title" : "APB slave interface ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1649147827000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0431:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147827489390647,
        "sysisattachment" : "3491435",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491435,
        "size" : 744,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147618298,
        "syssize" : 744,
        "sysdate" : 1649147827000,
        "haslayout" : "1",
        "topparent" : "3491435",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491435,
        "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147827000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
        "modified" : 1639129962000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147827489390647,
        "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0431/c/functional-description/functional-interfaces/apb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/functional-description/functional-interfaces/apb-slave-interface",
      "Excerpt" : "APB slave interface The APB slave interfaces provide access to the TZASC registers ... See Programmers Model for more information. ... APB slave interface TrustZone Address Space Controllers",
      "FirstSentences" : "APB slave interface The APB slave interfaces provide access to the TZASC registers that enables you to program the system configuration parameters and obtain status information. See Programmers ..."
    } ],
    "totalNumberOfChildResults" : 47,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
      "document_number" : "ddi0431",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3491435",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "pPEðHljEcdb337S2",
      "urihash" : "pPEðHljEcdb337S2",
      "sysuri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
      "keywords" : "TrustZone, AMBA, AXI Interconnect,  APB Pheripherals, AMBA Designer, ",
      "systransactionid" : 864240,
      "copyright" : "Copyright ©€2008, 2010 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1284031567000,
      "topparentid" : 3491435,
      "numberofpages" : 82,
      "sysconcepts" : "tzasc ; programmers ; interfaces ; security inversion ; assignments ; bus ; signals ; ARM ; shows ; ARM Limited ; acceptance capability ; non-secure ; configuration ; registers ; memory ; usage constraints",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
      "attachmentparentid" : 3491435,
      "parentitem" : "5e8e28cffd977155116a673d",
      "concepts" : "tzasc ; programmers ; interfaces ; security inversion ; assignments ; bus ; signals ; ARM ; shows ; ARM Limited ; acceptance capability ; non-secure ; configuration ; registers ; memory ; usage constraints",
      "documenttype" : "pdf",
      "isattachment" : "3491435",
      "sysindexeddate" : 1649147830000,
      "permanentid" : "9740baba95da750700571ffa96a17f409008556b5423f4bb5922b9927f74",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e28cffd977155116a6798",
      "transactionid" : 864240,
      "title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual ",
      "subject" : "ARM PrimeCell TrustZone Address Space Controller (PL380) Technical Reference Manual documentation. This manual describes the operation of the TZASC and provides the register information in the programmers model section. Includes the AXI, APB, security and interrupt signal names. PDF format.",
      "date" : 1649147829000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0431:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147829728347697,
      "sysisattachment" : "3491435",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3491435,
      "size" : 792981,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147619952,
      "syssubject" : "ARM PrimeCell TrustZone Address Space Controller (PL380) Technical Reference Manual documentation. This manual describes the operation of the TZASC and provides the register information in the programmers model section. Includes the AXI, APB, security and interrupt signal names. PDF format.",
      "syssize" : 792981,
      "sysdate" : 1649147829000,
      "topparent" : "3491435",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3491435,
      "content_description" : "This is the TRM for the CoreLink TrustZone Address Space Controller (TZC-380).",
      "wordcount" : 1641,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147830000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147829728347697,
      "uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink TrustZone Address Space Controller TZC-380 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e28cffd977155116a6798",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0431/c/en/pdf/DDI0431C_tzasc_tzc380_r0p1_trm.pdf",
    "Excerpt" : "Copyright © 2008, 2010 ARM Limited. ... Contents ... CoreLink TrustZone Address Space Controller ... TZC-380 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4",
    "FirstSentences" : "CoreLink TrustZone Address Space Controller TZC-380 Revision: r0p1 Technical Reference Manual Copyright © 2008, 2010 ARM Limited. All rights reserved. ARM DDI 0431C (ID090910) Date 10 September 2008"
  }, {
    "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100097/0003/en",
    "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
    "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
    "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
    "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "excerpt" : "For the avoidance of doubt, ARM makes no representation with respect to, and has ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... ARM Limited.",
      "firstSentences" : "ARM® Cortex®-A72 MPCore Processor Cryptography Extension Revision: r0p3 Technical Reference Manual Copyright © 2014-2016 ARM. All rights reserved. ARM 100097_0003_05_en ARM® Cortex®-A72 MPCore ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysauthor" : "ARM",
        "sysurihash" : "craodICSjezteT62",
        "urihash" : "craodICSjezteT62",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
        "keywords" : "Cortex-A72",
        "systransactionid" : 864238,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "numberofpages" : 15,
        "sysconcepts" : "cryptography extension ; documentation ; arm ; technical changes ; SHA1 ; A72 processor ; written agreement ; export laws ; third party ; accelerator ; programmers ; provisions ; conflicting ; acceptance ; applications ; implementations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "cryptography extension ; documentation ; arm ; technical changes ; SHA1 ; A72 processor ; written agreement ; export laws ; third party ; accelerator ; programmers ; provisions ; conflicting ; acceptance ; applications ; implementations",
        "documenttype" : "pdf",
        "isattachment" : "4809470",
        "sysindexeddate" : 1649147745000,
        "permanentid" : "044de7de832a3e007b1863629d497e7cd9b602021ae4d9e363e1e071dd88",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d59402500",
        "transactionid" : 864238,
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "subject" : "This document describes the instructions for the processor Cryptography extensions.",
        "date" : 1649147745000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147745662238755,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 347408,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147506291,
        "syssubject" : "This document describes the instructions for the processor Cryptography extensions.",
        "syssize" : 347408,
        "sysdate" : 1649147745000,
        "topparent" : "4809470",
        "author" : "ARM",
        "label_version" : "r0p3",
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 587,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147745000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147745662238755,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7b694016d2907d59402500",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/pdf/cortex_a72_mpcore_crypto_trm_100097_0003_05_en.pdf",
      "Excerpt" : "For the avoidance of doubt, ARM makes no representation with respect to, and has ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... ARM Limited.",
      "FirstSentences" : "ARM® Cortex®-A72 MPCore Processor Cryptography Extension Revision: r0p3 Technical Reference Manual Copyright © 2014-2016 ARM. All rights reserved. ARM 100097_0003_05_en ARM® Cortex®-A72 MPCore ..."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A72",
      "firstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysurihash" : "RmZZOwVoFImQ0MsF",
        "urihash" : "RmZZOwVoFImQ0MsF",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
        "systransactionid" : 864237,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146176000,
        "sysconcepts" : "engine ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "engine ; programmers",
        "documenttype" : "html",
        "isattachment" : "4809470",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147722000,
        "permanentid" : "46714c1b1db05541e02ae21dbb9f201d5130928ee7d579fa78a0cf06bd32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d594024fa",
        "transactionid" : 864237,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649147722000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147722251793371,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147504833,
        "syssize" : 228,
        "sysdate" : 1649147722000,
        "haslayout" : "1",
        "topparent" : "4809470",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147722000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100097/0003/programmers-model?lang=en",
        "modified" : 1637571942000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147722251793371,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model",
      "Excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A72",
      "FirstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model."
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "excerpt" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "firstSentences" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "100097",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4809470",
          "sysurihash" : "ukMYludSZpd0jðLm",
          "urihash" : "ukMYludSZpd0jðLm",
          "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
          "systransactionid" : 864238,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1461869998000,
          "topparentid" : 4809470,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146176000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147748000,
          "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b694016d2907d594024f2",
          "transactionid" : 864238,
          "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649147748000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100097:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147748497462887,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147504833,
          "syssize" : 4385,
          "sysdate" : 1649147748000,
          "haslayout" : "1",
          "topparent" : "4809470",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4809470,
          "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
          "wordcount" : 294,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147748000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100097/0003/?lang=en",
          "modified" : 1637571942000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147748497462887,
          "uri" : "https://developer.arm.com/documentation/100097/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "100097",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4809470",
        "sysurihash" : "RVkIciKO5UwTLDiW",
        "urihash" : "RVkIciKO5UwTLDiW",
        "sysuri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
        "systransactionid" : 864237,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1461869998000,
        "topparentid" : 4809470,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146176000,
        "sysconcepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; subsections ; Cortex ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 4809470,
        "parentitem" : "5e7b694016d2907d594024f2",
        "concepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; subsections ; Cortex ; programmers",
        "documenttype" : "html",
        "isattachment" : "4809470",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147722000,
        "permanentid" : "5aa4047cdd8ec69dc7f363c7efb40d956349eef2f56b901ea6d41884e47d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b694016d2907d594024fb",
        "transactionid" : 864237,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649147722000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100097:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147722221549694,
        "sysisattachment" : "4809470",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4809470,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147504833,
        "syssize" : 326,
        "sysdate" : 1649147722000,
        "haslayout" : "1",
        "topparent" : "4809470",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4809470,
        "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147722000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100097/0003/programmers-model/about-the-programmers-model?lang=en",
        "modified" : 1637571942000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147722221549694,
        "uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100097/0003/programmers-model/about-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en/programmers-model/about-the-programmers-model",
      "Excerpt" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "FirstSentences" : "About the programmers model The Cortex-A72 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ..."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
      "document_number" : "100097",
      "document_version" : "0003",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4809470",
      "sysurihash" : "ukMYludSZpd0jðLm",
      "urihash" : "ukMYludSZpd0jðLm",
      "sysuri" : "https://developer.arm.com/documentation/100097/0003/en",
      "systransactionid" : 864238,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1461869998000,
      "topparentid" : 4809470,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585146176000,
      "sysconcepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
      "concepts" : "Confidential First ; Non-Confidential ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147748000,
      "permanentid" : "a16bb98eaddf3dd970e462e2032058f0753a939dc1939e11d451fd0a7603",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b694016d2907d594024f2",
      "transactionid" : 864238,
      "title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual ",
      "products" : [ "Cortex-A72" ],
      "date" : 1649147748000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100097:0003:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147748497462887,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4385,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147504833,
      "syssize" : 4385,
      "sysdate" : 1649147748000,
      "haslayout" : "1",
      "topparent" : "4809470",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4809470,
      "content_description" : "This document describes the instructions for the Cortex-A72 Cryptography extensions.",
      "wordcount" : 294,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
      "document_revision" : "05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147748000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100097/0003/?lang=en",
      "modified" : 1637571942000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147748497462887,
      "uri" : "https://developer.arm.com/documentation/100097/0003/en",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100097/0003/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100097/0003/en",
    "ClickUri" : "https://developer.arm.com/documentation/100097/0003/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100097/0003/en",
    "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Cryptography Extension Technical ...",
    "FirstSentences" : "ARM Cortex-A72 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
    "printableUri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
    "clickUri" : "https://developer.arm.com/documentation/100049/0100/revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/revisions",
    "excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. It contains the following section: Revisions. Revisions Cortex-A73",
    "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. It contains the following section: Revisions. Revisions Cortex-A73",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100049/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100049/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
      "firstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100049",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435871",
        "sysurihash" : "0ð77zJ3UWoULtnRa",
        "urihash" : "0ð77zJ3UWoULtnRa",
        "sysuri" : "https://developer.arm.com/documentation/100049/0100/en",
        "systransactionid" : 863713,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531820726000,
        "topparentid" : 3435871,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147313000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082395000,
        "permanentid" : "7159a99b372f669eb99bb5c10afe1017962b7af8fa2eef9706f9bc9a5e21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6db116d2907d59403ece",
        "transactionid" : 863713,
        "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082395000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100049:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082395229040623,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4455,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082144860,
        "syssize" : 4455,
        "sysdate" : 1649082395000,
        "haslayout" : "1",
        "topparent" : "3435871",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435871,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082395000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100049/0100/?lang=en",
        "modified" : 1635935237000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082395229040623,
        "uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100049/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
      "FirstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "printableUri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "clickUri" : "https://developer.arm.com/documentation/100049/0100/revisions/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "excerpt" : "Revisions This section describes the technical changes between released issues of ... Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 ... - - Revisions Cortex-A73",
      "firstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "firstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100049",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435871",
          "sysurihash" : "0ð77zJ3UWoULtnRa",
          "urihash" : "0ð77zJ3UWoULtnRa",
          "sysuri" : "https://developer.arm.com/documentation/100049/0100/en",
          "systransactionid" : 863713,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531820726000,
          "topparentid" : 3435871,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147313000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082395000,
          "permanentid" : "7159a99b372f669eb99bb5c10afe1017962b7af8fa2eef9706f9bc9a5e21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6db116d2907d59403ece",
          "transactionid" : 863713,
          "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A73" ],
          "date" : 1649082395000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100049:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082395229040623,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4455,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082144860,
          "syssize" : 4455,
          "sysdate" : 1649082395000,
          "haslayout" : "1",
          "topparent" : "3435871",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435871,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082395000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100049/0100/?lang=en",
          "modified" : 1635935237000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082395229040623,
          "uri" : "https://developer.arm.com/documentation/100049/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "FirstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100049",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435871",
        "sysurihash" : "yKODGRDd5JeK4ð9D",
        "urihash" : "yKODGRDd5JeK4ð9D",
        "sysuri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
        "systransactionid" : 863714,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1531820726000,
        "topparentid" : 3435871,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147313000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "attachmentparentid" : 3435871,
        "parentitem" : "5e7b6db116d2907d59403ece",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "3435871",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082432000,
        "permanentid" : "61bc7677c112a2b58762dc5996961ef85778850e22e76ea55b47b8d32830",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6db116d2907d59403ee0",
        "transactionid" : 863714,
        "title" : "Revisions ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082432000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100049:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082432675595390,
        "sysisattachment" : "3435871",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435871,
        "size" : 627,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100049/0100/revisions/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082144860,
        "syssize" : 627,
        "sysdate" : 1649082432000,
        "haslayout" : "1",
        "topparent" : "3435871",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435871,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082432000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/revisions/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100049/0100/revisions/revisions?lang=en",
        "modified" : 1635935237000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082432675595390,
        "uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100049/0100/revisions/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/revisions/revisions",
      "Excerpt" : "Revisions This section describes the technical changes between released issues of ... Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 ... - - Revisions Cortex-A73",
      "FirstSentences" : "Revisions This section describes the technical changes between released issues of this document. Table A-1 Issue 0000-01 Change Location Affects First release - - Table A-2 Differences between ..."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100049/0100/programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "excerpt" : "Programmers Model This chapter describes the programmers model. It contains the following sections: About the programmers model. Register summary. Register descriptions.",
      "firstSentences" : "Programmers Model This chapter describes the programmers model. It contains the following sections: About the programmers model. Register summary. Register descriptions. Programmers Model Cortex-A73",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "firstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100049",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435871",
          "sysurihash" : "0ð77zJ3UWoULtnRa",
          "urihash" : "0ð77zJ3UWoULtnRa",
          "sysuri" : "https://developer.arm.com/documentation/100049/0100/en",
          "systransactionid" : 863713,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531820726000,
          "topparentid" : 3435871,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147313000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082395000,
          "permanentid" : "7159a99b372f669eb99bb5c10afe1017962b7af8fa2eef9706f9bc9a5e21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6db116d2907d59403ece",
          "transactionid" : 863713,
          "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A73" ],
          "date" : 1649082395000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100049:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082395229040623,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4455,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082144860,
          "syssize" : 4455,
          "sysdate" : 1649082395000,
          "haslayout" : "1",
          "topparent" : "3435871",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435871,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082395000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100049/0100/?lang=en",
          "modified" : 1635935237000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082395229040623,
          "uri" : "https://developer.arm.com/documentation/100049/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "FirstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "100049",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435871",
        "sysurihash" : "sñiTc5osKnZXsPf8",
        "urihash" : "sñiTc5osKnZXsPf8",
        "sysuri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
        "systransactionid" : 863714,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531820726000,
        "topparentid" : 3435871,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147313000,
        "sysconcepts" : "programmers model ; Register summary",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "attachmentparentid" : 3435871,
        "parentitem" : "5e7b6db116d2907d59403ece",
        "concepts" : "programmers model ; Register summary",
        "documenttype" : "html",
        "isattachment" : "3435871",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082432000,
        "permanentid" : "a25e03b4f4dda0e58357d589f5c4eb68d5b371d39811512480a88f9e2800",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6db116d2907d59403ed6",
        "transactionid" : 863714,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082432000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100049:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082432220955710,
        "sysisattachment" : "3435871",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435871,
        "size" : 198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100049/0100/programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082144860,
        "syssize" : 198,
        "sysdate" : 1649082432000,
        "haslayout" : "1",
        "topparent" : "3435871",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435871,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082432000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100049/0100/programmers-model?lang=en",
        "modified" : 1635935237000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082432220955710,
        "uri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100049/0100/programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/programmers-model",
      "Excerpt" : "Programmers Model This chapter describes the programmers model. It contains the following sections: About the programmers model. Register summary. Register descriptions.",
      "FirstSentences" : "Programmers Model This chapter describes the programmers model. It contains the following sections: About the programmers model. Register summary. Register descriptions. Programmers Model Cortex-A73"
    }, {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "printableUri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "clickUri" : "https://developer.arm.com/documentation/100049/0100/preface/feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "firstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100049",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435871",
          "sysurihash" : "0ð77zJ3UWoULtnRa",
          "urihash" : "0ð77zJ3UWoULtnRa",
          "sysuri" : "https://developer.arm.com/documentation/100049/0100/en",
          "systransactionid" : 863713,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1531820726000,
          "topparentid" : 3435871,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147313000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082395000,
          "permanentid" : "7159a99b372f669eb99bb5c10afe1017962b7af8fa2eef9706f9bc9a5e21",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6db116d2907d59403ece",
          "transactionid" : 863713,
          "title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A73" ],
          "date" : 1649082395000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100049:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082395229040623,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4455,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082144860,
          "syssize" : 4455,
          "sysdate" : 1649082395000,
          "haslayout" : "1",
          "topparent" : "3435871",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435871,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082395000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100049/0100/?lang=en",
          "modified" : 1635935237000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082395229040623,
          "uri" : "https://developer.arm.com/documentation/100049/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100049/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100049/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Cryptographic ...",
        "FirstSentences" : "Arm Cortex-A73 MPCore Processor Cryptographic Extension Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "100049",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435871",
        "sysurihash" : "sdKcTbtufSYJlgJk",
        "urihash" : "sdKcTbtufSYJlgJk",
        "sysuri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
        "systransactionid" : 863714,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1531820726000,
        "topparentid" : 3435871,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147313000,
        "sysconcepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Cryptographic Extension Technical Reference Manual ; diagnostic procedures",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "attachmentparentid" : 3435871,
        "parentitem" : "5e7b6db116d2907d59403ece",
        "concepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Cryptographic Extension Technical Reference Manual ; diagnostic procedures",
        "documenttype" : "html",
        "isattachment" : "3435871",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082432000,
        "permanentid" : "ceb86c44bcc87c9f4dac143cba17eec2b3db2437f3335699e717e5ce0c44",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6db116d2907d59403ed2",
        "transactionid" : 863714,
        "title" : "Feedback ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082432000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100049:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082432137311152,
        "sysisattachment" : "3435871",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435871,
        "size" : 880,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100049/0100/preface/feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082144860,
        "syssize" : 880,
        "sysdate" : 1649082432000,
        "haslayout" : "1",
        "topparent" : "3435871",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435871,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082432000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/preface/feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100049/0100/preface/feedback?lang=en",
        "modified" : 1635935237000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082432137311152,
        "uri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "ClickUri" : "https://developer.arm.com/documentation/100049/0100/preface/feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/preface/feedback",
      "Excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ..."
    } ],
    "totalNumberOfChildResults" : 19,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "100049",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3435871",
      "sysurihash" : "0NkXFRZhfokQtUwg",
      "urihash" : "0NkXFRZhfokQtUwg",
      "sysuri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
      "systransactionid" : 863714,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1531820726000,
      "topparentid" : 3435871,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585147313000,
      "sysconcepts" : "technical changes",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
      "attachmentparentid" : 3435871,
      "parentitem" : "5e7b6db116d2907d59403ece",
      "concepts" : "technical changes",
      "documenttype" : "html",
      "isattachment" : "3435871",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649082432000,
      "permanentid" : "440e2261e1e6218c991f9e1ed2430dbd5fb4b7229abea9512c22451d4ef8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6db116d2907d59403edf",
      "transactionid" : 863714,
      "title" : "Revisions ",
      "products" : [ "Cortex-A73" ],
      "date" : 1649082432000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100049:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082432904667600,
      "sysisattachment" : "3435871",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3435871,
      "size" : 164,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100049/0100/revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082144860,
      "syssize" : 164,
      "sysdate" : 1649082432000,
      "haslayout" : "1",
      "topparent" : "3435871",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3435871,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A73 MPCore processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
      "document_revision" : "05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082432000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100049/0100/revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100049/0100/revisions?lang=en",
      "modified" : 1635935237000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082432904667600,
      "uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/100049/0100/en/revisions",
    "ClickUri" : "https://developer.arm.com/documentation/100049/0100/revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100049/0100/en/revisions",
    "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. It contains the following section: Revisions. Revisions Cortex-A73",
    "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. It contains the following section: Revisions. Revisions Cortex-A73"
  }, {
    "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100336/0106/en",
    "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
    "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Components and configuration",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "excerpt" : "Components and configuration This chapter describes the major components of the GIC- ... It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator.",
      "firstSentences" : "Components and configuration This chapter describes the major components of the GIC-600. It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator. SPI Collator.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Components and configuration ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "GZsñqi2DLð3loOGr",
        "urihash" : "GZsñqi2DLð3loOGr",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "Redistributor ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "Redistributor ; configuration",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719834000,
        "permanentid" : "d42c743b9effaeea5f581d874e67d2c0852fd36c0eec0a3b2b6ce98f8e6e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f74",
        "transactionid" : 861305,
        "title" : "Components and configuration ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719834020823518,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 277,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805276,
        "syssize" : 277,
        "sysdate" : 1648719834000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719834020823518,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
        "syscollection" : "default"
      },
      "Title" : "Components and configuration",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration",
      "Excerpt" : "Components and configuration This chapter describes the major components of the GIC- ... It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator.",
      "FirstSentences" : "Components and configuration This chapter describes the major components of the GIC-600. It contains the following sections: Distributor. Redistributor. ITS. MSI-64 Encapsulator. SPI Collator."
    }, {
      "title" : "Distributor AXI4-Stream interfaces",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "excerpt" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. ... Packets must never be interleaved.",
      "firstSentences" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. Note ic<xy>tready xy can be cd, dc, pd, dp, id, di, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Distributor AXI4-Stream interfaces ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "EV3l7EUNFVE4m84s",
        "urihash" : "EV3l7EUNFVE4m84s",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "Distributor ; signals ; xy ; AXI4 ; ic ; Redistributor ; interfaces ; ArmAMBA ; Stream Protocol ; SPI Collator ; Bus Destination ; cleanly registered ; hierarchically clock ; Programmed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "Distributor ; signals ; xy ; AXI4 ; ic ; Redistributor ; interfaces ; ArmAMBA ; Stream Protocol ; SPI Collator ; Bus Destination ; cleanly registered ; hierarchically clock ; Programmed",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719834000,
        "permanentid" : "fd6180dbcb22fed2074dcee931936b394b69999729218ecaaf4c45aaed78",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f76",
        "transactionid" : 861305,
        "title" : "Distributor AXI4-Stream interfaces ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719833000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719833992929958,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 1944,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805276,
        "syssize" : 1944,
        "sysdate" : 1648719833000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719833992929958,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Distributor AXI4-Stream interfaces",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/distributor/distributor-axi4-stream-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/distributor/distributor-axi4-stream-interfaces",
      "Excerpt" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. ... Packets must never be interleaved.",
      "FirstSentences" : "Distributor AXI4-Stream interfaces The GIC-600 uses AXI4-Stream interfaces to communicate between blocks. These interfaces are fully credited. Note ic<xy>tready xy can be cd, dc, pd, dp, id, di, ..."
    }, {
      "title" : "MSI-64 Encapsulator",
      "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "printableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "clickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "excerpt" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for ... The following figure shows an overview of the MSI-64 Encapsulator process.",
      "firstSentences" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for writes to the GITS_TRANSLATER register. The following figure shows an overview of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "printableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "clickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "100336",
          "document_version" : "0106",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448478",
          "sysurihash" : "chX19eh4YkflY9vh",
          "urihash" : "chX19eh4YkflY9vh",
          "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
          "systransactionid" : 861305,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549902430000,
          "topparentid" : 3448478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307097000,
          "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
          "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719834000,
          "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dddd9cbfe76649ba52f67",
          "transactionid" : 861305,
          "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-600" ],
          "date" : 1648719834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100336:0106:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719834078637315,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4762,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719805276,
          "syssize" : 4762,
          "sysdate" : 1648719834000,
          "haslayout" : "1",
          "topparent" : "3448478",
          "label_version" : "r1p6",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448478,
          "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100336/0106/?lang=en",
          "modified" : 1636125273000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719834078637315,
          "uri" : "https://developer.arm.com/documentation/100336/0106/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
        "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MSI-64 Encapsulator ",
        "document_number" : "100336",
        "document_version" : "0106",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448478",
        "sysurihash" : "eo6KIGtnyQñ6tPv0",
        "urihash" : "eo6KIGtnyQñ6tPv0",
        "sysuri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
        "systransactionid" : 861305,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549902430000,
        "topparentid" : 3448478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307097000,
        "sysconcepts" : "msi ; translations ; GITS ; DeviceID ; ACE-Lite interfaces ; subsections ; msi64 ; retargets ; awdeviceid",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
        "attachmentparentid" : 3448478,
        "parentitem" : "5e7dddd9cbfe76649ba52f67",
        "concepts" : "msi ; translations ; GITS ; DeviceID ; ACE-Lite interfaces ; subsections ; msi64 ; retargets ; awdeviceid",
        "documenttype" : "html",
        "isattachment" : "3448478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719833000,
        "permanentid" : "b266f5d6dcdb2d394141b69d204a9a19bcb78bb68e7846945b2dbaf62196",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dddd9cbfe76649ba52f8b",
        "transactionid" : 861305,
        "title" : "MSI-64 Encapsulator ",
        "products" : [ "CoreLink GIC-600" ],
        "date" : 1648719833000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100336:0106:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719833989590005,
        "sysisattachment" : "3448478",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448478,
        "size" : 883,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719805264,
        "syssize" : 883,
        "sysdate" : 1648719833000,
        "haslayout" : "1",
        "topparent" : "3448478",
        "label_version" : "r1p6",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448478,
        "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719833000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
        "modified" : 1636125273000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719833989590005,
        "uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
        "syscollection" : "default"
      },
      "Title" : "MSI-64 Encapsulator",
      "Uri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "ClickUri" : "https://developer.arm.com/documentation/100336/0106/components-and-configuration/msi-64-encapsulator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en/components-and-configuration/msi-64-encapsulator",
      "Excerpt" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for ... The following figure shows an overview of the MSI-64 Encapsulator process.",
      "FirstSentences" : "MSI-64 Encapsulator The MSI-64 Encapsulator reduces system wiring by combining the DeviceID onto the Data bus for writes to the GITS_TRANSLATER register. The following figure shows an overview of ..."
    } ],
    "totalNumberOfChildResults" : 182,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
      "document_number" : "100336",
      "document_version" : "0106",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3448478",
      "sysurihash" : "chX19eh4YkflY9vh",
      "urihash" : "chX19eh4YkflY9vh",
      "sysuri" : "https://developer.arm.com/documentation/100336/0106/en",
      "systransactionid" : 861305,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549902430000,
      "topparentid" : 3448478,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307097000,
      "sysconcepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f46e24a5e02d07b2643" ],
      "concepts" : "Non-Confidential First ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719834000,
      "permanentid" : "9c8ad3f861e72329aa2819d0edb59f8db6b18a010aaa7234d0c18309a0ac",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dddd9cbfe76649ba52f67",
      "transactionid" : 861305,
      "title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual ",
      "products" : [ "CoreLink GIC-600" ],
      "date" : 1648719834000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100336:0106:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719834078637315,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4762,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719805276,
      "syssize" : 4762,
      "sysdate" : 1648719834000,
      "haslayout" : "1",
      "topparent" : "3448478",
      "label_version" : "r1p6",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3448478,
      "content_description" : "This book is for the Arm CoreLink GIC-600 Generic Interrupt Controller.",
      "wordcount" : 308,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719834000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100336/0106/?lang=en",
      "modified" : 1636125273000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719834078637315,
      "uri" : "https://developer.arm.com/documentation/100336/0106/en",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100336/0106/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100336/0106/en",
    "ClickUri" : "https://developer.arm.com/documentation/100336/0106/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100336/0106/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "FirstSentences" : "Arm CoreLink GIC-600 Generic Interrupt Controller Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
  }, {
    "title" : "ETM9 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "excerpt" : "Added content for DFT. Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "ETM9 Revision: r2p2 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited. All rights reserved. ARM DDI 0157G ii ETM9 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
      "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
      "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM9 Technical Reference Manual ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "1kPegglCUdrAQLo4",
        "urihash" : "1kPegglCUdrAQLo4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719779000,
        "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3e88295d1e18d381d9",
        "transactionid" : 861303,
        "title" : "ETM9 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719779000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719779574165708,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2046,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 2046,
        "sysdate" : 1648719779000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719779000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719779574165708,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "syscollection" : "default"
      },
      "Title" : "ETM9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
      "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
      "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ETM Integration Testing",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "excerpt" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM ... This chapter describes the kit. ... ETM Integration Testing CoreSight ETM9",
      "firstSentences" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. This chapter describes the kit. Note This chapter describes the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM Integration Testing ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "Bv2yhwcqðTZuwI8h",
        "urihash" : "Bv2yhwcqðTZuwI8h",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "integration testing ; Technical Reference Manual ; ETM9 ; kit ; ARM core ; environment",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "integration testing ; Technical Reference Manual ; ETM9 ; kit ; ARM core ; environment",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719781000,
        "permanentid" : "ae819a89f332beb5bdf348278ec71e8ffa43ae50e72d08f87132ab7e6d30",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3f88295d1e18d3821b",
        "transactionid" : 861303,
        "title" : "ETM Integration Testing ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719781766103622,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 733,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 733,
        "sysdate" : 1648719781000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/etm-integration-testing?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719781766103622,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
        "syscollection" : "default"
      },
      "Title" : "ETM Integration Testing",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing",
      "Excerpt" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM ... This chapter describes the kit. ... ETM Integration Testing CoreSight ETM9",
      "FirstSentences" : "Chapter 6. ETM Integration Testing ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. This chapter describes the kit. Note This chapter describes the ..."
    }, {
      "title" : "About the ETM Integration Kit",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "excerpt" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ... The kit includes examples for various ARM cores and also shows how to connect the ETM ...",
      "firstSentences" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. The kit includes examples for various ARM cores and also shows how to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the ETM Integration Kit ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "hjw33QQmsC3qmxðw",
        "urihash" : "hjw33QQmsC3qmxðw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "ARM cores ; ETMIK ; ETM ; integration ; ETB ; AHB ; ETM9 components ; Trace Buffer ; configuration ; environment",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "ARM cores ; ETMIK ; ETM ; integration ; ETB ; AHB ; ETM9 components ; Trace Buffer ; configuration ; environment",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719781000,
        "permanentid" : "a9f5f017590bf296450af30e442bf5870dc84f42b7845161c3f5f0c6998b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3f88295d1e18d3821c",
        "transactionid" : 861303,
        "title" : "About the ETM Integration Kit ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719781368523472,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 630,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 630,
        "sysdate" : 1648719781000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719781368523472,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
        "syscollection" : "default"
      },
      "Title" : "About the ETM Integration Kit",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/etm-integration-testing/about-the-etm-integration-kit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/etm-integration-testing/about-the-etm-integration-kit",
      "Excerpt" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ... The kit includes examples for various ARM cores and also shows how to connect the ETM ...",
      "FirstSentences" : "About the ETM Integration Kit The ETMIK is an environment to demonstrate the correct integration of an ETM with an ARM core. The kit includes examples for various ARM cores and also shows how to ..."
    }, {
      "title" : "Programming and reading ETM9 registers",
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "excerpt" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "firstSentences" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "firstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM9 Technical Reference Manual ",
          "document_number" : "ddi0157",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3492707",
          "sysurihash" : "1kPegglCUdrAQLo4",
          "urihash" : "1kPegglCUdrAQLo4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172589527000,
          "topparentid" : 3492707,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375486000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719779000,
          "permanentid" : "6976c26b9c5ff07629857a3d3186bd1108d980f22b280aa9f48328d25d00",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2b3e88295d1e18d381d9",
          "transactionid" : 861303,
          "title" : "ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1648719779000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0157:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719779574165708,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2046,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719776801,
          "syssize" : 2046,
          "sysdate" : 1648719779000,
          "haslayout" : "1",
          "topparent" : "3492707",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3492707,
          "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719779000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0157/g/?lang=en",
          "modified" : 1638974291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719779574165708,
          "uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
          "syscollection" : "default"
        },
        "Title" : "ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en",
        "Excerpt" : "All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Open Access. ... Revision G 27 September 2006 Added content for DFT. ETM9 Technical Reference Manual ...",
        "FirstSentences" : "ETM9 Technical Reference Manual Copyright 1999-2002, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programming and reading ETM9 registers ",
        "document_number" : "ddi0157",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3492707",
        "sysurihash" : "IKwbbcBQHZBl6oMJ",
        "urihash" : "IKwbbcBQHZBl6oMJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172589527000,
        "topparentid" : 3492707,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375486000,
        "sysconcepts" : "data field ; TAP controller ; registers ; ETM9 ; scan ; interface ; reading ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3492707,
        "parentitem" : "5e8e2b3e88295d1e18d381d9",
        "concepts" : "data field ; TAP controller ; registers ; ETM9 ; scan ; interface ; reading ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "documenttype" : "html",
        "isattachment" : "3492707",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719780000,
        "permanentid" : "bceabec45886abb037b548dd56a701b6a86c2bc1a473b5b629ce4bd9f614",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2b3e88295d1e18d381f2",
        "transactionid" : 861303,
        "title" : "Programming and reading ETM9 registers ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648719780000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0157:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719780916445827,
        "sysisattachment" : "3492707",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3492707,
        "size" : 902,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719776801,
        "syssize" : 902,
        "sysdate" : 1648719780000,
        "haslayout" : "1",
        "topparent" : "3492707",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3492707,
        "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719780000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
        "modified" : 1638974291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719780916445827,
        "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
        "syscollection" : "default"
      },
      "Title" : "Programming and reading ETM9 registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0157/g/accessing-etm9-registers/programming-and-reading-etm9-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/accessing-etm9-registers/programming-and-reading-etm9-registers",
      "Excerpt" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "FirstSentences" : "Programming and reading ETM9 registers All registers in the ETM9 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ..."
    } ],
    "totalNumberOfChildResults" : 33,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ETM9 Technical Reference Manual ",
      "document_number" : "ddi0157",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3492707",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "1wKPJI5vlqFDJ12M",
      "urihash" : "1wKPJI5vlqFDJ12M",
      "sysuri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
      "systransactionid" : 861303,
      "copyright" : "Copyright © 1999-2002, 2006 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172589527000,
      "topparentid" : 3492707,
      "numberofpages" : 158,
      "sysconcepts" : "instructions ; scan chains ; ETM9 ; trace port ; signals ; ETM ; macrocells ; controllers ; ARM Limited ; simulators ; programming ; interfacing ; test wrappers ; ARM ; half-rate clocking ; tracing",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3492707,
      "parentitem" : "5e8e2b3e88295d1e18d381d9",
      "concepts" : "instructions ; scan chains ; ETM9 ; trace port ; signals ; ETM ; macrocells ; controllers ; ARM Limited ; simulators ; programming ; interfacing ; test wrappers ; ARM ; half-rate clocking ; tracing",
      "documenttype" : "pdf",
      "isattachment" : "3492707",
      "sysindexeddate" : 1648719782000,
      "permanentid" : "e212945361446295a0808b676e0af3e980f12e59c9be290e341b1ef35f68",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2b3f88295d1e18d38253",
      "transactionid" : 861303,
      "title" : "ETM9 Technical Reference Manual ",
      "date" : 1648719782000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0157:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719782371052187,
      "sysisattachment" : "3492707",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3492707,
      "size" : 1458500,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719779234,
      "syssize" : 1458500,
      "sysdate" : 1648719782000,
      "topparent" : "3492707",
      "author" : "ARM Limited",
      "label_version" : "r2p2",
      "systopparentid" : 3492707,
      "content_description" : "This document is the ETM9 (r2p2) Technical Reference Manual. The product is referred to as ETM9 throughout this manual.",
      "wordcount" : 2453,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719782000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719782371052187,
      "uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
      "syscollection" : "default"
    },
    "Title" : "ETM9 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2b3f88295d1e18d38253",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0157/g/en/pdf/DDI0157.pdf",
    "Excerpt" : "Added content for DFT. Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "ETM9 Revision: r2p2 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited. All rights reserved. ARM DDI 0157G ii ETM9 Technical Reference Manual Copyright © 1999-2002, 2006 ARM Limited."
  }, {
    "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100453/0401/en",
    "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
    "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Configuration signals",
      "uri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "printableUri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "clickUri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "excerpt" : "If none of the cores support AArch32 execution at EL3, this signal is not present. ... CRYPTODISABLE Input Disables the Cryptographic Extensions. ... Configuration signals DynamIQ Shared Unit",
      "firstSentences" : "Configuration signals This section describes the configuration signals. Table B-7 Configuration signals Signal Direction Description AA64nAA32[PE:0] Input Register width state. The options are: 0 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "document_number" : "100453",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4277141",
          "sysurihash" : "to2Nxxd0ILSI6faN",
          "urihash" : "to2Nxxd0ILSI6faN",
          "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1574854991000,
          "topparentid" : 4277141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585322967000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082132000,
          "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
          "transactionid" : 863709,
          "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1649082132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100453:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082132723813911,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4765,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081886524,
          "syssize" : 4765,
          "sysdate" : 1649082132000,
          "haslayout" : "1",
          "topparent" : "4277141",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4277141,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100453/0401/?lang=en",
          "modified" : 1636367053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082132723813911,
          "uri" : "https://developer.arm.com/documentation/100453/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configuration signals ",
        "document_number" : "100453",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4277141",
        "sysurihash" : "aDDXgXkA8finIñOg",
        "urihash" : "aDDXgXkA8finIñOg",
        "sysuri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1574854991000,
        "topparentid" : 4277141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585322967000,
        "sysconcepts" : "AArch32 execution ; cores ; signals ; EL3 ; present ; configuration ; exceptions vectors ; interface logic ; Input Globally ; Cryptographic Extensions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4277141,
        "parentitem" : "5e7e1bd7b2608e4d7f0a34cb",
        "concepts" : "AArch32 execution ; cores ; signals ; EL3 ; present ; configuration ; exceptions vectors ; interface logic ; Input Globally ; Cryptographic Extensions",
        "documenttype" : "html",
        "isattachment" : "4277141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082132000,
        "permanentid" : "5d4e2ac7016cbe1e9afb77c7bf5dbf6b16ab41f985d202c256279ec49978",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1bd8b2608e4d7f0a357f",
        "transactionid" : 863709,
        "title" : "Configuration signals ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1649082132000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100453:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082132621827868,
        "sysisattachment" : "4277141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4277141,
        "size" : 2224,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081886493,
        "syssize" : 2224,
        "sysdate" : 1649082132000,
        "haslayout" : "1",
        "topparent" : "4277141",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4277141,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082132000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
        "modified" : 1636367053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082132621827868,
        "uri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
        "syscollection" : "default"
      },
      "Title" : "Configuration signals",
      "Uri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100453/0401/appendices/signal-descriptions/dsu-signals/configuration-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/appendices/signal-descriptions/dsu-signals/configuration-signals",
      "Excerpt" : "If none of the cores support AArch32 execution at EL3, this signal is not present. ... CRYPTODISABLE Input Disables the Cryptographic Extensions. ... Configuration signals DynamIQ Shared Unit",
      "FirstSentences" : "Configuration signals This section describes the configuration signals. Table B-7 Configuration signals Signal Direction Description AA64nAA32[PE:0] Input Register width state. The options are: 0 ..."
    }, {
      "title" : "Dual ACE interfaces",
      "uri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "excerpt" : "All Device transactions are routed to interface 0. ... Note Setting CLUSTERECTLR.Non-cacheable behavior control has other implications for the ... Dual ACE interfaces DynamIQ Shared Unit",
      "firstSentences" : "Dual ACE interfaces The DSU can be implemented with one or two ACE interfaces. Two interfaces give greater bandwidth for memory transactions. Transactions generated by the cluster are routed to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "document_number" : "100453",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4277141",
          "sysurihash" : "to2Nxxd0ILSI6faN",
          "urihash" : "to2Nxxd0ILSI6faN",
          "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1574854991000,
          "topparentid" : 4277141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585322967000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082132000,
          "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
          "transactionid" : 863709,
          "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1649082132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100453:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082132723813911,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4765,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081886524,
          "syssize" : 4765,
          "sysdate" : 1649082132000,
          "haslayout" : "1",
          "topparent" : "4277141",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4277141,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100453/0401/?lang=en",
          "modified" : 1636367053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082132723813911,
          "uri" : "https://developer.arm.com/documentation/100453/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Dual ACE interfaces ",
        "document_number" : "100453",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4277141",
        "sysurihash" : "m9w07ToEamt8ñvXJ",
        "urihash" : "m9w07ToEamt8ñvXJ",
        "sysuri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1574854991000,
        "topparentid" : 4277141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585322967000,
        "sysconcepts" : "transaction address ; interfaces ; interleaves ; routing ; controls ; ADDR ; memory ; filter ; second method ; Implementation options ; boundaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4277141,
        "parentitem" : "5e7e1bd7b2608e4d7f0a34cb",
        "concepts" : "transaction address ; interfaces ; interleaves ; routing ; controls ; ADDR ; memory ; filter ; second method ; Implementation options ; boundaries",
        "documenttype" : "html",
        "isattachment" : "4277141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082132000,
        "permanentid" : "42bd737210c16ba3b5fa4d512e84394dfab00f583f7cb1983c6b99ecfc1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1bd7b2608e4d7f0a3503",
        "transactionid" : 863709,
        "title" : "Dual ACE interfaces ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1649082132000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100453:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082132543133192,
        "sysisattachment" : "4277141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4277141,
        "size" : 2323,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081886431,
        "syssize" : 2323,
        "sysdate" : 1649082132000,
        "haslayout" : "1",
        "topparent" : "4277141",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4277141,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082132000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
        "modified" : 1636367053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082132543133192,
        "uri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Dual ACE interfaces",
      "Uri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100453/0401/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/functional-description/ace-master-interface/about-the-ace-master-interface/dual-ace-interfaces",
      "Excerpt" : "All Device transactions are routed to interface 0. ... Note Setting CLUSTERECTLR.Non-cacheable behavior control has other implications for the ... Dual ACE interfaces DynamIQ Shared Unit",
      "FirstSentences" : "Dual ACE interfaces The DSU can be implemented with one or two ACE interfaces. Two interfaces give greater bandwidth for memory transactions. Transactions generated by the cluster are routed to ..."
    }, {
      "title" : "CLUSTERPWRDN, Cluster Powerdown Register",
      "uri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "printableUri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "clickUri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "excerpt" : "1 Indicates on CLUSTERPACTIVE that cluster power is required even when all cores are powered down. ... This bit resets to 0. ... CLUSTERPWRDN, Cluster Powerdown Register DynamIQ Shared Unit",
      "firstSentences" : "CLUSTERPWRDN, Cluster Powerdown Register The CLUSTERPWRDN register controls powerdown requirements of the cluster. This register is RW, and is banked for each thread of execution. This description ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "document_number" : "100453",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4277141",
          "sysurihash" : "to2Nxxd0ILSI6faN",
          "urihash" : "to2Nxxd0ILSI6faN",
          "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1574854991000,
          "topparentid" : 4277141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585322967000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082132000,
          "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
          "transactionid" : 863709,
          "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1649082132000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100453:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082132723813911,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4765,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081886524,
          "syssize" : 4765,
          "sysdate" : 1649082132000,
          "haslayout" : "1",
          "topparent" : "4277141",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4277141,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
          "wordcount" : 308,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082132000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100453/0401/?lang=en",
          "modified" : 1636367053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082132723813911,
          "uri" : "https://developer.arm.com/documentation/100453/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CLUSTERPWRDN, Cluster Powerdown Register ",
        "document_number" : "100453",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4277141",
        "sysurihash" : "aVH4ELmGxiBI4CMx",
        "urihash" : "aVH4ELmGxiBI4CMx",
        "sysuri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1574854991000,
        "topparentid" : 4277141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585322967000,
        "sysconcepts" : "memory retention ; registers ; EL1 ; cluster power ; Exception level ; cores ; PWREN ; EL3 ; assignments RAZ ; thread of execution ; Read-As-Zero",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4277141,
        "parentitem" : "5e7e1bd7b2608e4d7f0a34cb",
        "concepts" : "memory retention ; registers ; EL1 ; cluster power ; Exception level ; cores ; PWREN ; EL3 ; assignments RAZ ; thread of execution ; Read-As-Zero",
        "documenttype" : "html",
        "isattachment" : "4277141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082132000,
        "permanentid" : "c09b13e78127f972b96751f8b784ed5b45a5a8d3295c3cae6bb5e7186202",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1bd7b2608e4d7f0a3533",
        "transactionid" : 863709,
        "title" : "CLUSTERPWRDN, Cluster Powerdown Register ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1649082132000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100453:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082132539096637,
        "sysisattachment" : "4277141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4277141,
        "size" : 2951,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081886321,
        "syssize" : 2951,
        "sysdate" : 1649082132000,
        "haslayout" : "1",
        "topparent" : "4277141",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4277141,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082132000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
        "modified" : 1636367053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082132539096637,
        "uri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
        "syscollection" : "default"
      },
      "Title" : "CLUSTERPWRDN, Cluster Powerdown Register",
      "Uri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "ClickUri" : "https://developer.arm.com/documentation/100453/0401/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en/register-descriptions/control-registers/clusterpwrdn--cluster-powerdown-register",
      "Excerpt" : "1 Indicates on CLUSTERPACTIVE that cluster power is required even when all cores are powered down. ... This bit resets to 0. ... CLUSTERPWRDN, Cluster Powerdown Register DynamIQ Shared Unit",
      "FirstSentences" : "CLUSTERPWRDN, Cluster Powerdown Register The CLUSTERPWRDN register controls powerdown requirements of the cluster. This register is RW, and is banked for each thread of execution. This description ..."
    } ],
    "totalNumberOfChildResults" : 204,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
      "document_number" : "100453",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4277141",
      "sysurihash" : "to2Nxxd0ILSI6faN",
      "urihash" : "to2Nxxd0ILSI6faN",
      "sysuri" : "https://developer.arm.com/documentation/100453/0401/en",
      "systransactionid" : 863709,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1574854991000,
      "topparentid" : 4277141,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585322967000,
      "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
      "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649082132000,
      "permanentid" : "6ca1f944c51733cd44699c4a86e0b18e29a1b3f5851a75d0c42ce8041ef6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e1bd7b2608e4d7f0a34cb",
      "transactionid" : 863709,
      "title" : "Arm DynamIQ Shared Unit Technical Reference Manual ",
      "products" : [ "DynamIQ Shared Unit" ],
      "date" : 1649082132000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100453:0401:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082132723813911,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4765,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081886524,
      "syssize" : 4765,
      "sysdate" : 1649082132000,
      "haslayout" : "1",
      "topparent" : "4277141",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4277141,
      "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the main interfaces. It also describes power management, the memory system, caches, and the DebugBlock. Information on the programming registers is also provided.",
      "wordcount" : 308,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082132000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100453/0401/?lang=en",
      "modified" : 1636367053000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082132723813911,
      "uri" : "https://developer.arm.com/documentation/100453/0401/en",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100453/0401/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100453/0401/en",
    "ClickUri" : "https://developer.arm.com/documentation/100453/0401/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100453/0401/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
    "FirstSentences" : "Arm DynamIQ Shared Unit Technical Reference Manual Copyright 2016-2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
  }, {
    "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "excerpt" : "ARM DDI0172A ... Introduction ... About the ARM PrimeCell Multimedia Card Interface (PL180) ... Functional Overview ... 2.1 ... 2.3 ... 2.4 ... About the ARM PrimeCell MCI (PL180) ... 4.5",
    "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0172A ii ARM PrimeCell Multimedia Card Interface (PL180)",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "G4Woheg95lZTiW1v",
        "urihash" : "G4Woheg95lZTiW1v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326688295d1e18d39171",
        "transactionid" : 863709,
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129939410380,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879285,
        "syssize" : 1848,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129939410380,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "G4Woheg95lZTiW1v",
        "urihash" : "G4Woheg95lZTiW1v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326688295d1e18d39171",
        "transactionid" : 863709,
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129939410380,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879285,
        "syssize" : 1848,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129939410380,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
      "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    }, {
      "title" : "Test control register, MCITCR",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "excerpt" : "If the direction control bit is configured for receive, this write has no effect. ... 10 = reserved. 11 = test mode. ... Test control register, MCITCR Peripheral Controllers",
      "firstSentences" : "Test control register, MCITCR MCITCR is a four-bit test control register. The ITEN bit in this register has two functions: forces the multiplexers on the inputs and outputs to use the test values ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "document_number" : "ddi0172",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3498971",
          "sysurihash" : "G4Woheg95lZTiW1v",
          "urihash" : "G4Woheg95lZTiW1v",
          "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184322911000,
          "topparentid" : 3498971,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377318000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649082129000,
          "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e326688295d1e18d39171",
          "transactionid" : 863709,
          "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649082129000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0172:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082129939410380,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081879285,
          "syssize" : 1848,
          "sysdate" : 1649082129000,
          "haslayout" : "1",
          "topparent" : "3498971",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3498971,
          "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082129000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0172/a/?lang=en",
          "modified" : 1645013435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082129939410380,
          "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Test control register, MCITCR ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "4hOñOEnue7daIRDm",
        "urihash" : "4hOñOEnue7daIRDm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "registers ; control ; PrimeCell MCI ; FIFO irrespective ; DataRegister ; protection circuitry ; card bus ; shows ; nMCIDATEN ; nMCICMDEN ; multiplexers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3498971,
        "parentitem" : "5e8e326688295d1e18d39171",
        "concepts" : "registers ; control ; PrimeCell MCI ; FIFO irrespective ; DataRegister ; protection circuitry ; card bus ; shows ; nMCIDATEN ; nMCICMDEN ; multiplexers",
        "documenttype" : "html",
        "isattachment" : "3498971",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "934a8bed9eba4604a73fe4868090924459fb06605831129bb505a413809e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326788295d1e18d3919e",
        "transactionid" : 863709,
        "title" : "Test control register, MCITCR ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129858436282,
        "sysisattachment" : "3498971",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3498971,
        "size" : 2315,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879254,
        "syssize" : 2315,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129858436282,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
        "syscollection" : "default"
      },
      "Title" : "Test control register, MCITCR",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model-for-test/test-registers/test-control-register--mcitcr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model-for-test/test-registers/test-control-register--mcitcr",
      "Excerpt" : "If the direction control bit is configured for receive, this write has no effect. ... 10 = reserved. 11 = test mode. ... Test control register, MCITCR Peripheral Controllers",
      "FirstSentences" : "Test control register, MCITCR MCITCR is a four-bit test control register. The ITEN bit in this register has two functions: forces the multiplexers on the inputs and outputs to use the test values ..."
    }, {
      "title" : "Secure digital memory card select register, MCISelect",
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "excerpt" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure ... If the system supports more than one secure digital memory card, the cards are ...",
      "firstSentences" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure digital memory cards on the bus. If the system supports more than one secure digital memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "document_number" : "ddi0172",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3498971",
          "sysurihash" : "G4Woheg95lZTiW1v",
          "urihash" : "G4Woheg95lZTiW1v",
          "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "systransactionid" : 863709,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1184322911000,
          "topparentid" : 3498971,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377318000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649082129000,
          "permanentid" : "8b4e7631e827db12a9fdfe1d117608bfd7e86007bf41385aedf58f6bb499",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e326688295d1e18d39171",
          "transactionid" : 863709,
          "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649082129000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0172:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082129939410380,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081879285,
          "syssize" : 1848,
          "sysdate" : 1649082129000,
          "haslayout" : "1",
          "topparent" : "3498971",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3498971,
          "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082129000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0172/a/?lang=en",
          "modified" : 1645013435000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082129939410380,
          "uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en",
        "Excerpt" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Secure digital memory card select register, MCISelect ",
        "document_number" : "ddi0172",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3498971",
        "sysurihash" : "ZuDmb5GbHyBhyAnE",
        "urihash" : "ZuDmb5GbHyBhyAnE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
        "systransactionid" : 863709,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1184322911000,
        "topparentid" : 3498971,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377318000,
        "sysconcepts" : "memory cards ; MCISelect register ; controller ; SDCard Read ; physical connection ; shows ; bus",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3498971,
        "parentitem" : "5e8e326688295d1e18d39171",
        "concepts" : "memory cards ; MCISelect register ; controller ; SDCard Read ; physical connection ; shows ; bus",
        "documenttype" : "html",
        "isattachment" : "3498971",
        "sysindexeddate" : 1649082129000,
        "permanentid" : "e7a312fa973639734d41d306f3531ee99c5f9554756f61e2a14ee96a5b74",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e326788295d1e18d39195",
        "transactionid" : 863709,
        "title" : "Secure digital memory card select register, MCISelect ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649082129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0172:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082129644566894,
        "sysisattachment" : "3498971",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3498971,
        "size" : 701,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081879238,
        "syssize" : 701,
        "sysdate" : 1649082129000,
        "haslayout" : "1",
        "topparent" : "3498971",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3498971,
        "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
        "modified" : 1645013435000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082129644566894,
        "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
        "syscollection" : "default"
      },
      "Title" : "Secure digital memory card select register, MCISelect",
      "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0172/a/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/programmer-s-model/register-descriptions/secure-digital-memory-card-select-register--mciselect",
      "Excerpt" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure ... If the system supports more than one secure digital memory card, the cards are ...",
      "FirstSentences" : "Secure digital memory card select register, MCISelect The MCISelect register selects one of the secure digital memory cards on the bus. If the system supports more than one secure digital memory ..."
    } ],
    "totalNumberOfChildResults" : 60,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
      "document_number" : "ddi0172",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3498971",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ZIZfjYyw6SCUuZñ6",
      "urihash" : "ZIZfjYyw6SCUuZñ6",
      "sysuri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
      "systransactionid" : 863709,
      "copyright" : "Copyright © 1998 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1184322911000,
      "topparentid" : 3498971,
      "numberofpages" : 82,
      "sysconcepts" : "PrimeCell MCI ; registers ; clock ; signals ; ARM Limited ; data transfer ; APB interface ; configuration ; FIFO ; cards ; power-up phases ; MCIDataCtrl ; assignment ; primary outputs ; secure digital ; memory cards",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3498971,
      "parentitem" : "5e8e326688295d1e18d39171",
      "concepts" : "PrimeCell MCI ; registers ; clock ; signals ; ARM Limited ; data transfer ; APB interface ; configuration ; FIFO ; cards ; power-up phases ; MCIDataCtrl ; assignment ; primary outputs ; secure digital ; memory cards",
      "documenttype" : "pdf",
      "isattachment" : "3498971",
      "sysindexeddate" : 1649082132000,
      "permanentid" : "034dce6058c2c4813fb1574b256e825fbe29b3bba62e263a781fddd1050b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e326788295d1e18d391b9",
      "transactionid" : 863709,
      "title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual ",
      "date" : 1649082132000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0172:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082132117940847,
      "sysisattachment" : "3498971",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3498971,
      "size" : 496549,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081881131,
      "syssize" : 496549,
      "sysdate" : 1649082132000,
      "topparent" : "3498971",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3498971,
      "content_description" : "The PrimeCell Multimedia Card Interface (MCI) is an Advanced Microcontroller Bus Architecture(AMBA) compliant, System-on-a-Chip (SoC) peripheral that is developed, tested, and licensed by ARM.",
      "wordcount" : 1175,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082132000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082132117940847,
      "uri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e326788295d1e18d391b9",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0172/a/en/pdf/DDI0172.pdf",
    "Excerpt" : "ARM DDI0172A ... Introduction ... About the ARM PrimeCell Multimedia Card Interface (PL180) ... Functional Overview ... 2.1 ... 2.3 ... 2.4 ... About the ARM PrimeCell MCI (PL180) ... 4.5",
    "FirstSentences" : "ARM PrimeCell Multimedia Card Interface (PL180) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0172A ii ARM PrimeCell Multimedia Card Interface (PL180)"
  }, {
    "title" : "Other core signals",
    "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "excerpt" : "Other core signals When a core is powered down, it must first disable the sending of packets over the ... When this has been done, the presence of an interrupt specifically targeted at that ...",
    "firstSentences" : "Other core signals When a core is powered down, it must first disable the sending of packets over the AXI4-Stream interface using the GICR_WAKER.ProcessorSleep bit. When this has been done, the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "v9NSsYSup5lNq9yO",
        "urihash" : "v9NSsYSup5lNq9yO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b5c8052b160876166f",
        "transactionid" : 861303,
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738904120359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727851,
        "syssize" : 4220,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 278,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738904120359,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "v9NSsYSup5lNq9yO",
        "urihash" : "v9NSsYSup5lNq9yO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b5c8052b160876166f",
        "transactionid" : 861303,
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738904120359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727851,
        "syssize" : 4220,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 278,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738904120359,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
      "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
    }, {
      "title" : "Configurable options",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "excerpt" : "See Backwards compatibility for more information. ... ITS Device ID width. ... Number of LPI cache entries. 16-1024 (powers of two only). Configurable options CoreLink GIC-500",
      "firstSentences" : "Configurable options Table 1.1 shows the configurable options in the GIC-500 RTL. Table 1.1. Configurable options for the GIC-500 RTL Feature Range of options Number of affinity-level 1 clusters.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0516",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3522903",
          "sysurihash" : "v9NSsYSup5lNq9yO",
          "urihash" : "v9NSsYSup5lNq9yO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1444741821000,
          "topparentid" : 3522903,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586529717000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719738000,
          "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9085b5c8052b160876166f",
          "transactionid" : 861303,
          "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-500" ],
          "date" : 1648719738000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0516:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719738904120359,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719727851,
          "syssize" : 4220,
          "sysdate" : 1648719738000,
          "haslayout" : "1",
          "topparent" : "3522903",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3522903,
          "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
          "wordcount" : 278,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719738000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0516/e/?lang=en",
          "modified" : 1639138823000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719738904120359,
          "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configurable options ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "mM9qoðð7FLZ7h8ky",
        "urihash" : "mM9qoðð7FLZ7h8ky",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "configurable options ; clusters ; GIC ; backwards compatibility ; security ; Address ID ; Feature Range ; LPIs ; affinity-level",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "attachmentparentid" : 3522903,
        "parentitem" : "5e9085b5c8052b160876166f",
        "concepts" : "configurable options ; clusters ; GIC ; backwards compatibility ; security ; Address ID ; Feature Range ; LPIs ; affinity-level",
        "documenttype" : "html",
        "isattachment" : "3522903",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "8ea55a22ea76fe0c0114609cc33dc4a5911a6e34393d3f8cf5baa10ab394",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b6c8052b16087616ec",
        "transactionid" : 861303,
        "title" : "Configurable options ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738866608351,
        "sysisattachment" : "3522903",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3522903,
        "size" : 1095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727836,
        "syssize" : 1095,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/introduction/configurable-options?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738866608351,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
        "syscollection" : "default"
      },
      "Title" : "Configurable options",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/configurable-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/configurable-options",
      "Excerpt" : "See Backwards compatibility for more information. ... ITS Device ID width. ... Number of LPI cache entries. 16-1024 (powers of two only). Configurable options CoreLink GIC-500",
      "FirstSentences" : "Configurable options Table 1.1 shows the configurable options in the GIC-500 RTL. Table 1.1. Configurable options for the GIC-500 RTL Feature Range of options Number of affinity-level 1 clusters."
    }, {
      "title" : "Features",
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "excerpt" : "Interrupt Translation Service (ITS). ... This allows support for systems with and without security. 32 priority values, five bits for each interrupt. Features CoreLink GIC-500",
      "firstSentences" : "Features The GIC-500 provides registers for managing interrupt sources, interrupt behavior, and interrupt routing to one or more cores. It supports: Multiprocessor environments with up to 128 cores.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "firstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "document_number" : "ddi0516",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3522903",
          "sysurihash" : "v9NSsYSup5lNq9yO",
          "urihash" : "v9NSsYSup5lNq9yO",
          "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "systransactionid" : 861303,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1444741821000,
          "topparentid" : 3522903,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586529717000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719738000,
          "permanentid" : "6ea05f7e84f289e344e041eb9b97bcb927f3d11625d8891df0bf28eb4808",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9085b5c8052b160876166f",
          "transactionid" : 861303,
          "title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual ",
          "products" : [ "CoreLink GIC-500" ],
          "date" : 1648719738000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0516:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719738904120359,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719727851,
          "syssize" : 4220,
          "sysdate" : 1648719738000,
          "haslayout" : "1",
          "topparent" : "3522903",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3522903,
          "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
          "wordcount" : 278,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719738000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0516/e/?lang=en",
          "modified" : 1639138823000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719738904120359,
          "uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... Revision History Revision A 30 April 2014 First release for r0p0 Revision B 21 May ...",
        "FirstSentences" : "ARM CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Features ",
        "document_number" : "ddi0516",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3522903",
        "sysurihash" : "MJi2maAGTRBy99r1",
        "urihash" : "MJi2maAGTRBy99r1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
        "systransactionid" : 861303,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1444741821000,
        "topparentid" : 3522903,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586529717000,
        "sysconcepts" : "cores ; GIC ; clusters ; translation ; Exception levels ; device isolation ; CPU interface ; Multiprocessor environments ; Programmable ; prioritization ; affinity-level",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
        "attachmentparentid" : 3522903,
        "parentitem" : "5e9085b5c8052b160876166f",
        "concepts" : "cores ; GIC ; clusters ; translation ; Exception levels ; device isolation ; CPU interface ; Multiprocessor environments ; Programmable ; prioritization ; affinity-level",
        "documenttype" : "html",
        "isattachment" : "3522903",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719738000,
        "permanentid" : "62cd55a16f5209d2602745bf54830c9343fee0fcd81e2ed84310291b4ff3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9085b6c8052b16087616e1",
        "transactionid" : 861303,
        "title" : "Features ",
        "products" : [ "CoreLink GIC-500" ],
        "date" : 1648719738000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0516:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719738812020518,
        "sysisattachment" : "3522903",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3522903,
        "size" : 1429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719727836,
        "syssize" : 1429,
        "sysdate" : 1648719738000,
        "haslayout" : "1",
        "topparent" : "3522903",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3522903,
        "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
        "wordcount" : 126,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719738000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0516/e/introduction/features?lang=en",
        "modified" : 1639138823000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719738812020518,
        "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
        "syscollection" : "default"
      },
      "Title" : "Features",
      "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/introduction/features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/introduction/features",
      "Excerpt" : "Interrupt Translation Service (ITS). ... This allows support for systems with and without security. 32 priority values, five bits for each interrupt. Features CoreLink GIC-500",
      "FirstSentences" : "Features The GIC-500 provides registers for managing interrupt sources, interrupt behavior, and interrupt routing to one or more cores. It supports: Multiprocessor environments with up to 128 cores."
    } ],
    "totalNumberOfChildResults" : 90,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Other core signals ",
      "document_number" : "ddi0516",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3522903",
      "sysurihash" : "ZBA3KYxL2eUVGmRI",
      "urihash" : "ZBA3KYxL2eUVGmRI",
      "sysuri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
      "systransactionid" : 861303,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1444741821000,
      "topparentid" : 3522903,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586529717000,
      "sysconcepts" : "cores ; ProcessorSleep ; WAKER ; GICR ; signals ; ARM ; interface ; sleep states ; re-enable communication ; power controller ; sending of packets ; retention ; presence",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b2641" ],
      "attachmentparentid" : 3522903,
      "parentitem" : "5e9085b5c8052b160876166f",
      "concepts" : "cores ; ProcessorSleep ; WAKER ; GICR ; signals ; ARM ; interface ; sleep states ; re-enable communication ; power controller ; sending of packets ; retention ; presence",
      "documenttype" : "html",
      "isattachment" : "3522903",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719738000,
      "permanentid" : "5bd2e1a3f5f743ed4b6c7430e7ea2618a537227e11ad8671dc521cdae36b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9085b7c8052b160876171a",
      "transactionid" : 861303,
      "title" : "Other core signals ",
      "products" : [ "CoreLink GIC-500" ],
      "date" : 1648719738000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0516:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719738977999114,
      "sysisattachment" : "3522903",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3522903,
      "size" : 1549,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719727851,
      "syssize" : 1549,
      "sysdate" : 1648719738000,
      "haslayout" : "1",
      "topparent" : "3522903",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3522903,
      "content_description" : "This technical reference manual is for the CoreLink GIC-500 Generic Interrupt Controller (GIC).",
      "wordcount" : 132,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-500" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719738000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
      "modified" : 1639138823000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719738977999114,
      "uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
      "syscollection" : "default"
    },
    "Title" : "Other core signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0516/e/functional-description/interfaces/other-core-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0516/e/en/functional-description/interfaces/other-core-signals",
    "Excerpt" : "Other core signals When a core is powered down, it must first disable the sending of packets over the ... When this has been done, the presence of an interrupt specifically targeted at that ...",
    "FirstSentences" : "Other core signals When a core is powered down, it must first disable the sending of packets over the AXI4-Stream interface using the GICR_WAKER.ProcessorSleep bit. When this has been done, the ..."
  }, {
    "title" : "ARM PrimeCell UART (PL010) Signal Descriptions",
    "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "excerpt" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which ... It contains the following sections: AMBA APB signals On-chip signals Signals to pads.",
    "firstSentences" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which interface with the ARM PrimeCell UART (PL010) block. It contains the following sections: AMBA ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "m8ifrIONe0ZPCQdU",
        "urihash" : "m8ifrIONe0ZPCQdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c0",
        "transactionid" : 861302,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721384376658,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715648,
        "syssize" : 1731,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721384376658,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "m8ifrIONe0ZPCQdU",
        "urihash" : "m8ifrIONe0ZPCQdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c0",
        "transactionid" : 861302,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721384376658,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1731,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715648,
        "syssize" : 1731,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721384376658,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "IrDA data modulation",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "excerpt" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART",
      "firstSentences" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0139",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488613",
          "sysurihash" : "m8ifrIONe0ZPCQdU",
          "urihash" : "m8ifrIONe0ZPCQdU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "systransactionid" : 861302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375194000,
          "topparentid" : 3488613,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719721000,
          "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c0",
          "transactionid" : 861302,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1648719721000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0139:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719721384376658,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1731,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719715648,
          "syssize" : 1731,
          "sysdate" : 1648719721000,
          "haslayout" : "1",
          "topparent" : "3488613",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488613,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719721000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0139/b/?lang=en",
          "modified" : 1638971920000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719721384376658,
          "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "IrDA data modulation ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "AjvZ0vtkvFkshuk2",
        "urihash" : "AjvZ0vtkvFkshuk2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3488613,
        "parentitem" : "5e8e246bfd977155116a53c0",
        "documenttype" : "html",
        "isattachment" : "3488613",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "889126dbee92d1c8a1554e99448e291263b38eaa11cc1233f49078914546",
        "syslanguage" : [ "English", "Romanian" ],
        "itemid" : "5e8e246dfd977155116a5453",
        "transactionid" : 861302,
        "title" : "IrDA data modulation ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721360468475,
        "sysisattachment" : "3488613",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488613,
        "size" : 155,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715633,
        "syssize" : 155,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English", "Romanian" ],
        "sysrowid" : 1648719721360468475,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
        "syscollection" : "default"
      },
      "Title" : "IrDA data modulation",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/functional-overview/primecell-uart-operation/irda-data-modulation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/functional-overview/primecell-uart-operation/irda-data-modulation",
      "Excerpt" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART",
      "FirstSentences" : "IrDA data modulation The effect of IrDA 3\\/16 data modulation can be seen in Figure 2.4. Figure 2.4. IrDA data modulation (3\\/16) IrDA data modulation UART"
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "excerpt" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback.",
      "firstSentences" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback. Preface UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0139",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488613",
          "sysurihash" : "m8ifrIONe0ZPCQdU",
          "urihash" : "m8ifrIONe0ZPCQdU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "systransactionid" : 861302,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1199375194000,
          "topparentid" : 3488613,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373739000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719721000,
          "permanentid" : "a6678bbb848bc4a47a6e2529ce5f68c40525eed0000eff9178d3de5a01e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e246bfd977155116a53c0",
          "transactionid" : 861302,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1648719721000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0139:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719721384376658,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1731,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719715648,
          "syssize" : 1731,
          "sysdate" : 1648719721000,
          "haslayout" : "1",
          "topparent" : "3488613",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488613,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719721000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0139/b/?lang=en",
          "modified" : 1638971920000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719721384376658,
          "uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. ... Confidentiality Status This document is Non-Confidential.",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual UART (PL010) Copyright 1998-1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "ddi0139",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488613",
        "sysurihash" : "ðYVRkpoV4eVmQPDh",
        "urihash" : "ðYVRkpoV4eVmQPDh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
        "systransactionid" : 861302,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1199375194000,
        "topparentid" : 3488613,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373739000,
        "sysconcepts" : "manual Feedback",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3488613,
        "parentitem" : "5e8e246bfd977155116a53c0",
        "concepts" : "manual Feedback",
        "documenttype" : "html",
        "isattachment" : "3488613",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719721000,
        "permanentid" : "58ccde0bef3be86ebc7563b615360226231e452de2adcb4c53b04f150853",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e246bfd977155116a53c2",
        "transactionid" : 861302,
        "title" : "Preface ",
        "products" : [ "UART" ],
        "date" : 1648719721000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0139:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719721343151558,
        "sysisattachment" : "3488613",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488613,
        "size" : 167,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719715617,
        "syssize" : 167,
        "sysdate" : 1648719721000,
        "haslayout" : "1",
        "topparent" : "3488613",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488613,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719721000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0139/b/preface?lang=en",
        "modified" : 1638971920000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719721343151558,
        "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/preface",
      "Excerpt" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback.",
      "FirstSentences" : "Preface This preface introduces the ARM PrimeCell UART (PL010) Technical Reference Manual. It contains the following sections: About this manual Feedback. Preface UART"
    } ],
    "totalNumberOfChildResults" : 59,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell UART (PL010) Signal Descriptions ",
      "document_number" : "ddi0139",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488613",
      "sysurihash" : "jHOcnDSNY4hVn09f",
      "urihash" : "jHOcnDSNY4hVn09f",
      "sysuri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
      "systransactionid" : 861302,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1199375194000,
      "topparentid" : 3488613,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373739000,
      "sysconcepts" : "signals",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3488613,
      "parentitem" : "5e8e246bfd977155116a53c0",
      "concepts" : "signals",
      "documenttype" : "html",
      "isattachment" : "3488613",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719721000,
      "permanentid" : "1e7af661bc60a3f719e22cc57da778a626eb18387d6c673bf3311b558ff6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e246dfd977155116a54aa",
      "transactionid" : 861302,
      "title" : "ARM PrimeCell UART (PL010) Signal Descriptions ",
      "products" : [ "UART" ],
      "date" : 1648719721000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0139:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719721437325494,
      "sysisattachment" : "3488613",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488613,
      "size" : 291,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719715648,
      "syssize" : 291,
      "sysdate" : 1648719721000,
      "haslayout" : "1",
      "topparent" : "3488613",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488613,
      "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell UART (PL010).",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719721000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
      "modified" : 1638971920000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719721437325494,
      "uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell UART (PL010) Signal Descriptions",
    "Uri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0139/b/arm-primecell-uart--pl010--signal-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0139/b/en/arm-primecell-uart--pl010--signal-descriptions",
    "Excerpt" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which ... It contains the following sections: AMBA APB signals On-chip signals Signals to pads.",
    "FirstSentences" : "Appendix A. ARM PrimeCell UART (PL010) Signal Descriptions This appendix describes the signals which interface with the ARM PrimeCell UART (PL010) block. It contains the following sections: AMBA ..."
  }, {
    "title" : "Clocking and resets",
    "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell",
    "firstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
      "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "a9LDVCJFWRRDkpMU",
        "urihash" : "a9LDVCJFWRRDkpMU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081796000,
        "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068480daa596235e7f2ba",
        "transactionid" : 863702,
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081796000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081796694682051,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1879,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 1879,
        "sysdate" : 1649081796000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081796000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081796694682051,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
      "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "Override using auto-flush",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "excerpt" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without ... To override the word output behavior, program the STMAUXCR.FIFOAF bit with a 1, which ...",
      "firstSentences" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without waiting for sufficient data to complete a word transfer. To override the word output behavior, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0444",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5026130",
          "sysurihash" : "a9LDVCJFWRRDkpMU",
          "urihash" : "a9LDVCJFWRRDkpMU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915740000,
          "topparentid" : 5026130,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910792000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081796000,
          "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1068480daa596235e7f2ba",
          "transactionid" : 863702,
          "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1649081796000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0444:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081796694682051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081533445,
          "syssize" : 1879,
          "sysdate" : 1649081796000,
          "haslayout" : "1",
          "topparent" : "5026130",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026130,
          "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081796000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0444/b/?lang=en",
          "modified" : 1639131557000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081796694682051,
          "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Override using auto-flush ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "4CiUEaN5URñssIw6",
        "urihash" : "4CiUEaN5URñssIw6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "auto-flush ; ATB ; FIFOs ; packets ; nibbles ; entries empty ; smaller-than-word amounts ; alignment",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 5026130,
        "parentitem" : "5f1068480daa596235e7f2ba",
        "concepts" : "auto-flush ; ATB ; FIFOs ; packets ; nibbles ; entries empty ; smaller-than-word amounts ; alignment",
        "documenttype" : "html",
        "isattachment" : "5026130",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081822000,
        "permanentid" : "c9670c6710334be51143b2ea541b0ad5d2a52e8e625cfaad480e070c034e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068490daa596235e7f2f1",
        "transactionid" : 863702,
        "title" : "Override using auto-flush ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081822161236477,
        "sysisattachment" : "5026130",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5026130,
        "size" : 895,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 895,
        "sysdate" : 1649081822000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081822161236477,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "syscollection" : "default"
      },
      "Title" : "Override using auto-flush",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "Excerpt" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without ... To override the word output behavior, program the STMAUXCR.FIFOAF bit with a 1, which ...",
      "FirstSentences" : "Override using auto-flush You can enable the STM to output smaller-than-word amounts of data without waiting for sufficient data to complete a word transfer. To override the word output behavior, ..."
    }, {
      "title" : "ATB AFREADY override",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "excerpt" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM.",
      "firstSentences" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0444",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5026130",
          "sysurihash" : "a9LDVCJFWRRDkpMU",
          "urihash" : "a9LDVCJFWRRDkpMU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915740000,
          "topparentid" : 5026130,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910792000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081796000,
          "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1068480daa596235e7f2ba",
          "transactionid" : 863702,
          "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1649081796000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0444:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081796694682051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081533445,
          "syssize" : 1879,
          "sysdate" : 1649081796000,
          "haslayout" : "1",
          "topparent" : "5026130",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026130,
          "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081796000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0444/b/?lang=en",
          "modified" : 1639131557000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081796694682051,
          "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ATB AFREADY override ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "dvOZW6AGEGV6gnHS",
        "urihash" : "dvOZW6AGEGV6gnHS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "AFREADY output ; HIGH regardless ; flush",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 5026130,
        "parentitem" : "5f1068480daa596235e7f2ba",
        "concepts" : "AFREADY output ; HIGH regardless ; flush",
        "documenttype" : "html",
        "isattachment" : "5026130",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081808000,
        "permanentid" : "928a72cddfe26f6868f084313009a7e0e8f6118e6aa0bd231532e23724eb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068490daa596235e7f2f3",
        "transactionid" : 863702,
        "title" : "ATB AFREADY override ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081808000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081808696761597,
        "sysisattachment" : "5026130",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5026130,
        "size" : 302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 302,
        "sysdate" : 1649081808000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081808000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081808696761597,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
        "syscollection" : "default"
      },
      "Title" : "ATB AFREADY override",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-AFREADY-override?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-AFREADY-override",
      "Excerpt" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM.",
      "FirstSentences" : "ATB AFREADY override The STMAUXCR provides an override control for the AFREADY output. Set the STMAUXCR.AFREADYHIGH bit to drive the AFREADY output HIGH regardless of the state of the STM. This ..."
    }, {
      "title" : "ATB flush request and priority inversion",
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "excerpt" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY ... The default behavior on ATB flush request is to flush AXI stimulus historical data ...",
      "firstSentences" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY output after all data present in STM before ATB flush request was made has been output. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0444",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5026130",
          "sysurihash" : "a9LDVCJFWRRDkpMU",
          "urihash" : "a9LDVCJFWRRDkpMU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915740000,
          "topparentid" : 5026130,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594910792000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081796000,
          "permanentid" : "a3a087fc733b4ee37e9d342ef340a72b2ed027054e2621a09a27a8521ba6",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1068480daa596235e7f2ba",
          "transactionid" : 863702,
          "title" : "CoreSight System Trace Macrocell Technical Reference Manual ",
          "products" : [ "System Trace Macrocell" ],
          "date" : 1649081796000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0444:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081796694682051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1879,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081533445,
          "syssize" : 1879,
          "sysdate" : 1649081796000,
          "haslayout" : "1",
          "topparent" : "5026130",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026130,
          "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081796000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0444/b/?lang=en",
          "modified" : 1639131557000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081796694682051,
          "uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en",
        "Excerpt" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight System Trace Macrocell Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ATB flush request and priority inversion ",
        "document_number" : "ddi0444",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5026130",
        "sysurihash" : "x0ñfvM45Pn4qtwYy",
        "urihash" : "x0ñfvM45Pn4qtwYy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915740000,
        "topparentid" : 5026130,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594910792000,
        "sysconcepts" : "ATB flush ; event tracing ; historical data ; higher priority ; AXI stimulus ; invariant transactions ; temporarily inverted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
        "attachmentparentid" : 5026130,
        "parentitem" : "5f1068480daa596235e7f2ba",
        "concepts" : "ATB flush ; event tracing ; historical data ; higher priority ; AXI stimulus ; invariant transactions ; temporarily inverted",
        "documenttype" : "html",
        "isattachment" : "5026130",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081808000,
        "permanentid" : "773c70e3ce52917bb6d8e88e96de0d26178875ffa733bf46714211a8b1bd",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1068490daa596235e7f2f2",
        "transactionid" : 863702,
        "title" : "ATB flush request and priority inversion ",
        "products" : [ "System Trace Macrocell" ],
        "date" : 1649081808000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0444:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081808585861757,
        "sysisattachment" : "5026130",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5026130,
        "size" : 1021,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081533445,
        "syssize" : 1021,
        "sysdate" : 1649081808000,
        "haslayout" : "1",
        "topparent" : "5026130",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026130,
        "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081808000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
        "modified" : 1639131557000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081808585861757,
        "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
        "syscollection" : "default"
      },
      "Title" : "ATB flush request and priority inversion",
      "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Buffer-flushing/ATB-flush-request-and-priority-inversion",
      "Excerpt" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY ... The default behavior on ATB flush request is to flush AXI stimulus historical data ...",
      "FirstSentences" : "ATB flush request and priority inversion The STM acknowledges ATB flush requests by asserting an AFREADY output after all data present in STM before ATB flush request was made has been output. The ..."
    } ],
    "totalNumberOfChildResults" : 92,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Clocking and resets ",
      "document_number" : "ddi0444",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5026130",
      "sysurihash" : "7OPJñqkzl1k6Aiva",
      "urihash" : "7OPJñqkzl1k6Aiva",
      "sysuri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
      "systransactionid" : 863702,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1293915740000,
      "topparentid" : 5026130,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594910792000,
      "sysconcepts" : "clock",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2663" ],
      "attachmentparentid" : 5026130,
      "parentitem" : "5f1068480daa596235e7f2ba",
      "concepts" : "clock",
      "documenttype" : "html",
      "isattachment" : "5026130",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649081822000,
      "permanentid" : "12a66a277d44a87157d708919c0cccd98c834e5eeeb325d55e6895ff3959",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1068490daa596235e7f2d8",
      "transactionid" : 863702,
      "title" : "Clocking and resets ",
      "products" : [ "System Trace Macrocell" ],
      "date" : 1649081822000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0444:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081822269380338,
      "sysisattachment" : "5026130",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5026130,
      "size" : 134,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081533445,
      "syssize" : 134,
      "sysdate" : 1649081822000,
      "haslayout" : "1",
      "topparent" : "5026130",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5026130,
      "content_description" : "This book is for the CoreSight System Trace Macrocell (STM).",
      "wordcount" : 12,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell", "CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|System Trace Macrocell" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081822000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
      "modified" : 1639131557000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081822269380338,
      "uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
      "syscollection" : "default"
    },
    "Title" : "Clocking and resets",
    "Uri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0444/b/Functional-Description/Clocking-and-resets?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0444/b/en/Functional-Description/Clocking-and-resets",
    "Excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell",
    "FirstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock Resets. Clocking and resets System Trace Macrocell"
  }, {
    "title" : "Test pin configuration in functional mode",
    "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "excerpt" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
    "firstSentences" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor test ports during functional mode. All wrapper-only test signals are marked with an asterisk ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
      "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "8BKðW0C067Ehl7ks",
        "urihash" : "8BKðW0C067Ehl7ks",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719676000,
        "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1649fd977155116a3b23",
        "transactionid" : 861301,
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648719675000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719675994873783,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2122,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 2122,
        "sysdate" : 1648719675000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719676000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719675994873783,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "syscollection" : "default"
      },
      "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
      "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    },
    "childResults" : [ {
      "title" : "Test pin configuration in external test wrapper mode",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "excerpt" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S ... A test control module can be created to control the states of the static test signals.",
      "firstSentences" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S coprocessor test ports during external test wrapper mode. A test control module can be created ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKðW0C067Ehl7ks",
          "urihash" : "8BKðW0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Test pin configuration in external test wrapper mode ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "QznGa8cthrGDl79O",
        "urihash" : "QznGa8cthrGDl79O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "wrapper mode ; external test ; configuration ; control module",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "wrapper mode ; external test ; configuration ; control module",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719691000,
        "permanentid" : "4f00e1eb8923b1b851a6a38b9c007fe73bd73a12757595fdf62cda5ba1a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3be4",
        "transactionid" : 861301,
        "title" : "Test pin configuration in external test wrapper mode ",
        "products" : [ "Arm9" ],
        "date" : 1648719691000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719691040958209,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 574,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 574,
        "sysdate" : 1648719691000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719691000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719691040958209,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
        "syscollection" : "default"
      },
      "Title" : "Test pin configuration in external test wrapper mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-external-test-wrapper-mode",
      "Excerpt" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S ... A test control module can be created to control the states of the static test signals.",
      "FirstSentences" : "Test pin configuration in external test wrapper mode Table 6.4 shows the configuration of the VFP9-S coprocessor test ports during external test wrapper mode. A test control module can be created ..."
    }, {
      "title" : "Test pin configuration in scan test with wrapper",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "excerpt" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
      "firstSentences" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S coprocessor test ports during core testing when the wrapper is available. All wrapper-only test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKðW0C067Ehl7ks",
          "urihash" : "8BKðW0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Test pin configuration in scan test with wrapper ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "4qkmhw32xEZSDGy3",
        "urihash" : "4qkmhw32xEZSDGy3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "external pin ; pins ; wrapper ; scan ; VFP9 ; Connection SCANMODE ; control module ; WSO",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "external pin ; pins ; wrapper ; scan ; VFP9 ; Connection SCANMODE ; control module ; WSO",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719687000,
        "permanentid" : "bd219e1b49d442dbbf694d0a699fe24e1387593513b041dae55fb1f466e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3be2",
        "transactionid" : 861301,
        "title" : "Test pin configuration in scan test with wrapper ",
        "products" : [ "Arm9" ],
        "date" : 1648719687000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719687069294736,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 777,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 777,
        "sysdate" : 1648719687000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719687000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719687069294736,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
        "syscollection" : "default"
      },
      "Title" : "Test pin configuration in scan test with wrapper",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-scan-test-with-wrapper",
      "Excerpt" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
      "FirstSentences" : "Test pin configuration in scan test with wrapper Table 6.2 shows the configuration of the VFP9-S coprocessor test ports during core testing when the wrapper is available. All wrapper-only test ..."
    }, {
      "title" : "VFP9-S coprocessor",
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "excerpt" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D ... It contains one internal clock domain controlled by the GCLK pin. ... VFP9-S coprocessor Arm9",
      "firstSentences" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D flip-flop design. It contains one internal clock domain controlled by the GCLK pin. It has 3 418 flip- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0238",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474508",
          "sysurihash" : "8BKðW0C067Ehl7ks",
          "urihash" : "8BKðW0C067Ehl7ks",
          "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1284577468000,
          "topparentid" : 3474508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370121000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719676000,
          "permanentid" : "fd0eb0eb400c00d77db479789ee8ccf5e6ac5064307b4ba3d871e0a1f0c3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1649fd977155116a3b23",
          "transactionid" : 861301,
          "title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648719675000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0238:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719675994873783,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2122,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719671555,
          "syssize" : 2122,
          "sysdate" : 1648719675000,
          "haslayout" : "1",
          "topparent" : "3474508",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474508,
          "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719676000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0238/c/?lang=en",
          "modified" : 1638976977000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719675994873783,
          "uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
          "syscollection" : "default"
        },
        "Title" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en",
        "Excerpt" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "VFP9-S Vector Floating-point Coprocessor Technical Reference Manual r0p2 Copyright 2002, 2003, 2008, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "VFP9-S coprocessor ",
        "document_number" : "ddi0238",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474508",
        "sysurihash" : "RWK8SbYJAiEAt25O",
        "urihash" : "RWK8SbYJAiEAt25O",
        "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1284577468000,
        "topparentid" : 3474508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370121000,
        "sysconcepts" : "wrapper cells ; dedicated test ; flip-flops ; clock domain ; pin",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3474508,
        "parentitem" : "5e8e1649fd977155116a3b23",
        "concepts" : "wrapper cells ; dedicated test ; flip-flops ; clock domain ; pin",
        "documenttype" : "html",
        "isattachment" : "3474508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719686000,
        "permanentid" : "76e37751c5602cfe7382fc9fce1b0223e89418a5a65dc8130e0c59054d5a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e164afd977155116a3bdb",
        "transactionid" : 861301,
        "title" : "VFP9-S coprocessor ",
        "products" : [ "Arm9" ],
        "date" : 1648719686000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0238:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719686763060780,
        "sysisattachment" : "3474508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474508,
        "size" : 345,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719671555,
        "syssize" : 345,
        "sysdate" : 1648719686000,
        "haslayout" : "1",
        "topparent" : "3474508",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474508,
        "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719686000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
        "modified" : 1638976977000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719686763060780,
        "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
        "syscollection" : "default"
      },
      "Title" : "VFP9-S coprocessor",
      "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/vfp9-s-coprocessor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/vfp9-s-coprocessor",
      "Excerpt" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D ... It contains one internal clock domain controlled by the GCLK pin. ... VFP9-S coprocessor Arm9",
      "FirstSentences" : "VFP9-S coprocessor Except for reset, the VFP9-S coprocessor is a synchronous, full-scan mux-D flip-flop design. It contains one internal clock domain controlled by the GCLK pin. It has 3 418 flip- ..."
    } ],
    "totalNumberOfChildResults" : 115,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Test pin configuration in functional mode ",
      "document_number" : "ddi0238",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474508",
      "sysurihash" : "feljTQvITobHtvð0",
      "urihash" : "feljTQvITobHtvð0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
      "systransactionid" : 861302,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1284577468000,
      "topparentid" : 3474508,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370121000,
      "sysconcepts" : "test signals ; functional mode ; configuration ; control module ; wrapper ; asterisk",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3474508,
      "parentitem" : "5e8e1649fd977155116a3b23",
      "concepts" : "test signals ; functional mode ; configuration ; control module ; wrapper ; asterisk",
      "documenttype" : "html",
      "isattachment" : "3474508",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719692000,
      "permanentid" : "287e746a1689df463198060e35d3f68416c8150592cef8c393725a9a56ea",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e164afd977155116a3be3",
      "transactionid" : 861302,
      "title" : "Test pin configuration in functional mode ",
      "products" : [ "Arm9" ],
      "date" : 1648719691000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0238:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719691274199662,
      "sysisattachment" : "3474508",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474508,
      "size" : 634,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719671555,
      "syssize" : 634,
      "sysdate" : 1648719691000,
      "haslayout" : "1",
      "topparent" : "3474508",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474508,
      "content_description" : "This is the Technical Reference Manual (TRM) for the VFP9-S r0p2 coprocessor.",
      "wordcount" : 62,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719692000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
      "modified" : 1638976977000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719691274199662,
      "uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
      "syscollection" : "default"
    },
    "Title" : "Test pin configuration in functional mode",
    "Uri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0238/c/design-for-test/test-pins/test-pin-configuration-in-functional-mode?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0238/c/en/design-for-test/test-pins/test-pin-configuration-in-functional-mode",
    "Excerpt" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor ... All wrapper-only test signals are marked with an asterisk and are not a factor if the ...",
    "FirstSentences" : "Test pin configuration in functional mode Table 6.3 shows the configuration of the VFP9-S coprocessor test ports during functional mode. All wrapper-only test signals are marked with an asterisk ..."
  }, {
    "title" : "ARM922T Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
    "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Address translation",
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "excerpt" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, ... It also derives and checks the access permission, using a TLB. ... Address translation Arm9",
      "firstSentences" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, into physical addresses to access external memory. It also derives and checks the access permission, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM922T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM922T Technical Reference Manual ",
          "document_number" : "ddi0184",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503251",
          "sysurihash" : "vLnzXCaDPDqUyisy",
          "urihash" : "vLnzXCaDPDqUyisy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "systransactionid" : 863699,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173092932000,
          "topparentid" : 3503251,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378649000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649081672000,
          "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3799fd977155116a90bf",
          "transactionid" : 863699,
          "title" : "ARM922T Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649081672000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0184:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081672689713633,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1984,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081358129,
          "syssize" : 1984,
          "sysdate" : 1649081672000,
          "haslayout" : "1",
          "topparent" : "3503251",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503251,
          "content_description" : "This document is the technical reference manual for the ARM922T.",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081672000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0184/b/?lang=en",
          "modified" : 1638975270000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081672689713633,
          "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM922T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Address translation ",
        "document_number" : "ddi0184",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503251",
        "sysurihash" : "rovH3I55LLj8ñnðl",
        "urihash" : "rovH3I55LLj8ñnðl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
        "systransactionid" : 863699,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173092932000,
        "topparentid" : 3503251,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378649000,
        "sysconcepts" : "accesses ; translation ; MMU ; entries ; hardware ; walking ; memory ; CPU core ; subsequent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503251,
        "parentitem" : "5e8e3799fd977155116a90bf",
        "concepts" : "accesses ; translation ; MMU ; entries ; hardware ; walking ; memory ; CPU core ; subsequent",
        "documenttype" : "html",
        "isattachment" : "3503251",
        "sysindexeddate" : 1649081671000,
        "permanentid" : "591e51bcb38cbb023be0cf2c9b122bbbfabe7c6174d0ba615d8c953f8915",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e379afd977155116a90ec",
        "transactionid" : 863699,
        "title" : "Address translation ",
        "products" : [ "Arm9" ],
        "date" : 1649081671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0184:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081671722594451,
        "sysisattachment" : "3503251",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503251,
        "size" : 1135,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081357957,
        "syssize" : 1135,
        "sysdate" : 1649081671000,
        "haslayout" : "1",
        "topparent" : "3503251",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503251,
        "content_description" : "This document is the technical reference manual for the ARM922T.",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0184/b/memory-management-unit/address-translation?lang=en",
        "modified" : 1638975270000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081671722594451,
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
        "syscollection" : "default"
      },
      "Title" : "Address translation",
      "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/memory-management-unit/address-translation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/memory-management-unit/address-translation",
      "Excerpt" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, ... It also derives and checks the access permission, using a TLB. ... Address translation Arm9",
      "FirstSentences" : "Address translation The MMU translates VAs generated by the CPU core, and by CP15 register 13, into physical addresses to access external memory. It also derives and checks the access permission, ..."
    }, {
      "title" : "Enabling and disabling the DCache and write buffer",
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "excerpt" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are ... There is no explicit write buffer enable bit implemented in ARM922T. ... See Cache coherence.",
      "firstSentences" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are invalidated and the DCache is disabled, and the write buffer contents are discarded. There is no explicit write ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM922T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM922T Technical Reference Manual ",
          "document_number" : "ddi0184",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503251",
          "sysurihash" : "vLnzXCaDPDqUyisy",
          "urihash" : "vLnzXCaDPDqUyisy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "systransactionid" : 863699,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173092932000,
          "topparentid" : 3503251,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378649000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649081672000,
          "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3799fd977155116a90bf",
          "transactionid" : 863699,
          "title" : "ARM922T Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649081672000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0184:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081672689713633,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1984,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081358129,
          "syssize" : 1984,
          "sysdate" : 1649081672000,
          "haslayout" : "1",
          "topparent" : "3503251",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503251,
          "content_description" : "This document is the technical reference manual for the ARM922T.",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081672000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0184/b/?lang=en",
          "modified" : 1638975270000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081672689713633,
          "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM922T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Enabling and disabling the DCache and write buffer ",
        "document_number" : "ddi0184",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503251",
        "sysurihash" : "UeXi08iNðztiC0x4",
        "urihash" : "UeXi08iNðztiC0x4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
        "systransactionid" : 863699,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173092932000,
        "topparentid" : 3503251,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378649000,
        "sysconcepts" : "DCache ; cache ; buffer ; MMU ; accesses ; control register ; system design ; ASB interface ; memory region",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503251,
        "parentitem" : "5e8e3799fd977155116a90bf",
        "concepts" : "DCache ; cache ; buffer ; MMU ; accesses ; control register ; system design ; ASB interface ; memory region",
        "documenttype" : "html",
        "isattachment" : "3503251",
        "sysindexeddate" : 1649081671000,
        "permanentid" : "46558de14f27ec3dac133313b4ea8b2d240c8a31c41a684dfa03ea66b629",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e379afd977155116a910f",
        "transactionid" : 863699,
        "title" : "Enabling and disabling the DCache and write buffer ",
        "products" : [ "Arm9" ],
        "date" : 1649081671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0184:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081671688996680,
        "sysisattachment" : "3503251",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503251,
        "size" : 1203,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081358066,
        "syssize" : 1203,
        "sysdate" : 1649081671000,
        "haslayout" : "1",
        "topparent" : "3503251",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503251,
        "content_description" : "This document is the technical reference manual for the ARM922T.",
        "wordcount" : 99,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
        "modified" : 1638975270000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081671688996680,
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
        "syscollection" : "default"
      },
      "Title" : "Enabling and disabling the DCache and write buffer",
      "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/caches--write-buffer--and-physical-address-tag--pa-tag--ram/dcache-and-write-buffer/enabling-and-disabling-the-dcache-and-write-buffer",
      "Excerpt" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are ... There is no explicit write buffer enable bit implemented in ARM922T. ... See Cache coherence.",
      "FirstSentences" : "Enabling and disabling the DCache and write buffer On reset, the DCache entries are invalidated and the DCache is disabled, and the write buffer contents are discarded. There is no explicit write ..."
    }, {
      "title" : "Bit 0, CP15 interpret mode",
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "excerpt" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. ... Bit 0, CP15 interpret mode Arm9",
      "firstSentences" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. Therefore this bit must be written using read- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM922T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM922T Technical Reference Manual ",
          "document_number" : "ddi0184",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503251",
          "sysurihash" : "vLnzXCaDPDqUyisy",
          "urihash" : "vLnzXCaDPDqUyisy",
          "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "systransactionid" : 863699,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173092932000,
          "topparentid" : 3503251,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378649000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649081672000,
          "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3799fd977155116a90bf",
          "transactionid" : 863699,
          "title" : "ARM922T Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649081672000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0184:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081672689713633,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1984,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081358129,
          "syssize" : 1984,
          "sysdate" : 1649081672000,
          "haslayout" : "1",
          "topparent" : "3503251",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503251,
          "content_description" : "This document is the technical reference manual for the ARM922T.",
          "wordcount" : 156,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081672000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0184/b/?lang=en",
          "modified" : 1638975270000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081672689713633,
          "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM922T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
        "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Bit 0, CP15 interpret mode ",
        "document_number" : "ddi0184",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503251",
        "sysurihash" : "YKzgaGbWlEw6cLuV",
        "urihash" : "YKzgaGbWlEw6cLuV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
        "systransactionid" : 863699,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173092932000,
        "topparentid" : 3503251,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378649000,
        "sysconcepts" : "interpreted mode ; register c15 ; ARM9TDMI ; scan ; instruction ; read-modify-write ; accesses ; CP15",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503251,
        "parentitem" : "5e8e3799fd977155116a90bf",
        "concepts" : "interpreted mode ; register c15 ; ARM9TDMI ; scan ; instruction ; read-modify-write ; accesses ; CP15",
        "documenttype" : "html",
        "isattachment" : "3503251",
        "sysindexeddate" : 1649081671000,
        "permanentid" : "aa7c093f4e54009241aa53d31757a9ba516267311a7f1b8eb275954f23a9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e379bfd977155116a91a8",
        "transactionid" : 863699,
        "title" : "Bit 0, CP15 interpret mode ",
        "products" : [ "Arm9" ],
        "date" : 1649081671000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0184:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081671648741662,
        "sysisattachment" : "3503251",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503251,
        "size" : 875,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081358035,
        "syssize" : 875,
        "sysdate" : 1649081671000,
        "haslayout" : "1",
        "topparent" : "3503251",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503251,
        "content_description" : "This document is the technical reference manual for the ARM922T.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081671000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
        "modified" : 1638975270000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081671648741662,
        "uri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
        "syscollection" : "default"
      },
      "Title" : "Bit 0, CP15 interpret mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en/cp15-test-registers/test-state-register/bit-0--cp15-interpret-mode",
      "Excerpt" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. ... Bit 0, CP15 interpret mode Arm9",
      "FirstSentences" : "Bit 0, CP15 interpret mode This bit is only writable using scan chain 15, selecting register c15.State. This accesses the whole test state register. Therefore this bit must be written using read- ..."
    } ],
    "totalNumberOfChildResults" : 219,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM922T Technical Reference Manual ",
      "document_number" : "ddi0184",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503251",
      "sysurihash" : "vLnzXCaDPDqUyisy",
      "urihash" : "vLnzXCaDPDqUyisy",
      "sysuri" : "https://developer.arm.com/documentation/ddi0184/b/en",
      "systransactionid" : 863699,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173092932000,
      "topparentid" : 3503251,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378649000,
      "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "sysindexeddate" : 1649081672000,
      "permanentid" : "aa8328c50bd7b6ffc3274c11435d0ff25103eade131c73eee52a288408db",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3799fd977155116a90bf",
      "transactionid" : 863699,
      "title" : "ARM922T Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1649081672000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0184:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081672689713633,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1984,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081358129,
      "syssize" : 1984,
      "sysdate" : 1649081672000,
      "haslayout" : "1",
      "topparent" : "3503251",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503251,
      "content_description" : "This document is the technical reference manual for the ARM922T.",
      "wordcount" : 156,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081672000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0184/b/?lang=en",
      "modified" : 1638975270000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081672689713633,
      "uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM922T Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0184/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0184/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0184/b/en",
    "Excerpt" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM922T Technical Reference Manual (Rev 0) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "access_address_max2_43_32_now",
    "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "clickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/access-address-max2-43-32-now?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "excerpt" : "access_address_max2_43_32_now Configures the address space control for address region 2. The access_address_max2_43_32_now register characteristics are: Usage constraints Can be read from ...",
    "firstSentences" : "access_address_max2_43_32_now Configures the address space control for address region 2. The access_address_max2_43_32_now register characteristics are: Usage constraints Can be read from when in ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
      "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "b89w2ð4GI1mP1YXd",
        "urihash" : "b89w2ð4GI1mP1YXd",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146635000,
        "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e37158f500bd5bd839",
        "transactionid" : 864217,
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649146635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146635178982026,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4509,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146350833,
        "syssize" : 4509,
        "sysdate" : 1649146635000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146635000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146635178982026,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
      "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "failed_prog_int_info_63_32",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/failed-prog-int-info-63-32?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "excerpt" : "failed_prog_int_info_63_32 Shows information relating to the interrupt The failed_prog_int_info_63_32 register ... Cannot be changed. Configurations There is only one DMC configuration.",
      "firstSentences" : "failed_prog_int_info_63_32 Shows information relating to the interrupt The failed_prog_int_info_63_32 register characteristics are: Usage constraints Can be read from when in ALL states. Cannot be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100000",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3421503",
          "sysurihash" : "b89w2ð4GI1mP1YXd",
          "urihash" : "b89w2ð4GI1mP1YXd",
          "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1468924397000,
          "topparentid" : 3421503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145571000,
          "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
          "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146635000,
          "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b66e37158f500bd5bd839",
          "transactionid" : 864217,
          "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-520" ],
          "date" : 1649146635000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100000:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146635178982026,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4509,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146350833,
          "syssize" : 4509,
          "sysdate" : 1649146635000,
          "haslayout" : "1",
          "topparent" : "3421503",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3421503,
          "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146635000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100000/0202/?lang=en",
          "modified" : 1635933947000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146635178982026,
          "uri" : "https://developer.arm.com/documentation/100000/0202/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "failed_prog_int_info_63_32 ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "TB8OwTtovXcCVMDe",
        "urihash" : "TB8OwTtovXcCVMDe",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
        "systransactionid" : 863694,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "int ; prog ; Usage constraints ; register characteristics ; Shows information",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "attachmentparentid" : 3421503,
        "parentitem" : "5e7b66e37158f500bd5bd839",
        "concepts" : "int ; prog ; Usage constraints ; register characteristics ; Shows information",
        "documenttype" : "html",
        "isattachment" : "3421503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081419000,
        "permanentid" : "fab0a6bb22b359b09b3aca603b99753f01a434fa6780dce9c373b328d687",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e47158f500bd5bd965",
        "transactionid" : 863694,
        "title" : "failed_prog_int_info_63_32 ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649081419000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081419080675426,
        "sysisattachment" : "3421503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3421503,
        "size" : 366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/failed-prog-int-info-63-32?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081127947,
        "syssize" : 366,
        "sysdate" : 1649081419000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081419000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/failed-prog-int-info-63-32?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/programmers-model/register-descriptions/failed-prog-int-info-63-32?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081419080675426,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
        "syscollection" : "default"
      },
      "Title" : "failed_prog_int_info_63_32",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/failed-prog-int-info-63-32?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/failed-prog-int-info-63-32",
      "Excerpt" : "failed_prog_int_info_63_32 Shows information relating to the interrupt The failed_prog_int_info_63_32 register ... Cannot be changed. Configurations There is only one DMC configuration.",
      "FirstSentences" : "failed_prog_int_info_63_32 Shows information relating to the interrupt The failed_prog_int_info_63_32 register characteristics are: Usage constraints Can be read from when in ALL states. Cannot be ..."
    }, {
      "title" : "dq_map_control_31_16_next",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/dq-map-control-31-16-next?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "excerpt" : "dq_map_control_31_16_next Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit ...",
      "firstSentences" : "dq_map_control_31_16_next Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100000",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3421503",
          "sysurihash" : "b89w2ð4GI1mP1YXd",
          "urihash" : "b89w2ð4GI1mP1YXd",
          "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1468924397000,
          "topparentid" : 3421503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145571000,
          "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
          "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146635000,
          "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b66e37158f500bd5bd839",
          "transactionid" : 864217,
          "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-520" ],
          "date" : 1649146635000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100000:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146635178982026,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4509,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146350833,
          "syssize" : 4509,
          "sysdate" : 1649146635000,
          "haslayout" : "1",
          "topparent" : "3421503",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3421503,
          "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146635000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100000/0202/?lang=en",
          "modified" : 1635933947000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146635178982026,
          "uri" : "https://developer.arm.com/documentation/100000/0202/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "dq_map_control_31_16_next ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "u5ZD6d4mnZTEz1LF",
        "urihash" : "u5ZD6d4mnZTEz1LF",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
        "systransactionid" : 863694,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "map ; control ; Usage constraints ; register characteristics ; Index retrieved ; mapping compensation ; rank ; connectivity ; calculation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "attachmentparentid" : 3421503,
        "parentitem" : "5e7b66e37158f500bd5bd839",
        "concepts" : "map ; control ; Usage constraints ; register characteristics ; Index retrieved ; mapping compensation ; rank ; connectivity ; calculation",
        "documenttype" : "html",
        "isattachment" : "3421503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081418000,
        "permanentid" : "0579ba176e0f942045b21c45d85980f6cf2cd0db8cea861b74bbe6aff9a1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e47158f500bd5bd94c",
        "transactionid" : 863694,
        "title" : "dq_map_control_31_16_next ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649081418000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081418850308832,
        "sysisattachment" : "3421503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3421503,
        "size" : 651,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/dq-map-control-31-16-next?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081127967,
        "syssize" : 651,
        "sysdate" : 1649081418000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081418000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/dq-map-control-31-16-next?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/programmers-model/register-descriptions/dq-map-control-31-16-next?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081418850308832,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
        "syscollection" : "default"
      },
      "Title" : "dq_map_control_31_16_next",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/dq-map-control-31-16-next?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/dq-map-control-31-16-next",
      "Excerpt" : "dq_map_control_31_16_next Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit ...",
      "FirstSentences" : "dq_map_control_31_16_next Controls the DQ mapping compensation applied for CRC calculation. For each nibble of the DQ bus, the DIMM SPD defines a DQ Map Index to define the bit connectivity to ..."
    }, {
      "title" : "odt_rd_control_63_32_next",
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "printableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "clickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/odt-rd-control-63-32-next?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "excerpt" : "odt_rd_control_63_32_next Configures the ODT on and off settings for active and inactive ranks during ... The odt_rd_control_63_32_next register characteristics are: Usage constraints Can be ...",
      "firstSentences" : "odt_rd_control_63_32_next Configures the ODT on and off settings for active and inactive ranks during reads. The odt_rd_control_63_32_next register characteristics are: Usage constraints Can be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "firstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100000",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3421503",
          "sysurihash" : "b89w2ð4GI1mP1YXd",
          "urihash" : "b89w2ð4GI1mP1YXd",
          "sysuri" : "https://developer.arm.com/documentation/100000/0202/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1468924397000,
          "topparentid" : 3421503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145571000,
          "sysconcepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
          "concepts" : "Non-Confidential First ; r2p0 ; Confidentiality ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146635000,
          "permanentid" : "847549a3e1b4bf123570e96670518accde3dbb08ac7d4aa7fb62ed53b691",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b66e37158f500bd5bd839",
          "transactionid" : 864217,
          "title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-520" ],
          "date" : 1649146635000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100000:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146635178982026,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4509,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146350833,
          "syssize" : 4509,
          "sysdate" : 1649146635000,
          "haslayout" : "1",
          "topparent" : "3421503",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3421503,
          "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146635000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100000/0202/?lang=en",
          "modified" : 1635933947000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146635178982026,
          "uri" : "https://developer.arm.com/documentation/100000/0202/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100000/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100000/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web address http:\\/\\/www.arm.com ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference ...",
        "FirstSentences" : "ARM CoreLink DMC-520 Dynamic Memory Controller Technical Reference Manual Copyright 2014-2016 ARM. All rights reserved. Proprietary notices Release information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "odt_rd_control_63_32_next ",
        "document_number" : "100000",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3421503",
        "sysurihash" : "AQGFVZZBikhUsRBb",
        "urihash" : "AQGFVZZBikhUsRBb",
        "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
        "systransactionid" : 863694,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1468924397000,
        "topparentid" : 3421503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145571000,
        "sysconcepts" : "odt ; reads ; control ; Usage constraints ; register characteristics ; inactive ranks ; settings",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
        "attachmentparentid" : 3421503,
        "parentitem" : "5e7b66e37158f500bd5bd839",
        "concepts" : "odt ; reads ; control ; Usage constraints ; register characteristics ; inactive ranks ; settings",
        "documenttype" : "html",
        "isattachment" : "3421503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081416000,
        "permanentid" : "cf12e14767aaf7c016eefd0ec751b7589dc3ab2d748a24107c554feffd4d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b66e47158f500bd5bd947",
        "transactionid" : 863694,
        "title" : "odt_rd_control_63_32_next ",
        "products" : [ "CoreLink DMC-520" ],
        "date" : 1649081416000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100000:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081416829318416,
        "sysisattachment" : "3421503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3421503,
        "size" : 422,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/odt-rd-control-63-32-next?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081127930,
        "syssize" : 422,
        "sysdate" : 1649081416000,
        "haslayout" : "1",
        "topparent" : "3421503",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3421503,
        "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081416000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/odt-rd-control-63-32-next?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100000/0202/programmers-model/register-descriptions/odt-rd-control-63-32-next?lang=en",
        "modified" : 1635933947000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081416829318416,
        "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
        "syscollection" : "default"
      },
      "Title" : "odt_rd_control_63_32_next",
      "Uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "ClickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/odt-rd-control-63-32-next?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/odt-rd-control-63-32-next",
      "Excerpt" : "odt_rd_control_63_32_next Configures the ODT on and off settings for active and inactive ranks during ... The odt_rd_control_63_32_next register characteristics are: Usage constraints Can be ...",
      "FirstSentences" : "odt_rd_control_63_32_next Configures the ODT on and off settings for active and inactive ranks during reads. The odt_rd_control_63_32_next register characteristics are: Usage constraints Can be ..."
    } ],
    "totalNumberOfChildResults" : 279,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "access_address_max2_43_32_now ",
      "document_number" : "100000",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3421503",
      "sysurihash" : "itsnDzu9LlWqwTl2",
      "urihash" : "itsnDzu9LlWqwTl2",
      "sysuri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
      "systransactionid" : 863694,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1468924397000,
      "topparentid" : 3421503,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585145571000,
      "sysconcepts" : "max2 ; Usage constraints ; register characteristics ; LOW-POWER",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262d" ],
      "attachmentparentid" : 3421503,
      "parentitem" : "5e7b66e37158f500bd5bd839",
      "concepts" : "max2 ; Usage constraints ; register characteristics ; LOW-POWER",
      "documenttype" : "html",
      "isattachment" : "3421503",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649081419000,
      "permanentid" : "3d05f8e79866063f51846293d7b1789593dc54e805901ae18b4ba6213805",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b66e47158f500bd5bd98b",
      "transactionid" : 863694,
      "title" : "access_address_max2_43_32_now ",
      "products" : [ "CoreLink DMC-520" ],
      "date" : 1649081419000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100000:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081419346996080,
      "sysisattachment" : "3421503",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3421503,
      "size" : 454,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/access-address-max2-43-32-now?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081127996,
      "syssize" : 454,
      "sysdate" : 1649081419000,
      "haslayout" : "1",
      "topparent" : "3421503",
      "label_version" : "r2p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3421503,
      "content_description" : "This is a high-level overview of the DMC-520. The DMC-520 is an ARM AMBA 5 CHI SoC peripheral developed, tested, and licensed by ARM. It is a high-performance, area-optimized memory controller that is compatible with the AMBA 5 CHI protocol.",
      "wordcount" : 52,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520", "System IP|Memory Controllers|CoreLink DMC-520" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-520" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081419000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/access-address-max2-43-32-now?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100000/0202/programmers-model/register-descriptions/access-address-max2-43-32-now?lang=en",
      "modified" : 1635933947000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081419346996080,
      "uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
      "syscollection" : "default"
    },
    "Title" : "access_address_max2_43_32_now",
    "Uri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "PrintableUri" : "https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "ClickUri" : "https://developer.arm.com/documentation/100000/0202/programmers-model/register-descriptions/access-address-max2-43-32-now?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100000/0202/en/programmers-model/register-descriptions/access-address-max2-43-32-now",
    "Excerpt" : "access_address_max2_43_32_now Configures the address space control for address region 2. The access_address_max2_43_32_now register characteristics are: Usage constraints Can be read from ...",
    "FirstSentences" : "access_address_max2_43_32_now Configures the address space control for address region 2. The access_address_max2_43_32_now register characteristics are: Usage constraints Can be read from when in ..."
  }, {
    "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "excerpt" : "Date ... Agreement shall prevail. ... All rights reserved. Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "firstSentences" : "Arm® True Random Number Generator (TRNG) Revision: r0p0 Technical Reference Manual Copyright © 2017, 2020 Arm Limited or its affiliates. All rights reserved. 100976_0000_01_en Arm® True Random ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "LvcdAhYpM3sOyoPF",
        "urihash" : "LvcdAhYpM3sOyoPF",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
        "systransactionid" : 863691,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081360000,
        "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b35e",
        "transactionid" : 863691,
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081360000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081360125876654,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 4302,
        "sysdate" : 1649081360000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081360000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081360125876654,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "excerpt" : "Functional description This chapter describes the functions of the Arm True Random Number Generator ( ... It contains the following section: Interfaces Functional description TrustZone Random ...",
      "firstSentences" : "Functional description This chapter describes the functions of the Arm True Random Number Generator (TRNG). It contains the following section: Interfaces Functional description TrustZone Random ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "document_number" : "100976",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464815",
          "sysurihash" : "LvcdAhYpM3sOyoPF",
          "urihash" : "LvcdAhYpM3sOyoPF",
          "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
          "systransactionid" : 863691,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589299284000,
          "topparentid" : 3464815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596119001000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081360000,
          "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22d7d9f3ce30357bc2b35e",
          "transactionid" : 863691,
          "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "products" : [ "TrustZone Random Number Generator" ],
          "date" : 1649081360000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100976:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081360125876654,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081027968,
          "syssize" : 4302,
          "sysdate" : 1649081360000,
          "haslayout" : "1",
          "topparent" : "3464815",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464815,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081360000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100976/0000/?lang=en",
          "modified" : 1636477772000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081360125876654,
          "uri" : "https://developer.arm.com/documentation/100976/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "rJmCqlAhñjAcqhwX",
        "urihash" : "rJmCqlAhñjAcqhwX",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
        "systransactionid" : 863694,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "attachmentparentid" : 3464815,
        "parentitem" : "5f22d7d9f3ce30357bc2b35e",
        "documenttype" : "html",
        "isattachment" : "3464815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081408000,
        "permanentid" : "631c8d80c41895e96a66fbdfac4e1a3dfc6b6edaa334c3abd8939676524d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b36a",
        "transactionid" : 863694,
        "title" : "Functional description ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081408000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081408679325668,
        "sysisattachment" : "3464815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464815,
        "size" : 210,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 210,
        "sysdate" : 1649081408000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/Functional-description?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081408679325668,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description",
      "Excerpt" : "Functional description This chapter describes the functions of the Arm True Random Number Generator ( ... It contains the following section: Interfaces Functional description TrustZone Random ...",
      "FirstSentences" : "Functional description This chapter describes the functions of the Arm True Random Number Generator (TRNG). It contains the following section: Interfaces Functional description TrustZone Random ..."
    }, {
      "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "LvcdAhYpM3sOyoPF",
        "urihash" : "LvcdAhYpM3sOyoPF",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
        "systransactionid" : 863691,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081360000,
        "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b35e",
        "transactionid" : 863691,
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081360000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081360125876654,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 4302,
        "sysdate" : 1649081360000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 283,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081360000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081360125876654,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "excerpt" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces.",
      "firstSentences" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces. Figure 2-1 TRNG hardware overview This section contains the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "firstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "document_number" : "100976",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3464815",
          "sysurihash" : "LvcdAhYpM3sOyoPF",
          "urihash" : "LvcdAhYpM3sOyoPF",
          "sysuri" : "https://developer.arm.com/documentation/100976/0000/en",
          "systransactionid" : 863691,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1589299284000,
          "topparentid" : 3464815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596119001000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081360000,
          "permanentid" : "8667aec754baf9591409cf65bbb2a8374742f6a8726005c3eb412e403afa",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22d7d9f3ce30357bc2b35e",
          "transactionid" : 863691,
          "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
          "products" : [ "TrustZone Random Number Generator" ],
          "date" : 1649081360000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100976:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081360125876654,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081027968,
          "syssize" : 4302,
          "sysdate" : 1649081360000,
          "haslayout" : "1",
          "topparent" : "3464815",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3464815,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
          "wordcount" : 283,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081360000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100976/0000/?lang=en",
          "modified" : 1636477772000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081360125876654,
          "uri" : "https://developer.arm.com/documentation/100976/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100976/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100976/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree ... (LES-PRE-20349) ... Web Address www.arm.com Arm True Random Number Generator (TRNG) Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE True Random Number Generator (TRNG) Technical Reference Manual Revision r0p0 Copyright \\u00A9 2017, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "100976",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3464815",
        "sysurihash" : "bPv4aGJU5ORxGRKD",
        "urihash" : "bPv4aGJU5ORxGRKD",
        "sysuri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
        "systransactionid" : 863690,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1589299284000,
        "topparentid" : 3464815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596119001000,
        "sysconcepts" : "interfaces ; view",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
        "attachmentparentid" : 3464815,
        "parentitem" : "5f22d7d9f3ce30357bc2b35e",
        "concepts" : "interfaces ; view",
        "documenttype" : "html",
        "isattachment" : "3464815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081281000,
        "permanentid" : "9f0af5622f5c2cf62b9c06092385ecc547a5be22e41c4e4f6853e0093028",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22d7d9f3ce30357bc2b36b",
        "transactionid" : 863690,
        "title" : "Interfaces ",
        "products" : [ "TrustZone Random Number Generator" ],
        "date" : 1649081281000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100976:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081281498482870,
        "sysisattachment" : "3464815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3464815,
        "size" : 334,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081027968,
        "syssize" : 334,
        "sysdate" : 1649081281000,
        "haslayout" : "1",
        "topparent" : "3464815",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3464815,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081281000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100976/0000/Functional-description/Interfaces?lang=en",
        "modified" : 1636477772000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081281498482870,
        "uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100976/0000/Functional-description/Interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/Functional-description/Interfaces",
      "Excerpt" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces.",
      "FirstSentences" : "Interfaces The TRNG has several interfaces. The following figure illustrates a top view of the TRNG and its interfaces. Figure 2-1 TRNG hardware overview This section contains the following ..."
    } ],
    "totalNumberOfChildResults" : 43,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
      "document_number" : "100976",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3464815",
      "sysauthor" : "ARM",
      "sysurihash" : "20kðO4p1voBGGiI9",
      "urihash" : "20kðO4p1voBGGiI9",
      "sysuri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
      "systransactionid" : 863694,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1589299284000,
      "topparentid" : 3464815,
      "numberofpages" : 55,
      "sysconcepts" : "implementations ; functionality ; registers ; generated random ; host processor ; controller ; Programmers model ; slave interface ; documentation ; arm ; SoC ; intended audience ; written agreement ; third party ; monospace ; designers",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2688", "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdbe24a5e02d07b2688" ],
      "attachmentparentid" : 3464815,
      "parentitem" : "5f22d7d9f3ce30357bc2b35e",
      "concepts" : "implementations ; functionality ; registers ; generated random ; host processor ; controller ; Programmers model ; slave interface ; documentation ; arm ; SoC ; intended audience ; written agreement ; third party ; monospace ; designers",
      "documenttype" : "pdf",
      "isattachment" : "3464815",
      "sysindexeddate" : 1649081409000,
      "permanentid" : "01d40b82035371b036e085ff467011ca1ed2276422f8133d22dbbdf803fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22d7d9f3ce30357bc2b392",
      "transactionid" : 863694,
      "title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual ",
      "subject" : "This book is for the Arm® True Random Number Generator (TRNG).",
      "date" : 1649081409000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100976:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649081409495391344,
      "sysisattachment" : "3464815",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3464815,
      "size" : 503070,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649081029578,
      "syssubject" : "This book is for the Arm® True Random Number Generator (TRNG).",
      "syssize" : 503070,
      "sysdate" : 1649081409000,
      "topparent" : "3464815",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3464815,
      "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the TRNG.",
      "wordcount" : 1047,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|Security IP|True Random Number Generator", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|True Random Number Generator" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649081409000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649081409495391344,
      "uri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm True Random Number Generator (TRNG) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22d7d9f3ce30357bc2b392",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100976/0000/en/pdf/true_random_number_generator_trm_100976_0000_01_en.pdf",
    "Excerpt" : "Date ... Agreement shall prevail. ... All rights reserved. Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "FirstSentences" : "Arm® True Random Number Generator (TRNG) Revision: r0p0 Technical Reference Manual Copyright © 2017, 2020 Arm Limited or its affiliates. All rights reserved. 100976_0000_01_en Arm® True Random ..."
  }, {
    "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "excerpt" : "Copyright © 2013, 2014 ARM. ... Contents ... ARM CoreLink TZC-400 TrustZone Address Space ... Controller Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A",
    "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013, 2014 ARM. All rights reserved. ARM DDI 0504C (ID063014) ARM DDI 0504C ID063014",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "xqFuñJðts2Iz7egG",
        "urihash" : "xqFuñJðts2Iz7egG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719656000,
        "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b12b",
        "transactionid" : 861301,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719656661204136,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1990,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 1990,
        "sysdate" : 1648719656000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719656661204136,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "Clock gating",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "excerpt" : "This is a request to exit the low-power state. ... This might occur if the CSYSREQ<x> of the destination clock domain is being held LOW. ... Clock gating TrustZone Address Space Controllers",
      "firstSentences" : "Clock gating In this section, <x> denotes the number of the filter unit that each signal belongs to. The TZC-400 has a number of clock inputs that the system can gate independently. To achieve ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "ddi0504",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4991597",
          "sysurihash" : "xqFuñJðts2Iz7egG",
          "urihash" : "xqFuñJðts2Iz7egG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1404152750000,
          "topparentid" : 4991597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526870000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719656000,
          "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a968259fe2368e2b12b",
          "transactionid" : 861301,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1648719656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0504:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719656661204136,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1990,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719647039,
          "syssize" : 1990,
          "sysdate" : 1648719656000,
          "haslayout" : "1",
          "topparent" : "4991597",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4991597,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0504/c/?lang=en",
          "modified" : 1639138610000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719656661204136,
          "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clock gating ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "9GlylbUs2r7wgEfD",
        "urihash" : "9GlylbUs2r7wgEfD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "filter unit ; clock domain ; signals ; gating ; low-power state ; settings ; deadlock condition ; timeout ; transactions ; destination ; exit sequence",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 4991597,
        "parentitem" : "5e907a968259fe2368e2b12b",
        "concepts" : "filter unit ; clock domain ; signals ; gating ; low-power state ; settings ; deadlock condition ; timeout ; transactions ; destination ; exit sequence",
        "documenttype" : "html",
        "isattachment" : "4991597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719659000,
        "permanentid" : "40769fb009d7405feae47fcbe4bf58a12857cb200276b223183fd9f8aae0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b15f",
        "transactionid" : 861301,
        "title" : "Clock gating ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719659000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719659440195106,
        "sysisattachment" : "4991597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4991597,
        "size" : 2246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 2246,
        "sysdate" : 1648719659000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719659000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719659440195106,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
        "syscollection" : "default"
      },
      "Title" : "Clock gating",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/constraints-of-use/clock-gating?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/constraints-of-use/clock-gating",
      "Excerpt" : "This is a request to exit the low-power state. ... This might occur if the CSYSREQ<x> of the destination clock domain is being held LOW. ... Clock gating TrustZone Address Space Controllers",
      "FirstSentences" : "Clock gating In this section, <x> denotes the number of the filter unit that each signal belongs to. The TZC-400 has a number of clock inputs that the system can gate independently. To achieve ..."
    }, {
      "title" : "TZC-400 interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "excerpt" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. ... TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset ... AXI low-power interface signals.",
      "firstSentences" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. Figure 2.1. TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset signals. AXI low-power interface ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "ddi0504",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4991597",
          "sysurihash" : "xqFuñJðts2Iz7egG",
          "urihash" : "xqFuñJðts2Iz7egG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1404152750000,
          "topparentid" : 4991597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526870000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719656000,
          "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a968259fe2368e2b12b",
          "transactionid" : 861301,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Address Space Controllers" ],
          "date" : 1648719656000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0504:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719656661204136,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1990,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719647039,
          "syssize" : 1990,
          "sysdate" : 1648719656000,
          "haslayout" : "1",
          "topparent" : "4991597",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4991597,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719656000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0504/c/?lang=en",
          "modified" : 1639138610000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719656661204136,
          "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
        "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TZC-400 interfaces ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "1ðb0kBeQSrjRWvSD",
        "urihash" : "1ðb0kBeQSrjRWvSD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "interfaces ; signals ; AXI low-power ; Clock ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "attachmentparentid" : 4991597,
        "parentitem" : "5e907a968259fe2368e2b12b",
        "concepts" : "interfaces ; signals ; AXI low-power ; Clock ; shows",
        "documenttype" : "html",
        "isattachment" : "4991597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719657000,
        "permanentid" : "cfddcb382e121895ba9051f8e2ccb70b78899d9014ccbfbed4ff6284faab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b149",
        "transactionid" : 861301,
        "title" : "TZC-400 interfaces ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719657422031295,
        "sysisattachment" : "4991597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4991597,
        "size" : 537,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 537,
        "sysdate" : 1648719657000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719657422031295,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
        "syscollection" : "default"
      },
      "Title" : "TZC-400 interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/functional-description/tzc-400-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/functional-description/tzc-400-interfaces",
      "Excerpt" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. ... TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset ... AXI low-power interface signals.",
      "FirstSentences" : "TZC-400 interfaces Figure 2.1 shows the interfaces of the TZC-400. Figure 2.1. TZC-400 interfaces The TZC-400 provides the following interfaces: Clock and reset signals. AXI low-power interface ..."
    }, {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "ddi0504",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4991597",
        "sysurihash" : "xqFuñJðts2Iz7egG",
        "urihash" : "xqFuñJðts2Iz7egG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1404152750000,
        "topparentid" : 4991597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526870000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719656000,
        "permanentid" : "345c14c7b639344a8f3ddc804775ad02765a7a90be7614299e236ca52b94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b12b",
        "transactionid" : 861301,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Address Space Controllers" ],
        "date" : 1648719656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0504:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719656661204136,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1990,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719647039,
        "syssize" : 1990,
        "sysdate" : 1648719656000,
        "haslayout" : "1",
        "topparent" : "4991597",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4991597,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719656000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0504/c/?lang=en",
        "modified" : 1639138610000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719656661204136,
        "uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0504/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en",
      "Excerpt" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    } ],
    "totalNumberOfChildResults" : 72,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "document_number" : "ddi0504",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4991597",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "w3D7VtfIRPpb6fch",
      "urihash" : "w3D7VtfIRPpb6fch",
      "sysuri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
      "keywords" : "Controllers, CoreLink 400, TrustZone, AMBA",
      "systransactionid" : 861301,
      "copyright" : "Copyright ©€2013, 2014 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1404152750000,
      "topparentid" : 4991597,
      "numberofpages" : 76,
      "sysconcepts" : "filter units ; transactions ; assignments ; usage constraints ; configurations ; virtual networks ; shows ; functionality ; signals ; ARM ; fast path ; ACE-Lite slave ; accesses ; token requests ; low-power state ; base address",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6fc0e24a5e02d07b267c|5eec6fdbe24a5e02d07b2686|5eec6fdbe24a5e02d07b2687|5eec6fdce24a5e02d07b268b" ],
      "attachmentparentid" : 4991597,
      "parentitem" : "5e907a968259fe2368e2b12b",
      "concepts" : "filter units ; transactions ; assignments ; usage constraints ; configurations ; virtual networks ; shows ; functionality ; signals ; ARM ; fast path ; ACE-Lite slave ; accesses ; token requests ; low-power state ; base address",
      "documenttype" : "pdf",
      "isattachment" : "4991597",
      "sysindexeddate" : 1648719659000,
      "permanentid" : "0a6b2e919bf7e0cf88f26ca21a9e6e987315517cee0814f7eec2d2615266",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907a968259fe2368e2b196",
      "transactionid" : 861301,
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "subject" : "ARM CoreLink TrustZone Address Space Controller TZC-400 Technical Reference Manual. This guide gives reference documentation for the high-performance area-optimized TZC with on-chip AMBA bus interfaces: AXI4, APB4, ACE-Lite, and QVN. It describes the functionality and provides register and signal descriptions. Available as PDF.",
      "date" : 1648719659000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0504:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719659614065286,
      "sysisattachment" : "4991597",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4991597,
      "size" : 855248,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719649111,
      "syssubject" : "ARM CoreLink TrustZone Address Space Controller TZC-400 Technical Reference Manual. This guide gives reference documentation for the high-performance area-optimized TZC with on-chip AMBA bus interfaces: AXI4, APB4, ACE-Lite, and QVN. It describes the functionality and provides register and signal descriptions. Available as PDF.",
      "syssize" : 855248,
      "sysdate" : 1648719659000,
      "topparent" : "4991597",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 4991597,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "wordcount" : 1530,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Security IP", "IP Products|Security IP|TrustZone", "IP Products|Security IP|TrustZone|TrustZone System IP", "IP Products|Security IP|TrustZone|TrustZone System IP|TrustZone Address Space Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719659000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719659614065286,
      "uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b196",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0504/c/en/pdf/DDI0504C_tzc400_r0p1_trm.pdf",
    "Excerpt" : "Copyright © 2013, 2014 ARM. ... Contents ... ARM CoreLink TZC-400 TrustZone Address Space ... Controller Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A",
    "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013, 2014 ARM. All rights reserved. ARM DDI 0504C (ID063014) ARM DDI 0504C ID063014"
  }, {
    "title" : "About instruction cycle timing",
    "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "clickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "excerpt" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate ... The timing of an instruction is often affected by other concurrent instructions, ...",
    "firstSentences" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate precise timing information manually. The timing of an instruction is often affected by ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "7jw7977AmkPolYðA",
        "urihash" : "7jw7977AmkPolYðA",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151588000,
        "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de582b",
        "transactionid" : 864319,
        "title" : "ARM Cortex-A9 Technical Reference Manual ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649151588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151588006093193,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4653,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 4653,
        "sysdate" : 1649151588000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 312,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151588006093193,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
    },
    "childResults" : [ {
      "title" : "Debug management registers",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "excerpt" : "Debug management registers The Debug management registers define the standardized set of registers ... You can access these registers:See the ARM Architecture Reference Manual, ARMv7-A and ...",
      "firstSentences" : "Debug management registers The Debug management registers define the standardized set of registers that is implemented by all CoreSight components. You can access these registers:See the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug management registers ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "nzsG2DK3Sk9rPvñ0",
        "urihash" : "nzsG2DK3Sk9rPvñ0",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "registers ; offset ; ARMv7 ; c7 ; RAZ ; 0xFBC ; c8 ; WI ; Device Type ; Peripheral Identification ; 0xFEC DBGPID ; RO Authentication ; Integration Mode Control ; CP14 interface ; Reference Manual ; CoreSight components",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "registers ; offset ; ARMv7 ; c7 ; RAZ ; 0xFBC ; c8 ; WI ; Device Type ; Peripheral Identification ; 0xFEC DBGPID ; RO Authentication ; Integration Mode Control ; CP14 interface ; Reference Manual ; CoreSight components",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152064000,
        "permanentid" : "ed571ecd26f0eecf940bc302d4893d3649add658c027de2223b0a75a569b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de58d0",
        "transactionid" : 864327,
        "title" : "Debug management registers ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649152064000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152064100981829,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 1528,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 1528,
        "sysdate" : 1649152064000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152064000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/debug/debug-management-registers?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152064100981829,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
        "syscollection" : "default"
      },
      "Title" : "Debug management registers",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers",
      "Excerpt" : "Debug management registers The Debug management registers define the standardized set of registers ... You can access these registers:See the ARM Architecture Reference Manual, ARMv7-A and ...",
      "FirstSentences" : "Debug management registers The Debug management registers define the standardized set of registers that is implemented by all CoreSight components. You can access these registers:See the ARM ..."
    }, {
      "title" : "Branch instructions",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "excerpt" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. ... See Load and store instructions.",
      "firstSentences" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. Data-processing instructions to the PC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Branch instructions ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "W6e3W1KgQ8WySVkU",
        "urihash" : "W6e3W1KgQ8WySVkU",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "execution units ; branch instructions ; See Data-processing ; register ; memory system ; immediate locations ; Timing characteristics",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "execution units ; branch instructions ; See Data-processing ; register ; memory system ; immediate locations ; Timing characteristics",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152064000,
        "permanentid" : "56f51c751e9a11184e70b24a7ef337ea1ee7bc76e8a04a37350d371d82d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de5906",
        "transactionid" : 864327,
        "title" : "Branch instructions ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649152064000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152064038966341,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 643,
        "sysdate" : 1649152064000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152064000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152064038966341,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
        "syscollection" : "default"
      },
      "Title" : "Branch instructions",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/branch-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/branch-instructions",
      "Excerpt" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. ... See Load and store instructions.",
      "FirstSentences" : "Branch instructions Timing characteristics of the branch instructions. Branch instructions to immediate locations do not consume execution unit cycles. Data-processing instructions to the PC ..."
    }, {
      "title" : "Component Identification Registers",
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "excerpt" : "Component Identification Registers The Component Identification Registers are read-only registers that provide ... The Component Identification Registers are accessible from the Debug APB bus.",
      "firstSentences" : "Component Identification Registers The Component Identification Registers are read-only registers that provide standard information required by all components that conform to the ARM Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 Technical Reference Manual ",
          "document_number" : "100511",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454350",
          "sysurihash" : "7jw7977AmkPolYðA",
          "urihash" : "7jw7977AmkPolYðA",
          "sysuri" : "https://developer.arm.com/documentation/100511/0401/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459931619000,
          "topparentid" : 3454350,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585325055000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151588000,
          "permanentid" : "a35a16d97336b3ec52aa1145c7c7254d65ad6cc42d562ec44f00ab6eb312",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e23ffb471823cb9de582b",
          "transactionid" : 864319,
          "title" : "ARM Cortex-A9 Technical Reference Manual ",
          "products" : [ "Cortex-A9 " ],
          "date" : 1649151588000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100511:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151588006093193,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4653,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151481530,
          "syssize" : 4653,
          "sysdate" : 1649151588000,
          "haslayout" : "1",
          "topparent" : "3454350",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454350,
          "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
          "wordcount" : 312,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151588000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100511/0401/?lang=en",
          "modified" : 1636368480000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151588006093193,
          "uri" : "https://developer.arm.com/documentation/100511/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100511/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100511/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex -A9 Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 31 March ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Component Identification Registers ",
        "document_number" : "100511",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454350",
        "sysurihash" : "9mqzðUwNSyZkepr8",
        "urihash" : "9mqzðUwNSyZkepr8",
        "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459931619000,
        "topparentid" : 3454350,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585325055000,
        "sysconcepts" : "Component Identification ; registers ; v5 specification ; standard information ; offset ; Read-As-Zero ; ARM",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3454350,
        "parentitem" : "5e7e23ffb471823cb9de582b",
        "concepts" : "Component Identification ; registers ; v5 specification ; standard information ; offset ; Read-As-Zero ; ARM",
        "documenttype" : "html",
        "isattachment" : "3454350",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152063000,
        "permanentid" : "51fed8249b9d1bb68f9e6811d66c7725c9cf8d7e89644a315d603804cb1e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e23ffb471823cb9de58d2",
        "transactionid" : 864327,
        "title" : "Component Identification Registers ",
        "products" : [ "Cortex-A9 " ],
        "date" : 1649152063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100511:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152063309531845,
        "sysisattachment" : "3454350",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454350,
        "size" : 1079,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151481530,
        "syssize" : 1079,
        "sysdate" : 1649152063000,
        "haslayout" : "1",
        "topparent" : "3454350",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454350,
        "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
        "modified" : 1636368480000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152063309531845,
        "uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
        "syscollection" : "default"
      },
      "Title" : "Component Identification Registers",
      "Uri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100511/0401/debug/debug-management-registers/component-identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/debug/debug-management-registers/component-identification-registers",
      "Excerpt" : "Component Identification Registers The Component Identification Registers are read-only registers that provide ... The Component Identification Registers are accessible from the Debug APB bus.",
      "FirstSentences" : "Component Identification Registers The Component Identification Registers are read-only registers that provide standard information required by all components that conform to the ARM Debug ..."
    } ],
    "totalNumberOfChildResults" : 172,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About instruction cycle timing ",
      "document_number" : "100511",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3454350",
      "sysurihash" : "zMZmGCN81yzJ4BeO",
      "urihash" : "zMZmGCN81yzJ4BeO",
      "sysuri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
      "systransactionid" : 864327,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1459931619000,
      "topparentid" : 3454350,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585325055000,
      "sysconcepts" : "instructions ; timing ; system activity ; information manually ; complexity of the Cortex ; scope ; Detailed",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3454350,
      "parentitem" : "5e7e23ffb471823cb9de582b",
      "concepts" : "instructions ; timing ; system activity ; information manually ; complexity of the Cortex ; scope ; Detailed",
      "documenttype" : "html",
      "isattachment" : "3454350",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649152064000,
      "permanentid" : "efb65db18b70afe7aaffadf0f5308723978850e69bbc9eaf8f670909f81b",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e23ffb471823cb9de58ff",
      "transactionid" : 864327,
      "title" : "About instruction cycle timing ",
      "products" : [ "Cortex-A9 " ],
      "date" : 1649152064000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100511:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649152064159431966,
      "sysisattachment" : "3454350",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3454350,
      "size" : 498,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151481530,
      "syssize" : 498,
      "sysdate" : 1649152064000,
      "haslayout" : "1",
      "topparent" : "3454350",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3454350,
      "content_description" : "ARM Cortex-A9 Technical Reference Manual (TRM) describes the uniprocessor version of the Cortex-A9 processor including the optional Preload Engine. A guide to the registers, instructions, caches, memory, and memory interfaces.",
      "wordcount" : 46,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "10",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649152064000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
      "modified" : 1636368480000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649152064159431966,
      "uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
      "syscollection" : "default"
    },
    "Title" : "About instruction cycle timing",
    "Uri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "ClickUri" : "https://developer.arm.com/documentation/100511/0401/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100511/0401/en/cycle-timings-and-interlock-behavior/about-instruction-cycle-timing",
    "Excerpt" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate ... The timing of an instruction is often affected by other concurrent instructions, ...",
    "FirstSentences" : "About instruction cycle timing The complexity of the Cortex-A9 processor makes it impossible to calculate precise timing information manually. The timing of an instruction is often affected by ..."
  }, {
    "title" : "Arm Cortex-A78C Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "firstSentences" : "Arm® Cortex®-A78C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 102226_0002_03_en Arm® Cortex®-A78C Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A78C Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "ñh3a4VYAsUðñCBIR",
        "urihash" : "ñh3a4VYAsUðñCBIR",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151594000,
        "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9b7f45f0b1fbf3a832b",
        "transactionid" : 864319,
        "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649151593000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151593991348116,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4734,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 4734,
        "sysdate" : 1649151593000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 309,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151594000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151593991348116,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Debug descriptions",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "excerpt" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces ... monitors Access enable bit System register access External memory-mapped access AMU ...",
      "firstSentences" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces Breakpoints and watchpoints Effects of resets on debug registers External access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug descriptions ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "gñHN1UnintAt5iPX",
        "urihash" : "gñHN1UnintAt5iPX",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152057000,
        "permanentid" : "50f2ca071f7cd38d70c6c055a2e4b80af96265776c56883c41a212be9ff8",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bbf45f0b1fbf3a8447",
        "transactionid" : 864327,
        "title" : "Debug descriptions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152057000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152057659484526,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 1046,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 1046,
        "sysdate" : 1649152057000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152057000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Debug-descriptions?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152057659484526,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Debug descriptions",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions",
      "Excerpt" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces ... monitors Access enable bit System register access External memory-mapped access AMU ...",
      "FirstSentences" : "Debug descriptions Table of Contents Debug About debug methods Debug register interfaces Core interfaces Breakpoints and watchpoints Effects of resets on debug registers External access ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for ...",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for r0p1 - ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "VTdCF5NGExyVFYXR",
        "urihash" : "VTdCF5NGExyVFYXR",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "registers ; Performance Monitors Common Event Identification ; cache data ; Power Control ; ID ; L1 ; AArch64 ; EL3 ; Model Feature ; location encoding ; Direct access ; Record Primary ; Removed PMMIR ; assignments figure",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "concepts" : "registers ; Performance Monitors Common Event Identification ; cache data ; Power Control ; ID ; L1 ; AArch64 ; EL3 ; Model Feature ; location encoding ; Direct access ; Record Primary ; Removed PMMIR ; assignments figure",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152054000,
        "permanentid" : "e17cc116c828a62b9c7aba8fb2940122e48c6a6e439603aa76f6869f6700",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bef45f0b1fbf3a851d",
        "transactionid" : 864327,
        "title" : "Revisions ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152054197332361,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 4320,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 4320,
        "sysdate" : 1649152054000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Appendices/Revisions/Revisions?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152054197332361,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Appendices/Revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Appendices/Revisions/Revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for ...",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this document. Table B-1 Issue 0001-01 Change Location First Non-Confidential early access release for r0p1 - ..."
    }, {
      "title" : "Watchpoint debug events",
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "printableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "clickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "excerpt" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not ...",
      "firstSentences" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not generate ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "document_number" : "102226",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4599472",
          "sysurihash" : "ñh3a4VYAsUðñCBIR",
          "urihash" : "ñh3a4VYAsUðñCBIR",
          "sysuri" : "https://developer.arm.com/documentation/102226/0002/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1637053200000,
          "topparentid" : 4599472,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1637075383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; languages ; provisions ; industry ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151594000,
          "permanentid" : "46bd47aa04308f3e27430adc87ee4e4acee59b1c626bdf8be02519db1562",
          "syslanguage" : [ "English" ],
          "itemid" : "6193c9b7f45f0b1fbf3a832b",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
          "products" : [ "Cortex-A78C" ],
          "date" : 1649151593000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102226:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151593991348116,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4734,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151413344,
          "syssize" : 4734,
          "sysdate" : 1649151593000,
          "haslayout" : "1",
          "topparent" : "4599472",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4599472,
          "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 309,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151594000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102226/0002/?lang=en",
          "modified" : 1637663469000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151593991348116,
          "uri" : "https://developer.arm.com/documentation/102226/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/102226/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/102226/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A78C Core Technical Reference Manual Revision r0p2 Copyright \\u00A9 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Watchpoint debug events ",
        "document_number" : "102226",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4599472",
        "sysurihash" : "NwQolGEh1XUBnTIE",
        "urihash" : "NwQolGEh1XUBnTIE",
        "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
        "systransactionid" : 864327,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1637053200000,
        "topparentid" : 4599472,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1637075383000,
        "sysconcepts" : "watchpoint ; instructions ; Atomic CAS ; A78C core ; check ; IVAC ; ZVA ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
        "attachmentparentid" : 4599472,
        "parentitem" : "6193c9b7f45f0b1fbf3a832b",
        "concepts" : "watchpoint ; instructions ; Atomic CAS ; A78C core ; check ; IVAC ; ZVA ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4599472",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649152054000,
        "permanentid" : "628889a2654864e0968b75cd47dac8a6c7564e6677f1b5af08318f1b8aa6",
        "syslanguage" : [ "English" ],
        "itemid" : "6193c9bbf45f0b1fbf3a8450",
        "transactionid" : 864327,
        "title" : "Watchpoint debug events ",
        "products" : [ "Cortex-A78C" ],
        "date" : 1649152054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102226:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649152054049131174,
        "sysisattachment" : "4599472",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4599472,
        "size" : 478,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151413344,
        "syssize" : 478,
        "sysdate" : 1649152054000,
        "haslayout" : "1",
        "topparent" : "4599472",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4599472,
        "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649152054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
        "modified" : 1637663469000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649152054049131174,
        "uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
        "syscollection" : "default"
      },
      "Title" : "Watchpoint debug events",
      "Uri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "ClickUri" : "https://developer.arm.com/documentation/102226/0002/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/Debug-descriptions/Debug/Debug-events/Watchpoint-debug-events",
      "Excerpt" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not ...",
      "FirstSentences" : "Watchpoint debug events In the Cortex -A78C core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except DC ZVA and DC IVAC, do not generate ..."
    } ],
    "totalNumberOfChildResults" : 496,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-A78C Core Technical Reference Manual ",
      "document_number" : "102226",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4599472",
      "sysauthor" : "ARM",
      "sysurihash" : "MiLNUUxQTrP1dyQM",
      "urihash" : "MiLNUUxQTrP1dyQM",
      "sysuri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A78, Cortex-A78C",
      "systransactionid" : 864327,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1637053200000,
      "topparentid" : 4599472,
      "numberofpages" : 702,
      "sysconcepts" : "instructions ; registers ; configuration notes ; EL1 ; arm ; functional groups ; A78C cores ; Exception level ; interfaces ; trace unit ; Cortex ; Reference Manual Armv8 ; reset ; Advanced SIMD ; translations ; Architecture Reference Manual Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0", "5eec6e37e24a5e02d07b2559|5fa2bf1acd74e712c44971f0" ],
      "attachmentparentid" : 4599472,
      "parentitem" : "6193c9b7f45f0b1fbf3a832b",
      "concepts" : "instructions ; registers ; configuration notes ; EL1 ; arm ; functional groups ; A78C cores ; Exception level ; interfaces ; trace unit ; Cortex ; Reference Manual Armv8 ; reset ; Advanced SIMD ; translations ; Architecture Reference Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "4599472",
      "sysindexeddate" : 1649152057000,
      "permanentid" : "69c1609167c0cf8da04ce06d67e4b6709525097b0ac2902e45e43031fc88",
      "syslanguage" : [ "English" ],
      "itemid" : "6193c9bef45f0b1fbf3a85dd",
      "transactionid" : 864327,
      "title" : "Arm Cortex-A78C Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649152056000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102226:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649152056910695024,
      "sysisattachment" : "4599472",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4599472,
      "size" : 2837468,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151418800,
      "syssubject" : "This Technical Reference Manual is for the Cortex®-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2837468,
      "sysdate" : 1649152056000,
      "topparent" : "4599472",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4599472,
      "content_description" : "This Technical Reference Manual is for the Cortex-A78C core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5459,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A78C", "Cortex-A|Cortex-A78C" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A78C" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649152057000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649152056910695024,
      "uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A78C Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6193c9bef45f0b1fbf3a85dd",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102226/0002/en/pdf/arm_cortex_a78c_core_trm_102226_0002_03_en.pdf",
    "Excerpt" : "Date ... Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "FirstSentences" : "Arm® Cortex®-A78C Core Revision: r0p2 Technical Reference Manual Copyright © 2020, 2021 Arm Limited or its affiliates. All rights reserved. 102226_0002_03_en Arm® Cortex®-A78C Core Technical ..."
  }, {
    "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "excerpt" : "Non-Confidential ... Proprietary Notice ... Change ... First Release for r0p0 ... Internal release for r0p1 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p2",
    "firstSentences" : "ARM1136JF-S and ARM1136J-S ... Revision: r1p5 Technical Reference Manual Copyright © 2002-2007, 2009 ARM Limited. All rights reserved. ARM DDI 0211K ii Date December 2002 February 2003 February 2003",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "iBZcEGsRtyFbphmC",
        "urihash" : "iBZcEGsRtyFbphmC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4451fd977155116aae3d",
        "transactionid" : 864322,
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757188944864,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2871,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359172,
        "syssize" : 2871,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 219,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757188944864,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "iBZcEGsRtyFbphmC",
        "urihash" : "iBZcEGsRtyFbphmC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4451fd977155116aae3d",
        "transactionid" : 864322,
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757188944864,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2871,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359172,
        "syssize" : 2871,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 219,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757188944864,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
      "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "RFE and SRS instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "excerpt" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively.",
      "firstSentences" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively. The RFE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "document_number" : "ddi0211",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510180",
          "sysurihash" : "iBZcEGsRtyFbphmC",
          "urihash" : "iBZcEGsRtyFbphmC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "systransactionid" : 864322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1240093502000,
          "topparentid" : 3510180,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586381905000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151757000,
          "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e4451fd977155116aae3d",
          "transactionid" : 864322,
          "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0211:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151757188944864,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2871,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151359172,
          "syssize" : 2871,
          "sysdate" : 1649151757000,
          "haslayout" : "1",
          "topparent" : "3510180",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510180,
          "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
          "wordcount" : 219,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0211/k/?lang=en",
          "modified" : 1645013923000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151757188944864,
          "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "RFE and SRS instructions ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "WbtlsM0g9XcCeeij",
        "urihash" : "WbtlsM0g9XcCeeij",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "instructions ; memory cycles ; RFE ; exception ; timing behavior ; base register ; doubleword alignment ; latency",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3510180,
        "parentitem" : "5e8e4451fd977155116aae3d",
        "concepts" : "instructions ; memory cycles ; RFE ; exception ; timing behavior ; base register ; doubleword alignment ; latency",
        "documenttype" : "html",
        "isattachment" : "3510180",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "d7d4992e8f4464c5480b3b81083e5a4053c71ea23b21ca235f4cae5f1f28",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4456fd977155116ab054",
        "transactionid" : 864322,
        "title" : "RFE and SRS instructions ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757158985363,
        "sysisattachment" : "3510180",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510180,
        "size" : 912,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359110,
        "syssize" : 912,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757158985363,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
        "syscollection" : "default"
      },
      "Title" : "RFE and SRS instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/cycle-timings-and-interlock-behavior/rfe-and-srs-instructions",
      "Excerpt" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively.",
      "FirstSentences" : "RFE and SRS instructions This section describes the cycle timing for the RFE and SRS instructions. These instructions return from an exception and save exception return state respectively. The RFE ..."
    }, {
      "title" : "Reading coprocessor registers",
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "excerpt" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ... ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 ...",
      "firstSentences" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 Ready\\r ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "document_number" : "ddi0211",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510180",
          "sysurihash" : "iBZcEGsRtyFbphmC",
          "urihash" : "iBZcEGsRtyFbphmC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "systransactionid" : 864322,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1240093502000,
          "topparentid" : 3510180,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586381905000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; Minor corrections ; control coprocessor ; ARMv6k features ; described manner ; Boundary-Scan Architecture ; warranties of merchantability ; terms of the agreement ; enhancements ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151757000,
          "permanentid" : "eea46dd173b0434ca2a6860a61466c9984f8c683f41cbaa048969c6ddcd3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e4451fd977155116aae3d",
          "transactionid" : 864322,
          "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0211:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151757188944864,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2871,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151359172,
          "syssize" : 2871,
          "sysdate" : 1649151757000,
          "haslayout" : "1",
          "topparent" : "3510180",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510180,
          "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
          "wordcount" : 219,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0211/k/?lang=en",
          "modified" : 1645013923000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151757188944864,
          "uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en",
        "Excerpt" : "All rights reserved. ... The IEEE disclaims any responsibility or liability resulting from the placement and use in the ... ARM1136JF-S and ARM1136J-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual Copyright 2002-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Reading coprocessor registers ",
        "document_number" : "ddi0211",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510180",
        "sysurihash" : "AD4H9jpFXFEUgUmt",
        "urihash" : "AD4H9jpFXFEUgUmt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
        "systransactionid" : 864322,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1240093502000,
        "topparentid" : 3510180,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586381905000,
        "sysconcepts" : "range R0 ; mode ARM ; standard sequence ; R14 ; instruction ; wait",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3510180,
        "parentitem" : "5e8e4451fd977155116aae3d",
        "concepts" : "range R0 ; mode ARM ; standard sequence ; R14 ; instruction ; wait",
        "documenttype" : "html",
        "isattachment" : "3510180",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151757000,
        "permanentid" : "2428d555047bee66e817d2f4a2c39098698b02151d58e3b958c1ab1a4e01",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e4456fd977155116ab028",
        "transactionid" : 864322,
        "title" : "Reading coprocessor registers ",
        "products" : [ "Arm11" ],
        "date" : 1649151757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0211:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151757091837668,
        "sysisattachment" : "3510180",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510180,
        "size" : 429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151359080,
        "syssize" : 429,
        "sysdate" : 1649151757000,
        "haslayout" : "1",
        "topparent" : "3510180",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510180,
        "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
        "modified" : 1645013923000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151757091837668,
        "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
        "syscollection" : "default"
      },
      "Title" : "Reading coprocessor registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0211/k/debug-test-access-port/debug-sequences/reading-coprocessor-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/debug-test-access-port/debug-sequences/reading-coprocessor-registers",
      "Excerpt" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ... ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 ...",
      "FirstSentences" : "Reading coprocessor registers Load the value into ARM register R0: \\r\\nITRSEL ; select the ITR and EXTEST\\r\\n \\r\\nINST MRC px,y,R0,ca,cb,z\\r\\n \\r\\nRTI\\r\\n \\r\\nLOOP\\r\\n \\r\\n INST 0x00000000 Ready\\r ..."
    } ],
    "totalNumberOfChildResults" : 572,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
      "document_number" : "ddi0211",
      "document_version" : "k",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3510180",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "fOM3sQ1g95Zz7Eðx",
      "urihash" : "fOM3sQ1g95Zz7Eðx",
      "sysuri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
      "keywords" : "ARM1136JF-S, ARM1136J-S, TRM, macrocell, \"ARM instruction\", Thumb, SIMD, \"virtual memory\", VMSA, MMU, VFP, \"Thumb instruction\"",
      "systransactionid" : 864322,
      "copyright" : "Copyright ©€2002-2007, 2009 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1240093502000,
      "topparentid" : 3510180,
      "numberofpages" : 840,
      "sysconcepts" : "instructions ; ARM1136JF ; registers ; shows ; arrangement ; caches ; unpredictability ; exceptions ; ARM Limited ; attempted accesses ; cores ; controls ; memory ; accesses ; translations ; watchpoints",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3510180,
      "parentitem" : "5e8e4451fd977155116aae3d",
      "concepts" : "instructions ; ARM1136JF ; registers ; shows ; arrangement ; caches ; unpredictability ; exceptions ; ARM Limited ; attempted accesses ; cores ; controls ; memory ; accesses ; translations ; watchpoints",
      "documenttype" : "pdf",
      "isattachment" : "3510180",
      "sysindexeddate" : 1649151771000,
      "permanentid" : "0a3c04cbf13501a433bb6ab0ce86f2a6964012ce84527b91b633567b71c8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e4457fd977155116ab118",
      "transactionid" : 864322,
      "title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual ",
      "subject" : "Technical Reference Manual for ARM1136JF-S and ARM1136J-S processors. The processors provide a  virtual memory system (VMSA) with caches and Instruction and Data Memory Management Units (MMUs). They support the ARM and Thumb instruction sets with SIMD DSP instructions, and implement Jazelle technology to provide direct execution of Java bytecodes. The JF-S processor includes A VFP unit. ",
      "date" : 1649151770000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0211:k:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151770913339552,
      "sysisattachment" : "3510180",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3510180,
      "size" : 5197173,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151365486,
      "syssubject" : "Technical Reference Manual for ARM1136JF-S and ARM1136J-S processors. The processors provide a  virtual memory system (VMSA) with caches and Instruction and Data Memory Management Units (MMUs). They support the ARM and Thumb instruction sets with SIMD DSP instructions, and implement Jazelle technology to provide direct execution of Java bytecodes. The JF-S processor includes A VFP unit. ",
      "syssize" : 5197173,
      "sysdate" : 1649151770000,
      "topparent" : "3510180",
      "author" : "ARM Limited",
      "label_version" : "r1p5",
      "systopparentid" : 3510180,
      "content_description" : "This document is the Technical Reference Manual for the ARM1136JF-S and ARM1136J-S processors.",
      "wordcount" : 5159,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151771000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151770913339552,
      "uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM1136JF-S and ARM1136J-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e4457fd977155116ab118",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0211/k/en/pdf/DDI0211K_arm1136_r1p5_trm.pdf",
    "Excerpt" : "Non-Confidential ... Proprietary Notice ... Change ... First Release for r0p0 ... Internal release for r0p1 ... First release for r0p1 ... First release for r0p2 ... Second release for r0p2",
    "FirstSentences" : "ARM1136JF-S and ARM1136J-S ... Revision: r1p5 Technical Reference Manual Copyright © 2002-2007, 2009 ARM Limited. All rights reserved. ARM DDI 0211K ii Date December 2002 February 2003 February 2003"
  }, {
    "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "uri" : "https://developer.arm.com/documentation/100439/0102/en",
    "printableUri" : "https://developer.arm.com/documentation/100439/0102/en",
    "clickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
    "excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 LES-PRE-20349",
      "firstSentences" : "Arm® Cortex®-A65 Core Revision: r1p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 100439_0102_00_en Arm® Cortex®-A65 Core Technical ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
        "uri" : "https://developer.arm.com/documentation/100439/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100439/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
        "excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
          "document_number" : "100439",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466782",
          "sysurihash" : "ð6alfCKtuALWSbW6",
          "urihash" : "ð6alfCKtuALWSbW6",
          "sysuri" : "https://developer.arm.com/documentation/100439/0102/en",
          "systransactionid" : 864319,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1585296445000,
          "topparentid" : 4466782,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612357869000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151596000,
          "permanentid" : "caf5c2861a31f903829027b11ab023a1d48a4d958de1bfb65ad03b59615f",
          "syslanguage" : [ "English" ],
          "itemid" : "601aa0edeee5236980d08d23",
          "transactionid" : 864319,
          "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649151596000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100439:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151596301188902,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 234,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151437107,
          "syssize" : 234,
          "sysdate" : 1649151596000,
          "haslayout" : "1",
          "topparent" : "4466782",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466782,
          "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151596000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100439/0102/?lang=en",
          "modified" : 1636365974000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151596301188902,
          "uri" : "https://developer.arm.com/documentation/100439/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
        "Uri" : "https://developer.arm.com/documentation/100439/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
        "Excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "100439",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466782",
        "sysauthor" : "ARM",
        "sysurihash" : "M5tlGcWcwcGqjx5L",
        "urihash" : "M5tlGcWcwcGqjx5L",
        "sysuri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A65",
        "systransactionid" : 864319,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1585296445000,
        "topparentid" : 4466782,
        "numberofpages" : 524,
        "sysconcepts" : "instructions ; registers ; A65 cores ; configuration notes ; interfacing ; functional groups ; assignments ; translations ; arm ; Advanced SIMD ; cores ; reset ; architecture profile ; Specification ETMv4 ; Exception levels ; EL1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466782,
        "parentitem" : "601aa0edeee5236980d08d23",
        "concepts" : "instructions ; registers ; A65 cores ; configuration notes ; interfacing ; functional groups ; assignments ; translations ; arm ; Advanced SIMD ; cores ; reset ; architecture profile ; Specification ETMv4 ; Exception levels ; EL1",
        "documenttype" : "pdf",
        "isattachment" : "4466782",
        "sysindexeddate" : 1649151596000,
        "permanentid" : "b2b99f64a90eacfc3a691e7be1c9a04c6ac82be68329cb7a7249d6f62b8a",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa0edeee5236980d08d25",
        "transactionid" : 864319,
        "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "subject" : "This Technical Reference Manual is for the Cortex®‑A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "date" : 1649151595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100439:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151595566036548,
        "sysisattachment" : "4466782",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466782,
        "size" : 2168249,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151438371,
        "syssubject" : "This Technical Reference Manual is for the Cortex®‑A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "syssize" : 2168249,
        "sysdate" : 1649151595000,
        "topparent" : "4466782",
        "author" : "ARM",
        "label_version" : "r1p2",
        "systopparentid" : 4466782,
        "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 4647,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151596000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151595566036548,
        "uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/601aa0edeee5236980d08d25",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en/pdf/arm_cortex_a65_trm_100439_0102_00_en.pdf",
      "Excerpt" : "DAMAGES. ... Agreement shall prevail. The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. ... Non-Confidential ... 2 LES-PRE-20349",
      "FirstSentences" : "Arm® Cortex®-A65 Core Revision: r1p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 100439_0102_00_en Arm® Cortex®-A65 Core Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "document_number" : "100439",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466782",
      "sysurihash" : "ð6alfCKtuALWSbW6",
      "urihash" : "ð6alfCKtuALWSbW6",
      "sysuri" : "https://developer.arm.com/documentation/100439/0102/en",
      "systransactionid" : 864319,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1585296445000,
      "topparentid" : 4466782,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1612357869000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151596000,
      "permanentid" : "caf5c2861a31f903829027b11ab023a1d48a4d958de1bfb65ad03b59615f",
      "syslanguage" : [ "English" ],
      "itemid" : "601aa0edeee5236980d08d23",
      "transactionid" : 864319,
      "title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "products" : [ "Cortex-A65" ],
      "date" : 1649151596000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100439:0102:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151596301188902,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 234,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151437107,
      "syssize" : 234,
      "sysdate" : 1649151596000,
      "haslayout" : "1",
      "topparent" : "4466782",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4466782,
      "content_description" : "This Technical Reference Manual is for the Cortex-A65 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151596000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100439/0102/?lang=en",
      "modified" : 1636365974000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151596301188902,
      "uri" : "https://developer.arm.com/documentation/100439/0102/en",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "Uri" : "https://developer.arm.com/documentation/100439/0102/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100439/0102/en",
    "ClickUri" : "https://developer.arm.com/documentation/100439/0102/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100439/0102/en",
    "Excerpt" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "Arm Cortex-A65 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Cortex-A65 Core Technical Reference Manual ..."
  }, {
    "title" : "ARM9TDMI Coprocessor Interface",
    "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "excerpt" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "firstSentences" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "E8zMGZñxPKv52ovU",
        "urihash" : "E8zMGZñxPKv52ovU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151410000,
        "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3056fd977155116a7e1b",
        "transactionid" : 864315,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649151410000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151410949183323,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1757,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1757,
        "sysdate" : 1649151410000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151410000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151410949183323,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. ... About the coprocessor interface Arm9",
      "firstSentences" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. Coprocessors determine the instructions they need to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0168",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496879",
          "sysurihash" : "E8zMGZñxPKv52ovU",
          "urihash" : "E8zMGZñxPKv52ovU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191599714000,
          "topparentid" : 3496879,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376790000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151410000,
          "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3056fd977155116a7e1b",
          "transactionid" : 864315,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649151410000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0168:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151410949183323,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1757,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151246377,
          "syssize" : 1757,
          "sysdate" : 1649151410000,
          "haslayout" : "1",
          "topparent" : "3496879",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496879,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151410000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0168/a/?lang=en",
          "modified" : 1638974776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151410949183323,
          "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "NL2fðsEIYm713sYZ",
        "urihash" : "NL2fðsEIYm713sYZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 864318,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "coprocessors ; instructions ; pipeline follower ; ARM9TDMI ; ARM ; data buses ; clock phase ; DDIN",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3496879,
        "parentitem" : "5e8e3056fd977155116a7e1b",
        "concepts" : "coprocessors ; instructions ; pipeline follower ; ARM9TDMI ; ARM ; data buses ; clock phase ; DDIN",
        "documenttype" : "html",
        "isattachment" : "3496879",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151559000,
        "permanentid" : "2beab109a1621175c75159277c2cd9386f6c8a97eac4e48a3e2231440287",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3057fd977155116a7e37",
        "transactionid" : 864318,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1649151556000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151556850608465,
        "sysisattachment" : "3496879",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496879,
        "size" : 1212,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1212,
        "sysdate" : 1649151556000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151559000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151556850608465,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. ... About the coprocessor interface Arm9",
      "FirstSentences" : "About the coprocessor interface The ARM9TDMI supports the connection of coprocessors. All types of ARM coprocessor instructions are supported. Coprocessors determine the instructions they need to ..."
    }, {
      "title" : "ARM9TDMI AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI ... ARM9TDMI AC Characteristics Arm9",
      "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI timing parameters. ARM9TDMI AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0168",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496879",
          "sysurihash" : "E8zMGZñxPKv52ovU",
          "urihash" : "E8zMGZñxPKv52ovU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1191599714000,
          "topparentid" : 3496879,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376790000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151410000,
          "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3056fd977155116a7e1b",
          "transactionid" : 864315,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649151410000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0168:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151410949183323,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1757,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151246377,
          "syssize" : 1757,
          "sysdate" : 1649151410000,
          "haslayout" : "1",
          "topparent" : "3496879",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496879,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151410000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0168/a/?lang=en",
          "modified" : 1638974776000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151410949183323,
          "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI AC Characteristics ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "4poañDe1PQnmYDjo",
        "urihash" : "4poañDe1PQnmYDjo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "timing parameters ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3496879,
        "parentitem" : "5e8e3056fd977155116a7e1b",
        "concepts" : "timing parameters ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3496879",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151413000,
        "permanentid" : "a0247adb3f25bb0486f24c6b63d0bfd975223510734143648575fd43dd38",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3057fd977155116a7e80",
        "transactionid" : 864315,
        "title" : "ARM9TDMI AC Characteristics ",
        "products" : [ "Arm9" ],
        "date" : 1649151413000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151413753436503,
        "sysisattachment" : "3496879",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496879,
        "size" : 203,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 203,
        "sysdate" : 1649151413000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151413000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151413753436503,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-ac-characteristics",
      "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI ... ARM9TDMI AC Characteristics Arm9",
      "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams ARM9TDMI timing parameters. ARM9TDMI AC ..."
    }, {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0168",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496879",
        "sysurihash" : "E8zMGZñxPKv52ovU",
        "urihash" : "E8zMGZñxPKv52ovU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1191599714000,
        "topparentid" : 3496879,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376790000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151410000,
        "permanentid" : "75e68a0365b7715260d139e890017d2da49f7b7f5978e72f892e88d00fdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3056fd977155116a7e1b",
        "transactionid" : 864315,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649151410000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0168:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151410949183323,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1757,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151246377,
        "syssize" : 1757,
        "sysdate" : 1649151410000,
        "haslayout" : "1",
        "topparent" : "3496879",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496879,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 135,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151410000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0168/a/?lang=en",
        "modified" : 1638974776000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151410949183323,
        "uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 2) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 69,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM9TDMI Coprocessor Interface ",
      "document_number" : "ddi0168",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496879",
      "sysurihash" : "ThqCE3upWXCðW81S",
      "urihash" : "ThqCE3upWXCðW81S",
      "sysuri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
      "systransactionid" : 864318,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1191599714000,
      "topparentid" : 3496879,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376790000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3496879,
      "parentitem" : "5e8e3056fd977155116a7e1b",
      "documenttype" : "html",
      "isattachment" : "3496879",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151561000,
      "permanentid" : "eefb832fa97dcb39ba7bf7cb7fd43658d87c3ebc9f29fa5315af7ff6ba61",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3057fd977155116a7e36",
      "transactionid" : 864318,
      "title" : "ARM9TDMI Coprocessor Interface ",
      "products" : [ "Arm9" ],
      "date" : 1649151561000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0168:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151561857438829,
      "sysisattachment" : "3496879",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3496879,
      "size" : 317,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151246377,
      "syssize" : 317,
      "sysdate" : 1649151561000,
      "haslayout" : "1",
      "topparent" : "3496879",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496879,
      "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
      "wordcount" : 27,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151561000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
      "modified" : 1638974776000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151561857438829,
      "uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Coprocessor Interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0168/a/arm9tdmi-coprocessor-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0168/a/en/arm9tdmi-coprocessor-interface",
    "Excerpt" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ...",
    "FirstSentences" : "Chapter 4. ARM9TDMI Coprocessor Interface This chapter describes the ARM9TDMI coprocessor interface, and details the following operations: About the coprocessor interface LDC\\/STC MCR\\/MRC ..."
  }, {
    "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... Copyright © [2013-2015], ARM Limited or its affiliates. All rights reserved. ... 3 Contents",
    "firstSentences" : "ARM® CoreLink™ TZC-400 TrustZone® Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM 100325_0001_02_en ARM® CoreLink™ TZC-400 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "LyNdipOðUoZSñfBQ",
        "urihash" : "LyNdipOðUoZSñfBQ",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e8617d5",
        "transactionid" : 864317,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548054210142,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4433,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234990,
        "syssize" : 4433,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548054210142,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "LyNdipOðUoZSñfBQ",
        "urihash" : "LyNdipOðUoZSñfBQ",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e8617d5",
        "transactionid" : 864317,
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548054210142,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4433,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234990,
        "syssize" : 4433,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548054210142,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "ACE-Lite signals",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "excerpt" : "ARLEN<p><x>[7:0] Master Read burst length. ... ARQOS<p><x>[3:0] Master Read QoS. ARREGION<p><x>[3:0] Master Read address region. ARDOMAIN<p><x>[1:0] Master Read domain.",
      "firstSentences" : "ACE-Lite signals You can find the ACE-Lite signals. In this table, is either S for slave interface signals or M for master interface signals, and is the filter unit number. For more information on ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "100325",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448920",
          "sysurihash" : "LyNdipOðUoZSñfBQ",
          "urihash" : "LyNdipOðUoZSñfBQ",
          "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
          "systransactionid" : 864317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1443448142000,
          "topparentid" : 3448920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585305755000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151548000,
          "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd89ba3736a0d2e8617d5",
          "transactionid" : 864317,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Controllers" ],
          "date" : 1649151548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100325:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151548054210142,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4433,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151234990,
          "syssize" : 4433,
          "sysdate" : 1649151548000,
          "haslayout" : "1",
          "topparent" : "3448920",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448920,
          "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100325/0001/?lang=en",
          "modified" : 1636124800000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151548054210142,
          "uri" : "https://developer.arm.com/documentation/100325/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ACE-Lite signals ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "gM8fSkK9wlxkA9M8",
        "urihash" : "gM8fSkK9wlxkA9M8",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "signals ; master ; ID ; slave ; ADDR ; Protocol Specification ; filter unit ; RDATA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "attachmentparentid" : 3448920,
        "parentitem" : "5e7dd89ba3736a0d2e8617d5",
        "concepts" : "signals ; master ; ID ; slave ; ADDR ; Protocol Specification ; filter unit ; RDATA",
        "documenttype" : "html",
        "isattachment" : "3448920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151548000,
        "permanentid" : "12cd21b3809415a0401da01b615a4e3a97c69406206637c65ff3d5261875",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e861822",
        "transactionid" : 864317,
        "title" : "ACE-Lite signals ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151548018221752,
        "sysisattachment" : "3448920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448920,
        "size" : 3472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234928,
        "syssize" : 3472,
        "sysdate" : 1649151548000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151548018221752,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
        "syscollection" : "default"
      },
      "Title" : "ACE-Lite signals",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/signal-descriptions/ace-lite-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/signal-descriptions/ace-lite-signals",
      "Excerpt" : "ARLEN<p><x>[7:0] Master Read burst length. ... ARQOS<p><x>[3:0] Master Read QoS. ARREGION<p><x>[3:0] Master Read address region. ARDOMAIN<p><x>[1:0] Master Read domain.",
      "FirstSentences" : "ACE-Lite signals You can find the ACE-Lite signals. In this table, is either S for slave interface signals or M for master interface signals, and is the filter unit number. For more information on ..."
    }, {
      "title" : "Region top address high register",
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "printableUri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "clickUri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "excerpt" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose ...",
      "firstSentences" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose Controls ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "document_number" : "100325",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3448920",
          "sysurihash" : "LyNdipOðUoZSñfBQ",
          "urihash" : "LyNdipOðUoZSñfBQ",
          "sysuri" : "https://developer.arm.com/documentation/100325/0001/en",
          "systransactionid" : 864317,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1443448142000,
          "topparentid" : 3448920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585305755000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151548000,
          "permanentid" : "9a988ac0f19259e557e1c400528acb666b1e5ea65584d656282208733f67",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd89ba3736a0d2e8617d5",
          "transactionid" : 864317,
          "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
          "products" : [ "TrustZone Controllers" ],
          "date" : 1649151548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100325:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151548054210142,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4433,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151234990,
          "syssize" : 4433,
          "sysdate" : 1649151548000,
          "haslayout" : "1",
          "topparent" : "3448920",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3448920,
          "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100325/0001/?lang=en",
          "modified" : 1636124800000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151548054210142,
          "uri" : "https://developer.arm.com/documentation/100325/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100325/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100325/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Region top address high register ",
        "document_number" : "100325",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3448920",
        "sysurihash" : "BQ0qrQmYvujrskah",
        "urihash" : "BQ0qrQmYvujrskah",
        "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
        "systransactionid" : 864317,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1443448142000,
        "topparentid" : 3448920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585305755000,
        "sysconcepts" : "high register ; usage constraints ; 0xFFFFFFFF ; configurations ; see note ; assignments ; AXI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
        "attachmentparentid" : 3448920,
        "parentitem" : "5e7dd89ba3736a0d2e8617d5",
        "concepts" : "high register ; usage constraints ; 0xFFFFFFFF ; configurations ; see note ; assignments ; AXI",
        "documenttype" : "html",
        "isattachment" : "3448920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151547000,
        "permanentid" : "a8809b1e8c1e6898293c0bca888df19683b42079b1152a6b5cbb6495d95e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd89ba3736a0d2e86180f",
        "transactionid" : 864317,
        "title" : "Region top address high register ",
        "products" : [ "TrustZone Controllers" ],
        "date" : 1649151547000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100325:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151547985025046,
        "sysisattachment" : "3448920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3448920,
        "size" : 1192,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151234928,
        "syssize" : 1192,
        "sysdate" : 1649151547000,
        "haslayout" : "1",
        "topparent" : "3448920",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3448920,
        "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151547000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
        "modified" : 1636124800000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151547985025046,
        "uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
        "syscollection" : "default"
      },
      "Title" : "Region top address high register",
      "Uri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "ClickUri" : "https://developer.arm.com/documentation/100325/0001/programmers-model/register-descriptions/region-top-address-high-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/programmers-model/register-descriptions/region-top-address-high-register",
      "Excerpt" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose ...",
      "FirstSentences" : "Region top address high register You can find the region top address high register characteristics. Each region has a REGION_TOP_HIGH_<n> register, where is the region number.<n> Purpose Controls ..."
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "document_number" : "100325",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3448920",
      "sysauthor" : "ARM",
      "sysurihash" : "m7ZoIs52yYQpLNjF",
      "urihash" : "m7ZoIs52yYQpLNjF",
      "sysuri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
      "keywords" : "Controllers, CoreLink 400, TrustZone, AMBA",
      "systransactionid" : 864317,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1443448142000,
      "topparentid" : 3448920,
      "numberofpages" : 80,
      "sysconcepts" : "filter units ; transactions ; accesses ; functionality ; fast path ; Related references ; gate keeper ; usage constraints ; assignments ; acceptance capability ; AXI low-power ; clocks ; virtual networks ; slave interfaces ; security ; reads",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2638" ],
      "attachmentparentid" : 3448920,
      "parentitem" : "5e7dd89ba3736a0d2e8617d5",
      "concepts" : "filter units ; transactions ; accesses ; functionality ; fast path ; Related references ; gate keeper ; usage constraints ; assignments ; acceptance capability ; AXI low-power ; clocks ; virtual networks ; slave interfaces ; security ; reads",
      "documenttype" : "pdf",
      "isattachment" : "3448920",
      "sysindexeddate" : 1649151548000,
      "permanentid" : "7fe9c73cb917c7ca833f3ccbe53a687c13c2a23eca52facdde954a7dbee8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd89ba3736a0d2e86184a",
      "transactionid" : 864317,
      "title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "date" : 1649151548000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100325:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151548850382977,
      "sysisattachment" : "3448920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3448920,
      "size" : 652227,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151236618,
      "syssubject" : "This book is for the ARM® CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "syssize" : 652227,
      "sysdate" : 1649151548000,
      "topparent" : "3448920",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 3448920,
      "content_description" : "This book is for the ARM CoreLink TrustZone Address Space Controller (TZC-400). It gives a high-level overview of the TZC-400 and describes its registers. It also lists the signals that the TZC-400 provides.",
      "wordcount" : 1656,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|TrustZone Controllers", "System IP|System Controllers|TrustZone Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|TrustZone Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151548000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151548850382977,
      "uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink TZC-400 TrustZone Address Space Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7dd89ba3736a0d2e86184a",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100325/0001/en/pdf/arm_corelink_tzc400_trustzone_address_space_controller_trm_100325_0001_02_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... ARM may make changes to this document at any time and without notice. ... Copyright © [2013-2015], ARM Limited or its affiliates. All rights reserved. ... 3 Contents",
    "FirstSentences" : "ARM® CoreLink™ TZC-400 TrustZone® Address Space Controller Revision: r0p1 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM 100325_0001_02_en ARM® CoreLink™ TZC-400 ..."
  }, {
    "title" : "AXI master interface",
    "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "excerpt" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory ... The AXI master interface has the following properties: all transfers are the full width of ...",
    "firstSentences" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory interface used in ETB and ETF configurations. The AXI master interface has the following ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "4kBQCQj0dMm2Nyz4",
        "urihash" : "4kBQCQj0dMm2Nyz4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d80daa596235e7aa59",
        "transactionid" : 864315,
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396936773091,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 1881,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396936773091,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "4kBQCQj0dMm2Nyz4",
        "urihash" : "4kBQCQj0dMm2Nyz4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d80daa596235e7aa59",
        "transactionid" : 864315,
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396936773091,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1881,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 1881,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396936773091,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
      "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Features of TMC",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "excerpt" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table ... Features of TMC Trace Memory Controller",
      "firstSentences" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table Buffer drain over ATB Synchronization request AXI ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0461",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3536450",
          "sysurihash" : "4kBQCQj0dMm2Nyz4",
          "urihash" : "4kBQCQj0dMm2Nyz4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915912000,
          "topparentid" : 3536450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594908888000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151396000,
          "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1060d80daa596235e7aa59",
          "transactionid" : 864315,
          "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "products" : [ "Trace Memory Controller" ],
          "date" : 1649151396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0461:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151396936773091,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151025734,
          "syssize" : 1881,
          "sysdate" : 1649151396000,
          "haslayout" : "1",
          "topparent" : "3536450",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3536450,
          "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0461/b/?lang=en",
          "modified" : 1639132260000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151396936773091,
          "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Features of TMC ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "NO8SpuNmvapy5W9M",
        "urihash" : "NO8SpuNmvapy5W9M",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "features ; Integration registers ; CTI Scatter-gather ; Backward-compatible Connections ; Buffer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "attachmentparentid" : 3536450,
        "parentitem" : "5f1060d80daa596235e7aa59",
        "concepts" : "features ; Integration registers ; CTI Scatter-gather ; Backward-compatible Connections ; Buffer",
        "documenttype" : "html",
        "isattachment" : "3536450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "fee277db22e261c5d9f4f11c0b88c0b91ce6fef7046dfb0b577174b302a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d90daa596235e7aa93",
        "transactionid" : 864315,
        "title" : "Features of TMC ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396907507738,
        "sysisattachment" : "3536450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3536450,
        "size" : 274,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025703,
        "syssize" : 274,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/Introduction/Features-of-TMC?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396907507738,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
        "syscollection" : "default"
      },
      "Title" : "Features of TMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Introduction/Features-of-TMC?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Introduction/Features-of-TMC",
      "Excerpt" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table ... Features of TMC Trace Memory Controller",
      "FirstSentences" : "Features of TMC The TMC provides the following features: Configurable parameters Backward-compatible Connections to the CTI Scatter-gather table Buffer drain over ATB Synchronization request AXI ..."
    }, {
      "title" : "APB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "excerpt" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "firstSentences" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0461",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3536450",
          "sysurihash" : "4kBQCQj0dMm2Nyz4",
          "urihash" : "4kBQCQj0dMm2Nyz4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1293915912000,
          "topparentid" : 3536450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594908888000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151396000,
          "permanentid" : "462b7f5932e4c0d93d3605d6dece639fc52c81e333928e41da68561fd34d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1060d80daa596235e7aa59",
          "transactionid" : 864315,
          "title" : "CoreSight Trace Memory Controller Technical Reference Manual ",
          "products" : [ "Trace Memory Controller" ],
          "date" : 1649151396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0461:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151396936773091,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1881,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151025734,
          "syssize" : 1881,
          "sysdate" : 1649151396000,
          "haslayout" : "1",
          "topparent" : "3536450",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3536450,
          "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0461/b/?lang=en",
          "modified" : 1639132260000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151396936773091,
          "uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight Trace Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en",
        "Excerpt" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "CoreSight Trace Memory Controller Technical Reference Manual Copyright 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB slave interface ",
        "document_number" : "ddi0461",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3536450",
        "sysurihash" : "Uov4tT4ATVcwtbXT",
        "urihash" : "Uov4tT4ATVcwtbXT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1293915912000,
        "topparentid" : 3536450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594908888000,
        "sysconcepts" : "slave interface ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
        "attachmentparentid" : 3536450,
        "parentitem" : "5f1060d80daa596235e7aa59",
        "concepts" : "slave interface ; registers",
        "documenttype" : "html",
        "isattachment" : "3536450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151396000,
        "permanentid" : "89981b12b1ba0c4c3bfc42407ea6d70c864ded0aaa01d5edf31a0efde1d4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1060d90daa596235e7aab4",
        "transactionid" : 864315,
        "title" : "APB slave interface ",
        "products" : [ "Trace Memory Controller" ],
        "date" : 1649151396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0461:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151396879299243,
        "sysisattachment" : "3536450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3536450,
        "size" : 127,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151025734,
        "syssize" : 127,
        "sysdate" : 1649151396000,
        "haslayout" : "1",
        "topparent" : "3536450",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3536450,
        "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
        "modified" : 1639132260000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151396879299243,
        "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/APB-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/APB-slave-interface",
      "Excerpt" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller",
      "FirstSentences" : "APB slave interface An APB slave interface is used for accessing the TMC registers. APB slave interface Trace Memory Controller"
    } ],
    "totalNumberOfChildResults" : 139,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AXI master interface ",
      "document_number" : "ddi0461",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3536450",
      "sysurihash" : "G1hwCFyiur8nrYjb",
      "urihash" : "G1hwCFyiur8nrYjb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1293915912000,
      "topparentid" : 3536450,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594908888000,
      "sysconcepts" : "master interface ; bursts ; transfers ; configurations ; error condition ; data bus ; debugger ; transactions ; outstanding",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2665" ],
      "attachmentparentid" : 3536450,
      "parentitem" : "5f1060d80daa596235e7aa59",
      "concepts" : "master interface ; bursts ; transfers ; configurations ; error condition ; data bus ; debugger ; transactions ; outstanding",
      "documenttype" : "html",
      "isattachment" : "3536450",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151396000,
      "permanentid" : "f29611a932fb90a6b81370334eb89449b7cea3a30a3885183421b3d29fc8",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1060d90daa596235e7aaa5",
      "transactionid" : 864315,
      "title" : "AXI master interface ",
      "products" : [ "Trace Memory Controller" ],
      "date" : 1649151396000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0461:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151396972417831,
      "sysisattachment" : "3536450",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3536450,
      "size" : 831,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151025734,
      "syssize" : 831,
      "sysdate" : 1649151396000,
      "haslayout" : "1",
      "topparent" : "3536450",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3536450,
      "content_description" : "This book is for CoreSight Trace Memory Controller (TMC).",
      "wordcount" : 80,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller", "CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|Trace Memory Controller" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151396000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
      "modified" : 1639132260000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151396972417831,
      "uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
      "syscollection" : "default"
    },
    "Title" : "AXI master interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0461/b/Functional-Description/Functional-interfaces/AXI-master-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0461/b/en/Functional-Description/Functional-interfaces/AXI-master-interface",
    "Excerpt" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory ... The AXI master interface has the following properties: all transfers are the full width of ...",
    "FirstSentences" : "AXI master interface In ETR configuration, the AXI master interface takes the place of the memory interface used in ETB and ETF configurations. The AXI master interface has the following ..."
  }, {
    "title" : "About the Cortex-A7 FPU",
    "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "excerpt" : "It provides conversions between 16-bit, 32-bit, and 64-bit floating-point formats and ARM integer word ... ARMv7 deprecates the use of VFP vector mode. ... About the Cortex-A7 FPU Cortex-A7",
    "firstSentences" : "About the Cortex-A7 FPU The Cortex-A7 FPU is a VFPv4-D16 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. The Cortex-A7 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "LtnIJ79b8uoP2xYU",
        "urihash" : "LtnIJ79b8uoP2xYU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "systransactionid" : 864309,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151107000,
        "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b580",
        "transactionid" : 864309,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151107000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151107930027074,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2064,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 2064,
        "sysdate" : 1649151107000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151107000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151107930027074,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Applications",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "excerpt" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: ... Games machines for three-dimensional graphics and digital audio.",
      "firstSentences" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: Personal digital assistants and smartphones for graphics, voice compression ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0463",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4866132",
          "sysurihash" : "LtnIJ79b8uoP2xYU",
          "urihash" : "LtnIJ79b8uoP2xYU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "systransactionid" : 864309,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311588000,
          "topparentid" : 4866132,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586431941000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151107000,
          "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f07c588295d1e18d3b580",
          "transactionid" : 864309,
          "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649151107000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0463:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151107930027074,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2064,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151005310,
          "syssize" : 2064,
          "sysdate" : 1649151107000,
          "haslayout" : "1",
          "topparent" : "4866132",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4866132,
          "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151107000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0463/f/?lang=en",
          "modified" : 1639132486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151107930027074,
          "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Applications ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "6DnxJWðEXGYL7gB9",
        "urihash" : "6DnxJWðEXGYL7gB9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "digital audio ; user interfaces ; applications ; graphics ; power train ; engine management ; color rendering ; MultiFunction Peripheral ; Java interpretation ; voice compression",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4866132,
        "parentitem" : "5e8f07c588295d1e18d3b580",
        "concepts" : "digital audio ; user interfaces ; applications ; graphics ; power train ; engine management ; color rendering ; MultiFunction Peripheral ; Java interpretation ; voice compression",
        "documenttype" : "html",
        "isattachment" : "4866132",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151383000,
        "permanentid" : "9626054a262bd171ed83c2f70d24a85d781b42b39114bd3ec4133e037d68",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b58f",
        "transactionid" : 864315,
        "title" : "Applications ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151383598425874,
        "sysisattachment" : "4866132",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4866132,
        "size" : 636,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 636,
        "sysdate" : 1649151383000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/introduction/applications?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151383598425874,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
        "syscollection" : "default"
      },
      "Title" : "Applications",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/applications?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/applications",
      "Excerpt" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: ... Games machines for three-dimensional graphics and digital audio.",
      "FirstSentences" : "Applications The Cortex-A7 FPU provides floating-point computation suitable for a wide spectrum of applications such as: Personal digital assistants and smartphones for graphics, voice compression ..."
    }, {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "excerpt" : "The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.2",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Revision: r0p5 Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0463F (ID051113) ARM DDI 0463F ID051113 Cortex-A7 Floating-Point Unit",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0463",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4866132",
          "sysurihash" : "LtnIJ79b8uoP2xYU",
          "urihash" : "LtnIJ79b8uoP2xYU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "systransactionid" : 864309,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311588000,
          "topparentid" : 4866132,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586431941000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151107000,
          "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f07c588295d1e18d3b580",
          "transactionid" : 864309,
          "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649151107000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0463:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151107930027074,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2064,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151005310,
          "syssize" : 2064,
          "sysdate" : 1649151107000,
          "haslayout" : "1",
          "topparent" : "4866132",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4866132,
          "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
          "wordcount" : 159,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151107000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0463/f/?lang=en",
          "modified" : 1639132486000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151107930027074,
          "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
        "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "H4nJojYtgmha605R",
        "urihash" : "H4nJojYtgmha605R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
        "keywords" : "Cortex-A",
        "systransactionid" : 864310,
        "copyright" : "Copyright ©€2012-2013 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "numberofpages" : 25,
        "sysconcepts" : "books ; A7 FPU ; ARM ; documentation ; Undefined instructions ; vector operation ; digital audio ; floating-point formats ; programmers model ; third parties ; publications ; applications ; conversions ; double-precision ; single-precision ; Adobe Acrobat",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4866132,
        "parentitem" : "5e8f07c588295d1e18d3b580",
        "concepts" : "books ; A7 FPU ; ARM ; documentation ; Undefined instructions ; vector operation ; digital audio ; floating-point formats ; programmers model ; third parties ; publications ; applications ; conversions ; double-precision ; single-precision ; Adobe Acrobat",
        "documenttype" : "pdf",
        "isattachment" : "4866132",
        "sysindexeddate" : 1649151141000,
        "permanentid" : "ab6b7fd4e0574c2a1e9031cdc35c142f985b5b237d9eec761c2f8c85891d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b59f",
        "transactionid" : 864310,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "subject" : "The FPU is a VFPv4 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. This book is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the FPU. ",
        "date" : 1649151141000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151141581939258,
        "sysisattachment" : "4866132",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4866132,
        "size" : 329767,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151007025,
        "syssubject" : "The FPU is a VFPv4 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. This book is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the FPU. ",
        "syssize" : 329767,
        "sysdate" : 1649151141000,
        "topparent" : "4866132",
        "author" : "ARM Limited",
        "label_version" : "r0p5",
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 819,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151141000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151141581939258,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8f07c588295d1e18d3b59f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/pdf/DDI0463F_cortex_a7_fpu_r0p5_trm.pdf",
      "Excerpt" : "The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.2",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Revision: r0p5 Technical Reference Manual Copyright © 2012-2013 ARM. All rights reserved. ARM DDI 0463F (ID051113) ARM DDI 0463F ID051113 Cortex-A7 Floating-Point Unit"
    }, {
      "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0463",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4866132",
        "sysurihash" : "LtnIJ79b8uoP2xYU",
        "urihash" : "LtnIJ79b8uoP2xYU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "systransactionid" : 864309,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311588000,
        "topparentid" : 4866132,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586431941000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151107000,
        "permanentid" : "1397ea63e8ac114cfe78865b66916ff4c48131497e1122f9fff025c541b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f07c588295d1e18d3b580",
        "transactionid" : 864309,
        "title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649151107000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0463:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151107930027074,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2064,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151005310,
        "syssize" : 2064,
        "sysdate" : 1649151107000,
        "haslayout" : "1",
        "topparent" : "4866132",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4866132,
        "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151107000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0463/f/?lang=en",
        "modified" : 1639132486000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151107930027074,
        "uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en",
      "Excerpt" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 15,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About the Cortex-A7 FPU ",
      "document_number" : "ddi0463",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4866132",
      "sysurihash" : "ojda4ImJoA7tQBRT",
      "urihash" : "ojda4ImJoA7tQBRT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1368311588000,
      "topparentid" : 4866132,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586431941000,
      "sysconcepts" : "conversions ; floating-point ; A7 FPU ; ARM VFPv4 ; Cortex ; formats ; architecture ; high-level language ; integer word ; square root ; fast execution ; denormalized data ; double-precision ; single-precision ; half-precision",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 4866132,
      "parentitem" : "5e8f07c588295d1e18d3b580",
      "concepts" : "conversions ; floating-point ; A7 FPU ; ARM VFPv4 ; Cortex ; formats ; architecture ; high-level language ; integer word ; square root ; fast execution ; denormalized data ; double-precision ; single-precision ; half-precision",
      "documenttype" : "html",
      "isattachment" : "4866132",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151383000,
      "permanentid" : "8c1c9415e5b9442ec4d026c0d2db49dfc52de79087bdf5cb4428c97eae32",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f07c588295d1e18d3b58e",
      "transactionid" : 864315,
      "title" : "About the Cortex-A7 FPU ",
      "products" : [ "Cortex-A7" ],
      "date" : 1649151383000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0463:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151383676732673,
      "sysisattachment" : "4866132",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4866132,
      "size" : 1664,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151005310,
      "syssize" : 1664,
      "sysdate" : 1649151383000,
      "haslayout" : "1",
      "topparent" : "4866132",
      "label_version" : "r0p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4866132,
      "content_description" : "This book is for the Cortex-A7 Floating-Point Unit (FPU) and describes the external functionality of the FPU.",
      "wordcount" : 110,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151383000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
      "modified" : 1639132486000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151383676732673,
      "uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
      "syscollection" : "default"
    },
    "Title" : "About the Cortex-A7 FPU",
    "Uri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0463/f/introduction/about-the-cortex-a7-fpu?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0463/f/en/introduction/about-the-cortex-a7-fpu",
    "Excerpt" : "It provides conversions between 16-bit, 32-bit, and 64-bit floating-point formats and ARM integer word ... ARMv7 deprecates the use of VFP vector mode. ... About the Cortex-A7 FPU Cortex-A7",
    "FirstSentences" : "About the Cortex-A7 FPU The Cortex-A7 FPU is a VFPv4-D16 implementation of the ARMv7 floating-point architecture. It provides low-cost high performance floating-point computation. The Cortex-A7 ..."
  }, {
    "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
    "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
    "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Memory bank select",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "excerpt" : "Memory bank select Eight memory banks are supported. ... Note If you use flash memory that requires instruction writes, you must take care to ... Memory bank select Static Memory Controllers",
      "firstSentences" : "Memory bank select Eight memory banks are supported. A pair of chip selects are available for each bank, one active LOW and one active HIGH. You only have to bond out one of these as required for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Memory bank select ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "v7UPanhdv3FdzsAf",
        "urihash" : "v7UPanhdv3FdzsAf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "memory banks ; selecting ; lists ; separate HSEL ; pair of chip ; take ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "memory banks ; selecting ; lists ; separate HSEL ; pair of chip ; take ; instruction",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "0be9e19d50fabafc6190b355ac96a7e5b1d496f0e051eac1c79ba7987d80",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34ea3",
        "transactionid" : 864315,
        "title" : "Memory bank select ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380950777206,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 2089,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979236,
        "syssize" : 2089,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 154,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380950777206,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
        "syscollection" : "default"
      },
      "Title" : "Memory bank select",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/memory-bank-select?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/memory-bank-select",
      "Excerpt" : "Memory bank select Eight memory banks are supported. ... Note If you use flash memory that requires instruction writes, you must take care to ... Memory bank select Static Memory Controllers",
      "FirstSentences" : "Memory bank select Eight memory banks are supported. A pair of chip selects are available for each bank, one active LOW and one active HIGH. You only have to bond out one of these as required for ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave interface ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "A55eiðTZ1rgVsdKñ",
        "urihash" : "A55eiðTZ1rgVsdKñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "interface ; System-on-chip design ; EBI",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "interface ; System-on-chip design ; EBI",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "5b091268904f00b4324d0903d2f2e51d7dae53d66db7827782aa4733893a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34e9e",
        "transactionid" : 864315,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380848257865,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979268,
        "syssize" : 326,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380848257865,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the SSMC operation. It contains the following sections: About the SSMC Operation System-on-chip design considerations Slave interface ..."
    }, {
      "title" : "Synchronous static memory write control",
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "excerpt" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. ... Figure 2.22.",
      "firstSentences" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. This behavior is enabled by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "document_number" : "ddi0236",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477100",
          "sysurihash" : "ncmdlI4OLvCt5ZLA",
          "urihash" : "ncmdlI4OLvCt5ZLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "systransactionid" : 864315,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957792000,
          "topparentid" : 3477100,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369705000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151381000,
          "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e14a988295d1e18d34e8a",
          "transactionid" : 864315,
          "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649151381000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0236:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151381033056586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2293,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150979268,
          "syssize" : 2293,
          "sysdate" : 1649151381000,
          "haslayout" : "1",
          "topparent" : "3477100",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477100,
          "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151381000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0236/h/?lang=en",
          "modified" : 1638976951000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151381033056586,
          "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Synchronous static memory write control ",
        "document_number" : "ddi0236",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477100",
        "sysurihash" : "DozKllOIZf3xiaEA",
        "urihash" : "DozKllOIZf3xiaEA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
        "systransactionid" : 864315,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957792000,
        "topparentid" : 3477100,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369705000,
        "sysconcepts" : "control ; burst ; AddrValidWriteEn ; shows ; SMDATA bus ; wait state ; one-cycle pulse ; static memory ; start of the transfer ; SyncEnWrite ; BurstLenWrite ; SyncWriteDev",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3477100,
        "parentitem" : "5e8e14a988295d1e18d34e8a",
        "concepts" : "control ; burst ; AddrValidWriteEn ; shows ; SMDATA bus ; wait state ; one-cycle pulse ; static memory ; start of the transfer ; SyncEnWrite ; BurstLenWrite ; SyncWriteDev",
        "documenttype" : "html",
        "isattachment" : "3477100",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151380000,
        "permanentid" : "2f9fa32faa5bef6ad8f4e789a733eb71acfdc9bef6511013dd48d3e38325",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e14aa88295d1e18d34eaa",
        "transactionid" : 864315,
        "title" : "Synchronous static memory write control ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649151380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0236:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151380806959338,
        "sysisattachment" : "3477100",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477100,
        "size" : 1040,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150979236,
        "syssize" : 1040,
        "sysdate" : 1649151380000,
        "haslayout" : "1",
        "topparent" : "3477100",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477100,
        "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
        "modified" : 1638976951000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151380806959338,
        "uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
        "syscollection" : "default"
      },
      "Title" : "Synchronous static memory write control",
      "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/functional-overview/operation/synchronous-static-memory-write-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en/functional-overview/operation/synchronous-static-memory-write-control",
      "Excerpt" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. ... Figure 2.22.",
      "FirstSentences" : "Synchronous static memory write control Figure 2.21 shows an example synchronous write operation. In this example the signal SMADDRVALID provides a one-cycle pulse. This behavior is enabled by ..."
    } ],
    "totalNumberOfChildResults" : 77,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
      "document_number" : "ddi0236",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3477100",
      "sysurihash" : "ncmdlI4OLvCt5ZLA",
      "urihash" : "ncmdlI4OLvCt5ZLA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0236/h/en",
      "systransactionid" : 864315,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1159957792000,
      "topparentid" : 3477100,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369705000,
      "sysconcepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "concepts" : "proprietary notice ; ARM Limited ; incorporation of errata ; Revision History Revision ; First release ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151381000,
      "permanentid" : "1e21fdf7c3512e22025e054cacd8a716185566b351254e6490a856f5acf5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e14a988295d1e18d34e8a",
      "transactionid" : 864315,
      "title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ",
      "products" : [ "Static Memory Controllers" ],
      "date" : 1649151381000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0236:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151381033056586,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2293,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150979268,
      "syssize" : 2293,
      "sysdate" : 1649151381000,
      "haslayout" : "1",
      "topparent" : "3477100",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3477100,
      "content_description" : "This is the Technical Reference Manual for the PrimeCell Synchronous Static Memory Controller (SSMC).",
      "wordcount" : 169,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151381000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0236/h/?lang=en",
      "modified" : 1638976951000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151381033056586,
      "uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0236/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0236/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0236/h/en",
    "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual ...",
    "FirstSentences" : "PrimeCell Synchronous Static Memory Controller (PL093) Technical Reference Manual Copyright 2001-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
  }, {
    "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
    "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Clocking and resets",
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "excerpt" : "In synchronous mode, the handshaking between the dmc_aclk and dmc_mclk domains enables ... These are called dmc_clk_out [3:0]. ... Clocking and resets SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "Clocking and resets This section describes: Clocking Resets. Clocking The DMC has the following functional clock inputs: dmc_aclk dmc_mclk dmc_mclkn dmc_fbclk_in. These clocks can be grouped into ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "document_number" : "ddi0391",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494523",
          "sysurihash" : "kjsHb1uKxPOMlPJX",
          "urihash" : "kjsHb1uKxPOMlPJX",
          "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "systransactionid" : 864314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172753328000,
          "topparentid" : 3494523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375971000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151356000,
          "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d23fd977155116a71dd",
          "transactionid" : 864314,
          "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649151356000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0391:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151356951470452,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151140318,
          "syssize" : 1969,
          "sysdate" : 1649151356000,
          "haslayout" : "1",
          "topparent" : "3494523",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494523,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151356000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0391/b/?lang=en",
          "modified" : 1639049689000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151356951470452,
          "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocking and resets ",
        "document_number" : "ddi0391",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494523",
        "sysurihash" : "FJ3L8trmOvmhbt7z",
        "urihash" : "FJ3L8trmOvmhbt7z",
        "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
        "systransactionid" : 864314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172753328000,
        "topparentid" : 3494523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375971000,
        "sysconcepts" : "external memories ; clock domains ; signals ; Self-refresh mode ; synchronization ; reset ; deassertion ; mresetn ; power consumption ; sleep-mode situations ; constraints placed ; integer relationship",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494523,
        "parentitem" : "5e8e2d23fd977155116a71dd",
        "concepts" : "external memories ; clock domains ; signals ; Self-refresh mode ; synchronization ; reset ; deassertion ; mresetn ; power consumption ; sleep-mode situations ; constraints placed ; integer relationship",
        "documenttype" : "html",
        "isattachment" : "3494523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151356000,
        "permanentid" : "4c4d52db5cb071d4edddc1612b071d9bea0e21e7f56fa5fcf1b28a7ca700",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d23fd977155116a720f",
        "transactionid" : 864314,
        "title" : "Clocking and resets ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649151356000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0391:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151356833760878,
        "sysisattachment" : "3494523",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494523,
        "size" : 2319,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151140300,
        "syssize" : 2319,
        "sysdate" : 1649151356000,
        "haslayout" : "1",
        "topparent" : "3494523",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494523,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
        "wordcount" : 150,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151356000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
        "modified" : 1639049689000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151356833760878,
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
        "syscollection" : "default"
      },
      "Title" : "Clocking and resets",
      "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/clocking-and-resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/clocking-and-resets",
      "Excerpt" : "In synchronous mode, the handshaking between the dmc_aclk and dmc_mclk domains enables ... These are called dmc_clk_out [3:0]. ... Clocking and resets SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "Clocking and resets This section describes: Clocking Resets. Clocking The DMC has the following functional clock inputs: dmc_aclk dmc_mclk dmc_mclkn dmc_fbclk_in. These clocks can be grouped into ..."
    }, {
      "title" : "Interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "excerpt" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface.",
      "firstSentences" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface. See Interrupts operation for more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "document_number" : "ddi0391",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494523",
          "sysurihash" : "kjsHb1uKxPOMlPJX",
          "urihash" : "kjsHb1uKxPOMlPJX",
          "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "systransactionid" : 864314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172753328000,
          "topparentid" : 3494523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375971000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151356000,
          "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d23fd977155116a71dd",
          "transactionid" : 864314,
          "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649151356000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0391:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151356951470452,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151140318,
          "syssize" : 1969,
          "sysdate" : 1649151356000,
          "haslayout" : "1",
          "topparent" : "3494523",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494523,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151356000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0391/b/?lang=en",
          "modified" : 1639049689000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151356951470452,
          "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupts ",
        "document_number" : "ddi0391",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494523",
        "sysurihash" : "DF5DxX7Q08Hfij9W",
        "urihash" : "DF5DxX7Q08Hfij9W",
        "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
        "systransactionid" : 864314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172753328000,
        "topparentid" : 3494523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375971000,
        "sysconcepts" : "memory interface ; rising edge ; int",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494523,
        "parentitem" : "5e8e2d23fd977155116a71dd",
        "concepts" : "memory interface ; rising edge ; int",
        "documenttype" : "html",
        "isattachment" : "3494523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151354000,
        "permanentid" : "726e75b8b8582ecca777b51568b355ea87a82a7249f06a6cd5e71b56c049",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d23fd977155116a7207",
        "transactionid" : 864314,
        "title" : "Interrupts ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649151354000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0391:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151354574550229,
        "sysisattachment" : "3494523",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494523,
        "size" : 252,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151140238,
        "syssize" : 252,
        "sysdate" : 1649151354000,
        "haslayout" : "1",
        "topparent" : "3494523",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494523,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151354000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0391/b/functional-overview/smc/interrupts?lang=en",
        "modified" : 1639049689000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151354574550229,
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
        "syscollection" : "default"
      },
      "Title" : "Interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/smc/interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/smc/interrupts",
      "Excerpt" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface.",
      "FirstSentences" : "Interrupts The SRAM memory interface support interrupts. The interrupt is triggered on the rising edge of the smc_int_0 input for the SRAM memory interface. See Interrupts operation for more ..."
    }, {
      "title" : "APB slave interface operation",
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "excerpt" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_ ... To enable a clean registered interface to the external infrastructure, the APB ...",
      "firstSentences" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_aclk. To enable a clean registered interface to the external infrastructure, the APB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "document_number" : "ddi0391",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494523",
          "sysurihash" : "kjsHb1uKxPOMlPJX",
          "urihash" : "kjsHb1uKxPOMlPJX",
          "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "systransactionid" : 864314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172753328000,
          "topparentid" : 3494523,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375971000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151356000,
          "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d23fd977155116a71dd",
          "transactionid" : 864314,
          "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649151356000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0391:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151356951470452,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1969,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649151140318,
          "syssize" : 1969,
          "sysdate" : 1649151356000,
          "haslayout" : "1",
          "topparent" : "3494523",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494523,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151356000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0391/b/?lang=en",
          "modified" : 1639049689000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151356951470452,
          "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
        "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB slave interface operation ",
        "document_number" : "ddi0391",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494523",
        "sysurihash" : "FbyorPBrpKlO1FVb",
        "urihash" : "FbyorPBrpKlO1FVb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
        "systransactionid" : 864314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172753328000,
        "topparentid" : 3494523,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375971000,
        "sysconcepts" : "commands ; APB interface ; wait ; clock ; Config ; missed auto-refresh ; pready LOW ; AHB domain",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494523,
        "parentitem" : "5e8e2d23fd977155116a71dd",
        "concepts" : "commands ; APB interface ; wait ; clock ; Config ; missed auto-refresh ; pready LOW ; AHB domain",
        "documenttype" : "html",
        "isattachment" : "3494523",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151354000,
        "permanentid" : "3d308a7297cc1260d82d78974dab536f304ad263f19acd9e4108fffb950a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d23fd977155116a7214",
        "transactionid" : 864314,
        "title" : "APB slave interface operation ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649151354000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0391:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151354525041630,
        "sysisattachment" : "3494523",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494523,
        "size" : 1277,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649151140318,
        "syssize" : 1277,
        "sysdate" : 1649151354000,
        "haslayout" : "1",
        "topparent" : "3494523",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494523,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
        "wordcount" : 102,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151354000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
        "modified" : 1639049689000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151354525041630,
        "uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
        "syscollection" : "default"
      },
      "Title" : "APB slave interface operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/functional-overview/dmc-functional-operation/apb-slave-interface-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en/functional-overview/dmc-functional-operation/apb-slave-interface-operation",
      "Excerpt" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_ ... To enable a clean registered interface to the external infrastructure, the APB ...",
      "FirstSentences" : "APB slave interface operation The APB interface is clocked by the same clock as the AHB domain clock, dmc_aclk. To enable a clean registered interface to the external infrastructure, the APB ..."
    } ],
    "totalNumberOfChildResults" : 112,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
      "document_number" : "ddi0391",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494523",
      "sysurihash" : "kjsHb1uKxPOMlPJX",
      "urihash" : "kjsHb1uKxPOMlPJX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0391/b/en",
      "systransactionid" : 864314,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172753328000,
      "topparentid" : 3494523,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375971000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151356000,
      "permanentid" : "2ee6a4a730851138695ef76c6bb0e4cbb60cf754681e2db2020044b36dbc",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2d23fd977155116a71dd",
      "transactionid" : 864314,
      "title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649151356000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0391:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151356951470452,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1969,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649151140318,
      "syssize" : 1969,
      "sysdate" : 1649151356000,
      "haslayout" : "1",
      "topparent" : "3494523",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494523,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and SRAM/NOR Memory Controller.",
      "wordcount" : 148,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151356000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0391/b/?lang=en",
      "modified" : 1639049689000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151356951470452,
      "uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell AHB SDR and SRAM/NOR Memory Controller (PL243) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0391/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0391/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0391/b/en",
    "Excerpt" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "FirstSentences" : "PrimeCell AHB SDR and SRAM\\/NOR Memory Controller (PL243) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
  }, {
    "title" : "Configuration",
    "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "printableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "clickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "excerpt" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M- ... It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 motherboard ...",
    "firstSentences" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M-Juno r1 motherboard. It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysurihash" : "XAAdMadBafjMcoñZ",
        "urihash" : "XAAdMadBafjMcoñZ",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096814000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151156000,
        "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ef3ce30357bc288e8",
        "transactionid" : 864310,
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649151156000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151156318720700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5700,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150784590,
        "syssize" : 5700,
        "sysdate" : 1649151156000,
        "haslayout" : "1",
        "topparent" : "3444148",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 383,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151156000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100122/0100/?lang=en",
        "modified" : 1635950697000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151156318720700,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "firstSentences" : "ARM® Versatile™ Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100122_0100_05_en ARM® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "document_number" : "100122",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444148",
          "sysurihash" : "XAAdMadBafjMcoñZ",
          "urihash" : "XAAdMadBafjMcoñZ",
          "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
          "systransactionid" : 864310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1492007530000,
          "topparentid" : 3444148,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096814000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151156000,
          "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22812ef3ce30357bc288e8",
          "transactionid" : 864310,
          "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649151156000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100122:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151156318720700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5700,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150784590,
          "syssize" : 5700,
          "sysdate" : 1649151156000,
          "haslayout" : "1",
          "topparent" : "3444148",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444148,
          "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
          "wordcount" : 383,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151156000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100122/0100/?lang=en",
          "modified" : 1635950697000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151156318720700,
          "uri" : "https://developer.arm.com/documentation/100122/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysauthor" : "ARM",
        "sysurihash" : "4cCBaGr2WqfrJoBP",
        "urihash" : "4cCBaGr2WqfrJoBP",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
        "keywords" : "development boards, versatile express",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "numberofpages" : 149,
        "sysconcepts" : "Juno r1 ; V2M ; subsections ; rear panels ; configurations ; controller ; assignments ; connectors ; Location of components ; registers ; LogicTile daughterboards ; microSD card ; peripherals ; daughterboard site ; daughterboard ; standby-state",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3444148,
        "parentitem" : "5f22812ef3ce30357bc288e8",
        "concepts" : "Juno r1 ; V2M ; subsections ; rear panels ; configurations ; controller ; assignments ; connectors ; Location of components ; registers ; LogicTile daughterboards ; microSD card ; peripherals ; daughterboard site ; daughterboard ; standby-state",
        "documenttype" : "pdf",
        "isattachment" : "3444148",
        "sysindexeddate" : 1649151158000,
        "permanentid" : "3db0cc463619684dcff78817464b704690de962b48e046b0d424935e2e29",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ff3ce30357bc2897a",
        "transactionid" : 864310,
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "subject" : "This book describes the ARM® Versatile™ Express Juno r1 Development Platform, that is, the V2M‑Juno r1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "date" : 1649151157000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151157770474100,
        "sysisattachment" : "3444148",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444148,
        "size" : 1038375,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150787159,
        "syssubject" : "This book describes the ARM® Versatile™ Express Juno r1 Development Platform, that is, the V2M‑Juno r1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "syssize" : 1038375,
        "sysdate" : 1649151157000,
        "topparent" : "3444148",
        "author" : "ARM",
        "label_version" : "1.0",
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 2681,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151158000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151157770474100,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f22812ff3ce30357bc2897a",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/pdf/arm_versatile_express_juno_r1_development_platform_(v2m_juno_r1)_technical_reference_manual_100122_0100_05_en.pdf",
      "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "FirstSentences" : "ARM® Versatile™ Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100122_0100_05_en ARM® ..."
    }, {
      "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysurihash" : "XAAdMadBafjMcoñZ",
        "urihash" : "XAAdMadBafjMcoñZ",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096814000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151156000,
        "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ef3ce30357bc288e8",
        "transactionid" : 864310,
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649151156000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151156318720700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5700,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150784590,
        "syssize" : 5700,
        "sysdate" : 1649151156000,
        "haslayout" : "1",
        "topparent" : "3444148",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 383,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151156000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100122/0100/?lang=en",
        "modified" : 1635950697000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151156318720700,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Powerup and configuration sequence",
      "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "printableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "clickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "excerpt" : "The SCP in the Juno r1 SoC boots from internal ROM and then performs the basic setup of the Juno r1 ... The application code runs. ... Powerup and configuration sequence Juno Development Board",
      "firstSentences" : "Powerup and configuration sequence The powerup and configuration sequence takes the V2M-Juno r1 motherboard from the standby-state to the operating-state. Pressing the On\\/Off Soft Reset button ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "document_number" : "100122",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444148",
          "sysurihash" : "XAAdMadBafjMcoñZ",
          "urihash" : "XAAdMadBafjMcoñZ",
          "sysuri" : "https://developer.arm.com/documentation/100122/0100/en",
          "systransactionid" : 864310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1492007530000,
          "topparentid" : 3444148,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096814000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; radio ; provisions ; implementations ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151156000,
          "permanentid" : "2a55f2f82699da0e61ab3a9eacece291a27d64d43c3e221ac495d8a4e31e",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22812ef3ce30357bc288e8",
          "transactionid" : 864310,
          "title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649151156000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100122:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151156318720700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5700,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150784590,
          "syssize" : 5700,
          "sysdate" : 1649151156000,
          "haslayout" : "1",
          "topparent" : "3444148",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444148,
          "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
          "wordcount" : 383,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151156000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100122/0100/?lang=en",
          "modified" : 1635950697000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151156318720700,
          "uri" : "https://developer.arm.com/documentation/100122/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100122/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100122/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r1 Development Platform (V2M-Juno r1) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Powerup and configuration sequence ",
        "document_number" : "100122",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444148",
        "sysurihash" : "1Ci1TEpm7bHL0l1ñ",
        "urihash" : "1Ci1TEpm7bHL0l1ñ",
        "sysuri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
        "systransactionid" : 864310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1492007530000,
        "topparentid" : 3444148,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096814000,
        "sysconcepts" : "Juno r1 ; configuration ; LogicTile daughterboard ; Soft Reset ; V2M ; command-line interface ; standby-state ; HBI ; operating-state ; internal ROM ; controller PMIC ; peripherals",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 3444148,
        "parentitem" : "5f22812ef3ce30357bc288e8",
        "concepts" : "Juno r1 ; configuration ; LogicTile daughterboard ; Soft Reset ; V2M ; command-line interface ; standby-state ; HBI ; operating-state ; internal ROM ; controller PMIC ; peripherals",
        "documenttype" : "html",
        "isattachment" : "3444148",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151156000,
        "permanentid" : "c2fb348c6ecd10929607a667bcfe723174e28e0668172795c9988b04cf60",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22812ef3ce30357bc28919",
        "transactionid" : 864310,
        "title" : "Powerup and configuration sequence ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649151156000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100122:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151156268477156,
        "sysisattachment" : "3444148",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444148,
        "size" : 3508,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150784580,
        "syssize" : 3508,
        "sysdate" : 1649151156000,
        "haslayout" : "1",
        "topparent" : "3444148",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444148,
        "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151156000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
        "modified" : 1635950697000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151156268477156,
        "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
        "syscollection" : "default"
      },
      "Title" : "Powerup and configuration sequence",
      "Uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "ClickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration/Configuration-process-and-operating-modes/Powerup-and-configuration-sequence",
      "Excerpt" : "The SCP in the Juno r1 SoC boots from internal ROM and then performs the basic setup of the Juno r1 ... The application code runs. ... Powerup and configuration sequence Juno Development Board",
      "FirstSentences" : "Powerup and configuration sequence The powerup and configuration sequence takes the V2M-Juno r1 motherboard from the standby-state to the operating-state. Pressing the On\\/Off Soft Reset button ..."
    } ],
    "totalNumberOfChildResults" : 133,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Configuration ",
      "document_number" : "100122",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3444148",
      "sysurihash" : "KcVDHndPc9yjiJgL",
      "urihash" : "KcVDHndPc9yjiJgL",
      "sysuri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
      "systransactionid" : 864310,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1492007530000,
      "topparentid" : 3444148,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596096814000,
      "sysconcepts" : "r1 motherboard ; configuration ; V2M ; uFFFDConfiguration ; uFFFDCommand-line interface ; reset push ; operating modes ; Versatile Express",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 3444148,
      "parentitem" : "5f22812ef3ce30357bc288e8",
      "concepts" : "r1 motherboard ; configuration ; V2M ; uFFFDConfiguration ; uFFFDCommand-line interface ; reset push ; operating modes ; Versatile Express",
      "documenttype" : "html",
      "isattachment" : "3444148",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151160000,
      "permanentid" : "3fe9d465bf3c9880c9f657a9b5f4485ea52ec8f66deb64e878faf8550da7",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22812ef3ce30357bc28915",
      "transactionid" : 864310,
      "title" : "Configuration ",
      "products" : [ "Juno Development Board" ],
      "date" : 1649151160000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100122:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151160956928134,
      "sysisattachment" : "3444148",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3444148,
      "size" : 434,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150784590,
      "syssize" : 434,
      "sysdate" : 1649151160000,
      "haslayout" : "1",
      "topparent" : "3444148",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3444148,
      "content_description" : "This book describes the ARM Versatile Express Juno r1 Development Platform, that is, the V2M-Junor1 motherboard. This development board contains the Juno r1 Development Platform SoC.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "document_revision" : "05",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151160000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100122/0100/Configuration?lang=en",
      "modified" : 1635950697000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151160956928134,
      "uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
      "syscollection" : "default"
    },
    "Title" : "Configuration",
    "Uri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "PrintableUri" : "https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "ClickUri" : "https://developer.arm.com/documentation/100122/0100/Configuration?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100122/0100/en/Configuration",
    "Excerpt" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M- ... It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 motherboard ...",
    "FirstSentences" : "Configuration This chapter describes the powerup and configuration process of the Versatile Express V2M-Juno r1 motherboard. It contains the following sections: \\uFFFDOverview of the V2M-Juno r1 ..."
  }, {
    "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "excerpt" : "Reference Manual ... Chapter 3 ... Chapter 4 ... ARM DDI 0417A ... Preface ... About this manual ... x Feedback ... xiv ... Introduction ... 1.2 ... About the µDMAC ... 1-2 Terminology ... 2-5",
    "firstSentences" : "PrimeCell µDMA Controller (PL230) Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0417A ii PrimeCell µDMA Controller (PL230) Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "pPA3Wd0Xr7ñkXKip",
        "urihash" : "pPA3Wd0Xr7ñkXKip",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151073000,
        "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b99d",
        "transactionid" : 864308,
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151073000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151073164830768,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699672,
        "syssize" : 1894,
        "sysdate" : 1649151073000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151073164830768,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "pPA3Wd0Xr7ñkXKip",
        "urihash" : "pPA3Wd0Xr7ñkXKip",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151073000,
        "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b99d",
        "transactionid" : 864308,
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151073000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151073164830768,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699672,
        "syssize" : 1894,
        "sysdate" : 1649151073000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151073164830768,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
      "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    }, {
      "title" : "DMA control",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "excerpt" : "T4 The controller asserts dma_active[C] (see rule 2 and rule 3) and starts the DMA transfer ... WD Writes data. ... The controller includes this request during the next arbitration process.",
      "firstSentences" : "2.2.3. DMA control This section describes: Handshake rules DMA signaling DMA arbitration rate Priority DMA cycle types Error signaling. Handshake rules The controller uses the DMA handshake rules ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "document_number" : "ddi0417",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484192",
          "sysurihash" : "pPA3Wd0Xr7ñkXKip",
          "urihash" : "pPA3Wd0Xr7ñkXKip",
          "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1174860224000,
          "topparentid" : 3484192,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1601483920000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151073000,
          "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
          "syslanguage" : [ "English" ],
          "itemid" : "5f74b4901b758617cd95b99d",
          "transactionid" : 864308,
          "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649151073000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0417:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151073164830768,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150699672,
          "syssize" : 1894,
          "sysdate" : 1649151073000,
          "haslayout" : "1",
          "topparent" : "3484192",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484192,
          "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151073000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0417/a/?lang=en",
          "modified" : 1639128705000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151073164830768,
          "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMA control ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "LlrUspROFwZfJ4rN",
        "urihash" : "LlrUspROFwZfJ4rN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "controller ; data structures ; requests ; arbitration process ; channels ; DMA transfers ; host processor ; highest priority ; word increments ; dma ; handshake rules ; lists ; peripheral scatter-gather ; useburst ; waitonreq ; end pointer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484192,
        "parentitem" : "5f74b4901b758617cd95b99d",
        "concepts" : "controller ; data structures ; requests ; arbitration process ; channels ; DMA transfers ; host processor ; highest priority ; word increments ; dma ; handshake rules ; lists ; peripheral scatter-gather ; useburst ; waitonreq ; end pointer",
        "documenttype" : "html",
        "isattachment" : "3484192",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151072000,
        "permanentid" : "76f48fd2b466b91aa88f99dc6226de80a5f66bde02386550d99aa7686ff9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b9ac",
        "transactionid" : 864308,
        "title" : "DMA control ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151072095085991,
        "sysisattachment" : "3484192",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484192,
        "size" : 34568,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699643,
        "syssize" : 34568,
        "sysdate" : 1649151072000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 491,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151072095085991,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
        "syscollection" : "default"
      },
      "Title" : "DMA control",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/Functional-Overview/Functional-operation/DMA-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Functional-Overview/Functional-operation/DMA-control",
      "Excerpt" : "T4 The controller asserts dma_active[C] (see rule 2 and rule 3) and starts the DMA transfer ... WD Writes data. ... The controller includes this request during the next arbitration process.",
      "FirstSentences" : "2.2.3. DMA control This section describes: Handshake rules DMA signaling DMA arbitration rate Priority DMA cycle types Error signaling. Handshake rules The controller uses the DMA handshake rules ..."
    }, {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "excerpt" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's ... Table 3.1 lists the registers in base offset order.",
      "firstSentences" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's Model for Test describes. Table 3.1 lists the registers in base ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "document_number" : "ddi0417",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484192",
          "sysurihash" : "pPA3Wd0Xr7ñkXKip",
          "urihash" : "pPA3Wd0Xr7ñkXKip",
          "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1174860224000,
          "topparentid" : 3484192,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1601483920000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151073000,
          "permanentid" : "59faa303b26e15fbc1936ce75502e2449c8c66b1582470eff762386b1571",
          "syslanguage" : [ "English" ],
          "itemid" : "5f74b4901b758617cd95b99d",
          "transactionid" : 864308,
          "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649151073000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0417:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151073164830768,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1894,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150699672,
          "syssize" : 1894,
          "sysdate" : 1649151073000,
          "haslayout" : "1",
          "topparent" : "3484192",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484192,
          "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151073000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0417/a/?lang=en",
          "modified" : 1639128705000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151073164830768,
          "uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en",
        "Excerpt" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell\\u00AE \\u00B5DMA Controller (PL230) Technical Reference Manual Revision: r0p0 Copyright \\u00A9 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "ddi0417",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484192",
        "sysurihash" : "ItOBpfOYwAgK3pyð",
        "urihash" : "ItOBpfOYwAgK3pyð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1174860224000,
        "topparentid" : 3484192,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601483920000,
        "sysconcepts" : "channels ; RO ; WO ; dma ; registers ; control data ; alt ; reset ; Programmer ; Peripheral identification ; request mask ; useburst ; Bus error ; waitonreq",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3484192,
        "parentitem" : "5f74b4901b758617cd95b99d",
        "concepts" : "channels ; RO ; WO ; dma ; registers ; control data ; alt ; reset ; Programmer ; Peripheral identification ; request mask ; useburst ; Bus error ; waitonreq",
        "documenttype" : "html",
        "isattachment" : "3484192",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151072000,
        "permanentid" : "d971c2166ee5cd37b712e2e2805b70e469c436f02193705d6f089cdd29a3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f74b4901b758617cd95b9b0",
        "transactionid" : 864308,
        "title" : "Register descriptions ",
        "products" : [ "DMA Controller" ],
        "date" : 1649151072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0417:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151072013032386,
        "sysisattachment" : "3484192",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484192,
        "size" : 2283,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150699625,
        "syssize" : 2283,
        "sysdate" : 1649151072000,
        "haslayout" : "1",
        "topparent" : "3484192",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484192,
        "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
        "modified" : 1639128705000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151072013032386,
        "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0417/a/Programmer-s-Model/Register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/Programmer-s-Model/Register-descriptions",
      "Excerpt" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's ... Table 3.1 lists the registers in base offset order.",
      "FirstSentences" : "3.2. Register descriptions This section describes the registers with the exception of the test registers that Chapter 4 Programmer's Model for Test describes. Table 3.1 lists the registers in base ..."
    } ],
    "totalNumberOfChildResults" : 57,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
      "document_number" : "ddi0417",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484192",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "qDXlTXo5pðrHzIQE",
      "urihash" : "qDXlTXo5pðrHzIQE",
      "sysuri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
      "systransactionid" : 864308,
      "copyright" : "Copyright © 2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1174860224000,
      "topparentid" : 3484192,
      "numberofpages" : 128,
      "sysconcepts" : "controllers ; data structures ; registers ; assignments ; DMA cycles ; arbitration process ; requests ; channels ; DMA transfers ; documentation ; signals ; ARM ; system memory ; priority level ; cycle ; highest priority",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3484192,
      "parentitem" : "5f74b4901b758617cd95b99d",
      "concepts" : "controllers ; data structures ; registers ; assignments ; DMA cycles ; arbitration process ; requests ; channels ; DMA transfers ; documentation ; signals ; ARM ; system memory ; priority level ; cycle ; highest priority",
      "documenttype" : "pdf",
      "isattachment" : "3484192",
      "sysindexeddate" : 1649151076000,
      "permanentid" : "aa3da2f029f8bcf1c261750546b3b8b73787e8838c74dee352fac2225d4e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f74b4911b758617cd95b9e6",
      "transactionid" : 864308,
      "title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual ",
      "date" : 1649151076000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0417:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151076208347675,
      "sysisattachment" : "3484192",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484192,
      "size" : 915795,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150701697,
      "syssize" : 915795,
      "sysdate" : 1649151076000,
      "topparent" : "3484192",
      "author" : "ARM Limited",
      "label_version" : "r0p0",
      "systopparentid" : 3484192,
      "content_description" : "This manual is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that includes the uDMA Controller (uDMAC). The manual describes the external functionality of the uDMAC.",
      "wordcount" : 1400,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151076000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151076208347675,
      "uri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell uDMA Controller (PL230) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f74b4911b758617cd95b9e6",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0417/a/en/pdf/DDI0417A_udmac_pl230_r0p0_trm.pdf",
    "Excerpt" : "Reference Manual ... Chapter 3 ... Chapter 4 ... ARM DDI 0417A ... Preface ... About this manual ... x Feedback ... xiv ... Introduction ... 1.2 ... About the µDMAC ... 1-2 Terminology ... 2-5",
    "FirstSentences" : "PrimeCell µDMA Controller (PL230) Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0417A ii PrimeCell µDMA Controller (PL230) Technical ..."
  }, {
    "title" : "Identifying the cryptographic instructions implemented",
    "uri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "printableUri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "clickUri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "excerpt" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 execution state.",
    "firstSentences" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101395/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101395/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101395",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466791",
        "sysurihash" : "HLñcSetGYllknVñ9",
        "urihash" : "HLñcSetGYllknVñ9",
        "sysuri" : "https://developer.arm.com/documentation/101395/0000/en",
        "systransactionid" : 866502,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1543941611000,
        "topparentid" : 3466791,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585840086000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649422687000,
        "permanentid" : "9d4e85365da5966e111279196b8e3d1580282ae118f585811915112b0dbf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e85ffd6a57aac7b03f73e00",
        "transactionid" : 866502,
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A76AE" ],
        "date" : 1649422687000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101395:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649422687812004763,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4264,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649422345668,
        "syssize" : 4264,
        "sysdate" : 1649422687000,
        "haslayout" : "1",
        "topparent" : "3466791",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466791,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 281,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649422687000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101395/0000/?lang=en",
        "modified" : 1636626642000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1649422687812004763,
        "uri" : "https://developer.arm.com/documentation/101395/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101395/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "firstSentences" : "Arm® Cortex®-A76AE Core Cryptographic Extension Revision: r0p0 Technical Reference Manual Copyright © 2018 Arm Limited or its affiliates. All rights reserved. 101395_0000_01_en Arm® Cortex®-A76AE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101395/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101395/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101395",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466791",
          "sysurihash" : "HLñcSetGYllknVñ9",
          "urihash" : "HLñcSetGYllknVñ9",
          "sysuri" : "https://developer.arm.com/documentation/101395/0000/en",
          "systransactionid" : 866502,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1543941611000,
          "topparentid" : 3466791,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585840086000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; release ; patents ; implementations ; arm ; written agreement ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649422687000,
          "permanentid" : "9d4e85365da5966e111279196b8e3d1580282ae118f585811915112b0dbf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e85ffd6a57aac7b03f73e00",
          "transactionid" : 866502,
          "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76AE" ],
          "date" : 1649422687000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101395:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649422687812004763,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4264,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649422345668,
          "syssize" : 4264,
          "sysdate" : 1649422687000,
          "haslayout" : "1",
          "topparent" : "3466791",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466791,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 281,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649422687000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101395/0000/?lang=en",
          "modified" : 1636626642000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1649422687812004763,
          "uri" : "https://developer.arm.com/documentation/101395/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101395/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101395/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A76AE Core Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual Copyright 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101395",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466791",
        "sysauthor" : "ARM",
        "sysurihash" : "dSI78Ko678Im4gUf",
        "urihash" : "dSI78Ko678Im4gUf",
        "sysuri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A76",
        "systransactionid" : 864302,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1543941611000,
        "topparentid" : 3466791,
        "numberofpages" : 21,
        "sysconcepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; core implementation ; written agreement ; export laws ; third party ; provisions ; Adobe Acrobat ; conflicting ; acceptance ; applications ; configurations ; technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
        "attachmentparentid" : 3466791,
        "parentitem" : "5e85ffd6a57aac7b03f73e00",
        "concepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; core implementation ; written agreement ; export laws ; third party ; provisions ; Adobe Acrobat ; conflicting ; acceptance ; applications ; configurations ; technical changes",
        "documenttype" : "pdf",
        "isattachment" : "3466791",
        "sysindexeddate" : 1649150800000,
        "permanentid" : "05b457faa5f8f8bee3c554c34b72727ff27cb89ca7fa6b02782b41148866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e85ffd6a57aac7b03f73e10",
        "transactionid" : 864302,
        "title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual ",
        "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "date" : 1649150800000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101395:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150800043633012,
        "sysisattachment" : "3466791",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466791,
        "size" : 374869,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150697128,
        "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "syssize" : 374869,
        "sysdate" : 1649150800000,
        "topparent" : "3466791",
        "author" : "ARM",
        "label_version" : "r0p0",
        "systopparentid" : 3466791,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 676,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150800000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150800043633012,
        "uri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e85ffd6a57aac7b03f73e10",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/pdf/cortex_a76ae_crypto_trm_101395_0000_01_en.pdf",
      "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "FirstSentences" : "Arm® Cortex®-A76AE Core Cryptographic Extension Revision: r0p0 Technical Reference Manual Copyright © 2018 Arm Limited or its affiliates. All rights reserved. 101395_0000_01_en Arm® Cortex®-A76AE ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Identifying the cryptographic instructions implemented ",
      "document_number" : "101395",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3466791",
      "sysurihash" : "MNBo3WnRHhxfCyCx",
      "urihash" : "MNBo3WnRHhxfCyCx",
      "sysuri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
      "systransactionid" : 864308,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1543941611000,
      "topparentid" : 3466791,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585840086000,
      "sysconcepts" : "cryptographic instructions ; implemented Software ; registers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c", "5eec6e37e24a5e02d07b2559|5eec6e49e24a5e02d07b255c" ],
      "attachmentparentid" : 3466791,
      "parentitem" : "5e85ffd6a57aac7b03f73e00",
      "concepts" : "cryptographic instructions ; implemented Software ; registers",
      "documenttype" : "html",
      "isattachment" : "3466791",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151073000,
      "permanentid" : "992eef3be0edf61c956a111e09653f25fa8b00cece789cfcd0d063f1783d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e85ffd6a57aac7b03f73e09",
      "transactionid" : 864308,
      "title" : "Identifying the cryptographic instructions implemented ",
      "products" : [ "Cortex-A76AE" ],
      "date" : 1649151073000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101395:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151073228785676,
      "sysisattachment" : "3466791",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3466791,
      "size" : 339,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150695746,
      "syssize" : 339,
      "sysdate" : 1649151073000,
      "haslayout" : "1",
      "topparent" : "3466791",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3466791,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A76AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76AE", "Cortex-A|Cortex-A76AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76AE" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151073000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
      "modified" : 1636626642000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151073228785676,
      "uri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
      "syscollection" : "default"
    },
    "Title" : "Identifying the cryptographic instructions implemented",
    "Uri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "PrintableUri" : "https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "ClickUri" : "https://developer.arm.com/documentation/101395/0000/register-descriptions/identifying-the-cryptographic-instructions-implemented?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101395/0000/en/register-descriptions/identifying-the-cryptographic-instructions-implemented",
    "Excerpt" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are ... The two registers are: ID_AA64ISAR0_EL1 in the AArch64 execution state.",
    "FirstSentences" : "Identifying the cryptographic instructions implemented Software can identify the cryptographic instructions that are implemented by reading two registers. The two registers are: ID_AA64ISAR0_EL1 ..."
  }, {
    "title" : "ARM1176JZF-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
    "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
    "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARMv6 Sum of Absolute Differences (SAD)",
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "excerpt" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle ... ARMv6 sum of absolute differences instruction timing behavior Instructions Cycles ...",
      "firstSentences" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle timing behavior. Table 16.8. ARMv6 sum of absolute differences instruction timing behavior ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZF-S Technical Reference Manual ",
          "document_number" : "ddi0301",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493563",
          "sysurihash" : "LmiT5JwrHbSK4Jz8",
          "urihash" : "LmiT5JwrHbSK4Jz8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264287254000,
          "topparentid" : 3493563,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374983000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151059000,
          "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2947fd977155116a693d",
          "transactionid" : 864308,
          "title" : "ARM1176JZF-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151059000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0301:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151059640974521,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2950,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150863985,
          "syssize" : 2950,
          "sysdate" : 1649151059000,
          "haslayout" : "1",
          "topparent" : "3493563",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493563,
          "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
          "wordcount" : 214,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151059000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0301/h/?lang=en",
          "modified" : 1639041605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151059640974521,
          "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARMv6 Sum of Absolute Differences (SAD) ",
        "document_number" : "ddi0301",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493563",
        "sysurihash" : "FB3SW0EfbnoTpb5y",
        "urihash" : "FB3SW0EfbnoTpb5y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264287254000,
        "topparentid" : 3493563,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374983000,
        "sysconcepts" : "ARMv6 ; timing behavior ; Absolute Differences ; instructions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3493563,
        "parentitem" : "5e8e2947fd977155116a693d",
        "concepts" : "ARMv6 ; timing behavior ; Absolute Differences ; instructions",
        "documenttype" : "html",
        "isattachment" : "3493563",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151059000,
        "permanentid" : "30d47f723c2e3fad8bd0b65046f71c4feb5d8621fe19180adce70c2a2009",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e294cfd977155116a6b9d",
        "transactionid" : 864308,
        "title" : "ARMv6 Sum of Absolute Differences (SAD) ",
        "products" : [ "Arm11" ],
        "date" : 1649151059000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0301:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151059388465930,
        "sysisattachment" : "3493563",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493563,
        "size" : 422,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150863938,
        "syssize" : 422,
        "sysdate" : 1649151059000,
        "haslayout" : "1",
        "topparent" : "3493563",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493563,
        "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151059000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
        "modified" : 1639041605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151059388465930,
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
        "syscollection" : "default"
      },
      "Title" : "ARMv6 Sum of Absolute Differences (SAD)",
      "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/cycle-timings-and-interlock-behavior/armv6-sum-of-absolute-differences--sad-",
      "Excerpt" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle ... ARMv6 sum of absolute differences instruction timing behavior Instructions Cycles ...",
      "FirstSentences" : "ARMv6 Sum of Absolute Differences (SAD) Table 16.8 lists ARMv6 SAD instructions and gives their cycle timing behavior. Table 16.8. ARMv6 sum of absolute differences instruction timing behavior ..."
    }, {
      "title" : "Stores",
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "excerpt" : "Store data queue Because the store data transfer can be stopped at any time by the LSU, ... Stores and retirement Because store instructions do not use the finish token queue ... Stores Arm11",
      "firstSentences" : "Stores Store data emerge from the coprocessor issue stage and are received by the core LSU DC1 stage. Each item of a vectored store is generated because the store instruction iterates in the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZF-S Technical Reference Manual ",
          "document_number" : "ddi0301",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493563",
          "sysurihash" : "LmiT5JwrHbSK4Jz8",
          "urihash" : "LmiT5JwrHbSK4Jz8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264287254000,
          "topparentid" : 3493563,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374983000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151059000,
          "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2947fd977155116a693d",
          "transactionid" : 864308,
          "title" : "ARM1176JZF-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151059000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0301:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151059640974521,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2950,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150863985,
          "syssize" : 2950,
          "sysdate" : 1649151059000,
          "haslayout" : "1",
          "topparent" : "3493563",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493563,
          "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
          "wordcount" : 214,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151059000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0301/h/?lang=en",
          "modified" : 1639041605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151059640974521,
          "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Stores ",
        "document_number" : "ddi0301",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493563",
        "sysurihash" : "EzjnrKHyBwpCd11D",
        "urihash" : "EzjnrKHyBwpCd11D",
        "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264287254000,
        "topparentid" : 3493563,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374983000,
        "sysconcepts" : "store data ; core ; coprocessor ; flushes ; transfers ; signals ; pipeline ; LSU ; dead period ; propagation delay ; previously placed ; information passed ; retirement",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3493563,
        "parentitem" : "5e8e2947fd977155116a693d",
        "concepts" : "store data ; core ; coprocessor ; flushes ; transfers ; signals ; pipeline ; LSU ; dead period ; propagation delay ; previously placed ; information passed ; retirement",
        "documenttype" : "html",
        "isattachment" : "3493563",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151059000,
        "permanentid" : "ddd25e23650f9fb1ec20c817b7a6fbe10eb2cfcef75d1c9d73778dceb960",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e294bfd977155116a6b09",
        "transactionid" : 864308,
        "title" : "Stores ",
        "products" : [ "Arm11" ],
        "date" : 1649151059000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0301:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151059337955701,
        "sysisattachment" : "3493563",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493563,
        "size" : 2472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150863954,
        "syssize" : 2472,
        "sysdate" : 1649151059000,
        "haslayout" : "1",
        "topparent" : "3493563",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493563,
        "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151059000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
        "modified" : 1639041605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151059337955701,
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
        "syscollection" : "default"
      },
      "Title" : "Stores",
      "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/stores?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/stores",
      "Excerpt" : "Store data queue Because the store data transfer can be stopped at any time by the LSU, ... Stores and retirement Because store instructions do not use the finish token queue ... Stores Arm11",
      "FirstSentences" : "Stores Store data emerge from the coprocessor issue stage and are received by the core LSU DC1 stage. Each item of a vectored store is generated because the store instruction iterates in the ..."
    }, {
      "title" : "Loads",
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "excerpt" : "Figure 11.10. ... For load transfers to work: instructions must always arrive in the coprocessor Ex6 stage coincident with, or ... Load instructions do not use finish queue. Loads Arm11",
      "firstSentences" : "Loads Load data emerge from the WBls stage of the core LSU and are received by the coprocessor Ex6 stage. Each item in a vectored load is picked up by one instance of the iterated load instruction.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1176JZF-S Technical Reference Manual ",
          "document_number" : "ddi0301",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493563",
          "sysurihash" : "LmiT5JwrHbSK4Jz8",
          "urihash" : "LmiT5JwrHbSK4Jz8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "systransactionid" : 864308,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264287254000,
          "topparentid" : 3493563,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374983000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649151059000,
          "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2947fd977155116a693d",
          "transactionid" : 864308,
          "title" : "ARM1176JZF-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649151059000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0301:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649151059640974521,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2950,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150863985,
          "syssize" : 2950,
          "sysdate" : 1649151059000,
          "haslayout" : "1",
          "topparent" : "3493563",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493563,
          "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
          "wordcount" : 214,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649151059000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0301/h/?lang=en",
          "modified" : 1639041605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649151059640974521,
          "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Loads ",
        "document_number" : "ddi0301",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493563",
        "sysurihash" : "OBHSogpDMnFdrKðU",
        "urihash" : "OBHSogpDMnFdrKðU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
        "systransactionid" : 864308,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264287254000,
        "topparentid" : 3493563,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374983000,
        "sysconcepts" : "load instructions ; Ex6 stage ; core ; pipeline ; LSU ; flushes ; finish tokens ; cancellation ; special measures ; dead period ; flow control ; timing means ; retirement",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3493563,
        "parentitem" : "5e8e2947fd977155116a693d",
        "concepts" : "load instructions ; Ex6 stage ; core ; pipeline ; LSU ; flushes ; finish tokens ; cancellation ; special measures ; dead period ; flow control ; timing means ; retirement",
        "documenttype" : "html",
        "isattachment" : "3493563",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151058000,
        "permanentid" : "55748f4a23c761b2257382e083add06f43b95eed50cb3436061dc8dadbac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e294bfd977155116a6b08",
        "transactionid" : 864308,
        "title" : "Loads ",
        "products" : [ "Arm11" ],
        "date" : 1649151058000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0301:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151058918636713,
        "sysisattachment" : "3493563",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493563,
        "size" : 2744,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150863954,
        "syssize" : 2744,
        "sysdate" : 1649151058000,
        "haslayout" : "1",
        "topparent" : "3493563",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493563,
        "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
        "wordcount" : 178,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151058000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
        "modified" : 1639041605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151058918636713,
        "uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
        "syscollection" : "default"
      },
      "Title" : "Loads",
      "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/coprocessor-interface/data-transfer/loads?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en/coprocessor-interface/data-transfer/loads",
      "Excerpt" : "Figure 11.10. ... For load transfers to work: instructions must always arrive in the coprocessor Ex6 stage coincident with, or ... Load instructions do not use finish queue. Loads Arm11",
      "FirstSentences" : "Loads Load data emerge from the WBls stage of the core LSU and are received by the coprocessor Ex6 stage. Each item in a vectored load is picked up by one instance of the iterated load instruction."
    } ],
    "totalNumberOfChildResults" : 514,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM1176JZF-S Technical Reference Manual ",
      "document_number" : "ddi0301",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3493563",
      "sysurihash" : "LmiT5JwrHbSK4Jz8",
      "urihash" : "LmiT5JwrHbSK4Jz8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0301/h/en",
      "systransactionid" : 864308,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1264287254000,
      "topparentid" : 3493563,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374983000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151059000,
      "permanentid" : "b2450b6f4b61957b8626cd01f1e04c0110e38d8fe552956124bffc0451df",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2947fd977155116a693d",
      "transactionid" : 864308,
      "title" : "ARM1176JZF-S Technical Reference Manual ",
      "products" : [ "Arm11" ],
      "date" : 1649151059000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0301:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151059640974521,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2950,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150863985,
      "syssize" : 2950,
      "sysdate" : 1649151059000,
      "haslayout" : "1",
      "topparent" : "3493563",
      "label_version" : "r0p7",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3493563,
      "content_description" : "This book is for ARM1176JZF-S processor. In this manual the generic term processor means the ARM1176JZF-S processor.",
      "wordcount" : 214,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151059000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0301/h/?lang=en",
      "modified" : 1639041605000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151059640974521,
      "uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
      "syscollection" : "default"
    },
    "Title" : "ARM1176JZF-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0301/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0301/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0301/h/en",
    "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Minor corrections and enhancements. ARM1176JZF-S Technical Reference Manual Arm11",
    "FirstSentences" : "ARM1176JZF-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e9471cdc8052b16087629fb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "excerpt" : "Second release for r1p0 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM Limited or its ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
      "firstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0028",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993956",
        "sysurihash" : "JnððiQ6MN4UIdlJv",
        "urihash" : "JnððiQ6MN4UIdlJv",
        "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457119154000,
        "topparentid" : 4993956,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786765000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147589000,
        "permanentid" : "993a095667a6cc0c61724515f664eeeb7fd5ce1a5de3efd480e810fcbb87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9471cdc8052b16087629da",
        "transactionid" : 864235,
        "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649147589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0028:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147589092333499,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4414,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147238879,
        "syssize" : 4414,
        "sysdate" : 1649147589000,
        "haslayout" : "1",
        "topparent" : "4993956",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993956,
        "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 290,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0028/f/?lang=en",
        "modified" : 1640096595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147589092333499,
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
      "FirstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ..."
    },
    "childResults" : [ {
      "title" : "Slave interfaces",
      "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/interfaces/slave-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "excerpt" : "Slave interfaces Within NIC-400, you can only configure TLX as a bridge, that is, TLX can only support ... However, it is possible for one or more TLX bridges to be configured within a larger ...",
      "firstSentences" : "Slave interfaces Within NIC-400, you can only configure TLX as a bridge, that is, TLX can only support a single slave interface. However, it is possible for one or more TLX bridges to be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
        "firstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "document_number" : "dsu0028",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993956",
          "sysurihash" : "JnððiQ6MN4UIdlJv",
          "urihash" : "JnððiQ6MN4UIdlJv",
          "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en",
          "systransactionid" : 864235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1457119154000,
          "topparentid" : 4993956,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586786765000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147589000,
          "permanentid" : "993a095667a6cc0c61724515f664eeeb7fd5ce1a5de3efd480e810fcbb87",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9471cdc8052b16087629da",
          "transactionid" : 864235,
          "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649147589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dsu0028:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147589092333499,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4414,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147238879,
          "syssize" : 4414,
          "sysdate" : 1649147589000,
          "haslayout" : "1",
          "topparent" : "4993956",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993956,
          "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dsu0028/f/?lang=en",
          "modified" : 1640096595000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147589092333499,
          "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
        "FirstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Slave interfaces ",
        "document_number" : "dsu0028",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993956",
        "sysurihash" : "92UKautcTXJjAodK",
        "urihash" : "92UKautcTXJjAodK",
        "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457119154000,
        "topparentid" : 4993956,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786765000,
        "sysconcepts" : "slave interfaces ; AHB ; bridge ; NIC ; master ; AXI4 ; AXI3 ; supports ; AHB-Lite",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 4993956,
        "parentitem" : "5e9471cdc8052b16087629da",
        "concepts" : "slave interfaces ; AHB ; bridge ; NIC ; master ; AXI4 ; AXI3 ; supports ; AHB-Lite",
        "documenttype" : "html",
        "isattachment" : "4993956",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147591000,
        "permanentid" : "2196d7dba4d7fc7fadb2935a3d7218884e116f8c491d3404ce3200171db3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9471cdc8052b16087629ea",
        "transactionid" : 864235,
        "title" : "Slave interfaces ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649147591000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0028:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147591788477085,
        "sysisattachment" : "4993956",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993956,
        "size" : 912,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/interfaces/slave-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147238879,
        "syssize" : 912,
        "sysdate" : 1649147591000,
        "haslayout" : "1",
        "topparent" : "4993956",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993956,
        "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147591000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/interfaces/slave-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0028/f/functional-description/interfaces/slave-interfaces?lang=en",
        "modified" : 1640096595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147591788477085,
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Slave interfaces",
      "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/interfaces/slave-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/functional-description/interfaces/slave-interfaces",
      "Excerpt" : "Slave interfaces Within NIC-400, you can only configure TLX as a bridge, that is, TLX can only support ... However, it is possible for one or more TLX bridges to be configured within a larger ...",
      "FirstSentences" : "Slave interfaces Within NIC-400, you can only configure TLX as a bridge, that is, TLX can only support a single slave interface. However, it is possible for one or more TLX bridges to be ..."
    }, {
      "title" : "Operation",
      "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "excerpt" : "Operation Figure 2.2 shows the TLX hierarchy. ... TLX hierarchy Operation CoreLink NIC-400",
      "firstSentences" : "Operation Figure 2.2 shows the TLX hierarchy. Figure 2.2. TLX hierarchy Operation CoreLink NIC-400",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
        "firstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "document_number" : "dsu0028",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993956",
          "sysurihash" : "JnððiQ6MN4UIdlJv",
          "urihash" : "JnððiQ6MN4UIdlJv",
          "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en",
          "systransactionid" : 864235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1457119154000,
          "topparentid" : 4993956,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586786765000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147589000,
          "permanentid" : "993a095667a6cc0c61724515f664eeeb7fd5ce1a5de3efd480e810fcbb87",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9471cdc8052b16087629da",
          "transactionid" : 864235,
          "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649147589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dsu0028:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147589092333499,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4414,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147238879,
          "syssize" : 4414,
          "sysdate" : 1649147589000,
          "haslayout" : "1",
          "topparent" : "4993956",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993956,
          "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
          "wordcount" : 290,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dsu0028/f/?lang=en",
          "modified" : 1640096595000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147589092333499,
          "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
        "FirstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Operation ",
        "document_number" : "dsu0028",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993956",
        "sysurihash" : "uxB1ALKixZtBXIlR",
        "urihash" : "uxB1ALKixZtBXIlR",
        "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1457119154000,
        "topparentid" : 4993956,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786765000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 4993956,
        "parentitem" : "5e9471cdc8052b16087629da",
        "documenttype" : "html",
        "isattachment" : "4993956",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147591000,
        "permanentid" : "9e76cef84aa2b0a4ffdf986952a301ca6630ce6181dd2ddb8fd1c8ee0c58",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9471cdc8052b16087629f4",
        "transactionid" : 864235,
        "title" : "Operation ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649147591000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0028:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147591447815663,
        "sysisattachment" : "4993956",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993956,
        "size" : 98,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147238879,
        "syssize" : 98,
        "sysdate" : 1649147591000,
        "haslayout" : "1",
        "topparent" : "4993956",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993956,
        "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 10,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147591000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0028/f/functional-description/operation?lang=en",
        "modified" : 1640096595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147591447815663,
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
        "syscollection" : "default"
      },
      "Title" : "Operation",
      "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/functional-description/operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/functional-description/operation",
      "Excerpt" : "Operation Figure 2.2 shows the TLX hierarchy. ... TLX hierarchy Operation CoreLink NIC-400",
      "FirstSentences" : "Operation Figure 2.2 shows the TLX hierarchy. Figure 2.2. TLX hierarchy Operation CoreLink NIC-400"
    }, {
      "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
      "firstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0028",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993956",
        "sysurihash" : "JnððiQ6MN4UIdlJv",
        "urihash" : "JnððiQ6MN4UIdlJv",
        "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1457119154000,
        "topparentid" : 4993956,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586786765000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147589000,
        "permanentid" : "993a095667a6cc0c61724515f664eeeb7fd5ce1a5de3efd480e810fcbb87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9471cdc8052b16087629da",
        "transactionid" : 864235,
        "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649147589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0028:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147589092333499,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4414,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147238879,
        "syssize" : 4414,
        "sysdate" : 1649147589000,
        "haslayout" : "1",
        "topparent" : "4993956",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993956,
        "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 290,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0028/f/?lang=en",
        "modified" : 1640096595000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147589092333499,
        "uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0028/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 02 July 2012 First release for r0p0 Revision B 07 May 2013 First release ...",
      "FirstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright 2012-2016 ARM Limited or its affiliates. All ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "document_number" : "dsu0028",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4993956",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "7rñnðxxjñpiQqRwd",
      "urihash" : "7rñnðxxjñpiQqRwd",
      "sysuri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
      "keywords" : "AXI Interconnect, AMBA, CoreLink 400, Interconnect,",
      "systransactionid" : 864235,
      "copyright" : "Copyright ©€2012-2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1457119154000,
      "topparentid" : 4993956,
      "numberofpages" : 20,
      "sysconcepts" : "master interfaces ; clock gating ; transfer packets ; point-to-point connections ; AHB ; bridge ; arm ; NIC ; Creator GUI ; cactive signal ; written agreement ; export laws ; party patents ; low-power state ; functionality ; conflicting",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 4993956,
      "parentitem" : "5e9471cdc8052b16087629da",
      "concepts" : "master interfaces ; clock gating ; transfer packets ; point-to-point connections ; AHB ; bridge ; arm ; NIC ; Creator GUI ; cactive signal ; written agreement ; export laws ; party patents ; low-power state ; functionality ; conflicting",
      "documenttype" : "pdf",
      "isattachment" : "4993956",
      "sysindexeddate" : 1649147592000,
      "permanentid" : "912c007743b70492ec61fc7359a171fa8dff7aace8dc4b6f48adb3c6c4ab",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9471cdc8052b16087629fb",
      "transactionid" : 864235,
      "title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "subject" : "ARM CoreLink Network Interconnect Thin Links, Supplement to ARM CoreLink NIC-400 Technical Reference Manual (TRM). Provides a mechanism to reduce the number of signals in an AXI point-to-point connection and enable it to be routed over a longer distance. Available as PDF.",
      "date" : 1649147592000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dsu0028:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147592169837157,
      "sysisattachment" : "4993956",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4993956,
      "size" : 288745,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e9471cdc8052b16087629fb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147240091,
      "syssubject" : "ARM CoreLink Network Interconnect Thin Links, Supplement to ARM CoreLink NIC-400 Technical Reference Manual (TRM). Provides a mechanism to reduce the number of signals in an AXI point-to-point connection and enable it to be routed over a longer distance. Available as PDF.",
      "syssize" : 288745,
      "sysdate" : 1649147592000,
      "topparent" : "4993956",
      "author" : "ARM Limited",
      "label_version" : "r1p0",
      "systopparentid" : 4993956,
      "content_description" : "This document is the ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
      "wordcount" : 650,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147592000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e9471cdc8052b16087629fb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147592169837157,
      "uri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e9471cdc8052b16087629fb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0028/f/en/pdf/DSU0028F_corelink_tlx400_network_interconnect_r1p0_trm.pdf",
    "Excerpt" : "Second release for r1p0 ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "ARM CoreLink TLX-400 Network Interconnect Thin Links Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM Limited or its ..."
  }, {
    "title" : "Functional operation",
    "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "excerpt" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation Cache Controllers",
    "firstSentences" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation Cache Controllers",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysurihash" : "jId1mPliEtaR5hbY",
        "urihash" : "jId1mPliEtaR5hbY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a53",
        "transactionid" : 861301,
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637349638128,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2147,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719634568,
        "syssize" : 2147,
        "sysdate" : 1648719637000,
        "haslayout" : "1",
        "topparent" : "3505253",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0402/g/?lang=en",
        "modified" : 1639125606000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637349638128,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "excerpt" : "E ... First release for r3p2 ... This document is intended only to assist the reader in the use of the product. ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Revision: r3p3 Technical Reference Manual Copyright © 2007-2012 ARM. All rights reserved. ARM DDI 0402G (ID080112) ARM DDI 0402G ID080112 CoreLink Level 2 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0402",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505253",
          "sysurihash" : "jId1mPliEtaR5hbY",
          "urihash" : "jId1mPliEtaR5hbY",
          "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830833000,
          "topparentid" : 3505253,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719637000,
          "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a53",
          "transactionid" : 861301,
          "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719637000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0402:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719637349638128,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2147,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719634568,
          "syssize" : 2147,
          "sysdate" : 1648719637000,
          "haslayout" : "1",
          "topparent" : "3505253",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505253,
          "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719637000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0402/g/?lang=en",
          "modified" : 1639125606000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719637349638128,
          "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "wyRXQYNGtLSznJCZ",
        "urihash" : "wyRXQYNGtLSznJCZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
        "keywords" : "AMBA, Cache",
        "systransactionid" : 861301,
        "copyright" : "Copyright ©€2007-2012 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "numberofpages" : 48,
        "sysconcepts" : "MBIST controller ; timing diagrams ; ARM ; instructions ; interfaces ; data RAM ; configuration ; signals ; documentation ; select inputs ; pipeline stages ; operating frequency ; takes priority ; traditional method ; sequences of reads ; multiplexors",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3505253,
        "parentitem" : "5e8e356e88295d1e18d39a53",
        "concepts" : "MBIST controller ; timing diagrams ; ARM ; instructions ; interfaces ; data RAM ; configuration ; signals ; documentation ; select inputs ; pipeline stages ; operating frequency ; takes priority ; traditional method ; sequences of reads ; multiplexors",
        "documenttype" : "pdf",
        "isattachment" : "3505253",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "fa6e89e980831f525634f034b61e839d8b61e7e745141533939b16b8657a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a95",
        "transactionid" : 861301,
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "subject" : "ARM CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual for documentation to help implement it into ASIC designs. Provides information to integrate the device into a system. Available as PDF.",
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637816737212,
        "sysisattachment" : "3505253",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505253,
        "size" : 539161,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719636151,
        "syssubject" : "ARM CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual for documentation to help implement it into ASIC designs. Provides information to integrate the device into a system. Available as PDF.",
        "syssize" : 539161,
        "sysdate" : 1648719637000,
        "topparent" : "3505253",
        "author" : "ARM Limited",
        "label_version" : "r3p3",
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 1246,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637816737212,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e356e88295d1e18d39a95",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/pdf/DDI0402G_l2c310_mbist_r3p3_trm.pdf",
      "Excerpt" : "E ... First release for r3p2 ... This document is intended only to assist the reader in the use of the product. ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Revision: r3p3 Technical Reference Manual Copyright © 2007-2012 ARM. All rights reserved. ARM DDI 0402G (ID080112) ARM DDI 0402G ID080112 CoreLink Level 2 ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview and MBIST controller ... The functional operation provides timing sequences for loading instructions, starting ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview and MBIST controller implementation. The functional operation provides timing sequences for loading instructions, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0402",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505253",
          "sysurihash" : "jId1mPliEtaR5hbY",
          "urihash" : "jId1mPliEtaR5hbY",
          "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830833000,
          "topparentid" : 3505253,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719637000,
          "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a53",
          "transactionid" : 861301,
          "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719637000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0402:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719637349638128,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2147,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719634568,
          "syssize" : 2147,
          "sysdate" : 1648719637000,
          "haslayout" : "1",
          "topparent" : "3505253",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505253,
          "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719637000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0402/g/?lang=en",
          "modified" : 1639125606000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719637349638128,
          "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
        "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysurihash" : "YEfaKJEa4jPR3s78",
        "urihash" : "YEfaKJEa4jPR3s78",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; controller implementation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3505253,
        "parentitem" : "5e8e356e88295d1e18d39a53",
        "concepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; controller implementation",
        "documenttype" : "html",
        "isattachment" : "3505253",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "6955c8d06f61e199b4b4745bbbe763c0e81a14cb59c41e98294d89e3a53f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a65",
        "transactionid" : 861301,
        "title" : "Functional Description ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637866143713,
        "sysisattachment" : "3505253",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505253,
        "size" : 386,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719634568,
        "syssize" : 386,
        "sysdate" : 1648719637000,
        "haslayout" : "1",
        "topparent" : "3505253",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0402/g/functional-description?lang=en",
        "modified" : 1639125606000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637866143713,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview and MBIST controller ... The functional operation provides timing sequences for loading instructions, starting ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview and MBIST controller implementation. The functional operation provides timing sequences for loading instructions, ..."
    }, {
      "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0402",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505253",
        "sysurihash" : "jId1mPliEtaR5hbY",
        "urihash" : "jId1mPliEtaR5hbY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830833000,
        "topparentid" : 3505253,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719637000,
        "permanentid" : "395d8594829e78df771007ae4d4b55730d5f74070b2d200e3878150ac30a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356e88295d1e18d39a53",
        "transactionid" : 861301,
        "title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719637000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0402:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719637349638128,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2147,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719634568,
        "syssize" : 2147,
        "sysdate" : 1648719637000,
        "haslayout" : "1",
        "topparent" : "3505253",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505253,
        "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719637000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0402/g/?lang=en",
        "modified" : 1639125606000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719637349638128,
        "uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en",
      "Excerpt" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink Level 2 MBIST Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional operation ",
      "document_number" : "ddi0402",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3505253",
      "sysurihash" : "7NupvKAXDðxagHKH",
      "urihash" : "7NupvKAXDðxagHKH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
      "systransactionid" : 861301,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1343830833000,
      "topparentid" : 3505253,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378094000,
      "sysconcepts" : "functional operation ; Bitmap mode",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
      "attachmentparentid" : 3505253,
      "parentitem" : "5e8e356e88295d1e18d39a53",
      "concepts" : "functional operation ; Bitmap mode",
      "documenttype" : "html",
      "isattachment" : "3505253",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719638000,
      "permanentid" : "dd378444819feb1926347c60e7b61531401a03833c3eafacf9faf7441cd3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e356e88295d1e18d39a69",
      "transactionid" : 861301,
      "title" : "Functional operation ",
      "products" : [ "Cache Controllers" ],
      "date" : 1648719638000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0402:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719638040690221,
      "sysisattachment" : "3505253",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3505253,
      "size" : 121,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719634568,
      "syssize" : 121,
      "sysdate" : 1648719638000,
      "haslayout" : "1",
      "topparent" : "3505253",
      "label_version" : "r3p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3505253,
      "content_description" : "This book is for the Technical Reference Manual (TRM) for the CoreLink Level 2 Memory Built In Self Test (MBIST) Controller L2C-310. In this manual the generic term MBIST controller means the CoreLink Level 2 MBIST Controller, and cache controller means the CoreLink Level 2 Cache Controller.",
      "wordcount" : 11,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719638000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0402/g/functional-description/functional-operation?lang=en",
      "modified" : 1639125606000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719638040690221,
      "uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
      "syscollection" : "default"
    },
    "Title" : "Functional operation",
    "Uri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0402/g/functional-description/functional-operation?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0402/g/en/functional-description/functional-operation",
    "Excerpt" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation Cache Controllers",
    "FirstSentences" : "Functional operation The functional operation is described in: Timing Bitmap mode. Functional operation Cache Controllers"
  }, {
    "title" : "AHB memory port latency",
    "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded.",
    "firstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
      "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "2bsiUyAaxe25MAT0",
        "urihash" : "2bsiUyAaxe25MAT0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719633000,
        "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bcfd977155116a50ef",
        "transactionid" : 861301,
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719633000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719633401115666,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2568,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 2568,
        "sysdate" : 1648719633000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 184,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719633000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719633401115666,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "syscollection" : "default"
      },
      "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
      "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
    },
    "childResults" : [ {
      "title" : "Re-arbitration priority",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "excerpt" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out.",
      "firstSentences" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out. If more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Re-arbitration priority ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "rJðBIzqWm9W5wZOo",
        "urihash" : "rJðBIzqWm9W5wZOo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "ports ; SDRAM memory ; highest priority ; re-arbitration ; transaction ; accesses ; TimeOut register ; Auto-refresh",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "ports ; SDRAM memory ; highest priority ; re-arbitration ; transaction ; accesses ; TimeOut register ; Auto-refresh",
        "documenttype" : "html",
        "isattachment" : "3487803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "2fa15f7f88908e62df8295062282f6baa334a4646c024d7e952eff1f145b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bdfd977155116a51d2",
        "transactionid" : 861301,
        "title" : "Re-arbitration priority ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635880528658,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 1055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 1055,
        "sysdate" : 1648719635000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635880528658,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
        "syscollection" : "default"
      },
      "Title" : "Re-arbitration priority",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-priority?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-priority",
      "Excerpt" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out.",
      "FirstSentences" : "Re-arbitration priority The following lists the re-arbitration scheme: Auto-refresh is generated. The highest priority AHB memory port is a port where the TimeOut register has timed out. If more ..."
    }, {
      "title" : "Re-arbitration occurrence",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
      "firstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Re-arbitration occurrence ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysurihash" : "9KfqwpñBV4wO4xdU",
        "urihash" : "9KfqwpñBV4wO4xdU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
        "systransactionid" : 861301,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373564000,
        "sysconcepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
        "documenttype" : "html",
        "isattachment" : "3487803",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "35f1f39b60a74041ddbe6eb29206cdad194816f15414b31a32961b637ac0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bdfd977155116a51ce",
        "transactionid" : 861301,
        "title" : "Re-arbitration occurrence ",
        "products" : [ "DMA Controller" ],
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635766993253,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 834,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719628730,
        "syssize" : 834,
        "sysdate" : 1648719635000,
        "haslayout" : "1",
        "topparent" : "3487803",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
        "modified" : 1638978044000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635766993253,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
        "syscollection" : "default"
      },
      "Title" : "Re-arbitration occurrence",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/re-arbitration-occurrence",
      "Excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
      "FirstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ..."
    }, {
      "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "excerpt" : "ii ... Table 3-22 corrected. ... It may not be copied or its contents disclosed without prior consent. ... MBX™ and the MBX™ trademark are owned by Imagination Technologies Limited and used by ...",
      "firstSentences" : "MultiPort Memory Controller (GX175) Revision: r0p2 Technical Reference Manual Copyright © 2003-2005 ARM Limited. All rights reserved. ARM DDI 0277F ii Date 12 March 2003 21 May 2003 22 May 2003 11 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "firstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "document_number" : "ddi0277",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487803",
          "sysurihash" : "2bsiUyAaxe25MAT0",
          "urihash" : "2bsiUyAaxe25MAT0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "systransactionid" : 861301,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158256734000,
          "topparentid" : 3487803,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373564000,
          "sysconcepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM ; prior ; Technologies Limited ; warranties implied ; copyright holder ; written permission ; material form ; proprietary notice ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719633000,
          "permanentid" : "454fd08cc9bd1913119fd63b02ebebef224ef916215182b159de9937faad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e23bcfd977155116a50ef",
          "transactionid" : 861301,
          "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648719633000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0277:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719633401115666,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719628730,
          "syssize" : 2568,
          "sysdate" : 1648719633000,
          "haslayout" : "1",
          "topparent" : "3487803",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487803,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719633000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0277/f/?lang=en",
          "modified" : 1638978044000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719633401115666,
          "uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
          "syscollection" : "default"
        },
        "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 23 November 2005 Update to r0p2. MultiPort Memory Controller (GX175) Technical Reference Manual DMA Controller",
        "FirstSentences" : "MultiPort Memory Controller (GX175) Technical Reference Manual Copyright 2003-2005 ARM Limited. All rights reserved. Proprietary notices Copyright 2001, 2005 Imagination Technologies Limited. All ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "document_number" : "ddi0277",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487803",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "AQðYEOcðrGkOG3WX",
        "urihash" : "AQðYEOcðrGkOG3WX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
        "systransactionid" : 861301,
        "copyright" : "Copyright © 2003-2005 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158256734000,
        "topparentid" : 3487803,
        "numberofpages" : 156,
        "sysconcepts" : "registers ; wait states ; signals ; ARM Limited ; Graphics Core ; transactions ; system initialization ; assignments ; bus ; functionality ; transfers ; AHB ports ; memory controllers ; pad interface ; power-on reset ; entering low-power",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3487803,
        "parentitem" : "5e8e23bcfd977155116a50ef",
        "concepts" : "registers ; wait states ; signals ; ARM Limited ; Graphics Core ; transactions ; system initialization ; assignments ; bus ; functionality ; transfers ; AHB ports ; memory controllers ; pad interface ; power-on reset ; entering low-power",
        "documenttype" : "pdf",
        "isattachment" : "3487803",
        "sysindexeddate" : 1648719635000,
        "permanentid" : "ab7570837f68019ecd8f0a8f9ce98388b666e3a7e06d860c32f6aea83896",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e23bffd977155116a5389",
        "transactionid" : 861301,
        "title" : "MultiPort Memory Controller (GX175) Technical Reference Manual ",
        "date" : 1648719635000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0277:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719635258367345,
        "sysisattachment" : "3487803",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487803,
        "size" : 1026691,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719630628,
        "syssize" : 1026691,
        "sysdate" : 1648719635000,
        "topparent" : "3487803",
        "author" : "ARM Limited",
        "label_version" : "r0p2",
        "systopparentid" : 3487803,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
        "wordcount" : 2076,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719635000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719635258367345,
        "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
        "syscollection" : "default"
      },
      "Title" : "MultiPort Memory Controller (GX175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e23bffd977155116a5389",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/pdf/DDI0277.pdf",
      "Excerpt" : "ii ... Table 3-22 corrected. ... It may not be copied or its contents disclosed without prior consent. ... MBX™ and the MBX™ trademark are owned by Imagination Technologies Limited and used by ...",
      "FirstSentences" : "MultiPort Memory Controller (GX175) Revision: r0p2 Technical Reference Manual Copyright © 2003-2005 ARM Limited. All rights reserved. ARM DDI 0277F ii Date 12 March 2003 21 May 2003 22 May 2003 11 ..."
    } ],
    "totalNumberOfChildResults" : 94,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AHB memory port latency ",
      "document_number" : "ddi0277",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3487803",
      "sysurihash" : "3Xq3XX8RvDUSuNdj",
      "urihash" : "3Xq3XX8RvDUSuNdj",
      "sysuri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
      "systransactionid" : 861301,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158256734000,
      "topparentid" : 3487803,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373564000,
      "sysconcepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3487803,
      "parentitem" : "5e8e23bcfd977155116a50ef",
      "concepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
      "documenttype" : "html",
      "isattachment" : "3487803",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719635000,
      "permanentid" : "b7adff4cb3f27db33700f61a3542acd47c56e6b7ea6f8792bd2ece438e07",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e23bdfd977155116a51d4",
      "transactionid" : 861301,
      "title" : "AHB memory port latency ",
      "products" : [ "DMA Controller" ],
      "date" : 1648719635000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0277:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719635900180525,
      "sysisattachment" : "3487803",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3487803,
      "size" : 553,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719628730,
      "syssize" : 553,
      "sysdate" : 1648719635000,
      "haslayout" : "1",
      "topparent" : "3487803",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3487803,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell (GX175) MultiPort Memory Controller (MPMC).",
      "wordcount" : 48,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719635000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "modified" : 1638978044000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719635900180525,
      "uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
      "syscollection" : "default"
    },
    "Title" : "AHB memory port latency",
    "Uri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0277/f/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0277/f/en/functional-overview/arbitration/ahb-memory-port-latency",
    "Excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded.",
    "FirstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ..."
  }, {
    "title" : "Slave port 1 input and output signal timing parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "excerpt" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals ... Slave port 1 input and output signal timing parameters Cache Controllers",
    "firstSentences" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals except that S0 in the signal names are replaced with S1. Slave port 1 input and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
      "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "KX6wqrmCsqZXlnGL",
        "urihash" : "KX6wqrmCsqZXlnGL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719613000,
        "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df088295d1e18d36543",
        "transactionid" : 861300,
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719613953994410,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 2195,
        "sysdate" : 1648719613000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 175,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719613000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719613953994410,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
      "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces Cache ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "kDcX0gsSQOli1hYu",
        "urihash" : "kDcX0gsSQOli1hYu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "cache ; interfaces ; Power modes ; AXI master ; Functional Overview ; features",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "cache ; interfaces ; Power modes ; AXI master ; Functional Overview ; features",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719615000,
        "permanentid" : "431f74c73f443d55bf76f397f03324ee55a0ef4ce88c899f059d9a45367b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df088295d1e18d36555",
        "transactionid" : 861300,
        "title" : "Functional Overview ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719615000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719615646282812,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 287,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 287,
        "sysdate" : 1648719615000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719615000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/functional-overview?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719615646282812,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the cache controller and its features. It contains the following sections: Cache configurability AXI master and slave interfaces Cache ..."
    }, {
      "title" : "Master port 0 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "excerpt" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output ... Master port 0 inputs and outputs Port name Type Maximum constraint ARADDRM0[31:0] ...",
      "firstSentences" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output signal timing parameters. Table B.3. Master port 0 inputs and outputs Port name Type ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Master port 0 input and output signal timing parameters ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "9ZqXCiLts3bUDULL",
        "urihash" : "9ZqXCiLts3bUDULL",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "timing parameters ; master ; constraint ARADDRM0 ; Type Maximum ; AWPROTM0 ; AWLOCKM0 ; AWLENM0 ; AWIDM0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "timing parameters ; master ; constraint ARADDRM0 ; Type Maximum ; AWPROTM0 ; AWLOCKM0 ; AWLENM0 ; AWIDM0",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719614000,
        "permanentid" : "af6630e63709cbb1bb48fb366111ad27bbdc9ffd19600f3126e2c5ea2cb9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df188295d1e18d3659f",
        "transactionid" : 861300,
        "title" : "Master port 0 input and output signal timing parameters ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719614945627381,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 1195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 1195,
        "sysdate" : 1648719614000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 70,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719614000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719614945627381,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Master port 0 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-0-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-0-input-and-output-signal-timing-parameters",
      "Excerpt" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output ... Master port 0 inputs and outputs Port name Type Maximum constraint ARADDRM0[31:0] ...",
      "FirstSentences" : "Master port 0 input and output signal timing parameters Table B.3 shows the master port 0 input and output signal timing parameters. Table B.3. Master port 0 inputs and outputs Port name Type ..."
    }, {
      "title" : "Master port 1 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "excerpt" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 ... Master port 1 input and output signal timing parameters Cache Controllers",
      "firstSentences" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 signals except that M0 in the signal names are replaced with M1. Master port 1 input and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "document_number" : "ddi0246",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484083",
          "sysurihash" : "KX6wqrmCsqZXlnGL",
          "urihash" : "KX6wqrmCsqZXlnGL",
          "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "systransactionid" : 861300,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343830987000,
          "topparentid" : 3484083,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372080000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719613000,
          "permanentid" : "4a2958521c15a5f229043d0c8e573d9dd4bdd9931e23bffdaad7ed7adcd1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1df088295d1e18d36543",
          "transactionid" : 861300,
          "title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual ",
          "products" : [ "Cache Controllers" ],
          "date" : 1648719613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0246:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719613953994410,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2195,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719605021,
          "syssize" : 2195,
          "sysdate" : 1648719613000,
          "haslayout" : "1",
          "topparent" : "3484083",
          "label_version" : "r3p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484083,
          "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
          "wordcount" : 175,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0246/h/?lang=en",
          "modified" : 1638977411000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719613953994410,
          "uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en",
        "Excerpt" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007- ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "CoreLink Level 2 Cache Controller L2C-310 Technical Reference Manual Copyright 2007-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Master port 1 input and output signal timing parameters ",
        "document_number" : "ddi0246",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484083",
        "sysurihash" : "GJ0JZa3qr4ñscsno",
        "urihash" : "GJ0JZa3qr4ñscsno",
        "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
        "systransactionid" : 861300,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1343830987000,
        "topparentid" : 3484083,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372080000,
        "sysconcepts" : "signals ; master ; M1 ; M0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
        "attachmentparentid" : 3484083,
        "parentitem" : "5e8e1df088295d1e18d36543",
        "concepts" : "signals ; master ; M1 ; M0",
        "documenttype" : "html",
        "isattachment" : "3484083",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719614000,
        "permanentid" : "46297fe67fac82ce4ba6f8ca6513a1b579c947b16cedfbabb2d2c2a827d0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1df188295d1e18d365a0",
        "transactionid" : 861300,
        "title" : "Master port 1 input and output signal timing parameters ",
        "products" : [ "Cache Controllers" ],
        "date" : 1648719614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0246:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719614885819815,
        "sysisattachment" : "3484083",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484083,
        "size" : 246,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719605021,
        "syssize" : 246,
        "sysdate" : 1648719614000,
        "haslayout" : "1",
        "topparent" : "3484083",
        "label_version" : "r3p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484083,
        "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719614000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1638977411000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719614885819815,
        "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Master port 1 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/master-port-1-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/master-port-1-input-and-output-signal-timing-parameters",
      "Excerpt" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 ... Master port 1 input and output signal timing parameters Cache Controllers",
      "FirstSentences" : "Master port 1 input and output signal timing parameters Master port 1 signals are the same as master port 0 signals except that M0 in the signal names are replaced with M1. Master port 1 input and ..."
    } ],
    "totalNumberOfChildResults" : 97,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Slave port 1 input and output signal timing parameters ",
      "document_number" : "ddi0246",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484083",
      "sysurihash" : "k8eO4Moa65A4mhpA",
      "urihash" : "k8eO4Moa65A4mhpA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
      "systransactionid" : 861300,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1343830987000,
      "topparentid" : 3484083,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372080000,
      "sysconcepts" : "signals ; slave ; timing parameters ; S1 ; S0",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632" ],
      "attachmentparentid" : 3484083,
      "parentitem" : "5e8e1df088295d1e18d36543",
      "concepts" : "signals ; slave ; timing parameters ; S1 ; S0",
      "documenttype" : "html",
      "isattachment" : "3484083",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719615000,
      "permanentid" : "d6d52962dcd45bbbaeb7ca95579d9abb7d5e6f22099d72fc1d27130c9a2c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1df188295d1e18d3659e",
      "transactionid" : 861300,
      "title" : "Slave port 1 input and output signal timing parameters ",
      "products" : [ "Cache Controllers" ],
      "date" : 1648719615000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0246:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719615728049000,
      "sysisattachment" : "3484083",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484083,
      "size" : 242,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719605021,
      "syssize" : 242,
      "sysdate" : 1648719615000,
      "haslayout" : "1",
      "topparent" : "3484083",
      "label_version" : "r3p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484083,
      "content_description" : "This book is written for hardware and software engineers implementing the CoreLink Level 2 Cache Controller into ASIC designs. It provides information to enable designers to integrate the device into a target system as quickly as possible.",
      "wordcount" : 25,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719615000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
      "modified" : 1638977411000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719615728049000,
      "uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
      "syscollection" : "default"
    },
    "Title" : "Slave port 1 input and output signal timing parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0246/h/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0246/h/en/ac-parameters/slave-port-1-input-and-output-signal-timing-parameters",
    "Excerpt" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals ... Slave port 1 input and output signal timing parameters Cache Controllers",
    "FirstSentences" : "Slave port 1 input and output signal timing parameters Slave port 1 signals are the same as slave port 0 signals except that S0 in the signal names are replaced with S1. Slave port 1 input and ..."
  }, {
    "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "excerpt" : "Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2018, 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "firstSentences" : "Arm® Cortex®-A65AE Core Cryptographic Extension Revision: r1p0 Technical Reference Manual Copyright © 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101388_0100_01_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101388/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101388/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101388",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4539716",
        "sysurihash" : "A3sTwYjDb5ryMOR5",
        "urihash" : "A3sTwYjDb5ryMOR5",
        "sysuri" : "https://developer.arm.com/documentation/101388/0100/en",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1613142660000,
        "topparentid" : 4539716,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1616771141000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; industry ; English ; conflicting ; usage guidelines ; corporate logo ; partnership relationship ; Non-Confidential ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649407054000,
        "permanentid" : "abaf61727e662c1a44152c7f6f2c1e13a1dcf0ba80d30f6f581eceb16d35",
        "syslanguage" : [ "English" ],
        "itemid" : "605df845256fc952d8c37826",
        "transactionid" : 866403,
        "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A65AE" ],
        "date" : 1649407054000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101388:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407054274761786,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4798,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406914943,
        "syssize" : 4798,
        "sysdate" : 1649407054000,
        "haslayout" : "1",
        "topparent" : "4539716",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4539716,
        "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65AE" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407054000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101388/0100/?lang=en",
        "modified" : 1643293948000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1649407054274761786,
        "uri" : "https://developer.arm.com/documentation/101388/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101388/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101388/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101388/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65AE Core Cryptographic Extension Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101388",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4539716",
      "sysauthor" : "ARM",
      "sysurihash" : "GñWDCRptRxQEXzPU",
      "urihash" : "GñWDCRptRxQEXzPU",
      "sysuri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A65AE",
      "systransactionid" : 864307,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1613142660000,
      "topparentid" : 4539716,
      "numberofpages" : 21,
      "sysconcepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; provisions ; implementations ; Adobe Acrobat ; conflicting ; acceptance ; applications ; Non-Confidential ; trademark usage",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2566" ],
      "attachmentparentid" : 4539716,
      "parentitem" : "605df845256fc952d8c37826",
      "concepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; written agreement ; export laws ; third party ; provisions ; implementations ; Adobe Acrobat ; conflicting ; acceptance ; applications ; Non-Confidential ; trademark usage",
      "documenttype" : "pdf",
      "isattachment" : "4539716",
      "sysindexeddate" : 1649151023000,
      "permanentid" : "6a01155f13a19eae39d148073294c1362ee8b356ab8fa1008d1a88ba3525",
      "syslanguage" : [ "English" ],
      "itemid" : "605df846256fc952d8c37836",
      "transactionid" : 864307,
      "title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This document describes the optional cryptographic features of the Cortex®-A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "date" : 1649151023000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101388:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151023630349109,
      "sysisattachment" : "4539716",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4539716,
      "size" : 381236,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150852368,
      "syssubject" : "This document describes the optional cryptographic features of the Cortex®-A65AE core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "syssize" : 381236,
      "sysdate" : 1649151023000,
      "topparent" : "4539716",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 4539716,
      "content_description" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 714,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65AE", "Cortex-A|Cortex-A65AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151023000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151023630349109,
      "uri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A65AE Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/605df846256fc952d8c37836",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101388/0100/en/pdf/arm_cortex_a65ae_crypto_trm_101388_0100_01_en.pdf",
    "Excerpt" : "Arm may make changes to this document at any time and without notice. ... Agreement shall prevail. ... Copyright © 2018, 2020, 2021 Arm Limited (or its affiliates). All rights reserved.",
    "FirstSentences" : "Arm® Cortex®-A65AE Core Cryptographic Extension Revision: r1p0 Technical Reference Manual Copyright © 2018, 2020, 2021 Arm Limited or its affiliates. All rights reserved. 101388_0100_01_en Arm® ..."
  }, {
    "title" : "Arbitration",
    "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "excerpt" : "Round robin. ... Interfaces with a lower port number. Minimum hold time If the funnel switches between interfaces, and therefore ATB IDs, this ... A minimum hold time of 4. Figure 6.1.",
    "firstSentences" : "Arbitration The funnel implements two arbitration schemes, which can be used at the same time: Fixed priority. Round robin. Priority values for each ATB slave interface are defined in a 3-bit ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "GbbrD784rSb9OñbR",
        "urihash" : "GbbrD784rSb9OñbR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150682000,
        "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b5ef86e16515cdb7358",
        "transactionid" : 864299,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649150682000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150682741694265,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 4262,
        "sysdate" : 1649150682000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150682000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150682741694265,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
    },
    "childResults" : [ {
      "title" : "APB synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "excerpt" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400",
      "firstSentences" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB synchronous bridge ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "mi0B6F2g2sBl2S6H",
        "urihash" : "mi0B6F2g2sBl2S6H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
        "systransactionid" : 864307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "APB synchronous ; clock domains ; data transfer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "concepts" : "APB synchronous ; clock domains ; data transfer",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151017000,
        "permanentid" : "5517e90339e6522d36d6a60c2956d486b4373eb855a14169026b6e34b39b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b62f86e16515cdb74c8",
        "transactionid" : 864307,
        "title" : "APB synchronous bridge ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649151017000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151017955557329,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 151,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 151,
        "sysdate" : 1649151017000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151017000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151017955557329,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "APB synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-synchronous-bridge",
      "Excerpt" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400",
      "FirstSentences" : "APB synchronous bridge The APB synchronous bridge enables data transfer between two synchronous clock domains. APB synchronous bridge CoreSight SoC-400"
    }, {
      "title" : "Functional interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "excerpt" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB ... ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400",
      "firstSentences" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB slave interface. ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional interfaces ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "sah9wqV2zñb0zI4U",
        "urihash" : "sah9wqV2zñb0zI4U",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
        "systransactionid" : 864307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "functional interfaces ; ATB ; asynchronous bridge",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "concepts" : "functional interfaces ; ATB ; asynchronous bridge",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151017000,
        "permanentid" : "f990711652469d27d4c6211258b0c0e1d4c8090847501805b1fbf76113e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b62f86e16515cdb74e3",
        "transactionid" : 864307,
        "title" : "Functional interfaces ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649151017000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151017742675836,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 197,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 197,
        "sysdate" : 1649151017000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151017000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151017742675836,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
        "syscollection" : "default"
      },
      "Title" : "Functional interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-asynchronous-bridge/Functional-interfaces",
      "Excerpt" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB ... ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400",
      "FirstSentences" : "Functional interfaces The ATB asynchronous bridge has the following functional interfaces: ATB slave interface. ATB master interface. A non-configurable LPI. Functional interfaces CoreSight SoC-400"
    }, {
      "title" : "Low-power features",
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "excerpt" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power ...",
      "firstSentences" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power state ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "ddi0480",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5033024",
          "sysurihash" : "GbbrD784rSb9OñbR",
          "urihash" : "GbbrD784rSb9OñbR",
          "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1429786403000,
          "topparentid" : 5033024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602698078000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150682000,
          "permanentid" : "a5b0f922d2e5250c7753dd3c5a87067a28df805d4db3b92bbbaf0ebb87b7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f873b5ef86e16515cdb7358",
          "transactionid" : 864299,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649150682000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0480:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150682741694265,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4262,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150616471,
          "syssize" : 4262,
          "sysdate" : 1649150682000,
          "haslayout" : "1",
          "topparent" : "5033024",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5033024,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150682000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0480/g/?lang=en",
          "modified" : 1639134575000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150682741694265,
          "uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 04 November 2011 First release for r0p0 Revision B 16 April 2012 First ...",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Low-power features ",
        "document_number" : "ddi0480",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5033024",
        "sysurihash" : "1SgAb3Y5G4fmxgva",
        "urihash" : "1SgAb3Y5G4fmxgva",
        "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
        "systransactionid" : 864307,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1429786403000,
        "topparentid" : 5033024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602698078000,
        "sysconcepts" : "master interface ; low-power state ; power controller ; bridge ; transactions ; LPI ; cactive HIGH ; wake-up request ; APB asynchronous",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 5033024,
        "parentitem" : "5f873b5ef86e16515cdb7358",
        "concepts" : "master interface ; low-power state ; power controller ; bridge ; transactions ; LPI ; cactive HIGH ; wake-up request ; APB asynchronous",
        "documenttype" : "html",
        "isattachment" : "5033024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649151017000,
        "permanentid" : "799553f81bc7e41a4ad7c82e36b4c12849adb8d478066f9120af96bce597",
        "syslanguage" : [ "English" ],
        "itemid" : "5f873b62f86e16515cdb74c7",
        "transactionid" : 864307,
        "title" : "Low-power features ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649151017000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0480:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649151017696949303,
        "sysisattachment" : "5033024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5033024,
        "size" : 782,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150616471,
        "syssize" : 782,
        "sysdate" : 1649151017000,
        "haslayout" : "1",
        "topparent" : "5033024",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5033024,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
        "wordcount" : 62,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649151017000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
        "modified" : 1639134575000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649151017696949303,
        "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
        "syscollection" : "default"
      },
      "Title" : "Low-power features",
      "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/APB-Interconnect-Components/APB-asynchronous-bridge/Low-power-features",
      "Excerpt" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power ...",
      "FirstSentences" : "Low-power features The APB asynchronous bridge supports an optional LPI to a power controller. The power controller can request the master interface of the bridge to go into low-power state ..."
    } ],
    "totalNumberOfChildResults" : 531,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arbitration ",
      "document_number" : "ddi0480",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5033024",
      "sysurihash" : "JCJ63BFwnEPwT61k",
      "urihash" : "JCJ63BFwnEPwT61k",
      "sysuri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
      "systransactionid" : 864307,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1429786403000,
      "topparentid" : 5033024,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602698078000,
      "sysconcepts" : "arbitration schemes ; priority ; interfaces ; slave ; funnel ; Control register ; ports ; reset ; minimum hold ; valid trace ; previously selected ; transactions ; pending transfer ; insufficient ; inefficiency",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
      "attachmentparentid" : 5033024,
      "parentitem" : "5f873b5ef86e16515cdb7358",
      "concepts" : "arbitration schemes ; priority ; interfaces ; slave ; funnel ; Control register ; ports ; reset ; minimum hold ; valid trace ; previously selected ; transactions ; pending transfer ; insufficient ; inefficiency",
      "documenttype" : "html",
      "isattachment" : "5033024",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649151017000,
      "permanentid" : "3bb1cbb577fe3b820d88a9ca712a787b7ff117e58250725a52b667631d7d",
      "syslanguage" : [ "English" ],
      "itemid" : "5f873b62f86e16515cdb74d6",
      "transactionid" : 864307,
      "title" : "Arbitration ",
      "products" : [ "CoreSight SoC-400" ],
      "date" : 1649151017000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0480:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649151017913077699,
      "sysisattachment" : "5033024",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5033024,
      "size" : 3651,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150616471,
      "syssize" : 3651,
      "sysdate" : 1649151017000,
      "haslayout" : "1",
      "topparent" : "5033024",
      "label_version" : "r3p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5033024,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight SoC-400 components.",
      "wordcount" : 189,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649151017000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
      "modified" : 1639134575000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649151017913077699,
      "uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
      "syscollection" : "default"
    },
    "Title" : "Arbitration",
    "Uri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0480/g/ATB-Interconnect-Components/ATB-funnel/Arbitration?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0480/g/en/ATB-Interconnect-Components/ATB-funnel/Arbitration",
    "Excerpt" : "Round robin. ... Interfaces with a lower port number. Minimum hold time If the funnel switches between interfaces, and therefore ATB IDs, this ... A minimum hold time of 4. Figure 6.1.",
    "FirstSentences" : "Arbitration The funnel implements two arbitration schemes, which can be used at the same time: Fixed priority. Round robin. Priority values for each ATB slave interface are defined in a 3-bit ..."
  }, {
    "title" : "Arm Neoverse N1 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "excerpt" : "First release for r1p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No license, express or implied, by estoppel or otherwise to any intellectual property ...",
    "firstSentences" : "Arm® Neoverse™ N1 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100616_0401_00_en Arm® Neoverse™ N1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "document_number" : "100616",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874101",
        "sysurihash" : "SEos4PIbDcZñahpQ",
        "urihash" : "SEos4PIbDcZñahpQ",
        "sysuri" : "https://developer.arm.com/documentation/100616/0401/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599478786000,
        "topparentid" : 3874101,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479120000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649147546000,
        "permanentid" : "cd0c05c1d6e879e9a4f10dc2eaac13fce6ee2cb32430e2d14021e521d6d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f561d50235b3560a01e03b3",
        "transactionid" : 864235,
        "title" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649147546000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100616:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147546776594123,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147179207,
        "syssize" : 181,
        "sysdate" : 1649147546000,
        "haslayout" : "1",
        "topparent" : "3874101",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874101,
        "content_description" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features. ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147546000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100616/0401/?lang=en",
        "modified" : 1645003201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147546776594123,
        "uri" : "https://developer.arm.com/documentation/100616/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "Excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1"
    },
    "childResults" : [ {
      "title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "document_number" : "100616",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874101",
        "sysurihash" : "SEos4PIbDcZñahpQ",
        "urihash" : "SEos4PIbDcZñahpQ",
        "sysuri" : "https://developer.arm.com/documentation/100616/0401/en",
        "systransactionid" : 864235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599478786000,
        "topparentid" : 3874101,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479120000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649147546000,
        "permanentid" : "cd0c05c1d6e879e9a4f10dc2eaac13fce6ee2cb32430e2d14021e521d6d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f561d50235b3560a01e03b3",
        "transactionid" : 864235,
        "title" : "Arm Neoverse N1 Core Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649147546000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100616:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147546776594123,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 181,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147179207,
        "syssize" : 181,
        "sysdate" : 1649147546000,
        "haslayout" : "1",
        "topparent" : "3874101",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874101,
        "content_description" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features. ",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147546000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100616/0401/?lang=en",
        "modified" : 1645003201000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147546776594123,
        "uri" : "https://developer.arm.com/documentation/100616/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100616/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100616/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100616/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en",
      "Excerpt" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse N1 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Neoverse N1 Core Technical Reference Manual Neoverse-N1"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Neoverse N1 Core Technical Reference Manual ",
      "document_number" : "100616",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3874101",
      "sysauthor" : "ARM",
      "sysurihash" : "nCG2116vEbyVZIyh",
      "urihash" : "nCG2116vEbyVZIyh",
      "sysuri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Neoverse N1, project, ares",
      "systransactionid" : 864235,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599478786000,
      "topparentid" : 3874101,
      "numberofpages" : 630,
      "sysconcepts" : "registers ; functional groups ; instructions ; configuration notes ; architecture profile ; reset ; EL1 ; translations ; arm ; Neoverse N1 ; Reference Manual Armv8 ; interfaces ; Exception level ; cores ; N1 cores ; Manual Armv8",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3874101,
      "parentitem" : "5f561d50235b3560a01e03b3",
      "concepts" : "registers ; functional groups ; instructions ; configuration notes ; architecture profile ; reset ; EL1 ; translations ; arm ; Neoverse N1 ; Reference Manual Armv8 ; interfaces ; Exception level ; cores ; N1 cores ; Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "3874101",
      "sysindexeddate" : 1649147552000,
      "permanentid" : "0d268dee5f199043e03753598f7d262b056939cc136fc120f908e90dca5e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f561d50235b3560a01e03b5",
      "transactionid" : 864235,
      "title" : "Arm Neoverse N1 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649147551000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100616:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147551753511424,
      "sysisattachment" : "3874101",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3874101,
      "size" : 2544766,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147180528,
      "syssubject" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2544766,
      "sysdate" : 1649147551000,
      "topparent" : "3874101",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3874101,
      "content_description" : "This Technical Reference Manual is for the Neoverse N1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features. ",
      "wordcount" : 5202,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147552000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147551753511424,
      "uri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse N1 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f561d50235b3560a01e03b5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100616/0401/en/pdf/arm_neoverse_n1_trm_100616_0401_00_en.pdf",
    "Excerpt" : "First release for r1p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No license, express or implied, by estoppel or otherwise to any intellectual property ...",
    "FirstSentences" : "Arm® Neoverse™ N1 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100616_0401_00_en Arm® Neoverse™ N1 Core Technical ..."
  }, {
    "title" : "AC Parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "excerpt" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters.",
    "firstSentences" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters. AC Parameters L2C-210 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "L210 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
      "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
      "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "L210 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "fgwghlvXcgKGWcti",
        "urihash" : "fgwghlvXcgKGWcti",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715611000,
        "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2522fd977155116a56a0",
        "transactionid" : 861219,
        "title" : "L210 Cache Controller Technical Reference Manual ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715611000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715611574997041,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3632,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 3632,
        "sysdate" : 1648715611000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 272,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715611000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715611574997041,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "syscollection" : "default"
      },
      "Title" : "L210 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
      "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
      "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Cache controller interface signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "excerpt" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered ... Cache controller interface signal timing parameters L2C-210 AHB L2 Cache controller",
      "firstSentences" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered signals Unregistered signals. Cache controller interface signal timing parameters L2C-210 AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cache controller interface signal timing parameters ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "uDErdfmuð9OWJbrU",
        "urihash" : "uDErdfmuð9OWJbrU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "timing parameters ; controller interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "timing parameters ; controller interface",
        "documenttype" : "html",
        "isattachment" : "3487179",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715618000,
        "permanentid" : "ec700f25c0f3fb7378eda8ab699abf911d7af86dbeb2e0a84163f79b7a4d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2524fd977155116a57e4",
        "transactionid" : 861219,
        "title" : "Cache controller interface signal timing parameters ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715618000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715618242471567,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 215,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 215,
        "sysdate" : 1648715618000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715618242471567,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Cache controller interface signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters/cache-controller-interface-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters/cache-controller-interface-signal-timing-parameters",
      "Excerpt" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered ... Cache controller interface signal timing parameters L2C-210 AHB L2 Cache controller",
      "FirstSentences" : "Cache controller interface signal timing parameters Signal timing parameters are given in: Registered signals Unregistered signals. Cache controller interface signal timing parameters L2C-210 AHB ..."
    }, {
      "title" : "L210 Cache Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "excerpt" : "B ... Preventing or reducing cache pollution section rewritten. ... Section E.2.2 only relevant to ARM926 revisions r0p0-r0p4, fixed from r0p5 ... R0p4 updates. Section 1.5 corrected.",
      "firstSentences" : "L210 Cache Controller Revision r0p5 Technical Reference Manual Copyright © 2003-2006 ARM Limited. All rights reserved. ARM DDI 0284G ii Date May 2003 June 2003 October 2003 23 April 2004 27 May 2005",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "L210 Cache Controller Technical Reference Manual ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "yC4SGiEBuDSeceAI",
        "urihash" : "yC4SGiEBuDSeceAI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
        "keywords" : "ARML210, Level 2 Cache Controller",
        "systransactionid" : 861219,
        "copyright" : "Copyright © 2003-2006 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "numberofpages" : 166,
        "sysconcepts" : "cache controller ; ARM Limited ; transactions ; signals ; master ports ; event monitor ; associativity ; RAM interfaces ; memory ; configurations ; addressing ; maintenance operations ; Programmer ; base address ; slave ports ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "cache controller ; ARM Limited ; transactions ; signals ; master ports ; event monitor ; associativity ; RAM interfaces ; memory ; configurations ; addressing ; maintenance operations ; Programmer ; base address ; slave ports ; shows",
        "documenttype" : "pdf",
        "isattachment" : "3487179",
        "sysindexeddate" : 1648715614000,
        "permanentid" : "a7f0f911f70cbdb883a91ffc497abdf3f001d85fb548eefe8ccc8ef130b3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2524fd977155116a583c",
        "transactionid" : 861219,
        "title" : "L210 Cache Controller Technical Reference Manual ",
        "date" : 1648715613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715613906379707,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 968083,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715606699,
        "syssize" : 968083,
        "sysdate" : 1648715613000,
        "topparent" : "3487179",
        "author" : "ARM Limited",
        "label_version" : "r0p5",
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 2186,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715614000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715613906379707,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
        "syscollection" : "default"
      },
      "Title" : "L210 Cache Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e2524fd977155116a583c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/pdf/DDI0284.pdf",
      "Excerpt" : "B ... Preventing or reducing cache pollution section rewritten. ... Section E.2.2 only relevant to ARM926 revisions r0p0-r0p4, fixed from r0p5 ... R0p4 updates. Section 1.5 corrected.",
      "FirstSentences" : "L210 Cache Controller Revision r0p5 Technical Reference Manual Copyright © 2003-2006 ARM Limited. All rights reserved. ARM DDI 0284G ii Date May 2003 June 2003 October 2003 23 April 2004 27 May 2005"
    }, {
      "title" : "MBIST testing of cache controller data parity RAM",
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "excerpt" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache ... Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the data ...",
      "firstSentences" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache controller. Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L210 Cache Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "firstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L210 Cache Controller Technical Reference Manual ",
          "document_number" : "ddi0284",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3487179",
          "sysurihash" : "fgwghlvXcgKGWcti",
          "urihash" : "fgwghlvXcgKGWcti",
          "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "systransactionid" : 861219,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176315830000,
          "topparentid" : 3487179,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373922000,
          "sysconcepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; bursts ; Limited ; hardware provided ; L210 Clocking ; cache pollution ; Minor modifications ; latency signals ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715611000,
          "permanentid" : "ede232a58871e3c6a7a4bc14c022ebac171356949c0d962f267065980e6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2522fd977155116a56a0",
          "transactionid" : 861219,
          "title" : "L210 Cache Controller Technical Reference Manual ",
          "products" : [ "L2C-210 AHB L2 Cache controller" ],
          "date" : 1648715611000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0284:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715611574997041,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715604771,
          "syssize" : 3632,
          "sysdate" : 1648715611000,
          "haslayout" : "1",
          "topparent" : "3487179",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3487179,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
          "wordcount" : 272,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715611000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0284/g/?lang=en",
          "modified" : 1638978192000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715611574997041,
          "uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
          "syscollection" : "default"
        },
        "Title" : "L210 Cache Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en",
        "Excerpt" : "Preventing or reducing cache pollution section rewritten. Sections on L210 Clocking, Idle, disabled states moved to chapter 4. ... Default value for HMASTERM0 removed. ... Table 2-4 added.",
        "FirstSentences" : "Cache Controller Technical Reference Manual Copyright 2003-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MBIST testing of cache controller data parity RAM ",
        "document_number" : "ddi0284",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3487179",
        "sysurihash" : "ASG3KlfDMq9gbIE8",
        "urihash" : "ASG3KlfDMq9gbIE8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
        "systransactionid" : 861219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176315830000,
        "topparentid" : 3487179,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373922000,
        "sysconcepts" : "parity RAM ; cache controller ; MBIST ; shows ; cycles ; address ranges ; chip ; pipeline",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3487179,
        "parentitem" : "5e8e2522fd977155116a56a0",
        "concepts" : "parity RAM ; cache controller ; MBIST ; shows ; cycles ; address ranges ; chip ; pipeline",
        "documenttype" : "html",
        "isattachment" : "3487179",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715612000,
        "permanentid" : "f818d40cc7e9de014393ec13311d04499bcdb9570d62b866bfbf7642b48b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2523fd977155116a57a4",
        "transactionid" : 861219,
        "title" : "MBIST testing of cache controller data parity RAM ",
        "products" : [ "L2C-210 AHB L2 Cache controller" ],
        "date" : 1648715612000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0284:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715612517480661,
        "sysisattachment" : "3487179",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3487179,
        "size" : 1644,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715604771,
        "syssize" : 1644,
        "sysdate" : 1648715612000,
        "haslayout" : "1",
        "topparent" : "3487179",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3487179,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715612000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
        "modified" : 1638978192000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715612517480661,
        "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
        "syscollection" : "default"
      },
      "Title" : "MBIST testing of cache controller data parity RAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/design-for-test/memory-built-in-self-test--mbist/mbist-testing-of-cache-controller-data-parity-ram",
      "Excerpt" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache ... Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the data ...",
      "FirstSentences" : "MBIST testing of cache controller data parity RAM There is one data parity RAM associated with the cache controller. Table 5.3 shows the address ranges of MBISTADDR and MBISTDIN used to test the ..."
    } ],
    "totalNumberOfChildResults" : 100,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AC Parameters ",
      "document_number" : "ddi0284",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3487179",
      "sysurihash" : "4daSWDDqOo2ZSyñm",
      "urihash" : "4daSWDDqOo2ZSyñm",
      "sysuri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
      "systransactionid" : 861219,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176315830000,
      "topparentid" : 3487179,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373922000,
      "sysconcepts" : "timing parameters ; Cache controller",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 3487179,
      "parentitem" : "5e8e2522fd977155116a56a0",
      "concepts" : "timing parameters ; Cache controller",
      "documenttype" : "html",
      "isattachment" : "3487179",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715618000,
      "permanentid" : "457dc5ffe5faef473e4d65589136a7ad76ab94d816463bc410d4a5e95cce",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2524fd977155116a57e3",
      "transactionid" : 861219,
      "title" : "AC Parameters ",
      "products" : [ "L2C-210 AHB L2 Cache controller" ],
      "date" : 1648715618000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0284:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715618646362312,
      "sysisattachment" : "3487179",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3487179,
      "size" : 219,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715604771,
      "syssize" : 219,
      "sysdate" : 1648715618000,
      "haslayout" : "1",
      "topparent" : "3487179",
      "label_version" : "r0p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3487179,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell L210 Level 2 Cache Controller (L210). For purposes of this manual the cache controller refers to the L210 Cache Controller.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715618000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0284/g/ac-parameters?lang=en",
      "modified" : 1638978192000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715618646362312,
      "uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
      "syscollection" : "default"
    },
    "Title" : "AC Parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0284/g/ac-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0284/g/en/ac-parameters",
    "Excerpt" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters.",
    "FirstSentences" : "Appendix B. AC Parameters This appendix describes the cache controller AC parameters. It contains the following section: Cache controller interface signal timing parameters. AC Parameters L2C-210 ..."
  }, {
    "title" : "AC characteristics",
    "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "clickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
    "firstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "qñSBdXE80JZZlcr3",
        "urihash" : "qñSBdXE80JZZlcr3",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147074000,
        "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea9540f9931941038df313f",
        "transactionid" : 864226,
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147074000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147074180654057,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 5188,
        "sysdate" : 1649147074000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147074000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147074180654057,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Electrical Specifications",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "excerpt" : "Appendix C. Electrical Specifications This appendix contains the electrical specification ... It contains the following section: AC characteristics. Electrical Specifications Cortex-A15",
      "firstSentences" : "Appendix C. Electrical Specifications This appendix contains the electrical specification for the daughterboard. It contains the following section: AC characteristics. Electrical Specifications ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Electrical Specifications ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "Fn0eRQVjte3VñEeD",
        "urihash" : "Fn0eRQVjte3VñEeD",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "electrical specification ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "electrical specification ; daughterboard",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147169000,
        "permanentid" : "7d563d873d9b7d8b2909ae78bd9f003125c83b33d7e21a19ce9427e241f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea954109931941038df3190",
        "transactionid" : 864227,
        "title" : "Electrical Specifications ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147169000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147169477057345,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 204,
        "sysdate" : 1649147169000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147169000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/electrical-specifications?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147169477057345,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
        "syscollection" : "default"
      },
      "Title" : "Electrical Specifications",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications",
      "Excerpt" : "Appendix C. Electrical Specifications This appendix contains the electrical specification ... It contains the following section: AC characteristics. Electrical Specifications Cortex-A15",
      "FirstSentences" : "Appendix C. Electrical Specifications This appendix contains the electrical specification for the daughterboard. It contains the following section: AC characteristics. Electrical Specifications ..."
    }, {
      "title" : "External clocks",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "excerpt" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 ... Between the CoreTile Express A15\\u00D72 daughterboard and the optional FPGA ...",
      "firstSentences" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 daughterboard and the motherboard. Between the CoreTile Express A15\\u00D72 daughterboard ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "External clocks ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "64IBW6C35iKeDQrB",
        "urihash" : "64IBW6C35iKeDQrB",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "external clocks ; test chip ; u00D72 daughterboard ; Express A15 ; motherboard ; signals ; Reference Manual ; optimum timing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "external clocks ; test chip ; u00D72 daughterboard ; Express A15 ; motherboard ; signals ; Reference Manual ; optimum timing",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147128000,
        "permanentid" : "8049009939462f71cfbc84e9975c619de07661308e1f64f5a90fb9dba299",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea954109931941038df3167",
        "transactionid" : 864227,
        "title" : "External clocks ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147128000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147128237985033,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 984,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 984,
        "sysdate" : 1649147128000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147128000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147128237985033,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
        "syscollection" : "default"
      },
      "Title" : "External clocks",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/external-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/external-clocks",
      "Excerpt" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 ... Between the CoreTile Express A15\\u00D72 daughterboard and the optional FPGA ...",
      "FirstSentences" : "External clocks Table 2.9 shows the external clocks that connect: Between the CoreTile Express A15\\u00D72 daughterboard and the motherboard. Between the CoreTile Express A15\\u00D72 daughterboard ..."
    }, {
      "title" : "Daughterboard programmable clock generators",
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "clickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "excerpt" : "If you select SYSCLK as the source for FCLK, the Cortex-A15 CPU cores operates ... See Figure 2.10. ... Default DDRCLK to OSCCLK 8 ratio: 8:1. ... See Figure 2.14 and Test chip SCC Register 9.",
      "firstSentences" : "Daughterboard programmable clock generators This section describes the daughterboard clock generators and the clocks that the test chip generates from them to drive the on-chip systems. The SCC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "document_number" : "dui0604",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3639168",
          "sysurihash" : "qñSBdXE80JZZlcr3",
          "urihash" : "qñSBdXE80JZZlcr3",
          "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481891426000,
          "topparentid" : 3639168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588155407000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147074000,
          "permanentid" : "8e568130d7ee8d388d745c5f9bcdaefa0f9008075d962e4e1e115566c212",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea9540f9931941038df313f",
          "transactionid" : 864226,
          "title" : "ARM CoreTile Express A15x2 Technical Reference Manual ",
          "products" : [ "Cortex-A15" ],
          "date" : 1649147074000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0604:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147074180654057,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5188,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146860600,
          "syssize" : 5188,
          "sysdate" : 1649147074000,
          "haslayout" : "1",
          "topparent" : "3639168",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3639168,
          "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147074000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0604/f/?lang=en",
          "modified" : 1642171522000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147074180654057,
          "uri" : "https://developer.arm.com/documentation/dui0604/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A15x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM CoreTile Express A15x2 Technical Reference Manual Cortex-A15 MPCore (V2P-CA15) Copyright 2011-2013, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Daughterboard programmable clock generators ",
        "document_number" : "dui0604",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3639168",
        "sysurihash" : "53NmyHTAxAtevRTM",
        "urihash" : "53NmyHTAxAtevRTM",
        "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481891426000,
        "topparentid" : 3639168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588155407000,
        "sysconcepts" : "test chips ; operating frequencies ; clocks ; dividers ; daughterboard ; A15 ; select ; pad interface ; memory controller ; resolution ; connection ; temperature ; nearest usable ; absolute accuracy ; AXI domain ; simulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
        "attachmentparentid" : 3639168,
        "parentitem" : "5ea9540f9931941038df313f",
        "concepts" : "test chips ; operating frequencies ; clocks ; dividers ; daughterboard ; A15 ; select ; pad interface ; memory controller ; resolution ; connection ; temperature ; nearest usable ; absolute accuracy ; AXI domain ; simulations",
        "documenttype" : "html",
        "isattachment" : "3639168",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147125000,
        "permanentid" : "a2b89a92b0e43cee1887f040589d846d26944a38a1fbf03047be4adb3399",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea954109931941038df3165",
        "transactionid" : 864227,
        "title" : "Daughterboard programmable clock generators ",
        "products" : [ "Cortex-A15" ],
        "date" : 1649147125000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0604:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147125600252831,
        "sysisattachment" : "3639168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3639168,
        "size" : 4200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146860600,
        "syssize" : 4200,
        "sysdate" : 1649147125000,
        "haslayout" : "1",
        "topparent" : "3639168",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3639168,
        "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
        "wordcount" : 211,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147125000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
        "modified" : 1642171522000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147125600252831,
        "uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
        "syscollection" : "default"
      },
      "Title" : "Daughterboard programmable clock generators",
      "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/hardware-description/clocks/daughterboard-programmable-clock-generators?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/hardware-description/clocks/daughterboard-programmable-clock-generators",
      "Excerpt" : "If you select SYSCLK as the source for FCLK, the Cortex-A15 CPU cores operates ... See Figure 2.10. ... Default DDRCLK to OSCCLK 8 ratio: 8:1. ... See Figure 2.14 and Test chip SCC Register 9.",
      "FirstSentences" : "Daughterboard programmable clock generators This section describes the daughterboard clock generators and the clocks that the test chip generates from them to drive the on-chip systems. The SCC ..."
    } ],
    "totalNumberOfChildResults" : 84,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AC characteristics ",
      "document_number" : "dui0604",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3639168",
      "sysurihash" : "r2ytH1OW7lPPIHzw",
      "urihash" : "r2ytH1OW7lPPIHzw",
      "sysuri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
      "systransactionid" : 864227,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1481891426000,
      "topparentid" : 3639168,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588155407000,
      "sysconcepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; Master AXI ; Parameter Symbol Minimum Maximum ; AC characteristics ; reading lists ; reference manual",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578" ],
      "attachmentparentid" : 3639168,
      "parentitem" : "5ea9540f9931941038df313f",
      "concepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; Master AXI ; Parameter Symbol Minimum Maximum ; AC characteristics ; reading lists ; reference manual",
      "documenttype" : "html",
      "isattachment" : "3639168",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147169000,
      "permanentid" : "5c58ab2e6528aa505a166e193a608492e98a0dafa3c41e577f9459eea11c",
      "syslanguage" : [ "English" ],
      "itemid" : "5ea954109931941038df3191",
      "transactionid" : 864227,
      "title" : "AC characteristics ",
      "products" : [ "Cortex-A15" ],
      "date" : 1649147169000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0604:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147169639620840,
      "sysisattachment" : "3639168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3639168,
      "size" : 1329,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146860600,
      "syssize" : 1329,
      "sysdate" : 1649147169000,
      "haslayout" : "1",
      "topparent" : "3639168",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3639168,
      "content_description" : "This book is for the CoreTile Express A152 daughterboard.",
      "wordcount" : 108,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147169000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
      "modified" : 1642171522000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147169639620840,
      "uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
      "syscollection" : "default"
    },
    "Title" : "AC characteristics",
    "Uri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "ClickUri" : "https://developer.arm.com/documentation/dui0604/f/electrical-specifications/ac-characteristics?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0604/f/en/electrical-specifications/ac-characteristics",
    "Excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
    "FirstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ..."
  }, {
    "title" : "ARM940T Technical Reference manual",
    "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "excerpt" : "",
    "firstSentences" : null,
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM940T Technical Reference manual",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference manual ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "MRIO93Pðyp838ooa",
        "urihash" : "MRIO93Pðyp838ooa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147168000,
        "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2b88295d1e18d368fe",
        "transactionid" : 864227,
        "title" : "ARM940T Technical Reference manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649147168000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147168111602926,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1891,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853239,
        "syssize" : 1891,
        "sysdate" : 1649147168000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147168000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147168111602926,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    },
    "childResults" : [ {
      "title" : "ARM940T Technical Reference manual",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference manual ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "MRIO93Pðyp838ooa",
        "urihash" : "MRIO93Pðyp838ooa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147168000,
        "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2b88295d1e18d368fe",
        "transactionid" : 864227,
        "title" : "ARM940T Technical Reference manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649147168000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147168111602926,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1891,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853239,
        "syssize" : 1891,
        "sysdate" : 1649147168000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147168000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147168111602926,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    }, {
      "title" : "External coprocessors",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "excerpt" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline ... As each instruction arrives from memory, it enters both the ARM pipeline and the ...",
      "firstSentences" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline follower in the coprocessor. As each instruction arrives from memory, it enters both the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference manual",
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference manual ",
          "document_number" : "ddi0092",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483920",
          "sysurihash" : "MRIO93Pðyp838ooa",
          "urihash" : "MRIO93Pðyp838ooa",
          "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "systransactionid" : 864227,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180614071000,
          "topparentid" : 3483920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372139000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147168000,
          "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e2b88295d1e18d368fe",
          "transactionid" : 864227,
          "title" : "ARM940T Technical Reference manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649147168000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0092:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147168111602926,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1891,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146853239,
          "syssize" : 1891,
          "sysdate" : 1649147168000,
          "haslayout" : "1",
          "topparent" : "3483920",
          "label_version" : "0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483920,
          "content_description" : "This document is a reference manual for the ARM940T.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147168000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0092/b/?lang=en",
          "modified" : 1638964579000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147168111602926,
          "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "External coprocessors ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "etSFC9O4j0uñBL9z",
        "urihash" : "etSFC9O4j0uñBL9z",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "coprocessors ; ARM940T pipeline ; instructions ; data operations ; clock ; nCPWAIT ; signals ; rising edge ; critical path",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3483920,
        "parentitem" : "5e8e1e2b88295d1e18d368fe",
        "concepts" : "coprocessors ; ARM940T pipeline ; instructions ; data operations ; clock ; nCPWAIT ; signals ; rising edge ; critical path",
        "documenttype" : "html",
        "isattachment" : "3483920",
        "sysindexeddate" : 1649147167000,
        "permanentid" : "04655e51ef2996625a2e1b12ae98576a856c230e213ceb0af92cceab98e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2c88295d1e18d36948",
        "transactionid" : 864227,
        "title" : "External coprocessors ",
        "products" : [ "ARM940T" ],
        "date" : 1649147167000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147167125685257,
        "sysisattachment" : "3483920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483920,
        "size" : 1635,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853228,
        "syssize" : 1635,
        "sysdate" : 1649147167000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 123,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147167000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147167125685257,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
        "syscollection" : "default"
      },
      "Title" : "External coprocessors",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "Excerpt" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline ... As each instruction arrives from memory, it enters both the ARM pipeline and the ...",
      "FirstSentences" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline follower in the coprocessor. As each instruction arrives from memory, it enters both the ..."
    }, {
      "title" : "JTAG and TAP controller signals",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "excerpt" : "SHCLK1BS is used to clock the master half of the external scan cells. ... The JTAG clock (the test clock). ... TCK1 is HIGH when TCK is HIGH, although there is a slight phase lag due to the ...",
      "firstSentences" : "JTAG and TAP controller signals Name Direction Description DRIVEOUTBS Output Boundary Scan Cell Enable. This signal is used to control the multiplexers in the scan cells of an external boundary ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference manual",
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference manual ",
          "document_number" : "ddi0092",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483920",
          "sysurihash" : "MRIO93Pðyp838ooa",
          "urihash" : "MRIO93Pðyp838ooa",
          "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "systransactionid" : 864227,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180614071000,
          "topparentid" : 3483920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372139000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147168000,
          "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e2b88295d1e18d368fe",
          "transactionid" : 864227,
          "title" : "ARM940T Technical Reference manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649147168000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0092:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147168111602926,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1891,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146853239,
          "syssize" : 1891,
          "sysdate" : 1649147168000,
          "haslayout" : "1",
          "topparent" : "3483920",
          "label_version" : "0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483920,
          "content_description" : "This document is a reference manual for the ARM940T.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147168000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0092/b/?lang=en",
          "modified" : 1638964579000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147168111602926,
          "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "JTAG and TAP controller signals ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "rXBRY9JSGTSliQTa",
        "urihash" : "rXBRY9JSGTSliQTa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "boundary scan ; Tap Controller ; pulse generated ; TCK2 ; instruction ; serial data ; falling edge ; phase lag ; connection ; device operation ; Mode Select",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3483920,
        "parentitem" : "5e8e1e2b88295d1e18d368fe",
        "concepts" : "boundary scan ; Tap Controller ; pulse generated ; TCK2 ; instruction ; serial data ; falling edge ; phase lag ; connection ; device operation ; Mode Select",
        "documenttype" : "html",
        "isattachment" : "3483920",
        "sysindexeddate" : 1649147167000,
        "permanentid" : "d9e62f0eb09f1ad62463ab5271da5369fcac8e765ce0a23e1119887d0a65",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2c88295d1e18d3699d",
        "transactionid" : 864227,
        "title" : "JTAG and TAP controller signals ",
        "products" : [ "ARM940T" ],
        "date" : 1649147166000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147166989340169,
        "sysisattachment" : "3483920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483920,
        "size" : 4801,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853208,
        "syssize" : 4801,
        "sysdate" : 1649147166000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 167,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147167000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147166989340169,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
        "syscollection" : "default"
      },
      "Title" : "JTAG and TAP controller signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "Excerpt" : "SHCLK1BS is used to clock the master half of the external scan cells. ... The JTAG clock (the test clock). ... TCK1 is HIGH when TCK is HIGH, although there is a slight phase lag due to the ...",
      "FirstSentences" : "JTAG and TAP controller signals Name Direction Description DRIVEOUTBS Output Boundary Scan Cell Enable. This signal is used to control the multiplexers in the scan cells of an external boundary ..."
    } ],
    "totalNumberOfChildResults" : 162,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM940T Technical Reference manual ",
      "document_number" : "ddi0092",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3483920",
      "sysurihash" : "UUP9peV8MFsHk2hH",
      "urihash" : "UUP9peV8MFsHk2hH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
      "systransactionid" : 864227,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180614071000,
      "topparentid" : 3483920,
      "numberofpages" : 184,
      "sysconcepts" : "instructions ; coprocessors ; protection unit ; registers ; ARM940T ; processor core ; Copyright ARM ; Tap Controller ; scan chains ; caches ; connections ; debugging ; controller ; CP15 ; reset ; control register",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
      "attachmentparentid" : 3483920,
      "parentitem" : "5e8e1e2b88295d1e18d368fe",
      "concepts" : "instructions ; coprocessors ; protection unit ; registers ; ARM940T ; processor core ; Copyright ARM ; Tap Controller ; scan chains ; caches ; connections ; debugging ; controller ; CP15 ; reset ; control register",
      "documenttype" : "pdf",
      "isattachment" : "3483920",
      "sysindexeddate" : 1649147169000,
      "permanentid" : "dcceb65c8271719c69a8e3f130b94957e894d58572b54416edfe5ea05502",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1e2d88295d1e18d369c7",
      "transactionid" : 864227,
      "title" : "ARM940T Technical Reference manual ",
      "date" : 1649147169000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0092:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147169356580005,
      "sysisattachment" : "3483920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3483920,
      "size" : 1162173,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146855942,
      "syssize" : 1162173,
      "sysdate" : 1649147169000,
      "topparent" : "3483920",
      "label_version" : "0",
      "systopparentid" : 3483920,
      "content_description" : "This document is a reference manual for the ARM940T.",
      "wordcount" : 2436,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147169000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147169356580005,
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM940T Technical Reference manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "Excerpt" : "",
    "FirstSentences" : null
  }, {
    "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
    "excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "excerpt" : "",
      "firstSentences" : null,
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
        "excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
          "document_number" : "ddi0147",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3684376",
          "sysurihash" : "ZmmPFB26iORfqxRC",
          "urihash" : "ZmmPFB26iORfqxRC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1168390861000,
          "topparentid" : 3684376,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590762872000,
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649147080000,
          "permanentid" : "a941769f5cc47c741ba8ce7d9278cf3978d6db26d126f35685bb3ef88929",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed11d78ca06a95ce53f9047",
          "transactionid" : 864226,
          "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649147080000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0147:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147080072700108,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 237,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146806834,
          "syssize" : 237,
          "sysdate" : 1649147080000,
          "haslayout" : "1",
          "topparent" : "3684376",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3684376,
          "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147080000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0147/d/?lang=en",
          "modified" : 1638974043000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147080072700108,
          "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
        "Excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
        "document_number" : "ddi0147",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684376",
        "sysurihash" : "Nk05Cs7qDnGI82Ah",
        "urihash" : "Nk05Cs7qDnGI82Ah",
        "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1168390861000,
        "topparentid" : 3684376,
        "numberofpages" : 46,
        "sysconcepts" : "PrimeCell ; Converter Interface ; DCDCDRIVE1OUT ; duty cycle ; drive outputs ; registers ; assignments ; ARM ; AMBA ; data bus ; frequencies ; power-on reset ; programmable configuration ; conversion ; reset signal ; BnRES",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3684376,
        "parentitem" : "5ed11d78ca06a95ce53f9047",
        "concepts" : "PrimeCell ; Converter Interface ; DCDCDRIVE1OUT ; duty cycle ; drive outputs ; registers ; assignments ; ARM ; AMBA ; data bus ; frequencies ; power-on reset ; programmable configuration ; conversion ; reset signal ; BnRES",
        "documenttype" : "pdf",
        "isattachment" : "3684376",
        "sysindexeddate" : 1649147078000,
        "permanentid" : "def61b4880c65d075b512444ded9bc285333baa1cc370ceb08dc21e82e3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11d78ca06a95ce53f9049",
        "transactionid" : 864226,
        "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
        "date" : 1649147078000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0147:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147078715539264,
        "sysisattachment" : "3684376",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3684376,
        "size" : 341570,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146808720,
        "syssize" : 341570,
        "sysdate" : 1649147078000,
        "topparent" : "3684376",
        "label_version" : "1.0",
        "systopparentid" : 3684376,
        "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
        "wordcount" : 901,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147078000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147078715539264,
        "uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "Excerpt" : "",
      "FirstSentences" : null
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
      "document_number" : "ddi0147",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3684376",
      "sysurihash" : "ZmmPFB26iORfqxRC",
      "urihash" : "ZmmPFB26iORfqxRC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en",
      "systransactionid" : 864226,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3684376,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590762872000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649147080000,
      "permanentid" : "a941769f5cc47c741ba8ce7d9278cf3978d6db26d126f35685bb3ef88929",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11d78ca06a95ce53f9047",
      "transactionid" : 864226,
      "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649147080000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0147:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147080072700108,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 237,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146806834,
      "syssize" : 237,
      "sysdate" : 1649147080000,
      "haslayout" : "1",
      "topparent" : "3684376",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3684376,
      "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147080000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0147/d/?lang=en",
      "modified" : 1638974043000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147080072700108,
      "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
    "Excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ..."
  }, {
    "title" : "CoreSight ETM11 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "excerpt" : "Appendix A revised. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ...",
    "firstSentences" : "CoreSight ETM11 ... Revision: r1p1 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0318E ii Date 19 July 2004 13 May 2005 10 October 2006 08 December 2006 17 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM11 Technical Reference Manual ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "ZdpakHKN5IZbhVKm",
        "urihash" : "ZdpakHKN5IZbhVKm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8b",
        "transactionid" : 861297,
        "title" : "CoreSight ETM11 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403192683640,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2245,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396744,
        "syssize" : 2245,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 169,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403192683640,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM11 Technical Reference Manual ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "ZdpakHKN5IZbhVKm",
        "urihash" : "ZdpakHKN5IZbhVKm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8b",
        "transactionid" : 861297,
        "title" : "CoreSight ETM11 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403192683640,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2245,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396744,
        "syssize" : 2245,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 169,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403192683640,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Context ID tracing",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "excerpt" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "firstSentences" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates the appropriate number of bytes as a context ID packet instead of a normal data packet. As ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM11 Technical Reference Manual ",
          "document_number" : "ddi0318",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985974",
          "sysurihash" : "ZdpakHKN5IZbhVKm",
          "urihash" : "ZdpakHKN5IZbhVKm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "systransactionid" : 861297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180566170000,
          "topparentid" : 4985974,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719406000,
          "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8b",
          "transactionid" : 861297,
          "title" : "CoreSight ETM11 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648719403000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0318:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719403192683640,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2245,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719396744,
          "syssize" : 2245,
          "sysdate" : 1648719403000,
          "haslayout" : "1",
          "topparent" : "4985974",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985974,
          "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719406000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0318/e/?lang=en",
          "modified" : 1639043149000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719403192683640,
          "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Context ID tracing ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "U2Pðñ4WY3B7fwBHE",
        "urihash" : "U2Pðñ4WY3B7fwBHE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "context ID ; secure ; packet ; instruction ; ETM11 ; nonsecure ; switching ; ARM1176JZ",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 4985974,
        "parentitem" : "5e8e3046fd977155116a7b8b",
        "concepts" : "context ID ; secure ; packet ; instruction ; ETM11 ; nonsecure ; switching ; ARM1176JZ",
        "documenttype" : "html",
        "isattachment" : "4985974",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "399f7f45e262e54278c689745eebd2c4573a9969028469086b6dfd2f3b0e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7bd0",
        "transactionid" : 861297,
        "title" : "Context ID tracing ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403158482679,
        "sysisattachment" : "4985974",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985974,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396713,
        "syssize" : 522,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403158482679,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
        "syscollection" : "default"
      },
      "Title" : "Context ID tracing",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "Excerpt" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "FirstSentences" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates the appropriate number of bytes as a context ID packet instead of a normal data packet. As ..."
    }, {
      "title" : "Signals Lists",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "excerpt" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals.",
      "firstSentences" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals. Signals Lists CoreSight ETM11",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM11 Technical Reference Manual ",
          "document_number" : "ddi0318",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985974",
          "sysurihash" : "ZdpakHKN5IZbhVKm",
          "urihash" : "ZdpakHKN5IZbhVKm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "systransactionid" : 861297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180566170000,
          "topparentid" : 4985974,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719406000,
          "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8b",
          "transactionid" : 861297,
          "title" : "CoreSight ETM11 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648719403000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0318:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719403192683640,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2245,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719396744,
          "syssize" : 2245,
          "sysdate" : 1648719403000,
          "haslayout" : "1",
          "topparent" : "4985974",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985974,
          "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719406000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0318/e/?lang=en",
          "modified" : 1639043149000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719403192683640,
          "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Signals Lists ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "UCcBJjñYJwikZð1q",
        "urihash" : "UCcBJjñYJwikZð1q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 4985974,
        "parentitem" : "5e8e3046fd977155116a7b8b",
        "documenttype" : "html",
        "isattachment" : "4985974",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "b01e1c96ec53aab38e7eac690f6f69be8b1c0d7d4ca3d0a26c627a464b05",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3048fd977155116a7bf8",
        "transactionid" : 861297,
        "title" : "Signals Lists ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403159616820,
        "sysisattachment" : "4985974",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985974,
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396666,
        "syssize" : 195,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/signals-lists?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403159616820,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
        "syscollection" : "default"
      },
      "Title" : "Signals Lists",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "Excerpt" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals.",
      "FirstSentences" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals. Signals Lists CoreSight ETM11"
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight ETM11 Technical Reference Manual ",
      "document_number" : "ddi0318",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4985974",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "sp099JbWm3pJKlSU",
      "urihash" : "sp099JbWm3pJKlSU",
      "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
      "systransactionid" : 861297,
      "copyright" : "Copyright © 2004-2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180566170000,
      "topparentid" : 4985974,
      "numberofpages" : 104,
      "sysconcepts" : "CoreSight ETM11 ; signals ; instructions ; functionality ; ARM Limited ; ETM11CSSingle ; ETM ; ARM11 processors ; APB interface ; registers ; memory ; documentation ; timing diagrams ; ARM11 family ; commands ; conventions",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 4985974,
      "parentitem" : "5e8e3046fd977155116a7b8b",
      "concepts" : "CoreSight ETM11 ; signals ; instructions ; functionality ; ARM Limited ; ETM11CSSingle ; ETM ; ARM11 processors ; APB interface ; registers ; memory ; documentation ; timing diagrams ; ARM11 family ; commands ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "4985974",
      "sysindexeddate" : 1648719406000,
      "permanentid" : "0ad43f7f2a1db751c7609bd032d8909e716eca119116624a8ae2d96a304e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3048fd977155116a7c11",
      "transactionid" : 861297,
      "title" : "CoreSight ETM11 Technical Reference Manual ",
      "date" : 1648719404000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0318:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719404118938346,
      "sysisattachment" : "4985974",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4985974,
      "size" : 641936,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719398575,
      "syssize" : 641936,
      "sysdate" : 1648719404000,
      "topparent" : "4985974",
      "author" : "ARM Limited",
      "label_version" : "r1p1",
      "systopparentid" : 4985974,
      "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
      "wordcount" : 1717,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719406000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719404118938346,
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM11 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "Excerpt" : "Appendix A revised. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ...",
    "FirstSentences" : "CoreSight ETM11 ... Revision: r1p1 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0318E ii Date 19 July 2004 13 May 2005 10 October 2006 08 December 2006 17 ..."
  }, {
    "title" : "About this book",
    "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "clickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, and ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). About this book Cortex-A65",
    "firstSentences" : "About this book This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision status The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "sGvZaXu8GBWBOwTE",
        "urihash" : "sGvZaXu8GBWBOwTE",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6224",
        "transactionid" : 864221,
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848472124536,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4412,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 4412,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848472124536,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100441",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466519",
          "sysurihash" : "sGvZaXu8GBWBOwTE",
          "urihash" : "sGvZaXu8GBWBOwTE",
          "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585315140000,
          "topparentid" : 4466519,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612442756000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146848000,
          "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
          "syslanguage" : [ "English" ],
          "itemid" : "601bec84873dd96c4dea6224",
          "transactionid" : 864221,
          "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649146848000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100441:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146848472124536,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4412,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146491130,
          "syssize" : 4412,
          "sysdate" : 1649146848000,
          "haslayout" : "1",
          "topparent" : "4466519",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466519,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146848000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100441/0102/?lang=en",
          "modified" : 1636366229000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146848472124536,
          "uri" : "https://developer.arm.com/documentation/100441/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "vn1HI3XfEf9OMGIg",
        "urihash" : "vn1HI3XfEf9OMGIg",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Extension Technical Reference Manual ; Core Cryptographic ; diagnostic procedures",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466519,
        "parentitem" : "601bec84873dd96c4dea6224",
        "concepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Extension Technical Reference Manual ; Core Cryptographic ; diagnostic procedures",
        "documenttype" : "html",
        "isattachment" : "4466519",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "1ba29499896358e7d6962ddc68f2ede3b640669fdf57c5d331269557be91",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6228",
        "transactionid" : 864222,
        "title" : "Feedback ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864978996232,
        "sysisattachment" : "4466519",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466519,
        "size" : 868,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 868,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/Preface/Feedback?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864978996232,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "Excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ..."
    }, {
      "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "sGvZaXu8GBWBOwTE",
        "urihash" : "sGvZaXu8GBWBOwTE",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6224",
        "transactionid" : 864221,
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848472124536,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4412,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 4412,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848472124536,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r1p0 Second release. There are no technical changes. ... r1p1 Third release.",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. For more information, see ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100441",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466519",
          "sysurihash" : "sGvZaXu8GBWBOwTE",
          "urihash" : "sGvZaXu8GBWBOwTE",
          "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585315140000,
          "topparentid" : 4466519,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612442756000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146848000,
          "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
          "syslanguage" : [ "English" ],
          "itemid" : "601bec84873dd96c4dea6224",
          "transactionid" : 864221,
          "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649146848000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100441:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146848472124536,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4412,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146491130,
          "syssize" : 4412,
          "sysdate" : 1649146848000,
          "haslayout" : "1",
          "topparent" : "4466519",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466519,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146848000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100441/0102/?lang=en",
          "modified" : 1636366229000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146848472124536,
          "uri" : "https://developer.arm.com/documentation/100441/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "tfC3vsMlARB9iCRB",
        "urihash" : "tfC3vsMlARB9iCRB",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "technical changes ; see Revisions ; release ; r1p0 Second ; r1p2 ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466519,
        "parentitem" : "601bec84873dd96c4dea6224",
        "concepts" : "technical changes ; see Revisions ; release ; r1p0 Second ; r1p2 ; functionality",
        "documenttype" : "html",
        "isattachment" : "4466519",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "c9cf70609c0c35331b60bba912b9e3135fdcd8015e628da4ac857bc00fb0",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea622b",
        "transactionid" : 864221,
        "title" : "Revisions ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848438880036,
        "sysisattachment" : "4466519",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466519,
        "size" : 402,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 402,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/Functional-description/Revisions?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848438880036,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r1p0 Second release. There are no technical changes. ... r1p1 Third release.",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. For more information, see ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About this book ",
      "document_number" : "100441",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466519",
      "sysurihash" : "RvoMzXWngUOdatZT",
      "urihash" : "RvoMzXWngUOdatZT",
      "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1585315140000,
      "topparentid" : 4466519,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1612442756000,
      "sysconcepts" : "Cryptographic Extension ; documentation ; core ; designers ; Glossary The Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
      "attachmentparentid" : 4466519,
      "parentitem" : "601bec84873dd96c4dea6224",
      "concepts" : "Cryptographic Extension ; documentation ; core ; designers ; Glossary The Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
      "documenttype" : "html",
      "isattachment" : "4466519",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146865000,
      "permanentid" : "16260d32a8f9cccbf839ba546ab9032d43ffffce113788bbb05541d19b7b",
      "syslanguage" : [ "English" ],
      "itemid" : "601bec84873dd96c4dea6227",
      "transactionid" : 864222,
      "title" : "About this book ",
      "products" : [ "Cortex-A65" ],
      "date" : 1649146865000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100441:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146865159439900,
      "sysisattachment" : "4466519",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466519,
      "size" : 2942,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146491130,
      "syssize" : 2942,
      "sysdate" : 1649146865000,
      "haslayout" : "1",
      "topparent" : "4466519",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4466519,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 213,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146865000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100441/0102/Preface/About-this-book?lang=en",
      "modified" : 1636366229000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146865159439900,
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
      "syscollection" : "default"
    },
    "Title" : "About this book",
    "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "Excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, and ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). About this book Cortex-A65",
    "FirstSentences" : "About this book This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision status The ..."
  }, {
    "title" : "FIFO",
    "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "excerpt" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle ...",
    "firstSentences" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-R4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "B02fðJAwwpjrDTdM",
        "urihash" : "B02fðJAwwpjrDTdM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff53",
        "transactionid" : 864279,
        "title" : "CoreSight ETM-R4 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792282933227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1945,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775357,
        "syssize" : 1945,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792282933227,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ETM-R4 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "excerpt" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock ... For inputs this is the delay between the input port and the first register.",
      "firstSentences" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock period taken up by internal logic. For inputs this is the delay between the input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM-R4 input and output signal timing parameters ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "5RsrTdDzChcI6gZ1",
        "urihash" : "5RsrTdDzChcI6gZ1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "delays ; timing parameters ; register ; port ; ETM ; clock ; R4 ; process technologies ; constraints ; internal logic",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "delays ; timing parameters ; register ; port ; ETM ; clock ; R4 ; process technologies ; constraints ; internal logic",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "9185a67c87b3c56678b4932ecf83e226030ebab1b15caa5906c5a447e72b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ffa2",
        "transactionid" : 861296,
        "title" : "ETM-R4 input and output signal timing parameters ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380682075750,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 2184,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 2184,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380682075750,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "ETM-R4 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "Excerpt" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock ... For inputs this is the delay between the input port and the first register.",
      "FirstSentences" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock period taken up by internal logic. For inputs this is the delay between the input ..."
    }, {
      "title" : "PortMode and PortSize",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "excerpt" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port ... In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "firstSentences" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port mode. In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PortMode and PortSize ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "ZEKvCvYALxEPtrpY",
        "urihash" : "ZEKvCvYALxEPtrpY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "port mode ; PortSize ; PortMode ; b000 ; b0100 ; reset ; ETMCR",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "port mode ; PortSize ; PortMode ; b000 ; b0100 ; reset ; ETMCR",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "1d280b897346370066e3444dc4a8665f8b560730b6395f352715f482087a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff84",
        "transactionid" : 861296,
        "title" : "PortMode and PortSize ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380665918967,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 410,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 410,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380665918967,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
        "syscollection" : "default"
      },
      "Title" : "PortMode and PortSize",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "Excerpt" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port ... In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "FirstSentences" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port mode. In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ..."
    }, {
      "title" : "Trace limitations",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "excerpt" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "firstSentences" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trace limitations ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "koTj2one5SIKRExU",
        "urihash" : "koTj2one5SIKRExU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "trace limitations",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "trace limitations",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "72e11dd9348aa7973c40d55e85fff11018f31dc6a7a68905357780c3d5a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff83",
        "transactionid" : 861296,
        "title" : "Trace limitations ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380634589512,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 84,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 84,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 8,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380634589512,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
        "syscollection" : "default"
      },
      "Title" : "Trace limitations",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "Excerpt" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "FirstSentences" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4"
    } ],
    "totalNumberOfChildResults" : 61,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "FIFO ",
      "document_number" : "ddi0367",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484533",
      "sysurihash" : "gRS1XMc3bfXu6xAM",
      "urihash" : "gRS1XMc3bfXu6xAM",
      "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
      "systransactionid" : 861296,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1302542073000,
      "topparentid" : 3484533,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602751994000,
      "sysconcepts" : "trace packets ; FIFO ; ATCLK domain ; buffers bursts ; cycle",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
      "attachmentparentid" : 3484533,
      "parentitem" : "5f880dfa405d955c5176ff53",
      "concepts" : "trace packets ; FIFO ; ATCLK domain ; buffers bursts ; cycle",
      "documenttype" : "html",
      "isattachment" : "3484533",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719380000,
      "permanentid" : "27f731c05b00896b9de4ad4423fcd09f7cee31a443de16d9b7751ed70826",
      "syslanguage" : [ "English" ],
      "itemid" : "5f880dfa405d955c5176ff71",
      "transactionid" : 861296,
      "title" : "FIFO ",
      "products" : [ "CoreSight ETM-R4" ],
      "date" : 1648719380000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0367:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719380885384420,
      "sysisattachment" : "3484533",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484533,
      "size" : 242,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719376791,
      "syssize" : 242,
      "sysdate" : 1648719380000,
      "haslayout" : "1",
      "topparent" : "3484533",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484533,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
      "wordcount" : 34,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719380000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "modified" : 1639048775000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719380885384420,
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
      "syscollection" : "default"
    },
    "Title" : "FIFO",
    "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "Excerpt" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle ...",
    "FirstSentences" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle and ..."
  }, {
    "title" : "Arm Neoverse V1 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Neoverse™ V1 Core Revision: r1p1 Technical Reference Manual Copyright © 2019–2021 Arm Limited or its affiliates. All rights reserved. 101427_0101_05_en Arm® Neoverse™ V1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse V1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "3ztEQ7KSdQlLYb4N",
        "urihash" : "3ztEQ7KSdQlLYb4N",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
        "systransactionid" : 977275,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664448704000,
        "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335385368c4c2b1c237f",
        "transactionid" : 977275,
        "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
        "products" : [ "Neoverse V1" ],
        "date" : 1664448704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664448704618631454,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4971,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664448699616,
        "syssize" : 4971,
        "sysdate" : 1664448704000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664448704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664448704618631454,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "TRCIDR1, ID Register 1",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "excerpt" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. ... RES0, [23:16] RES0 Reserved.",
      "firstSentences" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. Figure D12-27 TRCIDR1 bit assignments DESIGNER, [31:24] ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977275,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977275,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TRCIDR1, ID Register 1 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "F5YS6zsd3omk814k",
        "urihash" : "F5YS6zsd3omk814k",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "trace unit ; TRCIDR1 ; ETMv4 ; RES1 ; RES0 ; assignments DESIGNER ; Figure D12 ; interface",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "trace unit ; TRCIDR1 ; ETMv4 ; RES1 ; RES0 ; assignments DESIGNER ; Figure D12 ; interface",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "e59596d3b52dec0709224a5dec701c5d74b00c1673a726e7f085c124bc8c",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c255f",
        "transactionid" : 864220,
        "title" : "TRCIDR1, ID Register 1 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758761048120,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 745,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476038,
        "syssize" : 745,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758761048120,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
        "syscollection" : "default"
      },
      "Title" : "TRCIDR1, ID Register 1",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "Excerpt" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. ... RES0, [23:16] RES0 Reserved.",
      "FirstSentences" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. Figure D12-27 TRCIDR1 bit assignments DESIGNER, [31:24] ..."
    }, {
      "title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "excerpt" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators ... Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register.",
      "firstSentences" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators. Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register. Figure ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977275,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977275,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "OuHUrqeFuNE55NvI",
        "urihash" : "OuHUrqeFuNE55NvI",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "trace unit ; Context ID ; TRCCIDCVR0 ; RES0 ; Specification ETMv4 ; Figure D12 ; interface",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "trace unit ; Context ID ; TRCCIDCVR0 ; RES0 ; Specification ETMv4 ; Figure D12 ; interface",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "35de5fdf16367325f2b072a1467eba0f61268496d78138a86f073ed5daed",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c2549",
        "transactionid" : 864220,
        "title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758722594280,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 934,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476069,
        "syssize" : 934,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758722594280,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "Excerpt" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators ... Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register.",
      "FirstSentences" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators. Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register. Figure ..."
    }, {
      "title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "excerpt" : "ARC, [19:16] Selects one or more address range comparators for single-shot control. ... RES0, [15:8] RES0 Reserved. ... TRCSSCCR0, Single-Shot Comparator Control Register 0 Neoverse V1",
      "firstSentences" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 The TRCSSCCR0 controls the single-shot comparator. Bit field descriptions The TRCSSCCR0 is a 32-bit register. Figure D12-62 TRCSSCCR0 bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977275,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977275,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "SM2pCiZQ8P5w575Z",
        "urihash" : "SM2pCiZQ8P5w575Z",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "comparators ; reset ; TRCSSCCR0 ; single-shot ; single address ; RES0 ; Specification ETMv4 ; Multiple matches",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "comparators ; reset ; TRCSSCCR0 ; single-shot ; single address ; RES0 ; Specification ETMv4 ; Multiple matches",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "3f88d7cf69cc82825cc11a10ab96d87c98952a3da522d808f2db0543bfa6",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c2583",
        "transactionid" : 864220,
        "title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758403613077,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 1130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476024,
        "syssize" : 1130,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758403613077,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "Excerpt" : "ARC, [19:16] Selects one or more address range comparators for single-shot control. ... RES0, [15:8] RES0 Reserved. ... TRCSSCCR0, Single-Shot Comparator Control Register 0 Neoverse V1",
      "FirstSentences" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 The TRCSSCCR0 controls the single-shot comparator. Bit field descriptions The TRCSSCCR0 is a 32-bit register. Figure D12-62 TRCSSCCR0 bit ..."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
      "document_number" : "101427",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5042696",
      "sysauthor" : "ARM",
      "sysurihash" : "UeQWVpuYmbq9pY0d",
      "urihash" : "UeQWVpuYmbq9pY0d",
      "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Neoverse processors",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1618480587000,
      "topparentid" : 5042696,
      "numberofpages" : 746,
      "sysconcepts" : "instructions ; registers ; functional groups ; EL1 ; cores ; interfaces ; configuration notes ; architecture profile ; Neoverse V1 ; arm ; reset ; Exception level ; Manual Armv8 ; translations ; Reference Manual Armv8 ; Advanced SIMD",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
      "attachmentparentid" : 5042696,
      "parentitem" : "6088335385368c4c2b1c237f",
      "concepts" : "instructions ; registers ; functional groups ; EL1 ; cores ; interfaces ; configuration notes ; architecture profile ; Neoverse V1 ; arm ; reset ; Exception level ; Manual Armv8 ; translations ; Reference Manual Armv8 ; Advanced SIMD",
      "documenttype" : "pdf",
      "isattachment" : "5042696",
      "sysindexeddate" : 1649146763000,
      "permanentid" : "05493464f8f17a203df80b95540a34da05c0f7e2a06861659491c3299089",
      "syslanguage" : [ "English" ],
      "itemid" : "6088335985368c4c2b1c266d",
      "transactionid" : 864220,
      "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Neoverse V1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649146762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101427:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146762792581333,
      "sysisattachment" : "5042696",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5042696,
      "size" : 2936548,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146480990,
      "syssubject" : "This Technical Reference Manual is for the Neoverse V1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2936548,
      "sysdate" : 1649146762000,
      "topparent" : "5042696",
      "author" : "ARM",
      "label_version" : "r1p1",
      "systopparentid" : 5042696,
      "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
      "wordcount" : 5687,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146763000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146762792581333,
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Neoverse™ V1 Core Revision: r1p1 Technical Reference Manual Copyright © 2019–2021 Arm Limited or its affiliates. All rights reserved. 101427_0101_05_en Arm® Neoverse™ V1 Core Technical ..."
  }, {
    "title" : "enable and match signals",
    "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "excerpt" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following ... Where: <n> Is a number, from 0 to 7, that identifies a CPU Interface D_ID_WIDTH Is ...",
    "firstSentences" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following signals: enable_d<n>[D_ID_WIDTH-1:0] match_d<n>[D_ID_WIDTH-1:0] enable_c<n>[C_ID_WIDTH-1:0] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
      "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "aAngtqoP4nqwKC4x",
        "urihash" : "aAngtqoP4nqwKC4x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d362e9",
        "transactionid" : 864220,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751638560806,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 1979,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751638560806,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
      "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "excerpt" : "Contents ... PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0416B ... ID012510 ... Preface",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Revision: r0p0 Technical Reference Manual Copyright © 2008, 2009 ARM Limited. All rights reserved. ARM DDI 0416B (ID012510) ARM DDI 0416B ID012510",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "43Btl8OuFGOIPXHm",
        "urihash" : "43Btl8OuFGOIPXHm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
        "keywords" : "PrimeCell, ARM, GIC, PL390, Generic Interrupt\nController, AMBA, AXI, AHB-Lite, irq, fiq, Distributor, CPU Interface,\nSecurity Extensions, cfgsdisable, IP",
        "systransactionid" : 864220,
        "copyright" : "Copyright ©€2008, 2009 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "numberofpages" : 105,
        "sysconcepts" : "GIC ; Distributor ; registers ; signals ; security states ; CPU Interfaces ; ID tag ; assignments ; ARM ; Security Extensions ; functionality ; Designer documentation ; priority levels ; base address ; interfaces ; address map",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "GIC ; Distributor ; registers ; signals ; security states ; CPU Interfaces ; ID tag ; assignments ; ARM ; Security Extensions ; functionality ; Designer documentation ; priority levels ; base address ; interfaces ; address map",
        "documenttype" : "pdf",
        "isattachment" : "3480049",
        "sysindexeddate" : 1649146753000,
        "permanentid" : "2e2058a51cf46fecfb2111e609140a8c661b3497ff978acbb35405bf5d94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3588295d1e18d3635c",
        "transactionid" : 864220,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "subject" : "PrimeCell Generic Interrupt Controller (PL390)\nTechnical Reference Manual documentation. This datasheet describes\nthe operation of the GIC and provides the register information in\nthe programmers guide section. Includes the AXI, AHB-Lite, and interrupt\nsignals. PDF format.",
        "date" : 1649146753000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146753424867727,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 990797,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146365982,
        "syssubject" : "PrimeCell Generic Interrupt Controller (PL390)\nTechnical Reference Manual documentation. This datasheet describes\nthe operation of the GIC and provides the register information in\nthe programmers guide section. Includes the AXI, AHB-Lite, and interrupt\nsignals. PDF format.",
        "syssize" : 990797,
        "sysdate" : 1649146753000,
        "topparent" : "3480049",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 1594,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146753000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146753424867727,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "Excerpt" : "Contents ... PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0416B ... ID012510 ... Preface",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Revision: r0p0 Technical Reference Manual Copyright © 2008, 2009 ARM Limited. All rights reserved. ARM DDI 0416B (ID012510) ARM DDI 0416B ID012510"
    }, {
      "title" : "Implementation-defined behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "excerpt" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic ... It contains the following sections: Number of CPU Interfaces Number of interrupt inputs ...",
      "firstSentences" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic Interrupt Controller Architecture Specification defines as being Implementation-defined. It ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Implementation-defined behavior ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "zPTpXmRrñiðctKgk",
        "urihash" : "zPTpXmRrñiðctKgk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "priority levels ; CPU Interfaces ; registers ; Implementation-defined ; Access restrictions ; multiple processors ; Lockable SPI ; Programmable trigger-mode ; Controller Architecture Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "priority levels ; CPU Interfaces ; registers ; Implementation-defined ; Access restrictions ; multiple processors ; Lockable SPI ; Programmable trigger-mode ; Controller Architecture Specification",
        "documenttype" : "html",
        "isattachment" : "3480049",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "a1888a1f0786d1daa8e8610fda63a11f1c84c64e5ba3b410b75a101a1b65",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d36308",
        "transactionid" : 864220,
        "title" : "Implementation-defined behavior ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751827328621,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 786,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 786,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751827328621,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
        "syscollection" : "default"
      },
      "Title" : "Implementation-defined behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "Excerpt" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic ... It contains the following sections: Number of CPU Interfaces Number of interrupt inputs ...",
      "FirstSentences" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic Interrupt Controller Architecture Specification defines as being Implementation-defined. It ..."
    }, {
      "title" : "Number of priority levels",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "excerpt" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see ...",
      "firstSentences" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see Additional reading.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Number of priority levels ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "JVPkñNfQy2GirsðM",
        "urihash" : "JVPkñNfQy2GirsðM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "GIC ; priority ; Designer documentation ; reading",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "GIC ; priority ; Designer documentation ; reading",
        "documenttype" : "html",
        "isattachment" : "3480049",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "529cc2f884733a89428e4c0f02ce19de827d51c23eb3616266be36fc2e5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d3630e",
        "transactionid" : 864220,
        "title" : "Number of priority levels ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751749085549,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 241,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751749085549,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
        "syscollection" : "default"
      },
      "Title" : "Number of priority levels",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "Excerpt" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see ...",
      "FirstSentences" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see Additional reading."
    } ],
    "totalNumberOfChildResults" : 103,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "enable and match signals ",
      "document_number" : "ddi0416",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3480049",
      "sysurihash" : "xFyeU0mt96crRq56",
      "urihash" : "xFyeU0mt96crRq56",
      "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1264433082000,
      "topparentid" : 3480049,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371892000,
      "sysconcepts" : "CPU Interfaces ; banked registers ; signals ; GIC ; Non-secure state ; Distributor ; Unpredictable ; awid ; mask select",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
      "attachmentparentid" : 3480049,
      "parentitem" : "5e8e1d3488295d1e18d362e9",
      "concepts" : "CPU Interfaces ; banked registers ; signals ; GIC ; Non-secure state ; Distributor ; Unpredictable ; awid ; mask select",
      "documenttype" : "html",
      "isattachment" : "3480049",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146753000,
      "permanentid" : "99fbd6eee187fa7503800489485a121d08ad2f5cf2aaeee918d3621fd469",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1d3488295d1e18d36307",
      "transactionid" : 864220,
      "title" : "enable and match signals ",
      "products" : [ "CoreLink GIC-390" ],
      "date" : 1649146753000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0416:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146753614208634,
      "sysisattachment" : "3480049",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3480049,
      "size" : 2210,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146364011,
      "syssize" : 2210,
      "sysdate" : 1649146753000,
      "haslayout" : "1",
      "topparent" : "3480049",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3480049,
      "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
      "wordcount" : 103,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146753000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "modified" : 1639128675000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146753614208634,
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
      "syscollection" : "default"
    },
    "Title" : "enable and match signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "Excerpt" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following ... Where: <n> Is a number, from 0 to 7, that identifies a CPU Interface D_ID_WIDTH Is ...",
    "FirstSentences" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following signals: enable_d<n>[D_ID_WIDTH-1:0] match_d<n>[D_ID_WIDTH-1:0] enable_c<n>[C_ID_WIDTH-1:0] ..."
  }, {
    "title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111",
    "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "excerpt" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ... DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 Cortex-A72",
    "firstSentences" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ignored and treated as if 0b11111111. DBGWCRn_EL1.MASK!=00000 and DBGWCRn_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
      "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "Yt4owbUlOnmAOjzR",
        "urihash" : "Yt4owbUlOnmAOjzR",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146702000,
        "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
        "syslanguage" : [ "English" ],
        "itemid" : "60368cdc8f952d2e4134d9a6",
        "transactionid" : 864218,
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146702000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146702132535665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4492,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 4492,
        "sysdate" : 1649146702000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146702000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146702132535665,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
      "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "A32 BKPT instruction with condition code not AL",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "excerpt" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "firstSentences" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "A32 BKPT instruction with condition code not AL ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "dgñUYsAnVO6yVnZx",
        "urihash" : "dgñUYsAnVO6yVnZx",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "Executed unconditionally ; preferred option ; condition code ; instruction ; A32",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "Executed unconditionally ; preferred option ; condition code ; instruction ; A32",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146726000,
        "permanentid" : "19d1ee142a7df0818ec2ae336ee87222f9b772652e366683b1ad60648fd9",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbb1",
        "transactionid" : 864219,
        "title" : "A32 BKPT instruction with condition code not AL ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146726000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146726525752140,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 188,
        "sysdate" : 1649146726000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146726000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146726525752140,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
        "syscollection" : "default"
      },
      "Title" : "A32 BKPT instruction with condition code not AL",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "Excerpt" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "FirstSentences" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72"
    }, {
      "title" : "Debug unpredictable behaviors",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "excerpt" : "DBGWCRn_EL1.BAS specifies a non-contiguous set of bytes within a doubleword. ... Accessing reserved debug registers. ... Debug unpredictable behaviors Cortex-A72",
      "firstSentences" : "DebugUNPREDICTABLE behaviors This section describes the behavior that the Cortex-A72 processor implements when: A topic has multiple options. The behavior differs from either or both of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug unpredictable behaviors ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "1fvomLvacwNuHg1R",
        "urihash" : "1fvomLvacwNuHg1R",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "breakpoints ; instruction ; behaviors ; second halfword ; condition code ; accesses ; registers ; Unlinked Context ; non-contiguous set ; doubleword ; context-aware ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "breakpoints ; instruction ; behaviors ; second halfword ; condition code ; accesses ; registers ; Unlinked Context ; non-contiguous set ; doubleword ; context-aware ; subsections",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146725000,
        "permanentid" : "c882048abe3d1033a5856375a1966c832089949164304be0ce38ec363f1a",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbb0",
        "transactionid" : 864219,
        "title" : "Debug unpredictable behaviors ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146725934949915,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 2586,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 2586,
        "sysdate" : 1649146725000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146725934949915,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Debug unpredictable behaviors",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "Excerpt" : "DBGWCRn_EL1.BAS specifies a non-contiguous set of bytes within a doubleword. ... Accessing reserved debug registers. ... Debug unpredictable behaviors Cortex-A72",
      "FirstSentences" : "DebugUNPREDICTABLE behaviors This section describes the behavior that the Cortex-A72 processor implements when: A topic has multiple options. The behavior differs from either or both of the ..."
    }, {
      "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "firstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "FðvñmVz4belk8qt9",
        "urihash" : "FðvñmVz4belk8qt9",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A72",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A72",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146724000,
        "permanentid" : "b2ce83458b99acd863b2cc5cdf90d493dcaf775824ef6fefe2606be508ac",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbc1",
        "transactionid" : 864219,
        "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146724431589733,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 383,
        "sysdate" : 1649146724000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146724431589733,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
        "syscollection" : "default"
      },
      "Title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "Excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "FirstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ..."
    } ],
    "totalNumberOfChildResults" : 401,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 ",
      "document_number" : "100095",
      "document_version" : "0003",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5040166",
      "sysurihash" : "VkRCftLV3qkCC54Q",
      "urihash" : "VkRCftLV3qkCC54Q",
      "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
      "systransactionid" : 864219,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1480715344000,
      "topparentid" : 5040166,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614187740000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
      "attachmentparentid" : 5040166,
      "parentitem" : "60368cdc8f952d2e4134d9a6",
      "documenttype" : "html",
      "isattachment" : "5040166",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146728000,
      "permanentid" : "8f10c96233183073ca39510847ee22e1d15b2d08e1a3e3a7473051177b41",
      "syslanguage" : [ "English" ],
      "itemid" : "60368ce38f952d2e4134dbba",
      "transactionid" : 864219,
      "title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 ",
      "products" : [ "Cortex-A72" ],
      "date" : 1649146728000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100095:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146728964949920,
      "sysisattachment" : "5040166",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5040166,
      "size" : 224,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146355669,
      "syssize" : 224,
      "sysdate" : 1649146728000,
      "haslayout" : "1",
      "topparent" : "5040166",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5040166,
      "content_description" : "This document describes the ARM Cortex-A72 processor.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146728000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "modified" : 1637571842000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146728964949920,
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
      "syscollection" : "default"
    },
    "Title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111",
    "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "Excerpt" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ... DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 Cortex-A72",
    "FirstSentences" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ignored and treated as if 0b11111111. DBGWCRn_EL1.MASK!=00000 and DBGWCRn_ ..."
  }, {
    "title" : "Media and VFP Feature Register 1",
    "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "printableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "clickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "excerpt" : "Figure 3-4 MVFR1 bit assignments SIMDFMAC, [31:28] Indicates whether the Advanced SIMD and floating-point ... To access the MVFR1: VMRS <Rt>, MVFR1 ; Read MVFR1 into Rt Media and VFP Feature ...",
    "firstSentences" : "Media and VFP Feature Register 1 The MVFR1 characteristics are: Purpose Describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Usage constraints This ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysurihash" : "w22usJIhGk9nIM3c",
        "urihash" : "w22usJIhGk9nIM3c",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300192000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150696000,
        "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e099dba00e4b734aa8",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150696042476918,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4425,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150552625,
        "syssize" : 4425,
        "sysdate" : 1649150696000,
        "haslayout" : "1",
        "topparent" : "3439428",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100238/0100/?lang=en",
        "modified" : 1636099444000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150696042476918,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
      "firstSentences" : "Arm® Cortex®-A35 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights reserved. 100238 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100238",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439428",
          "sysurihash" : "w22usJIhGk9nIM3c",
          "urihash" : "w22usJIhGk9nIM3c",
          "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549008495000,
          "topparentid" : 3439428,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300192000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150696000,
          "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc2e099dba00e4b734aa8",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100238:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150696042476918,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4425,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150552625,
          "syssize" : 4425,
          "sysdate" : 1649150696000,
          "haslayout" : "1",
          "topparent" : "3439428",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439428,
          "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100238/0100/?lang=en",
          "modified" : 1636099444000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150696042476918,
          "uri" : "https://developer.arm.com/documentation/100238/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysauthor" : "ARM",
        "sysurihash" : "uEcsPSMmkgZbTrCK",
        "urihash" : "uEcsPSMmkgZbTrCK",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
        "systransactionid" : 864304,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "numberofpages" : 44,
        "sysconcepts" : "Advanced SIMD ; feature identification ; A35 processor ; floating-point support ; cumulative exception ; floating-point ; unit supports ; half-precision ; single-precision ; double-precision ; reset ; usage constraints ; register ; configurations ; AArch64 execution ; documentation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439428,
        "parentitem" : "5e7dc2e099dba00e4b734aa8",
        "concepts" : "Advanced SIMD ; feature identification ; A35 processor ; floating-point support ; cumulative exception ; floating-point ; unit supports ; half-precision ; single-precision ; double-precision ; reset ; usage constraints ; register ; configurations ; AArch64 execution ; documentation",
        "documenttype" : "pdf",
        "isattachment" : "3439428",
        "sysindexeddate" : 1649150890000,
        "permanentid" : "642435a4a788f0d721de407a9b8fe25affa1bb6304a135f98a4247324153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e199dba00e4b734ac4",
        "transactionid" : 864304,
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "subject" : "This book is for the Cortex®‑A35 processor Advanced SIMD and floating-point support.",
        "date" : 1649150890000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150890520676373,
        "sysisattachment" : "3439428",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439428,
        "size" : 477097,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150554002,
        "syssubject" : "This book is for the Cortex®‑A35 processor Advanced SIMD and floating-point support.",
        "syssize" : 477097,
        "sysdate" : 1649150890000,
        "topparent" : "3439428",
        "author" : "ARM",
        "label_version" : "r1p0",
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 889,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150890000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150890520676373,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7dc2e199dba00e4b734ac4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/pdf/cortex_a35_fpu_trm_100238_0100_00_en.pdf",
      "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
      "FirstSentences" : "Arm® Cortex®-A35 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2015–2017, 2019 Arm Limited or its affiliates. All rights reserved. 100238 ..."
    }, {
      "title" : "AArch32 Register Descriptions",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "excerpt" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor ... It contains the following sections: Accessing the AArch32 feature identification ...",
      "firstSentences" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor Advanced SIMD and floating-point support. It contains the following sections: Accessing the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100238",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439428",
          "sysurihash" : "w22usJIhGk9nIM3c",
          "urihash" : "w22usJIhGk9nIM3c",
          "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549008495000,
          "topparentid" : 3439428,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300192000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150696000,
          "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc2e099dba00e4b734aa8",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100238:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150696042476918,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4425,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150552625,
          "syssize" : 4425,
          "sysdate" : 1649150696000,
          "haslayout" : "1",
          "topparent" : "3439428",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439428,
          "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100238/0100/?lang=en",
          "modified" : 1636099444000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150696042476918,
          "uri" : "https://developer.arm.com/documentation/100238/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch32 Register Descriptions ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysurihash" : "W3g9WbdPETp5TzZu",
        "urihash" : "W3g9WbdPETp5TzZu",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300192000,
        "sysconcepts" : "AArch32 register ; floating-point ; feature identification ; Advanced SIMD ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439428,
        "parentitem" : "5e7dc2e099dba00e4b734aa8",
        "concepts" : "AArch32 register ; floating-point ; feature identification ; Advanced SIMD ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3439428",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150697000,
        "permanentid" : "69cfd184dd5ab913a3ce99f5465fb453c5cf5f49d0f2d9e2ae0127fab3b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e199dba00e4b734ab8",
        "transactionid" : 864299,
        "title" : "AArch32 Register Descriptions ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150697574605093,
        "sysisattachment" : "3439428",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439428,
        "size" : 528,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150552625,
        "syssize" : 528,
        "sysdate" : 1649150697000,
        "haslayout" : "1",
        "topparent" : "3439428",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100238/0100/aarch32-register-descriptions?lang=en",
        "modified" : 1636099444000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150697574605093,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Register Descriptions",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions",
      "Excerpt" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor ... It contains the following sections: Accessing the AArch32 feature identification ...",
      "FirstSentences" : "AArch32 Register Descriptions This chapter describes the AArch32 registers for the Cortex-A35 processor Advanced SIMD and floating-point support. It contains the following sections: Accessing the ..."
    }, {
      "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100238",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439428",
        "sysurihash" : "w22usJIhGk9nIM3c",
        "urihash" : "w22usJIhGk9nIM3c",
        "sysuri" : "https://developer.arm.com/documentation/100238/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549008495000,
        "topparentid" : 3439428,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300192000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150696000,
        "permanentid" : "f212a8dbf6bd622bb7aec8ada10dac477b19de5149ca44608dcdbff2abd2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc2e099dba00e4b734aa8",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100238:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150696042476918,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4425,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150552625,
        "syssize" : 4425,
        "sysdate" : 1649150696000,
        "haslayout" : "1",
        "topparent" : "3439428",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439428,
        "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100238/0100/?lang=en",
        "modified" : 1636099444000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150696042476918,
        "uri" : "https://developer.arm.com/documentation/100238/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100238/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100238/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Media and VFP Feature Register 1 ",
      "document_number" : "100238",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439428",
      "sysurihash" : "Q3ORmpu0jMxNGðum",
      "urihash" : "Q3ORmpu0jMxNGðum",
      "sysuri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
      "systransactionid" : 864304,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1549008495000,
      "topparentid" : 3439428,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585300192000,
      "sysconcepts" : "Advanced SIMD ; MVFR1 ; features ; See Media ; floating-point ; unit supports ; NaN ; instructions ; Reference Manual Armv8 ; assignments SIMDFMAC ; Non-secure states ; architecture profile ; exception levels ; double-precision ; single-precision",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439428,
      "parentitem" : "5e7dc2e099dba00e4b734aa8",
      "concepts" : "Advanced SIMD ; MVFR1 ; features ; See Media ; floating-point ; unit supports ; NaN ; instructions ; Reference Manual Armv8 ; assignments SIMDFMAC ; Non-secure states ; architecture profile ; exception levels ; double-precision ; single-precision",
      "documenttype" : "html",
      "isattachment" : "3439428",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150890000,
      "permanentid" : "e1db61c5aa97988b96c7358bbf4d27d515f5e39b32d4764bb245353be4f3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dc2e199dba00e4b734abe",
      "transactionid" : 864304,
      "title" : "Media and VFP Feature Register 1 ",
      "products" : [ "Cortex-A35" ],
      "date" : 1649150890000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100238:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150890609417539,
      "sysisattachment" : "3439428",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439428,
      "size" : 2427,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150552625,
      "syssize" : 2427,
      "sysdate" : 1649150890000,
      "haslayout" : "1",
      "topparent" : "3439428",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439428,
      "content_description" : "This book is for the Cortex-A35 processor Advanced SIMD and floating-point support.",
      "wordcount" : 160,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150890000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
      "modified" : 1636099444000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150890609417539,
      "uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
      "syscollection" : "default"
    },
    "Title" : "Media and VFP Feature Register 1",
    "Uri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "PrintableUri" : "https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "ClickUri" : "https://developer.arm.com/documentation/100238/0100/aarch32-register-descriptions/media-and-vfp-feature-register-1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100238/0100/en/aarch32-register-descriptions/media-and-vfp-feature-register-1",
    "Excerpt" : "Figure 3-4 MVFR1 bit assignments SIMDFMAC, [31:28] Indicates whether the Advanced SIMD and floating-point ... To access the MVFR1: VMRS <Rt>, MVFR1 ; Read MVFR1 into Rt Media and VFP Feature ...",
    "FirstSentences" : "Media and VFP Feature Register 1 The MVFR1 characteristics are: Purpose Describes the features provided by the AArch32 Advanced SIMD and floating-point implementation. Usage constraints This ..."
  }, {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
      "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "IHiCyDkñGspHfyYW",
        "urihash" : "IHiCyDkñGspHfyYW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146625000,
        "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e64fd977155116a73e0",
        "transactionid" : 864217,
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146625000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146625812968684,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1967,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 1967,
        "sysdate" : 1649146625000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146625000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146625812968684,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
      "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "DMC",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMC ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "FEG8uOIRGQ9a4EFD",
        "urihash" : "FEG8uOIRGQ9a4EFD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; manager APB ; maximum latency ; robin arbitration ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; manager APB ; maximum latency ; robin arbitration ; transaction",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146672000,
        "permanentid" : "bfcbde74d0fad03e44cd1a8f1df782d84958597a5293ddb004586964e965",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e64fd977155116a73fd",
        "transactionid" : 864218,
        "title" : "DMC ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146672000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146672852799752,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 1198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 1198,
        "sysdate" : 1649146672000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146672000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/functional-overview/dmc?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146672852799752,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
        "syscollection" : "default"
      },
      "Title" : "DMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "Excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ..."
    }, {
      "title" : "DMC memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "excerpt" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the ... DMC and memory initialization sheet 1 of 2 Figure 5.2.",
      "firstSentences" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMC memory initialization ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "zVc3LzLyQC7IAdfa",
        "urihash" : "zVc3LzLyQC7IAdfa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "memory initialization ; show the sequence of events ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "memory initialization ; show the sequence of events ; configuration",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146639000,
        "permanentid" : "9b3913f0881ee60f6b0c5d2fa41e86b0a465b5355f2d01d5abc518e7389c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e65fd977155116a745b",
        "transactionid" : 864217,
        "title" : "DMC memory initialization ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146639663115927,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 398,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 398,
        "sysdate" : 1649146639000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146639663115927,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "DMC memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "Excerpt" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the ... DMC and memory initialization sheet 1 of 2 Figure 5.2.",
      "FirstSentences" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ..."
    }, {
      "title" : "SMC memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "firstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SMC memory initialization ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "dGE1tzñwDvbwðZxG",
        "urihash" : "dGE1tzñwDvbwðZxG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146639000,
        "permanentid" : "2958ec003e5375779a4e590b9bb65247c09e607ad155b7559aca35b615c9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e65fd977155116a745c",
        "transactionid" : 864217,
        "title" : "SMC memory initialization ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146639587475097,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 867,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 867,
        "sysdate" : 1649146639000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146639587475097,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "SMC memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "Excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "FirstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ..."
    } ],
    "totalNumberOfChildResults" : 77,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0393",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497737",
      "sysurihash" : "ðHk4vcnñOCdIXjCp",
      "urihash" : "ðHk4vcnñOCdIXjCp",
      "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
      "systransactionid" : 864218,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173289407000,
      "topparentid" : 3497737,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376292000,
      "sysconcepts" : "functional operation ; major components",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3497737,
      "parentitem" : "5e8e2e64fd977155116a73e0",
      "concepts" : "functional operation ; major components",
      "documenttype" : "html",
      "isattachment" : "3497737",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146680000,
      "permanentid" : "2e2f202c7a47732174505d85edb93d423ada68244bfb987ffad89358f50a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e64fd977155116a73f6",
      "transactionid" : 864218,
      "title" : "Functional Overview ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649146680000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0393:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146680518978692,
      "sysisattachment" : "3497737",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497737,
      "size" : 307,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146302599,
      "syssize" : 307,
      "sysdate" : 1649146680000,
      "haslayout" : "1",
      "topparent" : "3497737",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3497737,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146680000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0393/b/functional-overview?lang=en",
      "modified" : 1639049815000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146680518978692,
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ..."
  }, {
    "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "excerpt" : "Second release for r4p1. ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "ARM® Cortex®-A9 MPCore Revision: r4p1 Technical Reference Manual Copyright © 2008-2012, 2016 ARM. All rights reserved. ARM 100486_0401_10_en ARM® Cortex®-A9 MPCore Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "xpfsO3XRLtB88qjC",
        "urihash" : "xpfsO3XRLtB88qjC",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146589000,
        "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
        "transactionid" : 864216,
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146589139011755,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4650,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146208019,
        "syssize" : 4650,
        "sysdate" : 1649146589000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146589139011755,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "xpfsO3XRLtB88qjC",
        "urihash" : "xpfsO3XRLtB88qjC",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146589000,
        "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
        "transactionid" : 864216,
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146589139011755,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4650,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146208019,
        "syssize" : 4650,
        "sysdate" : 1649146589000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146589139011755,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
    }, {
      "title" : "Security extensions",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "excerpt" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "firstSentences" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "100486",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453457",
          "sysurihash" : "xpfsO3XRLtB88qjC",
          "urihash" : "xpfsO3XRLtB88qjC",
          "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
          "systransactionid" : 864216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459860230000,
          "topparentid" : 3453457,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146589000,
          "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
          "transactionid" : 864216,
          "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649146589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100486:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146589139011755,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4650,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146208019,
          "syssize" : 4650,
          "sysdate" : 1649146589000,
          "haslayout" : "1",
          "topparent" : "3453457",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453457,
          "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100486/0401/?lang=en",
          "modified" : 1636368348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146589139011755,
          "uri" : "https://developer.arm.com/documentation/100486/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Security extensions ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "NXnXKH3MS3aJ5ega",
        "urihash" : "NXnXKH3MS3aJ5ega",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "Security ; Non-secure Access Control ; timers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3453457,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
        "concepts" : "Security ; Non-secure Access Control ; timers",
        "documenttype" : "html",
        "isattachment" : "3453457",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146588000,
        "permanentid" : "65348ae5538cf524437038ea88005e99daffe63d64637f12c493ed045830",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a3642",
        "transactionid" : 864216,
        "title" : "Security extensions ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146588963044724,
        "sysisattachment" : "3453457",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453457,
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146207988,
        "syssize" : 159,
        "sysdate" : 1649146588000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146588963044724,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
        "syscollection" : "default"
      },
      "Title" : "Security extensions",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "Excerpt" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "FirstSentences" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9"
    }, {
      "title" : "Global timer registers",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "excerpt" : "Global timer registers Summary of global timer registers with information on bit assignments for each ... This section contains the following subsections: Global timer register summary.",
      "firstSentences" : "Global timer registers Summary of global timer registers with information on bit assignments for each register. This section contains the following subsections: Global timer register summary.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "100486",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453457",
          "sysurihash" : "xpfsO3XRLtB88qjC",
          "urihash" : "xpfsO3XRLtB88qjC",
          "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
          "systransactionid" : 864216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459860230000,
          "topparentid" : 3453457,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146589000,
          "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
          "transactionid" : 864216,
          "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649146589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100486:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146589139011755,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4650,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146208019,
          "syssize" : 4650,
          "sysdate" : 1649146589000,
          "haslayout" : "1",
          "topparent" : "3453457",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453457,
          "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100486/0401/?lang=en",
          "modified" : 1636368348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146589139011755,
          "uri" : "https://developer.arm.com/documentation/100486/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Global timer registers ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "6KdLUa1ZONññm6pF",
        "urihash" : "6KdLUa1ZONññm6pF",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "global timer ; register summary ; subsections ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3453457,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
        "concepts" : "global timer ; register summary ; subsections ; assignments",
        "documenttype" : "html",
        "isattachment" : "3453457",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146588000,
        "permanentid" : "ba8f639bf9c9181fd9147d76204a4c72fd579c6ed075a6efa1aeb698e53f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a3650",
        "transactionid" : 864216,
        "title" : "Global timer registers ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146588507049447,
        "sysisattachment" : "3453457",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453457,
        "size" : 416,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146207988,
        "syssize" : 416,
        "sysdate" : 1649146588000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146588507049447,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
        "syscollection" : "default"
      },
      "Title" : "Global timer registers",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "Excerpt" : "Global timer registers Summary of global timer registers with information on bit assignments for each ... This section contains the following subsections: Global timer register summary.",
      "FirstSentences" : "Global timer registers Summary of global timer registers with information on bit assignments for each register. This section contains the following subsections: Global timer register summary."
    } ],
    "totalNumberOfChildResults" : 90,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
      "document_number" : "100486",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3453457",
      "sysauthor" : "ARM",
      "sysurihash" : "qcYc6bBE715IHeLl",
      "urihash" : "qcYc6bBE715IHeLl",
      "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
      "keywords" : "Cortex-A9, Cortex-A",
      "systransactionid" : 864217,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1459860230000,
      "topparentid" : 3453457,
      "numberofpages" : 131,
      "sysconcepts" : "Cortex ; A9 processors ; configurations ; subsections ; registers ; interfaces ; assignments ; memory regions ; ACP ; master ports ; distributor ; controller ; private timers ; signals ; arm ; Individual Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3453457,
      "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
      "concepts" : "Cortex ; A9 processors ; configurations ; subsections ; registers ; interfaces ; assignments ; memory regions ; ACP ; master ports ; distributor ; controller ; private timers ; signals ; arm ; Individual Cortex",
      "documenttype" : "pdf",
      "isattachment" : "3453457",
      "sysindexeddate" : 1649146613000,
      "permanentid" : "50c7ba26233b5d437f386370af328c69d60de7b69ef7ef27a35eaf20425c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e1f4fb2608e4d7f0a369f",
      "transactionid" : 864217,
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
      "subject" : "This book is for the Cortex®‑A9 MPCore. The Cortex‑A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "date" : 1649146613000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100486:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146613198541587,
      "sysisattachment" : "3453457",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3453457,
      "size" : 863444,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146210064,
      "syssubject" : "This book is for the Cortex®‑A9 MPCore. The Cortex‑A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "syssize" : 863444,
      "sysdate" : 1649146613000,
      "topparent" : "3453457",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3453457,
      "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "wordcount" : 2407,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146613000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146613198541587,
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "Excerpt" : "Second release for r4p1. ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "ARM® Cortex®-A9 MPCore Revision: r4p1 Technical Reference Manual Copyright © 2008-2012, 2016 ARM. All rights reserved. ARM 100486_0401_10_en ARM® Cortex®-A9 MPCore Technical Reference Manual"
  }, {
    "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
    "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
    "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2351,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Exception disabled",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "excerpt" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], ... Exception disabled Arm11",
      "firstSentences" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], to 1. Exception disabled Arm11",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Exception disabled ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "2Sð9NrV06lYðtWHM",
        "urihash" : "2Sð9NrV06lYðtWHM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "IXC flag ; destination register ; VFP11 coprocessor ; Exception disabled ; IXE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "IXC flag ; destination register ; VFP11 coprocessor ; Exception disabled ; IXE",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "fcef435de4ba5a4fb51e940255892bf701123633523e2dfd3558fbaadcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d3778f",
        "transactionid" : 864215,
        "title" : "Exception disabled ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509575439248,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 194,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509575439248,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
        "syscollection" : "default"
      },
      "Title" : "Exception disabled",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "Excerpt" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], ... Exception disabled Arm11",
      "FirstSentences" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], to 1. Exception disabled Arm11"
    }, {
      "title" : "Invalid Operation exception",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "excerpt" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the ... Table 5.4 shows the operand combinations that produce Invalid Operation exceptions.",
      "firstSentences" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the result is not defined. Table 5.4 shows the operand combinations that produce Invalid Operation ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Invalid Operation exception ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "FtD5j6RmU5N25m6f",
        "urihash" : "FtD5j6RmU5N25m6f",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "Operation exceptions ; operands ; FNMAC ; FMAC ; FMUL ; u2264 ; Rounded ; subsequent ; u00B1infinity ; subnormal input ; flush-to-zero mode ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "Operation exceptions ; operands ; FNMAC ; FMAC ; FMUL ; u2264 ; Rounded ; subsequent ; u00B1infinity ; subnormal input ; flush-to-zero mode ; instruction",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "dd0011f33748f0656a3feb4b49abd9d8ff3cb2d490e5a8cb96c2c0e54e95",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d37781",
        "transactionid" : 864215,
        "title" : "Invalid Operation exception ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509500468505,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 1695,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 1695,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509500468505,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
        "syscollection" : "default"
      },
      "Title" : "Invalid Operation exception",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "Excerpt" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the ... Table 5.4 shows the operand combinations that produce Invalid Operation exceptions.",
      "FirstSentences" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the result is not defined. Table 5.4 shows the operand combinations that produce Invalid Operation ..."
    }, {
      "title" : "Division by Zero exception",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "excerpt" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a ... In flush-to-zero mode, a subnormal input is treated as a positive zero for detection of a ...",
      "firstSentences" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a normal or subnormal value. In flush-to-zero mode, a subnormal input is treated as a positive zero ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2351,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Division by Zero exception ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "ku8zi54QQm9ShLtM",
        "urihash" : "ku8zi54QQm9ShLtM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "exception ; Invalid Operation ; flush-to-zero mode ; detection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "exception ; Invalid Operation ; flush-to-zero mode ; detection",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "6360a4bed030c306cbb046b3cdf6241e2f1056de83ba6b6b2872bc56a157",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d37784",
        "transactionid" : 864215,
        "title" : "Division by Zero exception ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509435229181,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 349,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 349,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509435229181,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
        "syscollection" : "default"
      },
      "Title" : "Division by Zero exception",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "Excerpt" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a ... In flush-to-zero mode, a subnormal input is treated as a positive zero for detection of a ...",
      "FirstSentences" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a normal or subnormal value. In flush-to-zero mode, a subnormal input is treated as a positive zero ..."
    } ],
    "totalNumberOfChildResults" : 127,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
      "document_number" : "ddi0274",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484614",
      "sysurihash" : "zñqkgE39UYkðHð6I",
      "urihash" : "zñqkgE39UYkðHð6I",
      "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
      "systransactionid" : 864215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185270143000,
      "topparentid" : 3484614,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373243000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146509000,
      "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e227b88295d1e18d376b4",
      "transactionid" : 864215,
      "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
      "products" : [ "Arm11" ],
      "date" : 1649146509000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0274:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146509606066493,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2568,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146147075,
      "syssize" : 2568,
      "sysdate" : 1649146509000,
      "haslayout" : "1",
      "topparent" : "3484614",
      "label_version" : "r1p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484614,
      "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
      "wordcount" : 190,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146509000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0274/h/?lang=en",
      "modified" : 1638977941000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146509606066493,
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
      "syscollection" : "default"
    },
    "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
    "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
    "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
  } ]
}