INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Guille/ARQ_TP1_ALU/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Guille/ARQ_TP1_ALU/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Guille/ARQ_TP1_ALU/alu/alu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
