// Seed: 3624878061
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_5, id_6, id_7, id_8;
  initial id_1 = 1 * 1'b0;
  assign id_4 = 1;
  always @(posedge id_2)
    if (id_2 && id_8) begin
      begin : id_9
        id_7 <= id_7;
      end
      for (id_8 = id_6; ""; id_3 = 1'b0) id_8 <= 1'd0;
      @(posedge 1 * id_6) id_5 <= 1;
      begin
        id_8 = id_6;
        id_10;
        $display(~id_7);
        id_1 += id_7;
      end
    end else $display(1'b0, id_7);
  wire id_11;
  always id_8 <= (1);
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0
);
  tri id_2;
  always id_2 = id_0;
  tri1 id_3 = 1'd0, id_4, id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
