#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun May 30 20:26:40 2021
# Process ID: 17484
# Current directory: C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log hierarchy_mem.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hierarchy_mem.tcl
# Log file: C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.runs/synth_1/hierarchy_mem.vds
# Journal file: C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hierarchy_mem.tcl -notrace
Command: synth_design -top hierarchy_mem -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19524 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 309.699 ; gain = 78.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hierarchy_mem' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:183]
INFO: [Synth 8-638] synthesizing module 'cache2a' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:23]
INFO: [Synth 8-256] done synthesizing module 'cache2a' (1#1) [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:23]
INFO: [Synth 8-638] synthesizing module 'main_memory' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:149]
INFO: [Synth 8-256] done synthesizing module 'main_memory' (2#1) [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:149]
INFO: [Synth 8-256] done synthesizing module 'hierarchy_mem' (3#1) [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:183]
WARNING: [Synth 8-3331] design main_memory has unconnected port FullAddress[3]
WARNING: [Synth 8-3331] design main_memory has unconnected port FullAddress[2]
WARNING: [Synth 8-3331] design main_memory has unconnected port FullAddress[1]
WARNING: [Synth 8-3331] design main_memory has unconnected port FullAddress[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 413.902 ; gain = 183.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 413.902 ; gain = 183.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 413.902 ; gain = 183.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5545] ROM "cachemem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "cachemem_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cachemem_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cachemem_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cachemem_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cachemem_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cachemem_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cachemem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cachemem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cachemem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cachemem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cachemem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cachemem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cachemem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cachemem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "cachemem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cachemem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "cachemem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cachemem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "cachemem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cachemem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "cachemem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tag_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[62]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[63]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[64]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[65]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[66]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[67]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[68]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[69]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[70]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[71]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[72]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[73]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[74]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[75]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[76]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[77]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[78]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[79]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[80]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[81]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[82]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[83]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[84]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[85]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[86]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[87]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[88]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[89]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Mainmemory_reg[90]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[15]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[14]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[13]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[12]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[11]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[10]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[9]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[8]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[7]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[6]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[5]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[4]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[3]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[2]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[1]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'cachemem_reg[0]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'valid_reg' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'tag_reg[0]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'tag_reg[1]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'tag_reg[2]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'tag_reg[3]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'rw_CM_reg' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'addr_CM_reg' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'wd_CM_reg' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'dirty_reg' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[0]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[1]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[2]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[3]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[4]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[5]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[6]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[7]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[8]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[9]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[10]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[11]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[12]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[13]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[14]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[15]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[16]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[17]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[18]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[19]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[20]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[21]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[22]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[23]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[24]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[25]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[26]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[27]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[28]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[29]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[30]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[31]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[32]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[33]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[34]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[35]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[36]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[37]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[38]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[39]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[40]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[41]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[42]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[43]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[44]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[45]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[46]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[47]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[48]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[49]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[50]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[51]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[52]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[53]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[54]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[55]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[56]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[57]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[58]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[59]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[60]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[61]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[62]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[63]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[64]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[65]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[66]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[67]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[68]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[69]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[70]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[71]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[72]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[73]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'Mainmemory_reg[74]' [C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.srcs/sources_1/new/hierarchy_mem.v:172]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 596.094 ; gain = 365.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |main_memory__GB0 |           1|     33967|
|2     |main_memory__GB1 |           1|      9948|
|3     |main_memory__GB2 |           1|     13964|
|4     |main_memory__GB3 |           1|     20286|
|5     |main_memory__GB4 |           1|     19587|
|6     |main_memory__GB5 |           1|     37327|
|7     |main_memory__GB6 |           1|     17526|
|8     |cache2a          |           1|     24709|
+------+-----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 606   
	   3 Input     32 Bit        Muxes := 42    
	   4 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 544   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 192   
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cache2a 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 98    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 9     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 101   
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 7     
Module main_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 508   
	   3 Input     32 Bit        Muxes := 39    
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 443   
	   4 Input      1 Bit        Muxes := 189   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (valid_reg[3]) is unused and will be removed from module cache2a.
WARNING: [Synth 8-3332] Sequential element (valid_reg[2]) is unused and will be removed from module cache2a.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:38 . Memory (MB): peak = 596.094 ; gain = 365.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |main_memory__GB0 |           1|      9160|
|2     |main_memory__GB1 |           1|      4003|
|3     |main_memory__GB2 |           1|      2330|
|4     |main_memory__GB3 |           1|      2062|
|5     |main_memory__GB4 |           1|      7696|
|6     |main_memory__GB5 |           1|      1083|
|7     |main_memory__GB6 |           1|       252|
|8     |cache2a          |           1|      4277|
+------+-----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (addr_CM_reg[3]) is unused and will be removed from module cache2a.
WARNING: [Synth 8-3332] Sequential element (addr_CM_reg[2]) is unused and will be removed from module cache2a.
WARNING: [Synth 8-3332] Sequential element (addr_CM_reg[1]) is unused and will be removed from module cache2a.
WARNING: [Synth 8-3332] Sequential element (addr_CM_reg[0]) is unused and will be removed from module cache2a.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:39 . Memory (MB): peak = 596.094 ; gain = 365.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |main_memory__GB0 |           1|      9160|
|2     |main_memory__GB1 |           1|      4003|
|3     |main_memory__GB2 |           1|      2330|
|4     |main_memory__GB3 |           1|      2057|
|5     |main_memory__GB4 |           1|      7696|
|6     |main_memory__GB5 |           1|      1083|
|7     |main_memory__GB6 |           1|       252|
|8     |cache2a          |           1|      4273|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:43 . Memory (MB): peak = 596.094 ; gain = 365.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:46 . Memory (MB): peak = 596.094 ; gain = 365.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:46 . Memory (MB): peak = 596.094 ; gain = 365.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:46 . Memory (MB): peak = 596.094 ; gain = 365.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:49 . Memory (MB): peak = 596.094 ; gain = 365.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:50 . Memory (MB): peak = 596.094 ; gain = 365.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:50 . Memory (MB): peak = 596.094 ; gain = 365.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |    12|
|2     |LUT1  |     1|
|3     |LUT2  |    40|
|4     |LUT3  |  4149|
|5     |LUT4  |  1352|
|6     |LUT5  |   752|
|7     |LUT6  |  3435|
|8     |MUXF7 |  1024|
|9     |MUXF8 |   512|
|10    |LD    |  8955|
|11    |IBUF  |    41|
|12    |OBUF  |    33|
+------+------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            | 20306|
|2     |  cache  |cache2a     |  7996|
|3     |  mm     |main_memory | 12224|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:50 . Memory (MB): peak = 596.094 ; gain = 365.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 291 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:52 . Memory (MB): peak = 596.094 ; gain = 365.328
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:52 . Memory (MB): peak = 596.094 ; gain = 365.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8996 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 69 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8955 instances were transformed.
  LD => LDCE: 8886 instances
  LD => LDCE (inverted pins: G): 69 instances

144 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:02:05 . Memory (MB): peak = 620.773 ; gain = 397.773
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/VE370/Projects/project3/project3_2a/project_1/project_1.runs/synth_1/hierarchy_mem.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 620.773 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 30 20:28:54 2021...
