arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	total_power	routing_power_perc	clock_power_perc	tile_power_perc	
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common	4.58	vpr	64.71 MiB		0.07	9300	-1	-1	3	0.26	-1	-1	34484	-1	52824	65	99	1	0	success	v8.0.0-11548-gf337eb353-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-10-12T10:23:35	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	66264	99	130	363	493	1	251	295	12	12	144	clb	auto	25.4 MiB	0.11	909	69946	28257	33534	8155	64.7 MiB	0.25	0.00	2.12504	-215.887	-2.12504	2.12504	0.26	0.00128833	0.00122051	0.0963439	0.0912538	-1	-1	-1	-1	46	1697	19	5.66058e+06	4.05111e+06	378970.	2631.74	1.64	0.526586	0.482138	13238	73581	-1	1542	10	552	711	43732	13783	2.26353	2.26353	-226.249	-2.26353	0	0	486261.	3376.82	0.09	0.05	0.07	-1	-1	0.09	0.0314505	0.0291634	0.009964	0.2127	0.07165	0.7157	
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	common	11.98	vpr	68.15 MiB		0.06	9324	-1	-1	15	0.35	-1	-1	34500	-1	54668	36	162	0	5	success	v8.0.0-11548-gf337eb353-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-10-12T10:23:35	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	69788	162	96	999	932	1	690	299	16	16	256	mult_36	auto	28.8 MiB	0.34	5749	83216	24669	51521	7026	68.2 MiB	0.64	0.01	21.0703	-1905.66	-21.0703	21.0703	0.51	0.00347553	0.00328327	0.306112	0.288446	-1	-1	-1	-1	46	12588	23	1.21132e+07	3.92018e+06	727248.	2840.81	6.10	1.15443	1.06726	24972	144857	-1	10123	18	3121	6008	939171	237744	22.8099	22.8099	-2079.35	-22.8099	0	0	934704.	3651.19	0.20	0.32	0.12	-1	-1	0.20	0.142001	0.132207	0.007787	0.3477	0.01624	0.6361	
