Starting…
Running 'Verilator.Lint'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/01-verilator-lint/verilator-lint.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/01-verilator-lint/verilator-lint.log[/link][/repr.filename]…
Running 'Checker.LintTimingConstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings'…
Check for Lint warnings clear.
Running 'Yosys.JsonHeader'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/05-yosys-jsonheader/yosys-jsonheader.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/05-yosys-jsonheader/yosys-jsonheader.log[/link][/repr.filename]…
Running 'Yosys.Synthesis'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/06-yosys-synthesis/yosys-synthesis.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/06-yosys-synthesis/yosys-synthesis.log[/link][/repr.filename]…
Parsing synthesis checks…
Running 'Checker.YosysUnmappedCells'…
Check for Unmapped Yosys instances clear.
Running 'Checker.YosysSynthChecks'…
Check for Yosys check errors clear.
Running 'OpenROAD.CheckSDCFiles'…
'PNR_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
Running 'OpenROAD.CheckMacroInstances'…
No macros found, skipping instance check…
Running 'OpenROAD.STAPrePNR'…
Starting STA for the nom_tt_025C_5v00 timing corner…
Starting STA for the nom_ss_125C_4v50 timing corner…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/11-openroad-staprepnr/nom_tt_025C_5v00/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/11-openroad-staprepnr/nom_tt_025C_5v00/sta.log[/link][/repr.filename]…
Starting STA for the nom_ff_n40C_5v50 timing corner…
Skipping corner min_tt_025C_5v00 for STA (identical to nom_tt_025C_5v00 at this stage)…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/11-openroad-staprepnr/nom_ss_125C_4v50/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/11-openroad-staprepnr/nom_ss_125C_4v50/sta.log[/link][/repr.filename]…
Skipping corner min_ss_125C_4v50 for STA (identical to nom_ss_125C_4v50 at this stage)…
Skipping corner min_ff_n40C_5v50 for STA (identical to nom_ff_n40C_5v50 at this stage)…
Skipping corner max_tt_025C_5v00 for STA (identical to nom_tt_025C_5v00 at this stage)…
Skipping corner max_ss_125C_4v50 for STA (identical to nom_ss_125C_4v50 at this stage)…
Skipping corner max_ff_n40C_5v50 for STA (identical to nom_ff_n40C_5v50 at this stage)…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/11-openroad-staprepnr/nom_ff_n40C_5v50/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/11-openroad-staprepnr/nom_ff_n40C_5v50/sta.log[/link][/repr.filename]…
Finished STA for the nom_ss_125C_4v50 timing corner.
Finished STA for the nom_tt_025C_5v00 timing corner.
Finished STA for the nom_ff_n40C_5v50 timing corner.
Running 'OpenROAD.Floorplan'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/12-openroad-floorplan/openroad-floorplan.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/12-openroad-floorplan/openroad-floorplan.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
[IFP-0028] Core area lower left (10.000, 11.000) snapped to (10.080, 11.760).
Running 'Odb.CheckMacroAntennaProperties'…
No cells provided, skipping…
Running 'Odb.SetPowerConnections'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/14-odb-setpowerconnections/odb-setpowerconnections.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/14-odb-setpowerconnections/odb-setpowerconnections.log[/link][/repr.filename]…
Running 'Odb.ManualMacroPlacement'…
No instances found, skipping 'Odb.ManualMacroPlacement'…
Running 'OpenROAD.CutRows'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/16-openroad-cutrows/openroad-cutrows.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/16-openroad-cutrows/openroad-cutrows.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Running 'OpenROAD.TapEndcapInsertion'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/17-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/17-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Running 'Odb.AddPDNObstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…
Running 'OpenROAD.GeneratePDN'…
'FP_PDN_CFG' not explicitly set, setting it to /nix/store/kxsjpij4x1r1l8011ifbslbq57ljxwmd-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/openroad/common/pdn_cfg.tcl…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/19-openroad-generatepdn/openroad-generatepdn.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/19-openroad-generatepdn/openroad-generatepdn.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Running 'Odb.RemovePDNObstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…
Running 'Odb.AddRoutingObstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…
Running 'OpenROAD.GlobalPlacementSkipIO'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/22-openroad-globalplacementskipio/openroad-globalplacementskipio.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/22-openroad-globalplacementskipio/openroad-globalplacementskipio.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Running 'OpenROAD.IOPlacement'…
FP_PIN_ORDER_CFG is set. Skipping 'OpenROAD.IOPlacement'…
Running 'Odb.CustomIOPlacement'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/24-odb-customioplacement/odb-customioplacement.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/24-odb-customioplacement/odb-customioplacement.log[/link][/repr.filename]…
Running 'Odb.ApplyDEFTemplate'…
No DEF template provided, skipping…
Running 'OpenROAD.GlobalPlacement'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/26-openroad-globalplacement/openroad-globalplacement.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/26-openroad-globalplacement/openroad-globalplacement.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Running 'Odb.WriteVerilogHeader'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/27-odb-writeverilogheader/odb-writeverilogheader.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/27-odb-writeverilogheader/odb-writeverilogheader.log[/link][/repr.filename]…
Running 'Checker.PowerGridViolations'…
Check for power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) clear.
Running 'OpenROAD.STAMidPNR'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/29-openroad-stamidpnr/openroad-stamidpnr.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/29-openroad-stamidpnr/openroad-stamidpnr.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
[STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.RepairDesignPostGPL'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/30-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/30-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Running 'OpenROAD.DetailedPlacement'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/31-openroad-detailedplacement/openroad-detailedplacement.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/31-openroad-detailedplacement/openroad-detailedplacement.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Gating variable for step 'OpenROAD.CTS' set to 'False'- the step will be skipped.
Skipping step 'Clock Tree Synthesis'…
Running 'OpenROAD.STAMidPNR-1'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/32-openroad-stamidpnr-1/openroad-stamidpnr-1.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/32-openroad-stamidpnr-1/openroad-stamidpnr-1.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
[STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.ResizerTimingPostCTS'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/33-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/33-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
[STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.STAMidPNR-2'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/34-openroad-stamidpnr-2/openroad-stamidpnr-2.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/34-openroad-stamidpnr-2/openroad-stamidpnr-2.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
[STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.GlobalRouting'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/35-openroad-globalrouting/openroad-globalrouting.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/35-openroad-globalrouting/openroad-globalrouting.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
[STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.CheckAntennas'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/36-openroad-checkantennas/openroad-checkantennas.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/36-openroad-checkantennas/openroad-checkantennas.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Repair Design (Post-Global Routing)'…
Running 'Odb.DiodesOnPorts'…
'DIODE_ON_PORTS' is set to 'none': skipping…
Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be skipped.
Skipping step 'Heuristic Diode Insertion'…
Running 'OpenROAD.RepairAntennas'…
Running 'DiodeInsertion'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/38-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/38-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
[STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.CheckAntennas'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/38-openroad-repairantennas/2-openroad-checkantennas/openroad-checkantennas.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/38-openroad-repairantennas/2-openroad-checkantennas/openroad-checkantennas.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Running 'OpenROAD.STAMidPNR-3'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/39-openroad-stamidpnr-3/openroad-stamidpnr-3.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/39-openroad-stamidpnr-3/openroad-stamidpnr-3.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
[GRT-0026] Missing route to pin _05_/I.
[GRT-0026] Missing route to pin _04_/ZN.
[GRT-0026] Missing route to pin _08_/I.
[GRT-0026] Missing route to pin _07_/ZN.
[GRT-0026] Missing route to pin input1/I.
[GRT-0026] Missing route to pin b_in[0].
[GRT-0026] Missing route to pin input2/I.
[GRT-0026] Missing route to pin b_in[1].
[GRT-0026] Missing route to pin input3/I.
[GRT-0026] Missing route to pin b_in[2].
[GRT-0026] Missing route to pin output4/Z.
[GRT-0026] Missing route to pin t_out[0].
[GRT-0026] Missing route to pin output5/Z.
[GRT-0026] Missing route to pin t_out[1].
[GRT-0026] Missing route to pin output6/Z.
[GRT-0026] Missing route to pin t_out[2].
[GRT-0026] Missing route to pin output7/Z.
[GRT-0026] Missing route to pin t_out[3].
[GRT-0026] Missing route to pin output8/Z.
[GRT-0026] Missing route to pin t_out[4].
[GRT-0026] Missing route to pin output9/Z.
[GRT-0026] Missing route to pin t_out[5].
[GRT-0026] Missing route to pin output10/Z.
[GRT-0026] Missing route to pin t_out[6].
[GRT-0026] Missing route to pin input1/Z.
[GRT-0026] Missing route to pin _09_/A1.
[GRT-0026] Missing route to pin _07_/A1.
[GRT-0026] Missing route to pin _04_/A1.
[GRT-0026] Missing route to pin _03_/A1.
[GRT-0026] Missing route to pin input2/Z.
[GRT-0026] Missing route to pin _07_/A2.
[GRT-0026] Missing route to pin _06_/A1.
[GRT-0026] Missing route to pin _04_/A2.
[GRT-0026] Missing route to pin _02_/A1.
[GRT-0026] Missing route to pin input3/Z.
[GRT-0026] Missing route to pin _10_/I.
[GRT-0026] Missing route to pin _07_/B.
[GRT-0026] Missing route to pin _06_/A2.
[GRT-0026] Missing route to pin _04_/B.
[GRT-0026] Missing route to pin _02_/A2.
[GRT-0026] Missing route to pin output4/I.
[GRT-0026] Missing route to pin _03_/Z.
[GRT-0026] Missing route to pin output5/I.
[GRT-0026] Missing route to pin _03_/A2.
[GRT-0026] Missing route to pin _02_/Z.
[GRT-0026] Missing route to pin output6/I.
[GRT-0026] Missing route to pin _05_/ZN.
[GRT-0026] Missing route to pin output7/I.
[GRT-0026] Missing route to pin _10_/Z.
[GRT-0026] Missing route to pin output8/I.
[GRT-0026] Missing route to pin _08_/ZN.
[GRT-0026] Missing route to pin output9/I.
[GRT-0026] Missing route to pin _09_/A2.
[GRT-0026] Missing route to pin _06_/Z.
[GRT-0026] Missing route to pin output10/I.
[GRT-0026] Missing route to pin _09_/Z.
[STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
Running 'OpenROAD.DetailedRouting'…
Running TritonRoute with 8 threads…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/40-openroad-detailedrouting/openroad-detailedrouting.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/40-openroad-detailedrouting/openroad-detailedrouting.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Running 'Odb.RemoveRoutingObstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemoveRoutingObstructions'…
Running 'OpenROAD.CheckAntennas-1'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/42-openroad-checkantennas-1/openroad-checkantennas-1.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/42-openroad-checkantennas-1/openroad-checkantennas-1.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Running 'Checker.TrDRC'…
Check for Routing DRC errors clear.
Running 'Odb.ReportDisconnectedPins'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/44-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/44-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log[/link][/repr.filename]…
Running 'Checker.DisconnectedPins'…
Check for critical disconnected pins clear.
Running 'Odb.ReportWireLength'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/46-odb-reportwirelength/odb-reportwirelength.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/46-odb-reportwirelength/odb-reportwirelength.log[/link][/repr.filename]…
Running 'Checker.WireLength'…
Threshold for Threshold-surpassing long wires is not set. The checker will be skipped.
Running 'OpenROAD.FillInsertion'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/48-openroad-fillinsertion/openroad-fillinsertion.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/48-openroad-fillinsertion/openroad-fillinsertion.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
Running 'OpenROAD.RCX'…
Running RCX for corners matching min_* (/home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/49-openroad-rcx/min/rcx.log)…
Running RCX for corners matching nom_* (/home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/49-openroad-rcx/nom/rcx.log)…
Running RCX for corners matching max_* (/home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/49-openroad-rcx/max/rcx.log)…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/49-openroad-rcx/min/rcx.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/49-openroad-rcx/min/rcx.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/49-openroad-rcx/nom/rcx.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/49-openroad-rcx/nom/rcx.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/49-openroad-rcx/max/rcx.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/49-openroad-rcx/max/rcx.log[/link][/repr.filename]…
Finished RCX for corners matching min_*.
Finished RCX for corners matching nom_*.
Finished RCX for corners matching max_*.
Running 'OpenROAD.STAPostPNR'…
Starting STA for the nom_tt_025C_5v00 timing corner…
Starting STA for the nom_ss_125C_4v50 timing corner…
Starting STA for the nom_ff_n40C_5v50 timing corner…
Starting STA for the min_tt_025C_5v00 timing corner…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_tt_025C_5v00/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_tt_025C_5v00/sta.log[/link][/repr.filename]…
Starting STA for the min_ss_125C_4v50 timing corner…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_ff_n40C_5v50/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_ff_n40C_5v50/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_ss_125C_4v50/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_ss_125C_4v50/sta.log[/link][/repr.filename]…
Starting STA for the min_ff_n40C_5v50 timing corner…
Starting STA for the max_tt_025C_5v00 timing corner…
Starting STA for the max_ss_125C_4v50 timing corner…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_ss_125C_4v50/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_ss_125C_4v50/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_tt_025C_5v00/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_tt_025C_5v00/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_ff_n40C_5v50/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_ff_n40C_5v50/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_tt_025C_5v00/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_tt_025C_5v00/sta.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_ss_125C_4v50/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_ss_125C_4v50/sta.log[/link][/repr.filename]…
Finished STA for the min_tt_025C_5v00 timing corner.
Finished STA for the min_ss_125C_4v50 timing corner.
Finished STA for the max_ss_125C_4v50 timing corner.
Finished STA for the nom_ss_125C_4v50 timing corner.
Finished STA for the max_tt_025C_5v00 timing corner.
Finished STA for the nom_ff_n40C_5v50 timing corner.
Finished STA for the min_ff_n40C_5v50 timing corner.
Finished STA for the nom_tt_025C_5v00 timing corner.
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_ss_125C_4v50/filter_unannotated.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_ss_125C_4v50/filter_unannotated.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_tt_025C_5v00/filter_unannotated.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_tt_025C_5v00/filter_unannotated.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_ss_125C_4v50/filter_unannotated.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_ss_125C_4v50/filter_unannotated.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_ss_125C_4v50/filter_unannotated.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_ss_125C_4v50/filter_unannotated.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_ff_n40C_5v50/filter_unannotated.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_ff_n40C_5v50/filter_unannotated.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_tt_025C_5v00/filter_unannotated.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_tt_025C_5v00/filter_unannotated.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_ff_n40C_5v50/filter_unannotated.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/min_ff_n40C_5v50/filter_unannotated.log[/link][/repr.filename]…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_tt_025C_5v00/filter_unannotated.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/nom_tt_025C_5v00/filter_unannotated.log[/link][/repr.filename]…
Starting STA for the max_ff_n40C_5v50 timing corner…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_ff_n40C_5v50/sta.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_ff_n40C_5v50/sta.log[/link][/repr.filename]…
Finished STA for the max_ff_n40C_5v50 timing corner.
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_ff_n40C_5v50/filter_unannotated.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/50-openroad-stapostpnr/max_ff_n40C_5v50/filter_unannotated.log[/link][/repr.filename]…
Running 'OpenROAD.IRDropReport'…
'VSRC_LOC_FILES' was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/51-openroad-irdropreport/openroad-irdropreport.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/51-openroad-irdropreport/openroad-irdropreport.log[/link][/repr.filename]…
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0337] port '__VIRTUAL_CLK__' not found.
[STA-0559] transition time can not be specified for virtual clocks.
[INFO PSM-0022] Using 5.000V for DVDD
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net DVDD = 32.
[INFO PSM-0064] Number of voltage sources = 4.
[INFO PSM-0040] All PDN stripes on net DVDD are connected.
########## IR report #################
Corner: nom_tt_025C_5v00
Worstcase voltage: 5.00e+00 V
Average IR drop  : 7.36e-05 V
Worstcase IR drop: 1.57e-04 V
######################################
[INFO PSM-0022] Using 0.000V for DVSS
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net DVSS = 38.
[INFO PSM-0064] Number of voltage sources = 4.
[INFO PSM-0040] All PDN stripes on net DVSS are connected.
########## IR report #################
Corner: nom_tt_025C_5v00
Worstcase voltage: 1.65e-04 V
Average IR drop  : 6.22e-05 V
Worstcase IR drop: 1.65e-04 V
######################################

Running 'Magic.StreamOut'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/52-magic-streamout/magic-streamout.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/52-magic-streamout/magic-streamout.log[/link][/repr.filename]…
Running 'KLayout.StreamOut'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/53-klayout-streamout/klayout-streamout.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/53-klayout-streamout/klayout-streamout.log[/link][/repr.filename]…
Running 'Magic.WriteLEF'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/54-magic-writelef/magic-writelef.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/54-magic-writelef/magic-writelef.log[/link][/repr.filename]…
Running 'Odb.CheckDesignAntennaProperties'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/55-odb-checkdesignantennaproperties/odb-checkdesignantennaproperties.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/55-odb-checkdesignantennaproperties/odb-checkdesignantennaproperties.log[/link][/repr.filename]…
Running 'KLayout.XOR'…
Running XOR with 8 threads…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/56-klayout-xor/klayout-xor.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/56-klayout-xor/klayout-xor.log[/link][/repr.filename]…
Running 'Checker.XOR'…
Check for XOR differences clear.
Running 'Magic.DRC'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/58-magic-drc/magic-drc.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/58-magic-drc/magic-drc.log[/link][/repr.filename]…
Running 'KLayout.DRC'…
KLayout DRC is not supported for the gf180mcuD PDK. This step will be skipped.
Running 'Checker.MagicDRC'…
Check for Magic DRC errors clear.
Running 'Checker.KLayoutDRC'…
The KLayout DRC errors metric was not found. Are you sure the relevant step was run?
Running 'Magic.SpiceExtraction'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/62-magic-spiceextraction/magic-spiceextraction.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/62-magic-spiceextraction/magic-spiceextraction.log[/link][/repr.filename]…
Running 'Checker.IllegalOverlap'…
Check for Magic Illegal Overlap errors clear.
Running 'Netgen.LVS'…
Logging subprocess to [repr.filename][link=file:///home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/64-netgen-lvs/netgen-lvs.log]pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/64-netgen-lvs/netgen-lvs.log[/link][/repr.filename]…
Running 'Checker.LVS'…
Check for LVS errors clear.
Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped.
Skipping step 'Equivalence Check'…
Running 'Checker.SetupViolations'…
No setup violations found
Running 'Checker.HoldViolations'…
No hold violations found
Running 'Checker.MaxSlewViolations'…
No max slew violations found
Running 'Checker.MaxCapViolations'…
No max cap violations found
Running 'Misc.ReportManufacturability'…
klayout__drc_error__count not reported. KLayout.DRC may have been skipped.
Saving views to '/home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/final'…
Flow complete.
Starting…
Running 'KLayout.OpenGUI'…
Saving views to '/home/junbeom/pico/designs/openlane/dac_matrix_decoder/runs/RUN_2024-04-20_15-34-59/final'…
Flow complete.
