CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote file for project
'E:\Hang\G200_GLN_HDR_10bit_full_32chan_cho_frame0_NEWPCB_debug_02_wending_FINAL
\_ngo\cs_ila_pro_0\coregen.cgp'.
INFO:sim:927 - Generating component instance 'ila_pro_0' of
   'xilinx.com:ip:chipscope_ila:1.04.a' from
   'C:\Xilinx\13.1\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ila_v1_0
   4_a\chipscope_ila_v1_04_a.xcd'.
Resolving generic values...
Initializing IP model...
Finished initializing IP model.
Finished resolving generic values.
Generating IP...
Configuring files for ila_pro_0 root...
Gathering HDL files for ila_pro_0 root...
Creating XST project for ila_pro_0...
Creating XST script file for ila_pro_0...
Creating XST instantiation file for ila_pro_0...
Running XST for ila_pro_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL simulation model
Not generating a Verilog simulation model
Creating ISE instantiation template for ila_pro_0...
Skipping Verilog instantiation template for ila_pro_0...
Finished Generation.
Generating IP instantiation template...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Creating readme './tmp/_cg\ila_pro_0_readme.txt'.
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
