// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_process_ipv4_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_crc2ipFifo_dout,
        rx_crc2ipFifo_num_data_valid,
        rx_crc2ipFifo_fifo_cap,
        rx_crc2ipFifo_empty_n,
        rx_crc2ipFifo_read,
        rx_process2dropFifo_din,
        rx_process2dropFifo_num_data_valid,
        rx_process2dropFifo_fifo_cap,
        rx_process2dropFifo_full_n,
        rx_process2dropFifo_write,
        rx_process2dropLengthFifo_din,
        rx_process2dropLengthFifo_num_data_valid,
        rx_process2dropLengthFifo_fifo_cap,
        rx_process2dropLengthFifo_full_n,
        rx_process2dropLengthFifo_write,
        rx_ip2udpMetaFifo_din,
        rx_ip2udpMetaFifo_num_data_valid,
        rx_ip2udpMetaFifo_fifo_cap,
        rx_ip2udpMetaFifo_full_n,
        rx_ip2udpMetaFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] rx_crc2ipFifo_dout;
input  [1:0] rx_crc2ipFifo_num_data_valid;
input  [1:0] rx_crc2ipFifo_fifo_cap;
input   rx_crc2ipFifo_empty_n;
output   rx_crc2ipFifo_read;
output  [127:0] rx_process2dropFifo_din;
input  [3:0] rx_process2dropFifo_num_data_valid;
input  [3:0] rx_process2dropFifo_fifo_cap;
input   rx_process2dropFifo_full_n;
output   rx_process2dropFifo_write;
output  [3:0] rx_process2dropLengthFifo_din;
input  [1:0] rx_process2dropLengthFifo_num_data_valid;
input  [1:0] rx_process2dropLengthFifo_fifo_cap;
input   rx_process2dropLengthFifo_full_n;
output   rx_process2dropLengthFifo_write;
output  [63:0] rx_ip2udpMetaFifo_din;
input  [1:0] rx_ip2udpMetaFifo_num_data_valid;
input  [1:0] rx_ip2udpMetaFifo_fifo_cap;
input   rx_ip2udpMetaFifo_full_n;
output   rx_ip2udpMetaFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_crc2ipFifo_read;
reg rx_process2dropFifo_write;
reg rx_process2dropLengthFifo_write;
reg rx_ip2udpMetaFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_92_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_500;
reg   [0:0] tmp_i_reg_500_pp0_iter1_reg;
reg   [0:0] icmp_ln58_reg_538;
reg   [0:0] header_ready_load_reg_525;
reg    ap_predicate_op83_write_state3;
reg   [0:0] metaWritten_3_load_reg_534;
reg    ap_predicate_op86_write_state3;
reg    ap_predicate_op92_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] header_ready;
reg   [15:0] header_idx;
reg   [159:0] header_header_V;
reg   [0:0] metaWritten_3;
reg   [3:0] headerWordsDropped_V;
reg    rx_crc2ipFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_process2dropFifo_blk_n;
reg    rx_process2dropLengthFifo_blk_n;
reg    rx_ip2udpMetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] rx_crc2ipFifo_read_reg_504;
reg   [127:0] rx_crc2ipFifo_read_reg_504_pp0_iter1_reg;
wire   [63:0] currWord_data_V_fu_212_p1;
reg   [63:0] currWord_data_V_reg_509;
reg   [0:0] currWord_last_V_reg_515;
reg   [0:0] currWord_last_V_reg_515_pp0_iter1_reg;
wire   [0:0] header_ready_load_load_fu_224_p1;
wire   [0:0] metaWritten_3_load_load_fu_236_p1;
wire   [0:0] icmp_ln58_fu_262_p2;
wire   [159:0] p_Result_11_fu_325_p2;
reg   [0:0] ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_127;
reg   [15:0] ap_phi_mux_header_idx_new_0_i_phi_fu_141_p4;
wire   [15:0] add_ln67_fu_271_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_138;
reg   [0:0] ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_148;
reg   [0:0] ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_header_idx_flag_1_i_reg_162;
reg   [15:0] ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6;
wire   [15:0] ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_176;
reg   [0:0] ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_metaWritten_5_flag_1_i_reg_189;
wire   [159:0] ap_phi_reg_pp0_iter0_p_Val2_12_in_i_in_in_reg_203;
reg   [159:0] ap_phi_reg_pp0_iter1_p_Val2_12_in_i_in_in_reg_203;
reg   [159:0] ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203;
wire   [0:0] xor_ln63_fu_381_p2;
wire   [0:0] or_ln63_fu_376_p2;
wire   [15:0] select_ln63_fu_391_p3;
wire   [0:0] or_ln63_1_fu_386_p2;
wire   [159:0] p_Result_s_fu_364_p2;
wire   [0:0] or_ln63_2_fu_398_p2;
wire   [3:0] select_ln63_1_fu_487_p3;
reg    ap_block_pp0_stage0_01001;
wire   [21:0] shl_ln_fu_244_p3;
wire   [22:0] zext_ln58_fu_252_p1;
wire   [22:0] add_ln58_fu_256_p2;
wire   [1:0] trunc_ln58_fu_240_p1;
wire   [7:0] tmp_fu_279_p3;
wire   [159:0] zext_ln186_fu_268_p1;
wire   [159:0] zext_ln368_fu_287_p1;
wire   [159:0] zext_ln368_7_fu_291_p1;
wire   [159:0] shl_ln368_9_fu_301_p2;
wire   [159:0] xor_ln368_3_fu_307_p2;
wire   [159:0] shl_ln368_8_fu_295_p2;
wire   [159:0] and_ln368_5_fu_313_p2;
wire   [159:0] and_ln368_6_fu_319_p2;
wire   [159:0] shl_ln368_fu_337_p2;
wire   [159:0] xor_ln368_fu_343_p2;
wire   [159:0] zext_ln368_6_fu_355_p1;
wire   [159:0] and_ln368_fu_349_p2;
wire   [159:0] shl_ln368_7_fu_358_p2;
wire   [3:0] trunc_ln628_fu_425_p1;
wire   [7:0] tmp_127_i_fu_456_p4;
wire   [7:0] tmp_126_i_fu_446_p4;
wire   [31:0] tmp_125_i_fu_436_p4;
wire   [47:0] tmp_121_i_fu_466_p4;
wire   [3:0] add_ln840_fu_481_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_177;
reg    ap_condition_183;
reg    ap_condition_382;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 header_ready = 1'd0;
#0 header_idx = 16'd0;
#0 header_header_V = 160'd1180591620717411303493;
#0 metaWritten_3 = 1'd0;
#0 headerWordsDropped_V = 4'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_183)) begin
        if ((1'b1 == ap_condition_177)) begin
            ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203 <= p_Result_11_fu_325_p2;
        end else if (((tmp_i_reg_500 == 1'd1) & (header_ready_load_load_fu_224_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203 <= header_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203 <= ap_phi_reg_pp0_iter1_p_Val2_12_in_i_in_in_reg_203;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_382)) begin
        if ((icmp_ln58_fu_262_p2 == 1'd1)) begin
            header_header_V <= p_Result_s_fu_364_p2;
        end else if ((icmp_ln58_fu_262_p2 == 1'd0)) begin
            header_header_V <= p_Result_11_fu_325_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_Val2_12_in_i_in_in_reg_203 <= ap_phi_reg_pp0_iter0_p_Val2_12_in_i_in_in_reg_203;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_data_V_reg_509 <= currWord_data_V_fu_212_p1;
        currWord_last_V_reg_515 <= rx_crc2ipFifo_dout[128'd72];
        rx_crc2ipFifo_read_reg_504 <= rx_crc2ipFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_last_V_reg_515_pp0_iter1_reg <= currWord_last_V_reg_515;
        rx_crc2ipFifo_read_reg_504_pp0_iter1_reg <= rx_crc2ipFifo_read_reg_504;
        tmp_i_reg_500 <= tmp_i_nbreadreq_fu_92_p3;
        tmp_i_reg_500_pp0_iter1_reg <= tmp_i_reg_500;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_500_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        headerWordsDropped_V <= select_ln63_1_fu_487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_500 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln63_1_fu_386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        header_idx <= select_ln63_fu_391_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_500 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln63_fu_376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        header_ready <= xor_ln63_fu_381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_500 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        header_ready_load_reg_525 <= header_ready;
        metaWritten_3_load_reg_534 <= metaWritten_3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_500 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (header_ready_load_load_fu_224_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln58_reg_538 <= icmp_ln58_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_500 == 1'd1) & (or_ln63_2_fu_398_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten_3 <= xor_ln63_fu_381_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_500 == 1'd1) & (metaWritten_3_load_load_fu_236_p1 == 1'd1) & (header_ready_load_load_fu_224_p1 == 1'd1)) | ((tmp_i_reg_500 == 1'd1) & (metaWritten_3_load_load_fu_236_p1 == 1'd0) & (header_ready_load_load_fu_224_p1 == 1'd1)) | ((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd0) & (metaWritten_3_load_load_fu_236_p1 == 1'd1)) | ((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd0) & (metaWritten_3_load_load_fu_236_p1 == 1'd0)))) begin
        ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6 = ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4;
    end else if (((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd1) & (header_ready_load_load_fu_224_p1 == 1'd0))) begin
        ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6 = 1'd1;
    end else begin
        ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6 = ap_phi_reg_pp0_iter1_header_idx_flag_1_i_reg_162;
    end
end

always @ (*) begin
    if (((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd0) & (header_ready_load_load_fu_224_p1 == 1'd0))) begin
        ap_phi_mux_header_idx_new_0_i_phi_fu_141_p4 = add_ln67_fu_271_p2;
    end else begin
        ap_phi_mux_header_idx_new_0_i_phi_fu_141_p4 = ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_138;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_500 == 1'd1) & (metaWritten_3_load_load_fu_236_p1 == 1'd1) & (header_ready_load_load_fu_224_p1 == 1'd1)) | ((tmp_i_reg_500 == 1'd1) & (metaWritten_3_load_load_fu_236_p1 == 1'd0) & (header_ready_load_load_fu_224_p1 == 1'd1)) | ((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd0) & (metaWritten_3_load_load_fu_236_p1 == 1'd1)) | ((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd0) & (metaWritten_3_load_load_fu_236_p1 == 1'd0)))) begin
        ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6 = ap_phi_mux_header_idx_new_0_i_phi_fu_141_p4;
    end else if (((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd1) & (header_ready_load_load_fu_224_p1 == 1'd0))) begin
        ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6 = add_ln67_fu_271_p2;
    end else begin
        ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6 = ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_176;
    end
end

always @ (*) begin
    if ((tmp_i_reg_500 == 1'd1)) begin
        if (((icmp_ln58_fu_262_p2 == 1'd0) & (header_ready_load_load_fu_224_p1 == 1'd0))) begin
            ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4 = 1'd1;
        end else if ((header_ready_load_load_fu_224_p1 == 1'd1)) begin
            ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4 = 1'd0;
        end else begin
            ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4 = ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_127;
        end
    end else begin
        ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4 = ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_127;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_500 == 1'd1) & (metaWritten_3_load_load_fu_236_p1 == 1'd1) & (header_ready_load_load_fu_224_p1 == 1'd1)) | ((tmp_i_reg_500 == 1'd1) & (metaWritten_3_load_load_fu_236_p1 == 1'd0) & (header_ready_load_load_fu_224_p1 == 1'd1)) | ((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd0) & (metaWritten_3_load_load_fu_236_p1 == 1'd1)) | ((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd0) & (metaWritten_3_load_load_fu_236_p1 == 1'd0)))) begin
        ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6 = ap_phi_mux_header_ready_flag_0_i_phi_fu_130_p4;
    end else if (((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd1) & (header_ready_load_load_fu_224_p1 == 1'd0))) begin
        ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6 = 1'd0;
    end else begin
        ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6 = ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_148;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_500 == 1'd1) & (metaWritten_3_load_load_fu_236_p1 == 1'd0) & (header_ready_load_load_fu_224_p1 == 1'd1)) | ((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd0) & (metaWritten_3_load_load_fu_236_p1 == 1'd0)))) begin
        ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6 = 1'd1;
    end else if ((((tmp_i_reg_500 == 1'd1) & (metaWritten_3_load_load_fu_236_p1 == 1'd1) & (header_ready_load_load_fu_224_p1 == 1'd1)) | ((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd1) & (header_ready_load_load_fu_224_p1 == 1'd0)) | ((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd0) & (metaWritten_3_load_load_fu_236_p1 == 1'd1)))) begin
        ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6 = 1'd0;
    end else begin
        ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6 = ap_phi_reg_pp0_iter1_metaWritten_5_flag_1_i_reg_189;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_crc2ipFifo_blk_n = rx_crc2ipFifo_empty_n;
    end else begin
        rx_crc2ipFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_crc2ipFifo_read = 1'b1;
    end else begin
        rx_crc2ipFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op92_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ip2udpMetaFifo_blk_n = rx_ip2udpMetaFifo_full_n;
    end else begin
        rx_ip2udpMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op92_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ip2udpMetaFifo_write = 1'b1;
    end else begin
        rx_ip2udpMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op83_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_process2dropFifo_blk_n = rx_process2dropFifo_full_n;
    end else begin
        rx_process2dropFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op83_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_process2dropFifo_write = 1'b1;
    end else begin
        rx_process2dropFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op86_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_process2dropLengthFifo_blk_n = rx_process2dropLengthFifo_full_n;
    end else begin
        rx_process2dropLengthFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op86_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_process2dropLengthFifo_write = 1'b1;
    end else begin
        rx_process2dropLengthFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln58_fu_256_p2 = (zext_ln58_fu_252_p1 + 23'd64);

assign add_ln67_fu_271_p2 = (header_idx + 16'd1);

assign add_ln840_fu_481_p2 = (headerWordsDropped_V + 4'd2);

assign and_ln368_5_fu_313_p2 = (xor_ln368_3_fu_307_p2 & header_header_V);

assign and_ln368_6_fu_319_p2 = (shl_ln368_9_fu_301_p2 & shl_ln368_8_fu_295_p2);

assign and_ln368_fu_349_p2 = (xor_ln368_fu_343_p2 & header_header_V);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (rx_crc2ipFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op92_write_state3 == 1'b1) & (rx_ip2udpMetaFifo_full_n == 1'b0)) | ((ap_predicate_op86_write_state3 == 1'b1) & (rx_process2dropLengthFifo_full_n == 1'b0)) | ((ap_predicate_op83_write_state3 == 1'b1) & (rx_process2dropFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (rx_crc2ipFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op92_write_state3 == 1'b1) & (rx_ip2udpMetaFifo_full_n == 1'b0)) | ((ap_predicate_op86_write_state3 == 1'b1) & (rx_process2dropLengthFifo_full_n == 1'b0)) | ((ap_predicate_op83_write_state3 == 1'b1) & (rx_process2dropFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (rx_crc2ipFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op92_write_state3 == 1'b1) & (rx_ip2udpMetaFifo_full_n == 1'b0)) | ((ap_predicate_op86_write_state3 == 1'b1) & (rx_process2dropLengthFifo_full_n == 1'b0)) | ((ap_predicate_op83_write_state3 == 1'b1) & (rx_process2dropFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_92_p3 == 1'd1) & (rx_crc2ipFifo_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op92_write_state3 == 1'b1) & (rx_ip2udpMetaFifo_full_n == 1'b0)) | ((ap_predicate_op86_write_state3 == 1'b1) & (rx_process2dropLengthFifo_full_n == 1'b0)) | ((ap_predicate_op83_write_state3 == 1'b1) & (rx_process2dropFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_177 = ((tmp_i_reg_500 == 1'd1) & (icmp_ln58_fu_262_p2 == 1'd0) & (header_ready_load_load_fu_224_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_183 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_382 = ((tmp_i_reg_500 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (header_ready_load_load_fu_224_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_Val2_12_in_i_in_in_reg_203 = 'bx;

assign ap_phi_reg_pp0_iter1_header_idx_flag_1_i_reg_162 = 'bx;

assign ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_138 = 'bx;

assign ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_176 = 'bx;

assign ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_127 = 'bx;

assign ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_148 = 'bx;

assign ap_phi_reg_pp0_iter1_metaWritten_5_flag_1_i_reg_189 = 'bx;

always @ (*) begin
    ap_predicate_op83_write_state3 = (((header_ready_load_reg_525 == 1'd1) & (tmp_i_reg_500_pp0_iter1_reg == 1'd1)) | ((icmp_ln58_reg_538 == 1'd0) & (tmp_i_reg_500_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op86_write_state3 = (((metaWritten_3_load_reg_534 == 1'd0) & (header_ready_load_reg_525 == 1'd1) & (tmp_i_reg_500_pp0_iter1_reg == 1'd1)) | ((metaWritten_3_load_reg_534 == 1'd0) & (icmp_ln58_reg_538 == 1'd0) & (tmp_i_reg_500_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op92_write_state3 = (((metaWritten_3_load_reg_534 == 1'd0) & (header_ready_load_reg_525 == 1'd1) & (tmp_i_reg_500_pp0_iter1_reg == 1'd1)) | ((metaWritten_3_load_reg_534 == 1'd0) & (icmp_ln58_reg_538 == 1'd0) & (tmp_i_reg_500_pp0_iter1_reg == 1'd1)));
end

assign currWord_data_V_fu_212_p1 = rx_crc2ipFifo_dout[63:0];

assign header_ready_load_load_fu_224_p1 = header_ready;

assign icmp_ln58_fu_262_p2 = ((add_ln58_fu_256_p2 < 23'd160) ? 1'b1 : 1'b0);

assign metaWritten_3_load_load_fu_236_p1 = metaWritten_3;

assign or_ln63_1_fu_386_p2 = (currWord_last_V_reg_515 | ap_phi_mux_header_idx_flag_1_i_phi_fu_165_p6);

assign or_ln63_2_fu_398_p2 = (currWord_last_V_reg_515 | ap_phi_mux_metaWritten_5_flag_1_i_phi_fu_192_p6);

assign or_ln63_fu_376_p2 = (currWord_last_V_reg_515 | ap_phi_mux_header_ready_flag_1_i_phi_fu_151_p6);

assign p_Result_11_fu_325_p2 = (and_ln368_6_fu_319_p2 | and_ln368_5_fu_313_p2);

assign p_Result_s_fu_364_p2 = (shl_ln368_7_fu_358_p2 | and_ln368_fu_349_p2);

assign rx_ip2udpMetaFifo_din = tmp_121_i_fu_466_p4;

assign rx_process2dropFifo_din = rx_crc2ipFifo_read_reg_504_pp0_iter1_reg;

assign rx_process2dropLengthFifo_din = (trunc_ln628_fu_425_p1 - headerWordsDropped_V);

assign select_ln63_1_fu_487_p3 = ((currWord_last_V_reg_515_pp0_iter1_reg[0:0] == 1'b1) ? 4'd0 : add_ln840_fu_481_p2);

assign select_ln63_fu_391_p3 = ((currWord_last_V_reg_515[0:0] == 1'b1) ? 16'd0 : ap_phi_mux_header_idx_new_1_i_phi_fu_179_p6);

assign shl_ln368_7_fu_358_p2 = zext_ln368_6_fu_355_p1 << zext_ln368_fu_287_p1;

assign shl_ln368_8_fu_295_p2 = zext_ln186_fu_268_p1 << zext_ln368_fu_287_p1;

assign shl_ln368_9_fu_301_p2 = 160'd1461501637330902918203684832716283019655932542975 << zext_ln368_7_fu_291_p1;

assign shl_ln368_fu_337_p2 = 160'd18446744073709551615 << zext_ln368_fu_287_p1;

assign shl_ln_fu_244_p3 = {{header_idx}, {6'd0}};

assign tmp_121_i_fu_466_p4 = {{{tmp_127_i_fu_456_p4}, {tmp_126_i_fu_446_p4}}, {tmp_125_i_fu_436_p4}};

assign tmp_125_i_fu_436_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203[127:96]}};

assign tmp_126_i_fu_446_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203[31:24]}};

assign tmp_127_i_fu_456_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203[23:16]}};

assign tmp_fu_279_p3 = {{trunc_ln58_fu_240_p1}, {6'd0}};

assign tmp_i_nbreadreq_fu_92_p3 = rx_crc2ipFifo_empty_n;

assign trunc_ln58_fu_240_p1 = header_idx[1:0];

assign trunc_ln628_fu_425_p1 = ap_phi_reg_pp0_iter2_p_Val2_12_in_i_in_in_reg_203[3:0];

assign xor_ln368_3_fu_307_p2 = (shl_ln368_9_fu_301_p2 ^ 160'd1461501637330902918203684832716283019655932542975);

assign xor_ln368_fu_343_p2 = (shl_ln368_fu_337_p2 ^ 160'd1461501637330902918203684832716283019655932542975);

assign xor_ln63_fu_381_p2 = (currWord_last_V_reg_515 ^ 1'd1);

assign zext_ln186_fu_268_p1 = currWord_data_V_reg_509;

assign zext_ln368_6_fu_355_p1 = currWord_data_V_reg_509;

assign zext_ln368_7_fu_291_p1 = tmp_fu_279_p3;

assign zext_ln368_fu_287_p1 = tmp_fu_279_p3;

assign zext_ln58_fu_252_p1 = shl_ln_fu_244_p3;

endmodule //rocev2_top_process_ipv4_64_s
