
typedef unsigned long size_t;
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;

typedef int bool;
 int DREG_AR_CFG0 ;
 int DREG_AR_CFG1 ;
 int DREG_AR_IDLE0 ;
 int DREG_AR_IDLE1 ;
 int DREG_AT_CFG0 ;
 int DREG_AT_CFG1 ;
 int DREG_AT_IDLE0 ;
 int DREG_AT_IDLE1 ;
 int DREG_B0_LADR ;
 int DREG_B1_LADR ;
 int FFSM_CFG0 ;
 int FFSM_CFG1 ;
 int FFSM_IDLE_HEAD_BC0 ;
 int FFSM_IDLE_HEAD_BC1 ;
 int IFX_REG_W32 (int,int ) ;
 int IFX_REG_W32_MASK (int ,int,int ) ;
 int SFSM_CFG0 ;
 int SFSM_CFG1 ;
 int SFSM_PGCNT0 ;
 int SFSM_PGCNT1 ;

__attribute__((used)) static inline void init_atm_tc(void)
{
    IFX_REG_W32(0x00010040, SFSM_CFG0);
    IFX_REG_W32(0x00010040, SFSM_CFG1);
    IFX_REG_W32(0x00020000, SFSM_PGCNT0);
    IFX_REG_W32(0x00020000, SFSM_PGCNT1);
    IFX_REG_W32(0x00000000, DREG_AT_IDLE0);
    IFX_REG_W32(0x00000000, DREG_AT_IDLE1);
    IFX_REG_W32(0x00000000, DREG_AR_IDLE0);
    IFX_REG_W32(0x00000000, DREG_AR_IDLE1);
    IFX_REG_W32(0x0000080C, DREG_B0_LADR);
    IFX_REG_W32(0x0000080C, DREG_B1_LADR);

    IFX_REG_W32(0x000001F0, DREG_AR_CFG0);
    IFX_REG_W32(0x000001F0, DREG_AR_CFG1);
    IFX_REG_W32(0x000001E0, DREG_AT_CFG0);
    IFX_REG_W32(0x000001E0, DREG_AT_CFG1);





    IFX_REG_W32_MASK(0, 1 << 14, SFSM_CFG0);
    IFX_REG_W32_MASK(0, 1 << 14, SFSM_CFG1);

    IFX_REG_W32_MASK(0, 1 << 15, SFSM_CFG0);
    IFX_REG_W32_MASK(0, 1 << 15, SFSM_CFG1);

    IFX_REG_W32(0xF0D10000, FFSM_IDLE_HEAD_BC0);
    IFX_REG_W32(0xF0D10000, FFSM_IDLE_HEAD_BC1);
    IFX_REG_W32(0x00030028, FFSM_CFG0);
    IFX_REG_W32(0x00030028, FFSM_CFG1);
}
