INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FUXI/transformer_2D/CNN_FPGA_DEMO/learn_cnn_fpga/learn_cnn_fpga.srcs/sources_1/imports/src_top/maxpooling_24X24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxpooling
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FUXI/transformer_2D/CNN_FPGA_DEMO/learn_cnn_fpga/learn_cnn_fpga.srcs/sim_1/imports/sim/maxpooling_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxpooling_tb
