--------------------------------------------------------------------------------
Release 9.2.04i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise
C:/Users/FPGA/Desktop/fpga-filter-hardware-20181127/memory.ise -intstyle ise -e
3 -s 10 -xml memory memory.ncd -o memory.twr memory.pcf -ucf memory-xrc4sx.ucf

Design file:              memory.ncd
Physical constraint file: memory.pcf
Device,package,speed:     xc4vsx55,ff1148,-10 (PRODUCTION 1.68 2007-11-08, STEPPING level ES)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_M_FFS_TO_L_RAMS = MAXDELAY FROM 
   TIMEGRP "MEMCLK_FFS" TO TIMEGRP "LCLK_RAMS"
           4 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_M_RAMS_TO_L_FFS = MAXDELAY FROM 
   TIMEGRP "MEMCLK_RAMS" TO TIMEGRP "LCLK_FFS"
           4 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_M_RAMS_TO_L_RAMS = MAXDELAY FROM 
   TIMEGRP "MEMCLK_RAMS" TO TIMEGRP
           "LCLK_RAMS" 4 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_L_FFS_TO_M_RAMS = MAXDELAY FROM 
   TIMEGRP "LCLK_FFS" TO TIMEGRP "MEMCLK_RAMS"
           4 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_L_RAMS_TO_M_FFS = MAXDELAY FROM 
   TIMEGRP "LCLK_RAMS" TO TIMEGRP "MEMCLK_FFS"
           4 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_L_RAMS_TO_M_RAMS = MAXDELAY FROM 
   TIMEGRP "LCLK_RAMS" TO TIMEGRP
           "MEMCLK_RAMS" 4 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3327 - Timing Constraint 
   "NET "mclk_ibufg" PERIOD = 5.5 ns 
   HIGH 50%;"
    fails the minimum period check for the input clock mclk_ibufg 
   to DCM_ADV 
   memory_main_0/memory_banks_0/memclk_0/dll_memclk/STANDBY_INST/DCM_ADV_INST 
   because the period constraint value (5500 ps) is less than the minimum 
   internal period limit of 6666 ps.   Please increase the period of the 
   constraint to remove this timing failure.
WARNING:Timing:3328 - Timing Constraint 
   "NET "mclk_ibufg" PERIOD = 5.5 ns 
   HIGH 50%;"
    fails the minimum period check for the output clock 
   memory_main_0/memory_banks_0/memclk_0/dll_memclk/CLK0_NUB from DCM_ADV 
   memory_main_0/memory_banks_0/memclk_0/dll_memclk/STANDBY_INST/DCM_ADV_INST 
   because the period constraint value (5500 ps) is less than the minimum 
   internal period limit of 6666 ps.   Please increase the period of the 
   constraint to remove this timing failure.
WARNING:Timing:3327 - Timing Constraint 
   "PERIOD analysis for net 
   "memory_main_0/memory_banks_0/memclk_0/dll_memclk/CLK0_NUB" derived from
    
   NET "mclk_ibufg" PERIOD = 5.5 ns HIGH 50%;
    duty cycle corrected to 5.500 
   nS  HIGH 2.750 nS 
   "
    fails the minimum period check for the input 
   clock memory_main_0/user_clk to DCM_ADV 
   memory_main_0/memory_banks_0/memclk_0/dll_ramclk0/STANDBY_INST/DCM_ADV_INST 
   because the period constraint value (5500 ps) is less than the minimum 
   internal period limit of 6666 ps.   Please increase the period of the 
   constraint to remove this timing failure.
WARNING:Timing:3328 - Timing Constraint 
   "PERIOD analysis for net 
   "memory_main_0/memory_banks_0/memclk_0/dll_memclk/CLK0_NUB" derived from
    
   NET "mclk_ibufg" PERIOD = 5.5 ns HIGH 50%;
    duty cycle corrected to 5.500 
   nS  HIGH 2.750 nS 
   "
    fails the minimum period check for the output 
   clock memory_main_0/memory_banks_0/memclk_0/dll_ramclk0/CLK0_NUB from 
   DCM_ADV 
   memory_main_0/memory_banks_0/memclk_0/dll_ramclk0/STANDBY_INST/DCM_ADV_INST 
   because the period constraint value (5500 ps) is less than the minimum 
   internal period limit of 6666 ps.   Please increase the period of the 
   constraint to remove this timing failure.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "lreset_l_IBUF" MAXDELAY = 100 ns;

 1 item analyzed, 0 timing errors detected.
 Maximum net delay is   5.073ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "refclk_ibufg" PERIOD = 4.5 ns HIGH 50%;

 27 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.854ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "lclk_dcm_0/lclk_ibufg" PERIOD = 14 ns HIGH 50%;

 2 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.228ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "lclk_dcm_0/dll_lclk/CLK0_NUB" 
derived from  NET "lclk_dcm_0/lclk_ibufg" PERIOD = 14 ns HIGH 50%;  duty cycle 
corrected to 14 nS  HIGH 7 nS  

 9019 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.801ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mclk_ibufg" PERIOD = 5.5 ns HIGH 50%;

 2 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.049ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"memory_main_0/memory_banks_0/memclk_0/dll_memclk/CLK0_NUB" derived from  NET 
"mclk_ibufg" PERIOD = 5.5 ns HIGH 50%;  duty cycle corrected to 5.500 nS  HIGH 
2.750 nS  

 174829 items analyzed, 28 timing errors detected. (28 setup errors, 0 hold errors)
 Minimum period is   5.992ns.
--------------------------------------------------------------------------------
Slack:                  -0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_main_0/user_app_0/image_size_1 (FF)
  Destination:          memory_main_0/user_app_0/filter0/ptr0_32 (FF)
  Requirement:          5.500ns
  Data Path Delay:      5.932ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         memory_main_0/user_clk rising at 0.000ns
  Destination Clock:    memory_main_0/user_clk rising at 5.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: memory_main_0/user_app_0/image_size_1 to memory_main_0/user_app_0/filter0/ptr0_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y131.XQ     Tcko                  0.340   memory_main_0/user_app_0/image_size<1>
                                                       memory_main_0/user_app_0/image_size_1
    SLICE_X79Y132.G3     net (fanout=7)        0.928   memory_main_0/user_app_0/image_size<1>
    SLICE_X79Y132.COUT   Topcyg                0.559   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<1>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_lut<1>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<1>
    SLICE_X79Y133.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<1>
    SLICE_X79Y133.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<3>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<2>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<3>
    SLICE_X79Y134.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<3>
    SLICE_X79Y134.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<5>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<4>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<5>
    SLICE_X79Y135.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<5>
    SLICE_X79Y135.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<7>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<6>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<7>
    SLICE_X79Y136.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<7>
    SLICE_X79Y136.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<9>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<8>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<9>
    SLICE_X79Y137.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<9>
    SLICE_X79Y137.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<11>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<10>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<11>
    SLICE_X79Y138.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<11>
    SLICE_X79Y138.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<13>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<12>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<13>
    SLICE_X79Y139.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<13>
    SLICE_X79Y139.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<15>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<14>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<15>
    SLICE_X79Y140.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<15>
    SLICE_X79Y140.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>_rt
    SLICE_X78Y131.G4     net (fanout=37)       1.098   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>
    SLICE_X78Y131.COUT   Topcyg                0.561   memory_main_0/user_app_0/filter0/ptr0<0>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_lut<1>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<1>
    SLICE_X78Y132.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<1>
    SLICE_X78Y132.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<2>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<2>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<3>
    SLICE_X78Y133.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<3>
    SLICE_X78Y133.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<4>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<4>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<5>
    SLICE_X78Y134.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<5>
    SLICE_X78Y134.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<6>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<6>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<7>
    SLICE_X78Y135.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<7>
    SLICE_X78Y135.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<8>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<8>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<9>
    SLICE_X78Y136.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<9>
    SLICE_X78Y136.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<10>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<10>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<11>
    SLICE_X78Y137.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<11>
    SLICE_X78Y137.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<12>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<12>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<13>
    SLICE_X78Y138.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<13>
    SLICE_X78Y138.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<14>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<14>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<15>
    SLICE_X78Y139.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<15>
    SLICE_X78Y139.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<16>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<16>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<17>
    SLICE_X78Y140.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<17>
    SLICE_X78Y140.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<18>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<18>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<19>
    SLICE_X78Y141.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<19>
    SLICE_X78Y141.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<20>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<20>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<21>
    SLICE_X78Y142.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<21>
    SLICE_X78Y142.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<22>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<22>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<23>
    SLICE_X78Y143.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<23>
    SLICE_X78Y143.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<24>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<24>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<25>
    SLICE_X78Y144.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<25>
    SLICE_X78Y144.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<26>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<26>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<27>
    SLICE_X78Y145.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<27>
    SLICE_X78Y145.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<28>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<28>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<29>
    SLICE_X78Y146.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<29>
    SLICE_X78Y146.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<30>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<30>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<31>
    SLICE_X78Y147.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<31>
    SLICE_X78Y147.CLK    Tcinck                0.423   memory_main_0/user_app_0/filter0/ptr0<32>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_xor<32>
                                                       memory_main_0/user_app_0/filter0/ptr0_32
    -------------------------------------------------  ---------------------------
    Total                                      5.932ns (3.906ns logic, 2.026ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_main_0/user_app_0/image_size_1 (FF)
  Destination:          memory_main_0/user_app_0/filter0/ptr0_32 (FF)
  Requirement:          5.500ns
  Data Path Delay:      5.930ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         memory_main_0/user_clk rising at 0.000ns
  Destination Clock:    memory_main_0/user_clk rising at 5.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: memory_main_0/user_app_0/image_size_1 to memory_main_0/user_app_0/filter0/ptr0_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y131.XQ     Tcko                  0.340   memory_main_0/user_app_0/image_size<1>
                                                       memory_main_0/user_app_0/image_size_1
    SLICE_X79Y132.G3     net (fanout=7)        0.928   memory_main_0/user_app_0/image_size<1>
    SLICE_X79Y132.COUT   Topcyg                0.559   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<1>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_lut<1>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<1>
    SLICE_X79Y133.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<1>
    SLICE_X79Y133.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<3>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<2>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<3>
    SLICE_X79Y134.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<3>
    SLICE_X79Y134.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<5>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<4>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<5>
    SLICE_X79Y135.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<5>
    SLICE_X79Y135.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<7>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<6>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<7>
    SLICE_X79Y136.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<7>
    SLICE_X79Y136.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<9>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<8>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<9>
    SLICE_X79Y137.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<9>
    SLICE_X79Y137.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<11>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<10>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<11>
    SLICE_X79Y138.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<11>
    SLICE_X79Y138.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<13>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<12>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<13>
    SLICE_X79Y139.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<13>
    SLICE_X79Y139.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<15>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<14>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<15>
    SLICE_X79Y140.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<15>
    SLICE_X79Y140.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>_rt
    SLICE_X78Y131.F4     net (fanout=37)       1.081   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>
    SLICE_X78Y131.COUT   Topcyf                0.576   memory_main_0/user_app_0/filter0/ptr0<0>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_lut<0>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<0>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<1>
    SLICE_X78Y132.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<1>
    SLICE_X78Y132.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<2>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<2>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<3>
    SLICE_X78Y133.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<3>
    SLICE_X78Y133.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<4>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<4>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<5>
    SLICE_X78Y134.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<5>
    SLICE_X78Y134.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<6>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<6>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<7>
    SLICE_X78Y135.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<7>
    SLICE_X78Y135.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<8>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<8>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<9>
    SLICE_X78Y136.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<9>
    SLICE_X78Y136.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<10>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<10>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<11>
    SLICE_X78Y137.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<11>
    SLICE_X78Y137.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<12>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<12>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<13>
    SLICE_X78Y138.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<13>
    SLICE_X78Y138.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<14>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<14>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<15>
    SLICE_X78Y139.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<15>
    SLICE_X78Y139.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<16>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<16>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<17>
    SLICE_X78Y140.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<17>
    SLICE_X78Y140.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<18>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<18>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<19>
    SLICE_X78Y141.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<19>
    SLICE_X78Y141.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<20>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<20>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<21>
    SLICE_X78Y142.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<21>
    SLICE_X78Y142.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<22>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<22>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<23>
    SLICE_X78Y143.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<23>
    SLICE_X78Y143.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<24>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<24>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<25>
    SLICE_X78Y144.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<25>
    SLICE_X78Y144.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<26>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<26>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<27>
    SLICE_X78Y145.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<27>
    SLICE_X78Y145.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<28>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<28>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<29>
    SLICE_X78Y146.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<29>
    SLICE_X78Y146.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<30>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<30>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<31>
    SLICE_X78Y147.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<31>
    SLICE_X78Y147.CLK    Tcinck                0.423   memory_main_0/user_app_0/filter0/ptr0<32>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_xor<32>
                                                       memory_main_0/user_app_0/filter0/ptr0_32
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (3.921ns logic, 2.009ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_main_0/user_app_0/image_size_1 (FF)
  Destination:          memory_main_0/user_app_0/filter0/ptr0_31 (FF)
  Requirement:          5.500ns
  Data Path Delay:      5.898ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         memory_main_0/user_clk rising at 0.000ns
  Destination Clock:    memory_main_0/user_clk rising at 5.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: memory_main_0/user_app_0/image_size_1 to memory_main_0/user_app_0/filter0/ptr0_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y131.XQ     Tcko                  0.340   memory_main_0/user_app_0/image_size<1>
                                                       memory_main_0/user_app_0/image_size_1
    SLICE_X79Y132.G3     net (fanout=7)        0.928   memory_main_0/user_app_0/image_size<1>
    SLICE_X79Y132.COUT   Topcyg                0.559   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<1>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_lut<1>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<1>
    SLICE_X79Y133.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<1>
    SLICE_X79Y133.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<3>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<2>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<3>
    SLICE_X79Y134.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<3>
    SLICE_X79Y134.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<5>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<4>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<5>
    SLICE_X79Y135.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<5>
    SLICE_X79Y135.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<7>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<6>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<7>
    SLICE_X79Y136.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<7>
    SLICE_X79Y136.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<9>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<8>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<9>
    SLICE_X79Y137.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<9>
    SLICE_X79Y137.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<11>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<10>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<11>
    SLICE_X79Y138.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<11>
    SLICE_X79Y138.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<13>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<12>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<13>
    SLICE_X79Y139.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<13>
    SLICE_X79Y139.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<15>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<14>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<15>
    SLICE_X79Y140.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<15>
    SLICE_X79Y140.COUT   Tbyp                  0.086   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>
                                                       memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>_rt
    SLICE_X78Y131.G4     net (fanout=37)       1.098   memory_main_0/user_app_0/filter0/Mcompar_ptr0_cmp_eq0000_cy<16>
    SLICE_X78Y131.COUT   Topcyg                0.561   memory_main_0/user_app_0/filter0/ptr0<0>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_lut<1>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<1>
    SLICE_X78Y132.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<1>
    SLICE_X78Y132.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<2>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<2>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<3>
    SLICE_X78Y133.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<3>
    SLICE_X78Y133.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<4>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<4>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<5>
    SLICE_X78Y134.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<5>
    SLICE_X78Y134.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<6>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<6>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<7>
    SLICE_X78Y135.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<7>
    SLICE_X78Y135.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<8>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<8>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<9>
    SLICE_X78Y136.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<9>
    SLICE_X78Y136.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<10>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<10>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<11>
    SLICE_X78Y137.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<11>
    SLICE_X78Y137.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<12>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<12>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<13>
    SLICE_X78Y138.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<13>
    SLICE_X78Y138.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<14>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<14>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<15>
    SLICE_X78Y139.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<15>
    SLICE_X78Y139.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<16>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<16>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<17>
    SLICE_X78Y140.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<17>
    SLICE_X78Y140.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<18>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<18>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<19>
    SLICE_X78Y141.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<19>
    SLICE_X78Y141.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<20>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<20>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<21>
    SLICE_X78Y142.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<21>
    SLICE_X78Y142.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<22>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<22>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<23>
    SLICE_X78Y143.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<23>
    SLICE_X78Y143.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<24>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<24>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<25>
    SLICE_X78Y144.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<25>
    SLICE_X78Y144.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<26>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<26>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<27>
    SLICE_X78Y145.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<27>
    SLICE_X78Y145.COUT   Tbyp                  0.089   memory_main_0/user_app_0/filter0/ptr0<28>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<28>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<29>
    SLICE_X78Y146.CIN    net (fanout=1)        0.000   memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<29>
    SLICE_X78Y146.CLK    Tcinck                0.478   memory_main_0/user_app_0/filter0/ptr0<30>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_cy<30>
                                                       memory_main_0/user_app_0/filter0/Mcount_ptr0_xor<31>
                                                       memory_main_0/user_app_0/filter0/ptr0_31
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (3.872ns logic, 2.026ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"memory_main_0/memory_banks_0/memclk_0/dll_ramclk0/CLK0_NUB" derived from  NET 
"mclk_ibufg" PERIOD = 5.5 ns HIGH 50%;  duty cycle corrected to 5.500 nS  HIGH 
2.750 nS  

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FFS_SRAM_PADS = MAXDELAY FROM TIMEGRP "MEMCLK_FFS" TO 
TIMEGRP "MEM_PADS"         3.5 ns;

 372 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.180ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SRAM_PADS_FFS = MAXDELAY FROM TIMEGRP "MEM_PADS" TO 
TIMEGRP "MEMCLK_FFS"         1.5 ns;

 128 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.254ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_M_FFS_TO_L_FFS = MAXDELAY FROM TIMEGRP "MEMCLK_FFS" TO 
TIMEGRP "LCLK_FFS" 4         ns DATAPATHONLY;

 135 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.999ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_M_FFS_TO_L_RAMS = MAXDELAY FROM TIMEGRP "MEMCLK_FFS" TO 
TIMEGRP "LCLK_RAMS"         4 ns DATAPATHONLY;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_M_RAMS_TO_L_FFS = MAXDELAY FROM TIMEGRP "MEMCLK_RAMS" TO 
TIMEGRP "LCLK_FFS"         4 ns DATAPATHONLY;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_M_RAMS_TO_L_RAMS = MAXDELAY FROM TIMEGRP "MEMCLK_RAMS" TO 
TIMEGRP         "LCLK_RAMS" 4 ns DATAPATHONLY;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_L_FFS_TO_M_FFS = MAXDELAY FROM TIMEGRP "LCLK_FFS" TO 
TIMEGRP "MEMCLK_FFS" 4         ns DATAPATHONLY;

 120 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.426ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_L_FFS_TO_M_RAMS = MAXDELAY FROM TIMEGRP "LCLK_FFS" TO 
TIMEGRP "MEMCLK_RAMS"         4 ns DATAPATHONLY;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_L_RAMS_TO_M_FFS = MAXDELAY FROM TIMEGRP "LCLK_RAMS" TO 
TIMEGRP "MEMCLK_FFS"         4 ns DATAPATHONLY;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_L_RAMS_TO_M_RAMS = MAXDELAY FROM TIMEGRP "LCLK_RAMS" TO 
TIMEGRP         "MEMCLK_RAMS" 4 ns DATAPATHONLY;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "LBUS_PADS" OFFSET = OUT 9.8 ns AFTER COMP "lclk";

 68 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   6.258ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "LBUS_PADS" OFFSET = IN 6.8 ns BEFORE COMP "lclk";

 527 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.663ns.
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock lclk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
fholda      |    6.398(R)|   -2.638(R)|clk               |   0.000|
la<2>       |    5.177(R)|   -0.713(R)|clk               |   0.000|
la<3>       |    5.582(R)|   -0.711(R)|clk               |   0.000|
la<4>       |    5.649(R)|   -0.720(R)|clk               |   0.000|
la<5>       |    4.727(R)|   -0.767(R)|clk               |   0.000|
la<6>       |    5.285(R)|   -0.771(R)|clk               |   0.000|
la<7>       |    6.409(R)|   -0.713(R)|clk               |   0.000|
la<8>       |    5.662(R)|   -0.697(R)|clk               |   0.000|
la<9>       |    1.554(R)|   -0.750(R)|clk               |   0.000|
la<10>      |    1.542(R)|   -0.739(R)|clk               |   0.000|
la<11>      |    1.551(R)|   -0.746(R)|clk               |   0.000|
la<12>      |    1.566(R)|   -0.758(R)|clk               |   0.000|
la<13>      |    1.550(R)|   -0.747(R)|clk               |   0.000|
la<14>      |    1.538(R)|   -0.738(R)|clk               |   0.000|
la<15>      |    1.513(R)|   -0.718(R)|clk               |   0.000|
la<16>      |    1.582(R)|   -0.779(R)|clk               |   0.000|
la<17>      |    1.580(R)|   -0.777(R)|clk               |   0.000|
la<18>      |    1.528(R)|   -0.742(R)|clk               |   0.000|
la<19>      |    1.585(R)|   -0.792(R)|clk               |   0.000|
la<20>      |    1.587(R)|   -0.794(R)|clk               |   0.000|
la<21>      |    6.391(R)|   -0.810(R)|clk               |   0.000|
la<23>      |    6.474(R)|   -2.706(R)|clk               |   0.000|
lads_l      |    6.141(R)|   -2.075(R)|clk               |   0.000|
lbe_l<0>    |    1.467(R)|   -0.654(R)|clk               |   0.000|
lbe_l<1>    |    1.475(R)|   -0.660(R)|clk               |   0.000|
lbe_l<2>    |    1.469(R)|   -0.655(R)|clk               |   0.000|
lbe_l<3>    |    1.471(R)|   -0.657(R)|clk               |   0.000|
lblast_l    |    6.592(R)|   -2.107(R)|clk               |   0.000|
lbterm_l    |    6.663(R)|   -2.173(R)|clk               |   0.000|
ld<0>       |    1.532(R)|   -0.732(R)|clk               |   0.000|
ld<1>       |    1.522(R)|   -0.726(R)|clk               |   0.000|
ld<2>       |    1.519(R)|   -0.723(R)|clk               |   0.000|
ld<3>       |    1.530(R)|   -0.731(R)|clk               |   0.000|
ld<4>       |    1.513(R)|   -0.712(R)|clk               |   0.000|
ld<5>       |    1.510(R)|   -0.710(R)|clk               |   0.000|
ld<6>       |    1.574(R)|   -0.766(R)|clk               |   0.000|
ld<7>       |    1.563(R)|   -0.755(R)|clk               |   0.000|
ld<8>       |    1.535(R)|   -0.748(R)|clk               |   0.000|
ld<9>       |    1.557(R)|   -0.771(R)|clk               |   0.000|
ld<10>      |    1.566(R)|   -0.778(R)|clk               |   0.000|
ld<11>      |    1.572(R)|   -0.783(R)|clk               |   0.000|
ld<12>      |    1.583(R)|   -0.791(R)|clk               |   0.000|
ld<13>      |    1.567(R)|   -0.779(R)|clk               |   0.000|
ld<14>      |    1.587(R)|   -0.794(R)|clk               |   0.000|
ld<15>      |    1.588(R)|   -0.795(R)|clk               |   0.000|
ld<16>      |    1.562(R)|   -0.755(R)|clk               |   0.000|
ld<17>      |    1.548(R)|   -0.745(R)|clk               |   0.000|
ld<18>      |    1.482(R)|   -0.687(R)|clk               |   0.000|
ld<19>      |    1.490(R)|   -0.694(R)|clk               |   0.000|
ld<20>      |    1.539(R)|   -0.738(R)|clk               |   0.000|
ld<21>      |    1.546(R)|   -0.742(R)|clk               |   0.000|
ld<22>      |    1.572(R)|   -0.764(R)|clk               |   0.000|
ld<23>      |    1.543(R)|   -0.740(R)|clk               |   0.000|
ld<24>      |    1.531(R)|   -0.745(R)|clk               |   0.000|
ld<25>      |    1.520(R)|   -0.735(R)|clk               |   0.000|
ld<26>      |    1.545(R)|   -0.763(R)|clk               |   0.000|
ld<27>      |    1.546(R)|   -0.764(R)|clk               |   0.000|
ld<28>      |    1.586(R)|   -0.792(R)|clk               |   0.000|
ld<29>      |    1.601(R)|   -0.809(R)|clk               |   0.000|
ld<30>      |    1.558(R)|   -0.773(R)|clk               |   0.000|
ld<31>      |    1.551(R)|   -0.767(R)|clk               |   0.000|
lwrite      |    1.479(R)|   -0.673(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock mclk_n
------------+------------+------------+----------------------+--------+
            |  Setup to  |  Hold to   |                      | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)     | Phase  |
------------+------------+------------+----------------------+--------+
rd0<0>      |    0.165(R)|    0.527(R)|memory_main_0/user_clk|   0.000|
rd0<1>      |    0.167(R)|    0.525(R)|memory_main_0/user_clk|   0.000|
rd0<2>      |    0.141(R)|    0.547(R)|memory_main_0/user_clk|   0.000|
rd0<3>      |    0.130(R)|    0.557(R)|memory_main_0/user_clk|   0.000|
rd0<4>      |    0.163(R)|    0.529(R)|memory_main_0/user_clk|   0.000|
rd0<5>      |    0.156(R)|    0.535(R)|memory_main_0/user_clk|   0.000|
rd0<6>      |    0.091(R)|    0.589(R)|memory_main_0/user_clk|   0.000|
rd0<7>      |    0.093(R)|    0.587(R)|memory_main_0/user_clk|   0.000|
rd0<8>      |    0.099(R)|    0.582(R)|memory_main_0/user_clk|   0.000|
rd0<9>      |    0.096(R)|    0.584(R)|memory_main_0/user_clk|   0.000|
rd0<10>     |    0.153(R)|    0.534(R)|memory_main_0/user_clk|   0.000|
rd0<11>     |    0.153(R)|    0.534(R)|memory_main_0/user_clk|   0.000|
rd0<12>     |    0.187(R)|    0.502(R)|memory_main_0/user_clk|   0.000|
rd0<13>     |    0.182(R)|    0.506(R)|memory_main_0/user_clk|   0.000|
rd0<14>     |    0.185(R)|    0.503(R)|memory_main_0/user_clk|   0.000|
rd0<15>     |    0.178(R)|    0.509(R)|memory_main_0/user_clk|   0.000|
rd0<16>     |    0.176(R)|    0.510(R)|memory_main_0/user_clk|   0.000|
rd0<17>     |    0.181(R)|    0.506(R)|memory_main_0/user_clk|   0.000|
rd0<18>     |    0.139(R)|    0.543(R)|memory_main_0/user_clk|   0.000|
rd0<19>     |    0.145(R)|    0.538(R)|memory_main_0/user_clk|   0.000|
rd0<20>     |    0.152(R)|    0.535(R)|memory_main_0/user_clk|   0.000|
rd0<21>     |    0.146(R)|    0.540(R)|memory_main_0/user_clk|   0.000|
rd0<22>     |    0.086(R)|    0.592(R)|memory_main_0/user_clk|   0.000|
rd0<23>     |    0.086(R)|    0.593(R)|memory_main_0/user_clk|   0.000|
rd0<24>     |    0.093(R)|    0.587(R)|memory_main_0/user_clk|   0.000|
rd0<25>     |    0.092(R)|    0.588(R)|memory_main_0/user_clk|   0.000|
rd0<26>     |    0.158(R)|    0.532(R)|memory_main_0/user_clk|   0.000|
rd0<27>     |    0.155(R)|    0.535(R)|memory_main_0/user_clk|   0.000|
rd0<28>     |    0.137(R)|    0.551(R)|memory_main_0/user_clk|   0.000|
rd0<29>     |    0.134(R)|    0.553(R)|memory_main_0/user_clk|   0.000|
rd0<30>     |    0.146(R)|    0.543(R)|memory_main_0/user_clk|   0.000|
rd0<31>     |    0.136(R)|    0.552(R)|memory_main_0/user_clk|   0.000|
rd1<0>      |    0.069(R)|    0.630(R)|memory_main_0/user_clk|   0.000|
rd1<1>      |    0.075(R)|    0.624(R)|memory_main_0/user_clk|   0.000|
rd1<2>      |    0.076(R)|    0.624(R)|memory_main_0/user_clk|   0.000|
rd1<3>      |    0.072(R)|    0.627(R)|memory_main_0/user_clk|   0.000|
rd1<4>      |    0.091(R)|    0.610(R)|memory_main_0/user_clk|   0.000|
rd1<5>      |    0.083(R)|    0.616(R)|memory_main_0/user_clk|   0.000|
rd1<6>      |    0.076(R)|    0.621(R)|memory_main_0/user_clk|   0.000|
rd1<7>      |    0.079(R)|    0.618(R)|memory_main_0/user_clk|   0.000|
rd1<8>      |    0.058(R)|    0.636(R)|memory_main_0/user_clk|   0.000|
rd1<9>      |    0.064(R)|    0.631(R)|memory_main_0/user_clk|   0.000|
rd1<10>     |    0.068(R)|    0.626(R)|memory_main_0/user_clk|   0.000|
rd1<11>     |    0.056(R)|    0.637(R)|memory_main_0/user_clk|   0.000|
rd1<12>     |    0.084(R)|    0.612(R)|memory_main_0/user_clk|   0.000|
rd1<13>     |    0.085(R)|    0.611(R)|memory_main_0/user_clk|   0.000|
rd1<14>     |    0.060(R)|    0.630(R)|memory_main_0/user_clk|   0.000|
rd1<15>     |    0.059(R)|    0.631(R)|memory_main_0/user_clk|   0.000|
rd1<16>     |    0.110(R)|    0.587(R)|memory_main_0/user_clk|   0.000|
rd1<17>     |    0.109(R)|    0.588(R)|memory_main_0/user_clk|   0.000|
rd1<18>     |    0.119(R)|    0.581(R)|memory_main_0/user_clk|   0.000|
rd1<19>     |    0.123(R)|    0.578(R)|memory_main_0/user_clk|   0.000|
rd1<20>     |    0.083(R)|    0.613(R)|memory_main_0/user_clk|   0.000|
rd1<21>     |    0.074(R)|    0.620(R)|memory_main_0/user_clk|   0.000|
rd1<22>     |    0.106(R)|    0.595(R)|memory_main_0/user_clk|   0.000|
rd1<23>     |    0.100(R)|    0.600(R)|memory_main_0/user_clk|   0.000|
rd1<24>     |    0.055(R)|    0.639(R)|memory_main_0/user_clk|   0.000|
rd1<25>     |    0.060(R)|    0.635(R)|memory_main_0/user_clk|   0.000|
rd1<26>     |    0.093(R)|    0.607(R)|memory_main_0/user_clk|   0.000|
rd1<27>     |    0.087(R)|    0.613(R)|memory_main_0/user_clk|   0.000|
rd1<28>     |    0.099(R)|    0.604(R)|memory_main_0/user_clk|   0.000|
rd1<29>     |    0.101(R)|    0.602(R)|memory_main_0/user_clk|   0.000|
rd1<30>     |    0.060(R)|    0.637(R)|memory_main_0/user_clk|   0.000|
rd1<31>     |    0.049(R)|    0.647(R)|memory_main_0/user_clk|   0.000|
rd2<0>      |    0.045(R)|    0.687(R)|memory_main_0/user_clk|   0.000|
rd2<1>      |    0.049(R)|    0.684(R)|memory_main_0/user_clk|   0.000|
rd2<2>      |    0.038(R)|    0.692(R)|memory_main_0/user_clk|   0.000|
rd2<3>      |    0.032(R)|    0.697(R)|memory_main_0/user_clk|   0.000|
rd2<4>      |    0.050(R)|    0.681(R)|memory_main_0/user_clk|   0.000|
rd2<5>      |    0.053(R)|    0.679(R)|memory_main_0/user_clk|   0.000|
rd2<6>      |   -0.002(R)|    0.725(R)|memory_main_0/user_clk|   0.000|
rd2<7>      |   -0.007(R)|    0.730(R)|memory_main_0/user_clk|   0.000|
rd2<8>      |    0.043(R)|    0.685(R)|memory_main_0/user_clk|   0.000|
rd2<9>      |    0.052(R)|    0.678(R)|memory_main_0/user_clk|   0.000|
rd2<10>     |    0.023(R)|    0.701(R)|memory_main_0/user_clk|   0.000|
rd2<11>     |    0.025(R)|    0.700(R)|memory_main_0/user_clk|   0.000|
rd2<12>     |    0.043(R)|    0.683(R)|memory_main_0/user_clk|   0.000|
rd2<13>     |    0.048(R)|    0.679(R)|memory_main_0/user_clk|   0.000|
rd2<14>     |    0.059(R)|    0.668(R)|memory_main_0/user_clk|   0.000|
rd2<15>     |    0.053(R)|    0.673(R)|memory_main_0/user_clk|   0.000|
rd2<16>     |    0.036(R)|    0.687(R)|memory_main_0/user_clk|   0.000|
rd2<17>     |    0.044(R)|    0.681(R)|memory_main_0/user_clk|   0.000|
rd2<18>     |    0.053(R)|    0.675(R)|memory_main_0/user_clk|   0.000|
rd2<19>     |    0.051(R)|    0.676(R)|memory_main_0/user_clk|   0.000|
rd2<20>     |    0.028(R)|    0.698(R)|memory_main_0/user_clk|   0.000|
rd2<21>     |    0.034(R)|    0.692(R)|memory_main_0/user_clk|   0.000|
rd2<22>     |    0.041(R)|    0.686(R)|memory_main_0/user_clk|   0.000|
rd2<23>     |    0.036(R)|    0.691(R)|memory_main_0/user_clk|   0.000|
rd2<24>     |    0.015(R)|    0.711(R)|memory_main_0/user_clk|   0.000|
rd2<25>     |    0.019(R)|    0.707(R)|memory_main_0/user_clk|   0.000|
rd2<26>     |    0.058(R)|    0.675(R)|memory_main_0/user_clk|   0.000|
rd2<27>     |    0.060(R)|    0.673(R)|memory_main_0/user_clk|   0.000|
rd2<28>     |    0.051(R)|    0.681(R)|memory_main_0/user_clk|   0.000|
rd2<29>     |    0.047(R)|    0.685(R)|memory_main_0/user_clk|   0.000|
rd2<30>     |   -0.005(R)|    0.730(R)|memory_main_0/user_clk|   0.000|
rd2<31>     |   -0.006(R)|    0.731(R)|memory_main_0/user_clk|   0.000|
rd3<0>      |    0.092(R)|    0.613(R)|memory_main_0/user_clk|   0.000|
rd3<1>      |    0.095(R)|    0.610(R)|memory_main_0/user_clk|   0.000|
rd3<2>      |    0.092(R)|    0.612(R)|memory_main_0/user_clk|   0.000|
rd3<3>      |    0.081(R)|    0.621(R)|memory_main_0/user_clk|   0.000|
rd3<4>      |    0.112(R)|    0.594(R)|memory_main_0/user_clk|   0.000|
rd3<5>      |    0.104(R)|    0.601(R)|memory_main_0/user_clk|   0.000|
rd3<6>      |    0.044(R)|    0.652(R)|memory_main_0/user_clk|   0.000|
rd3<7>      |    0.035(R)|    0.660(R)|memory_main_0/user_clk|   0.000|
rd3<8>      |    0.129(R)|    0.577(R)|memory_main_0/user_clk|   0.000|
rd3<9>      |    0.137(R)|    0.571(R)|memory_main_0/user_clk|   0.000|
rd3<10>     |    0.080(R)|    0.619(R)|memory_main_0/user_clk|   0.000|
rd3<11>     |    0.085(R)|    0.614(R)|memory_main_0/user_clk|   0.000|
rd3<12>     |    0.089(R)|    0.609(R)|memory_main_0/user_clk|   0.000|
rd3<13>     |    0.088(R)|    0.610(R)|memory_main_0/user_clk|   0.000|
rd3<14>     |    0.121(R)|    0.581(R)|memory_main_0/user_clk|   0.000|
rd3<15>     |    0.128(R)|    0.575(R)|memory_main_0/user_clk|   0.000|
rd3<16>     |    0.126(R)|    0.576(R)|memory_main_0/user_clk|   0.000|
rd3<17>     |    0.128(R)|    0.574(R)|memory_main_0/user_clk|   0.000|
rd3<18>     |    0.107(R)|    0.594(R)|memory_main_0/user_clk|   0.000|
rd3<19>     |    0.097(R)|    0.603(R)|memory_main_0/user_clk|   0.000|
rd3<20>     |    0.092(R)|    0.608(R)|memory_main_0/user_clk|   0.000|
rd3<21>     |    0.079(R)|    0.620(R)|memory_main_0/user_clk|   0.000|
rd3<22>     |    0.067(R)|    0.630(R)|memory_main_0/user_clk|   0.000|
rd3<23>     |    0.077(R)|    0.621(R)|memory_main_0/user_clk|   0.000|
rd3<24>     |    0.109(R)|    0.596(R)|memory_main_0/user_clk|   0.000|
rd3<25>     |    0.113(R)|    0.593(R)|memory_main_0/user_clk|   0.000|
rd3<26>     |    0.097(R)|    0.607(R)|memory_main_0/user_clk|   0.000|
rd3<27>     |    0.097(R)|    0.607(R)|memory_main_0/user_clk|   0.000|
rd3<28>     |    0.072(R)|    0.629(R)|memory_main_0/user_clk|   0.000|
rd3<29>     |    0.062(R)|    0.637(R)|memory_main_0/user_clk|   0.000|
rd3<30>     |    0.109(R)|    0.599(R)|memory_main_0/user_clk|   0.000|
rd3<31>     |    0.101(R)|    0.605(R)|memory_main_0/user_clk|   0.000|
------------+------------+------------+----------------------+--------+

Setup/Hold to clock mclk_p
------------+------------+------------+----------------------+--------+
            |  Setup to  |  Hold to   |                      | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)     | Phase  |
------------+------------+------------+----------------------+--------+
rd0<0>      |    0.172(R)|    0.518(R)|memory_main_0/user_clk|   0.000|
rd0<1>      |    0.174(R)|    0.516(R)|memory_main_0/user_clk|   0.000|
rd0<2>      |    0.148(R)|    0.538(R)|memory_main_0/user_clk|   0.000|
rd0<3>      |    0.137(R)|    0.548(R)|memory_main_0/user_clk|   0.000|
rd0<4>      |    0.170(R)|    0.520(R)|memory_main_0/user_clk|   0.000|
rd0<5>      |    0.163(R)|    0.526(R)|memory_main_0/user_clk|   0.000|
rd0<6>      |    0.098(R)|    0.580(R)|memory_main_0/user_clk|   0.000|
rd0<7>      |    0.100(R)|    0.578(R)|memory_main_0/user_clk|   0.000|
rd0<8>      |    0.106(R)|    0.573(R)|memory_main_0/user_clk|   0.000|
rd0<9>      |    0.103(R)|    0.575(R)|memory_main_0/user_clk|   0.000|
rd0<10>     |    0.160(R)|    0.525(R)|memory_main_0/user_clk|   0.000|
rd0<11>     |    0.160(R)|    0.525(R)|memory_main_0/user_clk|   0.000|
rd0<12>     |    0.194(R)|    0.493(R)|memory_main_0/user_clk|   0.000|
rd0<13>     |    0.189(R)|    0.497(R)|memory_main_0/user_clk|   0.000|
rd0<14>     |    0.192(R)|    0.494(R)|memory_main_0/user_clk|   0.000|
rd0<15>     |    0.185(R)|    0.500(R)|memory_main_0/user_clk|   0.000|
rd0<16>     |    0.183(R)|    0.501(R)|memory_main_0/user_clk|   0.000|
rd0<17>     |    0.188(R)|    0.497(R)|memory_main_0/user_clk|   0.000|
rd0<18>     |    0.146(R)|    0.534(R)|memory_main_0/user_clk|   0.000|
rd0<19>     |    0.152(R)|    0.529(R)|memory_main_0/user_clk|   0.000|
rd0<20>     |    0.159(R)|    0.526(R)|memory_main_0/user_clk|   0.000|
rd0<21>     |    0.153(R)|    0.531(R)|memory_main_0/user_clk|   0.000|
rd0<22>     |    0.093(R)|    0.583(R)|memory_main_0/user_clk|   0.000|
rd0<23>     |    0.093(R)|    0.584(R)|memory_main_0/user_clk|   0.000|
rd0<24>     |    0.100(R)|    0.578(R)|memory_main_0/user_clk|   0.000|
rd0<25>     |    0.099(R)|    0.579(R)|memory_main_0/user_clk|   0.000|
rd0<26>     |    0.165(R)|    0.523(R)|memory_main_0/user_clk|   0.000|
rd0<27>     |    0.162(R)|    0.526(R)|memory_main_0/user_clk|   0.000|
rd0<28>     |    0.144(R)|    0.542(R)|memory_main_0/user_clk|   0.000|
rd0<29>     |    0.141(R)|    0.544(R)|memory_main_0/user_clk|   0.000|
rd0<30>     |    0.153(R)|    0.534(R)|memory_main_0/user_clk|   0.000|
rd0<31>     |    0.143(R)|    0.543(R)|memory_main_0/user_clk|   0.000|
rd1<0>      |    0.076(R)|    0.621(R)|memory_main_0/user_clk|   0.000|
rd1<1>      |    0.082(R)|    0.615(R)|memory_main_0/user_clk|   0.000|
rd1<2>      |    0.083(R)|    0.615(R)|memory_main_0/user_clk|   0.000|
rd1<3>      |    0.079(R)|    0.618(R)|memory_main_0/user_clk|   0.000|
rd1<4>      |    0.098(R)|    0.601(R)|memory_main_0/user_clk|   0.000|
rd1<5>      |    0.090(R)|    0.607(R)|memory_main_0/user_clk|   0.000|
rd1<6>      |    0.083(R)|    0.612(R)|memory_main_0/user_clk|   0.000|
rd1<7>      |    0.086(R)|    0.609(R)|memory_main_0/user_clk|   0.000|
rd1<8>      |    0.065(R)|    0.627(R)|memory_main_0/user_clk|   0.000|
rd1<9>      |    0.071(R)|    0.622(R)|memory_main_0/user_clk|   0.000|
rd1<10>     |    0.075(R)|    0.617(R)|memory_main_0/user_clk|   0.000|
rd1<11>     |    0.063(R)|    0.628(R)|memory_main_0/user_clk|   0.000|
rd1<12>     |    0.091(R)|    0.603(R)|memory_main_0/user_clk|   0.000|
rd1<13>     |    0.092(R)|    0.602(R)|memory_main_0/user_clk|   0.000|
rd1<14>     |    0.067(R)|    0.621(R)|memory_main_0/user_clk|   0.000|
rd1<15>     |    0.066(R)|    0.622(R)|memory_main_0/user_clk|   0.000|
rd1<16>     |    0.117(R)|    0.578(R)|memory_main_0/user_clk|   0.000|
rd1<17>     |    0.116(R)|    0.579(R)|memory_main_0/user_clk|   0.000|
rd1<18>     |    0.126(R)|    0.572(R)|memory_main_0/user_clk|   0.000|
rd1<19>     |    0.130(R)|    0.569(R)|memory_main_0/user_clk|   0.000|
rd1<20>     |    0.090(R)|    0.604(R)|memory_main_0/user_clk|   0.000|
rd1<21>     |    0.081(R)|    0.611(R)|memory_main_0/user_clk|   0.000|
rd1<22>     |    0.113(R)|    0.586(R)|memory_main_0/user_clk|   0.000|
rd1<23>     |    0.107(R)|    0.591(R)|memory_main_0/user_clk|   0.000|
rd1<24>     |    0.062(R)|    0.630(R)|memory_main_0/user_clk|   0.000|
rd1<25>     |    0.067(R)|    0.626(R)|memory_main_0/user_clk|   0.000|
rd1<26>     |    0.100(R)|    0.598(R)|memory_main_0/user_clk|   0.000|
rd1<27>     |    0.094(R)|    0.604(R)|memory_main_0/user_clk|   0.000|
rd1<28>     |    0.106(R)|    0.595(R)|memory_main_0/user_clk|   0.000|
rd1<29>     |    0.108(R)|    0.593(R)|memory_main_0/user_clk|   0.000|
rd1<30>     |    0.067(R)|    0.628(R)|memory_main_0/user_clk|   0.000|
rd1<31>     |    0.056(R)|    0.638(R)|memory_main_0/user_clk|   0.000|
rd2<0>      |    0.052(R)|    0.678(R)|memory_main_0/user_clk|   0.000|
rd2<1>      |    0.056(R)|    0.675(R)|memory_main_0/user_clk|   0.000|
rd2<2>      |    0.045(R)|    0.683(R)|memory_main_0/user_clk|   0.000|
rd2<3>      |    0.039(R)|    0.688(R)|memory_main_0/user_clk|   0.000|
rd2<4>      |    0.057(R)|    0.672(R)|memory_main_0/user_clk|   0.000|
rd2<5>      |    0.060(R)|    0.670(R)|memory_main_0/user_clk|   0.000|
rd2<6>      |    0.005(R)|    0.716(R)|memory_main_0/user_clk|   0.000|
rd2<7>      |    0.000(R)|    0.721(R)|memory_main_0/user_clk|   0.000|
rd2<8>      |    0.050(R)|    0.676(R)|memory_main_0/user_clk|   0.000|
rd2<9>      |    0.059(R)|    0.669(R)|memory_main_0/user_clk|   0.000|
rd2<10>     |    0.030(R)|    0.692(R)|memory_main_0/user_clk|   0.000|
rd2<11>     |    0.032(R)|    0.691(R)|memory_main_0/user_clk|   0.000|
rd2<12>     |    0.050(R)|    0.674(R)|memory_main_0/user_clk|   0.000|
rd2<13>     |    0.055(R)|    0.670(R)|memory_main_0/user_clk|   0.000|
rd2<14>     |    0.066(R)|    0.659(R)|memory_main_0/user_clk|   0.000|
rd2<15>     |    0.060(R)|    0.664(R)|memory_main_0/user_clk|   0.000|
rd2<16>     |    0.043(R)|    0.678(R)|memory_main_0/user_clk|   0.000|
rd2<17>     |    0.051(R)|    0.672(R)|memory_main_0/user_clk|   0.000|
rd2<18>     |    0.060(R)|    0.666(R)|memory_main_0/user_clk|   0.000|
rd2<19>     |    0.058(R)|    0.667(R)|memory_main_0/user_clk|   0.000|
rd2<20>     |    0.035(R)|    0.689(R)|memory_main_0/user_clk|   0.000|
rd2<21>     |    0.041(R)|    0.683(R)|memory_main_0/user_clk|   0.000|
rd2<22>     |    0.048(R)|    0.677(R)|memory_main_0/user_clk|   0.000|
rd2<23>     |    0.043(R)|    0.682(R)|memory_main_0/user_clk|   0.000|
rd2<24>     |    0.022(R)|    0.702(R)|memory_main_0/user_clk|   0.000|
rd2<25>     |    0.026(R)|    0.698(R)|memory_main_0/user_clk|   0.000|
rd2<26>     |    0.065(R)|    0.666(R)|memory_main_0/user_clk|   0.000|
rd2<27>     |    0.067(R)|    0.664(R)|memory_main_0/user_clk|   0.000|
rd2<28>     |    0.058(R)|    0.672(R)|memory_main_0/user_clk|   0.000|
rd2<29>     |    0.054(R)|    0.676(R)|memory_main_0/user_clk|   0.000|
rd2<30>     |    0.002(R)|    0.721(R)|memory_main_0/user_clk|   0.000|
rd2<31>     |    0.001(R)|    0.722(R)|memory_main_0/user_clk|   0.000|
rd3<0>      |    0.099(R)|    0.604(R)|memory_main_0/user_clk|   0.000|
rd3<1>      |    0.102(R)|    0.601(R)|memory_main_0/user_clk|   0.000|
rd3<2>      |    0.099(R)|    0.603(R)|memory_main_0/user_clk|   0.000|
rd3<3>      |    0.088(R)|    0.612(R)|memory_main_0/user_clk|   0.000|
rd3<4>      |    0.119(R)|    0.585(R)|memory_main_0/user_clk|   0.000|
rd3<5>      |    0.111(R)|    0.592(R)|memory_main_0/user_clk|   0.000|
rd3<6>      |    0.051(R)|    0.643(R)|memory_main_0/user_clk|   0.000|
rd3<7>      |    0.042(R)|    0.651(R)|memory_main_0/user_clk|   0.000|
rd3<8>      |    0.136(R)|    0.568(R)|memory_main_0/user_clk|   0.000|
rd3<9>      |    0.144(R)|    0.562(R)|memory_main_0/user_clk|   0.000|
rd3<10>     |    0.087(R)|    0.610(R)|memory_main_0/user_clk|   0.000|
rd3<11>     |    0.092(R)|    0.605(R)|memory_main_0/user_clk|   0.000|
rd3<12>     |    0.096(R)|    0.600(R)|memory_main_0/user_clk|   0.000|
rd3<13>     |    0.095(R)|    0.601(R)|memory_main_0/user_clk|   0.000|
rd3<14>     |    0.128(R)|    0.572(R)|memory_main_0/user_clk|   0.000|
rd3<15>     |    0.135(R)|    0.566(R)|memory_main_0/user_clk|   0.000|
rd3<16>     |    0.133(R)|    0.567(R)|memory_main_0/user_clk|   0.000|
rd3<17>     |    0.135(R)|    0.565(R)|memory_main_0/user_clk|   0.000|
rd3<18>     |    0.114(R)|    0.585(R)|memory_main_0/user_clk|   0.000|
rd3<19>     |    0.104(R)|    0.594(R)|memory_main_0/user_clk|   0.000|
rd3<20>     |    0.099(R)|    0.599(R)|memory_main_0/user_clk|   0.000|
rd3<21>     |    0.086(R)|    0.611(R)|memory_main_0/user_clk|   0.000|
rd3<22>     |    0.074(R)|    0.621(R)|memory_main_0/user_clk|   0.000|
rd3<23>     |    0.084(R)|    0.612(R)|memory_main_0/user_clk|   0.000|
rd3<24>     |    0.116(R)|    0.587(R)|memory_main_0/user_clk|   0.000|
rd3<25>     |    0.120(R)|    0.584(R)|memory_main_0/user_clk|   0.000|
rd3<26>     |    0.104(R)|    0.598(R)|memory_main_0/user_clk|   0.000|
rd3<27>     |    0.104(R)|    0.598(R)|memory_main_0/user_clk|   0.000|
rd3<28>     |    0.079(R)|    0.620(R)|memory_main_0/user_clk|   0.000|
rd3<29>     |    0.069(R)|    0.628(R)|memory_main_0/user_clk|   0.000|
rd3<30>     |    0.116(R)|    0.590(R)|memory_main_0/user_clk|   0.000|
rd3<31>     |    0.108(R)|    0.596(R)|memory_main_0/user_clk|   0.000|
------------+------------+------------+----------------------+--------+

Clock lclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
lbterm_l    |    3.262(R)|clk               |   0.000|
ld<0>       |    6.199(R)|clk               |   0.000|
ld<1>       |    6.258(R)|clk               |   0.000|
ld<2>       |    6.009(R)|clk               |   0.000|
ld<3>       |    5.626(R)|clk               |   0.000|
ld<4>       |    5.502(R)|clk               |   0.000|
ld<5>       |    5.439(R)|clk               |   0.000|
ld<6>       |    5.307(R)|clk               |   0.000|
ld<7>       |    6.034(R)|clk               |   0.000|
ld<8>       |    5.407(R)|clk               |   0.000|
ld<9>       |    5.246(R)|clk               |   0.000|
ld<10>      |    4.903(R)|clk               |   0.000|
ld<11>      |    4.882(R)|clk               |   0.000|
ld<12>      |    4.742(R)|clk               |   0.000|
ld<13>      |    4.637(R)|clk               |   0.000|
ld<14>      |    4.668(R)|clk               |   0.000|
ld<15>      |    4.649(R)|clk               |   0.000|
ld<16>      |    5.491(R)|clk               |   0.000|
ld<17>      |    5.620(R)|clk               |   0.000|
ld<18>      |    5.501(R)|clk               |   0.000|
ld<19>      |    5.463(R)|clk               |   0.000|
ld<20>      |    5.930(R)|clk               |   0.000|
ld<21>      |    5.084(R)|clk               |   0.000|
ld<22>      |    6.056(R)|clk               |   0.000|
ld<23>      |    5.761(R)|clk               |   0.000|
ld<24>      |    5.035(R)|clk               |   0.000|
ld<25>      |    4.824(R)|clk               |   0.000|
ld<26>      |    4.426(R)|clk               |   0.000|
ld<27>      |    4.498(R)|clk               |   0.000|
ld<28>      |    5.158(R)|clk               |   0.000|
ld<29>      |    4.828(R)|clk               |   0.000|
ld<30>      |    4.641(R)|clk               |   0.000|
ld<31>      |    4.442(R)|clk               |   0.000|
lready_l    |    3.274(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock mclk_n to Pad
------------+------------+----------------------+--------+
            | clk (edge) |                      | Clock  |
Destination |   to PAD   |Internal Clock(s)     | Phase  |
------------+------------+----------------------+--------+
ra0<0>      |    4.370(R)|memory_main_0/user_clk|   0.000|
ra0<1>      |    4.363(R)|memory_main_0/user_clk|   0.000|
ra0<2>      |    4.356(R)|memory_main_0/user_clk|   0.000|
ra0<3>      |    4.344(R)|memory_main_0/user_clk|   0.000|
ra0<4>      |    4.349(R)|memory_main_0/user_clk|   0.000|
ra0<5>      |    4.347(R)|memory_main_0/user_clk|   0.000|
ra0<6>      |    4.273(R)|memory_main_0/user_clk|   0.000|
ra0<7>      |    4.273(R)|memory_main_0/user_clk|   0.000|
ra0<8>      |    4.348(R)|memory_main_0/user_clk|   0.000|
ra0<9>      |    4.344(R)|memory_main_0/user_clk|   0.000|
ra0<10>     |    4.347(R)|memory_main_0/user_clk|   0.000|
ra0<11>     |    4.341(R)|memory_main_0/user_clk|   0.000|
ra0<12>     |    4.260(R)|memory_main_0/user_clk|   0.000|
ra0<13>     |    4.259(R)|memory_main_0/user_clk|   0.000|
ra0<14>     |    4.334(R)|memory_main_0/user_clk|   0.000|
ra0<15>     |    4.329(R)|memory_main_0/user_clk|   0.000|
ra0<16>     |    4.349(R)|memory_main_0/user_clk|   0.000|
ra0<17>     |    4.336(R)|memory_main_0/user_clk|   0.000|
ra0<18>     |    4.349(R)|memory_main_0/user_clk|   0.000|
ra0<19>     |    4.339(R)|memory_main_0/user_clk|   0.000|
ra0<20>     |    4.336(R)|memory_main_0/user_clk|   0.000|
ra1<0>      |    4.463(R)|memory_main_0/user_clk|   0.000|
ra1<1>      |    4.463(R)|memory_main_0/user_clk|   0.000|
ra1<2>      |    4.436(R)|memory_main_0/user_clk|   0.000|
ra1<3>      |    4.437(R)|memory_main_0/user_clk|   0.000|
ra1<4>      |    4.436(R)|memory_main_0/user_clk|   0.000|
ra1<5>      |    4.428(R)|memory_main_0/user_clk|   0.000|
ra1<6>      |    4.465(R)|memory_main_0/user_clk|   0.000|
ra1<7>      |    4.467(R)|memory_main_0/user_clk|   0.000|
ra1<8>      |    4.428(R)|memory_main_0/user_clk|   0.000|
ra1<9>      |    4.428(R)|memory_main_0/user_clk|   0.000|
ra1<10>     |    4.453(R)|memory_main_0/user_clk|   0.000|
ra1<11>     |    4.443(R)|memory_main_0/user_clk|   0.000|
ra1<12>     |    4.397(R)|memory_main_0/user_clk|   0.000|
ra1<13>     |    4.394(R)|memory_main_0/user_clk|   0.000|
ra1<14>     |    4.444(R)|memory_main_0/user_clk|   0.000|
ra1<15>     |    4.445(R)|memory_main_0/user_clk|   0.000|
ra1<16>     |    4.422(R)|memory_main_0/user_clk|   0.000|
ra1<17>     |    4.415(R)|memory_main_0/user_clk|   0.000|
ra1<18>     |    4.445(R)|memory_main_0/user_clk|   0.000|
ra1<19>     |    4.437(R)|memory_main_0/user_clk|   0.000|
ra1<20>     |    4.417(R)|memory_main_0/user_clk|   0.000|
ra2<0>      |    4.631(R)|memory_main_0/user_clk|   0.000|
ra2<1>      |    4.637(R)|memory_main_0/user_clk|   0.000|
ra2<2>      |    4.649(R)|memory_main_0/user_clk|   0.000|
ra2<3>      |    4.642(R)|memory_main_0/user_clk|   0.000|
ra2<4>      |    4.571(R)|memory_main_0/user_clk|   0.000|
ra2<5>      |    4.576(R)|memory_main_0/user_clk|   0.000|
ra2<6>      |    4.632(R)|memory_main_0/user_clk|   0.000|
ra2<7>      |    4.637(R)|memory_main_0/user_clk|   0.000|
ra2<8>      |    4.633(R)|memory_main_0/user_clk|   0.000|
ra2<9>      |    4.640(R)|memory_main_0/user_clk|   0.000|
ra2<10>     |    4.606(R)|memory_main_0/user_clk|   0.000|
ra2<11>     |    4.597(R)|memory_main_0/user_clk|   0.000|
ra2<12>     |    4.642(R)|memory_main_0/user_clk|   0.000|
ra2<13>     |    4.633(R)|memory_main_0/user_clk|   0.000|
ra2<14>     |    4.616(R)|memory_main_0/user_clk|   0.000|
ra2<15>     |    4.615(R)|memory_main_0/user_clk|   0.000|
ra2<16>     |    4.613(R)|memory_main_0/user_clk|   0.000|
ra2<17>     |    4.617(R)|memory_main_0/user_clk|   0.000|
ra2<18>     |    4.591(R)|memory_main_0/user_clk|   0.000|
ra2<19>     |    4.589(R)|memory_main_0/user_clk|   0.000|
ra2<20>     |    4.602(R)|memory_main_0/user_clk|   0.000|
ra3<0>      |    4.474(R)|memory_main_0/user_clk|   0.000|
ra3<1>      |    4.467(R)|memory_main_0/user_clk|   0.000|
ra3<2>      |    4.510(R)|memory_main_0/user_clk|   0.000|
ra3<3>      |    4.499(R)|memory_main_0/user_clk|   0.000|
ra3<4>      |    4.499(R)|memory_main_0/user_clk|   0.000|
ra3<5>      |    4.493(R)|memory_main_0/user_clk|   0.000|
ra3<6>      |    4.436(R)|memory_main_0/user_clk|   0.000|
ra3<7>      |    4.431(R)|memory_main_0/user_clk|   0.000|
ra3<8>      |    4.466(R)|memory_main_0/user_clk|   0.000|
ra3<9>      |    4.474(R)|memory_main_0/user_clk|   0.000|
ra3<10>     |    4.500(R)|memory_main_0/user_clk|   0.000|
ra3<11>     |    4.487(R)|memory_main_0/user_clk|   0.000|
ra3<12>     |    4.515(R)|memory_main_0/user_clk|   0.000|
ra3<13>     |    4.514(R)|memory_main_0/user_clk|   0.000|
ra3<14>     |    4.472(R)|memory_main_0/user_clk|   0.000|
ra3<15>     |    4.470(R)|memory_main_0/user_clk|   0.000|
ra3<16>     |    4.430(R)|memory_main_0/user_clk|   0.000|
ra3<17>     |    4.434(R)|memory_main_0/user_clk|   0.000|
ra3<18>     |    4.485(R)|memory_main_0/user_clk|   0.000|
ra3<19>     |    4.486(R)|memory_main_0/user_clk|   0.000|
ra3<20>     |    4.475(R)|memory_main_0/user_clk|   0.000|
rc0<0>      |    4.348(R)|memory_main_0/user_clk|   0.000|
rc0<1>      |    4.326(R)|memory_main_0/user_clk|   0.000|
rc0<2>      |    4.338(R)|memory_main_0/user_clk|   0.000|
rc0<3>      |    4.350(R)|memory_main_0/user_clk|   0.000|
rc0<4>      |    4.342(R)|memory_main_0/user_clk|   0.000|
rc0<5>      |    4.274(R)|memory_main_0/user_clk|   0.000|
rc0<6>      |    4.344(R)|memory_main_0/user_clk|   0.000|
rc0<7>      |    4.355(R)|memory_main_0/user_clk|   0.000|
rc1<0>      |    4.443(R)|memory_main_0/user_clk|   0.000|
rc1<1>      |    4.415(R)|memory_main_0/user_clk|   0.000|
rc1<2>      |    4.460(R)|memory_main_0/user_clk|   0.000|
rc1<3>      |    4.470(R)|memory_main_0/user_clk|   0.000|
rc1<4>      |    4.474(R)|memory_main_0/user_clk|   0.000|
rc1<5>      |    4.419(R)|memory_main_0/user_clk|   0.000|
rc1<6>      |    4.419(R)|memory_main_0/user_clk|   0.000|
rc1<7>      |    4.420(R)|memory_main_0/user_clk|   0.000|
rc2<0>      |    4.626(R)|memory_main_0/user_clk|   0.000|
rc2<1>      |    4.601(R)|memory_main_0/user_clk|   0.000|
rc2<2>      |    4.618(R)|memory_main_0/user_clk|   0.000|
rc2<3>      |    4.565(R)|memory_main_0/user_clk|   0.000|
rc2<4>      |    4.560(R)|memory_main_0/user_clk|   0.000|
rc2<5>      |    4.640(R)|memory_main_0/user_clk|   0.000|
rc2<6>      |    4.654(R)|memory_main_0/user_clk|   0.000|
rc2<7>      |    4.650(R)|memory_main_0/user_clk|   0.000|
rc3<0>      |    4.499(R)|memory_main_0/user_clk|   0.000|
rc3<1>      |    4.461(R)|memory_main_0/user_clk|   0.000|
rc3<2>      |    4.498(R)|memory_main_0/user_clk|   0.000|
rc3<3>      |    4.446(R)|memory_main_0/user_clk|   0.000|
rc3<4>      |    4.440(R)|memory_main_0/user_clk|   0.000|
rc3<5>      |    4.497(R)|memory_main_0/user_clk|   0.000|
rc3<6>      |    4.507(R)|memory_main_0/user_clk|   0.000|
rc3<7>      |    4.501(R)|memory_main_0/user_clk|   0.000|
rd0<0>      |    4.482(R)|memory_main_0/user_clk|   0.000|
rd0<1>      |    4.484(R)|memory_main_0/user_clk|   0.000|
rd0<2>      |    4.454(R)|memory_main_0/user_clk|   0.000|
rd0<3>      |    4.443(R)|memory_main_0/user_clk|   0.000|
rd0<4>      |    4.472(R)|memory_main_0/user_clk|   0.000|
rd0<5>      |    4.465(R)|memory_main_0/user_clk|   0.000|
rd0<6>      |    4.395(R)|memory_main_0/user_clk|   0.000|
rd0<7>      |    4.397(R)|memory_main_0/user_clk|   0.000|
rd0<8>      |    4.397(R)|memory_main_0/user_clk|   0.000|
rd0<9>      |    4.394(R)|memory_main_0/user_clk|   0.000|
rd0<10>     |    4.444(R)|memory_main_0/user_clk|   0.000|
rd0<11>     |    4.444(R)|memory_main_0/user_clk|   0.000|
rd0<12>     |    4.470(R)|memory_main_0/user_clk|   0.000|
rd0<13>     |    4.465(R)|memory_main_0/user_clk|   0.000|
rd0<14>     |    4.458(R)|memory_main_0/user_clk|   0.000|
rd0<15>     |    4.451(R)|memory_main_0/user_clk|   0.000|
rd0<16>     |    4.449(R)|memory_main_0/user_clk|   0.000|
rd0<17>     |    4.454(R)|memory_main_0/user_clk|   0.000|
rd0<18>     |    4.422(R)|memory_main_0/user_clk|   0.000|
rd0<19>     |    4.428(R)|memory_main_0/user_clk|   0.000|
rd0<20>     |    4.443(R)|memory_main_0/user_clk|   0.000|
rd0<21>     |    4.437(R)|memory_main_0/user_clk|   0.000|
rd0<22>     |    4.384(R)|memory_main_0/user_clk|   0.000|
rd0<23>     |    4.384(R)|memory_main_0/user_clk|   0.000|
rd0<24>     |    4.397(R)|memory_main_0/user_clk|   0.000|
rd0<25>     |    4.396(R)|memory_main_0/user_clk|   0.000|
rd0<26>     |    4.467(R)|memory_main_0/user_clk|   0.000|
rd0<27>     |    4.464(R)|memory_main_0/user_clk|   0.000|
rd0<28>     |    4.450(R)|memory_main_0/user_clk|   0.000|
rd0<29>     |    4.447(R)|memory_main_0/user_clk|   0.000|
rd0<30>     |    4.463(R)|memory_main_0/user_clk|   0.000|
rd0<31>     |    4.453(R)|memory_main_0/user_clk|   0.000|
rd1<0>      |    4.503(R)|memory_main_0/user_clk|   0.000|
rd1<1>      |    4.509(R)|memory_main_0/user_clk|   0.000|
rd1<2>      |    4.506(R)|memory_main_0/user_clk|   0.000|
rd1<3>      |    4.502(R)|memory_main_0/user_clk|   0.000|
rd1<4>      |    4.516(R)|memory_main_0/user_clk|   0.000|
rd1<5>      |    4.508(R)|memory_main_0/user_clk|   0.000|
rd1<6>      |    4.496(R)|memory_main_0/user_clk|   0.000|
rd1<7>      |    4.499(R)|memory_main_0/user_clk|   0.000|
rd1<8>      |    4.472(R)|memory_main_0/user_clk|   0.000|
rd1<9>      |    4.478(R)|memory_main_0/user_clk|   0.000|
rd1<10>     |    4.475(R)|memory_main_0/user_clk|   0.000|
rd1<11>     |    4.463(R)|memory_main_0/user_clk|   0.000|
rd1<12>     |    4.483(R)|memory_main_0/user_clk|   0.000|
rd1<13>     |    4.484(R)|memory_main_0/user_clk|   0.000|
rd1<14>     |    4.449(R)|memory_main_0/user_clk|   0.000|
rd1<15>     |    4.448(R)|memory_main_0/user_clk|   0.000|
rd1<16>     |    4.499(R)|memory_main_0/user_clk|   0.000|
rd1<17>     |    4.498(R)|memory_main_0/user_clk|   0.000|
rd1<18>     |    4.518(R)|memory_main_0/user_clk|   0.000|
rd1<19>     |    4.522(R)|memory_main_0/user_clk|   0.000|
rd1<20>     |    4.490(R)|memory_main_0/user_clk|   0.000|
rd1<21>     |    4.481(R)|memory_main_0/user_clk|   0.000|
rd1<22>     |    4.520(R)|memory_main_0/user_clk|   0.000|
rd1<23>     |    4.514(R)|memory_main_0/user_clk|   0.000|
rd1<24>     |    4.475(R)|memory_main_0/user_clk|   0.000|
rd1<25>     |    4.480(R)|memory_main_0/user_clk|   0.000|
rd1<26>     |    4.518(R)|memory_main_0/user_clk|   0.000|
rd1<27>     |    4.512(R)|memory_main_0/user_clk|   0.000|
rd1<28>     |    4.529(R)|memory_main_0/user_clk|   0.000|
rd1<29>     |    4.531(R)|memory_main_0/user_clk|   0.000|
rd1<30>     |    4.494(R)|memory_main_0/user_clk|   0.000|
rd1<31>     |    4.483(R)|memory_main_0/user_clk|   0.000|
rd2<0>      |    4.705(R)|memory_main_0/user_clk|   0.000|
rd2<1>      |    4.709(R)|memory_main_0/user_clk|   0.000|
rd2<2>      |    4.695(R)|memory_main_0/user_clk|   0.000|
rd2<3>      |    4.689(R)|memory_main_0/user_clk|   0.000|
rd2<4>      |    4.703(R)|memory_main_0/user_clk|   0.000|
rd2<5>      |    4.706(R)|memory_main_0/user_clk|   0.000|
rd2<6>      |    4.645(R)|memory_main_0/user_clk|   0.000|
rd2<7>      |    4.640(R)|memory_main_0/user_clk|   0.000|
rd2<8>      |    4.684(R)|memory_main_0/user_clk|   0.000|
rd2<9>      |    4.693(R)|memory_main_0/user_clk|   0.000|
rd2<10>     |    4.656(R)|memory_main_0/user_clk|   0.000|
rd2<11>     |    4.658(R)|memory_main_0/user_clk|   0.000|
rd2<12>     |    4.669(R)|memory_main_0/user_clk|   0.000|
rd2<13>     |    4.674(R)|memory_main_0/user_clk|   0.000|
rd2<14>     |    4.676(R)|memory_main_0/user_clk|   0.000|
rd2<15>     |    4.670(R)|memory_main_0/user_clk|   0.000|
rd2<16>     |    4.653(R)|memory_main_0/user_clk|   0.000|
rd2<17>     |    4.661(R)|memory_main_0/user_clk|   0.000|
rd2<18>     |    4.679(R)|memory_main_0/user_clk|   0.000|
rd2<19>     |    4.677(R)|memory_main_0/user_clk|   0.000|
rd2<20>     |    4.661(R)|memory_main_0/user_clk|   0.000|
rd2<21>     |    4.667(R)|memory_main_0/user_clk|   0.000|
rd2<22>     |    4.682(R)|memory_main_0/user_clk|   0.000|
rd2<23>     |    4.677(R)|memory_main_0/user_clk|   0.000|
rd2<24>     |    4.662(R)|memory_main_0/user_clk|   0.000|
rd2<25>     |    4.666(R)|memory_main_0/user_clk|   0.000|
rd2<26>     |    4.711(R)|memory_main_0/user_clk|   0.000|
rd2<27>     |    4.713(R)|memory_main_0/user_clk|   0.000|
rd2<28>     |    4.708(R)|memory_main_0/user_clk|   0.000|
rd2<29>     |    4.704(R)|memory_main_0/user_clk|   0.000|
rd2<30>     |    4.655(R)|memory_main_0/user_clk|   0.000|
rd2<31>     |    4.654(R)|memory_main_0/user_clk|   0.000|
rd3<0>      |    4.540(R)|memory_main_0/user_clk|   0.000|
rd3<1>      |    4.543(R)|memory_main_0/user_clk|   0.000|
rd3<2>      |    4.537(R)|memory_main_0/user_clk|   0.000|
rd3<3>      |    4.526(R)|memory_main_0/user_clk|   0.000|
rd3<4>      |    4.553(R)|memory_main_0/user_clk|   0.000|
rd3<5>      |    4.545(R)|memory_main_0/user_clk|   0.000|
rd3<6>      |    4.479(R)|memory_main_0/user_clk|   0.000|
rd3<7>      |    4.470(R)|memory_main_0/user_clk|   0.000|
rd3<8>      |    4.558(R)|memory_main_0/user_clk|   0.000|
rd3<9>      |    4.566(R)|memory_main_0/user_clk|   0.000|
rd3<10>     |    4.501(R)|memory_main_0/user_clk|   0.000|
rd3<11>     |    4.506(R)|memory_main_0/user_clk|   0.000|
rd3<12>     |    4.503(R)|memory_main_0/user_clk|   0.000|
rd3<13>     |    4.502(R)|memory_main_0/user_clk|   0.000|
rd3<14>     |    4.526(R)|memory_main_0/user_clk|   0.000|
rd3<15>     |    4.533(R)|memory_main_0/user_clk|   0.000|
rd3<16>     |    4.531(R)|memory_main_0/user_clk|   0.000|
rd3<17>     |    4.533(R)|memory_main_0/user_clk|   0.000|
rd3<18>     |    4.521(R)|memory_main_0/user_clk|   0.000|
rd3<19>     |    4.511(R)|memory_main_0/user_clk|   0.000|
rd3<20>     |    4.513(R)|memory_main_0/user_clk|   0.000|
rd3<21>     |    4.500(R)|memory_main_0/user_clk|   0.000|
rd3<22>     |    4.496(R)|memory_main_0/user_clk|   0.000|
rd3<23>     |    4.506(R)|memory_main_0/user_clk|   0.000|
rd3<24>     |    4.544(R)|memory_main_0/user_clk|   0.000|
rd3<25>     |    4.548(R)|memory_main_0/user_clk|   0.000|
rd3<26>     |    4.538(R)|memory_main_0/user_clk|   0.000|
rd3<27>     |    4.538(R)|memory_main_0/user_clk|   0.000|
rd3<28>     |    4.517(R)|memory_main_0/user_clk|   0.000|
rd3<29>     |    4.507(R)|memory_main_0/user_clk|   0.000|
rd3<30>     |    4.557(R)|memory_main_0/user_clk|   0.000|
rd3<31>     |    4.549(R)|memory_main_0/user_clk|   0.000|
------------+------------+----------------------+--------+

Clock mclk_p to Pad
------------+------------+----------------------+--------+
            | clk (edge) |                      | Clock  |
Destination |   to PAD   |Internal Clock(s)     | Phase  |
------------+------------+----------------------+--------+
ra0<0>      |    4.361(R)|memory_main_0/user_clk|   0.000|
ra0<1>      |    4.354(R)|memory_main_0/user_clk|   0.000|
ra0<2>      |    4.347(R)|memory_main_0/user_clk|   0.000|
ra0<3>      |    4.335(R)|memory_main_0/user_clk|   0.000|
ra0<4>      |    4.340(R)|memory_main_0/user_clk|   0.000|
ra0<5>      |    4.338(R)|memory_main_0/user_clk|   0.000|
ra0<6>      |    4.264(R)|memory_main_0/user_clk|   0.000|
ra0<7>      |    4.264(R)|memory_main_0/user_clk|   0.000|
ra0<8>      |    4.339(R)|memory_main_0/user_clk|   0.000|
ra0<9>      |    4.335(R)|memory_main_0/user_clk|   0.000|
ra0<10>     |    4.338(R)|memory_main_0/user_clk|   0.000|
ra0<11>     |    4.332(R)|memory_main_0/user_clk|   0.000|
ra0<12>     |    4.251(R)|memory_main_0/user_clk|   0.000|
ra0<13>     |    4.250(R)|memory_main_0/user_clk|   0.000|
ra0<14>     |    4.325(R)|memory_main_0/user_clk|   0.000|
ra0<15>     |    4.320(R)|memory_main_0/user_clk|   0.000|
ra0<16>     |    4.340(R)|memory_main_0/user_clk|   0.000|
ra0<17>     |    4.327(R)|memory_main_0/user_clk|   0.000|
ra0<18>     |    4.340(R)|memory_main_0/user_clk|   0.000|
ra0<19>     |    4.330(R)|memory_main_0/user_clk|   0.000|
ra0<20>     |    4.327(R)|memory_main_0/user_clk|   0.000|
ra1<0>      |    4.454(R)|memory_main_0/user_clk|   0.000|
ra1<1>      |    4.454(R)|memory_main_0/user_clk|   0.000|
ra1<2>      |    4.427(R)|memory_main_0/user_clk|   0.000|
ra1<3>      |    4.428(R)|memory_main_0/user_clk|   0.000|
ra1<4>      |    4.427(R)|memory_main_0/user_clk|   0.000|
ra1<5>      |    4.419(R)|memory_main_0/user_clk|   0.000|
ra1<6>      |    4.456(R)|memory_main_0/user_clk|   0.000|
ra1<7>      |    4.458(R)|memory_main_0/user_clk|   0.000|
ra1<8>      |    4.419(R)|memory_main_0/user_clk|   0.000|
ra1<9>      |    4.419(R)|memory_main_0/user_clk|   0.000|
ra1<10>     |    4.444(R)|memory_main_0/user_clk|   0.000|
ra1<11>     |    4.434(R)|memory_main_0/user_clk|   0.000|
ra1<12>     |    4.388(R)|memory_main_0/user_clk|   0.000|
ra1<13>     |    4.385(R)|memory_main_0/user_clk|   0.000|
ra1<14>     |    4.435(R)|memory_main_0/user_clk|   0.000|
ra1<15>     |    4.436(R)|memory_main_0/user_clk|   0.000|
ra1<16>     |    4.413(R)|memory_main_0/user_clk|   0.000|
ra1<17>     |    4.406(R)|memory_main_0/user_clk|   0.000|
ra1<18>     |    4.436(R)|memory_main_0/user_clk|   0.000|
ra1<19>     |    4.428(R)|memory_main_0/user_clk|   0.000|
ra1<20>     |    4.408(R)|memory_main_0/user_clk|   0.000|
ra2<0>      |    4.622(R)|memory_main_0/user_clk|   0.000|
ra2<1>      |    4.628(R)|memory_main_0/user_clk|   0.000|
ra2<2>      |    4.640(R)|memory_main_0/user_clk|   0.000|
ra2<3>      |    4.633(R)|memory_main_0/user_clk|   0.000|
ra2<4>      |    4.562(R)|memory_main_0/user_clk|   0.000|
ra2<5>      |    4.567(R)|memory_main_0/user_clk|   0.000|
ra2<6>      |    4.623(R)|memory_main_0/user_clk|   0.000|
ra2<7>      |    4.628(R)|memory_main_0/user_clk|   0.000|
ra2<8>      |    4.624(R)|memory_main_0/user_clk|   0.000|
ra2<9>      |    4.631(R)|memory_main_0/user_clk|   0.000|
ra2<10>     |    4.597(R)|memory_main_0/user_clk|   0.000|
ra2<11>     |    4.588(R)|memory_main_0/user_clk|   0.000|
ra2<12>     |    4.633(R)|memory_main_0/user_clk|   0.000|
ra2<13>     |    4.624(R)|memory_main_0/user_clk|   0.000|
ra2<14>     |    4.607(R)|memory_main_0/user_clk|   0.000|
ra2<15>     |    4.606(R)|memory_main_0/user_clk|   0.000|
ra2<16>     |    4.604(R)|memory_main_0/user_clk|   0.000|
ra2<17>     |    4.608(R)|memory_main_0/user_clk|   0.000|
ra2<18>     |    4.582(R)|memory_main_0/user_clk|   0.000|
ra2<19>     |    4.580(R)|memory_main_0/user_clk|   0.000|
ra2<20>     |    4.593(R)|memory_main_0/user_clk|   0.000|
ra3<0>      |    4.465(R)|memory_main_0/user_clk|   0.000|
ra3<1>      |    4.458(R)|memory_main_0/user_clk|   0.000|
ra3<2>      |    4.501(R)|memory_main_0/user_clk|   0.000|
ra3<3>      |    4.490(R)|memory_main_0/user_clk|   0.000|
ra3<4>      |    4.490(R)|memory_main_0/user_clk|   0.000|
ra3<5>      |    4.484(R)|memory_main_0/user_clk|   0.000|
ra3<6>      |    4.427(R)|memory_main_0/user_clk|   0.000|
ra3<7>      |    4.422(R)|memory_main_0/user_clk|   0.000|
ra3<8>      |    4.457(R)|memory_main_0/user_clk|   0.000|
ra3<9>      |    4.465(R)|memory_main_0/user_clk|   0.000|
ra3<10>     |    4.491(R)|memory_main_0/user_clk|   0.000|
ra3<11>     |    4.478(R)|memory_main_0/user_clk|   0.000|
ra3<12>     |    4.506(R)|memory_main_0/user_clk|   0.000|
ra3<13>     |    4.505(R)|memory_main_0/user_clk|   0.000|
ra3<14>     |    4.463(R)|memory_main_0/user_clk|   0.000|
ra3<15>     |    4.461(R)|memory_main_0/user_clk|   0.000|
ra3<16>     |    4.421(R)|memory_main_0/user_clk|   0.000|
ra3<17>     |    4.425(R)|memory_main_0/user_clk|   0.000|
ra3<18>     |    4.476(R)|memory_main_0/user_clk|   0.000|
ra3<19>     |    4.477(R)|memory_main_0/user_clk|   0.000|
ra3<20>     |    4.466(R)|memory_main_0/user_clk|   0.000|
rc0<0>      |    4.339(R)|memory_main_0/user_clk|   0.000|
rc0<1>      |    4.317(R)|memory_main_0/user_clk|   0.000|
rc0<2>      |    4.329(R)|memory_main_0/user_clk|   0.000|
rc0<3>      |    4.341(R)|memory_main_0/user_clk|   0.000|
rc0<4>      |    4.333(R)|memory_main_0/user_clk|   0.000|
rc0<5>      |    4.265(R)|memory_main_0/user_clk|   0.000|
rc0<6>      |    4.335(R)|memory_main_0/user_clk|   0.000|
rc0<7>      |    4.346(R)|memory_main_0/user_clk|   0.000|
rc1<0>      |    4.434(R)|memory_main_0/user_clk|   0.000|
rc1<1>      |    4.406(R)|memory_main_0/user_clk|   0.000|
rc1<2>      |    4.451(R)|memory_main_0/user_clk|   0.000|
rc1<3>      |    4.461(R)|memory_main_0/user_clk|   0.000|
rc1<4>      |    4.465(R)|memory_main_0/user_clk|   0.000|
rc1<5>      |    4.410(R)|memory_main_0/user_clk|   0.000|
rc1<6>      |    4.410(R)|memory_main_0/user_clk|   0.000|
rc1<7>      |    4.411(R)|memory_main_0/user_clk|   0.000|
rc2<0>      |    4.617(R)|memory_main_0/user_clk|   0.000|
rc2<1>      |    4.592(R)|memory_main_0/user_clk|   0.000|
rc2<2>      |    4.609(R)|memory_main_0/user_clk|   0.000|
rc2<3>      |    4.556(R)|memory_main_0/user_clk|   0.000|
rc2<4>      |    4.551(R)|memory_main_0/user_clk|   0.000|
rc2<5>      |    4.631(R)|memory_main_0/user_clk|   0.000|
rc2<6>      |    4.645(R)|memory_main_0/user_clk|   0.000|
rc2<7>      |    4.641(R)|memory_main_0/user_clk|   0.000|
rc3<0>      |    4.490(R)|memory_main_0/user_clk|   0.000|
rc3<1>      |    4.452(R)|memory_main_0/user_clk|   0.000|
rc3<2>      |    4.489(R)|memory_main_0/user_clk|   0.000|
rc3<3>      |    4.437(R)|memory_main_0/user_clk|   0.000|
rc3<4>      |    4.431(R)|memory_main_0/user_clk|   0.000|
rc3<5>      |    4.488(R)|memory_main_0/user_clk|   0.000|
rc3<6>      |    4.498(R)|memory_main_0/user_clk|   0.000|
rc3<7>      |    4.492(R)|memory_main_0/user_clk|   0.000|
rd0<0>      |    4.473(R)|memory_main_0/user_clk|   0.000|
rd0<1>      |    4.475(R)|memory_main_0/user_clk|   0.000|
rd0<2>      |    4.445(R)|memory_main_0/user_clk|   0.000|
rd0<3>      |    4.434(R)|memory_main_0/user_clk|   0.000|
rd0<4>      |    4.463(R)|memory_main_0/user_clk|   0.000|
rd0<5>      |    4.456(R)|memory_main_0/user_clk|   0.000|
rd0<6>      |    4.386(R)|memory_main_0/user_clk|   0.000|
rd0<7>      |    4.388(R)|memory_main_0/user_clk|   0.000|
rd0<8>      |    4.388(R)|memory_main_0/user_clk|   0.000|
rd0<9>      |    4.385(R)|memory_main_0/user_clk|   0.000|
rd0<10>     |    4.435(R)|memory_main_0/user_clk|   0.000|
rd0<11>     |    4.435(R)|memory_main_0/user_clk|   0.000|
rd0<12>     |    4.461(R)|memory_main_0/user_clk|   0.000|
rd0<13>     |    4.456(R)|memory_main_0/user_clk|   0.000|
rd0<14>     |    4.449(R)|memory_main_0/user_clk|   0.000|
rd0<15>     |    4.442(R)|memory_main_0/user_clk|   0.000|
rd0<16>     |    4.440(R)|memory_main_0/user_clk|   0.000|
rd0<17>     |    4.445(R)|memory_main_0/user_clk|   0.000|
rd0<18>     |    4.413(R)|memory_main_0/user_clk|   0.000|
rd0<19>     |    4.419(R)|memory_main_0/user_clk|   0.000|
rd0<20>     |    4.434(R)|memory_main_0/user_clk|   0.000|
rd0<21>     |    4.428(R)|memory_main_0/user_clk|   0.000|
rd0<22>     |    4.375(R)|memory_main_0/user_clk|   0.000|
rd0<23>     |    4.375(R)|memory_main_0/user_clk|   0.000|
rd0<24>     |    4.388(R)|memory_main_0/user_clk|   0.000|
rd0<25>     |    4.387(R)|memory_main_0/user_clk|   0.000|
rd0<26>     |    4.458(R)|memory_main_0/user_clk|   0.000|
rd0<27>     |    4.455(R)|memory_main_0/user_clk|   0.000|
rd0<28>     |    4.441(R)|memory_main_0/user_clk|   0.000|
rd0<29>     |    4.438(R)|memory_main_0/user_clk|   0.000|
rd0<30>     |    4.454(R)|memory_main_0/user_clk|   0.000|
rd0<31>     |    4.444(R)|memory_main_0/user_clk|   0.000|
rd1<0>      |    4.494(R)|memory_main_0/user_clk|   0.000|
rd1<1>      |    4.500(R)|memory_main_0/user_clk|   0.000|
rd1<2>      |    4.497(R)|memory_main_0/user_clk|   0.000|
rd1<3>      |    4.493(R)|memory_main_0/user_clk|   0.000|
rd1<4>      |    4.507(R)|memory_main_0/user_clk|   0.000|
rd1<5>      |    4.499(R)|memory_main_0/user_clk|   0.000|
rd1<6>      |    4.487(R)|memory_main_0/user_clk|   0.000|
rd1<7>      |    4.490(R)|memory_main_0/user_clk|   0.000|
rd1<8>      |    4.463(R)|memory_main_0/user_clk|   0.000|
rd1<9>      |    4.469(R)|memory_main_0/user_clk|   0.000|
rd1<10>     |    4.466(R)|memory_main_0/user_clk|   0.000|
rd1<11>     |    4.454(R)|memory_main_0/user_clk|   0.000|
rd1<12>     |    4.474(R)|memory_main_0/user_clk|   0.000|
rd1<13>     |    4.475(R)|memory_main_0/user_clk|   0.000|
rd1<14>     |    4.440(R)|memory_main_0/user_clk|   0.000|
rd1<15>     |    4.439(R)|memory_main_0/user_clk|   0.000|
rd1<16>     |    4.490(R)|memory_main_0/user_clk|   0.000|
rd1<17>     |    4.489(R)|memory_main_0/user_clk|   0.000|
rd1<18>     |    4.509(R)|memory_main_0/user_clk|   0.000|
rd1<19>     |    4.513(R)|memory_main_0/user_clk|   0.000|
rd1<20>     |    4.481(R)|memory_main_0/user_clk|   0.000|
rd1<21>     |    4.472(R)|memory_main_0/user_clk|   0.000|
rd1<22>     |    4.511(R)|memory_main_0/user_clk|   0.000|
rd1<23>     |    4.505(R)|memory_main_0/user_clk|   0.000|
rd1<24>     |    4.466(R)|memory_main_0/user_clk|   0.000|
rd1<25>     |    4.471(R)|memory_main_0/user_clk|   0.000|
rd1<26>     |    4.509(R)|memory_main_0/user_clk|   0.000|
rd1<27>     |    4.503(R)|memory_main_0/user_clk|   0.000|
rd1<28>     |    4.520(R)|memory_main_0/user_clk|   0.000|
rd1<29>     |    4.522(R)|memory_main_0/user_clk|   0.000|
rd1<30>     |    4.485(R)|memory_main_0/user_clk|   0.000|
rd1<31>     |    4.474(R)|memory_main_0/user_clk|   0.000|
rd2<0>      |    4.696(R)|memory_main_0/user_clk|   0.000|
rd2<1>      |    4.700(R)|memory_main_0/user_clk|   0.000|
rd2<2>      |    4.686(R)|memory_main_0/user_clk|   0.000|
rd2<3>      |    4.680(R)|memory_main_0/user_clk|   0.000|
rd2<4>      |    4.694(R)|memory_main_0/user_clk|   0.000|
rd2<5>      |    4.697(R)|memory_main_0/user_clk|   0.000|
rd2<6>      |    4.636(R)|memory_main_0/user_clk|   0.000|
rd2<7>      |    4.631(R)|memory_main_0/user_clk|   0.000|
rd2<8>      |    4.675(R)|memory_main_0/user_clk|   0.000|
rd2<9>      |    4.684(R)|memory_main_0/user_clk|   0.000|
rd2<10>     |    4.647(R)|memory_main_0/user_clk|   0.000|
rd2<11>     |    4.649(R)|memory_main_0/user_clk|   0.000|
rd2<12>     |    4.660(R)|memory_main_0/user_clk|   0.000|
rd2<13>     |    4.665(R)|memory_main_0/user_clk|   0.000|
rd2<14>     |    4.667(R)|memory_main_0/user_clk|   0.000|
rd2<15>     |    4.661(R)|memory_main_0/user_clk|   0.000|
rd2<16>     |    4.644(R)|memory_main_0/user_clk|   0.000|
rd2<17>     |    4.652(R)|memory_main_0/user_clk|   0.000|
rd2<18>     |    4.670(R)|memory_main_0/user_clk|   0.000|
rd2<19>     |    4.668(R)|memory_main_0/user_clk|   0.000|
rd2<20>     |    4.652(R)|memory_main_0/user_clk|   0.000|
rd2<21>     |    4.658(R)|memory_main_0/user_clk|   0.000|
rd2<22>     |    4.673(R)|memory_main_0/user_clk|   0.000|
rd2<23>     |    4.668(R)|memory_main_0/user_clk|   0.000|
rd2<24>     |    4.653(R)|memory_main_0/user_clk|   0.000|
rd2<25>     |    4.657(R)|memory_main_0/user_clk|   0.000|
rd2<26>     |    4.702(R)|memory_main_0/user_clk|   0.000|
rd2<27>     |    4.704(R)|memory_main_0/user_clk|   0.000|
rd2<28>     |    4.699(R)|memory_main_0/user_clk|   0.000|
rd2<29>     |    4.695(R)|memory_main_0/user_clk|   0.000|
rd2<30>     |    4.646(R)|memory_main_0/user_clk|   0.000|
rd2<31>     |    4.645(R)|memory_main_0/user_clk|   0.000|
rd3<0>      |    4.531(R)|memory_main_0/user_clk|   0.000|
rd3<1>      |    4.534(R)|memory_main_0/user_clk|   0.000|
rd3<2>      |    4.528(R)|memory_main_0/user_clk|   0.000|
rd3<3>      |    4.517(R)|memory_main_0/user_clk|   0.000|
rd3<4>      |    4.544(R)|memory_main_0/user_clk|   0.000|
rd3<5>      |    4.536(R)|memory_main_0/user_clk|   0.000|
rd3<6>      |    4.470(R)|memory_main_0/user_clk|   0.000|
rd3<7>      |    4.461(R)|memory_main_0/user_clk|   0.000|
rd3<8>      |    4.549(R)|memory_main_0/user_clk|   0.000|
rd3<9>      |    4.557(R)|memory_main_0/user_clk|   0.000|
rd3<10>     |    4.492(R)|memory_main_0/user_clk|   0.000|
rd3<11>     |    4.497(R)|memory_main_0/user_clk|   0.000|
rd3<12>     |    4.494(R)|memory_main_0/user_clk|   0.000|
rd3<13>     |    4.493(R)|memory_main_0/user_clk|   0.000|
rd3<14>     |    4.517(R)|memory_main_0/user_clk|   0.000|
rd3<15>     |    4.524(R)|memory_main_0/user_clk|   0.000|
rd3<16>     |    4.522(R)|memory_main_0/user_clk|   0.000|
rd3<17>     |    4.524(R)|memory_main_0/user_clk|   0.000|
rd3<18>     |    4.512(R)|memory_main_0/user_clk|   0.000|
rd3<19>     |    4.502(R)|memory_main_0/user_clk|   0.000|
rd3<20>     |    4.504(R)|memory_main_0/user_clk|   0.000|
rd3<21>     |    4.491(R)|memory_main_0/user_clk|   0.000|
rd3<22>     |    4.487(R)|memory_main_0/user_clk|   0.000|
rd3<23>     |    4.497(R)|memory_main_0/user_clk|   0.000|
rd3<24>     |    4.535(R)|memory_main_0/user_clk|   0.000|
rd3<25>     |    4.539(R)|memory_main_0/user_clk|   0.000|
rd3<26>     |    4.529(R)|memory_main_0/user_clk|   0.000|
rd3<27>     |    4.529(R)|memory_main_0/user_clk|   0.000|
rd3<28>     |    4.508(R)|memory_main_0/user_clk|   0.000|
rd3<29>     |    4.498(R)|memory_main_0/user_clk|   0.000|
rd3<30>     |    4.548(R)|memory_main_0/user_clk|   0.000|
rd3<31>     |    4.540(R)|memory_main_0/user_clk|   0.000|
------------+------------+----------------------+--------+

Clock to Setup on destination clock lclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lclk           |    8.801|         |         |    1.228|
mclk_n         |    1.999|         |         |         |
mclk_p         |    1.999|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lclk           |    2.706|         |         |         |
mclk_n         |    5.992|         |         |    1.049|
mclk_p         |    5.992|         |         |    1.049|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lclk           |    2.706|         |         |         |
mclk_n         |    5.992|         |         |    1.049|
mclk_p         |    5.992|         |         |    1.049|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk_n       |    1.854|         |         |         |
refclk_p       |    1.854|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk_n       |    1.854|         |         |         |
refclk_p       |    1.854|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "LBUS_PADS" OFFSET = OUT 9.8 ns AFTER COMP "lclk";
Largest slack: 6.538 ns; Smallest slack: 3.542 ns; Relative Skew: 2.996 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbterm_l                                       |        6.538|        0.000|
ld<0>                                          |        3.601|        2.937|
ld<1>                                          |        3.542|        2.996|
ld<2>                                          |        3.791|        2.747|
ld<3>                                          |        4.174|        2.364|
ld<4>                                          |        4.298|        2.240|
ld<5>                                          |        4.361|        2.177|
ld<6>                                          |        4.493|        2.045|
ld<7>                                          |        3.766|        2.772|
ld<8>                                          |        4.393|        2.145|
ld<9>                                          |        4.554|        1.984|
ld<10>                                         |        4.897|        1.641|
ld<11>                                         |        4.918|        1.620|
ld<12>                                         |        5.058|        1.480|
ld<13>                                         |        5.163|        1.375|
ld<14>                                         |        5.132|        1.406|
ld<15>                                         |        5.151|        1.387|
ld<16>                                         |        4.309|        2.229|
ld<17>                                         |        4.180|        2.358|
ld<18>                                         |        4.299|        2.239|
ld<19>                                         |        4.337|        2.201|
ld<20>                                         |        3.870|        2.668|
ld<21>                                         |        4.716|        1.822|
ld<22>                                         |        3.744|        2.794|
ld<23>                                         |        4.039|        2.499|
ld<24>                                         |        4.765|        1.773|
ld<25>                                         |        4.976|        1.562|
ld<26>                                         |        5.374|        1.164|
ld<27>                                         |        5.302|        1.236|
ld<28>                                         |        4.642|        1.896|
ld<29>                                         |        4.972|        1.566|
ld<30>                                         |        5.159|        1.379|
ld<31>                                         |        5.358|        1.180|
lready_l                                       |        6.526|        0.012|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 28  Score: 5351

Constraints cover 185229 paths, 1 nets, and 27873 connections

Design statistics:
   Minimum period:   8.801ns   (Maximum frequency: 113.623MHz)
   Maximum path delay from/to any node:   3.180ns
   Maximum net delay:   5.073ns
   Minimum input required time before clock:   6.663ns
   Minimum output required time after clock:   6.258ns


Analysis completed TUE 8 JAN 17:49:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



