// Seed: 1586069494
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1;
  wire id_2;
  wire id_3;
  assign id_3 = id_2;
  module_0(
      id_3, id_2, id_2, id_3
  );
endmodule
module module_2;
  assign id_1 = id_1;
  wire id_2;
  id_3(
      .id_0(1),
      .id_1(""),
      .id_2(1),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_1),
      .id_6(1'b0),
      .id_7(id_2),
      .id_8(),
      .id_9(1'b0),
      .id_10(1),
      .id_11(id_2)
  );
  assign id_1 = 1'b0;
endmodule
module module_3 (
    input  wor   id_0,
    output uwire id_1,
    output tri0  id_2,
    input  uwire id_3
);
  module_2();
endmodule
