# Silicon Tycoon - Project Planning Document

## Project Overview

**Silicon Tycoon** is a semiconductor design and manufacturing simulation game built with modern web technologies. The game allows players to design custom silicon dies (CPU, GPU, memory, etc.) by placing and arranging components on a canvas, then simulates realistic performance, power consumption, and manufacturing characteristics based on real-world semiconductor physics.

## Technology Stack

- **Frontend**: HTML5, CSS3 (Art Deco themed UI)
- **Rendering**: PixiJS 7.3.2 (WebGL-based canvas for die designer)
- **Architecture**: ES6 Modules
- **Storage**: Browser localStorage with auto-recovery
- **Fonts**: Google Fonts (Poiret One, Montserrat)

## Current Implementation Status

### âœ… Completed Features

#### 1. Die Library System
- **File**: `js/dieLibrary.js`
- Create, edit, clone, and delete die designs
- Die types: CPU, GPU, Memory, I/O Die, NPU, Custom
- Persistent storage with corruption recovery
- Default example dies (8-core CPU, GPU)

#### 2. Die Designer Canvas
- **File**: `js/dieDesigner.js`
- PixiJS-based visual editor with grid system
- Component placement, drag-and-drop, resizing
- Tools: Select, Pan, Draw, Copy, Delete
- Zoom and pan controls
- Snap-to-grid for precise placement

#### 3. Component System
- **File**: `js/dieLibrary.js` (COMPONENT_TYPES)
- CPU components: CPU Core, L2/L3 Cache, Integrated GPU
- GPU components: SM/CU, Texture Units, Display Engine
- Common: Memory Controller, Interconnect, Power Management, I/O Controller
- Memory: Memory Array, Control Logic
- Component density multipliers (cache 1.5x, I/O 0.6x, etc.)

#### 4. Process Node Technology
- **File**: `js/constants.js`
- Supported nodes: 180nm to 3nm (14 total nodes including 12nm)
- Real-world transistor densities from industry research
- Voltage scaling: 3.3V (180nm) to 0.70V (3nm)
- Max clock scaling by node
- Leakage power characteristics
- Defect density for yield calculations

#### 5. Performance Calculation System
- **File**: `js/architecture.js` - `calculatePerformance()`
- Realistic transistor counting using area Ã— density Ã— multiplier
- Clock frequency based on process node
- IPC calculation with layout efficiency factors
- Performance score based on cores, clocks, IPC
- Single-threaded performance metrics

#### 6. Power & Thermal Modeling
- Dynamic power: P = (Tr/1000) Ã— 15W Ã— (V/0.75)Â² Ã— f
- Static leakage: Tr Ã— leakage_per_MTr (realistic values)
- Thermal throttling at 0.50 W/mmÂ² (consumer CPU limit)
- Power density calculation and warnings

#### 7. Layout Efficiency System
- **Interconnect penalty**: Based on average component distance
- **Clustering bonus**: Rewards grouping similar components (CPU cores, GPU SMs)
- **Die size optimization**: 150mmÂ² sweet spot (too small or large = penalties)
- **Utilization factor**: Penalizes wasted die area

#### 8. Memory Bandwidth System
- **Area-based controller scaling**:
  - Expected areas by node (14nm: 1.3mmÂ², 7nm: 0.9mmÂ²)
  - Penalties for undersized: 0.5x area = 0.75x bandwidth
  - Bonuses for oversized: âˆš(area_ratio - 1.0) Ã— 0.25
- Bandwidth demand: 15 GB/s per CPU core, 50 GB/s per GPU SM
- Bottleneck detection and warnings

#### 9. Two-Axis Chip Classification
- **File**: `js/constants.js` - CHIP_CLASSIFICATION_CRITERIA
- **CLASS** (Performance Tier):
  - Low-Power: 1-2 cores, <15W
  - Budget: 2-4 cores, 15-65W
  - Mid-Range: 4-8 cores, 65-125W
  - High-End: 8-16 cores, 125-200W
  - Halo: 16+ cores, >200W

- **GRADE** (Market Segment):
  - Consumer: 3-8 cores/controller, 0.5-2.5 mmÂ² L3/core
  - Workstation: Has both iGPU + discrete GPU
  - Enterprise/Server: 1.5-4 cores/controller, 3-8 mmÂ² L3/core (huge cache)
  - Military/Aerospace: 22nm+ node, high power mgmt ratio, conservative clocks

#### 10. Manufacturing Simulation
- **Yield calculation**: Murphy's Law (Y = e^(-D Ã— A))
- Defect density varies by process node
- Cost multiplier based on yield
- Larger dies = lower yields = higher costs

#### 11. User Interface
- **File**: `architecture.html`, `css/architecture.css`, `css/style.css`
- Art Deco aesthetic with geometric patterns
- Navigation: Architecture â†’ Wafer â†’ Binning â†’ Packaging â†’ Fab (planned)
- Die library grid view with search and filtering
- Modal dialogs for die creation/editing
- Three-panel designer layout:
  - Left: Component palette + process node selector
  - Center: PixiJS canvas with toolbar
  - Right: Properties panel (die info, performance, classification, etc.)

#### 12. Properties Panel Sections
1. **DIE INFO**: SKU, type, dimensions, area, component count, utilization
2. **PERFORMANCE**: Process node, transistors, clocks, IPC, performance score
3. **CLASSIFICATION**: Class, Grade, classification metrics
4. **POWER & THERMAL**: TDP breakdown, power density, voltage, throttle warnings
5. **EFFICIENCY FACTORS**: Layout, interconnect, clustering, bandwidth, die size, utilization
6. **MANUFACTURING**: Yield estimation, cost multiplier
7. **REQUIREMENTS**: Die type requirements validation (CPU needs cores, L2, memory controller, power mgmt)

### ğŸ¯ Complete Game Loop (Planned)

#### 1. **Architecture Phase** (âœ… Implemented)
- Create die design from library
- Select process node
- Place and arrange components on canvas
- Optimize layout for efficiency bonuses
- Review performance, power, thermal, classification
- Check required components validation

#### 2. **Wafer Planning Phase** (ğŸ”„ Planned)
- Create new batch plans from die library
- Select reticle size and die arrangement
- View expected yields based on fab maturity
- Calculate dies per wafer (DPW)
- Estimate batch economics (cost, time, yield)

#### 3. **Fabrication Phase** (ğŸ”„ Planned)
- Assign batch plans to fabrication lines
- Configure wafer quantity for batch run
- Monitor wafer progress through process stages
- Track equipment utilization and throughput
- View time estimates per stage per wafer
- Manage multiple wafers in pipeline

#### 4. **Binning Phase** (ğŸ”„ Planned)
- Process completed batches from fab
- Test each die for defects
- Group dies by working component counts
- Create SKUs based on functional units
- Salvage damaged dies into lower-tier SKUs
- Handle component-specific defects (cores, cache, controllers)

#### 5. **Packaging Phase** (ğŸ”„ Planned)
- Select binned SKUs for packaging
- Configure product hierarchy (Type â†’ Family â†’ Line â†’ Generation â†’ Model â†’ Variant)
- Design package configuration (pads, substrate, die, heat spreader)
- Enable chiplet designs with interconnects
- Assign socket compatibility
- Run packaging lines with multiple stages
- Create final market-ready products

#### 6. **Market Phase** (â³ Future)
- Price products based on performance tier
- Manage inventory and supply chain
- Research competitor products
- Adjust production based on demand

### ğŸ“Š Key Simulation Parameters

| Category | Parameters | Realism Source |
|----------|------------|----------------|
| **Transistor Density** | 0.25 MTr/mmÂ² (180nm) to 175 MTr/mmÂ² (3nm) | Real chips: Intel Skylake, AMD Ryzen, Apple M-series |
| **Power Modeling** | 15W per billion transistors at 1GHz | Empirical data from real processors |
| **Leakage** | 0.015 W/MTr (14nm) to 0.035 W/MTr (3nm) | Realistic ~40W leakage for 2.6B transistors |
| **Voltage** | 3.3V (180nm) to 0.70V (3nm) | Industry standard operating voltages |
| **Thermal Limits** | 0.50 W/mmÂ² consumer, 1.20 W/mmÂ² server | Based on real cooling solutions |
| **Yield** | Murphy's Law with realistic defect densities | Semiconductor manufacturing statistics |

### ğŸ§© Component Architecture

```
DieLibrary (Singleton)
â”œâ”€â”€ dies[]
â”‚   â”œâ”€â”€ id, sku, type, description
â”‚   â”œâ”€â”€ reticleSize { width, height }
â”‚   â”œâ”€â”€ dimensions { width, height }
â”‚   â”œâ”€â”€ processNode (3-10000 nm)
â”‚   â”œâ”€â”€ components[]
â”‚   â”‚   â”œâ”€â”€ id, type, name
â”‚   â”‚   â”œâ”€â”€ dimensions { width, height }
â”‚   â”‚   â”œâ”€â”€ position { x, y }
â”‚   â”‚   â””â”€â”€ color
â”‚   â”œâ”€â”€ createdDate
â”‚   â””â”€â”€ lastModified
â””â”€â”€ Methods: create, update, delete, clone, addComponent, etc.

DieDesigner (Canvas Controller)
â”œâ”€â”€ PixiJS Application
â”œâ”€â”€ Grid rendering
â”œâ”€â”€ Component sprites
â”œâ”€â”€ Interaction handlers
â””â”€â”€ Tool system (select, pan, draw, copy, delete)

ArchitectureApp (Main Controller)
â”œâ”€â”€ Library management
â”œâ”€â”€ Designer coordination
â”œâ”€â”€ Performance calculations
â”œâ”€â”€ UI updates
â””â”€â”€ Event handling
```

### ğŸ“ Project Structure

```
Silicon Tycoon/
â”œâ”€â”€ index.html                 # Main wafer screen (future)
â”œâ”€â”€ architecture.html          # Die designer screen (current)
â”œâ”€â”€ css/
â”‚   â”œâ”€â”€ style.css             # Global Art Deco theme
â”‚   â””â”€â”€ architecture.css       # Designer-specific styles
â”œâ”€â”€ js/
â”‚   â”œâ”€â”€ constants.js          # Process nodes, densities, power, criteria
â”‚   â”œâ”€â”€ dieLibrary.js         # Die data management + storage
â”‚   â”œâ”€â”€ dieDesigner.js        # PixiJS canvas controller
â”‚   â””â”€â”€ architecture.js       # Main app logic + performance engine
â””â”€â”€ PLANNING.md               # This document
```

### ğŸ”¬ Realistic Simulation Details

#### Transistor Density Research
Based on analysis of 40+ real chips:
- **14nm range**: 14.3-25.0 MTr/mmÂ² (used mid-range 19.7)
- **7nm range**: 52.0-67.0 MTr/mmÂ² (used 60.1)
- **3nm range**: 160-190 MTr/mmÂ² (used 175.0)

#### Component Density Multipliers
- **SRAM (L2/L3 cache)**: 1.3-1.6x (very dense bitcells)
- **Logic (CPU/GPU cores)**: 0.9-1.2x (standard cell libraries)
- **I/O controllers**: 0.6x (wide buses, pad rings)
- **Interconnect**: 0.5x (mostly wiring)
- **Power management**: 0.4x (analog circuits, larger transistors)

#### Power Calculation Evolution
**Previous (broken)**: 41M watts from capacitance formula
**Current (realistic)**: 47W dynamic + 40W leakage = 87W total for typical die

---

## Design Philosophy

1. **Simulation-level realism**: Based on real semiconductor physics and industry data
2. **Educational value**: Players learn about chip design tradeoffs
3. **Strategic depth**: Multiple optimization paths (performance, power, cost)
4. **Visual feedback**: Clear UI showing all metrics and tradeoffs
5. **Incremental complexity**: Start simple, add advanced features

---

## Planned Features - Detailed Design

### ğŸ”§ Navigation Structure

**Updated Tab Order**:
```
Architecture â†’ Wafer â†’ Fab â†’ Binning â†’ Packaging â†’ Market (future)
```

Rationale: Fab comes before binning/packaging since you need to fabricate before you can test and package.

---

### ğŸ“ Wafer Planning Screen

#### Purpose
Plan how dies will be arranged on wafers for fabrication. Create batch plans that can be assigned to fab lines.

#### UI Components

**Main View**:
- Wafer visualization (circular, showing reticle placements)
- Die arrangement grid within reticles
- "New Batch Plan" button (primary action)
- List of existing batch plans (library view)

**Batch Plan Creator Dialog**:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ New Batch Plan                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Select Die Design: [dropdown]      â”‚
â”‚ Wafer Size: â—‹ 200mm â—‹ 300mm        â”‚
â”‚ Reticle Size: [auto from die]      â”‚
â”‚                                     â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚ â”‚   [Wafer Visualization]     â”‚   â”‚
â”‚ â”‚   â—‹ showing reticle shots   â”‚   â”‚
â”‚ â”‚     and die placements      â”‚   â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                     â”‚
â”‚ Dies Per Wafer: 347                â”‚
â”‚ Reticle Shots: 52                  â”‚
â”‚                                     â”‚
â”‚ EXPECTED YIELD (by Maturity):      â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚ â”‚ New Process:    45.2%       â”‚   â”‚
â”‚ â”‚ Early:          62.8%       â”‚   â”‚
â”‚ â”‚ Mature:         78.5%       â”‚   â”‚
â”‚ â”‚ Optimized:      85.3%       â”‚   â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                     â”‚
â”‚ [Cancel]            [Create Plan]  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### Data Model
```javascript
{
  id: "batch_plan_001",
  name: "Ryzen 9000X Batch",
  dieId: "die_12345",
  waferSize: 300,  // mm
  diesPerWafer: 347,
  reticleShots: 52,
  yieldByMaturity: {
    new: 0.452,      // fab just started this node
    early: 0.628,    // < 6 months
    mature: 0.785,   // 6-18 months
    optimized: 0.853 // > 18 months
  },
  createdDate: "...",
  lastModified: "..."
}
```

#### Maturity System
**Process Node Maturity** tracks how long a fab has been using a specific node:
- **New Process** (0-3 months): Lower yields, learning curve
- **Early** (3-6 months): Improving yields, optimization in progress
- **Mature** (6-18 months): Stable yields, well-understood
- **Optimized** (18+ months): Peak yields, fully refined

Yields calculated from base die yield (Murphy's Law) Ã— maturity multiplier:
```javascript
const maturityMultipliers = {
  new: 0.75,      // 75% of base yield
  early: 1.00,    // 100% of base yield
  mature: 1.15,   // 115% of base yield
  optimized: 1.25 // 125% of base yield
};
```

---

### ğŸ­ Fabrication Screen

#### Purpose
Manage fabrication lines, assign batch plans, track wafer production through process stages.

#### Fabrication Line Architecture

**Process Stages** (for modern CMOS):
1. **Oxidation**: Grow silicon dioxide layers
2. **Photolithography**: Pattern transfer using reticle
3. **Etching**: Remove unwanted material
4. **Deposition**: Add metal/dielectric layers
5. **Ion Implantation**: Doping for transistors
6. **CMP** (Chemical Mechanical Polishing): Planarization
7. **Metrology**: Measurement and inspection

Each stage requires specific equipment. Lines are defined by their equipment configuration.

#### Equipment Slot System

**Line Configuration**:
```
Fab Line 1 (7nm Capable)
â”œâ”€â”€ Oxidation
â”‚   â”œâ”€â”€ [Slot 1] Oxidation Furnace A (capacity: 25 wafers)
â”‚   â””â”€â”€ [Slot 2] Oxidation Furnace B (capacity: 25 wafers) [ğŸ”’ Upgradable]
â”œâ”€â”€ Photolithography
â”‚   â”œâ”€â”€ [Slot 1] EUV Scanner (capacity: 1 wafer, cycle: 45s)
â”‚   â””â”€â”€ [Slot 2] Empty [ğŸ”’ Upgradable]
â”œâ”€â”€ Etching
â”‚   â””â”€â”€ [Slot 1] Plasma Etcher (capacity: 1 wafer, cycle: 90s)
â”œâ”€â”€ Deposition
â”‚   â””â”€â”€ [Slot 1] CVD Chamber (capacity: 1 wafer, cycle: 120s)
â”œâ”€â”€ Ion Implantation
â”‚   â””â”€â”€ [Slot 1] Ion Implanter (capacity: 1 wafer, cycle: 60s)
â”œâ”€â”€ CMP
â”‚   â””â”€â”€ [Slot 1] CMP Tool (capacity: 1 wafer, cycle: 180s)
â””â”€â”€ Metrology
    â””â”€â”€ [Slot 1] Inspection System (capacity: 1 wafer, cycle: 30s)
```

**Equipment Rules**:
- Each stage can have multiple slots
- All machines in same stage must be identical (same model)
- Wafers process through stages sequentially
- Multiple wafers can be in line if equipment slots available
- Process node capability determined by equipment (especially litho)

#### Batch Assignment UI

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Assign Batch to Line                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Batch Plan: [Ryzen 9000X Batch â–¼]        â”‚
â”‚ Target Line: [Fab Line 1 (7nm) â–¼]        â”‚
â”‚                                            â”‚
â”‚ Wafer Quantity: [___100___] wafers        â”‚
â”‚                                            â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚ â”‚ TIME ESTIMATES                     â”‚   â”‚
â”‚ â”‚                                    â”‚   â”‚
â”‚ â”‚ Per Wafer Cycle Time: 8.5 min     â”‚   â”‚
â”‚ â”‚ Total Batch Time: ~14.2 hours     â”‚   â”‚
â”‚ â”‚                                    â”‚   â”‚
â”‚ â”‚ By Stage (per wafer):              â”‚   â”‚
â”‚ â”‚  Oxidation:        120s (2 slots)  â”‚   â”‚
â”‚ â”‚  Photolithography:  45s (1 slot)   â”‚   â”‚
â”‚ â”‚  Etching:           90s (1 slot)   â”‚   â”‚
â”‚ â”‚  Deposition:       120s (1 slot)   â”‚   â”‚
â”‚ â”‚  Ion Implant:       60s (1 slot)   â”‚   â”‚
â”‚ â”‚  CMP:              180s (1 slot)   â”‚   â”‚
â”‚ â”‚  Metrology:         30s (1 slot)   â”‚   â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                            â”‚
â”‚ Estimated Cost: $485,000                  â”‚
â”‚ Expected Good Dies: 27,251 (78.5% yield)  â”‚
â”‚                                            â”‚
â”‚ [Cancel]              [Start Production]  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### Wafer Pipeline Visualization

```
Stage          â”‚ Equipment Status
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Oxidation      â”‚ [W95][W96] [W97][W98] [----]
Photolithographyâ”‚ [W94] [----]
Etching        â”‚ [W93]
Deposition     â”‚ [W92]
Ion Implant    â”‚ [W91]
CMP            â”‚ [W90]
Metrology      â”‚ [W89]
               â”‚
Completed: 88 wafers | In Progress: 9 wafers | Queued: 3 wafers
Progress: â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘ 88%
```

#### Data Model
```javascript
// Fabrication Line
{
  id: "fab_line_001",
  name: "Fab Line 1",
  processNode: 7,
  stages: [
    {
      name: "Oxidation",
      slots: [
        { machine: "oxidation_furnace_a", capacity: 25, cycleTime: 120 },
        { machine: "oxidation_furnace_b", capacity: 25, cycleTime: 120 }
      ]
    },
    // ... more stages
  ],
  currentBatch: "batch_run_456",
  maturity: "mature",  // for this process node
  maturityStartDate: "2024-04-15"
}

// Batch Run (active production)
{
  id: "batch_run_456",
  batchPlanId: "batch_plan_001",
  lineId: "fab_line_001",
  waferCount: 100,
  status: "in_progress",
  startTime: "2025-10-24T08:00:00Z",
  estimatedEndTime: "2025-10-24T22:12:00Z",
  wafersCompleted: 88,
  wafersInProgress: 9,
  wafersQueued: 3,
  waferStatuses: [
    { waferId: "W001", currentStage: "metrology", defects: 12 },
    // ... per wafer tracking
  ]
}
```

---

### ğŸ“Š Binning Screen

#### Purpose
Test completed wafers from fab, identify defects, group dies into SKUs based on functional components.

#### Binning Process Flow

**Stages**:
1. **Wafer Test**: Electrical testing of all dies on wafer
2. **Die Sort**: Physical separation of good/bad dies
3. **Component Mapping**: Identify which components failed per die
4. **SKU Assignment**: Group dies with identical working components

#### Component-Specific Defect System

**Defect Probability** = (Component Area / Die Area) Ã— Defect Sensitivity

```javascript
// Example: 120mmÂ² die with 8 CPU cores
const die = {
  area: 120,
  components: [
    { type: 'cpu_core', count: 8, areaEach: 8, totalArea: 64 },
    { type: 'l3_cache', count: 1, areaEach: 24, totalArea: 24 },
    { type: 'mem_ctrl', count: 2, areaEach: 2.6, totalArea: 5.2 },
    // ...
  ]
};

// If die has 3 defects, calculate which components are hit:
for (const defect of defects) {
  const hitProbabilities = components.map(c => ({
    component: c,
    probability: c.totalArea / die.area
  }));
  // Weighted random selection
  // CPU cores: 64/120 = 53.3% chance
  // L3 cache: 24/120 = 20% chance
  // Mem ctrl: 5.2/120 = 4.3% chance
}
```

**Defect Sensitivity** varies by component:
- **CPU/GPU cores**: 1.0x (standard)
- **Cache**: 0.7x (redundant arrays, error correction)
- **Memory controllers**: 1.2x (complex digital logic)
- **I/O**: 1.5x (sensitive analog circuits)
- **Power management**: 1.3x (precision analog)

#### Binning UI

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Binning - Batch Run #456 (Ryzen 9000X)         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Wafers Completed: 100                           â”‚
â”‚ Total Dies: 34,700                              â”‚
â”‚ Tested Dies: 27,251 (78.5% good)                â”‚
â”‚                                                  â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚ â”‚ DETECTED DIE VARIANTS                    â”‚   â”‚
â”‚ â”‚                                          â”‚   â”‚
â”‚ â”‚ âœ“ 8C/16MB/2MC  â†’ 15,234 dies (55.9%)    â”‚ â†’ [Create SKU: Ryzen 9 9800X]
â”‚ â”‚ âš  7C/16MB/2MC  â†’  4,821 dies (17.7%)    â”‚ â†’ [Create SKU: Ryzen 7 9700X]
â”‚ â”‚ âš  6C/14MB/2MC  â†’  3,456 dies (12.7%)    â”‚ â†’ [Create SKU: Ryzen 5 9600X]
â”‚ â”‚ âš  6C/12MB/1MC  â†’  2,103 dies (7.7%)     â”‚ â†’ [Create SKU: Ryzen 5 9500]
â”‚ â”‚ âš  4C/8MB/1MC   â†’  1,637 dies (6.0%)     â”‚ â†’ [Create SKU: Ryzen 3 9300]
â”‚ â”‚                                          â”‚   â”‚
â”‚ â”‚ Legend: C=Cores, MB=L3 Cache, MC=Memory Controllers
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                  â”‚
â”‚ [View Defect Map]  [Export to Packaging]       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Binning Line Configuration** (similar to Fab):
```
Binning Line 1
â”œâ”€â”€ Wafer Test
â”‚   â””â”€â”€ [Slot 1] Automated Test Equipment (ATE) - 1 wafer, 45min
â”œâ”€â”€ Die Sort
â”‚   â””â”€â”€ [Slot 1] Die Sorter - 1 wafer, 15min
â”œâ”€â”€ Component Mapping
â”‚   â””â”€â”€ [Slot 1] Failure Analysis System - 1 wafer, 30min
â””â”€â”€ Inking/Marking
    â””â”€â”€ [Slot 1] Laser Marker - 1 wafer, 5min
```

#### Data Model
```javascript
// Binned SKU Group
{
  id: "sku_group_001",
  batchRunId: "batch_run_456",
  componentSignature: {
    cpu_core: 8,        // working cores
    cpu_core_total: 8,  // original design
    l3_cache: 16,       // MB working
    l3_cache_total: 16,
    mem_ctrl: 2,
    mem_ctrl_total: 2,
    // ... other components
  },
  dieCount: 15234,
  qualityGrade: "A",  // A = perfect, B = minor defects, C = salvage
  avgClockCapability: 4.8,  // GHz - defects can reduce max clocks
  avgLeakage: 42,     // W - some variation

  // SKU assignment (done in binning)
  skuName: null,  // assigned by user
  targetProduct: null  // linked during packaging
}
```

---

### ğŸ“¦ Packaging Screen

#### Purpose
Design product packages, configure socket/substrate/chiplet designs, assign marketing names, run packaging lines.

#### Product Hierarchy System

**7-Tier Naming Structure**:
```
Type â†’ Family â†’ Line â†’ Generation â†’ Model â†’ Variant â†’ Signifier

Examples:
CPU â†’ Core â†’ Core i â†’ 14 â†’ i9-14900 â†’ K â†’ S
CPU â†’ Ryzen â†’ Ryzen 9 â†’ 9000 â†’ 9950 â†’ X â†’ 3D
GPU â†’ Radeon â†’ RX â†’ 7000 â†’ 7900 â†’ XTX â†’ null
```

**Type**: CPU, GPU, FPGA, RAM, NPU, APU, SoC
**Family**: Brand line (Core, Ryzen, Radeon, GeForce, etc.)
**Line**: Sub-family (Core i, Ryzen 9, RX, RTX, etc.)
**Generation**: Number or year (14, 9000, 7000, 4000)
**Model**: Specific model number (i9-14900, 7900, 4090)
**Variant**: Performance tier (X, XT, K, F, etc.)
**Signifier**: Special features (3D, Ti, HX, HS, U, etc.)

#### Package Configuration

**Configuration Slots**:
1. **Pads/Contacts**: Pin count, layout (LGA, PGA, BGA)
2. **Substrate**: PCB with traces, power planes, chiplet interconnect
3. **Die(s)**: Single die or multi-die chiplet design
4. **Heat Spreader**: IHS material and design

**Chiplet System**:
- Unlocked after reaching certain tech level
- Requires interconnect component on dies (UCIe, Infinity Fabric, EMIB, etc.)
- Can combine different dies (CPU + GPU, CPU + I/O die, etc.)
- Substrate contains chiplet-to-chiplet interconnect traces

#### Packaging UI - Product Creator

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Create New Product                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ PRODUCT NAMING                                  â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚ â”‚ Type:       [CPU â–¼]                      â”‚   â”‚
â”‚ â”‚ Family:     [Ryzen____________]          â”‚   â”‚
â”‚ â”‚ Line:       [Ryzen 9__________]          â”‚   â”‚
â”‚ â”‚ Generation: [9000_____________]          â”‚   â”‚
â”‚ â”‚ Model:      [9800_____________]          â”‚   â”‚
â”‚ â”‚ Variant:    [X________________]          â”‚   â”‚
â”‚ â”‚ Signifier:  [_________________]          â”‚   â”‚
â”‚ â”‚                                          â”‚   â”‚
â”‚ â”‚ Full Name: AMD Ryzen 9 9800X            â”‚   â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                  â”‚
â”‚ PACKAGE CONFIGURATION                           â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚ â”‚ Socket: [AM5 â–¼]  (Unlocked: âœ“)          â”‚   â”‚
â”‚ â”‚ Package: â—‹ Single Die  â— Chiplet        â”‚   â”‚
â”‚ â”‚                                          â”‚   â”‚
â”‚ â”‚ â”Œâ”€ Chiplet Configuration â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚   â”‚
â”‚ â”‚ â”‚                                  â”‚    â”‚   â”‚
â”‚ â”‚ â”‚  [CCD 1: 8C Zen 5 â–¼]           â”‚    â”‚   â”‚
â”‚ â”‚ â”‚  [CCD 2: Empty     â–¼]           â”‚    â”‚   â”‚
â”‚ â”‚ â”‚  [I/O Die: AM5 IOD â–¼]           â”‚    â”‚   â”‚
â”‚ â”‚ â”‚  Interconnect: Infinity Fabric  â”‚    â”‚   â”‚
â”‚ â”‚ â”‚                                  â”‚    â”‚   â”‚
â”‚ â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚   â”‚
â”‚ â”‚                                          â”‚   â”‚
â”‚ â”‚ Substrate: [Organic (AM5) â–¼]            â”‚   â”‚
â”‚ â”‚ Pads: 1718 pins (LGA)                   â”‚   â”‚
â”‚ â”‚ Heat Spreader: [Nickel-Plated Copper â–¼] â”‚   â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                  â”‚
â”‚ SOURCE DIE SKU                                  â”‚
â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚ â”‚ Binned SKU: [8C/16MB/2MC (15,234) â–¼]    â”‚   â”‚
â”‚ â”‚ Reserved: [___5000___] dies              â”‚   â”‚
â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                  â”‚
â”‚ [Cancel]                    [Create Product]   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### Packaging Line Configuration

```
Packaging Line 1
â”œâ”€â”€ Die Attach
â”‚   â””â”€â”€ [Slot 1] Die Bonder - 1 die, 15s
â”œâ”€â”€ Wire Bonding (if not flip-chip)
â”‚   â””â”€â”€ [Slot 1] Wire Bonder - 1 die, 45s
â”œâ”€â”€ Substrate Attach
â”‚   â””â”€â”€ [Slot 1] Substrate Mounter - 1 package, 30s
â”œâ”€â”€ Underfill/Encapsulation
â”‚   â””â”€â”€ [Slot 1] Dispenser - 1 package, 60s
â”œâ”€â”€ IHS Attach
â”‚   â””â”€â”€ [Slot 1] TIM Application + IHS Press - 1 package, 20s
â”œâ”€â”€ Cure/Bake
â”‚   â””â”€â”€ [Slot 1] Thermal Oven - 25 packages, 2hr
â””â”€â”€ Final Test
    â””â”€â”€ [Slot 1] Package Tester - 1 package, 5min
```

#### Data Model
```javascript
// Product Definition
{
  id: "product_001",
  naming: {
    type: "CPU",
    family: "Ryzen",
    line: "Ryzen 9",
    generation: "9000",
    model: "9800",
    variant: "X",
    signifier: null,
    fullName: "AMD Ryzen 9 9800X"
  },

  package: {
    socket: "AM5",
    type: "chiplet",  // or "monolithic"
    dies: [
      { type: "CCD", skuGroupId: "sku_group_001", count: 1 },
      { type: "IOD", dieId: "am5_iod_v1", count: 1 }
    ],
    interconnect: "infinity_fabric",
    substrate: "organic_am5",
    pinCount: 1718,
    pinType: "LGA",
    heatSpreader: "nickel_copper"
  },

  sourceSkuGroup: "sku_group_001",
  diesReserved: 5000,
  unitsProduced: 0,

  performance: {
    // Inherited from die + modified by binning
    coreCount: 8,
    threadCount: 16,
    baseClockGHz: 4.2,
    boostClockGHz: 5.4,
    tdp: 120,
    l3CacheMB: 16
  }
}

// Packaging Run
{
  id: "pkg_run_001",
  productId: "product_001",
  lineId: "pkg_line_001",
  quantityTarget: 5000,
  quantityCompleted: 3847,
  status: "in_progress",
  startTime: "...",
  estimatedEndTime: "..."
}
```

---

## Implementation Roadmap

### Phase 1: Wafer Planning (Next)
- [ ] Update navigation order (Fab before Binning/Packaging)
- [ ] Create wafer planner UI and visualization
- [ ] Implement batch plan data model
- [ ] Add maturity system for process nodes
- [ ] Calculate dies per wafer from reticle layout
- [ ] Show yield estimates by maturity level

### Phase 2: Fabrication
- [ ] Design fab line equipment slot system
- [ ] Create process stage definitions
- [ ] Build batch assignment UI
- [ ] Implement wafer pipeline simulation
- [ ] Add time estimation per stage
- [ ] Track maturity progression over time
- [ ] Visualize line utilization

### Phase 3: Binning
- [ ] Implement component-specific defect system
- [ ] Build binning line stages
- [ ] Create SKU grouping algorithm
- [ ] Design binning UI for variant detection
- [ ] Add defect map visualization
- [ ] Calculate performance degradation from defects

### Phase 4: Packaging
- [ ] Build product naming hierarchy system
- [ ] Create package configuration UI
- [ ] Implement chiplet system
- [ ] Add socket/substrate database
- [ ] Build packaging line simulation
- [ ] Design product library

### Phase 5: Integration & Polish
- [ ] Connect all phases data flow
- [ ] Add economics (costs, pricing)
- [ ] Implement time progression system
- [ ] Add save/load game state
- [ ] Tutorial and help system
- [ ] Performance optimization

---

**Last Updated**: 2025-10-24
**Version**: v19 (cache version in architecture.html)
