<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-npi-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-npi-defs.h</h1><a href="cvmx-npi-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-npi-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon npi.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_NPI_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_NPI_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a><a class="code" href="cvmx-npi-defs_8h.html#af09d5a5257daeb58d493e74834658900">00055</a> <span class="preprocessor">#define CVMX_NPI_BASE_ADDR_INPUT0 CVMX_NPI_BASE_ADDR_INPUTX(0)</span>
<a name="l00056"></a><a class="code" href="cvmx-npi-defs_8h.html#a3608278132455b0b8603496734dc22ba">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BASE_ADDR_INPUT1 CVMX_NPI_BASE_ADDR_INPUTX(1)</span>
<a name="l00057"></a><a class="code" href="cvmx-npi-defs_8h.html#aea1f0f384da4f77312908977f4e2423e">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BASE_ADDR_INPUT2 CVMX_NPI_BASE_ADDR_INPUTX(2)</span>
<a name="l00058"></a><a class="code" href="cvmx-npi-defs_8h.html#aa5528d3a6b119c0f7b7fa8ab2af76cac">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BASE_ADDR_INPUT3 CVMX_NPI_BASE_ADDR_INPUTX(3)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npi-defs_8h.html#a5d004a406a8b4a22a7352269fc9a0baa">CVMX_NPI_BASE_ADDR_INPUTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00061"></a>00061 {
<a name="l00062"></a>00062     <span class="keywordflow">if</span> (!(
<a name="l00063"></a>00063           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00064"></a>00064           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00065"></a>00065           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00066"></a>00066           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00067"></a>00067           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00068"></a>00068         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_BASE_ADDR_INPUTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00069"></a>00069     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000070ull) + ((offset) &amp; 3) * 16;
<a name="l00070"></a>00070 }
<a name="l00071"></a>00071 <span class="preprocessor">#else</span>
<a name="l00072"></a><a class="code" href="cvmx-npi-defs_8h.html#a5d004a406a8b4a22a7352269fc9a0baa">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BASE_ADDR_INPUTX(offset) (CVMX_ADD_IO_SEG(0x00011F0000000070ull) + ((offset) &amp; 3) * 16)</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00074"></a><a class="code" href="cvmx-npi-defs_8h.html#ae55626494747534b09d4f32d8b14ad15">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BASE_ADDR_OUTPUT0 CVMX_NPI_BASE_ADDR_OUTPUTX(0)</span>
<a name="l00075"></a><a class="code" href="cvmx-npi-defs_8h.html#a43b13663d3d9f864f7efbf9307a07f1f">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BASE_ADDR_OUTPUT1 CVMX_NPI_BASE_ADDR_OUTPUTX(1)</span>
<a name="l00076"></a><a class="code" href="cvmx-npi-defs_8h.html#aca1a91cf50539245a290ecc516975f8d">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BASE_ADDR_OUTPUT2 CVMX_NPI_BASE_ADDR_OUTPUTX(2)</span>
<a name="l00077"></a><a class="code" href="cvmx-npi-defs_8h.html#a93d1427e15b483ec1d1fd4788135a8ad">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BASE_ADDR_OUTPUT3 CVMX_NPI_BASE_ADDR_OUTPUTX(3)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npi-defs_8h.html#ad83e468456445b3072189c16d54bff6a">CVMX_NPI_BASE_ADDR_OUTPUTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(
<a name="l00082"></a>00082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00083"></a>00083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00084"></a>00084           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00085"></a>00085           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00086"></a>00086           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00087"></a>00087         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_BASE_ADDR_OUTPUTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00088"></a>00088     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000000B8ull) + ((offset) &amp; 3) * 8;
<a name="l00089"></a>00089 }
<a name="l00090"></a>00090 <span class="preprocessor">#else</span>
<a name="l00091"></a><a class="code" href="cvmx-npi-defs_8h.html#ad83e468456445b3072189c16d54bff6a">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BASE_ADDR_OUTPUTX(offset) (CVMX_ADD_IO_SEG(0x00011F00000000B8ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BIST_STATUS CVMX_NPI_BIST_STATUS_FUNC()</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00096"></a>00096 {
<a name="l00097"></a>00097     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00098"></a>00098         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00099"></a>00099     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000003F8ull);
<a name="l00100"></a>00100 }
<a name="l00101"></a>00101 <span class="preprocessor">#else</span>
<a name="l00102"></a><a class="code" href="cvmx-npi-defs_8h.html#aaf48fbdd845dc13e91a22388f68d4b8f">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BIST_STATUS (CVMX_ADD_IO_SEG(0x00011F00000003F8ull))</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00104"></a><a class="code" href="cvmx-npi-defs_8h.html#ad8f5abe91cbfa3e4c2bc65e1c8d78492">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BUFF_SIZE_OUTPUT0 CVMX_NPI_BUFF_SIZE_OUTPUTX(0)</span>
<a name="l00105"></a><a class="code" href="cvmx-npi-defs_8h.html#a47f91494dc3a853c9eb263ccb5e73c74">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BUFF_SIZE_OUTPUT1 CVMX_NPI_BUFF_SIZE_OUTPUTX(1)</span>
<a name="l00106"></a><a class="code" href="cvmx-npi-defs_8h.html#a3eccfdecc62c3dd56f506f58ef13a03a">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BUFF_SIZE_OUTPUT2 CVMX_NPI_BUFF_SIZE_OUTPUTX(2)</span>
<a name="l00107"></a><a class="code" href="cvmx-npi-defs_8h.html#acfacc7fb4f5a3bb9fcebea369a766558">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BUFF_SIZE_OUTPUT3 CVMX_NPI_BUFF_SIZE_OUTPUTX(3)</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npi-defs_8h.html#acc4b7ae3b92c028d459c2314096e0081">CVMX_NPI_BUFF_SIZE_OUTPUTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00110"></a>00110 {
<a name="l00111"></a>00111     <span class="keywordflow">if</span> (!(
<a name="l00112"></a>00112           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00113"></a>00113           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00115"></a>00115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00116"></a>00116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00117"></a>00117         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_BUFF_SIZE_OUTPUTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00118"></a>00118     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000000E0ull) + ((offset) &amp; 3) * 8;
<a name="l00119"></a>00119 }
<a name="l00120"></a>00120 <span class="preprocessor">#else</span>
<a name="l00121"></a><a class="code" href="cvmx-npi-defs_8h.html#acc4b7ae3b92c028d459c2314096e0081">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_BUFF_SIZE_OUTPUTX(offset) (CVMX_ADD_IO_SEG(0x00011F00000000E0ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_COMP_CTL CVMX_NPI_COMP_CTL_FUNC()</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_COMP_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00126"></a>00126 {
<a name="l00127"></a>00127     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00128"></a>00128         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_COMP_CTL not supported on this chip\n&quot;</span>);
<a name="l00129"></a>00129     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000218ull);
<a name="l00130"></a>00130 }
<a name="l00131"></a>00131 <span class="preprocessor">#else</span>
<a name="l00132"></a><a class="code" href="cvmx-npi-defs_8h.html#aca59d59b7e783adfca7211c4651d1e04">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_COMP_CTL (CVMX_ADD_IO_SEG(0x00011F0000000218ull))</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_CTL_STATUS CVMX_NPI_CTL_STATUS_FUNC()</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_CTL_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00137"></a>00137 {
<a name="l00138"></a>00138     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00139"></a>00139         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_CTL_STATUS not supported on this chip\n&quot;</span>);
<a name="l00140"></a>00140     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000010ull);
<a name="l00141"></a>00141 }
<a name="l00142"></a>00142 <span class="preprocessor">#else</span>
<a name="l00143"></a><a class="code" href="cvmx-npi-defs_8h.html#a44dca6a00446e553d2d4e89f13b34818">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_CTL_STATUS (CVMX_ADD_IO_SEG(0x00011F0000000010ull))</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DBG_SELECT CVMX_NPI_DBG_SELECT_FUNC()</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_DBG_SELECT_FUNC(<span class="keywordtype">void</span>)
<a name="l00148"></a>00148 {
<a name="l00149"></a>00149     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00150"></a>00150         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_DBG_SELECT not supported on this chip\n&quot;</span>);
<a name="l00151"></a>00151     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000008ull);
<a name="l00152"></a>00152 }
<a name="l00153"></a>00153 <span class="preprocessor">#else</span>
<a name="l00154"></a><a class="code" href="cvmx-npi-defs_8h.html#ad7229b721f1a46c2c54e76de56ff34d2">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DBG_SELECT (CVMX_ADD_IO_SEG(0x00011F0000000008ull))</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DMA_CONTROL CVMX_NPI_DMA_CONTROL_FUNC()</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_DMA_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00159"></a>00159 {
<a name="l00160"></a>00160     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00161"></a>00161         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_DMA_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00162"></a>00162     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000128ull);
<a name="l00163"></a>00163 }
<a name="l00164"></a>00164 <span class="preprocessor">#else</span>
<a name="l00165"></a><a class="code" href="cvmx-npi-defs_8h.html#a240b59cf1edf748fc2e63324190aa9e2">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DMA_CONTROL (CVMX_ADD_IO_SEG(0x00011F0000000128ull))</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DMA_HIGHP_COUNTS CVMX_NPI_DMA_HIGHP_COUNTS_FUNC()</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_DMA_HIGHP_COUNTS_FUNC(<span class="keywordtype">void</span>)
<a name="l00170"></a>00170 {
<a name="l00171"></a>00171     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00172"></a>00172         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_DMA_HIGHP_COUNTS not supported on this chip\n&quot;</span>);
<a name="l00173"></a>00173     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000148ull);
<a name="l00174"></a>00174 }
<a name="l00175"></a>00175 <span class="preprocessor">#else</span>
<a name="l00176"></a><a class="code" href="cvmx-npi-defs_8h.html#a22e50a0344f3fadc83b532e04d22d272">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DMA_HIGHP_COUNTS (CVMX_ADD_IO_SEG(0x00011F0000000148ull))</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DMA_HIGHP_NADDR CVMX_NPI_DMA_HIGHP_NADDR_FUNC()</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_DMA_HIGHP_NADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00181"></a>00181 {
<a name="l00182"></a>00182     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00183"></a>00183         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_DMA_HIGHP_NADDR not supported on this chip\n&quot;</span>);
<a name="l00184"></a>00184     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000158ull);
<a name="l00185"></a>00185 }
<a name="l00186"></a>00186 <span class="preprocessor">#else</span>
<a name="l00187"></a><a class="code" href="cvmx-npi-defs_8h.html#aac6715dfc1a777cd3cf23a7f076ed75a">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DMA_HIGHP_NADDR (CVMX_ADD_IO_SEG(0x00011F0000000158ull))</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DMA_LOWP_COUNTS CVMX_NPI_DMA_LOWP_COUNTS_FUNC()</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_DMA_LOWP_COUNTS_FUNC(<span class="keywordtype">void</span>)
<a name="l00192"></a>00192 {
<a name="l00193"></a>00193     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00194"></a>00194         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_DMA_LOWP_COUNTS not supported on this chip\n&quot;</span>);
<a name="l00195"></a>00195     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000140ull);
<a name="l00196"></a>00196 }
<a name="l00197"></a>00197 <span class="preprocessor">#else</span>
<a name="l00198"></a><a class="code" href="cvmx-npi-defs_8h.html#a7b18d82587b9c5dcd9bff39fad59bb98">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DMA_LOWP_COUNTS (CVMX_ADD_IO_SEG(0x00011F0000000140ull))</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DMA_LOWP_NADDR CVMX_NPI_DMA_LOWP_NADDR_FUNC()</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_DMA_LOWP_NADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00203"></a>00203 {
<a name="l00204"></a>00204     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00205"></a>00205         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_DMA_LOWP_NADDR not supported on this chip\n&quot;</span>);
<a name="l00206"></a>00206     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000150ull);
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 <span class="preprocessor">#else</span>
<a name="l00209"></a><a class="code" href="cvmx-npi-defs_8h.html#a1eec05ec8db206686a0133cfff07b435">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_DMA_LOWP_NADDR (CVMX_ADD_IO_SEG(0x00011F0000000150ull))</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_HIGHP_DBELL CVMX_NPI_HIGHP_DBELL_FUNC()</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_HIGHP_DBELL_FUNC(<span class="keywordtype">void</span>)
<a name="l00214"></a>00214 {
<a name="l00215"></a>00215     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00216"></a>00216         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_HIGHP_DBELL not supported on this chip\n&quot;</span>);
<a name="l00217"></a>00217     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000120ull);
<a name="l00218"></a>00218 }
<a name="l00219"></a>00219 <span class="preprocessor">#else</span>
<a name="l00220"></a><a class="code" href="cvmx-npi-defs_8h.html#a624acf3b6e3d82d34e0c9b7b0b02941f">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_HIGHP_DBELL (CVMX_ADD_IO_SEG(0x00011F0000000120ull))</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_HIGHP_IBUFF_SADDR CVMX_NPI_HIGHP_IBUFF_SADDR_FUNC()</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_HIGHP_IBUFF_SADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00225"></a>00225 {
<a name="l00226"></a>00226     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00227"></a>00227         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_HIGHP_IBUFF_SADDR not supported on this chip\n&quot;</span>);
<a name="l00228"></a>00228     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000110ull);
<a name="l00229"></a>00229 }
<a name="l00230"></a>00230 <span class="preprocessor">#else</span>
<a name="l00231"></a><a class="code" href="cvmx-npi-defs_8h.html#ac261177752351c03269bb6cea2e08350">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_HIGHP_IBUFF_SADDR (CVMX_ADD_IO_SEG(0x00011F0000000110ull))</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_INPUT_CONTROL CVMX_NPI_INPUT_CONTROL_FUNC()</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_INPUT_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00236"></a>00236 {
<a name="l00237"></a>00237     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00238"></a>00238         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_INPUT_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00239"></a>00239     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000138ull);
<a name="l00240"></a>00240 }
<a name="l00241"></a>00241 <span class="preprocessor">#else</span>
<a name="l00242"></a><a class="code" href="cvmx-npi-defs_8h.html#ac07f1fc711961309290e652741078a0a">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_INPUT_CONTROL (CVMX_ADD_IO_SEG(0x00011F0000000138ull))</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_INT_ENB CVMX_NPI_INT_ENB_FUNC()</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_INT_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l00247"></a>00247 {
<a name="l00248"></a>00248     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00249"></a>00249         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_INT_ENB not supported on this chip\n&quot;</span>);
<a name="l00250"></a>00250     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000020ull);
<a name="l00251"></a>00251 }
<a name="l00252"></a>00252 <span class="preprocessor">#else</span>
<a name="l00253"></a><a class="code" href="cvmx-npi-defs_8h.html#a3a79efb4b47794cbb76fd87369107c32">00253</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_INT_ENB (CVMX_ADD_IO_SEG(0x00011F0000000020ull))</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_INT_SUM CVMX_NPI_INT_SUM_FUNC()</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_INT_SUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00258"></a>00258 {
<a name="l00259"></a>00259     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00260"></a>00260         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_INT_SUM not supported on this chip\n&quot;</span>);
<a name="l00261"></a>00261     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000018ull);
<a name="l00262"></a>00262 }
<a name="l00263"></a>00263 <span class="preprocessor">#else</span>
<a name="l00264"></a><a class="code" href="cvmx-npi-defs_8h.html#a06a69e5339bc17d39629d6bc76729fae">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_INT_SUM (CVMX_ADD_IO_SEG(0x00011F0000000018ull))</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_LOWP_DBELL CVMX_NPI_LOWP_DBELL_FUNC()</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_LOWP_DBELL_FUNC(<span class="keywordtype">void</span>)
<a name="l00269"></a>00269 {
<a name="l00270"></a>00270     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00271"></a>00271         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_LOWP_DBELL not supported on this chip\n&quot;</span>);
<a name="l00272"></a>00272     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000118ull);
<a name="l00273"></a>00273 }
<a name="l00274"></a>00274 <span class="preprocessor">#else</span>
<a name="l00275"></a><a class="code" href="cvmx-npi-defs_8h.html#a420651a2669235459e39616db83e920a">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_LOWP_DBELL (CVMX_ADD_IO_SEG(0x00011F0000000118ull))</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_LOWP_IBUFF_SADDR CVMX_NPI_LOWP_IBUFF_SADDR_FUNC()</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_LOWP_IBUFF_SADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00280"></a>00280 {
<a name="l00281"></a>00281     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00282"></a>00282         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_LOWP_IBUFF_SADDR not supported on this chip\n&quot;</span>);
<a name="l00283"></a>00283     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000108ull);
<a name="l00284"></a>00284 }
<a name="l00285"></a>00285 <span class="preprocessor">#else</span>
<a name="l00286"></a><a class="code" href="cvmx-npi-defs_8h.html#abc774cfe00bfabcfaefd78fb4a34833e">00286</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_LOWP_IBUFF_SADDR (CVMX_ADD_IO_SEG(0x00011F0000000108ull))</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00288"></a><a class="code" href="cvmx-npi-defs_8h.html#a34aecee4d61bef3a4ad64396bfc0619e">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_MEM_ACCESS_SUBID3 CVMX_NPI_MEM_ACCESS_SUBIDX(3)</span>
<a name="l00289"></a><a class="code" href="cvmx-npi-defs_8h.html#ab7e7a5b214b3e6c783666923be25024f">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_MEM_ACCESS_SUBID4 CVMX_NPI_MEM_ACCESS_SUBIDX(4)</span>
<a name="l00290"></a><a class="code" href="cvmx-npi-defs_8h.html#a8f0f0ba6b1f1b6619a698201b0ff8eb3">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_MEM_ACCESS_SUBID5 CVMX_NPI_MEM_ACCESS_SUBIDX(5)</span>
<a name="l00291"></a><a class="code" href="cvmx-npi-defs_8h.html#a0e87a1021b91da834e0dba15e74531cf">00291</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_MEM_ACCESS_SUBID6 CVMX_NPI_MEM_ACCESS_SUBIDX(6)</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npi-defs_8h.html#a8c1196b4116d17b8aba3d32565c0bd6d">CVMX_NPI_MEM_ACCESS_SUBIDX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00294"></a>00294 {
<a name="l00295"></a>00295     <span class="keywordflow">if</span> (!(
<a name="l00296"></a>00296           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; (((offset &gt;= 3) &amp;&amp; (offset &lt;= 6)))) ||
<a name="l00297"></a>00297           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; (((offset &gt;= 3) &amp;&amp; (offset &lt;= 6)))) ||
<a name="l00298"></a>00298           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; (((offset &gt;= 3) &amp;&amp; (offset &lt;= 6)))) ||
<a name="l00299"></a>00299           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; (((offset &gt;= 3) &amp;&amp; (offset &lt;= 6)))) ||
<a name="l00300"></a>00300           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; (((offset &gt;= 3) &amp;&amp; (offset &lt;= 6))))))
<a name="l00301"></a>00301         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_MEM_ACCESS_SUBIDX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00302"></a>00302     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000028ull) + ((offset) &amp; 7) * 8 - 8*3;
<a name="l00303"></a>00303 }
<a name="l00304"></a>00304 <span class="preprocessor">#else</span>
<a name="l00305"></a><a class="code" href="cvmx-npi-defs_8h.html#a8c1196b4116d17b8aba3d32565c0bd6d">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_MEM_ACCESS_SUBIDX(offset) (CVMX_ADD_IO_SEG(0x00011F0000000028ull) + ((offset) &amp; 7) * 8 - 8*3)</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_MSI_RCV CVMX_NPI_MSI_RCV_FUNC()</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_MSI_RCV_FUNC(<span class="keywordtype">void</span>)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00312"></a>00312         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_MSI_RCV not supported on this chip\n&quot;</span>);
<a name="l00313"></a>00313     <span class="keywordflow">return</span> 0x0000000000000190ull;
<a name="l00314"></a>00314 }
<a name="l00315"></a>00315 <span class="preprocessor">#else</span>
<a name="l00316"></a><a class="code" href="cvmx-npi-defs_8h.html#a25f94b28cf5cb87db6a93b9305ed3a15">00316</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_MSI_RCV (0x0000000000000190ull)</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_NPI_MSI_RCV CVMX_NPI_NPI_MSI_RCV_FUNC()</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_NPI_MSI_RCV_FUNC(<span class="keywordtype">void</span>)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00323"></a>00323         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_NPI_MSI_RCV not supported on this chip\n&quot;</span>);
<a name="l00324"></a>00324     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001190ull);
<a name="l00325"></a>00325 }
<a name="l00326"></a>00326 <span class="preprocessor">#else</span>
<a name="l00327"></a><a class="code" href="cvmx-npi-defs_8h.html#aec27e310414107b822d6f045a6e1c022">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_NPI_MSI_RCV (CVMX_ADD_IO_SEG(0x00011F0000001190ull))</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00329"></a><a class="code" href="cvmx-npi-defs_8h.html#a26fb00d80338371ec01db419b10afe8d">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_NUM_DESC_OUTPUT0 CVMX_NPI_NUM_DESC_OUTPUTX(0)</span>
<a name="l00330"></a><a class="code" href="cvmx-npi-defs_8h.html#a9ef26e4516248e8b5e9f8c6ba188a245">00330</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_NUM_DESC_OUTPUT1 CVMX_NPI_NUM_DESC_OUTPUTX(1)</span>
<a name="l00331"></a><a class="code" href="cvmx-npi-defs_8h.html#a369100ee63f3475bcf1ba74dcd0bbc3e">00331</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_NUM_DESC_OUTPUT2 CVMX_NPI_NUM_DESC_OUTPUTX(2)</span>
<a name="l00332"></a><a class="code" href="cvmx-npi-defs_8h.html#a0f9f560529367ba9d1eec9544bb1f75f">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_NUM_DESC_OUTPUT3 CVMX_NPI_NUM_DESC_OUTPUTX(3)</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npi-defs_8h.html#aae7d0b8825810bfe950ef3626522eb7a">CVMX_NPI_NUM_DESC_OUTPUTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00335"></a>00335 {
<a name="l00336"></a>00336     <span class="keywordflow">if</span> (!(
<a name="l00337"></a>00337           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00338"></a>00338           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00339"></a>00339           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00340"></a>00340           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00341"></a>00341           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00342"></a>00342         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_NUM_DESC_OUTPUTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00343"></a>00343     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000050ull) + ((offset) &amp; 3) * 8;
<a name="l00344"></a>00344 }
<a name="l00345"></a>00345 <span class="preprocessor">#else</span>
<a name="l00346"></a><a class="code" href="cvmx-npi-defs_8h.html#aae7d0b8825810bfe950ef3626522eb7a">00346</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_NUM_DESC_OUTPUTX(offset) (CVMX_ADD_IO_SEG(0x00011F0000000050ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_OUTPUT_CONTROL CVMX_NPI_OUTPUT_CONTROL_FUNC()</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_OUTPUT_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00351"></a>00351 {
<a name="l00352"></a>00352     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00353"></a>00353         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_OUTPUT_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00354"></a>00354     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000100ull);
<a name="l00355"></a>00355 }
<a name="l00356"></a>00356 <span class="preprocessor">#else</span>
<a name="l00357"></a><a class="code" href="cvmx-npi-defs_8h.html#adb8fe13a5505e00b9b740d191915b8d3">00357</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_OUTPUT_CONTROL (CVMX_ADD_IO_SEG(0x00011F0000000100ull))</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00359"></a><a class="code" href="cvmx-npi-defs_8h.html#a3efbb3487836960665d5aa0e6b07bfb6">00359</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P0_DBPAIR_ADDR CVMX_NPI_PX_DBPAIR_ADDR(0)</span>
<a name="l00360"></a><a class="code" href="cvmx-npi-defs_8h.html#a97760b022b78f058a4e8be2d49b5c596">00360</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P0_INSTR_ADDR CVMX_NPI_PX_INSTR_ADDR(0)</span>
<a name="l00361"></a><a class="code" href="cvmx-npi-defs_8h.html#a5ec85a7060e5c645ff0b70051fe040ae">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P0_INSTR_CNTS CVMX_NPI_PX_INSTR_CNTS(0)</span>
<a name="l00362"></a><a class="code" href="cvmx-npi-defs_8h.html#a0d552242284b74d96673db0c520b9a69">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P0_PAIR_CNTS CVMX_NPI_PX_PAIR_CNTS(0)</span>
<a name="l00363"></a><a class="code" href="cvmx-npi-defs_8h.html#a77407ef031c335e88e23d70cd8bb2027">00363</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P1_DBPAIR_ADDR CVMX_NPI_PX_DBPAIR_ADDR(1)</span>
<a name="l00364"></a><a class="code" href="cvmx-npi-defs_8h.html#acb1612455a0ea9522b79b32534dc3711">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P1_INSTR_ADDR CVMX_NPI_PX_INSTR_ADDR(1)</span>
<a name="l00365"></a><a class="code" href="cvmx-npi-defs_8h.html#a0fe13e24c507e45216a4b1901b609f78">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P1_INSTR_CNTS CVMX_NPI_PX_INSTR_CNTS(1)</span>
<a name="l00366"></a><a class="code" href="cvmx-npi-defs_8h.html#abc2fda93111d124d394429448094a661">00366</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P1_PAIR_CNTS CVMX_NPI_PX_PAIR_CNTS(1)</span>
<a name="l00367"></a><a class="code" href="cvmx-npi-defs_8h.html#a14b58b54c8f07c3cfbedda56492b7d1b">00367</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P2_DBPAIR_ADDR CVMX_NPI_PX_DBPAIR_ADDR(2)</span>
<a name="l00368"></a><a class="code" href="cvmx-npi-defs_8h.html#a73ef400c936a7fb16f16d4d93ff023aa">00368</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P2_INSTR_ADDR CVMX_NPI_PX_INSTR_ADDR(2)</span>
<a name="l00369"></a><a class="code" href="cvmx-npi-defs_8h.html#a2bcb6c97034562cbe88a1f1edbe8cab0">00369</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P2_INSTR_CNTS CVMX_NPI_PX_INSTR_CNTS(2)</span>
<a name="l00370"></a><a class="code" href="cvmx-npi-defs_8h.html#ac1d6662e040697898612d8c6a270bdd0">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P2_PAIR_CNTS CVMX_NPI_PX_PAIR_CNTS(2)</span>
<a name="l00371"></a><a class="code" href="cvmx-npi-defs_8h.html#a8ee6f4f2ee63f468450936c0dfca4e76">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P3_DBPAIR_ADDR CVMX_NPI_PX_DBPAIR_ADDR(3)</span>
<a name="l00372"></a><a class="code" href="cvmx-npi-defs_8h.html#ac948504e82a7f0c799bf1d3a1a500475">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P3_INSTR_ADDR CVMX_NPI_PX_INSTR_ADDR(3)</span>
<a name="l00373"></a><a class="code" href="cvmx-npi-defs_8h.html#a1b18d1360cfeb80882e7c827c2d88d69">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P3_INSTR_CNTS CVMX_NPI_PX_INSTR_CNTS(3)</span>
<a name="l00374"></a><a class="code" href="cvmx-npi-defs_8h.html#a6a7ca5cd90362fcdfd5e60e2d85e80f3">00374</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_P3_PAIR_CNTS CVMX_NPI_PX_PAIR_CNTS(3)</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npi-defs_8h.html#a8baea641cd00508b745c7e196c63d42a">CVMX_NPI_PCI_BAR1_INDEXX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00377"></a>00377 {
<a name="l00378"></a>00378     <span class="keywordflow">if</span> (!(
<a name="l00379"></a>00379           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00380"></a>00380           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00381"></a>00381           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00382"></a>00382           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00383"></a>00383           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00384"></a>00384         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_BAR1_INDEXX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00385"></a>00385     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001100ull) + ((offset) &amp; 31) * 4;
<a name="l00386"></a>00386 }
<a name="l00387"></a>00387 <span class="preprocessor">#else</span>
<a name="l00388"></a><a class="code" href="cvmx-npi-defs_8h.html#a8baea641cd00508b745c7e196c63d42a">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_BAR1_INDEXX(offset) (CVMX_ADD_IO_SEG(0x00011F0000001100ull) + ((offset) &amp; 31) * 4)</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_BIST_REG CVMX_NPI_PCI_BIST_REG_FUNC()</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_BIST_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00393"></a>00393 {
<a name="l00394"></a>00394     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>)))
<a name="l00395"></a>00395         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_BIST_REG not supported on this chip\n&quot;</span>);
<a name="l00396"></a>00396     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000011C0ull);
<a name="l00397"></a>00397 }
<a name="l00398"></a>00398 <span class="preprocessor">#else</span>
<a name="l00399"></a><a class="code" href="cvmx-npi-defs_8h.html#af146fe845bb307f666385938fc115fa3">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_BIST_REG (CVMX_ADD_IO_SEG(0x00011F00000011C0ull))</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_BURST_SIZE CVMX_NPI_PCI_BURST_SIZE_FUNC()</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_BURST_SIZE_FUNC(<span class="keywordtype">void</span>)
<a name="l00404"></a>00404 {
<a name="l00405"></a>00405     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00406"></a>00406         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_BURST_SIZE not supported on this chip\n&quot;</span>);
<a name="l00407"></a>00407     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000000D8ull);
<a name="l00408"></a>00408 }
<a name="l00409"></a>00409 <span class="preprocessor">#else</span>
<a name="l00410"></a><a class="code" href="cvmx-npi-defs_8h.html#ac36700dc6f2de8ae38a669f25ffd971d">00410</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_BURST_SIZE (CVMX_ADD_IO_SEG(0x00011F00000000D8ull))</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG00 CVMX_NPI_PCI_CFG00_FUNC()</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG00_FUNC(<span class="keywordtype">void</span>)
<a name="l00415"></a>00415 {
<a name="l00416"></a>00416     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00417"></a>00417         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG00 not supported on this chip\n&quot;</span>);
<a name="l00418"></a>00418     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001800ull);
<a name="l00419"></a>00419 }
<a name="l00420"></a>00420 <span class="preprocessor">#else</span>
<a name="l00421"></a><a class="code" href="cvmx-npi-defs_8h.html#a16f024bfea0babc087289df3a616e485">00421</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG00 (CVMX_ADD_IO_SEG(0x00011F0000001800ull))</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG01 CVMX_NPI_PCI_CFG01_FUNC()</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG01_FUNC(<span class="keywordtype">void</span>)
<a name="l00426"></a>00426 {
<a name="l00427"></a>00427     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00428"></a>00428         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG01 not supported on this chip\n&quot;</span>);
<a name="l00429"></a>00429     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001804ull);
<a name="l00430"></a>00430 }
<a name="l00431"></a>00431 <span class="preprocessor">#else</span>
<a name="l00432"></a><a class="code" href="cvmx-npi-defs_8h.html#a074c5150c90dd5e9649e78ad79849b51">00432</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG01 (CVMX_ADD_IO_SEG(0x00011F0000001804ull))</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG02 CVMX_NPI_PCI_CFG02_FUNC()</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG02_FUNC(<span class="keywordtype">void</span>)
<a name="l00437"></a>00437 {
<a name="l00438"></a>00438     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00439"></a>00439         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG02 not supported on this chip\n&quot;</span>);
<a name="l00440"></a>00440     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001808ull);
<a name="l00441"></a>00441 }
<a name="l00442"></a>00442 <span class="preprocessor">#else</span>
<a name="l00443"></a><a class="code" href="cvmx-npi-defs_8h.html#ab1817e71699f7b818086c86fa5778ac9">00443</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG02 (CVMX_ADD_IO_SEG(0x00011F0000001808ull))</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG03 CVMX_NPI_PCI_CFG03_FUNC()</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG03_FUNC(<span class="keywordtype">void</span>)
<a name="l00448"></a>00448 {
<a name="l00449"></a>00449     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00450"></a>00450         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG03 not supported on this chip\n&quot;</span>);
<a name="l00451"></a>00451     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F000000180Cull);
<a name="l00452"></a>00452 }
<a name="l00453"></a>00453 <span class="preprocessor">#else</span>
<a name="l00454"></a><a class="code" href="cvmx-npi-defs_8h.html#a13d5824e453a688e26ed4b527e4f2f49">00454</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG03 (CVMX_ADD_IO_SEG(0x00011F000000180Cull))</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG04 CVMX_NPI_PCI_CFG04_FUNC()</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG04_FUNC(<span class="keywordtype">void</span>)
<a name="l00459"></a>00459 {
<a name="l00460"></a>00460     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00461"></a>00461         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG04 not supported on this chip\n&quot;</span>);
<a name="l00462"></a>00462     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001810ull);
<a name="l00463"></a>00463 }
<a name="l00464"></a>00464 <span class="preprocessor">#else</span>
<a name="l00465"></a><a class="code" href="cvmx-npi-defs_8h.html#a4b0802ad2107890d24d610614d8b1840">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG04 (CVMX_ADD_IO_SEG(0x00011F0000001810ull))</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG05 CVMX_NPI_PCI_CFG05_FUNC()</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG05_FUNC(<span class="keywordtype">void</span>)
<a name="l00470"></a>00470 {
<a name="l00471"></a>00471     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00472"></a>00472         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG05 not supported on this chip\n&quot;</span>);
<a name="l00473"></a>00473     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001814ull);
<a name="l00474"></a>00474 }
<a name="l00475"></a>00475 <span class="preprocessor">#else</span>
<a name="l00476"></a><a class="code" href="cvmx-npi-defs_8h.html#af975b43015eaaaa26842b4c5323f2790">00476</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG05 (CVMX_ADD_IO_SEG(0x00011F0000001814ull))</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG06 CVMX_NPI_PCI_CFG06_FUNC()</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG06_FUNC(<span class="keywordtype">void</span>)
<a name="l00481"></a>00481 {
<a name="l00482"></a>00482     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00483"></a>00483         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG06 not supported on this chip\n&quot;</span>);
<a name="l00484"></a>00484     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001818ull);
<a name="l00485"></a>00485 }
<a name="l00486"></a>00486 <span class="preprocessor">#else</span>
<a name="l00487"></a><a class="code" href="cvmx-npi-defs_8h.html#a5a8ce06d323c38edce8b47aa8e0c4d00">00487</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG06 (CVMX_ADD_IO_SEG(0x00011F0000001818ull))</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG07 CVMX_NPI_PCI_CFG07_FUNC()</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG07_FUNC(<span class="keywordtype">void</span>)
<a name="l00492"></a>00492 {
<a name="l00493"></a>00493     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00494"></a>00494         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG07 not supported on this chip\n&quot;</span>);
<a name="l00495"></a>00495     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F000000181Cull);
<a name="l00496"></a>00496 }
<a name="l00497"></a>00497 <span class="preprocessor">#else</span>
<a name="l00498"></a><a class="code" href="cvmx-npi-defs_8h.html#a4c636283ee8b49b36d331b1e441e3ffe">00498</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG07 (CVMX_ADD_IO_SEG(0x00011F000000181Cull))</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG08 CVMX_NPI_PCI_CFG08_FUNC()</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG08_FUNC(<span class="keywordtype">void</span>)
<a name="l00503"></a>00503 {
<a name="l00504"></a>00504     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00505"></a>00505         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG08 not supported on this chip\n&quot;</span>);
<a name="l00506"></a>00506     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001820ull);
<a name="l00507"></a>00507 }
<a name="l00508"></a>00508 <span class="preprocessor">#else</span>
<a name="l00509"></a><a class="code" href="cvmx-npi-defs_8h.html#acd92f1396915af418b06d3f282be7cf7">00509</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG08 (CVMX_ADD_IO_SEG(0x00011F0000001820ull))</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG09 CVMX_NPI_PCI_CFG09_FUNC()</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG09_FUNC(<span class="keywordtype">void</span>)
<a name="l00514"></a>00514 {
<a name="l00515"></a>00515     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00516"></a>00516         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG09 not supported on this chip\n&quot;</span>);
<a name="l00517"></a>00517     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001824ull);
<a name="l00518"></a>00518 }
<a name="l00519"></a>00519 <span class="preprocessor">#else</span>
<a name="l00520"></a><a class="code" href="cvmx-npi-defs_8h.html#addad5990af3a8a0ed977e931bad03092">00520</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG09 (CVMX_ADD_IO_SEG(0x00011F0000001824ull))</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG10 CVMX_NPI_PCI_CFG10_FUNC()</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG10_FUNC(<span class="keywordtype">void</span>)
<a name="l00525"></a>00525 {
<a name="l00526"></a>00526     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00527"></a>00527         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG10 not supported on this chip\n&quot;</span>);
<a name="l00528"></a>00528     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001828ull);
<a name="l00529"></a>00529 }
<a name="l00530"></a>00530 <span class="preprocessor">#else</span>
<a name="l00531"></a><a class="code" href="cvmx-npi-defs_8h.html#ae4bde115f1716f76239484c42dd9cbf0">00531</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG10 (CVMX_ADD_IO_SEG(0x00011F0000001828ull))</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG11 CVMX_NPI_PCI_CFG11_FUNC()</span>
<a name="l00535"></a>00535 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG11_FUNC(<span class="keywordtype">void</span>)
<a name="l00536"></a>00536 {
<a name="l00537"></a>00537     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00538"></a>00538         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG11 not supported on this chip\n&quot;</span>);
<a name="l00539"></a>00539     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F000000182Cull);
<a name="l00540"></a>00540 }
<a name="l00541"></a>00541 <span class="preprocessor">#else</span>
<a name="l00542"></a><a class="code" href="cvmx-npi-defs_8h.html#aaf275b65c901cafb25f07f0dcd5f86a6">00542</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG11 (CVMX_ADD_IO_SEG(0x00011F000000182Cull))</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG12 CVMX_NPI_PCI_CFG12_FUNC()</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG12_FUNC(<span class="keywordtype">void</span>)
<a name="l00547"></a>00547 {
<a name="l00548"></a>00548     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00549"></a>00549         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG12 not supported on this chip\n&quot;</span>);
<a name="l00550"></a>00550     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001830ull);
<a name="l00551"></a>00551 }
<a name="l00552"></a>00552 <span class="preprocessor">#else</span>
<a name="l00553"></a><a class="code" href="cvmx-npi-defs_8h.html#a65b9c4fa1271a40058c785ff6e7ce884">00553</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG12 (CVMX_ADD_IO_SEG(0x00011F0000001830ull))</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG13 CVMX_NPI_PCI_CFG13_FUNC()</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG13_FUNC(<span class="keywordtype">void</span>)
<a name="l00558"></a>00558 {
<a name="l00559"></a>00559     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00560"></a>00560         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG13 not supported on this chip\n&quot;</span>);
<a name="l00561"></a>00561     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001834ull);
<a name="l00562"></a>00562 }
<a name="l00563"></a>00563 <span class="preprocessor">#else</span>
<a name="l00564"></a><a class="code" href="cvmx-npi-defs_8h.html#a2a8224323c608e80bf9235dc8218695d">00564</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG13 (CVMX_ADD_IO_SEG(0x00011F0000001834ull))</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG15 CVMX_NPI_PCI_CFG15_FUNC()</span>
<a name="l00568"></a>00568 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG15_FUNC(<span class="keywordtype">void</span>)
<a name="l00569"></a>00569 {
<a name="l00570"></a>00570     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00571"></a>00571         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG15 not supported on this chip\n&quot;</span>);
<a name="l00572"></a>00572     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F000000183Cull);
<a name="l00573"></a>00573 }
<a name="l00574"></a>00574 <span class="preprocessor">#else</span>
<a name="l00575"></a><a class="code" href="cvmx-npi-defs_8h.html#aa86fb28b2919dbf3c962d42b4a2d04eb">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG15 (CVMX_ADD_IO_SEG(0x00011F000000183Cull))</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG16 CVMX_NPI_PCI_CFG16_FUNC()</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG16_FUNC(<span class="keywordtype">void</span>)
<a name="l00580"></a>00580 {
<a name="l00581"></a>00581     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00582"></a>00582         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG16 not supported on this chip\n&quot;</span>);
<a name="l00583"></a>00583     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001840ull);
<a name="l00584"></a>00584 }
<a name="l00585"></a>00585 <span class="preprocessor">#else</span>
<a name="l00586"></a><a class="code" href="cvmx-npi-defs_8h.html#af9bedd65338daf87701f4c39094cf975">00586</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG16 (CVMX_ADD_IO_SEG(0x00011F0000001840ull))</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG17 CVMX_NPI_PCI_CFG17_FUNC()</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG17_FUNC(<span class="keywordtype">void</span>)
<a name="l00591"></a>00591 {
<a name="l00592"></a>00592     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00593"></a>00593         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG17 not supported on this chip\n&quot;</span>);
<a name="l00594"></a>00594     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001844ull);
<a name="l00595"></a>00595 }
<a name="l00596"></a>00596 <span class="preprocessor">#else</span>
<a name="l00597"></a><a class="code" href="cvmx-npi-defs_8h.html#a066c89773040026b01e97ee8c796075a">00597</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG17 (CVMX_ADD_IO_SEG(0x00011F0000001844ull))</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG18 CVMX_NPI_PCI_CFG18_FUNC()</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG18_FUNC(<span class="keywordtype">void</span>)
<a name="l00602"></a>00602 {
<a name="l00603"></a>00603     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00604"></a>00604         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG18 not supported on this chip\n&quot;</span>);
<a name="l00605"></a>00605     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001848ull);
<a name="l00606"></a>00606 }
<a name="l00607"></a>00607 <span class="preprocessor">#else</span>
<a name="l00608"></a><a class="code" href="cvmx-npi-defs_8h.html#a8f63a7255301e9ab96a7107799b44a6e">00608</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG18 (CVMX_ADD_IO_SEG(0x00011F0000001848ull))</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG19 CVMX_NPI_PCI_CFG19_FUNC()</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG19_FUNC(<span class="keywordtype">void</span>)
<a name="l00613"></a>00613 {
<a name="l00614"></a>00614     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00615"></a>00615         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG19 not supported on this chip\n&quot;</span>);
<a name="l00616"></a>00616     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F000000184Cull);
<a name="l00617"></a>00617 }
<a name="l00618"></a>00618 <span class="preprocessor">#else</span>
<a name="l00619"></a><a class="code" href="cvmx-npi-defs_8h.html#aca1f10fff83b94eb0f213dc8180c286b">00619</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG19 (CVMX_ADD_IO_SEG(0x00011F000000184Cull))</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00621"></a>00621 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00622"></a>00622 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG20 CVMX_NPI_PCI_CFG20_FUNC()</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG20_FUNC(<span class="keywordtype">void</span>)
<a name="l00624"></a>00624 {
<a name="l00625"></a>00625     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00626"></a>00626         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG20 not supported on this chip\n&quot;</span>);
<a name="l00627"></a>00627     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001850ull);
<a name="l00628"></a>00628 }
<a name="l00629"></a>00629 <span class="preprocessor">#else</span>
<a name="l00630"></a><a class="code" href="cvmx-npi-defs_8h.html#abf823e05960dc00ebc1ff64a9542ba29">00630</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG20 (CVMX_ADD_IO_SEG(0x00011F0000001850ull))</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00632"></a>00632 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG21 CVMX_NPI_PCI_CFG21_FUNC()</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG21_FUNC(<span class="keywordtype">void</span>)
<a name="l00635"></a>00635 {
<a name="l00636"></a>00636     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00637"></a>00637         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG21 not supported on this chip\n&quot;</span>);
<a name="l00638"></a>00638     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001854ull);
<a name="l00639"></a>00639 }
<a name="l00640"></a>00640 <span class="preprocessor">#else</span>
<a name="l00641"></a><a class="code" href="cvmx-npi-defs_8h.html#ab8aedfa10ff5e492684a36921787a415">00641</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG21 (CVMX_ADD_IO_SEG(0x00011F0000001854ull))</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00644"></a>00644 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG22 CVMX_NPI_PCI_CFG22_FUNC()</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG22_FUNC(<span class="keywordtype">void</span>)
<a name="l00646"></a>00646 {
<a name="l00647"></a>00647     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00648"></a>00648         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG22 not supported on this chip\n&quot;</span>);
<a name="l00649"></a>00649     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001858ull);
<a name="l00650"></a>00650 }
<a name="l00651"></a>00651 <span class="preprocessor">#else</span>
<a name="l00652"></a><a class="code" href="cvmx-npi-defs_8h.html#ae2b5036d2d59287007ce901ce20cdf15">00652</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG22 (CVMX_ADD_IO_SEG(0x00011F0000001858ull))</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG56 CVMX_NPI_PCI_CFG56_FUNC()</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG56_FUNC(<span class="keywordtype">void</span>)
<a name="l00657"></a>00657 {
<a name="l00658"></a>00658     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00659"></a>00659         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG56 not supported on this chip\n&quot;</span>);
<a name="l00660"></a>00660     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000018E0ull);
<a name="l00661"></a>00661 }
<a name="l00662"></a>00662 <span class="preprocessor">#else</span>
<a name="l00663"></a><a class="code" href="cvmx-npi-defs_8h.html#a06c7169f7be826db18c700149c5439dd">00663</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG56 (CVMX_ADD_IO_SEG(0x00011F00000018E0ull))</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG57 CVMX_NPI_PCI_CFG57_FUNC()</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG57_FUNC(<span class="keywordtype">void</span>)
<a name="l00668"></a>00668 {
<a name="l00669"></a>00669     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00670"></a>00670         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG57 not supported on this chip\n&quot;</span>);
<a name="l00671"></a>00671     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000018E4ull);
<a name="l00672"></a>00672 }
<a name="l00673"></a>00673 <span class="preprocessor">#else</span>
<a name="l00674"></a><a class="code" href="cvmx-npi-defs_8h.html#a7d33b6b24777630651c9b47f0dcd9a83">00674</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG57 (CVMX_ADD_IO_SEG(0x00011F00000018E4ull))</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG58 CVMX_NPI_PCI_CFG58_FUNC()</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG58_FUNC(<span class="keywordtype">void</span>)
<a name="l00679"></a>00679 {
<a name="l00680"></a>00680     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00681"></a>00681         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG58 not supported on this chip\n&quot;</span>);
<a name="l00682"></a>00682     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000018E8ull);
<a name="l00683"></a>00683 }
<a name="l00684"></a>00684 <span class="preprocessor">#else</span>
<a name="l00685"></a><a class="code" href="cvmx-npi-defs_8h.html#a06800d61e72da91e894a17864058191f">00685</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG58 (CVMX_ADD_IO_SEG(0x00011F00000018E8ull))</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG59 CVMX_NPI_PCI_CFG59_FUNC()</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG59_FUNC(<span class="keywordtype">void</span>)
<a name="l00690"></a>00690 {
<a name="l00691"></a>00691     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00692"></a>00692         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG59 not supported on this chip\n&quot;</span>);
<a name="l00693"></a>00693     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000018ECull);
<a name="l00694"></a>00694 }
<a name="l00695"></a>00695 <span class="preprocessor">#else</span>
<a name="l00696"></a><a class="code" href="cvmx-npi-defs_8h.html#aec2ff9d308ad161c7b456a8b792e5177">00696</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG59 (CVMX_ADD_IO_SEG(0x00011F00000018ECull))</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG60 CVMX_NPI_PCI_CFG60_FUNC()</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG60_FUNC(<span class="keywordtype">void</span>)
<a name="l00701"></a>00701 {
<a name="l00702"></a>00702     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00703"></a>00703         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG60 not supported on this chip\n&quot;</span>);
<a name="l00704"></a>00704     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000018F0ull);
<a name="l00705"></a>00705 }
<a name="l00706"></a>00706 <span class="preprocessor">#else</span>
<a name="l00707"></a><a class="code" href="cvmx-npi-defs_8h.html#afff89ee7433c6578b2fa72720b2ed7a6">00707</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG60 (CVMX_ADD_IO_SEG(0x00011F00000018F0ull))</span>
<a name="l00708"></a>00708 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG61 CVMX_NPI_PCI_CFG61_FUNC()</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG61_FUNC(<span class="keywordtype">void</span>)
<a name="l00712"></a>00712 {
<a name="l00713"></a>00713     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00714"></a>00714         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG61 not supported on this chip\n&quot;</span>);
<a name="l00715"></a>00715     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000018F4ull);
<a name="l00716"></a>00716 }
<a name="l00717"></a>00717 <span class="preprocessor">#else</span>
<a name="l00718"></a><a class="code" href="cvmx-npi-defs_8h.html#a0706e2c18a4b238c32fdcaf4c77f2324">00718</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG61 (CVMX_ADD_IO_SEG(0x00011F00000018F4ull))</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00721"></a>00721 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG62 CVMX_NPI_PCI_CFG62_FUNC()</span>
<a name="l00722"></a>00722 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG62_FUNC(<span class="keywordtype">void</span>)
<a name="l00723"></a>00723 {
<a name="l00724"></a>00724     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00725"></a>00725         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG62 not supported on this chip\n&quot;</span>);
<a name="l00726"></a>00726     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000018F8ull);
<a name="l00727"></a>00727 }
<a name="l00728"></a>00728 <span class="preprocessor">#else</span>
<a name="l00729"></a><a class="code" href="cvmx-npi-defs_8h.html#a892392cd0a28790bd66e59d829febaf2">00729</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG62 (CVMX_ADD_IO_SEG(0x00011F00000018F8ull))</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG63 CVMX_NPI_PCI_CFG63_FUNC()</span>
<a name="l00733"></a>00733 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CFG63_FUNC(<span class="keywordtype">void</span>)
<a name="l00734"></a>00734 {
<a name="l00735"></a>00735     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00736"></a>00736         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CFG63 not supported on this chip\n&quot;</span>);
<a name="l00737"></a>00737     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000018FCull);
<a name="l00738"></a>00738 }
<a name="l00739"></a>00739 <span class="preprocessor">#else</span>
<a name="l00740"></a><a class="code" href="cvmx-npi-defs_8h.html#a74469c4619a517b1968de25890364e0a">00740</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CFG63 (CVMX_ADD_IO_SEG(0x00011F00000018FCull))</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00742"></a>00742 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CNT_REG CVMX_NPI_PCI_CNT_REG_FUNC()</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CNT_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00745"></a>00745 {
<a name="l00746"></a>00746     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00747"></a>00747         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CNT_REG not supported on this chip\n&quot;</span>);
<a name="l00748"></a>00748     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000011B8ull);
<a name="l00749"></a>00749 }
<a name="l00750"></a>00750 <span class="preprocessor">#else</span>
<a name="l00751"></a><a class="code" href="cvmx-npi-defs_8h.html#ad6440dba33419a95ed6e95e1e5aa42ff">00751</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CNT_REG (CVMX_ADD_IO_SEG(0x00011F00000011B8ull))</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CTL_STATUS_2 CVMX_NPI_PCI_CTL_STATUS_2_FUNC()</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_CTL_STATUS_2_FUNC(<span class="keywordtype">void</span>)
<a name="l00756"></a>00756 {
<a name="l00757"></a>00757     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00758"></a>00758         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_CTL_STATUS_2 not supported on this chip\n&quot;</span>);
<a name="l00759"></a>00759     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F000000118Cull);
<a name="l00760"></a>00760 }
<a name="l00761"></a>00761 <span class="preprocessor">#else</span>
<a name="l00762"></a><a class="code" href="cvmx-npi-defs_8h.html#aa7e5b966592309d0db49648d4d062c48">00762</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_CTL_STATUS_2 (CVMX_ADD_IO_SEG(0x00011F000000118Cull))</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_INT_ARB_CFG CVMX_NPI_PCI_INT_ARB_CFG_FUNC()</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_INT_ARB_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00767"></a>00767 {
<a name="l00768"></a>00768     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00769"></a>00769         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_INT_ARB_CFG not supported on this chip\n&quot;</span>);
<a name="l00770"></a>00770     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000130ull);
<a name="l00771"></a>00771 }
<a name="l00772"></a>00772 <span class="preprocessor">#else</span>
<a name="l00773"></a><a class="code" href="cvmx-npi-defs_8h.html#a2e4716f3f3093820a3b0862493f16b61">00773</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_INT_ARB_CFG (CVMX_ADD_IO_SEG(0x00011F0000000130ull))</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00775"></a>00775 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00776"></a>00776 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_INT_ENB2 CVMX_NPI_PCI_INT_ENB2_FUNC()</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_INT_ENB2_FUNC(<span class="keywordtype">void</span>)
<a name="l00778"></a>00778 {
<a name="l00779"></a>00779     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00780"></a>00780         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_INT_ENB2 not supported on this chip\n&quot;</span>);
<a name="l00781"></a>00781     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000011A0ull);
<a name="l00782"></a>00782 }
<a name="l00783"></a>00783 <span class="preprocessor">#else</span>
<a name="l00784"></a><a class="code" href="cvmx-npi-defs_8h.html#aaa16e2d68475ae8748379047105604d6">00784</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_INT_ENB2 (CVMX_ADD_IO_SEG(0x00011F00000011A0ull))</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_INT_SUM2 CVMX_NPI_PCI_INT_SUM2_FUNC()</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_INT_SUM2_FUNC(<span class="keywordtype">void</span>)
<a name="l00789"></a>00789 {
<a name="l00790"></a>00790     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00791"></a>00791         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_INT_SUM2 not supported on this chip\n&quot;</span>);
<a name="l00792"></a>00792     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001198ull);
<a name="l00793"></a>00793 }
<a name="l00794"></a>00794 <span class="preprocessor">#else</span>
<a name="l00795"></a><a class="code" href="cvmx-npi-defs_8h.html#af3341660fb38bb9d7f5eac2254938815">00795</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_INT_SUM2 (CVMX_ADD_IO_SEG(0x00011F0000001198ull))</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00797"></a>00797 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_READ_CMD CVMX_NPI_PCI_READ_CMD_FUNC()</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_READ_CMD_FUNC(<span class="keywordtype">void</span>)
<a name="l00800"></a>00800 {
<a name="l00801"></a>00801     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00802"></a>00802         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_READ_CMD not supported on this chip\n&quot;</span>);
<a name="l00803"></a>00803     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000048ull);
<a name="l00804"></a>00804 }
<a name="l00805"></a>00805 <span class="preprocessor">#else</span>
<a name="l00806"></a><a class="code" href="cvmx-npi-defs_8h.html#ac086eef5e68d2000d06bf4e896f61926">00806</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_READ_CMD (CVMX_ADD_IO_SEG(0x00011F0000000048ull))</span>
<a name="l00807"></a>00807 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_READ_CMD_6 CVMX_NPI_PCI_READ_CMD_6_FUNC()</span>
<a name="l00810"></a>00810 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_READ_CMD_6_FUNC(<span class="keywordtype">void</span>)
<a name="l00811"></a>00811 {
<a name="l00812"></a>00812     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00813"></a>00813         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_READ_CMD_6 not supported on this chip\n&quot;</span>);
<a name="l00814"></a>00814     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001180ull);
<a name="l00815"></a>00815 }
<a name="l00816"></a>00816 <span class="preprocessor">#else</span>
<a name="l00817"></a><a class="code" href="cvmx-npi-defs_8h.html#afce5ad1c23cccc28cf6e1ca48a70b0c1">00817</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_READ_CMD_6 (CVMX_ADD_IO_SEG(0x00011F0000001180ull))</span>
<a name="l00818"></a>00818 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00819"></a>00819 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00820"></a>00820 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_READ_CMD_C CVMX_NPI_PCI_READ_CMD_C_FUNC()</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_READ_CMD_C_FUNC(<span class="keywordtype">void</span>)
<a name="l00822"></a>00822 {
<a name="l00823"></a>00823     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00824"></a>00824         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_READ_CMD_C not supported on this chip\n&quot;</span>);
<a name="l00825"></a>00825     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001184ull);
<a name="l00826"></a>00826 }
<a name="l00827"></a>00827 <span class="preprocessor">#else</span>
<a name="l00828"></a><a class="code" href="cvmx-npi-defs_8h.html#a07ce1b930d188f141b5cfa24e586a950">00828</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_READ_CMD_C (CVMX_ADD_IO_SEG(0x00011F0000001184ull))</span>
<a name="l00829"></a>00829 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00831"></a>00831 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_READ_CMD_E CVMX_NPI_PCI_READ_CMD_E_FUNC()</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_READ_CMD_E_FUNC(<span class="keywordtype">void</span>)
<a name="l00833"></a>00833 {
<a name="l00834"></a>00834     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00835"></a>00835         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_READ_CMD_E not supported on this chip\n&quot;</span>);
<a name="l00836"></a>00836     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000001188ull);
<a name="l00837"></a>00837 }
<a name="l00838"></a>00838 <span class="preprocessor">#else</span>
<a name="l00839"></a><a class="code" href="cvmx-npi-defs_8h.html#ae770859aeb9ba09cd25bae4bf857fbc7">00839</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_READ_CMD_E (CVMX_ADD_IO_SEG(0x00011F0000001188ull))</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_SCM_REG CVMX_NPI_PCI_SCM_REG_FUNC()</span>
<a name="l00843"></a>00843 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_SCM_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00844"></a>00844 {
<a name="l00845"></a>00845     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00846"></a>00846         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_SCM_REG not supported on this chip\n&quot;</span>);
<a name="l00847"></a>00847     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000011A8ull);
<a name="l00848"></a>00848 }
<a name="l00849"></a>00849 <span class="preprocessor">#else</span>
<a name="l00850"></a><a class="code" href="cvmx-npi-defs_8h.html#ad77fcb351d56e1e451f69cebdd61b09f">00850</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_SCM_REG (CVMX_ADD_IO_SEG(0x00011F00000011A8ull))</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00852"></a>00852 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00853"></a>00853 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_TSR_REG CVMX_NPI_PCI_TSR_REG_FUNC()</span>
<a name="l00854"></a>00854 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PCI_TSR_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00855"></a>00855 {
<a name="l00856"></a>00856     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00857"></a>00857         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PCI_TSR_REG not supported on this chip\n&quot;</span>);
<a name="l00858"></a>00858     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000011B0ull);
<a name="l00859"></a>00859 }
<a name="l00860"></a>00860 <span class="preprocessor">#else</span>
<a name="l00861"></a><a class="code" href="cvmx-npi-defs_8h.html#ab55d67c724c84ff569aedaebf01f98c0">00861</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PCI_TSR_REG (CVMX_ADD_IO_SEG(0x00011F00000011B0ull))</span>
<a name="l00862"></a>00862 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00864"></a>00864 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PORT32_INSTR_HDR CVMX_NPI_PORT32_INSTR_HDR_FUNC()</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PORT32_INSTR_HDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00866"></a>00866 {
<a name="l00867"></a>00867     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00868"></a>00868         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PORT32_INSTR_HDR not supported on this chip\n&quot;</span>);
<a name="l00869"></a>00869     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000001F8ull);
<a name="l00870"></a>00870 }
<a name="l00871"></a>00871 <span class="preprocessor">#else</span>
<a name="l00872"></a><a class="code" href="cvmx-npi-defs_8h.html#a29dcd5602bae9fc6f199ed4873f61ebf">00872</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PORT32_INSTR_HDR (CVMX_ADD_IO_SEG(0x00011F00000001F8ull))</span>
<a name="l00873"></a>00873 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00874"></a>00874 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PORT33_INSTR_HDR CVMX_NPI_PORT33_INSTR_HDR_FUNC()</span>
<a name="l00876"></a>00876 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PORT33_INSTR_HDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00877"></a>00877 {
<a name="l00878"></a>00878     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00879"></a>00879         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PORT33_INSTR_HDR not supported on this chip\n&quot;</span>);
<a name="l00880"></a>00880     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000200ull);
<a name="l00881"></a>00881 }
<a name="l00882"></a>00882 <span class="preprocessor">#else</span>
<a name="l00883"></a><a class="code" href="cvmx-npi-defs_8h.html#a18aca3e1388bdc9baaad186698a40c3c">00883</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PORT33_INSTR_HDR (CVMX_ADD_IO_SEG(0x00011F0000000200ull))</span>
<a name="l00884"></a>00884 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PORT34_INSTR_HDR CVMX_NPI_PORT34_INSTR_HDR_FUNC()</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PORT34_INSTR_HDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00888"></a>00888 {
<a name="l00889"></a>00889     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00890"></a>00890         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PORT34_INSTR_HDR not supported on this chip\n&quot;</span>);
<a name="l00891"></a>00891     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000208ull);
<a name="l00892"></a>00892 }
<a name="l00893"></a>00893 <span class="preprocessor">#else</span>
<a name="l00894"></a><a class="code" href="cvmx-npi-defs_8h.html#afc86cd593c11e0955551fd68bb2e8cc8">00894</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PORT34_INSTR_HDR (CVMX_ADD_IO_SEG(0x00011F0000000208ull))</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00896"></a>00896 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PORT35_INSTR_HDR CVMX_NPI_PORT35_INSTR_HDR_FUNC()</span>
<a name="l00898"></a>00898 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PORT35_INSTR_HDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00899"></a>00899 {
<a name="l00900"></a>00900     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00901"></a>00901         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PORT35_INSTR_HDR not supported on this chip\n&quot;</span>);
<a name="l00902"></a>00902     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000210ull);
<a name="l00903"></a>00903 }
<a name="l00904"></a>00904 <span class="preprocessor">#else</span>
<a name="l00905"></a><a class="code" href="cvmx-npi-defs_8h.html#a8f637f5f0a27bf360bec9ded916d8930">00905</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PORT35_INSTR_HDR (CVMX_ADD_IO_SEG(0x00011F0000000210ull))</span>
<a name="l00906"></a>00906 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PORT_BP_CONTROL CVMX_NPI_PORT_BP_CONTROL_FUNC()</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_PORT_BP_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00910"></a>00910 {
<a name="l00911"></a>00911     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00912"></a>00912         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PORT_BP_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00913"></a>00913     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000001F0ull);
<a name="l00914"></a>00914 }
<a name="l00915"></a>00915 <span class="preprocessor">#else</span>
<a name="l00916"></a><a class="code" href="cvmx-npi-defs_8h.html#a78816c358c33dfcdb4934d3ff1346549">00916</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PORT_BP_CONTROL (CVMX_ADD_IO_SEG(0x00011F00000001F0ull))</span>
<a name="l00917"></a>00917 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00918"></a>00918 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npi-defs_8h.html#ac18a6d6f55291d140f09ba7667cd139f">CVMX_NPI_PX_DBPAIR_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00920"></a>00920 {
<a name="l00921"></a>00921     <span class="keywordflow">if</span> (!(
<a name="l00922"></a>00922           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00923"></a>00923           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00924"></a>00924           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00925"></a>00925           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00926"></a>00926           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00927"></a>00927         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PX_DBPAIR_ADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00928"></a>00928     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000180ull) + ((offset) &amp; 3) * 8;
<a name="l00929"></a>00929 }
<a name="l00930"></a>00930 <span class="preprocessor">#else</span>
<a name="l00931"></a><a class="code" href="cvmx-npi-defs_8h.html#ac18a6d6f55291d140f09ba7667cd139f">00931</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PX_DBPAIR_ADDR(offset) (CVMX_ADD_IO_SEG(0x00011F0000000180ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00932"></a>00932 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npi-defs_8h.html#ac600e9466cf243b3614d2de0dabee664">CVMX_NPI_PX_INSTR_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00935"></a>00935 {
<a name="l00936"></a>00936     <span class="keywordflow">if</span> (!(
<a name="l00937"></a>00937           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00938"></a>00938           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00939"></a>00939           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00940"></a>00940           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00941"></a>00941           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00942"></a>00942         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PX_INSTR_ADDR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00943"></a>00943     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000001C0ull) + ((offset) &amp; 3) * 8;
<a name="l00944"></a>00944 }
<a name="l00945"></a>00945 <span class="preprocessor">#else</span>
<a name="l00946"></a><a class="code" href="cvmx-npi-defs_8h.html#ac600e9466cf243b3614d2de0dabee664">00946</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PX_INSTR_ADDR(offset) (CVMX_ADD_IO_SEG(0x00011F00000001C0ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00949"></a>00949 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npi-defs_8h.html#a7878501ffb5e6079c5e7388c79b0dc59">CVMX_NPI_PX_INSTR_CNTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00950"></a>00950 {
<a name="l00951"></a>00951     <span class="keywordflow">if</span> (!(
<a name="l00952"></a>00952           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00953"></a>00953           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00954"></a>00954           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00955"></a>00955           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00956"></a>00956           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00957"></a>00957         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PX_INSTR_CNTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00958"></a>00958     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000001A0ull) + ((offset) &amp; 3) * 8;
<a name="l00959"></a>00959 }
<a name="l00960"></a>00960 <span class="preprocessor">#else</span>
<a name="l00961"></a><a class="code" href="cvmx-npi-defs_8h.html#a7878501ffb5e6079c5e7388c79b0dc59">00961</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PX_INSTR_CNTS(offset) (CVMX_ADD_IO_SEG(0x00011F00000001A0ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00962"></a>00962 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00963"></a>00963 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npi-defs_8h.html#ad85f3c2c17f3aea7c7b0cdfd33865793">CVMX_NPI_PX_PAIR_CNTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00965"></a>00965 {
<a name="l00966"></a>00966     <span class="keywordflow">if</span> (!(
<a name="l00967"></a>00967           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00968"></a>00968           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00969"></a>00969           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00970"></a>00970           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00971"></a>00971           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00972"></a>00972         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_PX_PAIR_CNTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00973"></a>00973     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000160ull) + ((offset) &amp; 3) * 8;
<a name="l00974"></a>00974 }
<a name="l00975"></a>00975 <span class="preprocessor">#else</span>
<a name="l00976"></a><a class="code" href="cvmx-npi-defs_8h.html#ad85f3c2c17f3aea7c7b0cdfd33865793">00976</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_PX_PAIR_CNTS(offset) (CVMX_ADD_IO_SEG(0x00011F0000000160ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_RSL_INT_BLOCKS CVMX_NPI_RSL_INT_BLOCKS_FUNC()</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_RSL_INT_BLOCKS_FUNC(<span class="keywordtype">void</span>)
<a name="l00981"></a>00981 {
<a name="l00982"></a>00982     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00983"></a>00983         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_RSL_INT_BLOCKS not supported on this chip\n&quot;</span>);
<a name="l00984"></a>00984     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000000ull);
<a name="l00985"></a>00985 }
<a name="l00986"></a>00986 <span class="preprocessor">#else</span>
<a name="l00987"></a><a class="code" href="cvmx-npi-defs_8h.html#a077a5460cd7f40b5bd55a35dd8397494">00987</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_RSL_INT_BLOCKS (CVMX_ADD_IO_SEG(0x00011F0000000000ull))</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00989"></a><a class="code" href="cvmx-npi-defs_8h.html#a89d3e46d4533fde5b31a9fc733d2d7e1">00989</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_SIZE_INPUT0 CVMX_NPI_SIZE_INPUTX(0)</span>
<a name="l00990"></a><a class="code" href="cvmx-npi-defs_8h.html#a421d5f74636724cfcc79fdc0aac95b46">00990</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_SIZE_INPUT1 CVMX_NPI_SIZE_INPUTX(1)</span>
<a name="l00991"></a><a class="code" href="cvmx-npi-defs_8h.html#a95664d9b3435971076bc80cca74e9a74">00991</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_SIZE_INPUT2 CVMX_NPI_SIZE_INPUTX(2)</span>
<a name="l00992"></a><a class="code" href="cvmx-npi-defs_8h.html#a1bb493b2aeb1c58ecc0caa4c36c9f7a6">00992</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_SIZE_INPUT3 CVMX_NPI_SIZE_INPUTX(3)</span>
<a name="l00993"></a>00993 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-npi-defs_8h.html#a5e28903934de15d07b63f0e2c86bcf26">CVMX_NPI_SIZE_INPUTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00995"></a>00995 {
<a name="l00996"></a>00996     <span class="keywordflow">if</span> (!(
<a name="l00997"></a>00997           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00998"></a>00998           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00999"></a>00999           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l01000"></a>01000           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l01001"></a>01001           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l01002"></a>01002         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_SIZE_INPUTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l01003"></a>01003     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F0000000078ull) + ((offset) &amp; 3) * 16;
<a name="l01004"></a>01004 }
<a name="l01005"></a>01005 <span class="preprocessor">#else</span>
<a name="l01006"></a><a class="code" href="cvmx-npi-defs_8h.html#a5e28903934de15d07b63f0e2c86bcf26">01006</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_SIZE_INPUTX(offset) (CVMX_ADD_IO_SEG(0x00011F0000000078ull) + ((offset) &amp; 3) * 16)</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l01009"></a>01009 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_WIN_READ_TO CVMX_NPI_WIN_READ_TO_FUNC()</span>
<a name="l01010"></a>01010 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NPI_WIN_READ_TO_FUNC(<span class="keywordtype">void</span>)
<a name="l01011"></a>01011 {
<a name="l01012"></a>01012     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l01013"></a>01013         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NPI_WIN_READ_TO not supported on this chip\n&quot;</span>);
<a name="l01014"></a>01014     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000001E0ull);
<a name="l01015"></a>01015 }
<a name="l01016"></a>01016 <span class="preprocessor">#else</span>
<a name="l01017"></a><a class="code" href="cvmx-npi-defs_8h.html#a27dbf68182485f50e2355addd44ea199">01017</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NPI_WIN_READ_TO (CVMX_ADD_IO_SEG(0x00011F00000001E0ull))</span>
<a name="l01018"></a>01018 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01019"></a>01019 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01020"></a>01020 <span class="comment">/**</span>
<a name="l01021"></a>01021 <span class="comment"> * cvmx_npi_base_addr_input#</span>
<a name="l01022"></a>01022 <span class="comment"> *</span>
<a name="l01023"></a>01023 <span class="comment"> * NPI_BASE_ADDR_INPUT0 = NPI&apos;s Base Address Input 0 Register</span>
<a name="l01024"></a>01024 <span class="comment"> *</span>
<a name="l01025"></a>01025 <span class="comment"> * The address to start reading Instructions from for Input-0.</span>
<a name="l01026"></a>01026 <span class="comment"> */</span>
<a name="l01027"></a><a class="code" href="unioncvmx__npi__base__addr__inputx.html">01027</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__base__addr__inputx.html" title="cvmx_npi_base_addr_input#">cvmx_npi_base_addr_inputx</a> {
<a name="l01028"></a><a class="code" href="unioncvmx__npi__base__addr__inputx.html#aead91e329071952a453066f6050c1216">01028</a>     uint64_t <a class="code" href="unioncvmx__npi__base__addr__inputx.html#aead91e329071952a453066f6050c1216">u64</a>;
<a name="l01029"></a><a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html">01029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html">cvmx_npi_base_addr_inputx_s</a> {
<a name="l01030"></a>01030 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html#ac8965648d87ba2cd5795c067f4cc41ec">baddr</a>                        : 61; <span class="comment">/**&lt; The address to read Instruction from for output 0.</span>
<a name="l01032"></a>01032 <span class="comment">                                                         This address is 8-byte aligned, for this reason</span>
<a name="l01033"></a>01033 <span class="comment">                                                         address bits [2:0] will always be zero. */</span>
<a name="l01034"></a>01034     uint64_t <a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html#ad494c2c93a75b953ac2be654758e96f9">reserved_0_2</a>                 : 3;
<a name="l01035"></a>01035 <span class="preprocessor">#else</span>
<a name="l01036"></a><a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html#ad494c2c93a75b953ac2be654758e96f9">01036</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html#ad494c2c93a75b953ac2be654758e96f9">reserved_0_2</a>                 : 3;
<a name="l01037"></a><a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html#ac8965648d87ba2cd5795c067f4cc41ec">01037</a>     uint64_t <a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html#ac8965648d87ba2cd5795c067f4cc41ec">baddr</a>                        : 61;
<a name="l01038"></a>01038 <span class="preprocessor">#endif</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__base__addr__inputx.html#a4997f491ba60c3c5460455052b6a021a">s</a>;
<a name="l01040"></a><a class="code" href="unioncvmx__npi__base__addr__inputx.html#aa2bba89469f06db1ad12b32102858c64">01040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html">cvmx_npi_base_addr_inputx_s</a>    <a class="code" href="unioncvmx__npi__base__addr__inputx.html#aa2bba89469f06db1ad12b32102858c64">cn30xx</a>;
<a name="l01041"></a><a class="code" href="unioncvmx__npi__base__addr__inputx.html#aaa4460afce048106adb46cb86711e0d9">01041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html">cvmx_npi_base_addr_inputx_s</a>    <a class="code" href="unioncvmx__npi__base__addr__inputx.html#aaa4460afce048106adb46cb86711e0d9">cn31xx</a>;
<a name="l01042"></a><a class="code" href="unioncvmx__npi__base__addr__inputx.html#a5dd02e8fd14095ea7d1c632b486a2786">01042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html">cvmx_npi_base_addr_inputx_s</a>    <a class="code" href="unioncvmx__npi__base__addr__inputx.html#a5dd02e8fd14095ea7d1c632b486a2786">cn38xx</a>;
<a name="l01043"></a><a class="code" href="unioncvmx__npi__base__addr__inputx.html#a618a390de85af8d5cacb34a720781d18">01043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html">cvmx_npi_base_addr_inputx_s</a>    <a class="code" href="unioncvmx__npi__base__addr__inputx.html#a618a390de85af8d5cacb34a720781d18">cn38xxp2</a>;
<a name="l01044"></a><a class="code" href="unioncvmx__npi__base__addr__inputx.html#af364ca67dafb75eeef53accc9e143071">01044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html">cvmx_npi_base_addr_inputx_s</a>    <a class="code" href="unioncvmx__npi__base__addr__inputx.html#af364ca67dafb75eeef53accc9e143071">cn50xx</a>;
<a name="l01045"></a><a class="code" href="unioncvmx__npi__base__addr__inputx.html#a0430abff850e4fa847c84b7cb1a43849">01045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html">cvmx_npi_base_addr_inputx_s</a>    <a class="code" href="unioncvmx__npi__base__addr__inputx.html#a0430abff850e4fa847c84b7cb1a43849">cn58xx</a>;
<a name="l01046"></a><a class="code" href="unioncvmx__npi__base__addr__inputx.html#a7edb3fae8c444d9ed5c246c3a48dac9c">01046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__inputx_1_1cvmx__npi__base__addr__inputx__s.html">cvmx_npi_base_addr_inputx_s</a>    <a class="code" href="unioncvmx__npi__base__addr__inputx.html#a7edb3fae8c444d9ed5c246c3a48dac9c">cn58xxp1</a>;
<a name="l01047"></a>01047 };
<a name="l01048"></a><a class="code" href="cvmx-npi-defs_8h.html#a0d68c16ad59b24f7193a53f5f5facd6b">01048</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__base__addr__inputx.html" title="cvmx_npi_base_addr_input#">cvmx_npi_base_addr_inputx</a> <a class="code" href="unioncvmx__npi__base__addr__inputx.html" title="cvmx_npi_base_addr_input#">cvmx_npi_base_addr_inputx_t</a>;
<a name="l01049"></a>01049 <span class="comment"></span>
<a name="l01050"></a>01050 <span class="comment">/**</span>
<a name="l01051"></a>01051 <span class="comment"> * cvmx_npi_base_addr_output#</span>
<a name="l01052"></a>01052 <span class="comment"> *</span>
<a name="l01053"></a>01053 <span class="comment"> * NPI_BASE_ADDR_OUTPUT0 = NPI&apos;s Base Address Output 0 Register</span>
<a name="l01054"></a>01054 <span class="comment"> *</span>
<a name="l01055"></a>01055 <span class="comment"> * The address to start reading Instructions from for Output-0.</span>
<a name="l01056"></a>01056 <span class="comment"> */</span>
<a name="l01057"></a><a class="code" href="unioncvmx__npi__base__addr__outputx.html">01057</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__base__addr__outputx.html" title="cvmx_npi_base_addr_output#">cvmx_npi_base_addr_outputx</a> {
<a name="l01058"></a><a class="code" href="unioncvmx__npi__base__addr__outputx.html#a5a95e168420b6c02a9721869307676d9">01058</a>     uint64_t <a class="code" href="unioncvmx__npi__base__addr__outputx.html#a5a95e168420b6c02a9721869307676d9">u64</a>;
<a name="l01059"></a><a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html">01059</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html">cvmx_npi_base_addr_outputx_s</a> {
<a name="l01060"></a>01060 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html#ac132cd40bda9413fcd2698cb33fe35d1">baddr</a>                        : 61; <span class="comment">/**&lt; The address to read Instruction from for output 0.</span>
<a name="l01062"></a>01062 <span class="comment">                                                         This address is 8-byte aligned, for this reason</span>
<a name="l01063"></a>01063 <span class="comment">                                                         address bits [2:0] will always be zero. */</span>
<a name="l01064"></a>01064     uint64_t <a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html#a71c4572bdb8ebaa30fd1a057464d669b">reserved_0_2</a>                 : 3;
<a name="l01065"></a>01065 <span class="preprocessor">#else</span>
<a name="l01066"></a><a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html#a71c4572bdb8ebaa30fd1a057464d669b">01066</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html#a71c4572bdb8ebaa30fd1a057464d669b">reserved_0_2</a>                 : 3;
<a name="l01067"></a><a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html#ac132cd40bda9413fcd2698cb33fe35d1">01067</a>     uint64_t <a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html#ac132cd40bda9413fcd2698cb33fe35d1">baddr</a>                        : 61;
<a name="l01068"></a>01068 <span class="preprocessor">#endif</span>
<a name="l01069"></a>01069 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__base__addr__outputx.html#a81c439cdc0fdf405ee856aca57af20a1">s</a>;
<a name="l01070"></a><a class="code" href="unioncvmx__npi__base__addr__outputx.html#ad71941b996f60debf9850bc5b7b9512e">01070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html">cvmx_npi_base_addr_outputx_s</a>   <a class="code" href="unioncvmx__npi__base__addr__outputx.html#ad71941b996f60debf9850bc5b7b9512e">cn30xx</a>;
<a name="l01071"></a><a class="code" href="unioncvmx__npi__base__addr__outputx.html#a08337d51e12e0c62e1d1c7deb44e0a5e">01071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html">cvmx_npi_base_addr_outputx_s</a>   <a class="code" href="unioncvmx__npi__base__addr__outputx.html#a08337d51e12e0c62e1d1c7deb44e0a5e">cn31xx</a>;
<a name="l01072"></a><a class="code" href="unioncvmx__npi__base__addr__outputx.html#aa1b633381fb0f7f2c5608aed4c1634ec">01072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html">cvmx_npi_base_addr_outputx_s</a>   <a class="code" href="unioncvmx__npi__base__addr__outputx.html#aa1b633381fb0f7f2c5608aed4c1634ec">cn38xx</a>;
<a name="l01073"></a><a class="code" href="unioncvmx__npi__base__addr__outputx.html#af7cb913a32f7d2c75043b8bd1f9b783b">01073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html">cvmx_npi_base_addr_outputx_s</a>   <a class="code" href="unioncvmx__npi__base__addr__outputx.html#af7cb913a32f7d2c75043b8bd1f9b783b">cn38xxp2</a>;
<a name="l01074"></a><a class="code" href="unioncvmx__npi__base__addr__outputx.html#a1aa04ea7a5e40e9f2fe7e68e6912e25c">01074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html">cvmx_npi_base_addr_outputx_s</a>   <a class="code" href="unioncvmx__npi__base__addr__outputx.html#a1aa04ea7a5e40e9f2fe7e68e6912e25c">cn50xx</a>;
<a name="l01075"></a><a class="code" href="unioncvmx__npi__base__addr__outputx.html#a894e9527bb2c6abdfb0bb5bc6569ce24">01075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html">cvmx_npi_base_addr_outputx_s</a>   <a class="code" href="unioncvmx__npi__base__addr__outputx.html#a894e9527bb2c6abdfb0bb5bc6569ce24">cn58xx</a>;
<a name="l01076"></a><a class="code" href="unioncvmx__npi__base__addr__outputx.html#a7b0836491dec66026f0c3584c2e6fef5">01076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__base__addr__outputx_1_1cvmx__npi__base__addr__outputx__s.html">cvmx_npi_base_addr_outputx_s</a>   <a class="code" href="unioncvmx__npi__base__addr__outputx.html#a7b0836491dec66026f0c3584c2e6fef5">cn58xxp1</a>;
<a name="l01077"></a>01077 };
<a name="l01078"></a><a class="code" href="cvmx-npi-defs_8h.html#a3f1cfdfde2abcc76b344e3f53edf266d">01078</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__base__addr__outputx.html" title="cvmx_npi_base_addr_output#">cvmx_npi_base_addr_outputx</a> <a class="code" href="unioncvmx__npi__base__addr__outputx.html" title="cvmx_npi_base_addr_output#">cvmx_npi_base_addr_outputx_t</a>;
<a name="l01079"></a>01079 <span class="comment"></span>
<a name="l01080"></a>01080 <span class="comment">/**</span>
<a name="l01081"></a>01081 <span class="comment"> * cvmx_npi_bist_status</span>
<a name="l01082"></a>01082 <span class="comment"> *</span>
<a name="l01083"></a>01083 <span class="comment"> * NPI_BIST_STATUS = NPI&apos;s BIST Status Register</span>
<a name="l01084"></a>01084 <span class="comment"> *</span>
<a name="l01085"></a>01085 <span class="comment"> * Results from BIST runs of NPI&apos;s memories.</span>
<a name="l01086"></a>01086 <span class="comment"> */</span>
<a name="l01087"></a><a class="code" href="unioncvmx__npi__bist__status.html">01087</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__bist__status.html" title="cvmx_npi_bist_status">cvmx_npi_bist_status</a> {
<a name="l01088"></a><a class="code" href="unioncvmx__npi__bist__status.html#ab45c1da30110492ee737b98b79e7d202">01088</a>     uint64_t <a class="code" href="unioncvmx__npi__bist__status.html#ab45c1da30110492ee737b98b79e7d202">u64</a>;
<a name="l01089"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html">01089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html">cvmx_npi_bist_status_s</a> {
<a name="l01090"></a>01090 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01091"></a>01091 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ab6b2742d9cc41362a9b036c20c4428a9">reserved_20_63</a>               : 44;
<a name="l01092"></a>01092     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a7f40c1e83107c51135075ce4dd01f2f9">csr_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the csr_fifo */</span>
<a name="l01093"></a>01093     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a13df3e53d4d5f05496ac628cbbf0a20d">dif_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the dif_fifo */</span>
<a name="l01094"></a>01094     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a693e959909bdd8604f3b6a948fd73ca0">rdp_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the rdp_fifo */</span>
<a name="l01095"></a>01095     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a3f6bfb5770008ac6556193bf9cb02ef4">pcnc_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pcn_cnt_fifo */</span>
<a name="l01096"></a>01096     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a81a8c8f6ff9d634336673d2129213e0b">pcn_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pcn_fifo */</span>
<a name="l01097"></a>01097     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#afbef1a649d5c1740e24c0ee06fdb82da">rdn_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the rdn_fifo */</span>
<a name="l01098"></a>01098     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a3f43d9c54576ae3fe1ca35a6c7d68087">pcac_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pca_cmd_fifo */</span>
<a name="l01099"></a>01099     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ae149b0d116478b5e68265dd37567afca">pcad_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pca_data_fifo */</span>
<a name="l01100"></a>01100     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#acad1941ea1517aa0fbcb5bb5602cb6cf">rdnl_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the rdn_length_fifo */</span>
<a name="l01101"></a>01101     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a72cb365363210d07bff19bc88d2dbfb2">pgf_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pgf_fifo */</span>
<a name="l01102"></a>01102     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a4908d96d21679bd7b1ed45bed7250ba2">pig_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pig_fifo */</span>
<a name="l01103"></a>01103     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ab69bfbbaaba702bb4d4f494a5eea39fc">pof0_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pof0_fifo */</span>
<a name="l01104"></a>01104     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a0247685f20d81e9ef6f50f0ee4118ffc">pof1_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pof1_fifo */</span>
<a name="l01105"></a>01105     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#aa22c5a53c78678127fa9e31838df879c">pof2_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pof2_fifo */</span>
<a name="l01106"></a>01106     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a2c31e7bf381494ed867f8a2e0902a99f">pof3_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pof3_fifo */</span>
<a name="l01107"></a>01107     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a54a476e1c19bb85d206a3d09ae1c36c7">pos_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pos_fifo */</span>
<a name="l01108"></a>01108     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a6728bb88bcece18191fd284a19a85b54">nus_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the nus_fifo */</span>
<a name="l01109"></a>01109     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a79db6905c12c2a94d718637ce88dd7c5">dob_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the dob_fifo */</span>
<a name="l01110"></a>01110     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ac3baaf7325b572431202dc59e7e426ea">pdf_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pdf_fifo */</span>
<a name="l01111"></a>01111     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ae5034f0c658f4dbf2b542acd1e910814">dpi_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the dpi_fifo */</span>
<a name="l01112"></a>01112 <span class="preprocessor">#else</span>
<a name="l01113"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ae5034f0c658f4dbf2b542acd1e910814">01113</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ae5034f0c658f4dbf2b542acd1e910814">dpi_bs</a>                       : 1;
<a name="l01114"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ac3baaf7325b572431202dc59e7e426ea">01114</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ac3baaf7325b572431202dc59e7e426ea">pdf_bs</a>                       : 1;
<a name="l01115"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a79db6905c12c2a94d718637ce88dd7c5">01115</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a79db6905c12c2a94d718637ce88dd7c5">dob_bs</a>                       : 1;
<a name="l01116"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a6728bb88bcece18191fd284a19a85b54">01116</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a6728bb88bcece18191fd284a19a85b54">nus_bs</a>                       : 1;
<a name="l01117"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a54a476e1c19bb85d206a3d09ae1c36c7">01117</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a54a476e1c19bb85d206a3d09ae1c36c7">pos_bs</a>                       : 1;
<a name="l01118"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a2c31e7bf381494ed867f8a2e0902a99f">01118</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a2c31e7bf381494ed867f8a2e0902a99f">pof3_bs</a>                      : 1;
<a name="l01119"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#aa22c5a53c78678127fa9e31838df879c">01119</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#aa22c5a53c78678127fa9e31838df879c">pof2_bs</a>                      : 1;
<a name="l01120"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a0247685f20d81e9ef6f50f0ee4118ffc">01120</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a0247685f20d81e9ef6f50f0ee4118ffc">pof1_bs</a>                      : 1;
<a name="l01121"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ab69bfbbaaba702bb4d4f494a5eea39fc">01121</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ab69bfbbaaba702bb4d4f494a5eea39fc">pof0_bs</a>                      : 1;
<a name="l01122"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a4908d96d21679bd7b1ed45bed7250ba2">01122</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a4908d96d21679bd7b1ed45bed7250ba2">pig_bs</a>                       : 1;
<a name="l01123"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a72cb365363210d07bff19bc88d2dbfb2">01123</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a72cb365363210d07bff19bc88d2dbfb2">pgf_bs</a>                       : 1;
<a name="l01124"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#acad1941ea1517aa0fbcb5bb5602cb6cf">01124</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#acad1941ea1517aa0fbcb5bb5602cb6cf">rdnl_bs</a>                      : 1;
<a name="l01125"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ae149b0d116478b5e68265dd37567afca">01125</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ae149b0d116478b5e68265dd37567afca">pcad_bs</a>                      : 1;
<a name="l01126"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a3f43d9c54576ae3fe1ca35a6c7d68087">01126</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a3f43d9c54576ae3fe1ca35a6c7d68087">pcac_bs</a>                      : 1;
<a name="l01127"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#afbef1a649d5c1740e24c0ee06fdb82da">01127</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#afbef1a649d5c1740e24c0ee06fdb82da">rdn_bs</a>                       : 1;
<a name="l01128"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a81a8c8f6ff9d634336673d2129213e0b">01128</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a81a8c8f6ff9d634336673d2129213e0b">pcn_bs</a>                       : 1;
<a name="l01129"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a3f6bfb5770008ac6556193bf9cb02ef4">01129</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a3f6bfb5770008ac6556193bf9cb02ef4">pcnc_bs</a>                      : 1;
<a name="l01130"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a693e959909bdd8604f3b6a948fd73ca0">01130</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a693e959909bdd8604f3b6a948fd73ca0">rdp_bs</a>                       : 1;
<a name="l01131"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a13df3e53d4d5f05496ac628cbbf0a20d">01131</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a13df3e53d4d5f05496ac628cbbf0a20d">dif_bs</a>                       : 1;
<a name="l01132"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a7f40c1e83107c51135075ce4dd01f2f9">01132</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#a7f40c1e83107c51135075ce4dd01f2f9">csr_bs</a>                       : 1;
<a name="l01133"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ab6b2742d9cc41362a9b036c20c4428a9">01133</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html#ab6b2742d9cc41362a9b036c20c4428a9">reserved_20_63</a>               : 44;
<a name="l01134"></a>01134 <span class="preprocessor">#endif</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__bist__status.html#a6ff128c02b86c1a2feb36d14608bde52">s</a>;
<a name="l01136"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html">01136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html">cvmx_npi_bist_status_cn30xx</a> {
<a name="l01137"></a>01137 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01138"></a>01138 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a529fdd9e266f4574a0a8895044a796f6">reserved_20_63</a>               : 44;
<a name="l01139"></a>01139     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a86987a3aace81b9d878971d7947de638">csr_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the csr_fifo */</span>
<a name="l01140"></a>01140     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a2ac8082c7926be915ced7ad87dfeb76c">dif_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the dif_fifo */</span>
<a name="l01141"></a>01141     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a8c89d86a8d6d7f2d854d4ef69efb4685">rdp_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the rdp_fifo */</span>
<a name="l01142"></a>01142     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#abf4ce5e2e46826b49639f6c8dee7e4ec">pcnc_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pcn_cnt_fifo */</span>
<a name="l01143"></a>01143     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a1bf01f6f17f50837779002799f807842">pcn_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pcn_fifo */</span>
<a name="l01144"></a>01144     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a75f6b4a0947d4d4c1a5c0f4ead822c7e">rdn_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the rdn_fifo */</span>
<a name="l01145"></a>01145     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#acf82ff3230452ed4938acb0aebf77ec7">pcac_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pca_cmd_fifo */</span>
<a name="l01146"></a>01146     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a4b2e0e60f811d608c3bc0d9901df7e4d">pcad_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pca_data_fifo */</span>
<a name="l01147"></a>01147     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#ae9857179994457393433ef57ae0d9781">rdnl_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the rdn_length_fifo */</span>
<a name="l01148"></a>01148     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a958600080a3390b1c795eb57d32cf4b8">pgf_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pgf_fifo */</span>
<a name="l01149"></a>01149     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a20761cbf08a97ec7a683cad3418d59a6">pig_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pig_fifo */</span>
<a name="l01150"></a>01150     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a3a6ea8d94152004e0cd336a27cb9e8e9">pof0_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pof0_fifo */</span>
<a name="l01151"></a>01151     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a27e5698d9ea23498eb6156f575fbbcfe">reserved_5_7</a>                 : 3;
<a name="l01152"></a>01152     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a2ed5bca003766b05f17d4878bffb007a">pos_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pos_fifo */</span>
<a name="l01153"></a>01153     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a9df042d983e52b063dc6b6387025be86">nus_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the nus_fifo */</span>
<a name="l01154"></a>01154     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a5222a65b047fdf4c4e141003670199d0">dob_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the dob_fifo */</span>
<a name="l01155"></a>01155     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#aa7e31b218e0d4b63291305832ad68895">pdf_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pdf_fifo */</span>
<a name="l01156"></a>01156     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a275c8c3cc524c30188dd84e0a4f5f0be">dpi_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the dpi_fifo */</span>
<a name="l01157"></a>01157 <span class="preprocessor">#else</span>
<a name="l01158"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a275c8c3cc524c30188dd84e0a4f5f0be">01158</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a275c8c3cc524c30188dd84e0a4f5f0be">dpi_bs</a>                       : 1;
<a name="l01159"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#aa7e31b218e0d4b63291305832ad68895">01159</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#aa7e31b218e0d4b63291305832ad68895">pdf_bs</a>                       : 1;
<a name="l01160"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a5222a65b047fdf4c4e141003670199d0">01160</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a5222a65b047fdf4c4e141003670199d0">dob_bs</a>                       : 1;
<a name="l01161"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a9df042d983e52b063dc6b6387025be86">01161</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a9df042d983e52b063dc6b6387025be86">nus_bs</a>                       : 1;
<a name="l01162"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a2ed5bca003766b05f17d4878bffb007a">01162</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a2ed5bca003766b05f17d4878bffb007a">pos_bs</a>                       : 1;
<a name="l01163"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a27e5698d9ea23498eb6156f575fbbcfe">01163</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a27e5698d9ea23498eb6156f575fbbcfe">reserved_5_7</a>                 : 3;
<a name="l01164"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a3a6ea8d94152004e0cd336a27cb9e8e9">01164</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a3a6ea8d94152004e0cd336a27cb9e8e9">pof0_bs</a>                      : 1;
<a name="l01165"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a20761cbf08a97ec7a683cad3418d59a6">01165</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a20761cbf08a97ec7a683cad3418d59a6">pig_bs</a>                       : 1;
<a name="l01166"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a958600080a3390b1c795eb57d32cf4b8">01166</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a958600080a3390b1c795eb57d32cf4b8">pgf_bs</a>                       : 1;
<a name="l01167"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#ae9857179994457393433ef57ae0d9781">01167</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#ae9857179994457393433ef57ae0d9781">rdnl_bs</a>                      : 1;
<a name="l01168"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a4b2e0e60f811d608c3bc0d9901df7e4d">01168</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a4b2e0e60f811d608c3bc0d9901df7e4d">pcad_bs</a>                      : 1;
<a name="l01169"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#acf82ff3230452ed4938acb0aebf77ec7">01169</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#acf82ff3230452ed4938acb0aebf77ec7">pcac_bs</a>                      : 1;
<a name="l01170"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a75f6b4a0947d4d4c1a5c0f4ead822c7e">01170</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a75f6b4a0947d4d4c1a5c0f4ead822c7e">rdn_bs</a>                       : 1;
<a name="l01171"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a1bf01f6f17f50837779002799f807842">01171</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a1bf01f6f17f50837779002799f807842">pcn_bs</a>                       : 1;
<a name="l01172"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#abf4ce5e2e46826b49639f6c8dee7e4ec">01172</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#abf4ce5e2e46826b49639f6c8dee7e4ec">pcnc_bs</a>                      : 1;
<a name="l01173"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a8c89d86a8d6d7f2d854d4ef69efb4685">01173</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a8c89d86a8d6d7f2d854d4ef69efb4685">rdp_bs</a>                       : 1;
<a name="l01174"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a2ac8082c7926be915ced7ad87dfeb76c">01174</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a2ac8082c7926be915ced7ad87dfeb76c">dif_bs</a>                       : 1;
<a name="l01175"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a86987a3aace81b9d878971d7947de638">01175</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a86987a3aace81b9d878971d7947de638">csr_bs</a>                       : 1;
<a name="l01176"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a529fdd9e266f4574a0a8895044a796f6">01176</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn30xx.html#a529fdd9e266f4574a0a8895044a796f6">reserved_20_63</a>               : 44;
<a name="l01177"></a>01177 <span class="preprocessor">#endif</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__bist__status.html#acedbdf0e6f5747f30a2a25a7d6180073">cn30xx</a>;
<a name="l01179"></a><a class="code" href="unioncvmx__npi__bist__status.html#adecf442443c0741ac822b05f2d74f5b9">01179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html">cvmx_npi_bist_status_s</a>         <a class="code" href="unioncvmx__npi__bist__status.html#adecf442443c0741ac822b05f2d74f5b9">cn31xx</a>;
<a name="l01180"></a><a class="code" href="unioncvmx__npi__bist__status.html#a81f1249425ce75d1f0e6dd007830766d">01180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html">cvmx_npi_bist_status_s</a>         <a class="code" href="unioncvmx__npi__bist__status.html#a81f1249425ce75d1f0e6dd007830766d">cn38xx</a>;
<a name="l01181"></a><a class="code" href="unioncvmx__npi__bist__status.html#afbd101ac1c96ebd798578ef3dc93bc25">01181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html">cvmx_npi_bist_status_s</a>         <a class="code" href="unioncvmx__npi__bist__status.html#afbd101ac1c96ebd798578ef3dc93bc25">cn38xxp2</a>;
<a name="l01182"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html">01182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html">cvmx_npi_bist_status_cn50xx</a> {
<a name="l01183"></a>01183 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a50d1f341ee26ad6ddbac5f975f9dfe99">reserved_20_63</a>               : 44;
<a name="l01185"></a>01185     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a55b460e517c5a02e6081f264213c5920">csr_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the csr_fifo */</span>
<a name="l01186"></a>01186     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a53ab21d3b04badccaaf257fdbed51579">dif_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the dif_fifo */</span>
<a name="l01187"></a>01187     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a3491215da4f5cf290af4ca53e2a0abf3">rdp_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the rdp_fifo */</span>
<a name="l01188"></a>01188     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a8113ab912d0ea8fd3aad9646f9cfa6a7">pcnc_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pcn_cnt_fifo */</span>
<a name="l01189"></a>01189     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a7406ac6849bd4783358b9c994a999ff7">pcn_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pcn_fifo */</span>
<a name="l01190"></a>01190     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a3d1b0c3598af1d3f85cb563af4b090dc">rdn_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the rdn_fifo */</span>
<a name="l01191"></a>01191     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a6f4b2810f45ec0fb4c99afbb0faa8c41">pcac_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pca_cmd_fifo */</span>
<a name="l01192"></a>01192     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a296fbe06e61bd486d7dd8e043bd694dd">pcad_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pca_data_fifo */</span>
<a name="l01193"></a>01193     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a686758a6c7b6907980e1869fc731cd71">rdnl_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the rdn_length_fifo */</span>
<a name="l01194"></a>01194     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a2914ac3aa7f930df6bfb40c8d0dcfca3">pgf_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pgf_fifo */</span>
<a name="l01195"></a>01195     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a3dc094550b94892de786bd5e1b9154f9">pig_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pig_fifo */</span>
<a name="l01196"></a>01196     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a84a58344a5e5ecc35e380feed2bb0ded">pof0_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pof0_fifo */</span>
<a name="l01197"></a>01197     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a7706f79d990c10c8ed1dbc83eea52e22">pof1_bs</a>                      : 1;  <span class="comment">/**&lt; BIST Status for the pof1_fifo */</span>
<a name="l01198"></a>01198     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a340f6327bb1edb7dc2958122b5b59e71">reserved_5_6</a>                 : 2;
<a name="l01199"></a>01199     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a205578abadba1ce408af1ccbc81da49a">pos_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pos_fifo */</span>
<a name="l01200"></a>01200     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a91d7b94caee15f260da336e58585238f">nus_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the nus_fifo */</span>
<a name="l01201"></a>01201     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a1a974c904bb3e75b5ec05f2d54c19cde">dob_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the dob_fifo */</span>
<a name="l01202"></a>01202     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#abb93402535f530eccb85c62fab2301d6">pdf_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the pdf_fifo */</span>
<a name="l01203"></a>01203     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#ac61138ccbc07e2858fd445113fcb6a35">dpi_bs</a>                       : 1;  <span class="comment">/**&lt; BIST Status for the dpi_fifo */</span>
<a name="l01204"></a>01204 <span class="preprocessor">#else</span>
<a name="l01205"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#ac61138ccbc07e2858fd445113fcb6a35">01205</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#ac61138ccbc07e2858fd445113fcb6a35">dpi_bs</a>                       : 1;
<a name="l01206"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#abb93402535f530eccb85c62fab2301d6">01206</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#abb93402535f530eccb85c62fab2301d6">pdf_bs</a>                       : 1;
<a name="l01207"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a1a974c904bb3e75b5ec05f2d54c19cde">01207</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a1a974c904bb3e75b5ec05f2d54c19cde">dob_bs</a>                       : 1;
<a name="l01208"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a91d7b94caee15f260da336e58585238f">01208</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a91d7b94caee15f260da336e58585238f">nus_bs</a>                       : 1;
<a name="l01209"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a205578abadba1ce408af1ccbc81da49a">01209</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a205578abadba1ce408af1ccbc81da49a">pos_bs</a>                       : 1;
<a name="l01210"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a340f6327bb1edb7dc2958122b5b59e71">01210</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a340f6327bb1edb7dc2958122b5b59e71">reserved_5_6</a>                 : 2;
<a name="l01211"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a7706f79d990c10c8ed1dbc83eea52e22">01211</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a7706f79d990c10c8ed1dbc83eea52e22">pof1_bs</a>                      : 1;
<a name="l01212"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a84a58344a5e5ecc35e380feed2bb0ded">01212</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a84a58344a5e5ecc35e380feed2bb0ded">pof0_bs</a>                      : 1;
<a name="l01213"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a3dc094550b94892de786bd5e1b9154f9">01213</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a3dc094550b94892de786bd5e1b9154f9">pig_bs</a>                       : 1;
<a name="l01214"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a2914ac3aa7f930df6bfb40c8d0dcfca3">01214</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a2914ac3aa7f930df6bfb40c8d0dcfca3">pgf_bs</a>                       : 1;
<a name="l01215"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a686758a6c7b6907980e1869fc731cd71">01215</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a686758a6c7b6907980e1869fc731cd71">rdnl_bs</a>                      : 1;
<a name="l01216"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a296fbe06e61bd486d7dd8e043bd694dd">01216</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a296fbe06e61bd486d7dd8e043bd694dd">pcad_bs</a>                      : 1;
<a name="l01217"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a6f4b2810f45ec0fb4c99afbb0faa8c41">01217</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a6f4b2810f45ec0fb4c99afbb0faa8c41">pcac_bs</a>                      : 1;
<a name="l01218"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a3d1b0c3598af1d3f85cb563af4b090dc">01218</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a3d1b0c3598af1d3f85cb563af4b090dc">rdn_bs</a>                       : 1;
<a name="l01219"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a7406ac6849bd4783358b9c994a999ff7">01219</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a7406ac6849bd4783358b9c994a999ff7">pcn_bs</a>                       : 1;
<a name="l01220"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a8113ab912d0ea8fd3aad9646f9cfa6a7">01220</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a8113ab912d0ea8fd3aad9646f9cfa6a7">pcnc_bs</a>                      : 1;
<a name="l01221"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a3491215da4f5cf290af4ca53e2a0abf3">01221</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a3491215da4f5cf290af4ca53e2a0abf3">rdp_bs</a>                       : 1;
<a name="l01222"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a53ab21d3b04badccaaf257fdbed51579">01222</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a53ab21d3b04badccaaf257fdbed51579">dif_bs</a>                       : 1;
<a name="l01223"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a55b460e517c5a02e6081f264213c5920">01223</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a55b460e517c5a02e6081f264213c5920">csr_bs</a>                       : 1;
<a name="l01224"></a><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a50d1f341ee26ad6ddbac5f975f9dfe99">01224</a>     uint64_t <a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__cn50xx.html#a50d1f341ee26ad6ddbac5f975f9dfe99">reserved_20_63</a>               : 44;
<a name="l01225"></a>01225 <span class="preprocessor">#endif</span>
<a name="l01226"></a>01226 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__bist__status.html#aa2376b3932342958084a178af187001c">cn50xx</a>;
<a name="l01227"></a><a class="code" href="unioncvmx__npi__bist__status.html#a8ffad33a275977b0c39dacb5c2ee07ce">01227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html">cvmx_npi_bist_status_s</a>         <a class="code" href="unioncvmx__npi__bist__status.html#a8ffad33a275977b0c39dacb5c2ee07ce">cn58xx</a>;
<a name="l01228"></a><a class="code" href="unioncvmx__npi__bist__status.html#a6bad34af3e7be35394dcf18b8085fe0a">01228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__bist__status_1_1cvmx__npi__bist__status__s.html">cvmx_npi_bist_status_s</a>         <a class="code" href="unioncvmx__npi__bist__status.html#a6bad34af3e7be35394dcf18b8085fe0a">cn58xxp1</a>;
<a name="l01229"></a>01229 };
<a name="l01230"></a><a class="code" href="cvmx-npi-defs_8h.html#a994f3c1223c54edc547424f780a75c5e">01230</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__bist__status.html" title="cvmx_npi_bist_status">cvmx_npi_bist_status</a> <a class="code" href="unioncvmx__npi__bist__status.html" title="cvmx_npi_bist_status">cvmx_npi_bist_status_t</a>;
<a name="l01231"></a>01231 <span class="comment"></span>
<a name="l01232"></a>01232 <span class="comment">/**</span>
<a name="l01233"></a>01233 <span class="comment"> * cvmx_npi_buff_size_output#</span>
<a name="l01234"></a>01234 <span class="comment"> *</span>
<a name="l01235"></a>01235 <span class="comment"> * NPI_BUFF_SIZE_OUTPUT0 = NPI&apos;s D/I Buffer Sizes For Output 0</span>
<a name="l01236"></a>01236 <span class="comment"> *</span>
<a name="l01237"></a>01237 <span class="comment"> * The size in bytes of the Data Bufffer and Information Buffer for output 0.</span>
<a name="l01238"></a>01238 <span class="comment"> */</span>
<a name="l01239"></a><a class="code" href="unioncvmx__npi__buff__size__outputx.html">01239</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__buff__size__outputx.html" title="cvmx_npi_buff_size_output#">cvmx_npi_buff_size_outputx</a> {
<a name="l01240"></a><a class="code" href="unioncvmx__npi__buff__size__outputx.html#ad88d86cb471cdcdeaa9419927a110b58">01240</a>     uint64_t <a class="code" href="unioncvmx__npi__buff__size__outputx.html#ad88d86cb471cdcdeaa9419927a110b58">u64</a>;
<a name="l01241"></a><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html">01241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html">cvmx_npi_buff_size_outputx_s</a> {
<a name="l01242"></a>01242 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html#aa96663061d63661c30ae6175498caf88">reserved_23_63</a>               : 41;
<a name="l01244"></a>01244     uint64_t <a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html#a0cba97f870e6d61fa2bca8b1c0f12442">isize</a>                        : 7;  <span class="comment">/**&lt; The number of bytes to move to the Info-Pointer</span>
<a name="l01245"></a>01245 <span class="comment">                                                         from the front of the packet.</span>
<a name="l01246"></a>01246 <span class="comment">                                                         Legal values are 0-120. */</span>
<a name="l01247"></a>01247     uint64_t <a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html#a43c5c546b3a8271ecdc5e7509e3e4135">bsize</a>                        : 16; <span class="comment">/**&lt; The size in bytes of the area pointed to by</span>
<a name="l01248"></a>01248 <span class="comment">                                                         buffer pointer for output packet data. */</span>
<a name="l01249"></a>01249 <span class="preprocessor">#else</span>
<a name="l01250"></a><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html#a43c5c546b3a8271ecdc5e7509e3e4135">01250</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html#a43c5c546b3a8271ecdc5e7509e3e4135">bsize</a>                        : 16;
<a name="l01251"></a><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html#a0cba97f870e6d61fa2bca8b1c0f12442">01251</a>     uint64_t <a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html#a0cba97f870e6d61fa2bca8b1c0f12442">isize</a>                        : 7;
<a name="l01252"></a><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html#aa96663061d63661c30ae6175498caf88">01252</a>     uint64_t <a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html#aa96663061d63661c30ae6175498caf88">reserved_23_63</a>               : 41;
<a name="l01253"></a>01253 <span class="preprocessor">#endif</span>
<a name="l01254"></a>01254 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__buff__size__outputx.html#a402119dd672fb910d861f95315d696b6">s</a>;
<a name="l01255"></a><a class="code" href="unioncvmx__npi__buff__size__outputx.html#ac64ca07208685f98575f589582f0c5b8">01255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html">cvmx_npi_buff_size_outputx_s</a>   <a class="code" href="unioncvmx__npi__buff__size__outputx.html#ac64ca07208685f98575f589582f0c5b8">cn30xx</a>;
<a name="l01256"></a><a class="code" href="unioncvmx__npi__buff__size__outputx.html#a9702e82d7a8daad975e904b410b0a294">01256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html">cvmx_npi_buff_size_outputx_s</a>   <a class="code" href="unioncvmx__npi__buff__size__outputx.html#a9702e82d7a8daad975e904b410b0a294">cn31xx</a>;
<a name="l01257"></a><a class="code" href="unioncvmx__npi__buff__size__outputx.html#a5fbb04bbea6aadb483185ecc8d045a94">01257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html">cvmx_npi_buff_size_outputx_s</a>   <a class="code" href="unioncvmx__npi__buff__size__outputx.html#a5fbb04bbea6aadb483185ecc8d045a94">cn38xx</a>;
<a name="l01258"></a><a class="code" href="unioncvmx__npi__buff__size__outputx.html#a53c3c5b331770df3f1c755d4058b1a1c">01258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html">cvmx_npi_buff_size_outputx_s</a>   <a class="code" href="unioncvmx__npi__buff__size__outputx.html#a53c3c5b331770df3f1c755d4058b1a1c">cn38xxp2</a>;
<a name="l01259"></a><a class="code" href="unioncvmx__npi__buff__size__outputx.html#a86c67ddb74f95961328b53f29871ecb5">01259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html">cvmx_npi_buff_size_outputx_s</a>   <a class="code" href="unioncvmx__npi__buff__size__outputx.html#a86c67ddb74f95961328b53f29871ecb5">cn50xx</a>;
<a name="l01260"></a><a class="code" href="unioncvmx__npi__buff__size__outputx.html#a26e2968f65759fb184c33c1cc1324233">01260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html">cvmx_npi_buff_size_outputx_s</a>   <a class="code" href="unioncvmx__npi__buff__size__outputx.html#a26e2968f65759fb184c33c1cc1324233">cn58xx</a>;
<a name="l01261"></a><a class="code" href="unioncvmx__npi__buff__size__outputx.html#a83650d0bd81900f3e31e5a1ac3f3b9d6">01261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__buff__size__outputx_1_1cvmx__npi__buff__size__outputx__s.html">cvmx_npi_buff_size_outputx_s</a>   <a class="code" href="unioncvmx__npi__buff__size__outputx.html#a83650d0bd81900f3e31e5a1ac3f3b9d6">cn58xxp1</a>;
<a name="l01262"></a>01262 };
<a name="l01263"></a><a class="code" href="cvmx-npi-defs_8h.html#a120d33bae18552e9e8000de58524b0e5">01263</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__buff__size__outputx.html" title="cvmx_npi_buff_size_output#">cvmx_npi_buff_size_outputx</a> <a class="code" href="unioncvmx__npi__buff__size__outputx.html" title="cvmx_npi_buff_size_output#">cvmx_npi_buff_size_outputx_t</a>;
<a name="l01264"></a>01264 <span class="comment"></span>
<a name="l01265"></a>01265 <span class="comment">/**</span>
<a name="l01266"></a>01266 <span class="comment"> * cvmx_npi_comp_ctl</span>
<a name="l01267"></a>01267 <span class="comment"> *</span>
<a name="l01268"></a>01268 <span class="comment"> * NPI_COMP_CTL = PCI Compensation Control</span>
<a name="l01269"></a>01269 <span class="comment"> *</span>
<a name="l01270"></a>01270 <span class="comment"> * PCI Compensation Control</span>
<a name="l01271"></a>01271 <span class="comment"> */</span>
<a name="l01272"></a><a class="code" href="unioncvmx__npi__comp__ctl.html">01272</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__comp__ctl.html" title="cvmx_npi_comp_ctl">cvmx_npi_comp_ctl</a> {
<a name="l01273"></a><a class="code" href="unioncvmx__npi__comp__ctl.html#aa82a65cea99ffa1b280eb7439a287ca5">01273</a>     uint64_t <a class="code" href="unioncvmx__npi__comp__ctl.html#aa82a65cea99ffa1b280eb7439a287ca5">u64</a>;
<a name="l01274"></a><a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html">01274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html">cvmx_npi_comp_ctl_s</a> {
<a name="l01275"></a>01275 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html#adf9cc01921cbcf776b9057478b8bcebf">reserved_10_63</a>               : 54;
<a name="l01277"></a>01277     uint64_t <a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html#a2ab52601ea4e442be548a51c92ce2bd3">pctl</a>                         : 5;  <span class="comment">/**&lt; Bypass value for PCTL */</span>
<a name="l01278"></a>01278     uint64_t <a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html#a75544d9d3540e93a9c70ebce8c07ef25">nctl</a>                         : 5;  <span class="comment">/**&lt; Bypass value for NCTL */</span>
<a name="l01279"></a>01279 <span class="preprocessor">#else</span>
<a name="l01280"></a><a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html#a75544d9d3540e93a9c70ebce8c07ef25">01280</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html#a75544d9d3540e93a9c70ebce8c07ef25">nctl</a>                         : 5;
<a name="l01281"></a><a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html#a2ab52601ea4e442be548a51c92ce2bd3">01281</a>     uint64_t <a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html#a2ab52601ea4e442be548a51c92ce2bd3">pctl</a>                         : 5;
<a name="l01282"></a><a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html#adf9cc01921cbcf776b9057478b8bcebf">01282</a>     uint64_t <a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html#adf9cc01921cbcf776b9057478b8bcebf">reserved_10_63</a>               : 54;
<a name="l01283"></a>01283 <span class="preprocessor">#endif</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__comp__ctl.html#a6251098ed630af453ea7d4edb26e4481">s</a>;
<a name="l01285"></a><a class="code" href="unioncvmx__npi__comp__ctl.html#a681e86319aa6d778dec1e7d2704e64a6">01285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html">cvmx_npi_comp_ctl_s</a>            <a class="code" href="unioncvmx__npi__comp__ctl.html#a681e86319aa6d778dec1e7d2704e64a6">cn50xx</a>;
<a name="l01286"></a><a class="code" href="unioncvmx__npi__comp__ctl.html#ae0347efd268157a71fdbf4d84a16bf11">01286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html">cvmx_npi_comp_ctl_s</a>            <a class="code" href="unioncvmx__npi__comp__ctl.html#ae0347efd268157a71fdbf4d84a16bf11">cn58xx</a>;
<a name="l01287"></a><a class="code" href="unioncvmx__npi__comp__ctl.html#a95e3d41068da351d82f766cbe997dd17">01287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__comp__ctl_1_1cvmx__npi__comp__ctl__s.html">cvmx_npi_comp_ctl_s</a>            <a class="code" href="unioncvmx__npi__comp__ctl.html#a95e3d41068da351d82f766cbe997dd17">cn58xxp1</a>;
<a name="l01288"></a>01288 };
<a name="l01289"></a><a class="code" href="cvmx-npi-defs_8h.html#ad1d6a2e8603d728bd789f0f7803823ef">01289</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__comp__ctl.html" title="cvmx_npi_comp_ctl">cvmx_npi_comp_ctl</a> <a class="code" href="unioncvmx__npi__comp__ctl.html" title="cvmx_npi_comp_ctl">cvmx_npi_comp_ctl_t</a>;
<a name="l01290"></a>01290 <span class="comment"></span>
<a name="l01291"></a>01291 <span class="comment">/**</span>
<a name="l01292"></a>01292 <span class="comment"> * cvmx_npi_ctl_status</span>
<a name="l01293"></a>01293 <span class="comment"> *</span>
<a name="l01294"></a>01294 <span class="comment"> * NPI_CTL_STATUS = NPI&apos;s Control Status Register</span>
<a name="l01295"></a>01295 <span class="comment"> *</span>
<a name="l01296"></a>01296 <span class="comment"> * Contains control ans status for NPI.</span>
<a name="l01297"></a>01297 <span class="comment"> * Writes to this register are not ordered with writes/reads to the PCI Memory space.</span>
<a name="l01298"></a>01298 <span class="comment"> * To ensure that a write has completed the user must read the register before</span>
<a name="l01299"></a>01299 <span class="comment"> * making an access(i.e. PCI memory space) that requires the value of this register to be updated.</span>
<a name="l01300"></a>01300 <span class="comment"> */</span>
<a name="l01301"></a><a class="code" href="unioncvmx__npi__ctl__status.html">01301</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__ctl__status.html" title="cvmx_npi_ctl_status">cvmx_npi_ctl_status</a> {
<a name="l01302"></a><a class="code" href="unioncvmx__npi__ctl__status.html#a95a870a4e4df0b78c2b324dffd892a32">01302</a>     uint64_t <a class="code" href="unioncvmx__npi__ctl__status.html#a95a870a4e4df0b78c2b324dffd892a32">u64</a>;
<a name="l01303"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html">01303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html">cvmx_npi_ctl_status_s</a> {
<a name="l01304"></a>01304 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01305"></a>01305 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a7bb544fadab78d4d20db48689e719c49">reserved_63_63</a>               : 1;
<a name="l01306"></a>01306     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a36164b74e4b68c80f6f2e8f2b0962289">chip_rev</a>                     : 8;  <span class="comment">/**&lt; The revision of the N3. */</span>
<a name="l01307"></a>01307     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a2e7eb966023fd1f4125494130913059a">dis_pniw</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; access from the PNI Window</span>
<a name="l01308"></a>01308 <span class="comment">                                                         Registers are disabled. */</span>
<a name="l01309"></a>01309     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#abbe5b8a5a8e521f4f556c05f5d0f10de">out3_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the output3 engine is enabled.</span>
<a name="l01310"></a>01310 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01311"></a>01311 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01312"></a>01312     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ace0c7054102ad038c280172c7b71e07b">out2_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the output2 engine is enabled.</span>
<a name="l01313"></a>01313 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01314"></a>01314 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01315"></a>01315     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#aeff233874736f7d09bb5e4a78caa7697">out1_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the output1 engine is enabled.</span>
<a name="l01316"></a>01316 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01317"></a>01317 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01318"></a>01318     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#aff05ccec6deaec6a7a5c46cd9a61ca06">out0_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the output0 engine is enabled.</span>
<a name="l01319"></a>01319 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01320"></a>01320 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01321"></a>01321     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a6cf5231b733d68132fac916e93dbd519">ins3_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the gather3 engine is enabled.</span>
<a name="l01322"></a>01322 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01323"></a>01323 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01324"></a>01324     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ab4b2b3b05397c3e4d707391f5dbb0222">ins2_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the gather2 engine is enabled.</span>
<a name="l01325"></a>01325 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01326"></a>01326 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01327"></a>01327     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a8b033b58b9a76d2329d0372a712867c6">ins1_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the gather1 engine is enabled.</span>
<a name="l01328"></a>01328 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01329"></a>01329 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01330"></a>01330     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#aa45323ce9b5dcc3c83e4217377d9e414">ins0_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the gather0 engine is enabled.</span>
<a name="l01331"></a>01331 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01332"></a>01332 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01333"></a>01333     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a01c7398f0c4ab409d2ab1320382c8dcd">ins3_64b</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the instructions read by the</span>
<a name="l01334"></a>01334 <span class="comment">                                                         gather3 engine are 64-Byte instructions, when</span>
<a name="l01335"></a>01335 <span class="comment">                                                         de-asserted &apos;0&apos; instructions are 32-byte. */</span>
<a name="l01336"></a>01336     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a10e559f4e2019dbcf50f226b8a4de051">ins2_64b</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the instructions read by the</span>
<a name="l01337"></a>01337 <span class="comment">                                                         gather2 engine are 64-Byte instructions, when</span>
<a name="l01338"></a>01338 <span class="comment">                                                         de-asserted &apos;0&apos; instructions are 32-byte. */</span>
<a name="l01339"></a>01339     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a059e3711953f01ad9a9d08f43f972490">ins1_64b</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the instructions read by the</span>
<a name="l01340"></a>01340 <span class="comment">                                                         gather1 engine are 64-Byte instructions, when</span>
<a name="l01341"></a>01341 <span class="comment">                                                         de-asserted &apos;0&apos; instructions are 32-byte. */</span>
<a name="l01342"></a>01342     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ae81c0bce0165c575f4247d5c695d4169">ins0_64b</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the instructions read by the</span>
<a name="l01343"></a>01343 <span class="comment">                                                         gather0 engine are 64-Byte instructions, when</span>
<a name="l01344"></a>01344 <span class="comment">                                                         de-asserted &apos;0&apos; instructions are 32-byte. */</span>
<a name="l01345"></a>01345     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a9831caef4ac79e86e02e68f1d726c34c">pci_wdis</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; disables access to registers in</span>
<a name="l01346"></a>01346 <span class="comment">                                                         PNI address range 0x1000 - 0x17FF from the PCI. */</span>
<a name="l01347"></a>01347     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ac049003ad1d7d8e8f291378bd3ddcedf">wait_com</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; casues the NPI to wait for a commit</span>
<a name="l01348"></a>01348 <span class="comment">                                                         from the L2C before sending additional access to</span>
<a name="l01349"></a>01349 <span class="comment">                                                         the L2C from the PCI. */</span>
<a name="l01350"></a>01350     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a2f54c9b670b5c02636ed0f02e9b4c217">reserved_37_39</a>               : 3;
<a name="l01351"></a>01351     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ae5012ebc9221516393c5efed11cc081b">max_word</a>                     : 5;  <span class="comment">/**&lt; The maximum number of words to merge into a single</span>
<a name="l01352"></a>01352 <span class="comment">                                                         write operation from the PPs to the PCI. Legal</span>
<a name="l01353"></a>01353 <span class="comment">                                                         values are 1 to 32, where a &apos;0&apos; is treated as 32. */</span>
<a name="l01354"></a>01354     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a30e4a7d77e861948667f62323c215a70">reserved_10_31</a>               : 22;
<a name="l01355"></a>01355     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a6bfc30e61188b782d7e5565a3b78e96b">timer</a>                        : 10; <span class="comment">/**&lt; When the NPI starts a PP to PCI write it will wait</span>
<a name="l01356"></a>01356 <span class="comment">                                                         no longer than the value of TIMER in eclks to</span>
<a name="l01357"></a>01357 <span class="comment">                                                         merge additional writes from the PPs into 1</span>
<a name="l01358"></a>01358 <span class="comment">                                                         large write. The values for this field is 1 to</span>
<a name="l01359"></a>01359 <span class="comment">                                                         1024 where a value of &apos;0&apos; is treated as 1024. */</span>
<a name="l01360"></a>01360 <span class="preprocessor">#else</span>
<a name="l01361"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a6bfc30e61188b782d7e5565a3b78e96b">01361</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a6bfc30e61188b782d7e5565a3b78e96b">timer</a>                        : 10;
<a name="l01362"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a30e4a7d77e861948667f62323c215a70">01362</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a30e4a7d77e861948667f62323c215a70">reserved_10_31</a>               : 22;
<a name="l01363"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ae5012ebc9221516393c5efed11cc081b">01363</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ae5012ebc9221516393c5efed11cc081b">max_word</a>                     : 5;
<a name="l01364"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a2f54c9b670b5c02636ed0f02e9b4c217">01364</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a2f54c9b670b5c02636ed0f02e9b4c217">reserved_37_39</a>               : 3;
<a name="l01365"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ac049003ad1d7d8e8f291378bd3ddcedf">01365</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ac049003ad1d7d8e8f291378bd3ddcedf">wait_com</a>                     : 1;
<a name="l01366"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a9831caef4ac79e86e02e68f1d726c34c">01366</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a9831caef4ac79e86e02e68f1d726c34c">pci_wdis</a>                     : 1;
<a name="l01367"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ae81c0bce0165c575f4247d5c695d4169">01367</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ae81c0bce0165c575f4247d5c695d4169">ins0_64b</a>                     : 1;
<a name="l01368"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a059e3711953f01ad9a9d08f43f972490">01368</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a059e3711953f01ad9a9d08f43f972490">ins1_64b</a>                     : 1;
<a name="l01369"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a10e559f4e2019dbcf50f226b8a4de051">01369</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a10e559f4e2019dbcf50f226b8a4de051">ins2_64b</a>                     : 1;
<a name="l01370"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a01c7398f0c4ab409d2ab1320382c8dcd">01370</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a01c7398f0c4ab409d2ab1320382c8dcd">ins3_64b</a>                     : 1;
<a name="l01371"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#aa45323ce9b5dcc3c83e4217377d9e414">01371</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#aa45323ce9b5dcc3c83e4217377d9e414">ins0_enb</a>                     : 1;
<a name="l01372"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a8b033b58b9a76d2329d0372a712867c6">01372</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a8b033b58b9a76d2329d0372a712867c6">ins1_enb</a>                     : 1;
<a name="l01373"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ab4b2b3b05397c3e4d707391f5dbb0222">01373</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ab4b2b3b05397c3e4d707391f5dbb0222">ins2_enb</a>                     : 1;
<a name="l01374"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a6cf5231b733d68132fac916e93dbd519">01374</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a6cf5231b733d68132fac916e93dbd519">ins3_enb</a>                     : 1;
<a name="l01375"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#aff05ccec6deaec6a7a5c46cd9a61ca06">01375</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#aff05ccec6deaec6a7a5c46cd9a61ca06">out0_enb</a>                     : 1;
<a name="l01376"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#aeff233874736f7d09bb5e4a78caa7697">01376</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#aeff233874736f7d09bb5e4a78caa7697">out1_enb</a>                     : 1;
<a name="l01377"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ace0c7054102ad038c280172c7b71e07b">01377</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#ace0c7054102ad038c280172c7b71e07b">out2_enb</a>                     : 1;
<a name="l01378"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#abbe5b8a5a8e521f4f556c05f5d0f10de">01378</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#abbe5b8a5a8e521f4f556c05f5d0f10de">out3_enb</a>                     : 1;
<a name="l01379"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a2e7eb966023fd1f4125494130913059a">01379</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a2e7eb966023fd1f4125494130913059a">dis_pniw</a>                     : 1;
<a name="l01380"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a36164b74e4b68c80f6f2e8f2b0962289">01380</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a36164b74e4b68c80f6f2e8f2b0962289">chip_rev</a>                     : 8;
<a name="l01381"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a7bb544fadab78d4d20db48689e719c49">01381</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html#a7bb544fadab78d4d20db48689e719c49">reserved_63_63</a>               : 1;
<a name="l01382"></a>01382 <span class="preprocessor">#endif</span>
<a name="l01383"></a>01383 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__ctl__status.html#a87079fc46aa320180e2ac48d21ed9bd0">s</a>;
<a name="l01384"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html">01384</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html">cvmx_npi_ctl_status_cn30xx</a> {
<a name="l01385"></a>01385 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01386"></a>01386 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#aab5c0f5e769d49e565eef2d2b9290818">reserved_63_63</a>               : 1;
<a name="l01387"></a>01387     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a2b288059ca70ad04693e520d616d1ac7">chip_rev</a>                     : 8;  <span class="comment">/**&lt; The revision of the N3. */</span>
<a name="l01388"></a>01388     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a0ca900475e67f845cd3abb4133a252f8">dis_pniw</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; access from the PNI Window</span>
<a name="l01389"></a>01389 <span class="comment">                                                         Registers are disabled. */</span>
<a name="l01390"></a>01390     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#ac6fc55a29c30048b61669f45c68f8afe">reserved_51_53</a>               : 3;
<a name="l01391"></a>01391     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a62432e1dc92b3fc0e5b062cbf9559e7c">out0_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the output0 engine is enabled.</span>
<a name="l01392"></a>01392 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01393"></a>01393 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01394"></a>01394     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a3f6a033a09cd5f8022f489ed3bdf8fab">reserved_47_49</a>               : 3;
<a name="l01395"></a>01395     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#afe8b085e022bdcc11490c77490972477">ins0_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the gather0 engine is enabled.</span>
<a name="l01396"></a>01396 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01397"></a>01397 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01398"></a>01398     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#ababc02595ea94a57c30cde4b53020991">reserved_43_45</a>               : 3;
<a name="l01399"></a>01399     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#ab8fa4f21a2228cb084ddd1d22157ca1c">ins0_64b</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the instructions read by the</span>
<a name="l01400"></a>01400 <span class="comment">                                                         gather0 engine are 64-Byte instructions, when</span>
<a name="l01401"></a>01401 <span class="comment">                                                         de-asserted &apos;0&apos; instructions are 32-byte. */</span>
<a name="l01402"></a>01402     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#abe4bb8cbd74cce57bb009cd23bb1f2fb">pci_wdis</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; disables access to registers in</span>
<a name="l01403"></a>01403 <span class="comment">                                                         PNI address range 0x1000 - 0x17FF from the PCI. */</span>
<a name="l01404"></a>01404     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a6f55025e7ebfa827b4f41850d314a5ce">wait_com</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; casues the NPI to wait for a commit</span>
<a name="l01405"></a>01405 <span class="comment">                                                         from the L2C before sending additional access to</span>
<a name="l01406"></a>01406 <span class="comment">                                                         the L2C from the PCI. */</span>
<a name="l01407"></a>01407     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a2ac96f4030bdd59fa33a683ad7f4fef6">reserved_37_39</a>               : 3;
<a name="l01408"></a>01408     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a6befbd9216365bf37b014fb7ad686eba">max_word</a>                     : 5;  <span class="comment">/**&lt; The maximum number of words to merge into a single</span>
<a name="l01409"></a>01409 <span class="comment">                                                         write operation from the PPs to the PCI. Legal</span>
<a name="l01410"></a>01410 <span class="comment">                                                         values are 1 to 32, where a &apos;0&apos; is treated as 32. */</span>
<a name="l01411"></a>01411     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a2f57254e67e0480bd7e99b72ab4f7542">reserved_10_31</a>               : 22;
<a name="l01412"></a>01412     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a5f9b4da429dac1d3b11b9dd90871a859">timer</a>                        : 10; <span class="comment">/**&lt; When the NPI starts a PP to PCI write it will wait</span>
<a name="l01413"></a>01413 <span class="comment">                                                         no longer than the value of TIMER in eclks to</span>
<a name="l01414"></a>01414 <span class="comment">                                                         merge additional writes from the PPs into 1</span>
<a name="l01415"></a>01415 <span class="comment">                                                         large write. The values for this field is 1 to</span>
<a name="l01416"></a>01416 <span class="comment">                                                         1024 where a value of &apos;0&apos; is treated as 1024. */</span>
<a name="l01417"></a>01417 <span class="preprocessor">#else</span>
<a name="l01418"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a5f9b4da429dac1d3b11b9dd90871a859">01418</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a5f9b4da429dac1d3b11b9dd90871a859">timer</a>                        : 10;
<a name="l01419"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a2f57254e67e0480bd7e99b72ab4f7542">01419</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a2f57254e67e0480bd7e99b72ab4f7542">reserved_10_31</a>               : 22;
<a name="l01420"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a6befbd9216365bf37b014fb7ad686eba">01420</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a6befbd9216365bf37b014fb7ad686eba">max_word</a>                     : 5;
<a name="l01421"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a2ac96f4030bdd59fa33a683ad7f4fef6">01421</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a2ac96f4030bdd59fa33a683ad7f4fef6">reserved_37_39</a>               : 3;
<a name="l01422"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a6f55025e7ebfa827b4f41850d314a5ce">01422</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a6f55025e7ebfa827b4f41850d314a5ce">wait_com</a>                     : 1;
<a name="l01423"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#abe4bb8cbd74cce57bb009cd23bb1f2fb">01423</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#abe4bb8cbd74cce57bb009cd23bb1f2fb">pci_wdis</a>                     : 1;
<a name="l01424"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#ab8fa4f21a2228cb084ddd1d22157ca1c">01424</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#ab8fa4f21a2228cb084ddd1d22157ca1c">ins0_64b</a>                     : 1;
<a name="l01425"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#ababc02595ea94a57c30cde4b53020991">01425</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#ababc02595ea94a57c30cde4b53020991">reserved_43_45</a>               : 3;
<a name="l01426"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#afe8b085e022bdcc11490c77490972477">01426</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#afe8b085e022bdcc11490c77490972477">ins0_enb</a>                     : 1;
<a name="l01427"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a3f6a033a09cd5f8022f489ed3bdf8fab">01427</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a3f6a033a09cd5f8022f489ed3bdf8fab">reserved_47_49</a>               : 3;
<a name="l01428"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a62432e1dc92b3fc0e5b062cbf9559e7c">01428</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a62432e1dc92b3fc0e5b062cbf9559e7c">out0_enb</a>                     : 1;
<a name="l01429"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#ac6fc55a29c30048b61669f45c68f8afe">01429</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#ac6fc55a29c30048b61669f45c68f8afe">reserved_51_53</a>               : 3;
<a name="l01430"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a0ca900475e67f845cd3abb4133a252f8">01430</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a0ca900475e67f845cd3abb4133a252f8">dis_pniw</a>                     : 1;
<a name="l01431"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a2b288059ca70ad04693e520d616d1ac7">01431</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#a2b288059ca70ad04693e520d616d1ac7">chip_rev</a>                     : 8;
<a name="l01432"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#aab5c0f5e769d49e565eef2d2b9290818">01432</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn30xx.html#aab5c0f5e769d49e565eef2d2b9290818">reserved_63_63</a>               : 1;
<a name="l01433"></a>01433 <span class="preprocessor">#endif</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__ctl__status.html#a9e0406e7e4a39dc84a0cee481deb244e">cn30xx</a>;
<a name="l01435"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html">01435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html">cvmx_npi_ctl_status_cn31xx</a> {
<a name="l01436"></a>01436 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a8a8ff15dd5a8f2a3ba969038a9c01695">reserved_63_63</a>               : 1;
<a name="l01438"></a>01438     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a73ed18a3d4be36079d0f675c4240be1d">chip_rev</a>                     : 8;  <span class="comment">/**&lt; The revision of the N3.</span>
<a name="l01439"></a>01439 <span class="comment">                                                         0 =&gt; pass1.x, 1 =&gt; 2.0 */</span>
<a name="l01440"></a>01440     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a02434180173e93f8bd3b0ce0f1eebbeb">dis_pniw</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; access from the PNI Window</span>
<a name="l01441"></a>01441 <span class="comment">                                                         Registers are disabled. */</span>
<a name="l01442"></a>01442     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aff49b66943c676d7658145ee91c1be3c">reserved_52_53</a>               : 2;
<a name="l01443"></a>01443     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aa5a7b7060e6fc986b4662480fdade155">out1_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the output1 engine is enabled.</span>
<a name="l01444"></a>01444 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01445"></a>01445 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01446"></a>01446     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a9c68514f50ca239a9b9a47d2d6793d66">out0_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the output0 engine is enabled.</span>
<a name="l01447"></a>01447 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01448"></a>01448 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01449"></a>01449     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#ac31e3e807005493f8b2c626089dd2ff6">reserved_48_49</a>               : 2;
<a name="l01450"></a>01450     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#ad35166742169b838ddf336ba92f32719">ins1_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the gather1 engine is enabled.</span>
<a name="l01451"></a>01451 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01452"></a>01452 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01453"></a>01453     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a8d926a67a93db350df85a4ea01403fb0">ins0_enb</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the gather0 engine is enabled.</span>
<a name="l01454"></a>01454 <span class="comment">                                                         After enabling the values of the associated</span>
<a name="l01455"></a>01455 <span class="comment">                                                         Address and Size Register should not be changed. */</span>
<a name="l01456"></a>01456     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a5e97ae4306aecff57a3a1095e923c75d">reserved_44_45</a>               : 2;
<a name="l01457"></a>01457     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a1451fb1136ede5b5812ae20f56777e60">ins1_64b</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the instructions read by the</span>
<a name="l01458"></a>01458 <span class="comment">                                                         gather1 engine are 64-Byte instructions, when</span>
<a name="l01459"></a>01459 <span class="comment">                                                         de-asserted &apos;0&apos; instructions are 32-byte. */</span>
<a name="l01460"></a>01460     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a48c1992b8c7d1a2789712699042f3340">ins0_64b</a>                     : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; the instructions read by the</span>
<a name="l01461"></a>01461 <span class="comment">                                                         gather0 engine are 64-Byte instructions, when</span>
<a name="l01462"></a>01462 <span class="comment">                                                         de-asserted &apos;0&apos; instructions are 32-byte. */</span>
<a name="l01463"></a>01463     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a5c28cbef9c054856e94fbb6e74ed2d28">pci_wdis</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; disables access to registers in</span>
<a name="l01464"></a>01464 <span class="comment">                                                         PNI address range 0x1000 - 0x17FF from the PCI. */</span>
<a name="l01465"></a>01465     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aad67b454e1046bc6f8ec5828c16013ee">wait_com</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; casues the NPI to wait for a commit</span>
<a name="l01466"></a>01466 <span class="comment">                                                         from the L2C before sending additional access to</span>
<a name="l01467"></a>01467 <span class="comment">                                                         the L2C from the PCI. */</span>
<a name="l01468"></a>01468     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a1138224d08eef84d50d615458439523d">reserved_37_39</a>               : 3;
<a name="l01469"></a>01469     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aa51ad478cdb03611bf228ad176b689aa">max_word</a>                     : 5;  <span class="comment">/**&lt; The maximum number of words to merge into a single</span>
<a name="l01470"></a>01470 <span class="comment">                                                         write operation from the PPs to the PCI. Legal</span>
<a name="l01471"></a>01471 <span class="comment">                                                         values are 1 to 32, where a &apos;0&apos; is treated as 32. */</span>
<a name="l01472"></a>01472     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a1a1011372c10fa26127c14c3b405209a">reserved_10_31</a>               : 22;
<a name="l01473"></a>01473     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a58369dee46bed14d1e4c3d5654a96d23">timer</a>                        : 10; <span class="comment">/**&lt; When the NPI starts a PP to PCI write it will wait</span>
<a name="l01474"></a>01474 <span class="comment">                                                         no longer than the value of TIMER in eclks to</span>
<a name="l01475"></a>01475 <span class="comment">                                                         merge additional writes from the PPs into 1</span>
<a name="l01476"></a>01476 <span class="comment">                                                         large write. The values for this field is 1 to</span>
<a name="l01477"></a>01477 <span class="comment">                                                         1024 where a value of &apos;0&apos; is treated as 1024. */</span>
<a name="l01478"></a>01478 <span class="preprocessor">#else</span>
<a name="l01479"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a58369dee46bed14d1e4c3d5654a96d23">01479</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a58369dee46bed14d1e4c3d5654a96d23">timer</a>                        : 10;
<a name="l01480"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a1a1011372c10fa26127c14c3b405209a">01480</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a1a1011372c10fa26127c14c3b405209a">reserved_10_31</a>               : 22;
<a name="l01481"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aa51ad478cdb03611bf228ad176b689aa">01481</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aa51ad478cdb03611bf228ad176b689aa">max_word</a>                     : 5;
<a name="l01482"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a1138224d08eef84d50d615458439523d">01482</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a1138224d08eef84d50d615458439523d">reserved_37_39</a>               : 3;
<a name="l01483"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aad67b454e1046bc6f8ec5828c16013ee">01483</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aad67b454e1046bc6f8ec5828c16013ee">wait_com</a>                     : 1;
<a name="l01484"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a5c28cbef9c054856e94fbb6e74ed2d28">01484</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a5c28cbef9c054856e94fbb6e74ed2d28">pci_wdis</a>                     : 1;
<a name="l01485"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a48c1992b8c7d1a2789712699042f3340">01485</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a48c1992b8c7d1a2789712699042f3340">ins0_64b</a>                     : 1;
<a name="l01486"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a1451fb1136ede5b5812ae20f56777e60">01486</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a1451fb1136ede5b5812ae20f56777e60">ins1_64b</a>                     : 1;
<a name="l01487"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a5e97ae4306aecff57a3a1095e923c75d">01487</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a5e97ae4306aecff57a3a1095e923c75d">reserved_44_45</a>               : 2;
<a name="l01488"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a8d926a67a93db350df85a4ea01403fb0">01488</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a8d926a67a93db350df85a4ea01403fb0">ins0_enb</a>                     : 1;
<a name="l01489"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#ad35166742169b838ddf336ba92f32719">01489</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#ad35166742169b838ddf336ba92f32719">ins1_enb</a>                     : 1;
<a name="l01490"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#ac31e3e807005493f8b2c626089dd2ff6">01490</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#ac31e3e807005493f8b2c626089dd2ff6">reserved_48_49</a>               : 2;
<a name="l01491"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a9c68514f50ca239a9b9a47d2d6793d66">01491</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a9c68514f50ca239a9b9a47d2d6793d66">out0_enb</a>                     : 1;
<a name="l01492"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aa5a7b7060e6fc986b4662480fdade155">01492</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aa5a7b7060e6fc986b4662480fdade155">out1_enb</a>                     : 1;
<a name="l01493"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aff49b66943c676d7658145ee91c1be3c">01493</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#aff49b66943c676d7658145ee91c1be3c">reserved_52_53</a>               : 2;
<a name="l01494"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a02434180173e93f8bd3b0ce0f1eebbeb">01494</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a02434180173e93f8bd3b0ce0f1eebbeb">dis_pniw</a>                     : 1;
<a name="l01495"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a73ed18a3d4be36079d0f675c4240be1d">01495</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a73ed18a3d4be36079d0f675c4240be1d">chip_rev</a>                     : 8;
<a name="l01496"></a><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a8a8ff15dd5a8f2a3ba969038a9c01695">01496</a>     uint64_t <a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html#a8a8ff15dd5a8f2a3ba969038a9c01695">reserved_63_63</a>               : 1;
<a name="l01497"></a>01497 <span class="preprocessor">#endif</span>
<a name="l01498"></a>01498 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__ctl__status.html#a75a106a2d2fdfdaceecdb5498c9edc91">cn31xx</a>;
<a name="l01499"></a><a class="code" href="unioncvmx__npi__ctl__status.html#ac9e32ac2934377611015db23469610ee">01499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html">cvmx_npi_ctl_status_s</a>          <a class="code" href="unioncvmx__npi__ctl__status.html#ac9e32ac2934377611015db23469610ee">cn38xx</a>;
<a name="l01500"></a><a class="code" href="unioncvmx__npi__ctl__status.html#aefa17ff1f506a31f2f3e0b77cd18e716">01500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html">cvmx_npi_ctl_status_s</a>          <a class="code" href="unioncvmx__npi__ctl__status.html#aefa17ff1f506a31f2f3e0b77cd18e716">cn38xxp2</a>;
<a name="l01501"></a><a class="code" href="unioncvmx__npi__ctl__status.html#a25b9d977b81d5f16d403d39b165c0a5a">01501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__cn31xx.html">cvmx_npi_ctl_status_cn31xx</a>     <a class="code" href="unioncvmx__npi__ctl__status.html#a25b9d977b81d5f16d403d39b165c0a5a">cn50xx</a>;
<a name="l01502"></a><a class="code" href="unioncvmx__npi__ctl__status.html#a337f3e6f389ee4ec38ce84e466b40b45">01502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html">cvmx_npi_ctl_status_s</a>          <a class="code" href="unioncvmx__npi__ctl__status.html#a337f3e6f389ee4ec38ce84e466b40b45">cn58xx</a>;
<a name="l01503"></a><a class="code" href="unioncvmx__npi__ctl__status.html#a3002ddb3dce13516e0187877e099c176">01503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__ctl__status_1_1cvmx__npi__ctl__status__s.html">cvmx_npi_ctl_status_s</a>          <a class="code" href="unioncvmx__npi__ctl__status.html#a3002ddb3dce13516e0187877e099c176">cn58xxp1</a>;
<a name="l01504"></a>01504 };
<a name="l01505"></a><a class="code" href="cvmx-npi-defs_8h.html#a2f4ac4d9b3722ef4a4f7fcd689d05a93">01505</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__ctl__status.html" title="cvmx_npi_ctl_status">cvmx_npi_ctl_status</a> <a class="code" href="unioncvmx__npi__ctl__status.html" title="cvmx_npi_ctl_status">cvmx_npi_ctl_status_t</a>;
<a name="l01506"></a>01506 <span class="comment"></span>
<a name="l01507"></a>01507 <span class="comment">/**</span>
<a name="l01508"></a>01508 <span class="comment"> * cvmx_npi_dbg_select</span>
<a name="l01509"></a>01509 <span class="comment"> *</span>
<a name="l01510"></a>01510 <span class="comment"> * NPI_DBG_SELECT = Debug Select Register</span>
<a name="l01511"></a>01511 <span class="comment"> *</span>
<a name="l01512"></a>01512 <span class="comment"> * Contains the debug select value in last written to the RSLs.</span>
<a name="l01513"></a>01513 <span class="comment"> */</span>
<a name="l01514"></a><a class="code" href="unioncvmx__npi__dbg__select.html">01514</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dbg__select.html" title="cvmx_npi_dbg_select">cvmx_npi_dbg_select</a> {
<a name="l01515"></a><a class="code" href="unioncvmx__npi__dbg__select.html#aed6906707527e10652ab30d93175afd0">01515</a>     uint64_t <a class="code" href="unioncvmx__npi__dbg__select.html#aed6906707527e10652ab30d93175afd0">u64</a>;
<a name="l01516"></a><a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html">01516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html">cvmx_npi_dbg_select_s</a> {
<a name="l01517"></a>01517 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html#a9d7a91415089d5a990427de677674c1b">reserved_16_63</a>               : 48;
<a name="l01519"></a>01519     uint64_t <a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html#a0097e8fcf8a2d40819b8aeb668e77ce4">dbg_sel</a>                      : 16; <span class="comment">/**&lt; When this register is written its value is sent to</span>
<a name="l01520"></a>01520 <span class="comment">                                                         all RSLs. */</span>
<a name="l01521"></a>01521 <span class="preprocessor">#else</span>
<a name="l01522"></a><a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html#a0097e8fcf8a2d40819b8aeb668e77ce4">01522</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html#a0097e8fcf8a2d40819b8aeb668e77ce4">dbg_sel</a>                      : 16;
<a name="l01523"></a><a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html#a9d7a91415089d5a990427de677674c1b">01523</a>     uint64_t <a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html#a9d7a91415089d5a990427de677674c1b">reserved_16_63</a>               : 48;
<a name="l01524"></a>01524 <span class="preprocessor">#endif</span>
<a name="l01525"></a>01525 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__dbg__select.html#a1e88ce925db975eee14631a7cabb0b5b">s</a>;
<a name="l01526"></a><a class="code" href="unioncvmx__npi__dbg__select.html#a3c60dd6f907a17cb131c9cdcd48606b9">01526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html">cvmx_npi_dbg_select_s</a>          <a class="code" href="unioncvmx__npi__dbg__select.html#a3c60dd6f907a17cb131c9cdcd48606b9">cn30xx</a>;
<a name="l01527"></a><a class="code" href="unioncvmx__npi__dbg__select.html#a1e28215892e86eb4501bb446072c96af">01527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html">cvmx_npi_dbg_select_s</a>          <a class="code" href="unioncvmx__npi__dbg__select.html#a1e28215892e86eb4501bb446072c96af">cn31xx</a>;
<a name="l01528"></a><a class="code" href="unioncvmx__npi__dbg__select.html#ab07e6aa95a377f69dd0c875780e47124">01528</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html">cvmx_npi_dbg_select_s</a>          <a class="code" href="unioncvmx__npi__dbg__select.html#ab07e6aa95a377f69dd0c875780e47124">cn38xx</a>;
<a name="l01529"></a><a class="code" href="unioncvmx__npi__dbg__select.html#ae1e0bf65fc12678125108aafe1843289">01529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html">cvmx_npi_dbg_select_s</a>          <a class="code" href="unioncvmx__npi__dbg__select.html#ae1e0bf65fc12678125108aafe1843289">cn38xxp2</a>;
<a name="l01530"></a><a class="code" href="unioncvmx__npi__dbg__select.html#a980e0c308015f3b325ce98aba6f9799a">01530</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html">cvmx_npi_dbg_select_s</a>          <a class="code" href="unioncvmx__npi__dbg__select.html#a980e0c308015f3b325ce98aba6f9799a">cn50xx</a>;
<a name="l01531"></a><a class="code" href="unioncvmx__npi__dbg__select.html#a54c39aed2db3fdcfee8ace6656c359a6">01531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html">cvmx_npi_dbg_select_s</a>          <a class="code" href="unioncvmx__npi__dbg__select.html#a54c39aed2db3fdcfee8ace6656c359a6">cn58xx</a>;
<a name="l01532"></a><a class="code" href="unioncvmx__npi__dbg__select.html#a424f2b00cf280635c7891b9f1fa09838">01532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dbg__select_1_1cvmx__npi__dbg__select__s.html">cvmx_npi_dbg_select_s</a>          <a class="code" href="unioncvmx__npi__dbg__select.html#a424f2b00cf280635c7891b9f1fa09838">cn58xxp1</a>;
<a name="l01533"></a>01533 };
<a name="l01534"></a><a class="code" href="cvmx-npi-defs_8h.html#aaee1f9a9f1382db0eb60a3c4638299b4">01534</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dbg__select.html" title="cvmx_npi_dbg_select">cvmx_npi_dbg_select</a> <a class="code" href="unioncvmx__npi__dbg__select.html" title="cvmx_npi_dbg_select">cvmx_npi_dbg_select_t</a>;
<a name="l01535"></a>01535 <span class="comment"></span>
<a name="l01536"></a>01536 <span class="comment">/**</span>
<a name="l01537"></a>01537 <span class="comment"> * cvmx_npi_dma_control</span>
<a name="l01538"></a>01538 <span class="comment"> *</span>
<a name="l01539"></a>01539 <span class="comment"> * NPI_DMA_CONTROL = DMA Control Register</span>
<a name="l01540"></a>01540 <span class="comment"> *</span>
<a name="l01541"></a>01541 <span class="comment"> * Controls operation of the DMA IN/OUT of the NPI.</span>
<a name="l01542"></a>01542 <span class="comment"> */</span>
<a name="l01543"></a><a class="code" href="unioncvmx__npi__dma__control.html">01543</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dma__control.html" title="cvmx_npi_dma_control">cvmx_npi_dma_control</a> {
<a name="l01544"></a><a class="code" href="unioncvmx__npi__dma__control.html#abf94311e1ca97e3773881e0a7ec0bd29">01544</a>     uint64_t <a class="code" href="unioncvmx__npi__dma__control.html#abf94311e1ca97e3773881e0a7ec0bd29">u64</a>;
<a name="l01545"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html">01545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html">cvmx_npi_dma_control_s</a> {
<a name="l01546"></a>01546 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01547"></a>01547 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a68caa74fcc96a3aafd0882d620f7b41b">reserved_36_63</a>               : 28;
<a name="l01548"></a>01548     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a53ed29264654c8946e175ad2434f8353">b0_lend</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; and the NPI is in the mode to write</span>
<a name="l01549"></a>01549 <span class="comment">                                                         0 to L2C memory when a DMA is done, the address</span>
<a name="l01550"></a>01550 <span class="comment">                                                         to be written to will be treated as a Little</span>
<a name="l01551"></a>01551 <span class="comment">                                                         Endian address. This field is new to PASS-2. */</span>
<a name="l01552"></a>01552     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a7138742c09f8dc8ff9b3df419f1abf30">dwb_denb</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the NPI will send a value in the DWB</span>
<a name="l01553"></a>01553 <span class="comment">                                                         field for a free page operation for the memory</span>
<a name="l01554"></a>01554 <span class="comment">                                                         that contained the data in N3. */</span>
<a name="l01555"></a>01555     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a7e936a76f31dad0b0bc112a180bfae45">dwb_ichk</a>                     : 9;  <span class="comment">/**&lt; When Instruction Chunks for DMA operations are freed</span>
<a name="l01556"></a>01556 <span class="comment">                                                         this value is used for the DWB field of the</span>
<a name="l01557"></a>01557 <span class="comment">                                                         operation. */</span>
<a name="l01558"></a>01558     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a9e683ccba7fd481a5d6c43310bd2c36c">fpa_que</a>                      : 3;  <span class="comment">/**&lt; The FPA queue that the instruction-chunk page will</span>
<a name="l01559"></a>01559 <span class="comment">                                                         be returned to when used. */</span>
<a name="l01560"></a>01560     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a94a678c38f50c3ec0d156233b73f16dd">o_add1</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; 1 will be added to the DMA counters,</span>
<a name="l01561"></a>01561 <span class="comment">                                                         if &apos;0&apos; then the number of bytes in the dma transfer</span>
<a name="l01562"></a>01562 <span class="comment">                                                         will be added to the count register. */</span>
<a name="l01563"></a>01563     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a33ad67a2a6ed4c0798b26748b56a9d78">o_ro</a>                         : 1;  <span class="comment">/**&lt; Relaxed Ordering Mode for DMA. */</span>
<a name="l01564"></a>01564     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a77e2238bd7e180cee514a3f0738efa82">o_ns</a>                         : 1;  <span class="comment">/**&lt; Nosnoop For DMA. */</span>
<a name="l01565"></a>01565     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a2d680868cce210417db49b16d6ae3db5">o_es</a>                         : 2;  <span class="comment">/**&lt; Endian Swap Mode for DMA. */</span>
<a name="l01566"></a>01566     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#aa3396ac902abf0b62aa300e9d2de4153">o_mode</a>                       : 1;  <span class="comment">/**&lt; Select PCI_POINTER MODE to be used.</span>
<a name="l01567"></a>01567 <span class="comment">                                                         &apos;1&apos; use pointer values for address and register</span>
<a name="l01568"></a>01568 <span class="comment">                                                         values for RO, ES, and NS, &apos;0&apos; use register</span>
<a name="l01569"></a>01569 <span class="comment">                                                         values for address and pointer values for</span>
<a name="l01570"></a>01570 <span class="comment">                                                         RO, ES, and NS. */</span>
<a name="l01571"></a>01571     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#af9ad543aa608cacb22d660146c4d711a">hp_enb</a>                       : 1;  <span class="comment">/**&lt; Enables the High Priority DMA.</span>
<a name="l01572"></a>01572 <span class="comment">                                                         While this bit is disabled &apos;0&apos; then the value</span>
<a name="l01573"></a>01573 <span class="comment">                                                         in the NPI_HIGHP_IBUFF_SADDR is re-loaded to the</span>
<a name="l01574"></a>01574 <span class="comment">                                                         starting address of the High Priority DMA engine.</span>
<a name="l01575"></a>01575 <span class="comment">                                                         CSIZE field will be reloaded, for the High Priority</span>
<a name="l01576"></a>01576 <span class="comment">                                                         DMA Engine. */</span>
<a name="l01577"></a>01577     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a5d8823ae42811d6803f3574512199b3f">lp_enb</a>                       : 1;  <span class="comment">/**&lt; Enables the Low Priority DMA.</span>
<a name="l01578"></a>01578 <span class="comment">                                                         While this bit is disabled &apos;0&apos; then the value</span>
<a name="l01579"></a>01579 <span class="comment">                                                         in the NPI_LOWP_IBUFF_SADDR is re-loaded to the</span>
<a name="l01580"></a>01580 <span class="comment">                                                         starting address of the Low Priority DMA engine.</span>
<a name="l01581"></a>01581 <span class="comment">                                                         PASS-2: When this bit is &apos;0&apos; the value in the</span>
<a name="l01582"></a>01582 <span class="comment">                                                         CSIZE field will be reloaded, for the Low Priority</span>
<a name="l01583"></a>01583 <span class="comment">                                                         DMA Engine. */</span>
<a name="l01584"></a>01584     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#acd0266c31d953c3ea53f24aaa8ea4b9c">csize</a>                        : 14; <span class="comment">/**&lt; The size in words of the DMA Instruction Chunk.</span>
<a name="l01585"></a>01585 <span class="comment">                                                         This value should only be written once. After</span>
<a name="l01586"></a>01586 <span class="comment">                                                         writing this value a new value will not be</span>
<a name="l01587"></a>01587 <span class="comment">                                                         recognized until the end of the DMA I-Chunk is</span>
<a name="l01588"></a>01588 <span class="comment">                                                         reached. */</span>
<a name="l01589"></a>01589 <span class="preprocessor">#else</span>
<a name="l01590"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#acd0266c31d953c3ea53f24aaa8ea4b9c">01590</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#acd0266c31d953c3ea53f24aaa8ea4b9c">csize</a>                        : 14;
<a name="l01591"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a5d8823ae42811d6803f3574512199b3f">01591</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a5d8823ae42811d6803f3574512199b3f">lp_enb</a>                       : 1;
<a name="l01592"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#af9ad543aa608cacb22d660146c4d711a">01592</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#af9ad543aa608cacb22d660146c4d711a">hp_enb</a>                       : 1;
<a name="l01593"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#aa3396ac902abf0b62aa300e9d2de4153">01593</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#aa3396ac902abf0b62aa300e9d2de4153">o_mode</a>                       : 1;
<a name="l01594"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a2d680868cce210417db49b16d6ae3db5">01594</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a2d680868cce210417db49b16d6ae3db5">o_es</a>                         : 2;
<a name="l01595"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a77e2238bd7e180cee514a3f0738efa82">01595</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a77e2238bd7e180cee514a3f0738efa82">o_ns</a>                         : 1;
<a name="l01596"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a33ad67a2a6ed4c0798b26748b56a9d78">01596</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a33ad67a2a6ed4c0798b26748b56a9d78">o_ro</a>                         : 1;
<a name="l01597"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a94a678c38f50c3ec0d156233b73f16dd">01597</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a94a678c38f50c3ec0d156233b73f16dd">o_add1</a>                       : 1;
<a name="l01598"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a9e683ccba7fd481a5d6c43310bd2c36c">01598</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a9e683ccba7fd481a5d6c43310bd2c36c">fpa_que</a>                      : 3;
<a name="l01599"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a7e936a76f31dad0b0bc112a180bfae45">01599</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a7e936a76f31dad0b0bc112a180bfae45">dwb_ichk</a>                     : 9;
<a name="l01600"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a7138742c09f8dc8ff9b3df419f1abf30">01600</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a7138742c09f8dc8ff9b3df419f1abf30">dwb_denb</a>                     : 1;
<a name="l01601"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a53ed29264654c8946e175ad2434f8353">01601</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a53ed29264654c8946e175ad2434f8353">b0_lend</a>                      : 1;
<a name="l01602"></a><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a68caa74fcc96a3aafd0882d620f7b41b">01602</a>     uint64_t <a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html#a68caa74fcc96a3aafd0882d620f7b41b">reserved_36_63</a>               : 28;
<a name="l01603"></a>01603 <span class="preprocessor">#endif</span>
<a name="l01604"></a>01604 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__dma__control.html#a517e01d734626c67afabd45bbbba94e4">s</a>;
<a name="l01605"></a><a class="code" href="unioncvmx__npi__dma__control.html#a82db495e40392e879fcb4e5a1ac07504">01605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html">cvmx_npi_dma_control_s</a>         <a class="code" href="unioncvmx__npi__dma__control.html#a82db495e40392e879fcb4e5a1ac07504">cn30xx</a>;
<a name="l01606"></a><a class="code" href="unioncvmx__npi__dma__control.html#a96dc3ec23337d6e08ae508b22490c5a1">01606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html">cvmx_npi_dma_control_s</a>         <a class="code" href="unioncvmx__npi__dma__control.html#a96dc3ec23337d6e08ae508b22490c5a1">cn31xx</a>;
<a name="l01607"></a><a class="code" href="unioncvmx__npi__dma__control.html#aa05992b371c3688a5f8662eae3d9266e">01607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html">cvmx_npi_dma_control_s</a>         <a class="code" href="unioncvmx__npi__dma__control.html#aa05992b371c3688a5f8662eae3d9266e">cn38xx</a>;
<a name="l01608"></a><a class="code" href="unioncvmx__npi__dma__control.html#a72192c0b1d6287cad874aa9ec27e910f">01608</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html">cvmx_npi_dma_control_s</a>         <a class="code" href="unioncvmx__npi__dma__control.html#a72192c0b1d6287cad874aa9ec27e910f">cn38xxp2</a>;
<a name="l01609"></a><a class="code" href="unioncvmx__npi__dma__control.html#a802b2a244dcb02e555bd9f858b89aac3">01609</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html">cvmx_npi_dma_control_s</a>         <a class="code" href="unioncvmx__npi__dma__control.html#a802b2a244dcb02e555bd9f858b89aac3">cn50xx</a>;
<a name="l01610"></a><a class="code" href="unioncvmx__npi__dma__control.html#a81ec9eeece3c2a2a1f4ca323c80d8187">01610</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html">cvmx_npi_dma_control_s</a>         <a class="code" href="unioncvmx__npi__dma__control.html#a81ec9eeece3c2a2a1f4ca323c80d8187">cn58xx</a>;
<a name="l01611"></a><a class="code" href="unioncvmx__npi__dma__control.html#a4d9bf2bf3c02fbf47621410d4d963b80">01611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__control_1_1cvmx__npi__dma__control__s.html">cvmx_npi_dma_control_s</a>         <a class="code" href="unioncvmx__npi__dma__control.html#a4d9bf2bf3c02fbf47621410d4d963b80">cn58xxp1</a>;
<a name="l01612"></a>01612 };
<a name="l01613"></a><a class="code" href="cvmx-npi-defs_8h.html#a6e88a13f4e7f8c36923b15ab9fc82c21">01613</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dma__control.html" title="cvmx_npi_dma_control">cvmx_npi_dma_control</a> <a class="code" href="unioncvmx__npi__dma__control.html" title="cvmx_npi_dma_control">cvmx_npi_dma_control_t</a>;
<a name="l01614"></a>01614 <span class="comment"></span>
<a name="l01615"></a>01615 <span class="comment">/**</span>
<a name="l01616"></a>01616 <span class="comment"> * cvmx_npi_dma_highp_counts</span>
<a name="l01617"></a>01617 <span class="comment"> *</span>
<a name="l01618"></a>01618 <span class="comment"> * NPI_DMA_HIGHP_COUNTS = NPI&apos;s High Priority DMA Counts</span>
<a name="l01619"></a>01619 <span class="comment"> *</span>
<a name="l01620"></a>01620 <span class="comment"> * Values for determing the number of instructions for High Priority DMA in the NPI.</span>
<a name="l01621"></a>01621 <span class="comment"> */</span>
<a name="l01622"></a><a class="code" href="unioncvmx__npi__dma__highp__counts.html">01622</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dma__highp__counts.html" title="cvmx_npi_dma_highp_counts">cvmx_npi_dma_highp_counts</a> {
<a name="l01623"></a><a class="code" href="unioncvmx__npi__dma__highp__counts.html#ab54baa2a82bb0df622f23e541f71d28f">01623</a>     uint64_t <a class="code" href="unioncvmx__npi__dma__highp__counts.html#ab54baa2a82bb0df622f23e541f71d28f">u64</a>;
<a name="l01624"></a><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html">01624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html">cvmx_npi_dma_highp_counts_s</a> {
<a name="l01625"></a>01625 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01626"></a>01626 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html#a841bdecef0e426ed6c377ef5f33297b6">reserved_39_63</a>               : 25;
<a name="l01627"></a>01627     uint64_t <a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html#a95e80734a8f47b1240993a36b03fc888">fcnt</a>                         : 7;  <span class="comment">/**&lt; Number of words in the Instruction FIFO. */</span>
<a name="l01628"></a>01628     uint64_t <a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html#a7216d11b67d306eb23c6618d65b5067e">dbell</a>                        : 32; <span class="comment">/**&lt; Number of available words of Instructions to read. */</span>
<a name="l01629"></a>01629 <span class="preprocessor">#else</span>
<a name="l01630"></a><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html#a7216d11b67d306eb23c6618d65b5067e">01630</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html#a7216d11b67d306eb23c6618d65b5067e">dbell</a>                        : 32;
<a name="l01631"></a><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html#a95e80734a8f47b1240993a36b03fc888">01631</a>     uint64_t <a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html#a95e80734a8f47b1240993a36b03fc888">fcnt</a>                         : 7;
<a name="l01632"></a><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html#a841bdecef0e426ed6c377ef5f33297b6">01632</a>     uint64_t <a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html#a841bdecef0e426ed6c377ef5f33297b6">reserved_39_63</a>               : 25;
<a name="l01633"></a>01633 <span class="preprocessor">#endif</span>
<a name="l01634"></a>01634 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__dma__highp__counts.html#a628354966e2d2dab2f3c14075f5c119d">s</a>;
<a name="l01635"></a><a class="code" href="unioncvmx__npi__dma__highp__counts.html#a583417d8319275c6532e69f8e1491c29">01635</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html">cvmx_npi_dma_highp_counts_s</a>    <a class="code" href="unioncvmx__npi__dma__highp__counts.html#a583417d8319275c6532e69f8e1491c29">cn30xx</a>;
<a name="l01636"></a><a class="code" href="unioncvmx__npi__dma__highp__counts.html#a4e8351df7e53b6e38c1cf084cbc2b3a9">01636</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html">cvmx_npi_dma_highp_counts_s</a>    <a class="code" href="unioncvmx__npi__dma__highp__counts.html#a4e8351df7e53b6e38c1cf084cbc2b3a9">cn31xx</a>;
<a name="l01637"></a><a class="code" href="unioncvmx__npi__dma__highp__counts.html#a7b48dbb1f54965f9b9f6be5d2d02fae0">01637</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html">cvmx_npi_dma_highp_counts_s</a>    <a class="code" href="unioncvmx__npi__dma__highp__counts.html#a7b48dbb1f54965f9b9f6be5d2d02fae0">cn38xx</a>;
<a name="l01638"></a><a class="code" href="unioncvmx__npi__dma__highp__counts.html#aee293ede7c22bfb773351fa0b8490ae0">01638</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html">cvmx_npi_dma_highp_counts_s</a>    <a class="code" href="unioncvmx__npi__dma__highp__counts.html#aee293ede7c22bfb773351fa0b8490ae0">cn38xxp2</a>;
<a name="l01639"></a><a class="code" href="unioncvmx__npi__dma__highp__counts.html#a579dfc6704ed97680b00199e2c459033">01639</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html">cvmx_npi_dma_highp_counts_s</a>    <a class="code" href="unioncvmx__npi__dma__highp__counts.html#a579dfc6704ed97680b00199e2c459033">cn50xx</a>;
<a name="l01640"></a><a class="code" href="unioncvmx__npi__dma__highp__counts.html#a670a4e6d4a56ce00f495466b7640a8c4">01640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html">cvmx_npi_dma_highp_counts_s</a>    <a class="code" href="unioncvmx__npi__dma__highp__counts.html#a670a4e6d4a56ce00f495466b7640a8c4">cn58xx</a>;
<a name="l01641"></a><a class="code" href="unioncvmx__npi__dma__highp__counts.html#ae297ef4556905219110fad454f44385d">01641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__counts_1_1cvmx__npi__dma__highp__counts__s.html">cvmx_npi_dma_highp_counts_s</a>    <a class="code" href="unioncvmx__npi__dma__highp__counts.html#ae297ef4556905219110fad454f44385d">cn58xxp1</a>;
<a name="l01642"></a>01642 };
<a name="l01643"></a><a class="code" href="cvmx-npi-defs_8h.html#a2d14beedcf1e258c9b3af649ad7ef120">01643</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dma__highp__counts.html" title="cvmx_npi_dma_highp_counts">cvmx_npi_dma_highp_counts</a> <a class="code" href="unioncvmx__npi__dma__highp__counts.html" title="cvmx_npi_dma_highp_counts">cvmx_npi_dma_highp_counts_t</a>;
<a name="l01644"></a>01644 <span class="comment"></span>
<a name="l01645"></a>01645 <span class="comment">/**</span>
<a name="l01646"></a>01646 <span class="comment"> * cvmx_npi_dma_highp_naddr</span>
<a name="l01647"></a>01647 <span class="comment"> *</span>
<a name="l01648"></a>01648 <span class="comment"> * NPI_DMA_HIGHP_NADDR = NPI&apos;s High Priority DMA Next Ichunk Address</span>
<a name="l01649"></a>01649 <span class="comment"> *</span>
<a name="l01650"></a>01650 <span class="comment"> * Place NPI will read the next Ichunk data from. This is valid when state is 0</span>
<a name="l01651"></a>01651 <span class="comment"> */</span>
<a name="l01652"></a><a class="code" href="unioncvmx__npi__dma__highp__naddr.html">01652</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dma__highp__naddr.html" title="cvmx_npi_dma_highp_naddr">cvmx_npi_dma_highp_naddr</a> {
<a name="l01653"></a><a class="code" href="unioncvmx__npi__dma__highp__naddr.html#aacf6cbc733e10f9a99f70a35a6c92f7b">01653</a>     uint64_t <a class="code" href="unioncvmx__npi__dma__highp__naddr.html#aacf6cbc733e10f9a99f70a35a6c92f7b">u64</a>;
<a name="l01654"></a><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html">01654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html">cvmx_npi_dma_highp_naddr_s</a> {
<a name="l01655"></a>01655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01656"></a>01656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html#a4b864cc848d5d2a7f42b694c09434757">reserved_40_63</a>               : 24;
<a name="l01657"></a>01657     uint64_t <a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html#a66fc127727db6d373a6c5c6ac7c856f1">state</a>                        : 4;  <span class="comment">/**&lt; The DMA instruction engine state vector.</span>
<a name="l01658"></a>01658 <span class="comment">                                                         Typical value is 0 (IDLE). */</span>
<a name="l01659"></a>01659     uint64_t <a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html#a488fc5dc8ac6fe5d03dcf0b3e73ed729">addr</a>                         : 36; <span class="comment">/**&lt; The next L2C address to read DMA instructions</span>
<a name="l01660"></a>01660 <span class="comment">                                                         from for the High Priority DMA engine. */</span>
<a name="l01661"></a>01661 <span class="preprocessor">#else</span>
<a name="l01662"></a><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html#a488fc5dc8ac6fe5d03dcf0b3e73ed729">01662</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html#a488fc5dc8ac6fe5d03dcf0b3e73ed729">addr</a>                         : 36;
<a name="l01663"></a><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html#a66fc127727db6d373a6c5c6ac7c856f1">01663</a>     uint64_t <a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html#a66fc127727db6d373a6c5c6ac7c856f1">state</a>                        : 4;
<a name="l01664"></a><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html#a4b864cc848d5d2a7f42b694c09434757">01664</a>     uint64_t <a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html#a4b864cc848d5d2a7f42b694c09434757">reserved_40_63</a>               : 24;
<a name="l01665"></a>01665 <span class="preprocessor">#endif</span>
<a name="l01666"></a>01666 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__dma__highp__naddr.html#ab32f787e76f148788cdbf907f1cf7613">s</a>;
<a name="l01667"></a><a class="code" href="unioncvmx__npi__dma__highp__naddr.html#ab5978ddafdc6a273b483d80c49f2a17b">01667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html">cvmx_npi_dma_highp_naddr_s</a>     <a class="code" href="unioncvmx__npi__dma__highp__naddr.html#ab5978ddafdc6a273b483d80c49f2a17b">cn30xx</a>;
<a name="l01668"></a><a class="code" href="unioncvmx__npi__dma__highp__naddr.html#a5c073c49439a054bb73ed1c868c5850f">01668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html">cvmx_npi_dma_highp_naddr_s</a>     <a class="code" href="unioncvmx__npi__dma__highp__naddr.html#a5c073c49439a054bb73ed1c868c5850f">cn31xx</a>;
<a name="l01669"></a><a class="code" href="unioncvmx__npi__dma__highp__naddr.html#af7afd70578d2cbac99bc2eb4fa8dbd10">01669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html">cvmx_npi_dma_highp_naddr_s</a>     <a class="code" href="unioncvmx__npi__dma__highp__naddr.html#af7afd70578d2cbac99bc2eb4fa8dbd10">cn38xx</a>;
<a name="l01670"></a><a class="code" href="unioncvmx__npi__dma__highp__naddr.html#a52b20f199d59b891a583732aecd611f3">01670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html">cvmx_npi_dma_highp_naddr_s</a>     <a class="code" href="unioncvmx__npi__dma__highp__naddr.html#a52b20f199d59b891a583732aecd611f3">cn38xxp2</a>;
<a name="l01671"></a><a class="code" href="unioncvmx__npi__dma__highp__naddr.html#afdfa7c860e41d8663616de073668bb0f">01671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html">cvmx_npi_dma_highp_naddr_s</a>     <a class="code" href="unioncvmx__npi__dma__highp__naddr.html#afdfa7c860e41d8663616de073668bb0f">cn50xx</a>;
<a name="l01672"></a><a class="code" href="unioncvmx__npi__dma__highp__naddr.html#a5aac8aa4931116d7e6270c7b915ee1b5">01672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html">cvmx_npi_dma_highp_naddr_s</a>     <a class="code" href="unioncvmx__npi__dma__highp__naddr.html#a5aac8aa4931116d7e6270c7b915ee1b5">cn58xx</a>;
<a name="l01673"></a><a class="code" href="unioncvmx__npi__dma__highp__naddr.html#aa84ca20720e02655d86ae8bd37f85b59">01673</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__highp__naddr_1_1cvmx__npi__dma__highp__naddr__s.html">cvmx_npi_dma_highp_naddr_s</a>     <a class="code" href="unioncvmx__npi__dma__highp__naddr.html#aa84ca20720e02655d86ae8bd37f85b59">cn58xxp1</a>;
<a name="l01674"></a>01674 };
<a name="l01675"></a><a class="code" href="cvmx-npi-defs_8h.html#ad75aa20f694dbcc069033490c0119005">01675</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dma__highp__naddr.html" title="cvmx_npi_dma_highp_naddr">cvmx_npi_dma_highp_naddr</a> <a class="code" href="unioncvmx__npi__dma__highp__naddr.html" title="cvmx_npi_dma_highp_naddr">cvmx_npi_dma_highp_naddr_t</a>;
<a name="l01676"></a>01676 <span class="comment"></span>
<a name="l01677"></a>01677 <span class="comment">/**</span>
<a name="l01678"></a>01678 <span class="comment"> * cvmx_npi_dma_lowp_counts</span>
<a name="l01679"></a>01679 <span class="comment"> *</span>
<a name="l01680"></a>01680 <span class="comment"> * NPI_DMA_LOWP_COUNTS = NPI&apos;s Low Priority DMA Counts</span>
<a name="l01681"></a>01681 <span class="comment"> *</span>
<a name="l01682"></a>01682 <span class="comment"> * Values for determing the number of instructions for Low Priority DMA in the NPI.</span>
<a name="l01683"></a>01683 <span class="comment"> */</span>
<a name="l01684"></a><a class="code" href="unioncvmx__npi__dma__lowp__counts.html">01684</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dma__lowp__counts.html" title="cvmx_npi_dma_lowp_counts">cvmx_npi_dma_lowp_counts</a> {
<a name="l01685"></a><a class="code" href="unioncvmx__npi__dma__lowp__counts.html#a68a1c475bfd37bd1cac86a3e514dd3e6">01685</a>     uint64_t <a class="code" href="unioncvmx__npi__dma__lowp__counts.html#a68a1c475bfd37bd1cac86a3e514dd3e6">u64</a>;
<a name="l01686"></a><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html">01686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html">cvmx_npi_dma_lowp_counts_s</a> {
<a name="l01687"></a>01687 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01688"></a>01688 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html#ac3b9900768b09cd7c6c166e02e1f5266">reserved_39_63</a>               : 25;
<a name="l01689"></a>01689     uint64_t <a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html#a37c9f22f676114470bf09fbfacbc7e5b">fcnt</a>                         : 7;  <span class="comment">/**&lt; Number of words in the Instruction FIFO. */</span>
<a name="l01690"></a>01690     uint64_t <a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html#af940efb8ceef9618d7434c8ddfdc1756">dbell</a>                        : 32; <span class="comment">/**&lt; Number of available words of Instructions to read. */</span>
<a name="l01691"></a>01691 <span class="preprocessor">#else</span>
<a name="l01692"></a><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html#af940efb8ceef9618d7434c8ddfdc1756">01692</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html#af940efb8ceef9618d7434c8ddfdc1756">dbell</a>                        : 32;
<a name="l01693"></a><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html#a37c9f22f676114470bf09fbfacbc7e5b">01693</a>     uint64_t <a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html#a37c9f22f676114470bf09fbfacbc7e5b">fcnt</a>                         : 7;
<a name="l01694"></a><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html#ac3b9900768b09cd7c6c166e02e1f5266">01694</a>     uint64_t <a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html#ac3b9900768b09cd7c6c166e02e1f5266">reserved_39_63</a>               : 25;
<a name="l01695"></a>01695 <span class="preprocessor">#endif</span>
<a name="l01696"></a>01696 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__dma__lowp__counts.html#ad0b4f11bbd0a73cecf4a0d28bc5d26bf">s</a>;
<a name="l01697"></a><a class="code" href="unioncvmx__npi__dma__lowp__counts.html#af2b443a9fb4ff88303da0971e099c9a1">01697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html">cvmx_npi_dma_lowp_counts_s</a>     <a class="code" href="unioncvmx__npi__dma__lowp__counts.html#af2b443a9fb4ff88303da0971e099c9a1">cn30xx</a>;
<a name="l01698"></a><a class="code" href="unioncvmx__npi__dma__lowp__counts.html#a6328c96dd0008646761265cc260a31d9">01698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html">cvmx_npi_dma_lowp_counts_s</a>     <a class="code" href="unioncvmx__npi__dma__lowp__counts.html#a6328c96dd0008646761265cc260a31d9">cn31xx</a>;
<a name="l01699"></a><a class="code" href="unioncvmx__npi__dma__lowp__counts.html#af40ab8d9140f414033ad22c6152ff823">01699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html">cvmx_npi_dma_lowp_counts_s</a>     <a class="code" href="unioncvmx__npi__dma__lowp__counts.html#af40ab8d9140f414033ad22c6152ff823">cn38xx</a>;
<a name="l01700"></a><a class="code" href="unioncvmx__npi__dma__lowp__counts.html#aeed8ade6cb8c7ef639a212115ea1f87d">01700</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html">cvmx_npi_dma_lowp_counts_s</a>     <a class="code" href="unioncvmx__npi__dma__lowp__counts.html#aeed8ade6cb8c7ef639a212115ea1f87d">cn38xxp2</a>;
<a name="l01701"></a><a class="code" href="unioncvmx__npi__dma__lowp__counts.html#a602ed95107fcdae8022edd64d83d26d7">01701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html">cvmx_npi_dma_lowp_counts_s</a>     <a class="code" href="unioncvmx__npi__dma__lowp__counts.html#a602ed95107fcdae8022edd64d83d26d7">cn50xx</a>;
<a name="l01702"></a><a class="code" href="unioncvmx__npi__dma__lowp__counts.html#a351635e97ef9329966a85e29bdf8d5db">01702</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html">cvmx_npi_dma_lowp_counts_s</a>     <a class="code" href="unioncvmx__npi__dma__lowp__counts.html#a351635e97ef9329966a85e29bdf8d5db">cn58xx</a>;
<a name="l01703"></a><a class="code" href="unioncvmx__npi__dma__lowp__counts.html#af103b6dd3360c228e5ca739df5a499d6">01703</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__counts_1_1cvmx__npi__dma__lowp__counts__s.html">cvmx_npi_dma_lowp_counts_s</a>     <a class="code" href="unioncvmx__npi__dma__lowp__counts.html#af103b6dd3360c228e5ca739df5a499d6">cn58xxp1</a>;
<a name="l01704"></a>01704 };
<a name="l01705"></a><a class="code" href="cvmx-npi-defs_8h.html#a5f41e44954941d743688ca2b7514ef4b">01705</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dma__lowp__counts.html" title="cvmx_npi_dma_lowp_counts">cvmx_npi_dma_lowp_counts</a> <a class="code" href="unioncvmx__npi__dma__lowp__counts.html" title="cvmx_npi_dma_lowp_counts">cvmx_npi_dma_lowp_counts_t</a>;
<a name="l01706"></a>01706 <span class="comment"></span>
<a name="l01707"></a>01707 <span class="comment">/**</span>
<a name="l01708"></a>01708 <span class="comment"> * cvmx_npi_dma_lowp_naddr</span>
<a name="l01709"></a>01709 <span class="comment"> *</span>
<a name="l01710"></a>01710 <span class="comment"> * NPI_DMA_LOWP_NADDR = NPI&apos;s Low Priority DMA Next Ichunk Address</span>
<a name="l01711"></a>01711 <span class="comment"> *</span>
<a name="l01712"></a>01712 <span class="comment"> * Place NPI will read the next Ichunk data from. This is valid when state is 0</span>
<a name="l01713"></a>01713 <span class="comment"> */</span>
<a name="l01714"></a><a class="code" href="unioncvmx__npi__dma__lowp__naddr.html">01714</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dma__lowp__naddr.html" title="cvmx_npi_dma_lowp_naddr">cvmx_npi_dma_lowp_naddr</a> {
<a name="l01715"></a><a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#ad1d3483d87eab8216736a19a5187d60b">01715</a>     uint64_t <a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#ad1d3483d87eab8216736a19a5187d60b">u64</a>;
<a name="l01716"></a><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html">01716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html">cvmx_npi_dma_lowp_naddr_s</a> {
<a name="l01717"></a>01717 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01718"></a>01718 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html#aabb116119bc4c78a1c32e00a8b7cf8fd">reserved_40_63</a>               : 24;
<a name="l01719"></a>01719     uint64_t <a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html#a7c2e7ee87268fde0208ba53b58abc9bd">state</a>                        : 4;  <span class="comment">/**&lt; The DMA instruction engine state vector.</span>
<a name="l01720"></a>01720 <span class="comment">                                                         Typical value is 0 (IDLE). */</span>
<a name="l01721"></a>01721     uint64_t <a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html#a19282b199a1c19edc43a80c7c29e1ccd">addr</a>                         : 36; <span class="comment">/**&lt; The next L2C address to read DMA instructions</span>
<a name="l01722"></a>01722 <span class="comment">                                                         from for the Low Priority DMA engine. */</span>
<a name="l01723"></a>01723 <span class="preprocessor">#else</span>
<a name="l01724"></a><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html#a19282b199a1c19edc43a80c7c29e1ccd">01724</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html#a19282b199a1c19edc43a80c7c29e1ccd">addr</a>                         : 36;
<a name="l01725"></a><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html#a7c2e7ee87268fde0208ba53b58abc9bd">01725</a>     uint64_t <a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html#a7c2e7ee87268fde0208ba53b58abc9bd">state</a>                        : 4;
<a name="l01726"></a><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html#aabb116119bc4c78a1c32e00a8b7cf8fd">01726</a>     uint64_t <a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html#aabb116119bc4c78a1c32e00a8b7cf8fd">reserved_40_63</a>               : 24;
<a name="l01727"></a>01727 <span class="preprocessor">#endif</span>
<a name="l01728"></a>01728 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#a7f9837a8cfe327c512c0ea8aa19a8f48">s</a>;
<a name="l01729"></a><a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#aea0067d430700baabc4cca7d02002e4d">01729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html">cvmx_npi_dma_lowp_naddr_s</a>      <a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#aea0067d430700baabc4cca7d02002e4d">cn30xx</a>;
<a name="l01730"></a><a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#a1ee6a5c0bc9ce8f07506c07870695200">01730</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html">cvmx_npi_dma_lowp_naddr_s</a>      <a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#a1ee6a5c0bc9ce8f07506c07870695200">cn31xx</a>;
<a name="l01731"></a><a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#ad75b46906d2eb911304f25d3f8f7bec6">01731</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html">cvmx_npi_dma_lowp_naddr_s</a>      <a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#ad75b46906d2eb911304f25d3f8f7bec6">cn38xx</a>;
<a name="l01732"></a><a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#abc9111f98faa480fe9014fc741bae56b">01732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html">cvmx_npi_dma_lowp_naddr_s</a>      <a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#abc9111f98faa480fe9014fc741bae56b">cn38xxp2</a>;
<a name="l01733"></a><a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#a793f27c123edea2afbc67b2ebcb95d47">01733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html">cvmx_npi_dma_lowp_naddr_s</a>      <a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#a793f27c123edea2afbc67b2ebcb95d47">cn50xx</a>;
<a name="l01734"></a><a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#a7c4d71dd8e44f8c26c03974891136982">01734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html">cvmx_npi_dma_lowp_naddr_s</a>      <a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#a7c4d71dd8e44f8c26c03974891136982">cn58xx</a>;
<a name="l01735"></a><a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#acbf65f285955165c074c34ecf5d4c440">01735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__dma__lowp__naddr_1_1cvmx__npi__dma__lowp__naddr__s.html">cvmx_npi_dma_lowp_naddr_s</a>      <a class="code" href="unioncvmx__npi__dma__lowp__naddr.html#acbf65f285955165c074c34ecf5d4c440">cn58xxp1</a>;
<a name="l01736"></a>01736 };
<a name="l01737"></a><a class="code" href="cvmx-npi-defs_8h.html#a08f49f66c8cdab6a39dce65200ca8233">01737</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__dma__lowp__naddr.html" title="cvmx_npi_dma_lowp_naddr">cvmx_npi_dma_lowp_naddr</a> <a class="code" href="unioncvmx__npi__dma__lowp__naddr.html" title="cvmx_npi_dma_lowp_naddr">cvmx_npi_dma_lowp_naddr_t</a>;
<a name="l01738"></a>01738 <span class="comment"></span>
<a name="l01739"></a>01739 <span class="comment">/**</span>
<a name="l01740"></a>01740 <span class="comment"> * cvmx_npi_highp_dbell</span>
<a name="l01741"></a>01741 <span class="comment"> *</span>
<a name="l01742"></a>01742 <span class="comment"> * NPI_HIGHP_DBELL = High Priority Door Bell</span>
<a name="l01743"></a>01743 <span class="comment"> *</span>
<a name="l01744"></a>01744 <span class="comment"> * The door bell register for the high priority DMA queue.</span>
<a name="l01745"></a>01745 <span class="comment"> */</span>
<a name="l01746"></a><a class="code" href="unioncvmx__npi__highp__dbell.html">01746</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__highp__dbell.html" title="cvmx_npi_highp_dbell">cvmx_npi_highp_dbell</a> {
<a name="l01747"></a><a class="code" href="unioncvmx__npi__highp__dbell.html#ac3c36bdf28fd386387c0b8f246162be8">01747</a>     uint64_t <a class="code" href="unioncvmx__npi__highp__dbell.html#ac3c36bdf28fd386387c0b8f246162be8">u64</a>;
<a name="l01748"></a><a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html">01748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html">cvmx_npi_highp_dbell_s</a> {
<a name="l01749"></a>01749 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html#ae4463d8312ed9bca7329963af939cb68">reserved_16_63</a>               : 48;
<a name="l01751"></a>01751     uint64_t <a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html#a2881671be6871256d9f5362064f711fb">dbell</a>                        : 16; <span class="comment">/**&lt; The value written to this register is added to the</span>
<a name="l01752"></a>01752 <span class="comment">                                                         number of 8byte words to be read and processes for</span>
<a name="l01753"></a>01753 <span class="comment">                                                         the high priority dma queue. */</span>
<a name="l01754"></a>01754 <span class="preprocessor">#else</span>
<a name="l01755"></a><a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html#a2881671be6871256d9f5362064f711fb">01755</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html#a2881671be6871256d9f5362064f711fb">dbell</a>                        : 16;
<a name="l01756"></a><a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html#ae4463d8312ed9bca7329963af939cb68">01756</a>     uint64_t <a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html#ae4463d8312ed9bca7329963af939cb68">reserved_16_63</a>               : 48;
<a name="l01757"></a>01757 <span class="preprocessor">#endif</span>
<a name="l01758"></a>01758 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__highp__dbell.html#a75da98ef587aee995982d1a38cebb9af">s</a>;
<a name="l01759"></a><a class="code" href="unioncvmx__npi__highp__dbell.html#ae284074171e718429a1540ee7006bcd7">01759</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html">cvmx_npi_highp_dbell_s</a>         <a class="code" href="unioncvmx__npi__highp__dbell.html#ae284074171e718429a1540ee7006bcd7">cn30xx</a>;
<a name="l01760"></a><a class="code" href="unioncvmx__npi__highp__dbell.html#abbaf10d5ea547fe2e3e275e51a164f98">01760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html">cvmx_npi_highp_dbell_s</a>         <a class="code" href="unioncvmx__npi__highp__dbell.html#abbaf10d5ea547fe2e3e275e51a164f98">cn31xx</a>;
<a name="l01761"></a><a class="code" href="unioncvmx__npi__highp__dbell.html#a8ac1059caa558f64ec4f6298ac61b2dd">01761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html">cvmx_npi_highp_dbell_s</a>         <a class="code" href="unioncvmx__npi__highp__dbell.html#a8ac1059caa558f64ec4f6298ac61b2dd">cn38xx</a>;
<a name="l01762"></a><a class="code" href="unioncvmx__npi__highp__dbell.html#a0ef751424a7e8bf9946a268cff5a278f">01762</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html">cvmx_npi_highp_dbell_s</a>         <a class="code" href="unioncvmx__npi__highp__dbell.html#a0ef751424a7e8bf9946a268cff5a278f">cn38xxp2</a>;
<a name="l01763"></a><a class="code" href="unioncvmx__npi__highp__dbell.html#a741c0f8f8f8cfcc2f3b2d5ea8fdb78c4">01763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html">cvmx_npi_highp_dbell_s</a>         <a class="code" href="unioncvmx__npi__highp__dbell.html#a741c0f8f8f8cfcc2f3b2d5ea8fdb78c4">cn50xx</a>;
<a name="l01764"></a><a class="code" href="unioncvmx__npi__highp__dbell.html#af6f45d9ab31fcba54be8b57f71ad5867">01764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html">cvmx_npi_highp_dbell_s</a>         <a class="code" href="unioncvmx__npi__highp__dbell.html#af6f45d9ab31fcba54be8b57f71ad5867">cn58xx</a>;
<a name="l01765"></a><a class="code" href="unioncvmx__npi__highp__dbell.html#acdaeaf3be1180614ceb474950390e007">01765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__dbell_1_1cvmx__npi__highp__dbell__s.html">cvmx_npi_highp_dbell_s</a>         <a class="code" href="unioncvmx__npi__highp__dbell.html#acdaeaf3be1180614ceb474950390e007">cn58xxp1</a>;
<a name="l01766"></a>01766 };
<a name="l01767"></a><a class="code" href="cvmx-npi-defs_8h.html#a6bbe36312deb432269b1cded76888ff4">01767</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__highp__dbell.html" title="cvmx_npi_highp_dbell">cvmx_npi_highp_dbell</a> <a class="code" href="unioncvmx__npi__highp__dbell.html" title="cvmx_npi_highp_dbell">cvmx_npi_highp_dbell_t</a>;
<a name="l01768"></a>01768 <span class="comment"></span>
<a name="l01769"></a>01769 <span class="comment">/**</span>
<a name="l01770"></a>01770 <span class="comment"> * cvmx_npi_highp_ibuff_saddr</span>
<a name="l01771"></a>01771 <span class="comment"> *</span>
<a name="l01772"></a>01772 <span class="comment"> * NPI_HIGHP_IBUFF_SADDR = DMA High Priority Instruction Buffer Starting Address</span>
<a name="l01773"></a>01773 <span class="comment"> *</span>
<a name="l01774"></a>01774 <span class="comment"> * The address to start reading Instructions from for HIGHP.</span>
<a name="l01775"></a>01775 <span class="comment"> */</span>
<a name="l01776"></a><a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html">01776</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html" title="cvmx_npi_highp_ibuff_saddr">cvmx_npi_highp_ibuff_saddr</a> {
<a name="l01777"></a><a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#a71c14eec4973deaecc75333197116291">01777</a>     uint64_t <a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#a71c14eec4973deaecc75333197116291">u64</a>;
<a name="l01778"></a><a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html">01778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html">cvmx_npi_highp_ibuff_saddr_s</a> {
<a name="l01779"></a>01779 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01780"></a>01780 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html#a30a06ed00ec6dd7e53750bbbd83fbf3e">reserved_36_63</a>               : 28;
<a name="l01781"></a>01781     uint64_t <a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html#ac67c8eadbccd58098cf4f7c6d0a85260">saddr</a>                        : 36; <span class="comment">/**&lt; The starting address to read the first instruction. */</span>
<a name="l01782"></a>01782 <span class="preprocessor">#else</span>
<a name="l01783"></a><a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html#ac67c8eadbccd58098cf4f7c6d0a85260">01783</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html#ac67c8eadbccd58098cf4f7c6d0a85260">saddr</a>                        : 36;
<a name="l01784"></a><a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html#a30a06ed00ec6dd7e53750bbbd83fbf3e">01784</a>     uint64_t <a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html#a30a06ed00ec6dd7e53750bbbd83fbf3e">reserved_36_63</a>               : 28;
<a name="l01785"></a>01785 <span class="preprocessor">#endif</span>
<a name="l01786"></a>01786 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#af380717af21edbee7bab9fa6234863c9">s</a>;
<a name="l01787"></a><a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#ac6418200ee0945b4d1d9f48e8345a88f">01787</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html">cvmx_npi_highp_ibuff_saddr_s</a>   <a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#ac6418200ee0945b4d1d9f48e8345a88f">cn30xx</a>;
<a name="l01788"></a><a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#aa81151e85e4f3994f7c65d285477ff78">01788</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html">cvmx_npi_highp_ibuff_saddr_s</a>   <a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#aa81151e85e4f3994f7c65d285477ff78">cn31xx</a>;
<a name="l01789"></a><a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#ae378b865670cae7d0467244b47126d4f">01789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html">cvmx_npi_highp_ibuff_saddr_s</a>   <a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#ae378b865670cae7d0467244b47126d4f">cn38xx</a>;
<a name="l01790"></a><a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#a6ee23db90e67c4d5395fe5d378975dd9">01790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html">cvmx_npi_highp_ibuff_saddr_s</a>   <a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#a6ee23db90e67c4d5395fe5d378975dd9">cn38xxp2</a>;
<a name="l01791"></a><a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#a7efeec3bf2ae50b931adbbe821072074">01791</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html">cvmx_npi_highp_ibuff_saddr_s</a>   <a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#a7efeec3bf2ae50b931adbbe821072074">cn50xx</a>;
<a name="l01792"></a><a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#a09d7c45da5ea370d2f57dfdf914705f4">01792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html">cvmx_npi_highp_ibuff_saddr_s</a>   <a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#a09d7c45da5ea370d2f57dfdf914705f4">cn58xx</a>;
<a name="l01793"></a><a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#a4aa82de8d15b8adeca4d2cf9a8a63660">01793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__highp__ibuff__saddr_1_1cvmx__npi__highp__ibuff__saddr__s.html">cvmx_npi_highp_ibuff_saddr_s</a>   <a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html#a4aa82de8d15b8adeca4d2cf9a8a63660">cn58xxp1</a>;
<a name="l01794"></a>01794 };
<a name="l01795"></a><a class="code" href="cvmx-npi-defs_8h.html#a9ee0e73d24536b7cb023ad5b2df3b5bf">01795</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html" title="cvmx_npi_highp_ibuff_saddr">cvmx_npi_highp_ibuff_saddr</a> <a class="code" href="unioncvmx__npi__highp__ibuff__saddr.html" title="cvmx_npi_highp_ibuff_saddr">cvmx_npi_highp_ibuff_saddr_t</a>;
<a name="l01796"></a>01796 <span class="comment"></span>
<a name="l01797"></a>01797 <span class="comment">/**</span>
<a name="l01798"></a>01798 <span class="comment"> * cvmx_npi_input_control</span>
<a name="l01799"></a>01799 <span class="comment"> *</span>
<a name="l01800"></a>01800 <span class="comment"> * NPI_INPUT_CONTROL = NPI&apos;s Input Control Register</span>
<a name="l01801"></a>01801 <span class="comment"> *</span>
<a name="l01802"></a>01802 <span class="comment"> * Control for reads for gather list and instructions.</span>
<a name="l01803"></a>01803 <span class="comment"> */</span>
<a name="l01804"></a><a class="code" href="unioncvmx__npi__input__control.html">01804</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__input__control.html" title="cvmx_npi_input_control">cvmx_npi_input_control</a> {
<a name="l01805"></a><a class="code" href="unioncvmx__npi__input__control.html#aea126a58dd4a3cfce19fb72e710d3eee">01805</a>     uint64_t <a class="code" href="unioncvmx__npi__input__control.html#aea126a58dd4a3cfce19fb72e710d3eee">u64</a>;
<a name="l01806"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html">01806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html">cvmx_npi_input_control_s</a> {
<a name="l01807"></a>01807 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01808"></a>01808 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a97ba12e2f0dd1c4f851b6fcf55977d94">reserved_23_63</a>               : 41;
<a name="l01809"></a>01809     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a62969e0890fec9728a83168fe4057579">pkt_rr</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the input packet selection will be</span>
<a name="l01810"></a>01810 <span class="comment">                                                         made with a Round Robin arbitration. When &apos;0&apos;</span>
<a name="l01811"></a>01811 <span class="comment">                                                         the input packet port is fixed in priority,</span>
<a name="l01812"></a>01812 <span class="comment">                                                         where the lower port number has higher priority.</span>
<a name="l01813"></a>01813 <span class="comment">                                                         PASS3 Field */</span>
<a name="l01814"></a>01814     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a2b89c7dc54495e6a80285486a9422bd4">pbp_dhi</a>                      : 13; <span class="comment">/**&lt; Field when in [PBP] is set to be used in</span>
<a name="l01815"></a>01815 <span class="comment">                                                         calculating a DPTR. */</span>
<a name="l01816"></a>01816     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a6e1d4eac227141cd4d040eb949526946">d_nsr</a>                        : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for reading of</span>
<a name="l01817"></a>01817 <span class="comment">                                                         gather data. */</span>
<a name="l01818"></a>01818     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#ad1daecde9e5f1394877a21e35c6e0258">d_esr</a>                        : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for reading of</span>
<a name="l01819"></a>01819 <span class="comment">                                                         gather data. */</span>
<a name="l01820"></a>01820     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a77ce1d35b4edfe6d2b8448d22d3c6990">d_ror</a>                        : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for reading of</span>
<a name="l01821"></a>01821 <span class="comment">                                                         gather data. */</span>
<a name="l01822"></a>01822     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a884e08cfdb11d2c2fa702a7635fe2edf">use_csr</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the csr value will be used for</span>
<a name="l01823"></a>01823 <span class="comment">                                                         ROR, ESR, and NSR. When clear &apos;0&apos; the value in</span>
<a name="l01824"></a>01824 <span class="comment">                                                         DPTR will be used. In turn the bits not used for</span>
<a name="l01825"></a>01825 <span class="comment">                                                         ROR, ESR, and NSR, will be used for bits [63:60]</span>
<a name="l01826"></a>01826 <span class="comment">                                                         of the address used to fetch packet data. */</span>
<a name="l01827"></a>01827     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a5ad97a0f8ccb6fe27a6198ecf01bac60">nsr</a>                          : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for reading of</span>
<a name="l01828"></a>01828 <span class="comment">                                                         gather list and gather instruction. */</span>
<a name="l01829"></a>01829     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#afce2e98a4f92cf6e70023fc003a950e6">esr</a>                          : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for reading of</span>
<a name="l01830"></a>01830 <span class="comment">                                                         gather list and gather instruction. */</span>
<a name="l01831"></a>01831     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a149fe4eb7fbf413669d8169240eb0da8">ror</a>                          : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for reading of</span>
<a name="l01832"></a>01832 <span class="comment">                                                         gather list and gather instruction. */</span>
<a name="l01833"></a>01833 <span class="preprocessor">#else</span>
<a name="l01834"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a149fe4eb7fbf413669d8169240eb0da8">01834</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a149fe4eb7fbf413669d8169240eb0da8">ror</a>                          : 1;
<a name="l01835"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#afce2e98a4f92cf6e70023fc003a950e6">01835</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#afce2e98a4f92cf6e70023fc003a950e6">esr</a>                          : 2;
<a name="l01836"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a5ad97a0f8ccb6fe27a6198ecf01bac60">01836</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a5ad97a0f8ccb6fe27a6198ecf01bac60">nsr</a>                          : 1;
<a name="l01837"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a884e08cfdb11d2c2fa702a7635fe2edf">01837</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a884e08cfdb11d2c2fa702a7635fe2edf">use_csr</a>                      : 1;
<a name="l01838"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a77ce1d35b4edfe6d2b8448d22d3c6990">01838</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a77ce1d35b4edfe6d2b8448d22d3c6990">d_ror</a>                        : 1;
<a name="l01839"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#ad1daecde9e5f1394877a21e35c6e0258">01839</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#ad1daecde9e5f1394877a21e35c6e0258">d_esr</a>                        : 2;
<a name="l01840"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a6e1d4eac227141cd4d040eb949526946">01840</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a6e1d4eac227141cd4d040eb949526946">d_nsr</a>                        : 1;
<a name="l01841"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a2b89c7dc54495e6a80285486a9422bd4">01841</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a2b89c7dc54495e6a80285486a9422bd4">pbp_dhi</a>                      : 13;
<a name="l01842"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a62969e0890fec9728a83168fe4057579">01842</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a62969e0890fec9728a83168fe4057579">pkt_rr</a>                       : 1;
<a name="l01843"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a97ba12e2f0dd1c4f851b6fcf55977d94">01843</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html#a97ba12e2f0dd1c4f851b6fcf55977d94">reserved_23_63</a>               : 41;
<a name="l01844"></a>01844 <span class="preprocessor">#endif</span>
<a name="l01845"></a>01845 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__input__control.html#af8f9fd46cb71c6d01e816426e57cb306">s</a>;
<a name="l01846"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html">01846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html">cvmx_npi_input_control_cn30xx</a> {
<a name="l01847"></a>01847 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a8f0a86e0f71973d48fd1f63c108e4802">reserved_22_63</a>               : 42;
<a name="l01849"></a>01849     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a6fdef5ff176447b92a4ddb283c3c7ef1">pbp_dhi</a>                      : 13; <span class="comment">/**&lt; Field when in [PBP] is set to be used in</span>
<a name="l01850"></a>01850 <span class="comment">                                                         calculating a DPTR. */</span>
<a name="l01851"></a>01851     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#af5211f93920c57281bf8802e13efd3bd">d_nsr</a>                        : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for reading of</span>
<a name="l01852"></a>01852 <span class="comment">                                                         gather data. */</span>
<a name="l01853"></a>01853     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a33ddcf272f994fba399b7239956174ad">d_esr</a>                        : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for reading of</span>
<a name="l01854"></a>01854 <span class="comment">                                                         gather data. */</span>
<a name="l01855"></a>01855     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a98da2a9ebb9cf300d14e026aa4f25683">d_ror</a>                        : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for reading of</span>
<a name="l01856"></a>01856 <span class="comment">                                                         gather data. */</span>
<a name="l01857"></a>01857     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#ad3052887b0a64d93aa00865bdc690040">use_csr</a>                      : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the csr value will be used for</span>
<a name="l01858"></a>01858 <span class="comment">                                                         ROR, ESR, and NSR. When clear &apos;0&apos; the value in</span>
<a name="l01859"></a>01859 <span class="comment">                                                         DPTR will be used. In turn the bits not used for</span>
<a name="l01860"></a>01860 <span class="comment">                                                         ROR, ESR, and NSR, will be used for bits [63:60]</span>
<a name="l01861"></a>01861 <span class="comment">                                                         of the address used to fetch packet data. */</span>
<a name="l01862"></a>01862     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a7966dd943dedb9cbc8648ee5233eb393">nsr</a>                          : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for reading of</span>
<a name="l01863"></a>01863 <span class="comment">                                                         gather list and gather instruction. */</span>
<a name="l01864"></a>01864     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a09e0f448356030982f77eeeccf3d0edf">esr</a>                          : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for reading of</span>
<a name="l01865"></a>01865 <span class="comment">                                                         gather list and gather instruction. */</span>
<a name="l01866"></a>01866     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#acf2ccc923d35ccfdd77eaba35de18da1">ror</a>                          : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for reading of</span>
<a name="l01867"></a>01867 <span class="comment">                                                         gather list and gather instruction. */</span>
<a name="l01868"></a>01868 <span class="preprocessor">#else</span>
<a name="l01869"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#acf2ccc923d35ccfdd77eaba35de18da1">01869</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#acf2ccc923d35ccfdd77eaba35de18da1">ror</a>                          : 1;
<a name="l01870"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a09e0f448356030982f77eeeccf3d0edf">01870</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a09e0f448356030982f77eeeccf3d0edf">esr</a>                          : 2;
<a name="l01871"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a7966dd943dedb9cbc8648ee5233eb393">01871</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a7966dd943dedb9cbc8648ee5233eb393">nsr</a>                          : 1;
<a name="l01872"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#ad3052887b0a64d93aa00865bdc690040">01872</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#ad3052887b0a64d93aa00865bdc690040">use_csr</a>                      : 1;
<a name="l01873"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a98da2a9ebb9cf300d14e026aa4f25683">01873</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a98da2a9ebb9cf300d14e026aa4f25683">d_ror</a>                        : 1;
<a name="l01874"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a33ddcf272f994fba399b7239956174ad">01874</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a33ddcf272f994fba399b7239956174ad">d_esr</a>                        : 2;
<a name="l01875"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#af5211f93920c57281bf8802e13efd3bd">01875</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#af5211f93920c57281bf8802e13efd3bd">d_nsr</a>                        : 1;
<a name="l01876"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a6fdef5ff176447b92a4ddb283c3c7ef1">01876</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a6fdef5ff176447b92a4ddb283c3c7ef1">pbp_dhi</a>                      : 13;
<a name="l01877"></a><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a8f0a86e0f71973d48fd1f63c108e4802">01877</a>     uint64_t <a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html#a8f0a86e0f71973d48fd1f63c108e4802">reserved_22_63</a>               : 42;
<a name="l01878"></a>01878 <span class="preprocessor">#endif</span>
<a name="l01879"></a>01879 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__input__control.html#ab655384e85bb15d14424cc04ba977ae4">cn30xx</a>;
<a name="l01880"></a><a class="code" href="unioncvmx__npi__input__control.html#a7ab5b97172c83e6f35fc29af8e29bf8f">01880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html">cvmx_npi_input_control_cn30xx</a>  <a class="code" href="unioncvmx__npi__input__control.html#a7ab5b97172c83e6f35fc29af8e29bf8f">cn31xx</a>;
<a name="l01881"></a><a class="code" href="unioncvmx__npi__input__control.html#acc21ad1a42c69620dd6e7f60004902ed">01881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html">cvmx_npi_input_control_s</a>       <a class="code" href="unioncvmx__npi__input__control.html#acc21ad1a42c69620dd6e7f60004902ed">cn38xx</a>;
<a name="l01882"></a><a class="code" href="unioncvmx__npi__input__control.html#a9be4a54963749d6dd87f8086f5a86c52">01882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__cn30xx.html">cvmx_npi_input_control_cn30xx</a>  <a class="code" href="unioncvmx__npi__input__control.html#a9be4a54963749d6dd87f8086f5a86c52">cn38xxp2</a>;
<a name="l01883"></a><a class="code" href="unioncvmx__npi__input__control.html#a81749fe97f265f8e6afbe662fe3c3663">01883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html">cvmx_npi_input_control_s</a>       <a class="code" href="unioncvmx__npi__input__control.html#a81749fe97f265f8e6afbe662fe3c3663">cn50xx</a>;
<a name="l01884"></a><a class="code" href="unioncvmx__npi__input__control.html#accdd29acfa0ac9202529b0caa291f4ec">01884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html">cvmx_npi_input_control_s</a>       <a class="code" href="unioncvmx__npi__input__control.html#accdd29acfa0ac9202529b0caa291f4ec">cn58xx</a>;
<a name="l01885"></a><a class="code" href="unioncvmx__npi__input__control.html#aba84e24b8dd24997b9bf2163d3d177fc">01885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__input__control_1_1cvmx__npi__input__control__s.html">cvmx_npi_input_control_s</a>       <a class="code" href="unioncvmx__npi__input__control.html#aba84e24b8dd24997b9bf2163d3d177fc">cn58xxp1</a>;
<a name="l01886"></a>01886 };
<a name="l01887"></a><a class="code" href="cvmx-npi-defs_8h.html#ab59b371060502b78b25df54f9ccc06f0">01887</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__input__control.html" title="cvmx_npi_input_control">cvmx_npi_input_control</a> <a class="code" href="unioncvmx__npi__input__control.html" title="cvmx_npi_input_control">cvmx_npi_input_control_t</a>;
<a name="l01888"></a>01888 <span class="comment"></span>
<a name="l01889"></a>01889 <span class="comment">/**</span>
<a name="l01890"></a>01890 <span class="comment"> * cvmx_npi_int_enb</span>
<a name="l01891"></a>01891 <span class="comment"> *</span>
<a name="l01892"></a>01892 <span class="comment"> * NPI_INTERRUPT_ENB = NPI&apos;s Interrupt Enable Register</span>
<a name="l01893"></a>01893 <span class="comment"> *</span>
<a name="l01894"></a>01894 <span class="comment"> * Used to enable the various interrupting conditions of NPI</span>
<a name="l01895"></a>01895 <span class="comment"> */</span>
<a name="l01896"></a><a class="code" href="unioncvmx__npi__int__enb.html">01896</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__int__enb.html" title="cvmx_npi_int_enb">cvmx_npi_int_enb</a> {
<a name="l01897"></a><a class="code" href="unioncvmx__npi__int__enb.html#a1bd9efe0c35c626379600820f38199e1">01897</a>     uint64_t <a class="code" href="unioncvmx__npi__int__enb.html#a1bd9efe0c35c626379600820f38199e1">u64</a>;
<a name="l01898"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html">01898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html">cvmx_npi_int_enb_s</a> {
<a name="l01899"></a>01899 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01900"></a>01900 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aae64c049ba7404974353ce3274195dd2">reserved_62_63</a>               : 2;
<a name="l01901"></a>01901     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a1732ec5f4a776c99dd5ac501b2d2d21a">q1_a_f</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q1_A_F] to generate an</span>
<a name="l01902"></a>01902 <span class="comment">                                                         interrupt. */</span>
<a name="l01903"></a>01903     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ad927315bc55440499c185e3f446a2725">q1_s_e</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q1_S_E] to generate an</span>
<a name="l01904"></a>01904 <span class="comment">                                                         interrupt. */</span>
<a name="l01905"></a>01905     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#abfe63e815048685e42d96c08b8d9829e">pdf_p_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PDF_P_F] to generate an</span>
<a name="l01906"></a>01906 <span class="comment">                                                         interrupt. */</span>
<a name="l01907"></a>01907     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae71ab4daf6a84f13d644a3b6d7a23bab">pdf_p_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PDF_P_E] to generate an</span>
<a name="l01908"></a>01908 <span class="comment">                                                         interrupt. */</span>
<a name="l01909"></a>01909     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a0529cb871f540f52db186de9c20f386d">pcf_p_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCF_P_F] to generate an</span>
<a name="l01910"></a>01910 <span class="comment">                                                         interrupt. */</span>
<a name="l01911"></a>01911     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a5cee53b3ecaf004f4a4abb65d23e3f24">pcf_p_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCF_P_E] to generate an</span>
<a name="l01912"></a>01912 <span class="comment">                                                         interrupt. */</span>
<a name="l01913"></a>01913     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4b8fe671a449a481c79a3b4c60396c3e">rdx_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RDX_S_E] to generate an</span>
<a name="l01914"></a>01914 <span class="comment">                                                         interrupt. */</span>
<a name="l01915"></a>01915     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af5b9fe368d7c6c0f4ee93178dc36e910">rwx_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RWX_S_E] to generate an</span>
<a name="l01916"></a>01916 <span class="comment">                                                         interrupt. */</span>
<a name="l01917"></a>01917     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af6db4f404e855f0d53a575666046101f">pnc_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PNC_A_F] to generate an</span>
<a name="l01918"></a>01918 <span class="comment">                                                         interrupt. */</span>
<a name="l01919"></a>01919     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a47b38e9810d8c3a36df1f1a6cf2adb4d">pnc_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PNC_S_E] to generate an</span>
<a name="l01920"></a>01920 <span class="comment">                                                         interrupt. */</span>
<a name="l01921"></a>01921     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a535e5d723f824cc203ecb43e89220670">com_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[COM_A_F] to generate an</span>
<a name="l01922"></a>01922 <span class="comment">                                                         interrupt. */</span>
<a name="l01923"></a>01923     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ab152985171607f1c71c2c8e103cc6f78">com_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[COM_S_E] to generate an</span>
<a name="l01924"></a>01924 <span class="comment">                                                         interrupt. */</span>
<a name="l01925"></a>01925     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a222c885f8a7336973f8b41400c8c06ca">q3_a_f</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q3_A_F] to generate an</span>
<a name="l01926"></a>01926 <span class="comment">                                                         interrupt. */</span>
<a name="l01927"></a>01927     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a9fc62e07920dc8d276339dc803eeab93">q3_s_e</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q3_S_E] to generate an</span>
<a name="l01928"></a>01928 <span class="comment">                                                         interrupt. */</span>
<a name="l01929"></a>01929     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4ec94a23382910d693db19c45f62173d">q2_a_f</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q2_A_F] to generate an</span>
<a name="l01930"></a>01930 <span class="comment">                                                         interrupt. */</span>
<a name="l01931"></a>01931     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4ad94f9629377886321204d298519061">q2_s_e</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q2_S_E] to generate an</span>
<a name="l01932"></a>01932 <span class="comment">                                                         interrupt. */</span>
<a name="l01933"></a>01933     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ab582f70627e168a0d7e3ecaf91d05f34">pcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCR_A_F] to generate an</span>
<a name="l01934"></a>01934 <span class="comment">                                                         interrupt. */</span>
<a name="l01935"></a>01935     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#abf4e4296b09b922e9d92bbd1123a126a">pcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCR_S_E] to generate an</span>
<a name="l01936"></a>01936 <span class="comment">                                                         interrupt. */</span>
<a name="l01937"></a>01937     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ad0109907ddda7e9846d750e5453e70f4">fcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[FCR_A_F] to generate an</span>
<a name="l01938"></a>01938 <span class="comment">                                                         interrupt. */</span>
<a name="l01939"></a>01939     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a80e018434d05b06a818a7c23089cbb10">fcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[FCR_S_E] to generate an</span>
<a name="l01940"></a>01940 <span class="comment">                                                         interrupt. */</span>
<a name="l01941"></a>01941     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a8b2c7b255a0e38fc61eff671fcef6606">iobdma</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[IOBDMA] to generate an</span>
<a name="l01942"></a>01942 <span class="comment">                                                         interrupt. */</span>
<a name="l01943"></a>01943     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a50556199f2191aef988a2689fd2a95f2">p_dperr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P_DPERR] to generate an</span>
<a name="l01944"></a>01944 <span class="comment">                                                         interrupt. */</span>
<a name="l01945"></a>01945     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4eaeb0841c1d76a8d0aecc5ff409f870">win_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[WIN_RTO] to generate an</span>
<a name="l01946"></a>01946 <span class="comment">                                                         interrupt. */</span>
<a name="l01947"></a>01947     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a671e620ad166d474bc321ab3c08c9187">i3_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I3_PPERR] to generate an</span>
<a name="l01948"></a>01948 <span class="comment">                                                         interrupt. */</span>
<a name="l01949"></a>01949     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ade7edf3a00760649b930238272c81efe">i2_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I2_PPERR] to generate an</span>
<a name="l01950"></a>01950 <span class="comment">                                                         interrupt. */</span>
<a name="l01951"></a>01951     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aabd85a18e4cba379c01b86bec3c2d653">i1_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I1_PPERR] to generate an</span>
<a name="l01952"></a>01952 <span class="comment">                                                         interrupt. */</span>
<a name="l01953"></a>01953     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ababdeadb0faeeae45531c4c115d20269">i0_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_PPERR] to generate an</span>
<a name="l01954"></a>01954 <span class="comment">                                                         interrupt. */</span>
<a name="l01955"></a>01955     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae07a1c2d4e5b99321cba788113ab78f3">p3_ptout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P3_PTOUT] to generate an</span>
<a name="l01956"></a>01956 <span class="comment">                                                         interrupt. */</span>
<a name="l01957"></a>01957     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae9edf7a03a415a70ccc9fe003b1a2ac3">p2_ptout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P2_PTOUT] to generate an</span>
<a name="l01958"></a>01958 <span class="comment">                                                         interrupt. */</span>
<a name="l01959"></a>01959     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aca8d497b8877b8d8c60cd97e3e831d6f">p1_ptout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_PTOUT] to generate an</span>
<a name="l01960"></a>01960 <span class="comment">                                                         interrupt. */</span>
<a name="l01961"></a>01961     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ad3aedff08fb2c139f5603c1ad9394ff1">p0_ptout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PTOUT] to generate an</span>
<a name="l01962"></a>01962 <span class="comment">                                                         interrupt. */</span>
<a name="l01963"></a>01963     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a5fd24026d186a78fc3e34f0dc8277bd3">p3_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P3_PPERR] to generate an</span>
<a name="l01964"></a>01964 <span class="comment">                                                         interrupt. */</span>
<a name="l01965"></a>01965     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#abfa70cafff6fb8125ca6e674970293ce">p2_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P2_PPERR] to generate an</span>
<a name="l01966"></a>01966 <span class="comment">                                                         interrupt. */</span>
<a name="l01967"></a>01967     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a1d411b491ff75f92c005b6c06f879597">p1_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_PPERR] to generate an</span>
<a name="l01968"></a>01968 <span class="comment">                                                         interrupt. */</span>
<a name="l01969"></a>01969     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a99ceae2331a38207fa02c65c8ce151f2">p0_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PPERR] to generate an</span>
<a name="l01970"></a>01970 <span class="comment">                                                         interrupt. */</span>
<a name="l01971"></a>01971     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ac88c34c1fbcf6b363ee570c0242b9add">g3_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[G3_RTOUT] to generate an</span>
<a name="l01972"></a>01972 <span class="comment">                                                         interrupt. */</span>
<a name="l01973"></a>01973     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aed8088e7c15b1c38649deafa175c82f7">g2_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[G2_RTOUT] to generate an</span>
<a name="l01974"></a>01974 <span class="comment">                                                         interrupt. */</span>
<a name="l01975"></a>01975     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a6ec6fe372ed5aedad95c10e10bc04944">g1_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[G1_RTOUT] to generate an</span>
<a name="l01976"></a>01976 <span class="comment">                                                         interrupt. */</span>
<a name="l01977"></a>01977     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a72da7d52100781d57141b0ba01cfd246">g0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[G0_RTOUT] to generate an</span>
<a name="l01978"></a>01978 <span class="comment">                                                         interrupt. */</span>
<a name="l01979"></a>01979     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a734ef9268df8fde70a6a005f47f6f553">p3_perr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P3_PERR] to generate an</span>
<a name="l01980"></a>01980 <span class="comment">                                                         interrupt. */</span>
<a name="l01981"></a>01981     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a01d13f25cc34fc6352f9b47b34d2edfe">p2_perr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P2_PERR] to generate an</span>
<a name="l01982"></a>01982 <span class="comment">                                                         interrupt. */</span>
<a name="l01983"></a>01983     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a27a1474ed7f1fe1df9a9ab1c7468e350">p1_perr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_PERR] to generate an</span>
<a name="l01984"></a>01984 <span class="comment">                                                         interrupt. */</span>
<a name="l01985"></a>01985     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ab9c29acd2e124ccd755dc8983e493450">p0_perr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PERR] to generate an</span>
<a name="l01986"></a>01986 <span class="comment">                                                         interrupt. */</span>
<a name="l01987"></a>01987     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aed212786aca805b7f33036457f617d60">p3_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P3_RTOUT] to generate an</span>
<a name="l01988"></a>01988 <span class="comment">                                                         interrupt. */</span>
<a name="l01989"></a>01989     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aa4f5559e41c9d46c904242df8636372a">p2_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P2_RTOUT] to generate an</span>
<a name="l01990"></a>01990 <span class="comment">                                                         interrupt. */</span>
<a name="l01991"></a>01991     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a2717d336017d39052340dbfdc9015556">p1_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_RTOUT] to generate an</span>
<a name="l01992"></a>01992 <span class="comment">                                                         interrupt. */</span>
<a name="l01993"></a>01993     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af0b0258e07c50e7a674b1c83c6898d4f">p0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_RTOUT] to generate an</span>
<a name="l01994"></a>01994 <span class="comment">                                                         interrupt. */</span>
<a name="l01995"></a>01995     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aa1f7a42bf83ceeb83acd33548e564bed">i3_overf</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I3_OVERF] to generate an</span>
<a name="l01996"></a>01996 <span class="comment">                                                         interrupt. */</span>
<a name="l01997"></a>01997     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aa912166a2ebf39b7f75bcfafb3a7cdac">i2_overf</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I2_OVERF] to generate an</span>
<a name="l01998"></a>01998 <span class="comment">                                                         interrupt. */</span>
<a name="l01999"></a>01999     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af3e7a4f6cbac4ef19b2ef336ba14ad55">i1_overf</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I1_OVERF] to generate an</span>
<a name="l02000"></a>02000 <span class="comment">                                                         interrupt. */</span>
<a name="l02001"></a>02001     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a9f23d917789b0f0d79e5eac3dd92888f">i0_overf</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_OVERF] to generate an</span>
<a name="l02002"></a>02002 <span class="comment">                                                         interrupt. */</span>
<a name="l02003"></a>02003     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#adbdd15fd5f53ff2fa1718583fe54d76c">i3_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I3_RTOUT] to generate an</span>
<a name="l02004"></a>02004 <span class="comment">                                                         interrupt. */</span>
<a name="l02005"></a>02005     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a31d00d95a94bf2adf4c6e911024663be">i2_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I2_RTOUT] to generate an</span>
<a name="l02006"></a>02006 <span class="comment">                                                         interrupt. */</span>
<a name="l02007"></a>02007     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae8265509cbb5f2fc2b660e7cd84d55de">i1_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I1_RTOUT] to generate an</span>
<a name="l02008"></a>02008 <span class="comment">                                                         interrupt. */</span>
<a name="l02009"></a>02009     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a3669f96f0805064d8c7a3c431c516896">i0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_RTOUT] to generate an</span>
<a name="l02010"></a>02010 <span class="comment">                                                         interrupt. */</span>
<a name="l02011"></a>02011     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a05a0b1c19204c3e0a288a0b1ca7be4fc">po3_2sml</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PO3_2SML] to generate an</span>
<a name="l02012"></a>02012 <span class="comment">                                                         interrupt. */</span>
<a name="l02013"></a>02013     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ada11335f41a689bf608f54f8ae555b2b">po2_2sml</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PO2_2SML] to generate an</span>
<a name="l02014"></a>02014 <span class="comment">                                                         interrupt. */</span>
<a name="l02015"></a>02015     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a97addefb6ca5fcffa6445e29a0585234">po1_2sml</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PO1_2SML] to generate an</span>
<a name="l02016"></a>02016 <span class="comment">                                                         interrupt. */</span>
<a name="l02017"></a>02017     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#acde7d5c785f1ac9557b633fd5d2e04e8">po0_2sml</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PO0_2SML] to generate an</span>
<a name="l02018"></a>02018 <span class="comment">                                                         interrupt. */</span>
<a name="l02019"></a>02019     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a5f9f35cfcefd487b65c882405a1de496">pci_rsl</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCI_RSL] to generate an</span>
<a name="l02020"></a>02020 <span class="comment">                                                         interrupt. */</span>
<a name="l02021"></a>02021     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aab82b55d07eefc0b880eced887edd0c6">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RML_WTO] to generate an</span>
<a name="l02022"></a>02022 <span class="comment">                                                         interrupt. */</span>
<a name="l02023"></a>02023     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a43de575f6d37ed0bdd1cf309d52d9d27">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RML_RTO] to generate an</span>
<a name="l02024"></a>02024 <span class="comment">                                                         interrupt. */</span>
<a name="l02025"></a>02025 <span class="preprocessor">#else</span>
<a name="l02026"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a43de575f6d37ed0bdd1cf309d52d9d27">02026</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a43de575f6d37ed0bdd1cf309d52d9d27">rml_rto</a>                      : 1;
<a name="l02027"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aab82b55d07eefc0b880eced887edd0c6">02027</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aab82b55d07eefc0b880eced887edd0c6">rml_wto</a>                      : 1;
<a name="l02028"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a5f9f35cfcefd487b65c882405a1de496">02028</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a5f9f35cfcefd487b65c882405a1de496">pci_rsl</a>                      : 1;
<a name="l02029"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#acde7d5c785f1ac9557b633fd5d2e04e8">02029</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#acde7d5c785f1ac9557b633fd5d2e04e8">po0_2sml</a>                     : 1;
<a name="l02030"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a97addefb6ca5fcffa6445e29a0585234">02030</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a97addefb6ca5fcffa6445e29a0585234">po1_2sml</a>                     : 1;
<a name="l02031"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ada11335f41a689bf608f54f8ae555b2b">02031</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ada11335f41a689bf608f54f8ae555b2b">po2_2sml</a>                     : 1;
<a name="l02032"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a05a0b1c19204c3e0a288a0b1ca7be4fc">02032</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a05a0b1c19204c3e0a288a0b1ca7be4fc">po3_2sml</a>                     : 1;
<a name="l02033"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a3669f96f0805064d8c7a3c431c516896">02033</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a3669f96f0805064d8c7a3c431c516896">i0_rtout</a>                     : 1;
<a name="l02034"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae8265509cbb5f2fc2b660e7cd84d55de">02034</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae8265509cbb5f2fc2b660e7cd84d55de">i1_rtout</a>                     : 1;
<a name="l02035"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a31d00d95a94bf2adf4c6e911024663be">02035</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a31d00d95a94bf2adf4c6e911024663be">i2_rtout</a>                     : 1;
<a name="l02036"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#adbdd15fd5f53ff2fa1718583fe54d76c">02036</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#adbdd15fd5f53ff2fa1718583fe54d76c">i3_rtout</a>                     : 1;
<a name="l02037"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a9f23d917789b0f0d79e5eac3dd92888f">02037</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a9f23d917789b0f0d79e5eac3dd92888f">i0_overf</a>                     : 1;
<a name="l02038"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af3e7a4f6cbac4ef19b2ef336ba14ad55">02038</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af3e7a4f6cbac4ef19b2ef336ba14ad55">i1_overf</a>                     : 1;
<a name="l02039"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aa912166a2ebf39b7f75bcfafb3a7cdac">02039</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aa912166a2ebf39b7f75bcfafb3a7cdac">i2_overf</a>                     : 1;
<a name="l02040"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aa1f7a42bf83ceeb83acd33548e564bed">02040</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aa1f7a42bf83ceeb83acd33548e564bed">i3_overf</a>                     : 1;
<a name="l02041"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af0b0258e07c50e7a674b1c83c6898d4f">02041</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af0b0258e07c50e7a674b1c83c6898d4f">p0_rtout</a>                     : 1;
<a name="l02042"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a2717d336017d39052340dbfdc9015556">02042</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a2717d336017d39052340dbfdc9015556">p1_rtout</a>                     : 1;
<a name="l02043"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aa4f5559e41c9d46c904242df8636372a">02043</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aa4f5559e41c9d46c904242df8636372a">p2_rtout</a>                     : 1;
<a name="l02044"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aed212786aca805b7f33036457f617d60">02044</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aed212786aca805b7f33036457f617d60">p3_rtout</a>                     : 1;
<a name="l02045"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ab9c29acd2e124ccd755dc8983e493450">02045</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ab9c29acd2e124ccd755dc8983e493450">p0_perr</a>                      : 1;
<a name="l02046"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a27a1474ed7f1fe1df9a9ab1c7468e350">02046</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a27a1474ed7f1fe1df9a9ab1c7468e350">p1_perr</a>                      : 1;
<a name="l02047"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a01d13f25cc34fc6352f9b47b34d2edfe">02047</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a01d13f25cc34fc6352f9b47b34d2edfe">p2_perr</a>                      : 1;
<a name="l02048"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a734ef9268df8fde70a6a005f47f6f553">02048</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a734ef9268df8fde70a6a005f47f6f553">p3_perr</a>                      : 1;
<a name="l02049"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a72da7d52100781d57141b0ba01cfd246">02049</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a72da7d52100781d57141b0ba01cfd246">g0_rtout</a>                     : 1;
<a name="l02050"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a6ec6fe372ed5aedad95c10e10bc04944">02050</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a6ec6fe372ed5aedad95c10e10bc04944">g1_rtout</a>                     : 1;
<a name="l02051"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aed8088e7c15b1c38649deafa175c82f7">02051</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aed8088e7c15b1c38649deafa175c82f7">g2_rtout</a>                     : 1;
<a name="l02052"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ac88c34c1fbcf6b363ee570c0242b9add">02052</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ac88c34c1fbcf6b363ee570c0242b9add">g3_rtout</a>                     : 1;
<a name="l02053"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a99ceae2331a38207fa02c65c8ce151f2">02053</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a99ceae2331a38207fa02c65c8ce151f2">p0_pperr</a>                     : 1;
<a name="l02054"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a1d411b491ff75f92c005b6c06f879597">02054</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a1d411b491ff75f92c005b6c06f879597">p1_pperr</a>                     : 1;
<a name="l02055"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#abfa70cafff6fb8125ca6e674970293ce">02055</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#abfa70cafff6fb8125ca6e674970293ce">p2_pperr</a>                     : 1;
<a name="l02056"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a5fd24026d186a78fc3e34f0dc8277bd3">02056</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a5fd24026d186a78fc3e34f0dc8277bd3">p3_pperr</a>                     : 1;
<a name="l02057"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ad3aedff08fb2c139f5603c1ad9394ff1">02057</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ad3aedff08fb2c139f5603c1ad9394ff1">p0_ptout</a>                     : 1;
<a name="l02058"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aca8d497b8877b8d8c60cd97e3e831d6f">02058</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aca8d497b8877b8d8c60cd97e3e831d6f">p1_ptout</a>                     : 1;
<a name="l02059"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae9edf7a03a415a70ccc9fe003b1a2ac3">02059</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae9edf7a03a415a70ccc9fe003b1a2ac3">p2_ptout</a>                     : 1;
<a name="l02060"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae07a1c2d4e5b99321cba788113ab78f3">02060</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae07a1c2d4e5b99321cba788113ab78f3">p3_ptout</a>                     : 1;
<a name="l02061"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ababdeadb0faeeae45531c4c115d20269">02061</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ababdeadb0faeeae45531c4c115d20269">i0_pperr</a>                     : 1;
<a name="l02062"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aabd85a18e4cba379c01b86bec3c2d653">02062</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aabd85a18e4cba379c01b86bec3c2d653">i1_pperr</a>                     : 1;
<a name="l02063"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ade7edf3a00760649b930238272c81efe">02063</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ade7edf3a00760649b930238272c81efe">i2_pperr</a>                     : 1;
<a name="l02064"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a671e620ad166d474bc321ab3c08c9187">02064</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a671e620ad166d474bc321ab3c08c9187">i3_pperr</a>                     : 1;
<a name="l02065"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4eaeb0841c1d76a8d0aecc5ff409f870">02065</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4eaeb0841c1d76a8d0aecc5ff409f870">win_rto</a>                      : 1;
<a name="l02066"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a50556199f2191aef988a2689fd2a95f2">02066</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a50556199f2191aef988a2689fd2a95f2">p_dperr</a>                      : 1;
<a name="l02067"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a8b2c7b255a0e38fc61eff671fcef6606">02067</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a8b2c7b255a0e38fc61eff671fcef6606">iobdma</a>                       : 1;
<a name="l02068"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a80e018434d05b06a818a7c23089cbb10">02068</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a80e018434d05b06a818a7c23089cbb10">fcr_s_e</a>                      : 1;
<a name="l02069"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ad0109907ddda7e9846d750e5453e70f4">02069</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ad0109907ddda7e9846d750e5453e70f4">fcr_a_f</a>                      : 1;
<a name="l02070"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#abf4e4296b09b922e9d92bbd1123a126a">02070</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#abf4e4296b09b922e9d92bbd1123a126a">pcr_s_e</a>                      : 1;
<a name="l02071"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ab582f70627e168a0d7e3ecaf91d05f34">02071</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ab582f70627e168a0d7e3ecaf91d05f34">pcr_a_f</a>                      : 1;
<a name="l02072"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4ad94f9629377886321204d298519061">02072</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4ad94f9629377886321204d298519061">q2_s_e</a>                       : 1;
<a name="l02073"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4ec94a23382910d693db19c45f62173d">02073</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4ec94a23382910d693db19c45f62173d">q2_a_f</a>                       : 1;
<a name="l02074"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a9fc62e07920dc8d276339dc803eeab93">02074</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a9fc62e07920dc8d276339dc803eeab93">q3_s_e</a>                       : 1;
<a name="l02075"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a222c885f8a7336973f8b41400c8c06ca">02075</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a222c885f8a7336973f8b41400c8c06ca">q3_a_f</a>                       : 1;
<a name="l02076"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ab152985171607f1c71c2c8e103cc6f78">02076</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ab152985171607f1c71c2c8e103cc6f78">com_s_e</a>                      : 1;
<a name="l02077"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a535e5d723f824cc203ecb43e89220670">02077</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a535e5d723f824cc203ecb43e89220670">com_a_f</a>                      : 1;
<a name="l02078"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a47b38e9810d8c3a36df1f1a6cf2adb4d">02078</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a47b38e9810d8c3a36df1f1a6cf2adb4d">pnc_s_e</a>                      : 1;
<a name="l02079"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af6db4f404e855f0d53a575666046101f">02079</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af6db4f404e855f0d53a575666046101f">pnc_a_f</a>                      : 1;
<a name="l02080"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af5b9fe368d7c6c0f4ee93178dc36e910">02080</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#af5b9fe368d7c6c0f4ee93178dc36e910">rwx_s_e</a>                      : 1;
<a name="l02081"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4b8fe671a449a481c79a3b4c60396c3e">02081</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a4b8fe671a449a481c79a3b4c60396c3e">rdx_s_e</a>                      : 1;
<a name="l02082"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a5cee53b3ecaf004f4a4abb65d23e3f24">02082</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a5cee53b3ecaf004f4a4abb65d23e3f24">pcf_p_e</a>                      : 1;
<a name="l02083"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a0529cb871f540f52db186de9c20f386d">02083</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a0529cb871f540f52db186de9c20f386d">pcf_p_f</a>                      : 1;
<a name="l02084"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae71ab4daf6a84f13d644a3b6d7a23bab">02084</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ae71ab4daf6a84f13d644a3b6d7a23bab">pdf_p_e</a>                      : 1;
<a name="l02085"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#abfe63e815048685e42d96c08b8d9829e">02085</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#abfe63e815048685e42d96c08b8d9829e">pdf_p_f</a>                      : 1;
<a name="l02086"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ad927315bc55440499c185e3f446a2725">02086</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#ad927315bc55440499c185e3f446a2725">q1_s_e</a>                       : 1;
<a name="l02087"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a1732ec5f4a776c99dd5ac501b2d2d21a">02087</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#a1732ec5f4a776c99dd5ac501b2d2d21a">q1_a_f</a>                       : 1;
<a name="l02088"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aae64c049ba7404974353ce3274195dd2">02088</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html#aae64c049ba7404974353ce3274195dd2">reserved_62_63</a>               : 2;
<a name="l02089"></a>02089 <span class="preprocessor">#endif</span>
<a name="l02090"></a>02090 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__int__enb.html#aaecfab4f4e1e3b8b5a09a12bd736db46">s</a>;
<a name="l02091"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html">02091</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html">cvmx_npi_int_enb_cn30xx</a> {
<a name="l02092"></a>02092 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02093"></a>02093 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a12f6366ee78d518758d303679e66eef5">reserved_62_63</a>               : 2;
<a name="l02094"></a>02094     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a5a0ba837c913576ca403a4bac8d60905">q1_a_f</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q1_A_F] to generate an</span>
<a name="l02095"></a>02095 <span class="comment">                                                         interrupt. */</span>
<a name="l02096"></a>02096     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a9fc9399fa0008a80d92edff5314c0360">q1_s_e</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q1_S_E] to generate an</span>
<a name="l02097"></a>02097 <span class="comment">                                                         interrupt. */</span>
<a name="l02098"></a>02098     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a0fea477708b708b05da69d1bcaf4c76c">pdf_p_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PDF_P_F] to generate an</span>
<a name="l02099"></a>02099 <span class="comment">                                                         interrupt. */</span>
<a name="l02100"></a>02100     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a5dc38ab35f98c32d69bfe026cbd2a2fa">pdf_p_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PDF_P_E] to generate an</span>
<a name="l02101"></a>02101 <span class="comment">                                                         interrupt. */</span>
<a name="l02102"></a>02102     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aa95f367ec3a9a370398c4c6362e6c5e0">pcf_p_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCF_P_F] to generate an</span>
<a name="l02103"></a>02103 <span class="comment">                                                         interrupt. */</span>
<a name="l02104"></a>02104     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aaa1a6aa96ae5190d249e41f522812822">pcf_p_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCF_P_E] to generate an</span>
<a name="l02105"></a>02105 <span class="comment">                                                         interrupt. */</span>
<a name="l02106"></a>02106     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a4279e3c3eb781a43fa5dbd70aad5abae">rdx_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RDX_S_E] to generate an</span>
<a name="l02107"></a>02107 <span class="comment">                                                         interrupt. */</span>
<a name="l02108"></a>02108     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a258f9e51f8a0ef534948cae90a423d83">rwx_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RWX_S_E] to generate an</span>
<a name="l02109"></a>02109 <span class="comment">                                                         interrupt. */</span>
<a name="l02110"></a>02110     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aecb7e1f28106c6167bb9179a02be63b6">pnc_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PNC_A_F] to generate an</span>
<a name="l02111"></a>02111 <span class="comment">                                                         interrupt. */</span>
<a name="l02112"></a>02112     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a89233c136f7cab38988b54f9a18bb161">pnc_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PNC_S_E] to generate an</span>
<a name="l02113"></a>02113 <span class="comment">                                                         interrupt. */</span>
<a name="l02114"></a>02114     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a9038ff1fc98969db23bbe3d229fa7b36">com_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[COM_A_F] to generate an</span>
<a name="l02115"></a>02115 <span class="comment">                                                         interrupt. */</span>
<a name="l02116"></a>02116     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aac20b290a2eefbf7771838cb3d59f76d">com_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[COM_S_E] to generate an</span>
<a name="l02117"></a>02117 <span class="comment">                                                         interrupt. */</span>
<a name="l02118"></a>02118     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a63bb5c9029c31af1bb9b2b4336b8508f">q3_a_f</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q3_A_F] to generate an</span>
<a name="l02119"></a>02119 <span class="comment">                                                         interrupt. */</span>
<a name="l02120"></a>02120     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a90200f2670795193b690288c8f852229">q3_s_e</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q3_S_E] to generate an</span>
<a name="l02121"></a>02121 <span class="comment">                                                         interrupt. */</span>
<a name="l02122"></a>02122     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a190dd997a9ab77fd27023e050a6d79a6">q2_a_f</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q2_A_F] to generate an</span>
<a name="l02123"></a>02123 <span class="comment">                                                         interrupt. */</span>
<a name="l02124"></a>02124     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aa85eb34808cd224d6cbec5542693e1ce">q2_s_e</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q2_S_E] to generate an</span>
<a name="l02125"></a>02125 <span class="comment">                                                         interrupt. */</span>
<a name="l02126"></a>02126     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a8750157d99cddad1aa81a50ce674a6e1">pcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCR_A_F] to generate an</span>
<a name="l02127"></a>02127 <span class="comment">                                                         interrupt. */</span>
<a name="l02128"></a>02128     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ae59ac7d05f39736ee9f25152c2741c44">pcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCR_S_E] to generate an</span>
<a name="l02129"></a>02129 <span class="comment">                                                         interrupt. */</span>
<a name="l02130"></a>02130     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a7e9b552da23a0bd2c9c1e46e35f1cb6e">fcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[FCR_A_F] to generate an</span>
<a name="l02131"></a>02131 <span class="comment">                                                         interrupt. */</span>
<a name="l02132"></a>02132     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a35155032433c8150b10945ae0ba93687">fcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[FCR_S_E] to generate an</span>
<a name="l02133"></a>02133 <span class="comment">                                                         interrupt. */</span>
<a name="l02134"></a>02134     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aefc3695b374fa6ad1f2abe57794d3ad3">iobdma</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[IOBDMA] to generate an</span>
<a name="l02135"></a>02135 <span class="comment">                                                         interrupt. */</span>
<a name="l02136"></a>02136     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a731b61bfe086909fbb5cc2cc88333a91">p_dperr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P_DPERR] to generate an</span>
<a name="l02137"></a>02137 <span class="comment">                                                         interrupt. */</span>
<a name="l02138"></a>02138     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ac901836fe8f4d1dde9d861306600f83b">win_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[WIN_RTO] to generate an</span>
<a name="l02139"></a>02139 <span class="comment">                                                         interrupt. */</span>
<a name="l02140"></a>02140     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a0169da63c0960760ec092fb91ea1d339">reserved_36_38</a>               : 3;
<a name="l02141"></a>02141     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a9e95c56e42de85b061291025eb5ade4b">i0_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_PPERR] to generate an</span>
<a name="l02142"></a>02142 <span class="comment">                                                         interrupt. */</span>
<a name="l02143"></a>02143     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ab6111afd524ed98fc433a75a3535dda3">reserved_32_34</a>               : 3;
<a name="l02144"></a>02144     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a8b8202ce6041a4f46f93541ef607098c">p0_ptout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PTOUT] to generate an</span>
<a name="l02145"></a>02145 <span class="comment">                                                         interrupt. */</span>
<a name="l02146"></a>02146     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a29081144d2206e265618e645812252c0">reserved_28_30</a>               : 3;
<a name="l02147"></a>02147     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#afd50dad1bfd13cd86a10516e258f5538">p0_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PPERR] to generate an</span>
<a name="l02148"></a>02148 <span class="comment">                                                         interrupt. */</span>
<a name="l02149"></a>02149     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a23479481db62124b0e0e41446292d3f2">reserved_24_26</a>               : 3;
<a name="l02150"></a>02150     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a0b3953f2228ba221f69bd90499072390">g0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[G0_RTOUT] to generate an</span>
<a name="l02151"></a>02151 <span class="comment">                                                         interrupt. */</span>
<a name="l02152"></a>02152     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#adb10fa77e8ad523a4e48bb67a8aee88b">reserved_20_22</a>               : 3;
<a name="l02153"></a>02153     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ae1591c075f38fffb746b5fc1389ca23e">p0_perr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PERR] to generate an</span>
<a name="l02154"></a>02154 <span class="comment">                                                         interrupt. */</span>
<a name="l02155"></a>02155     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ad4e2ae9f7619c43dcb7cb3e55572ecc1">reserved_16_18</a>               : 3;
<a name="l02156"></a>02156     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a450adf59f6e4ff1d7ea3c4cfb19fda27">p0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_RTOUT] to generate an</span>
<a name="l02157"></a>02157 <span class="comment">                                                         interrupt. */</span>
<a name="l02158"></a>02158     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a7db0d06d765aa3e9d20b1521c2290bb9">reserved_12_14</a>               : 3;
<a name="l02159"></a>02159     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aa48b6717a33d2df32bad44514e4ad5c4">i0_overf</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_OVERF] to generate an</span>
<a name="l02160"></a>02160 <span class="comment">                                                         interrupt. */</span>
<a name="l02161"></a>02161     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aed918664f5e7b1c663a761fbf8cbd4d4">reserved_8_10</a>                : 3;
<a name="l02162"></a>02162     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ab642ae2a3db60845baa72138dc44c889">i0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_RTOUT] to generate an</span>
<a name="l02163"></a>02163 <span class="comment">                                                         interrupt. */</span>
<a name="l02164"></a>02164     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a4053fa42d9b86302d0915717ae2198d1">reserved_4_6</a>                 : 3;
<a name="l02165"></a>02165     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ad240aaa2aa429579eeb880d640627ff9">po0_2sml</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PO0_2SML] to generate an</span>
<a name="l02166"></a>02166 <span class="comment">                                                         interrupt. */</span>
<a name="l02167"></a>02167     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#af252813e506e77034207e8dfcf2fa15a">pci_rsl</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCI_RSL] to generate an</span>
<a name="l02168"></a>02168 <span class="comment">                                                         interrupt. */</span>
<a name="l02169"></a>02169     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aaa0c160f90eee71b0c3f86fdb6deac03">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RML_WTO] to generate an</span>
<a name="l02170"></a>02170 <span class="comment">                                                         interrupt. */</span>
<a name="l02171"></a>02171     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ab8a4776a353b0534a6c9f32d53d54c0c">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RML_RTO] to generate an</span>
<a name="l02172"></a>02172 <span class="comment">                                                         interrupt. */</span>
<a name="l02173"></a>02173 <span class="preprocessor">#else</span>
<a name="l02174"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ab8a4776a353b0534a6c9f32d53d54c0c">02174</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ab8a4776a353b0534a6c9f32d53d54c0c">rml_rto</a>                      : 1;
<a name="l02175"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aaa0c160f90eee71b0c3f86fdb6deac03">02175</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aaa0c160f90eee71b0c3f86fdb6deac03">rml_wto</a>                      : 1;
<a name="l02176"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#af252813e506e77034207e8dfcf2fa15a">02176</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#af252813e506e77034207e8dfcf2fa15a">pci_rsl</a>                      : 1;
<a name="l02177"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ad240aaa2aa429579eeb880d640627ff9">02177</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ad240aaa2aa429579eeb880d640627ff9">po0_2sml</a>                     : 1;
<a name="l02178"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a4053fa42d9b86302d0915717ae2198d1">02178</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a4053fa42d9b86302d0915717ae2198d1">reserved_4_6</a>                 : 3;
<a name="l02179"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ab642ae2a3db60845baa72138dc44c889">02179</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ab642ae2a3db60845baa72138dc44c889">i0_rtout</a>                     : 1;
<a name="l02180"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aed918664f5e7b1c663a761fbf8cbd4d4">02180</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aed918664f5e7b1c663a761fbf8cbd4d4">reserved_8_10</a>                : 3;
<a name="l02181"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aa48b6717a33d2df32bad44514e4ad5c4">02181</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aa48b6717a33d2df32bad44514e4ad5c4">i0_overf</a>                     : 1;
<a name="l02182"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a7db0d06d765aa3e9d20b1521c2290bb9">02182</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a7db0d06d765aa3e9d20b1521c2290bb9">reserved_12_14</a>               : 3;
<a name="l02183"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a450adf59f6e4ff1d7ea3c4cfb19fda27">02183</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a450adf59f6e4ff1d7ea3c4cfb19fda27">p0_rtout</a>                     : 1;
<a name="l02184"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ad4e2ae9f7619c43dcb7cb3e55572ecc1">02184</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ad4e2ae9f7619c43dcb7cb3e55572ecc1">reserved_16_18</a>               : 3;
<a name="l02185"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ae1591c075f38fffb746b5fc1389ca23e">02185</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ae1591c075f38fffb746b5fc1389ca23e">p0_perr</a>                      : 1;
<a name="l02186"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#adb10fa77e8ad523a4e48bb67a8aee88b">02186</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#adb10fa77e8ad523a4e48bb67a8aee88b">reserved_20_22</a>               : 3;
<a name="l02187"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a0b3953f2228ba221f69bd90499072390">02187</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a0b3953f2228ba221f69bd90499072390">g0_rtout</a>                     : 1;
<a name="l02188"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a23479481db62124b0e0e41446292d3f2">02188</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a23479481db62124b0e0e41446292d3f2">reserved_24_26</a>               : 3;
<a name="l02189"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#afd50dad1bfd13cd86a10516e258f5538">02189</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#afd50dad1bfd13cd86a10516e258f5538">p0_pperr</a>                     : 1;
<a name="l02190"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a29081144d2206e265618e645812252c0">02190</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a29081144d2206e265618e645812252c0">reserved_28_30</a>               : 3;
<a name="l02191"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a8b8202ce6041a4f46f93541ef607098c">02191</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a8b8202ce6041a4f46f93541ef607098c">p0_ptout</a>                     : 1;
<a name="l02192"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ab6111afd524ed98fc433a75a3535dda3">02192</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ab6111afd524ed98fc433a75a3535dda3">reserved_32_34</a>               : 3;
<a name="l02193"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a9e95c56e42de85b061291025eb5ade4b">02193</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a9e95c56e42de85b061291025eb5ade4b">i0_pperr</a>                     : 1;
<a name="l02194"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a0169da63c0960760ec092fb91ea1d339">02194</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a0169da63c0960760ec092fb91ea1d339">reserved_36_38</a>               : 3;
<a name="l02195"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ac901836fe8f4d1dde9d861306600f83b">02195</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ac901836fe8f4d1dde9d861306600f83b">win_rto</a>                      : 1;
<a name="l02196"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a731b61bfe086909fbb5cc2cc88333a91">02196</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a731b61bfe086909fbb5cc2cc88333a91">p_dperr</a>                      : 1;
<a name="l02197"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aefc3695b374fa6ad1f2abe57794d3ad3">02197</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aefc3695b374fa6ad1f2abe57794d3ad3">iobdma</a>                       : 1;
<a name="l02198"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a35155032433c8150b10945ae0ba93687">02198</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a35155032433c8150b10945ae0ba93687">fcr_s_e</a>                      : 1;
<a name="l02199"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a7e9b552da23a0bd2c9c1e46e35f1cb6e">02199</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a7e9b552da23a0bd2c9c1e46e35f1cb6e">fcr_a_f</a>                      : 1;
<a name="l02200"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ae59ac7d05f39736ee9f25152c2741c44">02200</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#ae59ac7d05f39736ee9f25152c2741c44">pcr_s_e</a>                      : 1;
<a name="l02201"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a8750157d99cddad1aa81a50ce674a6e1">02201</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a8750157d99cddad1aa81a50ce674a6e1">pcr_a_f</a>                      : 1;
<a name="l02202"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aa85eb34808cd224d6cbec5542693e1ce">02202</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aa85eb34808cd224d6cbec5542693e1ce">q2_s_e</a>                       : 1;
<a name="l02203"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a190dd997a9ab77fd27023e050a6d79a6">02203</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a190dd997a9ab77fd27023e050a6d79a6">q2_a_f</a>                       : 1;
<a name="l02204"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a90200f2670795193b690288c8f852229">02204</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a90200f2670795193b690288c8f852229">q3_s_e</a>                       : 1;
<a name="l02205"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a63bb5c9029c31af1bb9b2b4336b8508f">02205</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a63bb5c9029c31af1bb9b2b4336b8508f">q3_a_f</a>                       : 1;
<a name="l02206"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aac20b290a2eefbf7771838cb3d59f76d">02206</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aac20b290a2eefbf7771838cb3d59f76d">com_s_e</a>                      : 1;
<a name="l02207"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a9038ff1fc98969db23bbe3d229fa7b36">02207</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a9038ff1fc98969db23bbe3d229fa7b36">com_a_f</a>                      : 1;
<a name="l02208"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a89233c136f7cab38988b54f9a18bb161">02208</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a89233c136f7cab38988b54f9a18bb161">pnc_s_e</a>                      : 1;
<a name="l02209"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aecb7e1f28106c6167bb9179a02be63b6">02209</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aecb7e1f28106c6167bb9179a02be63b6">pnc_a_f</a>                      : 1;
<a name="l02210"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a258f9e51f8a0ef534948cae90a423d83">02210</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a258f9e51f8a0ef534948cae90a423d83">rwx_s_e</a>                      : 1;
<a name="l02211"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a4279e3c3eb781a43fa5dbd70aad5abae">02211</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a4279e3c3eb781a43fa5dbd70aad5abae">rdx_s_e</a>                      : 1;
<a name="l02212"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aaa1a6aa96ae5190d249e41f522812822">02212</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aaa1a6aa96ae5190d249e41f522812822">pcf_p_e</a>                      : 1;
<a name="l02213"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aa95f367ec3a9a370398c4c6362e6c5e0">02213</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#aa95f367ec3a9a370398c4c6362e6c5e0">pcf_p_f</a>                      : 1;
<a name="l02214"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a5dc38ab35f98c32d69bfe026cbd2a2fa">02214</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a5dc38ab35f98c32d69bfe026cbd2a2fa">pdf_p_e</a>                      : 1;
<a name="l02215"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a0fea477708b708b05da69d1bcaf4c76c">02215</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a0fea477708b708b05da69d1bcaf4c76c">pdf_p_f</a>                      : 1;
<a name="l02216"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a9fc9399fa0008a80d92edff5314c0360">02216</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a9fc9399fa0008a80d92edff5314c0360">q1_s_e</a>                       : 1;
<a name="l02217"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a5a0ba837c913576ca403a4bac8d60905">02217</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a5a0ba837c913576ca403a4bac8d60905">q1_a_f</a>                       : 1;
<a name="l02218"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a12f6366ee78d518758d303679e66eef5">02218</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn30xx.html#a12f6366ee78d518758d303679e66eef5">reserved_62_63</a>               : 2;
<a name="l02219"></a>02219 <span class="preprocessor">#endif</span>
<a name="l02220"></a>02220 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__int__enb.html#a97175e54bcfaf10c5625349323c827cd">cn30xx</a>;
<a name="l02221"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html">02221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html">cvmx_npi_int_enb_cn31xx</a> {
<a name="l02222"></a>02222 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02223"></a>02223 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ae7c651967c5400e531a50a1f603481e7">reserved_62_63</a>               : 2;
<a name="l02224"></a>02224     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a4c14f4eb187cf9f554d8a11535be3cee">q1_a_f</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q1_A_F] to generate an</span>
<a name="l02225"></a>02225 <span class="comment">                                                         interrupt. */</span>
<a name="l02226"></a>02226     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ad6f33cbeae3f7584833cd2ed0624c79e">q1_s_e</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q1_S_E] to generate an</span>
<a name="l02227"></a>02227 <span class="comment">                                                         interrupt. */</span>
<a name="l02228"></a>02228     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa32b983dd9b76f45f728526f4ab0395f">pdf_p_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PDF_P_F] to generate an</span>
<a name="l02229"></a>02229 <span class="comment">                                                         interrupt. */</span>
<a name="l02230"></a>02230     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab8ea5aa0fb010c389ccdd5264218d3f2">pdf_p_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PDF_P_E] to generate an</span>
<a name="l02231"></a>02231 <span class="comment">                                                         interrupt. */</span>
<a name="l02232"></a>02232     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a2051747f81e2d9971dabc8f5667c3ae5">pcf_p_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCF_P_F] to generate an</span>
<a name="l02233"></a>02233 <span class="comment">                                                         interrupt. */</span>
<a name="l02234"></a>02234     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a46476dcc036a0827b8baf813e3a12c01">pcf_p_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCF_P_E] to generate an</span>
<a name="l02235"></a>02235 <span class="comment">                                                         interrupt. */</span>
<a name="l02236"></a>02236     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a338f8f4835c2cc5d3e777268e9bd2e6d">rdx_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RDX_S_E] to generate an</span>
<a name="l02237"></a>02237 <span class="comment">                                                         interrupt. */</span>
<a name="l02238"></a>02238     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a35949e20faf6e3e2defd03dd34cc80c1">rwx_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RWX_S_E] to generate an</span>
<a name="l02239"></a>02239 <span class="comment">                                                         interrupt. */</span>
<a name="l02240"></a>02240     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a0b3b8782fdc72e8c27daaffccf25cb2b">pnc_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PNC_A_F] to generate an</span>
<a name="l02241"></a>02241 <span class="comment">                                                         interrupt. */</span>
<a name="l02242"></a>02242     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a102e2a3f0f658722ac9e7e1f57433305">pnc_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PNC_S_E] to generate an</span>
<a name="l02243"></a>02243 <span class="comment">                                                         interrupt. */</span>
<a name="l02244"></a>02244     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#af9192aefb8b99aadbacdc2718f6fe7ed">com_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[COM_A_F] to generate an</span>
<a name="l02245"></a>02245 <span class="comment">                                                         interrupt. */</span>
<a name="l02246"></a>02246     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa52593bf4ce84f102221e789c8575c28">com_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[COM_S_E] to generate an</span>
<a name="l02247"></a>02247 <span class="comment">                                                         interrupt. */</span>
<a name="l02248"></a>02248     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a32f6329175cadbbb01b2042cfc5f65c1">q3_a_f</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q3_A_F] to generate an</span>
<a name="l02249"></a>02249 <span class="comment">                                                         interrupt. */</span>
<a name="l02250"></a>02250     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a3ec5c3f3dc7e1c7655acb03876beee39">q3_s_e</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q3_S_E] to generate an</span>
<a name="l02251"></a>02251 <span class="comment">                                                         interrupt. */</span>
<a name="l02252"></a>02252     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab121b50d4ceba774b1c6ad14c3c4039b">q2_a_f</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q2_A_F] to generate an</span>
<a name="l02253"></a>02253 <span class="comment">                                                         interrupt. */</span>
<a name="l02254"></a>02254     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#afd882305bc25a148f52152ddc4242e83">q2_s_e</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[Q2_S_E] to generate an</span>
<a name="l02255"></a>02255 <span class="comment">                                                         interrupt. */</span>
<a name="l02256"></a>02256     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a7d1cf9aa969943fbdfd31410fa0097b3">pcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCR_A_F] to generate an</span>
<a name="l02257"></a>02257 <span class="comment">                                                         interrupt. */</span>
<a name="l02258"></a>02258     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#af78509e415d3c6f82e1124a3bb03ec1f">pcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCR_S_E] to generate an</span>
<a name="l02259"></a>02259 <span class="comment">                                                         interrupt. */</span>
<a name="l02260"></a>02260     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a0a21eaf1d10c3f3c340a8a2615a7a4bb">fcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[FCR_A_F] to generate an</span>
<a name="l02261"></a>02261 <span class="comment">                                                         interrupt. */</span>
<a name="l02262"></a>02262     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a5df50536fe731c1e6bc7016387853cf1">fcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[FCR_S_E] to generate an</span>
<a name="l02263"></a>02263 <span class="comment">                                                         interrupt. */</span>
<a name="l02264"></a>02264     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a1c505c8930f28aba1f5ecdbce42b1c44">iobdma</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[IOBDMA] to generate an</span>
<a name="l02265"></a>02265 <span class="comment">                                                         interrupt. */</span>
<a name="l02266"></a>02266     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a621564551d0ae82a5cb7d53e913eba87">p_dperr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P_DPERR] to generate an</span>
<a name="l02267"></a>02267 <span class="comment">                                                         interrupt. */</span>
<a name="l02268"></a>02268     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ae8960787a8074f440867c5cf0ea3f5bf">win_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[WIN_RTO] to generate an</span>
<a name="l02269"></a>02269 <span class="comment">                                                         interrupt. */</span>
<a name="l02270"></a>02270     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a6d0ed763182e30707a8b287770ad478e">reserved_37_38</a>               : 2;
<a name="l02271"></a>02271     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a37c57b0ca7b1e3a5bdbf093535b6aac6">i1_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I1_PPERR] to generate an</span>
<a name="l02272"></a>02272 <span class="comment">                                                         interrupt. */</span>
<a name="l02273"></a>02273     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a77269fa7fbd77b81f3716eaf3a029c78">i0_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_PPERR] to generate an</span>
<a name="l02274"></a>02274 <span class="comment">                                                         interrupt. */</span>
<a name="l02275"></a>02275     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa3540529d5408df16ede032a746b3215">reserved_33_34</a>               : 2;
<a name="l02276"></a>02276     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ac70cac5ab25d74c97df9fdcfdded5312">p1_ptout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_PTOUT] to generate an</span>
<a name="l02277"></a>02277 <span class="comment">                                                         interrupt. */</span>
<a name="l02278"></a>02278     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#acba0cee2494fdf681711214e6ca9e1d6">p0_ptout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PTOUT] to generate an</span>
<a name="l02279"></a>02279 <span class="comment">                                                         interrupt. */</span>
<a name="l02280"></a>02280     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a839a2368bcaaab220f87b0a508f87754">reserved_29_30</a>               : 2;
<a name="l02281"></a>02281     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a4778f16545857c102ab3f755f5b94836">p1_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_PPERR] to generate an</span>
<a name="l02282"></a>02282 <span class="comment">                                                         interrupt. */</span>
<a name="l02283"></a>02283     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a25050c313589488298dd03d284fc6aba">p0_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PPERR] to generate an</span>
<a name="l02284"></a>02284 <span class="comment">                                                         interrupt. */</span>
<a name="l02285"></a>02285     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#acb3f5bf7d74b231459b3548058c7dac4">reserved_25_26</a>               : 2;
<a name="l02286"></a>02286     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ad4f6bc5b77481c021396105b91682116">g1_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[G1_RTOUT] to generate an</span>
<a name="l02287"></a>02287 <span class="comment">                                                         interrupt. */</span>
<a name="l02288"></a>02288     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a41f198699aef4987ef14870a29bffc2a">g0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[G0_RTOUT] to generate an</span>
<a name="l02289"></a>02289 <span class="comment">                                                         interrupt. */</span>
<a name="l02290"></a>02290     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab1a3c392356ec8ed139f73ee71b265ce">reserved_21_22</a>               : 2;
<a name="l02291"></a>02291     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a56e1a7349d9adbc4a8378c7c03c9412d">p1_perr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_PERR] to generate an</span>
<a name="l02292"></a>02292 <span class="comment">                                                         interrupt. */</span>
<a name="l02293"></a>02293     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa49552534a1b9e08162ac259b62f71da">p0_perr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PERR] to generate an</span>
<a name="l02294"></a>02294 <span class="comment">                                                         interrupt. */</span>
<a name="l02295"></a>02295     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab9e13d6dbffe31d9f4d619ce0434ab1f">reserved_17_18</a>               : 2;
<a name="l02296"></a>02296     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab2355af7bb9e2517d52631e277be73c7">p1_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_RTOUT] to generate an</span>
<a name="l02297"></a>02297 <span class="comment">                                                         interrupt. */</span>
<a name="l02298"></a>02298     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a48bf1cb63a2cba9b5c7fa3d978bb9501">p0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_RTOUT] to generate an</span>
<a name="l02299"></a>02299 <span class="comment">                                                         interrupt. */</span>
<a name="l02300"></a>02300     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a484f3c4c00ef2a696c2f1bce92fea49c">reserved_13_14</a>               : 2;
<a name="l02301"></a>02301     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a23b2866303317ef302341bced346f272">i1_overf</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I1_OVERF] to generate an</span>
<a name="l02302"></a>02302 <span class="comment">                                                         interrupt. */</span>
<a name="l02303"></a>02303     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a2d828917061b16687ac37d70912e87e5">i0_overf</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_OVERF] to generate an</span>
<a name="l02304"></a>02304 <span class="comment">                                                         interrupt. */</span>
<a name="l02305"></a>02305     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aff54ba07b2f997069b4eccba9028bed3">reserved_9_10</a>                : 2;
<a name="l02306"></a>02306     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a3d0727c5f3d33e7b2bb01734fab77fa5">i1_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I1_RTOUT] to generate an</span>
<a name="l02307"></a>02307 <span class="comment">                                                         interrupt. */</span>
<a name="l02308"></a>02308     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a46765e0e0da2d169b4413f00b19d772a">i0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_RTOUT] to generate an</span>
<a name="l02309"></a>02309 <span class="comment">                                                         interrupt. */</span>
<a name="l02310"></a>02310     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#adcb8a86b413b849d6f20e2bd2144ebd1">reserved_5_6</a>                 : 2;
<a name="l02311"></a>02311     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a41c4f7c1027f3188ea3998f73aa24ba2">po1_2sml</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PO1_2SML] to generate an</span>
<a name="l02312"></a>02312 <span class="comment">                                                         interrupt. */</span>
<a name="l02313"></a>02313     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a54ba16d598c0a3192a637a75c07c4f58">po0_2sml</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PO0_2SML] to generate an</span>
<a name="l02314"></a>02314 <span class="comment">                                                         interrupt. */</span>
<a name="l02315"></a>02315     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a2a301fbdab8cc37c7f19dc8268f07367">pci_rsl</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCI_RSL] to generate an</span>
<a name="l02316"></a>02316 <span class="comment">                                                         interrupt. */</span>
<a name="l02317"></a>02317     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a8e92832b9b5ff350f3602327b26e4380">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RML_WTO] to generate an</span>
<a name="l02318"></a>02318 <span class="comment">                                                         interrupt. */</span>
<a name="l02319"></a>02319     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a14d56ad9ccb6bcd4235f2ac4f8595d1c">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RML_RTO] to generate an</span>
<a name="l02320"></a>02320 <span class="comment">                                                         interrupt. */</span>
<a name="l02321"></a>02321 <span class="preprocessor">#else</span>
<a name="l02322"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a14d56ad9ccb6bcd4235f2ac4f8595d1c">02322</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a14d56ad9ccb6bcd4235f2ac4f8595d1c">rml_rto</a>                      : 1;
<a name="l02323"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a8e92832b9b5ff350f3602327b26e4380">02323</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a8e92832b9b5ff350f3602327b26e4380">rml_wto</a>                      : 1;
<a name="l02324"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a2a301fbdab8cc37c7f19dc8268f07367">02324</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a2a301fbdab8cc37c7f19dc8268f07367">pci_rsl</a>                      : 1;
<a name="l02325"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a54ba16d598c0a3192a637a75c07c4f58">02325</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a54ba16d598c0a3192a637a75c07c4f58">po0_2sml</a>                     : 1;
<a name="l02326"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a41c4f7c1027f3188ea3998f73aa24ba2">02326</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a41c4f7c1027f3188ea3998f73aa24ba2">po1_2sml</a>                     : 1;
<a name="l02327"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#adcb8a86b413b849d6f20e2bd2144ebd1">02327</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#adcb8a86b413b849d6f20e2bd2144ebd1">reserved_5_6</a>                 : 2;
<a name="l02328"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a46765e0e0da2d169b4413f00b19d772a">02328</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a46765e0e0da2d169b4413f00b19d772a">i0_rtout</a>                     : 1;
<a name="l02329"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a3d0727c5f3d33e7b2bb01734fab77fa5">02329</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a3d0727c5f3d33e7b2bb01734fab77fa5">i1_rtout</a>                     : 1;
<a name="l02330"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aff54ba07b2f997069b4eccba9028bed3">02330</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aff54ba07b2f997069b4eccba9028bed3">reserved_9_10</a>                : 2;
<a name="l02331"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a2d828917061b16687ac37d70912e87e5">02331</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a2d828917061b16687ac37d70912e87e5">i0_overf</a>                     : 1;
<a name="l02332"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a23b2866303317ef302341bced346f272">02332</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a23b2866303317ef302341bced346f272">i1_overf</a>                     : 1;
<a name="l02333"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a484f3c4c00ef2a696c2f1bce92fea49c">02333</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a484f3c4c00ef2a696c2f1bce92fea49c">reserved_13_14</a>               : 2;
<a name="l02334"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a48bf1cb63a2cba9b5c7fa3d978bb9501">02334</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a48bf1cb63a2cba9b5c7fa3d978bb9501">p0_rtout</a>                     : 1;
<a name="l02335"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab2355af7bb9e2517d52631e277be73c7">02335</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab2355af7bb9e2517d52631e277be73c7">p1_rtout</a>                     : 1;
<a name="l02336"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab9e13d6dbffe31d9f4d619ce0434ab1f">02336</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab9e13d6dbffe31d9f4d619ce0434ab1f">reserved_17_18</a>               : 2;
<a name="l02337"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa49552534a1b9e08162ac259b62f71da">02337</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa49552534a1b9e08162ac259b62f71da">p0_perr</a>                      : 1;
<a name="l02338"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a56e1a7349d9adbc4a8378c7c03c9412d">02338</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a56e1a7349d9adbc4a8378c7c03c9412d">p1_perr</a>                      : 1;
<a name="l02339"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab1a3c392356ec8ed139f73ee71b265ce">02339</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab1a3c392356ec8ed139f73ee71b265ce">reserved_21_22</a>               : 2;
<a name="l02340"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a41f198699aef4987ef14870a29bffc2a">02340</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a41f198699aef4987ef14870a29bffc2a">g0_rtout</a>                     : 1;
<a name="l02341"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ad4f6bc5b77481c021396105b91682116">02341</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ad4f6bc5b77481c021396105b91682116">g1_rtout</a>                     : 1;
<a name="l02342"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#acb3f5bf7d74b231459b3548058c7dac4">02342</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#acb3f5bf7d74b231459b3548058c7dac4">reserved_25_26</a>               : 2;
<a name="l02343"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a25050c313589488298dd03d284fc6aba">02343</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a25050c313589488298dd03d284fc6aba">p0_pperr</a>                     : 1;
<a name="l02344"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a4778f16545857c102ab3f755f5b94836">02344</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a4778f16545857c102ab3f755f5b94836">p1_pperr</a>                     : 1;
<a name="l02345"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a839a2368bcaaab220f87b0a508f87754">02345</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a839a2368bcaaab220f87b0a508f87754">reserved_29_30</a>               : 2;
<a name="l02346"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#acba0cee2494fdf681711214e6ca9e1d6">02346</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#acba0cee2494fdf681711214e6ca9e1d6">p0_ptout</a>                     : 1;
<a name="l02347"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ac70cac5ab25d74c97df9fdcfdded5312">02347</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ac70cac5ab25d74c97df9fdcfdded5312">p1_ptout</a>                     : 1;
<a name="l02348"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa3540529d5408df16ede032a746b3215">02348</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa3540529d5408df16ede032a746b3215">reserved_33_34</a>               : 2;
<a name="l02349"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a77269fa7fbd77b81f3716eaf3a029c78">02349</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a77269fa7fbd77b81f3716eaf3a029c78">i0_pperr</a>                     : 1;
<a name="l02350"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a37c57b0ca7b1e3a5bdbf093535b6aac6">02350</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a37c57b0ca7b1e3a5bdbf093535b6aac6">i1_pperr</a>                     : 1;
<a name="l02351"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a6d0ed763182e30707a8b287770ad478e">02351</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a6d0ed763182e30707a8b287770ad478e">reserved_37_38</a>               : 2;
<a name="l02352"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ae8960787a8074f440867c5cf0ea3f5bf">02352</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ae8960787a8074f440867c5cf0ea3f5bf">win_rto</a>                      : 1;
<a name="l02353"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a621564551d0ae82a5cb7d53e913eba87">02353</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a621564551d0ae82a5cb7d53e913eba87">p_dperr</a>                      : 1;
<a name="l02354"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a1c505c8930f28aba1f5ecdbce42b1c44">02354</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a1c505c8930f28aba1f5ecdbce42b1c44">iobdma</a>                       : 1;
<a name="l02355"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a5df50536fe731c1e6bc7016387853cf1">02355</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a5df50536fe731c1e6bc7016387853cf1">fcr_s_e</a>                      : 1;
<a name="l02356"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a0a21eaf1d10c3f3c340a8a2615a7a4bb">02356</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a0a21eaf1d10c3f3c340a8a2615a7a4bb">fcr_a_f</a>                      : 1;
<a name="l02357"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#af78509e415d3c6f82e1124a3bb03ec1f">02357</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#af78509e415d3c6f82e1124a3bb03ec1f">pcr_s_e</a>                      : 1;
<a name="l02358"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a7d1cf9aa969943fbdfd31410fa0097b3">02358</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a7d1cf9aa969943fbdfd31410fa0097b3">pcr_a_f</a>                      : 1;
<a name="l02359"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#afd882305bc25a148f52152ddc4242e83">02359</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#afd882305bc25a148f52152ddc4242e83">q2_s_e</a>                       : 1;
<a name="l02360"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab121b50d4ceba774b1c6ad14c3c4039b">02360</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab121b50d4ceba774b1c6ad14c3c4039b">q2_a_f</a>                       : 1;
<a name="l02361"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a3ec5c3f3dc7e1c7655acb03876beee39">02361</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a3ec5c3f3dc7e1c7655acb03876beee39">q3_s_e</a>                       : 1;
<a name="l02362"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a32f6329175cadbbb01b2042cfc5f65c1">02362</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a32f6329175cadbbb01b2042cfc5f65c1">q3_a_f</a>                       : 1;
<a name="l02363"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa52593bf4ce84f102221e789c8575c28">02363</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa52593bf4ce84f102221e789c8575c28">com_s_e</a>                      : 1;
<a name="l02364"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#af9192aefb8b99aadbacdc2718f6fe7ed">02364</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#af9192aefb8b99aadbacdc2718f6fe7ed">com_a_f</a>                      : 1;
<a name="l02365"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a102e2a3f0f658722ac9e7e1f57433305">02365</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a102e2a3f0f658722ac9e7e1f57433305">pnc_s_e</a>                      : 1;
<a name="l02366"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a0b3b8782fdc72e8c27daaffccf25cb2b">02366</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a0b3b8782fdc72e8c27daaffccf25cb2b">pnc_a_f</a>                      : 1;
<a name="l02367"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a35949e20faf6e3e2defd03dd34cc80c1">02367</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a35949e20faf6e3e2defd03dd34cc80c1">rwx_s_e</a>                      : 1;
<a name="l02368"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a338f8f4835c2cc5d3e777268e9bd2e6d">02368</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a338f8f4835c2cc5d3e777268e9bd2e6d">rdx_s_e</a>                      : 1;
<a name="l02369"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a46476dcc036a0827b8baf813e3a12c01">02369</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a46476dcc036a0827b8baf813e3a12c01">pcf_p_e</a>                      : 1;
<a name="l02370"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a2051747f81e2d9971dabc8f5667c3ae5">02370</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a2051747f81e2d9971dabc8f5667c3ae5">pcf_p_f</a>                      : 1;
<a name="l02371"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab8ea5aa0fb010c389ccdd5264218d3f2">02371</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ab8ea5aa0fb010c389ccdd5264218d3f2">pdf_p_e</a>                      : 1;
<a name="l02372"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa32b983dd9b76f45f728526f4ab0395f">02372</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#aa32b983dd9b76f45f728526f4ab0395f">pdf_p_f</a>                      : 1;
<a name="l02373"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ad6f33cbeae3f7584833cd2ed0624c79e">02373</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ad6f33cbeae3f7584833cd2ed0624c79e">q1_s_e</a>                       : 1;
<a name="l02374"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a4c14f4eb187cf9f554d8a11535be3cee">02374</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#a4c14f4eb187cf9f554d8a11535be3cee">q1_a_f</a>                       : 1;
<a name="l02375"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ae7c651967c5400e531a50a1f603481e7">02375</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html#ae7c651967c5400e531a50a1f603481e7">reserved_62_63</a>               : 2;
<a name="l02376"></a>02376 <span class="preprocessor">#endif</span>
<a name="l02377"></a>02377 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__int__enb.html#a58744ec1dbdfbe37ea707c2a14da213e">cn31xx</a>;
<a name="l02378"></a><a class="code" href="unioncvmx__npi__int__enb.html#a6f2a290b04f3dac3cc401cc3d0d29c9c">02378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html">cvmx_npi_int_enb_s</a>             <a class="code" href="unioncvmx__npi__int__enb.html#a6f2a290b04f3dac3cc401cc3d0d29c9c">cn38xx</a>;
<a name="l02379"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html">02379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html">cvmx_npi_int_enb_cn38xxp2</a> {
<a name="l02380"></a>02380 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02381"></a>02381 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aa944aed7218867695b8750a58257709a">reserved_42_63</a>               : 22;
<a name="l02382"></a>02382     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a26272b7aecd4da9cfad6445f88ad5c82">iobdma</a>                       : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[IOBDMA] to generate an</span>
<a name="l02383"></a>02383 <span class="comment">                                                         interrupt. */</span>
<a name="l02384"></a>02384     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aebdc835d39f6b881d4776e3fd3fd197c">p_dperr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P_DPERR] to generate an</span>
<a name="l02385"></a>02385 <span class="comment">                                                         interrupt. */</span>
<a name="l02386"></a>02386     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ac4e37e5bcfd2b7f3657eaaaa97ecf230">win_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[WIN_RTO] to generate an</span>
<a name="l02387"></a>02387 <span class="comment">                                                         interrupt. */</span>
<a name="l02388"></a>02388     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#af99d4cfb226fb88137369d7be3eeedc1">i3_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I3_PPERR] to generate an</span>
<a name="l02389"></a>02389 <span class="comment">                                                         interrupt. */</span>
<a name="l02390"></a>02390     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a2d388ddc68aa31cf62e404b3e9f6a64b">i2_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I2_PPERR] to generate an</span>
<a name="l02391"></a>02391 <span class="comment">                                                         interrupt. */</span>
<a name="l02392"></a>02392     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a83af9654c331e82d6cc183c2c8405206">i1_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I1_PPERR] to generate an</span>
<a name="l02393"></a>02393 <span class="comment">                                                         interrupt. */</span>
<a name="l02394"></a>02394     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a7c541094fd43fece5b06819770f90e9b">i0_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_PPERR] to generate an</span>
<a name="l02395"></a>02395 <span class="comment">                                                         interrupt. */</span>
<a name="l02396"></a>02396     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a186271866d930ddc720c594a3c7edec5">p3_ptout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P3_PTOUT] to generate an</span>
<a name="l02397"></a>02397 <span class="comment">                                                         interrupt. */</span>
<a name="l02398"></a>02398     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab6d68087d636ca5b3ae6c8a6e4840408">p2_ptout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P2_PTOUT] to generate an</span>
<a name="l02399"></a>02399 <span class="comment">                                                         interrupt. */</span>
<a name="l02400"></a>02400     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a97d6f8ed491a44121c8329b867d4d9f7">p1_ptout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_PTOUT] to generate an</span>
<a name="l02401"></a>02401 <span class="comment">                                                         interrupt. */</span>
<a name="l02402"></a>02402     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab2b5aff7e8d3afb7c9aa49ea8a3498a6">p0_ptout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PTOUT] to generate an</span>
<a name="l02403"></a>02403 <span class="comment">                                                         interrupt. */</span>
<a name="l02404"></a>02404     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab043990749700d9ef2c91e5fa4fe2dae">p3_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P3_PPERR] to generate an</span>
<a name="l02405"></a>02405 <span class="comment">                                                         interrupt. */</span>
<a name="l02406"></a>02406     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a0e1df7a8f7e3a4f6ba8f3d7759041d5e">p2_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P2_PPERR] to generate an</span>
<a name="l02407"></a>02407 <span class="comment">                                                         interrupt. */</span>
<a name="l02408"></a>02408     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a8e03915d22ac67ec34e732ee57ee8539">p1_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_PPERR] to generate an</span>
<a name="l02409"></a>02409 <span class="comment">                                                         interrupt. */</span>
<a name="l02410"></a>02410     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a1e39b6d7e9780cdec79bafd0eaa2c7aa">p0_pperr</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PPERR] to generate an</span>
<a name="l02411"></a>02411 <span class="comment">                                                         interrupt. */</span>
<a name="l02412"></a>02412     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ae0317f911c2411c9f6be4955e4ecc122">g3_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[G3_RTOUT] to generate an</span>
<a name="l02413"></a>02413 <span class="comment">                                                         interrupt. */</span>
<a name="l02414"></a>02414     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a83b6f0a766536fcc69433f9c5609b63a">g2_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[G2_RTOUT] to generate an</span>
<a name="l02415"></a>02415 <span class="comment">                                                         interrupt. */</span>
<a name="l02416"></a>02416     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab437eddb53471756c3aa48172af4bcbd">g1_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[G1_RTOUT] to generate an</span>
<a name="l02417"></a>02417 <span class="comment">                                                         interrupt. */</span>
<a name="l02418"></a>02418     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ad2b3fabbe137a25779ba040aba57c039">g0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[G0_RTOUT] to generate an</span>
<a name="l02419"></a>02419 <span class="comment">                                                         interrupt. */</span>
<a name="l02420"></a>02420     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a0d0f37aa03d41c7972cf7fcfcb6457f7">p3_perr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P3_PERR] to generate an</span>
<a name="l02421"></a>02421 <span class="comment">                                                         interrupt. */</span>
<a name="l02422"></a>02422     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a95fbdd3c2f18f53fc4a3b3254231b0ff">p2_perr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P2_PERR] to generate an</span>
<a name="l02423"></a>02423 <span class="comment">                                                         interrupt. */</span>
<a name="l02424"></a>02424     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ad2cacb3ede9e3550580c03b9b7aa2b20">p1_perr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_PERR] to generate an</span>
<a name="l02425"></a>02425 <span class="comment">                                                         interrupt. */</span>
<a name="l02426"></a>02426     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab77c7f999b36c5e73e6f3526b48ca2e0">p0_perr</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_PERR] to generate an</span>
<a name="l02427"></a>02427 <span class="comment">                                                         interrupt. */</span>
<a name="l02428"></a>02428     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#acb3576b36f47eeda5cc25340c2e1e797">p3_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P3_RTOUT] to generate an</span>
<a name="l02429"></a>02429 <span class="comment">                                                         interrupt. */</span>
<a name="l02430"></a>02430     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ae7e4d9fd09a5315b76ef8555af01076f">p2_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P2_RTOUT] to generate an</span>
<a name="l02431"></a>02431 <span class="comment">                                                         interrupt. */</span>
<a name="l02432"></a>02432     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aa80fad940b343c0fc5f47ae82f08103c">p1_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P1_RTOUT] to generate an</span>
<a name="l02433"></a>02433 <span class="comment">                                                         interrupt. */</span>
<a name="l02434"></a>02434     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a6c4147e54360651cb8d8a98b68aba126">p0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[P0_RTOUT] to generate an</span>
<a name="l02435"></a>02435 <span class="comment">                                                         interrupt. */</span>
<a name="l02436"></a>02436     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#acec95d254ed631959fda30d158b5c3c0">i3_overf</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I3_OVERF] to generate an</span>
<a name="l02437"></a>02437 <span class="comment">                                                         interrupt. */</span>
<a name="l02438"></a>02438     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a687070c713d1426422a43e196d4e2e5e">i2_overf</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I2_OVERF] to generate an</span>
<a name="l02439"></a>02439 <span class="comment">                                                         interrupt. */</span>
<a name="l02440"></a>02440     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aaf1938c9468dff0089cb34ef4ad17670">i1_overf</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I1_OVERF] to generate an</span>
<a name="l02441"></a>02441 <span class="comment">                                                         interrupt. */</span>
<a name="l02442"></a>02442     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aacefe85707b42b4816e4c24022896b60">i0_overf</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_OVERF] to generate an</span>
<a name="l02443"></a>02443 <span class="comment">                                                         interrupt. */</span>
<a name="l02444"></a>02444     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ac0b29675b89e60d95024319849ca6357">i3_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I3_RTOUT] to generate an</span>
<a name="l02445"></a>02445 <span class="comment">                                                         interrupt. */</span>
<a name="l02446"></a>02446     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aa110f856fc30aaa160f6c9ff4886b9c5">i2_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I2_RTOUT] to generate an</span>
<a name="l02447"></a>02447 <span class="comment">                                                         interrupt. */</span>
<a name="l02448"></a>02448     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a473a92fb089851ecb0b33a09ca4959c8">i1_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I1_RTOUT] to generate an</span>
<a name="l02449"></a>02449 <span class="comment">                                                         interrupt. */</span>
<a name="l02450"></a>02450     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a634bb9049a752c14d862ae8d90204ffd">i0_rtout</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[I0_RTOUT] to generate an</span>
<a name="l02451"></a>02451 <span class="comment">                                                         interrupt. */</span>
<a name="l02452"></a>02452     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a229409e4055855712deeba6c96a67892">po3_2sml</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PO3_2SML] to generate an</span>
<a name="l02453"></a>02453 <span class="comment">                                                         interrupt. */</span>
<a name="l02454"></a>02454     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#afa42e807ec98fa387898a8a886633153">po2_2sml</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PO2_2SML] to generate an</span>
<a name="l02455"></a>02455 <span class="comment">                                                         interrupt. */</span>
<a name="l02456"></a>02456     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a7f8e80bde75928af165451f9be71d1b8">po1_2sml</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PO1_2SML] to generate an</span>
<a name="l02457"></a>02457 <span class="comment">                                                         interrupt. */</span>
<a name="l02458"></a>02458     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a563b3f26309cb3345433584374e85dd0">po0_2sml</a>                     : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PO0_2SML] to generate an</span>
<a name="l02459"></a>02459 <span class="comment">                                                         interrupt. */</span>
<a name="l02460"></a>02460     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a019f3c82e10657d36c50a06de5f9afbd">pci_rsl</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[PCI_RSL] to generate an</span>
<a name="l02461"></a>02461 <span class="comment">                                                         interrupt. */</span>
<a name="l02462"></a>02462     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a92c272a800cc4e6bc78b380d39ff06db">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RML_WTO] to generate an</span>
<a name="l02463"></a>02463 <span class="comment">                                                         interrupt. */</span>
<a name="l02464"></a>02464     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#af7440fa29c4b5b26a768d79c47219890">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Enables NPI_INT_SUM[RML_RTO] to generate an</span>
<a name="l02465"></a>02465 <span class="comment">                                                         interrupt. */</span>
<a name="l02466"></a>02466 <span class="preprocessor">#else</span>
<a name="l02467"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#af7440fa29c4b5b26a768d79c47219890">02467</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#af7440fa29c4b5b26a768d79c47219890">rml_rto</a>                      : 1;
<a name="l02468"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a92c272a800cc4e6bc78b380d39ff06db">02468</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a92c272a800cc4e6bc78b380d39ff06db">rml_wto</a>                      : 1;
<a name="l02469"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a019f3c82e10657d36c50a06de5f9afbd">02469</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a019f3c82e10657d36c50a06de5f9afbd">pci_rsl</a>                      : 1;
<a name="l02470"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a563b3f26309cb3345433584374e85dd0">02470</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a563b3f26309cb3345433584374e85dd0">po0_2sml</a>                     : 1;
<a name="l02471"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a7f8e80bde75928af165451f9be71d1b8">02471</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a7f8e80bde75928af165451f9be71d1b8">po1_2sml</a>                     : 1;
<a name="l02472"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#afa42e807ec98fa387898a8a886633153">02472</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#afa42e807ec98fa387898a8a886633153">po2_2sml</a>                     : 1;
<a name="l02473"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a229409e4055855712deeba6c96a67892">02473</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a229409e4055855712deeba6c96a67892">po3_2sml</a>                     : 1;
<a name="l02474"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a634bb9049a752c14d862ae8d90204ffd">02474</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a634bb9049a752c14d862ae8d90204ffd">i0_rtout</a>                     : 1;
<a name="l02475"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a473a92fb089851ecb0b33a09ca4959c8">02475</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a473a92fb089851ecb0b33a09ca4959c8">i1_rtout</a>                     : 1;
<a name="l02476"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aa110f856fc30aaa160f6c9ff4886b9c5">02476</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aa110f856fc30aaa160f6c9ff4886b9c5">i2_rtout</a>                     : 1;
<a name="l02477"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ac0b29675b89e60d95024319849ca6357">02477</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ac0b29675b89e60d95024319849ca6357">i3_rtout</a>                     : 1;
<a name="l02478"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aacefe85707b42b4816e4c24022896b60">02478</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aacefe85707b42b4816e4c24022896b60">i0_overf</a>                     : 1;
<a name="l02479"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aaf1938c9468dff0089cb34ef4ad17670">02479</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aaf1938c9468dff0089cb34ef4ad17670">i1_overf</a>                     : 1;
<a name="l02480"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a687070c713d1426422a43e196d4e2e5e">02480</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a687070c713d1426422a43e196d4e2e5e">i2_overf</a>                     : 1;
<a name="l02481"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#acec95d254ed631959fda30d158b5c3c0">02481</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#acec95d254ed631959fda30d158b5c3c0">i3_overf</a>                     : 1;
<a name="l02482"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a6c4147e54360651cb8d8a98b68aba126">02482</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a6c4147e54360651cb8d8a98b68aba126">p0_rtout</a>                     : 1;
<a name="l02483"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aa80fad940b343c0fc5f47ae82f08103c">02483</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aa80fad940b343c0fc5f47ae82f08103c">p1_rtout</a>                     : 1;
<a name="l02484"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ae7e4d9fd09a5315b76ef8555af01076f">02484</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ae7e4d9fd09a5315b76ef8555af01076f">p2_rtout</a>                     : 1;
<a name="l02485"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#acb3576b36f47eeda5cc25340c2e1e797">02485</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#acb3576b36f47eeda5cc25340c2e1e797">p3_rtout</a>                     : 1;
<a name="l02486"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab77c7f999b36c5e73e6f3526b48ca2e0">02486</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab77c7f999b36c5e73e6f3526b48ca2e0">p0_perr</a>                      : 1;
<a name="l02487"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ad2cacb3ede9e3550580c03b9b7aa2b20">02487</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ad2cacb3ede9e3550580c03b9b7aa2b20">p1_perr</a>                      : 1;
<a name="l02488"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a95fbdd3c2f18f53fc4a3b3254231b0ff">02488</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a95fbdd3c2f18f53fc4a3b3254231b0ff">p2_perr</a>                      : 1;
<a name="l02489"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a0d0f37aa03d41c7972cf7fcfcb6457f7">02489</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a0d0f37aa03d41c7972cf7fcfcb6457f7">p3_perr</a>                      : 1;
<a name="l02490"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ad2b3fabbe137a25779ba040aba57c039">02490</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ad2b3fabbe137a25779ba040aba57c039">g0_rtout</a>                     : 1;
<a name="l02491"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab437eddb53471756c3aa48172af4bcbd">02491</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab437eddb53471756c3aa48172af4bcbd">g1_rtout</a>                     : 1;
<a name="l02492"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a83b6f0a766536fcc69433f9c5609b63a">02492</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a83b6f0a766536fcc69433f9c5609b63a">g2_rtout</a>                     : 1;
<a name="l02493"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ae0317f911c2411c9f6be4955e4ecc122">02493</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ae0317f911c2411c9f6be4955e4ecc122">g3_rtout</a>                     : 1;
<a name="l02494"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a1e39b6d7e9780cdec79bafd0eaa2c7aa">02494</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a1e39b6d7e9780cdec79bafd0eaa2c7aa">p0_pperr</a>                     : 1;
<a name="l02495"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a8e03915d22ac67ec34e732ee57ee8539">02495</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a8e03915d22ac67ec34e732ee57ee8539">p1_pperr</a>                     : 1;
<a name="l02496"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a0e1df7a8f7e3a4f6ba8f3d7759041d5e">02496</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a0e1df7a8f7e3a4f6ba8f3d7759041d5e">p2_pperr</a>                     : 1;
<a name="l02497"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab043990749700d9ef2c91e5fa4fe2dae">02497</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab043990749700d9ef2c91e5fa4fe2dae">p3_pperr</a>                     : 1;
<a name="l02498"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab2b5aff7e8d3afb7c9aa49ea8a3498a6">02498</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab2b5aff7e8d3afb7c9aa49ea8a3498a6">p0_ptout</a>                     : 1;
<a name="l02499"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a97d6f8ed491a44121c8329b867d4d9f7">02499</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a97d6f8ed491a44121c8329b867d4d9f7">p1_ptout</a>                     : 1;
<a name="l02500"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab6d68087d636ca5b3ae6c8a6e4840408">02500</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ab6d68087d636ca5b3ae6c8a6e4840408">p2_ptout</a>                     : 1;
<a name="l02501"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a186271866d930ddc720c594a3c7edec5">02501</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a186271866d930ddc720c594a3c7edec5">p3_ptout</a>                     : 1;
<a name="l02502"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a7c541094fd43fece5b06819770f90e9b">02502</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a7c541094fd43fece5b06819770f90e9b">i0_pperr</a>                     : 1;
<a name="l02503"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a83af9654c331e82d6cc183c2c8405206">02503</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a83af9654c331e82d6cc183c2c8405206">i1_pperr</a>                     : 1;
<a name="l02504"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a2d388ddc68aa31cf62e404b3e9f6a64b">02504</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a2d388ddc68aa31cf62e404b3e9f6a64b">i2_pperr</a>                     : 1;
<a name="l02505"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#af99d4cfb226fb88137369d7be3eeedc1">02505</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#af99d4cfb226fb88137369d7be3eeedc1">i3_pperr</a>                     : 1;
<a name="l02506"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ac4e37e5bcfd2b7f3657eaaaa97ecf230">02506</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#ac4e37e5bcfd2b7f3657eaaaa97ecf230">win_rto</a>                      : 1;
<a name="l02507"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aebdc835d39f6b881d4776e3fd3fd197c">02507</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aebdc835d39f6b881d4776e3fd3fd197c">p_dperr</a>                      : 1;
<a name="l02508"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a26272b7aecd4da9cfad6445f88ad5c82">02508</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#a26272b7aecd4da9cfad6445f88ad5c82">iobdma</a>                       : 1;
<a name="l02509"></a><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aa944aed7218867695b8750a58257709a">02509</a>     uint64_t <a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn38xxp2.html#aa944aed7218867695b8750a58257709a">reserved_42_63</a>               : 22;
<a name="l02510"></a>02510 <span class="preprocessor">#endif</span>
<a name="l02511"></a>02511 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__int__enb.html#a10139256edd4f70ea12050ffe63200bf">cn38xxp2</a>;
<a name="l02512"></a><a class="code" href="unioncvmx__npi__int__enb.html#a378cee9d396398bf825c9a36040eca5b">02512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__cn31xx.html">cvmx_npi_int_enb_cn31xx</a>        <a class="code" href="unioncvmx__npi__int__enb.html#a378cee9d396398bf825c9a36040eca5b">cn50xx</a>;
<a name="l02513"></a><a class="code" href="unioncvmx__npi__int__enb.html#a543b02b7b973aa86d8c20ed6bb21c007">02513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html">cvmx_npi_int_enb_s</a>             <a class="code" href="unioncvmx__npi__int__enb.html#a543b02b7b973aa86d8c20ed6bb21c007">cn58xx</a>;
<a name="l02514"></a><a class="code" href="unioncvmx__npi__int__enb.html#adbd78c5e06239d2317a4acc947793ac2">02514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__enb_1_1cvmx__npi__int__enb__s.html">cvmx_npi_int_enb_s</a>             <a class="code" href="unioncvmx__npi__int__enb.html#adbd78c5e06239d2317a4acc947793ac2">cn58xxp1</a>;
<a name="l02515"></a>02515 };
<a name="l02516"></a><a class="code" href="cvmx-npi-defs_8h.html#a2673abf16ad60c0d294fe5c291a91274">02516</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__int__enb.html" title="cvmx_npi_int_enb">cvmx_npi_int_enb</a> <a class="code" href="unioncvmx__npi__int__enb.html" title="cvmx_npi_int_enb">cvmx_npi_int_enb_t</a>;
<a name="l02517"></a>02517 <span class="comment"></span>
<a name="l02518"></a>02518 <span class="comment">/**</span>
<a name="l02519"></a>02519 <span class="comment"> * cvmx_npi_int_sum</span>
<a name="l02520"></a>02520 <span class="comment"> *</span>
<a name="l02521"></a>02521 <span class="comment"> * NPI_INTERRUPT_SUM = NPI Interrupt Summary Register</span>
<a name="l02522"></a>02522 <span class="comment"> *</span>
<a name="l02523"></a>02523 <span class="comment"> * Set when an interrupt condition occurs, write &apos;1&apos; to clear.</span>
<a name="l02524"></a>02524 <span class="comment"> */</span>
<a name="l02525"></a><a class="code" href="unioncvmx__npi__int__sum.html">02525</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__int__sum.html" title="cvmx_npi_int_sum">cvmx_npi_int_sum</a> {
<a name="l02526"></a><a class="code" href="unioncvmx__npi__int__sum.html#ad96ba918192d5e90c9547fcf9f48f2e3">02526</a>     uint64_t <a class="code" href="unioncvmx__npi__int__sum.html#ad96ba918192d5e90c9547fcf9f48f2e3">u64</a>;
<a name="l02527"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html">02527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html">cvmx_npi_int_sum_s</a> {
<a name="l02528"></a>02528 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02529"></a>02529 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ac3277646dfca9a3a22bbe5029712f485">reserved_62_63</a>               : 2;
<a name="l02530"></a>02530     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af06868778863993f6c012c061a199cce">q1_a_f</a>                       : 1;  <span class="comment">/**&lt; Attempted to add when Queue-1 FIFO is full.</span>
<a name="l02531"></a>02531 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02532"></a>02532     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ab53c159937e5aa8b798df928a8aa015f">q1_s_e</a>                       : 1;  <span class="comment">/**&lt; Attempted to subtract when Queue-1 FIFO is empty.</span>
<a name="l02533"></a>02533 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02534"></a>02534     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#adf5ae9ba462f457f0acdef7f5777bd1d">pdf_p_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to push a full PCN-DATA-FIFO.</span>
<a name="l02535"></a>02535 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02536"></a>02536     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a198eeccf21dabad047f396d675932d2b">pdf_p_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to pop an empty PCN-DATA-FIFO.</span>
<a name="l02537"></a>02537 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02538"></a>02538     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ae26587c4ff0558edcd80dcdfb0b0c486">pcf_p_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to push a full PCN-CNT-FIFO.</span>
<a name="l02539"></a>02539 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02540"></a>02540     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aeb4cfe708e5fbb89edd2774bb6b81cad">pcf_p_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to pop an empty PCN-CNT-FIFO.</span>
<a name="l02541"></a>02541 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02542"></a>02542     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a3fc5029d65b346ba68ebfc15a1d855aa">rdx_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when DPI-XFR-Wait count is 0.</span>
<a name="l02543"></a>02543 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02544"></a>02544     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a6aab9003fc211edd0ffbb49cdf1dbadd">rwx_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when RDN-XFR-Wait count is 0.</span>
<a name="l02545"></a>02545 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02546"></a>02546     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a5e306bc3e1a96b834b2d65fc79f7e8b2">pnc_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when PNI-NPI Credits are max.</span>
<a name="l02547"></a>02547 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02548"></a>02548     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af811fac07b3f0296492b96ab2f16d5bf">pnc_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when PNI-NPI Credits are 0.</span>
<a name="l02549"></a>02549 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02550"></a>02550     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a7badeb1c971e2bb0cd4db04f842cb10c">com_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when PCN-Commit Counter is max.</span>
<a name="l02551"></a>02551 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02552"></a>02552     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a550f5424add9b3d9fdafcff33e47d47c">com_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when PCN-Commit Counter is 0.</span>
<a name="l02553"></a>02553 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02554"></a>02554     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a342fe90d969162bebe9fafc785c49862">q3_a_f</a>                       : 1;  <span class="comment">/**&lt; Attempted to add when Queue-3 FIFO is full.</span>
<a name="l02555"></a>02555 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02556"></a>02556     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ab571bf36009e28e49758acd82a204293">q3_s_e</a>                       : 1;  <span class="comment">/**&lt; Attempted to subtract when Queue-3 FIFO is empty.</span>
<a name="l02557"></a>02557 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02558"></a>02558     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a6e305bd918ae48cfafb9780e50f3483b">q2_a_f</a>                       : 1;  <span class="comment">/**&lt; Attempted to add when Queue-2 FIFO is full.</span>
<a name="l02559"></a>02559 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02560"></a>02560     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aa678e31a2dda2dc0ca3dc2dae79620c3">q2_s_e</a>                       : 1;  <span class="comment">/**&lt; Attempted to subtract when Queue-2 FIFO is empty.</span>
<a name="l02561"></a>02561 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02562"></a>02562     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a2ded2981b31b5e2fbd914d17cb90ffd3">pcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when POW Credits is full.</span>
<a name="l02563"></a>02563 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02564"></a>02564     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aeb8ba598ce93a3ba7bd1a17480537b3c">pcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when POW Credits is empty.</span>
<a name="l02565"></a>02565 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02566"></a>02566     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a9ba1e7bdb8eaadb738ad914e623ea856">fcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when FPA Credits is full.</span>
<a name="l02567"></a>02567 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02568"></a>02568     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a146acffef3108bbe81f340ae3e13d117">fcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when FPA Credits is empty.</span>
<a name="l02569"></a>02569 <span class="comment">                                                         PASS3 Field. */</span>
<a name="l02570"></a>02570     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a8cdacace04126b0963fa48ec5b278b46">iobdma</a>                       : 1;  <span class="comment">/**&lt; Requested IOBDMA read size exceeded 128 words. */</span>
<a name="l02571"></a>02571     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a1319dd9eed3d4439b7d345d094690f8e">p_dperr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on data written to L2C</span>
<a name="l02572"></a>02572 <span class="comment">                                                         from the PCI this bit may be set. */</span>
<a name="l02573"></a>02573     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a57aad1b85d147f3cd680b570c0ed2d67">win_rto</a>                      : 1;  <span class="comment">/**&lt; Windowed Load Timed Out. */</span>
<a name="l02574"></a>02574     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af53a86268d9109d6191df9af69707aa5">i3_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s instruction</span>
<a name="l02575"></a>02575 <span class="comment">                                                         this bit may be set. */</span>
<a name="l02576"></a>02576     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af2c0f87ccd31897cd221bba68a009178">i2_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s instruction</span>
<a name="l02577"></a>02577 <span class="comment">                                                         this bit may be set. */</span>
<a name="l02578"></a>02578     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a707853f26918bd49437cbd06557d87d9">i1_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s instruction</span>
<a name="l02579"></a>02579 <span class="comment">                                                         this bit may be set. */</span>
<a name="l02580"></a>02580     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a5bf50a6928cb2078fc77c273ec1b53a0">i0_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s instruction</span>
<a name="l02581"></a>02581 <span class="comment">                                                         this bit may be set. */</span>
<a name="l02582"></a>02582     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a9ec6098152f3cc8e91d43f8415468fd7">p3_ptout</a>                     : 1;  <span class="comment">/**&lt; Port-3 output had a read timeout on a DATA/INFO</span>
<a name="l02583"></a>02583 <span class="comment">                                                         pair. */</span>
<a name="l02584"></a>02584     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a40bcda392df45deeeb89baff94b3117b">p2_ptout</a>                     : 1;  <span class="comment">/**&lt; Port-2 output had a read timeout on a DATA/INFO</span>
<a name="l02585"></a>02585 <span class="comment">                                                         pair. */</span>
<a name="l02586"></a>02586     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a900e71da844815e4b87bd9ab5aab863f">p1_ptout</a>                     : 1;  <span class="comment">/**&lt; Port-1 output had a read timeout on a DATA/INFO</span>
<a name="l02587"></a>02587 <span class="comment">                                                         pair. */</span>
<a name="l02588"></a>02588     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ad2da959e8ef6d8596203148b171c390d">p0_ptout</a>                     : 1;  <span class="comment">/**&lt; Port-0 output had a read timeout on a DATA/INFO</span>
<a name="l02589"></a>02589 <span class="comment">                                                         pair. */</span>
<a name="l02590"></a>02590     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ae456be22c049e86bc3ca7c47ba3a71ff">p3_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port DATA/INFO</span>
<a name="l02591"></a>02591 <span class="comment">                                                         pointer-pair, this bit may be set. */</span>
<a name="l02592"></a>02592     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a461474704bb9561138157c1c47d0fd79">p2_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port DATA/INFO</span>
<a name="l02593"></a>02593 <span class="comment">                                                         pointer-pair, this bit may be set. */</span>
<a name="l02594"></a>02594     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a457c660439767c3a78121990cbbc6065">p1_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port DATA/INFO</span>
<a name="l02595"></a>02595 <span class="comment">                                                         pointer-pair, this bit may be set. */</span>
<a name="l02596"></a>02596     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#acda02ce403a2625fbaa845db0cf7f861">p0_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port DATA/INFO</span>
<a name="l02597"></a>02597 <span class="comment">                                                         pointer-pair, this bit may be set. */</span>
<a name="l02598"></a>02598     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a684d68e75b03baf2e919e96e104957e0">g3_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-3 had a read timeout while attempting to</span>
<a name="l02599"></a>02599 <span class="comment">                                                         read a gather list. */</span>
<a name="l02600"></a>02600     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aa7b9cbea4234f45e7abd2322b3c6b970">g2_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-2 had a read timeout while attempting to</span>
<a name="l02601"></a>02601 <span class="comment">                                                         read a gather list. */</span>
<a name="l02602"></a>02602     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af5404b9308c89eeca606a4e506109720">g1_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a read timeout while attempting to</span>
<a name="l02603"></a>02603 <span class="comment">                                                         read a gather list. */</span>
<a name="l02604"></a>02604     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af7c6289a06a295dd77518c6407ba55f3">g0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l02605"></a>02605 <span class="comment">                                                         read a gather list. */</span>
<a name="l02606"></a>02606     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aa11fd45d7977d9d067423f770d9f1727">p3_perr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s packet</span>
<a name="l02607"></a>02607 <span class="comment">                                                         data this bit may be set. */</span>
<a name="l02608"></a>02608     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a44afa17bbdea18c4d6ac1d78d3296e78">p2_perr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s packet</span>
<a name="l02609"></a>02609 <span class="comment">                                                         data this bit may be set. */</span>
<a name="l02610"></a>02610     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aba4669f303060e5f90f292a8328170a6">p1_perr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s packet</span>
<a name="l02611"></a>02611 <span class="comment">                                                         data this bit may be set. */</span>
<a name="l02612"></a>02612     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a76c79fb33ebb5812fb2cd5db6590c933">p0_perr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s packet</span>
<a name="l02613"></a>02613 <span class="comment">                                                         data this bit may be set. */</span>
<a name="l02614"></a>02614     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af37ea510357a5a0d219cea5d9d76310a">p3_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-3 had a read timeout while attempting to</span>
<a name="l02615"></a>02615 <span class="comment">                                                         read packet data. */</span>
<a name="l02616"></a>02616     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a9c1340ccd13ae44fd3ace67beaa94308">p2_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-2 had a read timeout while attempting to</span>
<a name="l02617"></a>02617 <span class="comment">                                                         read packet data. */</span>
<a name="l02618"></a>02618     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a82a6f9497d7291433443bd1a159fa873">p1_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a read timeout while attempting to</span>
<a name="l02619"></a>02619 <span class="comment">                                                         read packet data. */</span>
<a name="l02620"></a>02620     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af885e216498681ebc1adc9b2890e50c8">p0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l02621"></a>02621 <span class="comment">                                                         read packet data. */</span>
<a name="l02622"></a>02622     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a8bbe77ad3ef810fcdf4aa19c4d5237cf">i3_overf</a>                     : 1;  <span class="comment">/**&lt; Port-3 had a doorbell overflow. Bit[31] of the</span>
<a name="l02623"></a>02623 <span class="comment">                                                         doorbell count was set. */</span>
<a name="l02624"></a>02624     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aae3c6fc98dc26bd6795aa97e4e0b5558">i2_overf</a>                     : 1;  <span class="comment">/**&lt; Port-2 had a doorbell overflow. Bit[31] of the</span>
<a name="l02625"></a>02625 <span class="comment">                                                         doorbell count was set. */</span>
<a name="l02626"></a>02626     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a04a264fdf6de15b5176f833ce6e636c5">i1_overf</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a doorbell overflow. Bit[31] of the</span>
<a name="l02627"></a>02627 <span class="comment">                                                         doorbell count was set. */</span>
<a name="l02628"></a>02628     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aeb5f791f8e587a38b1a2b6c30f74e16e">i0_overf</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a doorbell overflow. Bit[31] of the</span>
<a name="l02629"></a>02629 <span class="comment">                                                         doorbell count was set. */</span>
<a name="l02630"></a>02630     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a0af345f6893a434fe57c1a117815592a">i3_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-3 had a read timeout while attempting to</span>
<a name="l02631"></a>02631 <span class="comment">                                                         read instructions. */</span>
<a name="l02632"></a>02632     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ac79343427c99389c755d3161bf337b7d">i2_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-2 had a read timeout while attempting to</span>
<a name="l02633"></a>02633 <span class="comment">                                                         read instructions. */</span>
<a name="l02634"></a>02634     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a6d744ecefb05026c2cdb15a42271a9f9">i1_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a read timeout while attempting to</span>
<a name="l02635"></a>02635 <span class="comment">                                                         read instructions. */</span>
<a name="l02636"></a>02636     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a7699ebdfdae81df5871df3d50528e83e">i0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l02637"></a>02637 <span class="comment">                                                         read instructions. */</span>
<a name="l02638"></a>02638     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a08597c56ae680e036a6875b620bd0d2c">po3_2sml</a>                     : 1;  <span class="comment">/**&lt; The packet being sent out on Port3 is smaller</span>
<a name="l02639"></a>02639 <span class="comment">                                                         than the NPI_BUFF_SIZE_OUTPUT3[ISIZE] field. */</span>
<a name="l02640"></a>02640     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a7ceb5cec0e7d3c4286f8cb3ecd8bcced">po2_2sml</a>                     : 1;  <span class="comment">/**&lt; The packet being sent out on Port2 is smaller</span>
<a name="l02641"></a>02641 <span class="comment">                                                         than the NPI_BUFF_SIZE_OUTPUT2[ISIZE] field. */</span>
<a name="l02642"></a>02642     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a05a731b0b6fe8d4e1d79fe5deb43f8b1">po1_2sml</a>                     : 1;  <span class="comment">/**&lt; The packet being sent out on Port1 is smaller</span>
<a name="l02643"></a>02643 <span class="comment">                                                         than the NPI_BUFF_SIZE_OUTPUT1[ISIZE] field. */</span>
<a name="l02644"></a>02644     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a81a51b67f12ff29a4437cb9f05386cc0">po0_2sml</a>                     : 1;  <span class="comment">/**&lt; The packet being sent out on Port0 is smaller</span>
<a name="l02645"></a>02645 <span class="comment">                                                         than the NPI_BUFF_SIZE_OUTPUT0[ISIZE] field. */</span>
<a name="l02646"></a>02646     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a8aa9b8ed49f3a80125d41478afaaa6d9">pci_rsl</a>                      : 1;  <span class="comment">/**&lt; This &apos;1&apos; when a bit in PCI_INT_SUM2 is SET and the</span>
<a name="l02647"></a>02647 <span class="comment">                                                         corresponding bit in the PCI_INT_ENB2 is SET. */</span>
<a name="l02648"></a>02648     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a2ec058e2491022af7d6b5eaf7a8baad0">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when the RML does not receive a commit</span>
<a name="l02649"></a>02649 <span class="comment">                                                         back from a RSL after sending a write command to</span>
<a name="l02650"></a>02650 <span class="comment">                                                         a RSL. */</span>
<a name="l02651"></a>02651     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a69517638db87fcdb9bf02249ff4845ca">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when the RML does not receive read data</span>
<a name="l02652"></a>02652 <span class="comment">                                                         back from a RSL after sending a read command to</span>
<a name="l02653"></a>02653 <span class="comment">                                                         a RSL. */</span>
<a name="l02654"></a>02654 <span class="preprocessor">#else</span>
<a name="l02655"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a69517638db87fcdb9bf02249ff4845ca">02655</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a69517638db87fcdb9bf02249ff4845ca">rml_rto</a>                      : 1;
<a name="l02656"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a2ec058e2491022af7d6b5eaf7a8baad0">02656</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a2ec058e2491022af7d6b5eaf7a8baad0">rml_wto</a>                      : 1;
<a name="l02657"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a8aa9b8ed49f3a80125d41478afaaa6d9">02657</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a8aa9b8ed49f3a80125d41478afaaa6d9">pci_rsl</a>                      : 1;
<a name="l02658"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a81a51b67f12ff29a4437cb9f05386cc0">02658</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a81a51b67f12ff29a4437cb9f05386cc0">po0_2sml</a>                     : 1;
<a name="l02659"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a05a731b0b6fe8d4e1d79fe5deb43f8b1">02659</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a05a731b0b6fe8d4e1d79fe5deb43f8b1">po1_2sml</a>                     : 1;
<a name="l02660"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a7ceb5cec0e7d3c4286f8cb3ecd8bcced">02660</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a7ceb5cec0e7d3c4286f8cb3ecd8bcced">po2_2sml</a>                     : 1;
<a name="l02661"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a08597c56ae680e036a6875b620bd0d2c">02661</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a08597c56ae680e036a6875b620bd0d2c">po3_2sml</a>                     : 1;
<a name="l02662"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a7699ebdfdae81df5871df3d50528e83e">02662</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a7699ebdfdae81df5871df3d50528e83e">i0_rtout</a>                     : 1;
<a name="l02663"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a6d744ecefb05026c2cdb15a42271a9f9">02663</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a6d744ecefb05026c2cdb15a42271a9f9">i1_rtout</a>                     : 1;
<a name="l02664"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ac79343427c99389c755d3161bf337b7d">02664</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ac79343427c99389c755d3161bf337b7d">i2_rtout</a>                     : 1;
<a name="l02665"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a0af345f6893a434fe57c1a117815592a">02665</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a0af345f6893a434fe57c1a117815592a">i3_rtout</a>                     : 1;
<a name="l02666"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aeb5f791f8e587a38b1a2b6c30f74e16e">02666</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aeb5f791f8e587a38b1a2b6c30f74e16e">i0_overf</a>                     : 1;
<a name="l02667"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a04a264fdf6de15b5176f833ce6e636c5">02667</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a04a264fdf6de15b5176f833ce6e636c5">i1_overf</a>                     : 1;
<a name="l02668"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aae3c6fc98dc26bd6795aa97e4e0b5558">02668</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aae3c6fc98dc26bd6795aa97e4e0b5558">i2_overf</a>                     : 1;
<a name="l02669"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a8bbe77ad3ef810fcdf4aa19c4d5237cf">02669</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a8bbe77ad3ef810fcdf4aa19c4d5237cf">i3_overf</a>                     : 1;
<a name="l02670"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af885e216498681ebc1adc9b2890e50c8">02670</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af885e216498681ebc1adc9b2890e50c8">p0_rtout</a>                     : 1;
<a name="l02671"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a82a6f9497d7291433443bd1a159fa873">02671</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a82a6f9497d7291433443bd1a159fa873">p1_rtout</a>                     : 1;
<a name="l02672"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a9c1340ccd13ae44fd3ace67beaa94308">02672</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a9c1340ccd13ae44fd3ace67beaa94308">p2_rtout</a>                     : 1;
<a name="l02673"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af37ea510357a5a0d219cea5d9d76310a">02673</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af37ea510357a5a0d219cea5d9d76310a">p3_rtout</a>                     : 1;
<a name="l02674"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a76c79fb33ebb5812fb2cd5db6590c933">02674</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a76c79fb33ebb5812fb2cd5db6590c933">p0_perr</a>                      : 1;
<a name="l02675"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aba4669f303060e5f90f292a8328170a6">02675</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aba4669f303060e5f90f292a8328170a6">p1_perr</a>                      : 1;
<a name="l02676"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a44afa17bbdea18c4d6ac1d78d3296e78">02676</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a44afa17bbdea18c4d6ac1d78d3296e78">p2_perr</a>                      : 1;
<a name="l02677"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aa11fd45d7977d9d067423f770d9f1727">02677</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aa11fd45d7977d9d067423f770d9f1727">p3_perr</a>                      : 1;
<a name="l02678"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af7c6289a06a295dd77518c6407ba55f3">02678</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af7c6289a06a295dd77518c6407ba55f3">g0_rtout</a>                     : 1;
<a name="l02679"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af5404b9308c89eeca606a4e506109720">02679</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af5404b9308c89eeca606a4e506109720">g1_rtout</a>                     : 1;
<a name="l02680"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aa7b9cbea4234f45e7abd2322b3c6b970">02680</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aa7b9cbea4234f45e7abd2322b3c6b970">g2_rtout</a>                     : 1;
<a name="l02681"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a684d68e75b03baf2e919e96e104957e0">02681</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a684d68e75b03baf2e919e96e104957e0">g3_rtout</a>                     : 1;
<a name="l02682"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#acda02ce403a2625fbaa845db0cf7f861">02682</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#acda02ce403a2625fbaa845db0cf7f861">p0_pperr</a>                     : 1;
<a name="l02683"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a457c660439767c3a78121990cbbc6065">02683</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a457c660439767c3a78121990cbbc6065">p1_pperr</a>                     : 1;
<a name="l02684"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a461474704bb9561138157c1c47d0fd79">02684</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a461474704bb9561138157c1c47d0fd79">p2_pperr</a>                     : 1;
<a name="l02685"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ae456be22c049e86bc3ca7c47ba3a71ff">02685</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ae456be22c049e86bc3ca7c47ba3a71ff">p3_pperr</a>                     : 1;
<a name="l02686"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ad2da959e8ef6d8596203148b171c390d">02686</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ad2da959e8ef6d8596203148b171c390d">p0_ptout</a>                     : 1;
<a name="l02687"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a900e71da844815e4b87bd9ab5aab863f">02687</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a900e71da844815e4b87bd9ab5aab863f">p1_ptout</a>                     : 1;
<a name="l02688"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a40bcda392df45deeeb89baff94b3117b">02688</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a40bcda392df45deeeb89baff94b3117b">p2_ptout</a>                     : 1;
<a name="l02689"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a9ec6098152f3cc8e91d43f8415468fd7">02689</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a9ec6098152f3cc8e91d43f8415468fd7">p3_ptout</a>                     : 1;
<a name="l02690"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a5bf50a6928cb2078fc77c273ec1b53a0">02690</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a5bf50a6928cb2078fc77c273ec1b53a0">i0_pperr</a>                     : 1;
<a name="l02691"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a707853f26918bd49437cbd06557d87d9">02691</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a707853f26918bd49437cbd06557d87d9">i1_pperr</a>                     : 1;
<a name="l02692"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af2c0f87ccd31897cd221bba68a009178">02692</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af2c0f87ccd31897cd221bba68a009178">i2_pperr</a>                     : 1;
<a name="l02693"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af53a86268d9109d6191df9af69707aa5">02693</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af53a86268d9109d6191df9af69707aa5">i3_pperr</a>                     : 1;
<a name="l02694"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a57aad1b85d147f3cd680b570c0ed2d67">02694</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a57aad1b85d147f3cd680b570c0ed2d67">win_rto</a>                      : 1;
<a name="l02695"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a1319dd9eed3d4439b7d345d094690f8e">02695</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a1319dd9eed3d4439b7d345d094690f8e">p_dperr</a>                      : 1;
<a name="l02696"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a8cdacace04126b0963fa48ec5b278b46">02696</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a8cdacace04126b0963fa48ec5b278b46">iobdma</a>                       : 1;
<a name="l02697"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a146acffef3108bbe81f340ae3e13d117">02697</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a146acffef3108bbe81f340ae3e13d117">fcr_s_e</a>                      : 1;
<a name="l02698"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a9ba1e7bdb8eaadb738ad914e623ea856">02698</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a9ba1e7bdb8eaadb738ad914e623ea856">fcr_a_f</a>                      : 1;
<a name="l02699"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aeb8ba598ce93a3ba7bd1a17480537b3c">02699</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aeb8ba598ce93a3ba7bd1a17480537b3c">pcr_s_e</a>                      : 1;
<a name="l02700"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a2ded2981b31b5e2fbd914d17cb90ffd3">02700</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a2ded2981b31b5e2fbd914d17cb90ffd3">pcr_a_f</a>                      : 1;
<a name="l02701"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aa678e31a2dda2dc0ca3dc2dae79620c3">02701</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aa678e31a2dda2dc0ca3dc2dae79620c3">q2_s_e</a>                       : 1;
<a name="l02702"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a6e305bd918ae48cfafb9780e50f3483b">02702</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a6e305bd918ae48cfafb9780e50f3483b">q2_a_f</a>                       : 1;
<a name="l02703"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ab571bf36009e28e49758acd82a204293">02703</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ab571bf36009e28e49758acd82a204293">q3_s_e</a>                       : 1;
<a name="l02704"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a342fe90d969162bebe9fafc785c49862">02704</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a342fe90d969162bebe9fafc785c49862">q3_a_f</a>                       : 1;
<a name="l02705"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a550f5424add9b3d9fdafcff33e47d47c">02705</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a550f5424add9b3d9fdafcff33e47d47c">com_s_e</a>                      : 1;
<a name="l02706"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a7badeb1c971e2bb0cd4db04f842cb10c">02706</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a7badeb1c971e2bb0cd4db04f842cb10c">com_a_f</a>                      : 1;
<a name="l02707"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af811fac07b3f0296492b96ab2f16d5bf">02707</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af811fac07b3f0296492b96ab2f16d5bf">pnc_s_e</a>                      : 1;
<a name="l02708"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a5e306bc3e1a96b834b2d65fc79f7e8b2">02708</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a5e306bc3e1a96b834b2d65fc79f7e8b2">pnc_a_f</a>                      : 1;
<a name="l02709"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a6aab9003fc211edd0ffbb49cdf1dbadd">02709</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a6aab9003fc211edd0ffbb49cdf1dbadd">rwx_s_e</a>                      : 1;
<a name="l02710"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a3fc5029d65b346ba68ebfc15a1d855aa">02710</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a3fc5029d65b346ba68ebfc15a1d855aa">rdx_s_e</a>                      : 1;
<a name="l02711"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aeb4cfe708e5fbb89edd2774bb6b81cad">02711</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#aeb4cfe708e5fbb89edd2774bb6b81cad">pcf_p_e</a>                      : 1;
<a name="l02712"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ae26587c4ff0558edcd80dcdfb0b0c486">02712</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ae26587c4ff0558edcd80dcdfb0b0c486">pcf_p_f</a>                      : 1;
<a name="l02713"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a198eeccf21dabad047f396d675932d2b">02713</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#a198eeccf21dabad047f396d675932d2b">pdf_p_e</a>                      : 1;
<a name="l02714"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#adf5ae9ba462f457f0acdef7f5777bd1d">02714</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#adf5ae9ba462f457f0acdef7f5777bd1d">pdf_p_f</a>                      : 1;
<a name="l02715"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ab53c159937e5aa8b798df928a8aa015f">02715</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ab53c159937e5aa8b798df928a8aa015f">q1_s_e</a>                       : 1;
<a name="l02716"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af06868778863993f6c012c061a199cce">02716</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#af06868778863993f6c012c061a199cce">q1_a_f</a>                       : 1;
<a name="l02717"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ac3277646dfca9a3a22bbe5029712f485">02717</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html#ac3277646dfca9a3a22bbe5029712f485">reserved_62_63</a>               : 2;
<a name="l02718"></a>02718 <span class="preprocessor">#endif</span>
<a name="l02719"></a>02719 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__int__sum.html#aa6725255e2fd915d599d2061555ed254">s</a>;
<a name="l02720"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html">02720</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html">cvmx_npi_int_sum_cn30xx</a> {
<a name="l02721"></a>02721 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02722"></a>02722 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a9cde4568872963f4a19070beb6629510">reserved_62_63</a>               : 2;
<a name="l02723"></a>02723     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a38050ceff67de1a803f2b77a7858e2c1">q1_a_f</a>                       : 1;  <span class="comment">/**&lt; Attempted to add when Queue-1 FIFO is full. */</span>
<a name="l02724"></a>02724     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a81609c45a46bf4055e5eef47cb71191e">q1_s_e</a>                       : 1;  <span class="comment">/**&lt; Attempted to subtract when Queue-1 FIFO is empty. */</span>
<a name="l02725"></a>02725     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4949fe2b54ca6da5e72ecbb486ac131a">pdf_p_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to push a full PCN-DATA-FIFO. */</span>
<a name="l02726"></a>02726     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aa58af364ea00a0f96638e7046f76cff0">pdf_p_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to pop an empty PCN-DATA-FIFO. */</span>
<a name="l02727"></a>02727     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a09646d559f2f9d9fcbaf2fec9cddcb57">pcf_p_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to push a full PCN-CNT-FIFO. */</span>
<a name="l02728"></a>02728     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aaf665d599457f60f4bd52258ecc5fcea">pcf_p_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to pop an empty PCN-CNT-FIFO. */</span>
<a name="l02729"></a>02729     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a0f8fe7104c1c905b0ba3c6a8f5db8dbc">rdx_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when DPI-XFR-Wait count is 0. */</span>
<a name="l02730"></a>02730     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#acfebcd3b770769cb6c66105cd9588353">rwx_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when RDN-XFR-Wait count is 0. */</span>
<a name="l02731"></a>02731     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aff077722f173912533c95ba4b25aa036">pnc_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when PNI-NPI Credits are max. */</span>
<a name="l02732"></a>02732     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4b4211be57ebd9559d9d7ab8e22446bd">pnc_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when PNI-NPI Credits are 0. */</span>
<a name="l02733"></a>02733     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#adfb72e8f5cfe91c7080f03197b77b9da">com_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when PCN-Commit Counter is max. */</span>
<a name="l02734"></a>02734     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4a99e6d5d1df79a79c08b2a32a4b5ed2">com_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when PCN-Commit Counter is 0. */</span>
<a name="l02735"></a>02735     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a897804a1ed7a8d60ccf68327b3a1d62c">q3_a_f</a>                       : 1;  <span class="comment">/**&lt; Attempted to add when Queue-3 FIFO is full. */</span>
<a name="l02736"></a>02736     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#acd47746f4aaaa7fb2c188b87856a20bd">q3_s_e</a>                       : 1;  <span class="comment">/**&lt; Attempted to subtract when Queue-3 FIFO is empty. */</span>
<a name="l02737"></a>02737     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3883f0a2c932c8e0cb0cbf81404e5f5a">q2_a_f</a>                       : 1;  <span class="comment">/**&lt; Attempted to add when Queue-2 FIFO is full. */</span>
<a name="l02738"></a>02738     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#afcc0a520299e2800d82bac20ad0205df">q2_s_e</a>                       : 1;  <span class="comment">/**&lt; Attempted to subtract when Queue-2 FIFO is empty. */</span>
<a name="l02739"></a>02739     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a1dca9836f33e34c460a967de4d263942">pcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when POW Credits is full. */</span>
<a name="l02740"></a>02740     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a5c521257b96f33c1c7bf4d167d6bacf2">pcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when POW Credits is empty. */</span>
<a name="l02741"></a>02741     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ad458ae9c574c30b19cff8fd4f9971702">fcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when FPA Credits is full. */</span>
<a name="l02742"></a>02742     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a6691b35ac2b22943d51c091572216f62">fcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when FPA Credits is empty. */</span>
<a name="l02743"></a>02743     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a273bba1c8c9ce89a3d42a2744a808fa2">iobdma</a>                       : 1;  <span class="comment">/**&lt; Requested IOBDMA read size exceeded 128 words. */</span>
<a name="l02744"></a>02744     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aa54fb11d3f9547d6d2656b0e5c9eaeb6">p_dperr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on data written to L2C</span>
<a name="l02745"></a>02745 <span class="comment">                                                         from the PCI this bit may be set. */</span>
<a name="l02746"></a>02746     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a7cf25551420136f87b0e2927651ac922">win_rto</a>                      : 1;  <span class="comment">/**&lt; Windowed Load Timed Out. */</span>
<a name="l02747"></a>02747     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a0db5be9a3dc4be0fb74b0b080b7d35cd">reserved_36_38</a>               : 3;
<a name="l02748"></a>02748     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a88ea7e8a74710a18fc87156f35da00c3">i0_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s instruction</span>
<a name="l02749"></a>02749 <span class="comment">                                                         this bit may be set. */</span>
<a name="l02750"></a>02750     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ad4702e68058404382c30f77998b98e32">reserved_32_34</a>               : 3;
<a name="l02751"></a>02751     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ad532c4088cd47891d6c88b1a1c387a64">p0_ptout</a>                     : 1;  <span class="comment">/**&lt; Port-0 output had a read timeout on a DATA/INFO</span>
<a name="l02752"></a>02752 <span class="comment">                                                         pair. */</span>
<a name="l02753"></a>02753     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3cf958c5690c699d4008008460d06633">reserved_28_30</a>               : 3;
<a name="l02754"></a>02754     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a962f3f27030cd59959babaa257aeebcb">p0_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port DATA/INFO</span>
<a name="l02755"></a>02755 <span class="comment">                                                         pointer-pair, this bit may be set. */</span>
<a name="l02756"></a>02756     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3ae97ed7928438f8b6e5a6007c7806be">reserved_24_26</a>               : 3;
<a name="l02757"></a>02757     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a7268b8adb01b3af79448b8d04740a836">g0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l02758"></a>02758 <span class="comment">                                                         read a gather list. */</span>
<a name="l02759"></a>02759     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a7301efa55502aebd1854aa82cc0687ee">reserved_20_22</a>               : 3;
<a name="l02760"></a>02760     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a605e2e898974c98c1ebd215bc82ec87a">p0_perr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s packet</span>
<a name="l02761"></a>02761 <span class="comment">                                                         data this bit may be set. */</span>
<a name="l02762"></a>02762     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a0a7e3a50b4a83e99403a6adc716c6824">reserved_16_18</a>               : 3;
<a name="l02763"></a>02763     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a917fe9609df9d0e3250421f5131255ee">p0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l02764"></a>02764 <span class="comment">                                                         read packet data. */</span>
<a name="l02765"></a>02765     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3f640d36ad1e152f20ccc798aff959f1">reserved_12_14</a>               : 3;
<a name="l02766"></a>02766     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ac9019a8a110b52a2334ecd5813b3a7d5">i0_overf</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a doorbell overflow. Bit[31] of the</span>
<a name="l02767"></a>02767 <span class="comment">                                                         doorbell count was set. */</span>
<a name="l02768"></a>02768     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#af1421b0f66d74f15383f6dbe1ac59d88">reserved_8_10</a>                : 3;
<a name="l02769"></a>02769     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ab011db3cf3f27d0f5b6c6033f902cab6">i0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l02770"></a>02770 <span class="comment">                                                         read instructions. */</span>
<a name="l02771"></a>02771     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a51a378681277a6b078d0d7987b5f1b71">reserved_4_6</a>                 : 3;
<a name="l02772"></a>02772     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4e8194f1c5a6868c4086660c2a4a4d26">po0_2sml</a>                     : 1;  <span class="comment">/**&lt; The packet being sent out on Port0 is smaller</span>
<a name="l02773"></a>02773 <span class="comment">                                                         than the NPI_BUFF_SIZE_OUTPUT0[ISIZE] field. */</span>
<a name="l02774"></a>02774     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3d455dc46cc47603b7033e78acbf54c8">pci_rsl</a>                      : 1;  <span class="comment">/**&lt; This &apos;1&apos; when a bit in PCI_INT_SUM2 is SET and the</span>
<a name="l02775"></a>02775 <span class="comment">                                                         corresponding bit in the PCI_INT_ENB2 is SET. */</span>
<a name="l02776"></a>02776     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a36b80619a6deff96df972e54843aa74f">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when the RML does not receive a commit</span>
<a name="l02777"></a>02777 <span class="comment">                                                         back from a RSL after sending a write command to</span>
<a name="l02778"></a>02778 <span class="comment">                                                         a RSL. */</span>
<a name="l02779"></a>02779     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ac2ea1a31b93bc96f46edc5918730500c">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when the RML does not receive read data</span>
<a name="l02780"></a>02780 <span class="comment">                                                         back from a RSL after sending a read command to</span>
<a name="l02781"></a>02781 <span class="comment">                                                         a RSL. */</span>
<a name="l02782"></a>02782 <span class="preprocessor">#else</span>
<a name="l02783"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ac2ea1a31b93bc96f46edc5918730500c">02783</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ac2ea1a31b93bc96f46edc5918730500c">rml_rto</a>                      : 1;
<a name="l02784"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a36b80619a6deff96df972e54843aa74f">02784</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a36b80619a6deff96df972e54843aa74f">rml_wto</a>                      : 1;
<a name="l02785"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3d455dc46cc47603b7033e78acbf54c8">02785</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3d455dc46cc47603b7033e78acbf54c8">pci_rsl</a>                      : 1;
<a name="l02786"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4e8194f1c5a6868c4086660c2a4a4d26">02786</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4e8194f1c5a6868c4086660c2a4a4d26">po0_2sml</a>                     : 1;
<a name="l02787"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a51a378681277a6b078d0d7987b5f1b71">02787</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a51a378681277a6b078d0d7987b5f1b71">reserved_4_6</a>                 : 3;
<a name="l02788"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ab011db3cf3f27d0f5b6c6033f902cab6">02788</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ab011db3cf3f27d0f5b6c6033f902cab6">i0_rtout</a>                     : 1;
<a name="l02789"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#af1421b0f66d74f15383f6dbe1ac59d88">02789</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#af1421b0f66d74f15383f6dbe1ac59d88">reserved_8_10</a>                : 3;
<a name="l02790"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ac9019a8a110b52a2334ecd5813b3a7d5">02790</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ac9019a8a110b52a2334ecd5813b3a7d5">i0_overf</a>                     : 1;
<a name="l02791"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3f640d36ad1e152f20ccc798aff959f1">02791</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3f640d36ad1e152f20ccc798aff959f1">reserved_12_14</a>               : 3;
<a name="l02792"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a917fe9609df9d0e3250421f5131255ee">02792</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a917fe9609df9d0e3250421f5131255ee">p0_rtout</a>                     : 1;
<a name="l02793"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a0a7e3a50b4a83e99403a6adc716c6824">02793</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a0a7e3a50b4a83e99403a6adc716c6824">reserved_16_18</a>               : 3;
<a name="l02794"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a605e2e898974c98c1ebd215bc82ec87a">02794</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a605e2e898974c98c1ebd215bc82ec87a">p0_perr</a>                      : 1;
<a name="l02795"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a7301efa55502aebd1854aa82cc0687ee">02795</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a7301efa55502aebd1854aa82cc0687ee">reserved_20_22</a>               : 3;
<a name="l02796"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a7268b8adb01b3af79448b8d04740a836">02796</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a7268b8adb01b3af79448b8d04740a836">g0_rtout</a>                     : 1;
<a name="l02797"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3ae97ed7928438f8b6e5a6007c7806be">02797</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3ae97ed7928438f8b6e5a6007c7806be">reserved_24_26</a>               : 3;
<a name="l02798"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a962f3f27030cd59959babaa257aeebcb">02798</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a962f3f27030cd59959babaa257aeebcb">p0_pperr</a>                     : 1;
<a name="l02799"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3cf958c5690c699d4008008460d06633">02799</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3cf958c5690c699d4008008460d06633">reserved_28_30</a>               : 3;
<a name="l02800"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ad532c4088cd47891d6c88b1a1c387a64">02800</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ad532c4088cd47891d6c88b1a1c387a64">p0_ptout</a>                     : 1;
<a name="l02801"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ad4702e68058404382c30f77998b98e32">02801</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ad4702e68058404382c30f77998b98e32">reserved_32_34</a>               : 3;
<a name="l02802"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a88ea7e8a74710a18fc87156f35da00c3">02802</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a88ea7e8a74710a18fc87156f35da00c3">i0_pperr</a>                     : 1;
<a name="l02803"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a0db5be9a3dc4be0fb74b0b080b7d35cd">02803</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a0db5be9a3dc4be0fb74b0b080b7d35cd">reserved_36_38</a>               : 3;
<a name="l02804"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a7cf25551420136f87b0e2927651ac922">02804</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a7cf25551420136f87b0e2927651ac922">win_rto</a>                      : 1;
<a name="l02805"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aa54fb11d3f9547d6d2656b0e5c9eaeb6">02805</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aa54fb11d3f9547d6d2656b0e5c9eaeb6">p_dperr</a>                      : 1;
<a name="l02806"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a273bba1c8c9ce89a3d42a2744a808fa2">02806</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a273bba1c8c9ce89a3d42a2744a808fa2">iobdma</a>                       : 1;
<a name="l02807"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a6691b35ac2b22943d51c091572216f62">02807</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a6691b35ac2b22943d51c091572216f62">fcr_s_e</a>                      : 1;
<a name="l02808"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ad458ae9c574c30b19cff8fd4f9971702">02808</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#ad458ae9c574c30b19cff8fd4f9971702">fcr_a_f</a>                      : 1;
<a name="l02809"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a5c521257b96f33c1c7bf4d167d6bacf2">02809</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a5c521257b96f33c1c7bf4d167d6bacf2">pcr_s_e</a>                      : 1;
<a name="l02810"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a1dca9836f33e34c460a967de4d263942">02810</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a1dca9836f33e34c460a967de4d263942">pcr_a_f</a>                      : 1;
<a name="l02811"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#afcc0a520299e2800d82bac20ad0205df">02811</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#afcc0a520299e2800d82bac20ad0205df">q2_s_e</a>                       : 1;
<a name="l02812"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3883f0a2c932c8e0cb0cbf81404e5f5a">02812</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a3883f0a2c932c8e0cb0cbf81404e5f5a">q2_a_f</a>                       : 1;
<a name="l02813"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#acd47746f4aaaa7fb2c188b87856a20bd">02813</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#acd47746f4aaaa7fb2c188b87856a20bd">q3_s_e</a>                       : 1;
<a name="l02814"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a897804a1ed7a8d60ccf68327b3a1d62c">02814</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a897804a1ed7a8d60ccf68327b3a1d62c">q3_a_f</a>                       : 1;
<a name="l02815"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4a99e6d5d1df79a79c08b2a32a4b5ed2">02815</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4a99e6d5d1df79a79c08b2a32a4b5ed2">com_s_e</a>                      : 1;
<a name="l02816"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#adfb72e8f5cfe91c7080f03197b77b9da">02816</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#adfb72e8f5cfe91c7080f03197b77b9da">com_a_f</a>                      : 1;
<a name="l02817"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4b4211be57ebd9559d9d7ab8e22446bd">02817</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4b4211be57ebd9559d9d7ab8e22446bd">pnc_s_e</a>                      : 1;
<a name="l02818"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aff077722f173912533c95ba4b25aa036">02818</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aff077722f173912533c95ba4b25aa036">pnc_a_f</a>                      : 1;
<a name="l02819"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#acfebcd3b770769cb6c66105cd9588353">02819</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#acfebcd3b770769cb6c66105cd9588353">rwx_s_e</a>                      : 1;
<a name="l02820"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a0f8fe7104c1c905b0ba3c6a8f5db8dbc">02820</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a0f8fe7104c1c905b0ba3c6a8f5db8dbc">rdx_s_e</a>                      : 1;
<a name="l02821"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aaf665d599457f60f4bd52258ecc5fcea">02821</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aaf665d599457f60f4bd52258ecc5fcea">pcf_p_e</a>                      : 1;
<a name="l02822"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a09646d559f2f9d9fcbaf2fec9cddcb57">02822</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a09646d559f2f9d9fcbaf2fec9cddcb57">pcf_p_f</a>                      : 1;
<a name="l02823"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aa58af364ea00a0f96638e7046f76cff0">02823</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#aa58af364ea00a0f96638e7046f76cff0">pdf_p_e</a>                      : 1;
<a name="l02824"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4949fe2b54ca6da5e72ecbb486ac131a">02824</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a4949fe2b54ca6da5e72ecbb486ac131a">pdf_p_f</a>                      : 1;
<a name="l02825"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a81609c45a46bf4055e5eef47cb71191e">02825</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a81609c45a46bf4055e5eef47cb71191e">q1_s_e</a>                       : 1;
<a name="l02826"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a38050ceff67de1a803f2b77a7858e2c1">02826</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a38050ceff67de1a803f2b77a7858e2c1">q1_a_f</a>                       : 1;
<a name="l02827"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a9cde4568872963f4a19070beb6629510">02827</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn30xx.html#a9cde4568872963f4a19070beb6629510">reserved_62_63</a>               : 2;
<a name="l02828"></a>02828 <span class="preprocessor">#endif</span>
<a name="l02829"></a>02829 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__int__sum.html#a282cfe4e11ac7d4df74aa9cc3385b46e">cn30xx</a>;
<a name="l02830"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html">02830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html">cvmx_npi_int_sum_cn31xx</a> {
<a name="l02831"></a>02831 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02832"></a>02832 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a20ca63d925bcf6e2e11817d97e57856c">reserved_62_63</a>               : 2;
<a name="l02833"></a>02833     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ab3b854a45ede0531b3b4471209a14997">q1_a_f</a>                       : 1;  <span class="comment">/**&lt; Attempted to add when Queue-1 FIFO is full. */</span>
<a name="l02834"></a>02834     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a67101327e0f7c835e05d0fda57534992">q1_s_e</a>                       : 1;  <span class="comment">/**&lt; Attempted to subtract when Queue-1 FIFO is empty. */</span>
<a name="l02835"></a>02835     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6ad1c410ef2686d5e480db8dedec01be">pdf_p_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to push a full PCN-DATA-FIFO. */</span>
<a name="l02836"></a>02836     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6c88b8ffda188a4979000c93f9f33f28">pdf_p_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to pop an empty PCN-DATA-FIFO. */</span>
<a name="l02837"></a>02837     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a926a041faf1bb88f3b90a20ed38697ed">pcf_p_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to push a full PCN-CNT-FIFO. */</span>
<a name="l02838"></a>02838     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae2fcb1dfaaf0e79b22e6ac9ea41d2bb4">pcf_p_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to pop an empty PCN-CNT-FIFO. */</span>
<a name="l02839"></a>02839     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae387083749e53315261460cf1f313c51">rdx_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when DPI-XFR-Wait count is 0. */</span>
<a name="l02840"></a>02840     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a58f65c664c4b894c684c39c1a9b88f76">rwx_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when RDN-XFR-Wait count is 0. */</span>
<a name="l02841"></a>02841     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a1712d09a3326da738252206adf08f485">pnc_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when PNI-NPI Credits are max. */</span>
<a name="l02842"></a>02842     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#acf70db86075ccfa942b457920b8c1854">pnc_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when PNI-NPI Credits are 0. */</span>
<a name="l02843"></a>02843     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ac6b60f432a00e82484ca0b74b6c57687">com_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when PCN-Commit Counter is max. */</span>
<a name="l02844"></a>02844     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#af2cf610471133c401b1b52a6dd4411c9">com_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when PCN-Commit Counter is 0. */</span>
<a name="l02845"></a>02845     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a0e9224d7e204b055f90c98c940bab947">q3_a_f</a>                       : 1;  <span class="comment">/**&lt; Attempted to add when Queue-3 FIFO is full. */</span>
<a name="l02846"></a>02846     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a62d8a17cd1e6b4519e5b61b5cb130942">q3_s_e</a>                       : 1;  <span class="comment">/**&lt; Attempted to subtract when Queue-3 FIFO is empty. */</span>
<a name="l02847"></a>02847     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a9b909d45c0cecf1ea1552e3d30d1383f">q2_a_f</a>                       : 1;  <span class="comment">/**&lt; Attempted to add when Queue-2 FIFO is full. */</span>
<a name="l02848"></a>02848     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a2cc46fdc62f6d60c4fc726ad4bf7c219">q2_s_e</a>                       : 1;  <span class="comment">/**&lt; Attempted to subtract when Queue-2 FIFO is empty. */</span>
<a name="l02849"></a>02849     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a419356e8490a77c395b83893833ab48f">pcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when POW Credits is full. */</span>
<a name="l02850"></a>02850     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a5688b2a26f834fcab2360a99c493c8aa">pcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when POW Credits is empty. */</span>
<a name="l02851"></a>02851     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a0c4fc06ac077d15f1a14c56ff13a7e6a">fcr_a_f</a>                      : 1;  <span class="comment">/**&lt; Attempted to add when FPA Credits is full. */</span>
<a name="l02852"></a>02852     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a58e453a2e35529908bd2f30a378c0e58">fcr_s_e</a>                      : 1;  <span class="comment">/**&lt; Attempted to subtract when FPA Credits is empty. */</span>
<a name="l02853"></a>02853     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a8db83c9bfd84410f68380b3f6b5ea67c">iobdma</a>                       : 1;  <span class="comment">/**&lt; Requested IOBDMA read size exceeded 128 words. */</span>
<a name="l02854"></a>02854     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae41370f07c82e9152362121e69f99c00">p_dperr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on data written to L2C</span>
<a name="l02855"></a>02855 <span class="comment">                                                         from the PCI this bit may be set. */</span>
<a name="l02856"></a>02856     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a70365c4ade596029a7ece2fa3075cf5e">win_rto</a>                      : 1;  <span class="comment">/**&lt; Windowed Load Timed Out. */</span>
<a name="l02857"></a>02857     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a4ebd912de9f9a9fc32d233f24e714734">reserved_37_38</a>               : 2;
<a name="l02858"></a>02858     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6ac2e169818843953c6234441607a041">i1_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s instruction</span>
<a name="l02859"></a>02859 <span class="comment">                                                         this bit may be set. */</span>
<a name="l02860"></a>02860     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a33fb0e67f31e432ac1314ef0d3fedb5f">i0_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s instruction</span>
<a name="l02861"></a>02861 <span class="comment">                                                         this bit may be set. */</span>
<a name="l02862"></a>02862     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a5ac429d32c7714403352245d18d8ea02">reserved_33_34</a>               : 2;
<a name="l02863"></a>02863     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a039b1966676473d622072f6f30babdd4">p1_ptout</a>                     : 1;  <span class="comment">/**&lt; Port-1 output had a read timeout on a DATA/INFO</span>
<a name="l02864"></a>02864 <span class="comment">                                                         pair. */</span>
<a name="l02865"></a>02865     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6b6f7967986bcdbb8962f32a21cfce3e">p0_ptout</a>                     : 1;  <span class="comment">/**&lt; Port-0 output had a read timeout on a DATA/INFO</span>
<a name="l02866"></a>02866 <span class="comment">                                                         pair. */</span>
<a name="l02867"></a>02867     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a8c5a15646a5fd8692158f42b69d2755f">reserved_29_30</a>               : 2;
<a name="l02868"></a>02868     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a844dbc74a06ba63e004bb6ffc7f7bcca">p1_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port DATA/INFO</span>
<a name="l02869"></a>02869 <span class="comment">                                                         pointer-pair, this bit may be set. */</span>
<a name="l02870"></a>02870     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a410f59ab3fa6d60db221aa9aee1962b5">p0_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port DATA/INFO</span>
<a name="l02871"></a>02871 <span class="comment">                                                         pointer-pair, this bit may be set. */</span>
<a name="l02872"></a>02872     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a312dd82414362982151aa2c857ece08d">reserved_25_26</a>               : 2;
<a name="l02873"></a>02873     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a97f31abc92d55e4955780ec1d56b0208">g1_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a read timeout while attempting to</span>
<a name="l02874"></a>02874 <span class="comment">                                                         read a gather list. */</span>
<a name="l02875"></a>02875     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae0bf0f21017c2e4271141d29b2d0c611">g0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l02876"></a>02876 <span class="comment">                                                         read a gather list. */</span>
<a name="l02877"></a>02877     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a5e403f711c2a45a36cbb1c45531180b1">reserved_21_22</a>               : 2;
<a name="l02878"></a>02878     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a7a23b40468f01fae06a87bf6ea05f995">p1_perr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s packet</span>
<a name="l02879"></a>02879 <span class="comment">                                                         data this bit may be set. */</span>
<a name="l02880"></a>02880     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a9f1beb6c20d64e709cecbb7007af4b54">p0_perr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s packet</span>
<a name="l02881"></a>02881 <span class="comment">                                                         data this bit may be set. */</span>
<a name="l02882"></a>02882     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ac30660639faa7c405a0e2eb641e710e0">reserved_17_18</a>               : 2;
<a name="l02883"></a>02883     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a546777b70887d6d99bd6ea156abe6e84">p1_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a read timeout while attempting to</span>
<a name="l02884"></a>02884 <span class="comment">                                                         read packet data. */</span>
<a name="l02885"></a>02885     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ab0177100c51a71228baa13188b3d02a7">p0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l02886"></a>02886 <span class="comment">                                                         read packet data. */</span>
<a name="l02887"></a>02887     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a34cc263edd98789f584a94d81b4f91bd">reserved_13_14</a>               : 2;
<a name="l02888"></a>02888     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#acc441df5e71ff113f2a92f254f868c2c">i1_overf</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a doorbell overflow. Bit[31] of the</span>
<a name="l02889"></a>02889 <span class="comment">                                                         doorbell count was set. */</span>
<a name="l02890"></a>02890     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#afed9b0cb4066d7c9680c196b9fad530f">i0_overf</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a doorbell overflow. Bit[31] of the</span>
<a name="l02891"></a>02891 <span class="comment">                                                         doorbell count was set. */</span>
<a name="l02892"></a>02892     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a7f389e8cc2286044cf2dd1b789dc83e3">reserved_9_10</a>                : 2;
<a name="l02893"></a>02893     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ad82954a54dc939cbe477ad8d212337d7">i1_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a read timeout while attempting to</span>
<a name="l02894"></a>02894 <span class="comment">                                                         read instructions. */</span>
<a name="l02895"></a>02895     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#adc7bbe2fba06125149d88d7cd38ad6db">i0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l02896"></a>02896 <span class="comment">                                                         read instructions. */</span>
<a name="l02897"></a>02897     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a62f29510c151f7d7266f2fd01b5bfc32">reserved_5_6</a>                 : 2;
<a name="l02898"></a>02898     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ade892b43cd895652c896c1cd8dc99dba">po1_2sml</a>                     : 1;  <span class="comment">/**&lt; The packet being sent out on Port1 is smaller</span>
<a name="l02899"></a>02899 <span class="comment">                                                         than the NPI_BUFF_SIZE_OUTPUT1[ISIZE] field. */</span>
<a name="l02900"></a>02900     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#af59bd04a87c9e6c7ebc0d73ebbe301e4">po0_2sml</a>                     : 1;  <span class="comment">/**&lt; The packet being sent out on Port0 is smaller</span>
<a name="l02901"></a>02901 <span class="comment">                                                         than the NPI_BUFF_SIZE_OUTPUT0[ISIZE] field. */</span>
<a name="l02902"></a>02902     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#acd9c774d4124c45b4ea24a18ecfccb2d">pci_rsl</a>                      : 1;  <span class="comment">/**&lt; This &apos;1&apos; when a bit in PCI_INT_SUM2 is SET and the</span>
<a name="l02903"></a>02903 <span class="comment">                                                         corresponding bit in the PCI_INT_ENB2 is SET. */</span>
<a name="l02904"></a>02904     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a3fa93edcced13b854a5cc692272d330a">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when the RML does not receive a commit</span>
<a name="l02905"></a>02905 <span class="comment">                                                         back from a RSL after sending a write command to</span>
<a name="l02906"></a>02906 <span class="comment">                                                         a RSL. */</span>
<a name="l02907"></a>02907     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#abf24c8a92029f747810c3150778ae0e6">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when the RML does not receive read data</span>
<a name="l02908"></a>02908 <span class="comment">                                                         back from a RSL after sending a read command to</span>
<a name="l02909"></a>02909 <span class="comment">                                                         a RSL. */</span>
<a name="l02910"></a>02910 <span class="preprocessor">#else</span>
<a name="l02911"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#abf24c8a92029f747810c3150778ae0e6">02911</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#abf24c8a92029f747810c3150778ae0e6">rml_rto</a>                      : 1;
<a name="l02912"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a3fa93edcced13b854a5cc692272d330a">02912</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a3fa93edcced13b854a5cc692272d330a">rml_wto</a>                      : 1;
<a name="l02913"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#acd9c774d4124c45b4ea24a18ecfccb2d">02913</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#acd9c774d4124c45b4ea24a18ecfccb2d">pci_rsl</a>                      : 1;
<a name="l02914"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#af59bd04a87c9e6c7ebc0d73ebbe301e4">02914</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#af59bd04a87c9e6c7ebc0d73ebbe301e4">po0_2sml</a>                     : 1;
<a name="l02915"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ade892b43cd895652c896c1cd8dc99dba">02915</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ade892b43cd895652c896c1cd8dc99dba">po1_2sml</a>                     : 1;
<a name="l02916"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a62f29510c151f7d7266f2fd01b5bfc32">02916</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a62f29510c151f7d7266f2fd01b5bfc32">reserved_5_6</a>                 : 2;
<a name="l02917"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#adc7bbe2fba06125149d88d7cd38ad6db">02917</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#adc7bbe2fba06125149d88d7cd38ad6db">i0_rtout</a>                     : 1;
<a name="l02918"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ad82954a54dc939cbe477ad8d212337d7">02918</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ad82954a54dc939cbe477ad8d212337d7">i1_rtout</a>                     : 1;
<a name="l02919"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a7f389e8cc2286044cf2dd1b789dc83e3">02919</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a7f389e8cc2286044cf2dd1b789dc83e3">reserved_9_10</a>                : 2;
<a name="l02920"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#afed9b0cb4066d7c9680c196b9fad530f">02920</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#afed9b0cb4066d7c9680c196b9fad530f">i0_overf</a>                     : 1;
<a name="l02921"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#acc441df5e71ff113f2a92f254f868c2c">02921</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#acc441df5e71ff113f2a92f254f868c2c">i1_overf</a>                     : 1;
<a name="l02922"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a34cc263edd98789f584a94d81b4f91bd">02922</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a34cc263edd98789f584a94d81b4f91bd">reserved_13_14</a>               : 2;
<a name="l02923"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ab0177100c51a71228baa13188b3d02a7">02923</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ab0177100c51a71228baa13188b3d02a7">p0_rtout</a>                     : 1;
<a name="l02924"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a546777b70887d6d99bd6ea156abe6e84">02924</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a546777b70887d6d99bd6ea156abe6e84">p1_rtout</a>                     : 1;
<a name="l02925"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ac30660639faa7c405a0e2eb641e710e0">02925</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ac30660639faa7c405a0e2eb641e710e0">reserved_17_18</a>               : 2;
<a name="l02926"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a9f1beb6c20d64e709cecbb7007af4b54">02926</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a9f1beb6c20d64e709cecbb7007af4b54">p0_perr</a>                      : 1;
<a name="l02927"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a7a23b40468f01fae06a87bf6ea05f995">02927</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a7a23b40468f01fae06a87bf6ea05f995">p1_perr</a>                      : 1;
<a name="l02928"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a5e403f711c2a45a36cbb1c45531180b1">02928</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a5e403f711c2a45a36cbb1c45531180b1">reserved_21_22</a>               : 2;
<a name="l02929"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae0bf0f21017c2e4271141d29b2d0c611">02929</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae0bf0f21017c2e4271141d29b2d0c611">g0_rtout</a>                     : 1;
<a name="l02930"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a97f31abc92d55e4955780ec1d56b0208">02930</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a97f31abc92d55e4955780ec1d56b0208">g1_rtout</a>                     : 1;
<a name="l02931"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a312dd82414362982151aa2c857ece08d">02931</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a312dd82414362982151aa2c857ece08d">reserved_25_26</a>               : 2;
<a name="l02932"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a410f59ab3fa6d60db221aa9aee1962b5">02932</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a410f59ab3fa6d60db221aa9aee1962b5">p0_pperr</a>                     : 1;
<a name="l02933"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a844dbc74a06ba63e004bb6ffc7f7bcca">02933</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a844dbc74a06ba63e004bb6ffc7f7bcca">p1_pperr</a>                     : 1;
<a name="l02934"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a8c5a15646a5fd8692158f42b69d2755f">02934</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a8c5a15646a5fd8692158f42b69d2755f">reserved_29_30</a>               : 2;
<a name="l02935"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6b6f7967986bcdbb8962f32a21cfce3e">02935</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6b6f7967986bcdbb8962f32a21cfce3e">p0_ptout</a>                     : 1;
<a name="l02936"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a039b1966676473d622072f6f30babdd4">02936</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a039b1966676473d622072f6f30babdd4">p1_ptout</a>                     : 1;
<a name="l02937"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a5ac429d32c7714403352245d18d8ea02">02937</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a5ac429d32c7714403352245d18d8ea02">reserved_33_34</a>               : 2;
<a name="l02938"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a33fb0e67f31e432ac1314ef0d3fedb5f">02938</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a33fb0e67f31e432ac1314ef0d3fedb5f">i0_pperr</a>                     : 1;
<a name="l02939"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6ac2e169818843953c6234441607a041">02939</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6ac2e169818843953c6234441607a041">i1_pperr</a>                     : 1;
<a name="l02940"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a4ebd912de9f9a9fc32d233f24e714734">02940</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a4ebd912de9f9a9fc32d233f24e714734">reserved_37_38</a>               : 2;
<a name="l02941"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a70365c4ade596029a7ece2fa3075cf5e">02941</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a70365c4ade596029a7ece2fa3075cf5e">win_rto</a>                      : 1;
<a name="l02942"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae41370f07c82e9152362121e69f99c00">02942</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae41370f07c82e9152362121e69f99c00">p_dperr</a>                      : 1;
<a name="l02943"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a8db83c9bfd84410f68380b3f6b5ea67c">02943</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a8db83c9bfd84410f68380b3f6b5ea67c">iobdma</a>                       : 1;
<a name="l02944"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a58e453a2e35529908bd2f30a378c0e58">02944</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a58e453a2e35529908bd2f30a378c0e58">fcr_s_e</a>                      : 1;
<a name="l02945"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a0c4fc06ac077d15f1a14c56ff13a7e6a">02945</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a0c4fc06ac077d15f1a14c56ff13a7e6a">fcr_a_f</a>                      : 1;
<a name="l02946"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a5688b2a26f834fcab2360a99c493c8aa">02946</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a5688b2a26f834fcab2360a99c493c8aa">pcr_s_e</a>                      : 1;
<a name="l02947"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a419356e8490a77c395b83893833ab48f">02947</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a419356e8490a77c395b83893833ab48f">pcr_a_f</a>                      : 1;
<a name="l02948"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a2cc46fdc62f6d60c4fc726ad4bf7c219">02948</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a2cc46fdc62f6d60c4fc726ad4bf7c219">q2_s_e</a>                       : 1;
<a name="l02949"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a9b909d45c0cecf1ea1552e3d30d1383f">02949</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a9b909d45c0cecf1ea1552e3d30d1383f">q2_a_f</a>                       : 1;
<a name="l02950"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a62d8a17cd1e6b4519e5b61b5cb130942">02950</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a62d8a17cd1e6b4519e5b61b5cb130942">q3_s_e</a>                       : 1;
<a name="l02951"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a0e9224d7e204b055f90c98c940bab947">02951</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a0e9224d7e204b055f90c98c940bab947">q3_a_f</a>                       : 1;
<a name="l02952"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#af2cf610471133c401b1b52a6dd4411c9">02952</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#af2cf610471133c401b1b52a6dd4411c9">com_s_e</a>                      : 1;
<a name="l02953"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ac6b60f432a00e82484ca0b74b6c57687">02953</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ac6b60f432a00e82484ca0b74b6c57687">com_a_f</a>                      : 1;
<a name="l02954"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#acf70db86075ccfa942b457920b8c1854">02954</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#acf70db86075ccfa942b457920b8c1854">pnc_s_e</a>                      : 1;
<a name="l02955"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a1712d09a3326da738252206adf08f485">02955</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a1712d09a3326da738252206adf08f485">pnc_a_f</a>                      : 1;
<a name="l02956"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a58f65c664c4b894c684c39c1a9b88f76">02956</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a58f65c664c4b894c684c39c1a9b88f76">rwx_s_e</a>                      : 1;
<a name="l02957"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae387083749e53315261460cf1f313c51">02957</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae387083749e53315261460cf1f313c51">rdx_s_e</a>                      : 1;
<a name="l02958"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae2fcb1dfaaf0e79b22e6ac9ea41d2bb4">02958</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ae2fcb1dfaaf0e79b22e6ac9ea41d2bb4">pcf_p_e</a>                      : 1;
<a name="l02959"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a926a041faf1bb88f3b90a20ed38697ed">02959</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a926a041faf1bb88f3b90a20ed38697ed">pcf_p_f</a>                      : 1;
<a name="l02960"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6c88b8ffda188a4979000c93f9f33f28">02960</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6c88b8ffda188a4979000c93f9f33f28">pdf_p_e</a>                      : 1;
<a name="l02961"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6ad1c410ef2686d5e480db8dedec01be">02961</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a6ad1c410ef2686d5e480db8dedec01be">pdf_p_f</a>                      : 1;
<a name="l02962"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a67101327e0f7c835e05d0fda57534992">02962</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a67101327e0f7c835e05d0fda57534992">q1_s_e</a>                       : 1;
<a name="l02963"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ab3b854a45ede0531b3b4471209a14997">02963</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#ab3b854a45ede0531b3b4471209a14997">q1_a_f</a>                       : 1;
<a name="l02964"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a20ca63d925bcf6e2e11817d97e57856c">02964</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html#a20ca63d925bcf6e2e11817d97e57856c">reserved_62_63</a>               : 2;
<a name="l02965"></a>02965 <span class="preprocessor">#endif</span>
<a name="l02966"></a>02966 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__int__sum.html#ab27ab78f41d4756659ba032c45442c63">cn31xx</a>;
<a name="l02967"></a><a class="code" href="unioncvmx__npi__int__sum.html#a75de19e1f6dc5d765dad771f24a69eb0">02967</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html">cvmx_npi_int_sum_s</a>             <a class="code" href="unioncvmx__npi__int__sum.html#a75de19e1f6dc5d765dad771f24a69eb0">cn38xx</a>;
<a name="l02968"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html">02968</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html">cvmx_npi_int_sum_cn38xxp2</a> {
<a name="l02969"></a>02969 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02970"></a>02970 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a4fdad7a260a01906223c3bf4d661ddfc">reserved_42_63</a>               : 22;
<a name="l02971"></a>02971     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a0e8c69ef71565c54f5a7e70d68d7ce6b">iobdma</a>                       : 1;  <span class="comment">/**&lt; Requested IOBDMA read size exceeded 128 words. */</span>
<a name="l02972"></a>02972     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a5bb3dcaca7d5b8bff057bbf2d95b0c48">p_dperr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on data written to L2C</span>
<a name="l02973"></a>02973 <span class="comment">                                                         from the PCI this bit may be set. */</span>
<a name="l02974"></a>02974     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a4ec01398575c40408e7ce9f41513e60f">win_rto</a>                      : 1;  <span class="comment">/**&lt; Windowed Load Timed Out. */</span>
<a name="l02975"></a>02975     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a24119278eaa7acc5c805f22c272feddd">i3_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s instruction</span>
<a name="l02976"></a>02976 <span class="comment">                                                         this bit may be set. */</span>
<a name="l02977"></a>02977     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#acc522ecae95f3584f625613c220031a2">i2_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s instruction</span>
<a name="l02978"></a>02978 <span class="comment">                                                         this bit may be set. */</span>
<a name="l02979"></a>02979     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a0fb0229320f502e31029171e27399fa8">i1_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s instruction</span>
<a name="l02980"></a>02980 <span class="comment">                                                         this bit may be set. */</span>
<a name="l02981"></a>02981     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a2d1c1d05c4f8f078318ad6486ad6b1b8">i0_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s instruction</span>
<a name="l02982"></a>02982 <span class="comment">                                                         this bit may be set. */</span>
<a name="l02983"></a>02983     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a619f818b285b8039151faef3e6f4bcdd">p3_ptout</a>                     : 1;  <span class="comment">/**&lt; Port-3 output had a read timeout on a DATA/INFO</span>
<a name="l02984"></a>02984 <span class="comment">                                                         pair. */</span>
<a name="l02985"></a>02985     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a29ba722d7c63a4fb9a5b8ea4c1014281">p2_ptout</a>                     : 1;  <span class="comment">/**&lt; Port-2 output had a read timeout on a DATA/INFO</span>
<a name="l02986"></a>02986 <span class="comment">                                                         pair. */</span>
<a name="l02987"></a>02987     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a5389ad0bcb87d1dd314c980d9fd138a0">p1_ptout</a>                     : 1;  <span class="comment">/**&lt; Port-1 output had a read timeout on a DATA/INFO</span>
<a name="l02988"></a>02988 <span class="comment">                                                         pair. */</span>
<a name="l02989"></a>02989     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a377110473446661fcf615c30c69cc3dd">p0_ptout</a>                     : 1;  <span class="comment">/**&lt; Port-0 output had a read timeout on a DATA/INFO</span>
<a name="l02990"></a>02990 <span class="comment">                                                         pair. */</span>
<a name="l02991"></a>02991     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a1a0d6c5e01a50adf75a95585b4d0a147">p3_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port DATA/INFO</span>
<a name="l02992"></a>02992 <span class="comment">                                                         pointer-pair, this bit may be set. */</span>
<a name="l02993"></a>02993     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a2906fd5807e03cfbd8a2d7b7cd0db1a6">p2_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port DATA/INFO</span>
<a name="l02994"></a>02994 <span class="comment">                                                         pointer-pair, this bit may be set. */</span>
<a name="l02995"></a>02995     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a64838d0f8d41e404bc703a82060a7584">p1_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port DATA/INFO</span>
<a name="l02996"></a>02996 <span class="comment">                                                         pointer-pair, this bit may be set. */</span>
<a name="l02997"></a>02997     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a2867b031a2fb0e181a385eec21016f7b">p0_pperr</a>                     : 1;  <span class="comment">/**&lt; If a parity error occured on the port DATA/INFO</span>
<a name="l02998"></a>02998 <span class="comment">                                                         pointer-pair, this bit may be set. */</span>
<a name="l02999"></a>02999     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#abd56793e264d09ee4e1b50d3eebc943b">g3_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-3 had a read timeout while attempting to</span>
<a name="l03000"></a>03000 <span class="comment">                                                         read a gather list. */</span>
<a name="l03001"></a>03001     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a09b0fb0e4c3a727adc3931ccd944ba3c">g2_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-2 had a read timeout while attempting to</span>
<a name="l03002"></a>03002 <span class="comment">                                                         read a gather list. */</span>
<a name="l03003"></a>03003     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a38f53a8f849bbc5226a43ebe6781f612">g1_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a read timeout while attempting to</span>
<a name="l03004"></a>03004 <span class="comment">                                                         read a gather list. */</span>
<a name="l03005"></a>03005     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a3c7d77739534cff58d073753286dc28d">g0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l03006"></a>03006 <span class="comment">                                                         read a gather list. */</span>
<a name="l03007"></a>03007     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a95ee3da1f3610b4100bafaaf97c22c41">p3_perr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s packet</span>
<a name="l03008"></a>03008 <span class="comment">                                                         data this bit may be set. */</span>
<a name="l03009"></a>03009     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a4602042742fdde363c537e58169f0c33">p2_perr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s packet</span>
<a name="l03010"></a>03010 <span class="comment">                                                         data this bit may be set. */</span>
<a name="l03011"></a>03011     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#af93201694679960e50040c59483bebd7">p1_perr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s packet</span>
<a name="l03012"></a>03012 <span class="comment">                                                         data this bit may be set. */</span>
<a name="l03013"></a>03013     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a3262f29fe1b7ab6755ed62e1b872f3a0">p0_perr</a>                      : 1;  <span class="comment">/**&lt; If a parity error occured on the port&apos;s packet</span>
<a name="l03014"></a>03014 <span class="comment">                                                         data this bit may be set. */</span>
<a name="l03015"></a>03015     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a7a316186c0a142037f12c7200bc51f67">p3_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-3 had a read timeout while attempting to</span>
<a name="l03016"></a>03016 <span class="comment">                                                         read packet data. */</span>
<a name="l03017"></a>03017     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#ac18043fd6239214fd42e0c42a80e95be">p2_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-2 had a read timeout while attempting to</span>
<a name="l03018"></a>03018 <span class="comment">                                                         read packet data. */</span>
<a name="l03019"></a>03019     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aac260ee0757ebdc95e7ba6e45783833c">p1_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a read timeout while attempting to</span>
<a name="l03020"></a>03020 <span class="comment">                                                         read packet data. */</span>
<a name="l03021"></a>03021     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#add61366b4bd854085eeedcf801ed005d">p0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l03022"></a>03022 <span class="comment">                                                         read packet data. */</span>
<a name="l03023"></a>03023     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a6c5a5305b9b93f71678ec78deb87c5c6">i3_overf</a>                     : 1;  <span class="comment">/**&lt; Port-3 had a doorbell overflow. Bit[31] of the</span>
<a name="l03024"></a>03024 <span class="comment">                                                         doorbell count was set. */</span>
<a name="l03025"></a>03025     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a1963730c0f4b349839fb36337b6d5d49">i2_overf</a>                     : 1;  <span class="comment">/**&lt; Port-2 had a doorbell overflow. Bit[31] of the</span>
<a name="l03026"></a>03026 <span class="comment">                                                         doorbell count was set. */</span>
<a name="l03027"></a>03027     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a30b8418ed99117fbd2ee3fa2f3577a8f">i1_overf</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a doorbell overflow. Bit[31] of the</span>
<a name="l03028"></a>03028 <span class="comment">                                                         doorbell count was set. */</span>
<a name="l03029"></a>03029     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a441d490d75600beba8759e536d400f41">i0_overf</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a doorbell overflow. Bit[31] of the</span>
<a name="l03030"></a>03030 <span class="comment">                                                         doorbell count was set. */</span>
<a name="l03031"></a>03031     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aa8d5670a7613e2ba330709de9daeb6af">i3_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-3 had a read timeout while attempting to</span>
<a name="l03032"></a>03032 <span class="comment">                                                         read instructions. */</span>
<a name="l03033"></a>03033     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aea1892dad0f1855baf3adb72712f5674">i2_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-2 had a read timeout while attempting to</span>
<a name="l03034"></a>03034 <span class="comment">                                                         read instructions. */</span>
<a name="l03035"></a>03035     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a03783812853d76802eb560fdb1d04c39">i1_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-1 had a read timeout while attempting to</span>
<a name="l03036"></a>03036 <span class="comment">                                                         read instructions. */</span>
<a name="l03037"></a>03037     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#ac1971ae2c088a5b8df27efa4dc03ba6b">i0_rtout</a>                     : 1;  <span class="comment">/**&lt; Port-0 had a read timeout while attempting to</span>
<a name="l03038"></a>03038 <span class="comment">                                                         read instructions. */</span>
<a name="l03039"></a>03039     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aa933ed8387037f0d50b870ee65982db2">po3_2sml</a>                     : 1;  <span class="comment">/**&lt; The packet being sent out on Port3 is smaller</span>
<a name="l03040"></a>03040 <span class="comment">                                                         than the NPI_BUFF_SIZE_OUTPUT3[ISIZE] field. */</span>
<a name="l03041"></a>03041     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#ae72f12f43b6893cc97219bbbed69325f">po2_2sml</a>                     : 1;  <span class="comment">/**&lt; The packet being sent out on Port2 is smaller</span>
<a name="l03042"></a>03042 <span class="comment">                                                         than the NPI_BUFF_SIZE_OUTPUT2[ISIZE] field. */</span>
<a name="l03043"></a>03043     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a06de7c174e38ad0b3b2be465d5a80524">po1_2sml</a>                     : 1;  <span class="comment">/**&lt; The packet being sent out on Port1 is smaller</span>
<a name="l03044"></a>03044 <span class="comment">                                                         than the NPI_BUFF_SIZE_OUTPUT1[ISIZE] field. */</span>
<a name="l03045"></a>03045     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a7894d5770b40753b9ce184bb6f34fa20">po0_2sml</a>                     : 1;  <span class="comment">/**&lt; The packet being sent out on Port0 is smaller</span>
<a name="l03046"></a>03046 <span class="comment">                                                         than the NPI_BUFF_SIZE_OUTPUT0[ISIZE] field. */</span>
<a name="l03047"></a>03047     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a0164b1096acea6e3804681ad9d855df9">pci_rsl</a>                      : 1;  <span class="comment">/**&lt; This &apos;1&apos; when a bit in PCI_INT_SUM2 is SET and the</span>
<a name="l03048"></a>03048 <span class="comment">                                                         corresponding bit in the PCI_INT_ENB2 is SET. */</span>
<a name="l03049"></a>03049     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a30cec4326febf5bf0b339cf19521637f">rml_wto</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when the RML does not receive a commit</span>
<a name="l03050"></a>03050 <span class="comment">                                                         back from a RSL after sending a write command to</span>
<a name="l03051"></a>03051 <span class="comment">                                                         a RSL. */</span>
<a name="l03052"></a>03052     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a03c14ac3172160e922ffc43b85d6f780">rml_rto</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when the RML does not receive read data</span>
<a name="l03053"></a>03053 <span class="comment">                                                         back from a RSL after sending a read command to</span>
<a name="l03054"></a>03054 <span class="comment">                                                         a RSL. */</span>
<a name="l03055"></a>03055 <span class="preprocessor">#else</span>
<a name="l03056"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a03c14ac3172160e922ffc43b85d6f780">03056</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a03c14ac3172160e922ffc43b85d6f780">rml_rto</a>                      : 1;
<a name="l03057"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a30cec4326febf5bf0b339cf19521637f">03057</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a30cec4326febf5bf0b339cf19521637f">rml_wto</a>                      : 1;
<a name="l03058"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a0164b1096acea6e3804681ad9d855df9">03058</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a0164b1096acea6e3804681ad9d855df9">pci_rsl</a>                      : 1;
<a name="l03059"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a7894d5770b40753b9ce184bb6f34fa20">03059</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a7894d5770b40753b9ce184bb6f34fa20">po0_2sml</a>                     : 1;
<a name="l03060"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a06de7c174e38ad0b3b2be465d5a80524">03060</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a06de7c174e38ad0b3b2be465d5a80524">po1_2sml</a>                     : 1;
<a name="l03061"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#ae72f12f43b6893cc97219bbbed69325f">03061</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#ae72f12f43b6893cc97219bbbed69325f">po2_2sml</a>                     : 1;
<a name="l03062"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aa933ed8387037f0d50b870ee65982db2">03062</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aa933ed8387037f0d50b870ee65982db2">po3_2sml</a>                     : 1;
<a name="l03063"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#ac1971ae2c088a5b8df27efa4dc03ba6b">03063</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#ac1971ae2c088a5b8df27efa4dc03ba6b">i0_rtout</a>                     : 1;
<a name="l03064"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a03783812853d76802eb560fdb1d04c39">03064</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a03783812853d76802eb560fdb1d04c39">i1_rtout</a>                     : 1;
<a name="l03065"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aea1892dad0f1855baf3adb72712f5674">03065</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aea1892dad0f1855baf3adb72712f5674">i2_rtout</a>                     : 1;
<a name="l03066"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aa8d5670a7613e2ba330709de9daeb6af">03066</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aa8d5670a7613e2ba330709de9daeb6af">i3_rtout</a>                     : 1;
<a name="l03067"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a441d490d75600beba8759e536d400f41">03067</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a441d490d75600beba8759e536d400f41">i0_overf</a>                     : 1;
<a name="l03068"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a30b8418ed99117fbd2ee3fa2f3577a8f">03068</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a30b8418ed99117fbd2ee3fa2f3577a8f">i1_overf</a>                     : 1;
<a name="l03069"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a1963730c0f4b349839fb36337b6d5d49">03069</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a1963730c0f4b349839fb36337b6d5d49">i2_overf</a>                     : 1;
<a name="l03070"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a6c5a5305b9b93f71678ec78deb87c5c6">03070</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a6c5a5305b9b93f71678ec78deb87c5c6">i3_overf</a>                     : 1;
<a name="l03071"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#add61366b4bd854085eeedcf801ed005d">03071</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#add61366b4bd854085eeedcf801ed005d">p0_rtout</a>                     : 1;
<a name="l03072"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aac260ee0757ebdc95e7ba6e45783833c">03072</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#aac260ee0757ebdc95e7ba6e45783833c">p1_rtout</a>                     : 1;
<a name="l03073"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#ac18043fd6239214fd42e0c42a80e95be">03073</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#ac18043fd6239214fd42e0c42a80e95be">p2_rtout</a>                     : 1;
<a name="l03074"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a7a316186c0a142037f12c7200bc51f67">03074</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a7a316186c0a142037f12c7200bc51f67">p3_rtout</a>                     : 1;
<a name="l03075"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a3262f29fe1b7ab6755ed62e1b872f3a0">03075</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a3262f29fe1b7ab6755ed62e1b872f3a0">p0_perr</a>                      : 1;
<a name="l03076"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#af93201694679960e50040c59483bebd7">03076</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#af93201694679960e50040c59483bebd7">p1_perr</a>                      : 1;
<a name="l03077"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a4602042742fdde363c537e58169f0c33">03077</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a4602042742fdde363c537e58169f0c33">p2_perr</a>                      : 1;
<a name="l03078"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a95ee3da1f3610b4100bafaaf97c22c41">03078</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a95ee3da1f3610b4100bafaaf97c22c41">p3_perr</a>                      : 1;
<a name="l03079"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a3c7d77739534cff58d073753286dc28d">03079</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a3c7d77739534cff58d073753286dc28d">g0_rtout</a>                     : 1;
<a name="l03080"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a38f53a8f849bbc5226a43ebe6781f612">03080</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a38f53a8f849bbc5226a43ebe6781f612">g1_rtout</a>                     : 1;
<a name="l03081"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a09b0fb0e4c3a727adc3931ccd944ba3c">03081</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a09b0fb0e4c3a727adc3931ccd944ba3c">g2_rtout</a>                     : 1;
<a name="l03082"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#abd56793e264d09ee4e1b50d3eebc943b">03082</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#abd56793e264d09ee4e1b50d3eebc943b">g3_rtout</a>                     : 1;
<a name="l03083"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a2867b031a2fb0e181a385eec21016f7b">03083</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a2867b031a2fb0e181a385eec21016f7b">p0_pperr</a>                     : 1;
<a name="l03084"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a64838d0f8d41e404bc703a82060a7584">03084</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a64838d0f8d41e404bc703a82060a7584">p1_pperr</a>                     : 1;
<a name="l03085"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a2906fd5807e03cfbd8a2d7b7cd0db1a6">03085</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a2906fd5807e03cfbd8a2d7b7cd0db1a6">p2_pperr</a>                     : 1;
<a name="l03086"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a1a0d6c5e01a50adf75a95585b4d0a147">03086</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a1a0d6c5e01a50adf75a95585b4d0a147">p3_pperr</a>                     : 1;
<a name="l03087"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a377110473446661fcf615c30c69cc3dd">03087</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a377110473446661fcf615c30c69cc3dd">p0_ptout</a>                     : 1;
<a name="l03088"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a5389ad0bcb87d1dd314c980d9fd138a0">03088</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a5389ad0bcb87d1dd314c980d9fd138a0">p1_ptout</a>                     : 1;
<a name="l03089"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a29ba722d7c63a4fb9a5b8ea4c1014281">03089</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a29ba722d7c63a4fb9a5b8ea4c1014281">p2_ptout</a>                     : 1;
<a name="l03090"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a619f818b285b8039151faef3e6f4bcdd">03090</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a619f818b285b8039151faef3e6f4bcdd">p3_ptout</a>                     : 1;
<a name="l03091"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a2d1c1d05c4f8f078318ad6486ad6b1b8">03091</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a2d1c1d05c4f8f078318ad6486ad6b1b8">i0_pperr</a>                     : 1;
<a name="l03092"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a0fb0229320f502e31029171e27399fa8">03092</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a0fb0229320f502e31029171e27399fa8">i1_pperr</a>                     : 1;
<a name="l03093"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#acc522ecae95f3584f625613c220031a2">03093</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#acc522ecae95f3584f625613c220031a2">i2_pperr</a>                     : 1;
<a name="l03094"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a24119278eaa7acc5c805f22c272feddd">03094</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a24119278eaa7acc5c805f22c272feddd">i3_pperr</a>                     : 1;
<a name="l03095"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a4ec01398575c40408e7ce9f41513e60f">03095</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a4ec01398575c40408e7ce9f41513e60f">win_rto</a>                      : 1;
<a name="l03096"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a5bb3dcaca7d5b8bff057bbf2d95b0c48">03096</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a5bb3dcaca7d5b8bff057bbf2d95b0c48">p_dperr</a>                      : 1;
<a name="l03097"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a0e8c69ef71565c54f5a7e70d68d7ce6b">03097</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a0e8c69ef71565c54f5a7e70d68d7ce6b">iobdma</a>                       : 1;
<a name="l03098"></a><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a4fdad7a260a01906223c3bf4d661ddfc">03098</a>     uint64_t <a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn38xxp2.html#a4fdad7a260a01906223c3bf4d661ddfc">reserved_42_63</a>               : 22;
<a name="l03099"></a>03099 <span class="preprocessor">#endif</span>
<a name="l03100"></a>03100 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__int__sum.html#a8cfc1ddbd18d418a41fea340b54aaa6c">cn38xxp2</a>;
<a name="l03101"></a><a class="code" href="unioncvmx__npi__int__sum.html#a6f3c285925c9313fd6283044166340f8">03101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__cn31xx.html">cvmx_npi_int_sum_cn31xx</a>        <a class="code" href="unioncvmx__npi__int__sum.html#a6f3c285925c9313fd6283044166340f8">cn50xx</a>;
<a name="l03102"></a><a class="code" href="unioncvmx__npi__int__sum.html#abadfb3629d17da44c8e905877d92e75f">03102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html">cvmx_npi_int_sum_s</a>             <a class="code" href="unioncvmx__npi__int__sum.html#abadfb3629d17da44c8e905877d92e75f">cn58xx</a>;
<a name="l03103"></a><a class="code" href="unioncvmx__npi__int__sum.html#ae19527cc2ecac52000200146905385bf">03103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__int__sum_1_1cvmx__npi__int__sum__s.html">cvmx_npi_int_sum_s</a>             <a class="code" href="unioncvmx__npi__int__sum.html#ae19527cc2ecac52000200146905385bf">cn58xxp1</a>;
<a name="l03104"></a>03104 };
<a name="l03105"></a><a class="code" href="cvmx-npi-defs_8h.html#a2a15acb7c89f2e3a6de4467e6680e5f2">03105</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__int__sum.html" title="cvmx_npi_int_sum">cvmx_npi_int_sum</a> <a class="code" href="unioncvmx__npi__int__sum.html" title="cvmx_npi_int_sum">cvmx_npi_int_sum_t</a>;
<a name="l03106"></a>03106 <span class="comment"></span>
<a name="l03107"></a>03107 <span class="comment">/**</span>
<a name="l03108"></a>03108 <span class="comment"> * cvmx_npi_lowp_dbell</span>
<a name="l03109"></a>03109 <span class="comment"> *</span>
<a name="l03110"></a>03110 <span class="comment"> * NPI_LOWP_DBELL = Low Priority Door Bell</span>
<a name="l03111"></a>03111 <span class="comment"> *</span>
<a name="l03112"></a>03112 <span class="comment"> * The door bell register for the low priority DMA queue.</span>
<a name="l03113"></a>03113 <span class="comment"> */</span>
<a name="l03114"></a><a class="code" href="unioncvmx__npi__lowp__dbell.html">03114</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__lowp__dbell.html" title="cvmx_npi_lowp_dbell">cvmx_npi_lowp_dbell</a> {
<a name="l03115"></a><a class="code" href="unioncvmx__npi__lowp__dbell.html#a2152f3c929a20977ff7ef464582f8b01">03115</a>     uint64_t <a class="code" href="unioncvmx__npi__lowp__dbell.html#a2152f3c929a20977ff7ef464582f8b01">u64</a>;
<a name="l03116"></a><a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html">03116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html">cvmx_npi_lowp_dbell_s</a> {
<a name="l03117"></a>03117 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03118"></a>03118 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html#a84d4183126f7eadf30e5eae50bff1f82">reserved_16_63</a>               : 48;
<a name="l03119"></a>03119     uint64_t <a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html#a9a4e1b9376af0eab3493e53295e1e6d2">dbell</a>                        : 16; <span class="comment">/**&lt; The value written to this register is added to the</span>
<a name="l03120"></a>03120 <span class="comment">                                                         number of 8byte words to be read and processes for</span>
<a name="l03121"></a>03121 <span class="comment">                                                         the low priority dma queue. */</span>
<a name="l03122"></a>03122 <span class="preprocessor">#else</span>
<a name="l03123"></a><a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html#a9a4e1b9376af0eab3493e53295e1e6d2">03123</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html#a9a4e1b9376af0eab3493e53295e1e6d2">dbell</a>                        : 16;
<a name="l03124"></a><a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html#a84d4183126f7eadf30e5eae50bff1f82">03124</a>     uint64_t <a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html#a84d4183126f7eadf30e5eae50bff1f82">reserved_16_63</a>               : 48;
<a name="l03125"></a>03125 <span class="preprocessor">#endif</span>
<a name="l03126"></a>03126 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__lowp__dbell.html#a85d1c82fe313cd63350d0bfe93f6dfef">s</a>;
<a name="l03127"></a><a class="code" href="unioncvmx__npi__lowp__dbell.html#afd8e73f18986b2daf565c0ef21b5ac2c">03127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html">cvmx_npi_lowp_dbell_s</a>          <a class="code" href="unioncvmx__npi__lowp__dbell.html#afd8e73f18986b2daf565c0ef21b5ac2c">cn30xx</a>;
<a name="l03128"></a><a class="code" href="unioncvmx__npi__lowp__dbell.html#a15b8d7a86db22700c6f5c4a22920b9d8">03128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html">cvmx_npi_lowp_dbell_s</a>          <a class="code" href="unioncvmx__npi__lowp__dbell.html#a15b8d7a86db22700c6f5c4a22920b9d8">cn31xx</a>;
<a name="l03129"></a><a class="code" href="unioncvmx__npi__lowp__dbell.html#a7d675e200c1e885513267cae5eb23434">03129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html">cvmx_npi_lowp_dbell_s</a>          <a class="code" href="unioncvmx__npi__lowp__dbell.html#a7d675e200c1e885513267cae5eb23434">cn38xx</a>;
<a name="l03130"></a><a class="code" href="unioncvmx__npi__lowp__dbell.html#a0bd39092ca4fea6f4b371977d0fc5ddf">03130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html">cvmx_npi_lowp_dbell_s</a>          <a class="code" href="unioncvmx__npi__lowp__dbell.html#a0bd39092ca4fea6f4b371977d0fc5ddf">cn38xxp2</a>;
<a name="l03131"></a><a class="code" href="unioncvmx__npi__lowp__dbell.html#aec37e4cba0ad376d6d4b68067075f869">03131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html">cvmx_npi_lowp_dbell_s</a>          <a class="code" href="unioncvmx__npi__lowp__dbell.html#aec37e4cba0ad376d6d4b68067075f869">cn50xx</a>;
<a name="l03132"></a><a class="code" href="unioncvmx__npi__lowp__dbell.html#a1e155a3205c8de85f8de53b31570a8eb">03132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html">cvmx_npi_lowp_dbell_s</a>          <a class="code" href="unioncvmx__npi__lowp__dbell.html#a1e155a3205c8de85f8de53b31570a8eb">cn58xx</a>;
<a name="l03133"></a><a class="code" href="unioncvmx__npi__lowp__dbell.html#a6753ddd7e70116fe88949a25aa66b60a">03133</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__dbell_1_1cvmx__npi__lowp__dbell__s.html">cvmx_npi_lowp_dbell_s</a>          <a class="code" href="unioncvmx__npi__lowp__dbell.html#a6753ddd7e70116fe88949a25aa66b60a">cn58xxp1</a>;
<a name="l03134"></a>03134 };
<a name="l03135"></a><a class="code" href="cvmx-npi-defs_8h.html#a3ae82904838cdacd87b9635cda664399">03135</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__lowp__dbell.html" title="cvmx_npi_lowp_dbell">cvmx_npi_lowp_dbell</a> <a class="code" href="unioncvmx__npi__lowp__dbell.html" title="cvmx_npi_lowp_dbell">cvmx_npi_lowp_dbell_t</a>;
<a name="l03136"></a>03136 <span class="comment"></span>
<a name="l03137"></a>03137 <span class="comment">/**</span>
<a name="l03138"></a>03138 <span class="comment"> * cvmx_npi_lowp_ibuff_saddr</span>
<a name="l03139"></a>03139 <span class="comment"> *</span>
<a name="l03140"></a>03140 <span class="comment"> * NPI_LOWP_IBUFF_SADDR = DMA Low Priority&apos;s Instruction Buffer Starting Address</span>
<a name="l03141"></a>03141 <span class="comment"> *</span>
<a name="l03142"></a>03142 <span class="comment"> * The address to start reading Instructions from for LOWP.</span>
<a name="l03143"></a>03143 <span class="comment"> */</span>
<a name="l03144"></a><a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html">03144</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html" title="cvmx_npi_lowp_ibuff_saddr">cvmx_npi_lowp_ibuff_saddr</a> {
<a name="l03145"></a><a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#a08c69f38e6e4b6c4e6ca0aa769350913">03145</a>     uint64_t <a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#a08c69f38e6e4b6c4e6ca0aa769350913">u64</a>;
<a name="l03146"></a><a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html">03146</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html">cvmx_npi_lowp_ibuff_saddr_s</a> {
<a name="l03147"></a>03147 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03148"></a>03148 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html#a3c9512ac4ae3ad603b9ba91b152c423c">reserved_36_63</a>               : 28;
<a name="l03149"></a>03149     uint64_t <a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html#a6050308f4b1878fcf81448d03ef4c235">saddr</a>                        : 36; <span class="comment">/**&lt; The starting address to read the first instruction. */</span>
<a name="l03150"></a>03150 <span class="preprocessor">#else</span>
<a name="l03151"></a><a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html#a6050308f4b1878fcf81448d03ef4c235">03151</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html#a6050308f4b1878fcf81448d03ef4c235">saddr</a>                        : 36;
<a name="l03152"></a><a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html#a3c9512ac4ae3ad603b9ba91b152c423c">03152</a>     uint64_t <a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html#a3c9512ac4ae3ad603b9ba91b152c423c">reserved_36_63</a>               : 28;
<a name="l03153"></a>03153 <span class="preprocessor">#endif</span>
<a name="l03154"></a>03154 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#a6365349d921b02a2504bab167d30dbb6">s</a>;
<a name="l03155"></a><a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#ac9c433f5f4cec92c9450d2c46e260a07">03155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html">cvmx_npi_lowp_ibuff_saddr_s</a>    <a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#ac9c433f5f4cec92c9450d2c46e260a07">cn30xx</a>;
<a name="l03156"></a><a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#aed8f4549477ee36b2c21c77c3215d12f">03156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html">cvmx_npi_lowp_ibuff_saddr_s</a>    <a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#aed8f4549477ee36b2c21c77c3215d12f">cn31xx</a>;
<a name="l03157"></a><a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#ac66fb5ccc1313a77517c6d8dc8af70ae">03157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html">cvmx_npi_lowp_ibuff_saddr_s</a>    <a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#ac66fb5ccc1313a77517c6d8dc8af70ae">cn38xx</a>;
<a name="l03158"></a><a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#a7a98ccffe1846991a16bddf9d23bb83b">03158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html">cvmx_npi_lowp_ibuff_saddr_s</a>    <a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#a7a98ccffe1846991a16bddf9d23bb83b">cn38xxp2</a>;
<a name="l03159"></a><a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#af3e854928461d38558216ec4348cda27">03159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html">cvmx_npi_lowp_ibuff_saddr_s</a>    <a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#af3e854928461d38558216ec4348cda27">cn50xx</a>;
<a name="l03160"></a><a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#a45d988be299938969278a40460674bd9">03160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html">cvmx_npi_lowp_ibuff_saddr_s</a>    <a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#a45d988be299938969278a40460674bd9">cn58xx</a>;
<a name="l03161"></a><a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#a41611693ec83e1d72101e87775d2ead0">03161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__lowp__ibuff__saddr_1_1cvmx__npi__lowp__ibuff__saddr__s.html">cvmx_npi_lowp_ibuff_saddr_s</a>    <a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html#a41611693ec83e1d72101e87775d2ead0">cn58xxp1</a>;
<a name="l03162"></a>03162 };
<a name="l03163"></a><a class="code" href="cvmx-npi-defs_8h.html#ad2c9b377ea899b5a8df080a16af045af">03163</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html" title="cvmx_npi_lowp_ibuff_saddr">cvmx_npi_lowp_ibuff_saddr</a> <a class="code" href="unioncvmx__npi__lowp__ibuff__saddr.html" title="cvmx_npi_lowp_ibuff_saddr">cvmx_npi_lowp_ibuff_saddr_t</a>;
<a name="l03164"></a>03164 <span class="comment"></span>
<a name="l03165"></a>03165 <span class="comment">/**</span>
<a name="l03166"></a>03166 <span class="comment"> * cvmx_npi_mem_access_subid#</span>
<a name="l03167"></a>03167 <span class="comment"> *</span>
<a name="l03168"></a>03168 <span class="comment"> * NPI_MEM_ACCESS_SUBID3 = Memory Access SubId 3Register</span>
<a name="l03169"></a>03169 <span class="comment"> *</span>
<a name="l03170"></a>03170 <span class="comment"> * Carries Read/Write parameters for PP access to PCI memory that use NPI SubId3.</span>
<a name="l03171"></a>03171 <span class="comment"> * Writes to this register are not ordered with writes/reads to the PCI Memory space.</span>
<a name="l03172"></a>03172 <span class="comment"> * To ensure that a write has completed the user must read the register before</span>
<a name="l03173"></a>03173 <span class="comment"> * making an access(i.e. PCI memory space) that requires the value of this register to be updated.</span>
<a name="l03174"></a>03174 <span class="comment"> */</span>
<a name="l03175"></a><a class="code" href="unioncvmx__npi__mem__access__subidx.html">03175</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__mem__access__subidx.html" title="cvmx_npi_mem_access_subid#">cvmx_npi_mem_access_subidx</a> {
<a name="l03176"></a><a class="code" href="unioncvmx__npi__mem__access__subidx.html#a0a2cde86d129ea105a8fd21f7c765c77">03176</a>     uint64_t <a class="code" href="unioncvmx__npi__mem__access__subidx.html#a0a2cde86d129ea105a8fd21f7c765c77">u64</a>;
<a name="l03177"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html">03177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html">cvmx_npi_mem_access_subidx_s</a> {
<a name="l03178"></a>03178 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03179"></a>03179 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#ae69265f7256819c0ed46cb34386b6eaf">reserved_38_63</a>               : 26;
<a name="l03180"></a>03180     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#aea7b7d461d45ced800bd23c42c1ceafe">shortl</a>                       : 1;  <span class="comment">/**&lt; Generate CMD-6 on PCI(x) when &apos;1&apos;.</span>
<a name="l03181"></a>03181 <span class="comment">                                                         Loads from the cores to the corresponding subid</span>
<a name="l03182"></a>03182 <span class="comment">                                                         that are 32-bits or smaller:</span>
<a name="l03183"></a>03183 <span class="comment">                                                         - Will generate the PCI-X &quot;Memory Read DWORD&quot;</span>
<a name="l03184"></a>03184 <span class="comment">                                                           command in PCI-X mode. (Note that &quot;Memory</span>
<a name="l03185"></a>03185 <span class="comment">                                                           Read DWORD&quot; appears much like an IO read on</span>
<a name="l03186"></a>03186 <span class="comment">                                                           the PCI-X bus.)</span>
<a name="l03187"></a>03187 <span class="comment">                                                         - Will generate the PCI &quot;Memory Read&quot; command</span>
<a name="l03188"></a>03188 <span class="comment">                                                           in PCI-X mode, irrespective of the</span>
<a name="l03189"></a>03189 <span class="comment">                                                           NPI_PCI_READ_CMD[CMD_SIZE] value.</span>
<a name="l03190"></a>03190 <span class="comment">                                                         NOT IN PASS 1 NOR PASS 2 */</span>
<a name="l03191"></a>03191     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a6d6580da4cc577c9dd1d2e9160bf5229">nmerge</a>                       : 1;  <span class="comment">/**&lt; No Merge. (NOT IN PASS 1 NOR PASS 2) */</span>
<a name="l03192"></a>03192     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a0621f0441e7c75b1ca22210dbebd540a">esr</a>                          : 2;  <span class="comment">/**&lt; Endian-Swap on read. */</span>
<a name="l03193"></a>03193     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a93bd8ec12c69c3410001596bde4d6dc2">esw</a>                          : 2;  <span class="comment">/**&lt; Endian-Swap on write. */</span>
<a name="l03194"></a>03194     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#acbe59c89eeeb292b7e5aebc8adfafdee">nsr</a>                          : 1;  <span class="comment">/**&lt; No-Snoop on read. */</span>
<a name="l03195"></a>03195     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a22465b391487bf278bafe2400478a2a9">nsw</a>                          : 1;  <span class="comment">/**&lt; No-Snoop on write. */</span>
<a name="l03196"></a>03196     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a72d00e8f918412c65418af9694fc7b86">ror</a>                          : 1;  <span class="comment">/**&lt; Relax Read on read. */</span>
<a name="l03197"></a>03197     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a754a328d3ad0c7576b34a953202a83ce">row</a>                          : 1;  <span class="comment">/**&lt; Relax Order on write. */</span>
<a name="l03198"></a>03198     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a72f3e071cbaeed06833bd74c927a5148">ba</a>                           : 28; <span class="comment">/**&lt; PCI Address bits [63:36]. */</span>
<a name="l03199"></a>03199 <span class="preprocessor">#else</span>
<a name="l03200"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a72f3e071cbaeed06833bd74c927a5148">03200</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a72f3e071cbaeed06833bd74c927a5148">ba</a>                           : 28;
<a name="l03201"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a754a328d3ad0c7576b34a953202a83ce">03201</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a754a328d3ad0c7576b34a953202a83ce">row</a>                          : 1;
<a name="l03202"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a72d00e8f918412c65418af9694fc7b86">03202</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a72d00e8f918412c65418af9694fc7b86">ror</a>                          : 1;
<a name="l03203"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a22465b391487bf278bafe2400478a2a9">03203</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a22465b391487bf278bafe2400478a2a9">nsw</a>                          : 1;
<a name="l03204"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#acbe59c89eeeb292b7e5aebc8adfafdee">03204</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#acbe59c89eeeb292b7e5aebc8adfafdee">nsr</a>                          : 1;
<a name="l03205"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a93bd8ec12c69c3410001596bde4d6dc2">03205</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a93bd8ec12c69c3410001596bde4d6dc2">esw</a>                          : 2;
<a name="l03206"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a0621f0441e7c75b1ca22210dbebd540a">03206</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a0621f0441e7c75b1ca22210dbebd540a">esr</a>                          : 2;
<a name="l03207"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a6d6580da4cc577c9dd1d2e9160bf5229">03207</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#a6d6580da4cc577c9dd1d2e9160bf5229">nmerge</a>                       : 1;
<a name="l03208"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#aea7b7d461d45ced800bd23c42c1ceafe">03208</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#aea7b7d461d45ced800bd23c42c1ceafe">shortl</a>                       : 1;
<a name="l03209"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#ae69265f7256819c0ed46cb34386b6eaf">03209</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html#ae69265f7256819c0ed46cb34386b6eaf">reserved_38_63</a>               : 26;
<a name="l03210"></a>03210 <span class="preprocessor">#endif</span>
<a name="l03211"></a>03211 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__mem__access__subidx.html#ad520ad41ea6ad8659a388f2cea9e0509">s</a>;
<a name="l03212"></a><a class="code" href="unioncvmx__npi__mem__access__subidx.html#ac81d68f04eb1e6134c0fbc08764cac9c">03212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html">cvmx_npi_mem_access_subidx_s</a>   <a class="code" href="unioncvmx__npi__mem__access__subidx.html#ac81d68f04eb1e6134c0fbc08764cac9c">cn30xx</a>;
<a name="l03213"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html">03213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html">cvmx_npi_mem_access_subidx_cn31xx</a> {
<a name="l03214"></a>03214 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03215"></a>03215 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#adc3ed84abeaf29b14b7117c3d4381c40">reserved_36_63</a>               : 28;
<a name="l03216"></a>03216     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#a06fce651bbb8aaa6895d661340c4ff7b">esr</a>                          : 2;  <span class="comment">/**&lt; Endian-Swap on read. */</span>
<a name="l03217"></a>03217     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#ac66bfee22641e903fc85c9fe690a58e8">esw</a>                          : 2;  <span class="comment">/**&lt; Endian-Swap on write. */</span>
<a name="l03218"></a>03218     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#a2b2fdfd953d8c7a4a0b3af752818e4a1">nsr</a>                          : 1;  <span class="comment">/**&lt; No-Snoop on read. */</span>
<a name="l03219"></a>03219     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#aa182e1fe4db0bb8998818a3c9b3d1fbb">nsw</a>                          : 1;  <span class="comment">/**&lt; No-Snoop on write. */</span>
<a name="l03220"></a>03220     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#ab706dee83d8a538ac0ba7b6acd1aedfa">ror</a>                          : 1;  <span class="comment">/**&lt; Relax Read on read. */</span>
<a name="l03221"></a>03221     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#ab1d9dca6f024310933eabba5a3eb208a">row</a>                          : 1;  <span class="comment">/**&lt; Relax Order on write. */</span>
<a name="l03222"></a>03222     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#a81448b0baa1e1763a7e48970f7d9e5ba">ba</a>                           : 28; <span class="comment">/**&lt; PCI Address bits [63:36]. */</span>
<a name="l03223"></a>03223 <span class="preprocessor">#else</span>
<a name="l03224"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#a81448b0baa1e1763a7e48970f7d9e5ba">03224</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#a81448b0baa1e1763a7e48970f7d9e5ba">ba</a>                           : 28;
<a name="l03225"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#ab1d9dca6f024310933eabba5a3eb208a">03225</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#ab1d9dca6f024310933eabba5a3eb208a">row</a>                          : 1;
<a name="l03226"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#ab706dee83d8a538ac0ba7b6acd1aedfa">03226</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#ab706dee83d8a538ac0ba7b6acd1aedfa">ror</a>                          : 1;
<a name="l03227"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#aa182e1fe4db0bb8998818a3c9b3d1fbb">03227</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#aa182e1fe4db0bb8998818a3c9b3d1fbb">nsw</a>                          : 1;
<a name="l03228"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#a2b2fdfd953d8c7a4a0b3af752818e4a1">03228</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#a2b2fdfd953d8c7a4a0b3af752818e4a1">nsr</a>                          : 1;
<a name="l03229"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#ac66bfee22641e903fc85c9fe690a58e8">03229</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#ac66bfee22641e903fc85c9fe690a58e8">esw</a>                          : 2;
<a name="l03230"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#a06fce651bbb8aaa6895d661340c4ff7b">03230</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#a06fce651bbb8aaa6895d661340c4ff7b">esr</a>                          : 2;
<a name="l03231"></a><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#adc3ed84abeaf29b14b7117c3d4381c40">03231</a>     uint64_t <a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html#adc3ed84abeaf29b14b7117c3d4381c40">reserved_36_63</a>               : 28;
<a name="l03232"></a>03232 <span class="preprocessor">#endif</span>
<a name="l03233"></a>03233 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__mem__access__subidx.html#a91752d7a41e3a44e1bce1722198dc394">cn31xx</a>;
<a name="l03234"></a><a class="code" href="unioncvmx__npi__mem__access__subidx.html#a2111262a56ede4fd5223e44bb711dcbb">03234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html">cvmx_npi_mem_access_subidx_s</a>   <a class="code" href="unioncvmx__npi__mem__access__subidx.html#a2111262a56ede4fd5223e44bb711dcbb">cn38xx</a>;
<a name="l03235"></a><a class="code" href="unioncvmx__npi__mem__access__subidx.html#a8b113b478be80124f971f1c23982d845">03235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__cn31xx.html">cvmx_npi_mem_access_subidx_cn31xx</a> <a class="code" href="unioncvmx__npi__mem__access__subidx.html#a8b113b478be80124f971f1c23982d845">cn38xxp2</a>;
<a name="l03236"></a><a class="code" href="unioncvmx__npi__mem__access__subidx.html#a393ceeffa2b1bbb74ad2b32cf4c7191a">03236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html">cvmx_npi_mem_access_subidx_s</a>   <a class="code" href="unioncvmx__npi__mem__access__subidx.html#a393ceeffa2b1bbb74ad2b32cf4c7191a">cn50xx</a>;
<a name="l03237"></a><a class="code" href="unioncvmx__npi__mem__access__subidx.html#a998735bd5cee232b744eff5e4cb1fd36">03237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html">cvmx_npi_mem_access_subidx_s</a>   <a class="code" href="unioncvmx__npi__mem__access__subidx.html#a998735bd5cee232b744eff5e4cb1fd36">cn58xx</a>;
<a name="l03238"></a><a class="code" href="unioncvmx__npi__mem__access__subidx.html#ae8a1ccee5612952e7a049761f7e0ec3c">03238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__mem__access__subidx_1_1cvmx__npi__mem__access__subidx__s.html">cvmx_npi_mem_access_subidx_s</a>   <a class="code" href="unioncvmx__npi__mem__access__subidx.html#ae8a1ccee5612952e7a049761f7e0ec3c">cn58xxp1</a>;
<a name="l03239"></a>03239 };
<a name="l03240"></a><a class="code" href="cvmx-npi-defs_8h.html#ab61ad3ac60883212502b6d0e9d450940">03240</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__mem__access__subidx.html" title="cvmx_npi_mem_access_subid#">cvmx_npi_mem_access_subidx</a> <a class="code" href="unioncvmx__npi__mem__access__subidx.html" title="cvmx_npi_mem_access_subid#">cvmx_npi_mem_access_subidx_t</a>;
<a name="l03241"></a>03241 <span class="comment"></span>
<a name="l03242"></a>03242 <span class="comment">/**</span>
<a name="l03243"></a>03243 <span class="comment"> * cvmx_npi_msi_rcv</span>
<a name="l03244"></a>03244 <span class="comment"> *</span>
<a name="l03245"></a>03245 <span class="comment"> * NPI_MSI_RCV = NPI MSI Receive Vector Register</span>
<a name="l03246"></a>03246 <span class="comment"> *</span>
<a name="l03247"></a>03247 <span class="comment"> * A bit is set in this register relative to the vector received during a MSI. And cleared by a W1 to the register.</span>
<a name="l03248"></a>03248 <span class="comment"> */</span>
<a name="l03249"></a><a class="code" href="unioncvmx__npi__msi__rcv.html">03249</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__msi__rcv.html" title="cvmx_npi_msi_rcv">cvmx_npi_msi_rcv</a> {
<a name="l03250"></a><a class="code" href="unioncvmx__npi__msi__rcv.html#a9ae8eae422a622eddeff57572330f708">03250</a>     uint64_t <a class="code" href="unioncvmx__npi__msi__rcv.html#a9ae8eae422a622eddeff57572330f708">u64</a>;
<a name="l03251"></a><a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html">03251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html">cvmx_npi_msi_rcv_s</a> {
<a name="l03252"></a>03252 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03253"></a>03253 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html#a1f78c708aceddde3718f7917eaefc961">int_vec</a>                      : 64; <span class="comment">/**&lt; Refer to PCI_MSI_RCV */</span>
<a name="l03254"></a>03254 <span class="preprocessor">#else</span>
<a name="l03255"></a><a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html#a1f78c708aceddde3718f7917eaefc961">03255</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html#a1f78c708aceddde3718f7917eaefc961">int_vec</a>                      : 64;
<a name="l03256"></a>03256 <span class="preprocessor">#endif</span>
<a name="l03257"></a>03257 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__msi__rcv.html#acdd0ac4b96d0075dea8fc88eec4dcb76">s</a>;
<a name="l03258"></a><a class="code" href="unioncvmx__npi__msi__rcv.html#a143b52bb9d17c24704e2b3a7a5c72260">03258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html">cvmx_npi_msi_rcv_s</a>             <a class="code" href="unioncvmx__npi__msi__rcv.html#a143b52bb9d17c24704e2b3a7a5c72260">cn30xx</a>;
<a name="l03259"></a><a class="code" href="unioncvmx__npi__msi__rcv.html#a92f60c9a1a69ca6080a9bc8438f26632">03259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html">cvmx_npi_msi_rcv_s</a>             <a class="code" href="unioncvmx__npi__msi__rcv.html#a92f60c9a1a69ca6080a9bc8438f26632">cn31xx</a>;
<a name="l03260"></a><a class="code" href="unioncvmx__npi__msi__rcv.html#a3189bac4dff500851af02d55e485ed8e">03260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html">cvmx_npi_msi_rcv_s</a>             <a class="code" href="unioncvmx__npi__msi__rcv.html#a3189bac4dff500851af02d55e485ed8e">cn38xx</a>;
<a name="l03261"></a><a class="code" href="unioncvmx__npi__msi__rcv.html#a7f7e5895d35bde624c39f41463508d02">03261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html">cvmx_npi_msi_rcv_s</a>             <a class="code" href="unioncvmx__npi__msi__rcv.html#a7f7e5895d35bde624c39f41463508d02">cn38xxp2</a>;
<a name="l03262"></a><a class="code" href="unioncvmx__npi__msi__rcv.html#a55af0a3aff9338499e25609843d8275c">03262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html">cvmx_npi_msi_rcv_s</a>             <a class="code" href="unioncvmx__npi__msi__rcv.html#a55af0a3aff9338499e25609843d8275c">cn50xx</a>;
<a name="l03263"></a><a class="code" href="unioncvmx__npi__msi__rcv.html#a9eea113b00f7509c3f18fef22057a215">03263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html">cvmx_npi_msi_rcv_s</a>             <a class="code" href="unioncvmx__npi__msi__rcv.html#a9eea113b00f7509c3f18fef22057a215">cn58xx</a>;
<a name="l03264"></a><a class="code" href="unioncvmx__npi__msi__rcv.html#af8685b457619ca137dcba0d466f95224">03264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__msi__rcv_1_1cvmx__npi__msi__rcv__s.html">cvmx_npi_msi_rcv_s</a>             <a class="code" href="unioncvmx__npi__msi__rcv.html#af8685b457619ca137dcba0d466f95224">cn58xxp1</a>;
<a name="l03265"></a>03265 };
<a name="l03266"></a><a class="code" href="cvmx-npi-defs_8h.html#aea094a41ef8777a73563ebe8e4f30274">03266</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__msi__rcv.html" title="cvmx_npi_msi_rcv">cvmx_npi_msi_rcv</a> <a class="code" href="unioncvmx__npi__msi__rcv.html" title="cvmx_npi_msi_rcv">cvmx_npi_msi_rcv_t</a>;
<a name="l03267"></a>03267 <span class="comment"></span>
<a name="l03268"></a>03268 <span class="comment">/**</span>
<a name="l03269"></a>03269 <span class="comment"> * cvmx_npi_num_desc_output#</span>
<a name="l03270"></a>03270 <span class="comment"> *</span>
<a name="l03271"></a>03271 <span class="comment"> * NUM_DESC_OUTPUT0 = Number Of Descriptors Available For Output 0</span>
<a name="l03272"></a>03272 <span class="comment"> *</span>
<a name="l03273"></a>03273 <span class="comment"> * The size of the Buffer/Info Pointer Pair ring for Output-0.</span>
<a name="l03274"></a>03274 <span class="comment"> */</span>
<a name="l03275"></a><a class="code" href="unioncvmx__npi__num__desc__outputx.html">03275</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__num__desc__outputx.html" title="cvmx_npi_num_desc_output#">cvmx_npi_num_desc_outputx</a> {
<a name="l03276"></a><a class="code" href="unioncvmx__npi__num__desc__outputx.html#a4f36dc811cd59e3c7f325454f0c52e2b">03276</a>     uint64_t <a class="code" href="unioncvmx__npi__num__desc__outputx.html#a4f36dc811cd59e3c7f325454f0c52e2b">u64</a>;
<a name="l03277"></a><a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html">03277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html">cvmx_npi_num_desc_outputx_s</a> {
<a name="l03278"></a>03278 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03279"></a>03279 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html#ae5ba7a7715a1bf43d0b30e82cf8108c1">reserved_32_63</a>               : 32;
<a name="l03280"></a>03280     uint64_t <a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html#a30d514e645634b0baff036ac7771aa2b">size</a>                         : 32; <span class="comment">/**&lt; The size of the Buffer/Info Pointer Pair ring. */</span>
<a name="l03281"></a>03281 <span class="preprocessor">#else</span>
<a name="l03282"></a><a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html#a30d514e645634b0baff036ac7771aa2b">03282</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html#a30d514e645634b0baff036ac7771aa2b">size</a>                         : 32;
<a name="l03283"></a><a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html#ae5ba7a7715a1bf43d0b30e82cf8108c1">03283</a>     uint64_t <a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html#ae5ba7a7715a1bf43d0b30e82cf8108c1">reserved_32_63</a>               : 32;
<a name="l03284"></a>03284 <span class="preprocessor">#endif</span>
<a name="l03285"></a>03285 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__num__desc__outputx.html#a39861ce69dd72e49931b043dbb8e8b5f">s</a>;
<a name="l03286"></a><a class="code" href="unioncvmx__npi__num__desc__outputx.html#a59a0bdfb080efe9f0822d63b04b5a681">03286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html">cvmx_npi_num_desc_outputx_s</a>    <a class="code" href="unioncvmx__npi__num__desc__outputx.html#a59a0bdfb080efe9f0822d63b04b5a681">cn30xx</a>;
<a name="l03287"></a><a class="code" href="unioncvmx__npi__num__desc__outputx.html#a9440b5a0bb71d0ceea92bac3da2e38ea">03287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html">cvmx_npi_num_desc_outputx_s</a>    <a class="code" href="unioncvmx__npi__num__desc__outputx.html#a9440b5a0bb71d0ceea92bac3da2e38ea">cn31xx</a>;
<a name="l03288"></a><a class="code" href="unioncvmx__npi__num__desc__outputx.html#a2a25603af2b39188626ca87e923d9d21">03288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html">cvmx_npi_num_desc_outputx_s</a>    <a class="code" href="unioncvmx__npi__num__desc__outputx.html#a2a25603af2b39188626ca87e923d9d21">cn38xx</a>;
<a name="l03289"></a><a class="code" href="unioncvmx__npi__num__desc__outputx.html#a1beeab95734e8eb5955aa7e3bbcb76b0">03289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html">cvmx_npi_num_desc_outputx_s</a>    <a class="code" href="unioncvmx__npi__num__desc__outputx.html#a1beeab95734e8eb5955aa7e3bbcb76b0">cn38xxp2</a>;
<a name="l03290"></a><a class="code" href="unioncvmx__npi__num__desc__outputx.html#a57ba794ee033abe499dd62a86f4d2ca0">03290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html">cvmx_npi_num_desc_outputx_s</a>    <a class="code" href="unioncvmx__npi__num__desc__outputx.html#a57ba794ee033abe499dd62a86f4d2ca0">cn50xx</a>;
<a name="l03291"></a><a class="code" href="unioncvmx__npi__num__desc__outputx.html#abd11f673c484b6cb98fe36f106028311">03291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html">cvmx_npi_num_desc_outputx_s</a>    <a class="code" href="unioncvmx__npi__num__desc__outputx.html#abd11f673c484b6cb98fe36f106028311">cn58xx</a>;
<a name="l03292"></a><a class="code" href="unioncvmx__npi__num__desc__outputx.html#a14f375ce0b31dfa1273855e8deaef604">03292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__num__desc__outputx_1_1cvmx__npi__num__desc__outputx__s.html">cvmx_npi_num_desc_outputx_s</a>    <a class="code" href="unioncvmx__npi__num__desc__outputx.html#a14f375ce0b31dfa1273855e8deaef604">cn58xxp1</a>;
<a name="l03293"></a>03293 };
<a name="l03294"></a><a class="code" href="cvmx-npi-defs_8h.html#adb650fd8927a9a3fcdfbd44195293815">03294</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__num__desc__outputx.html" title="cvmx_npi_num_desc_output#">cvmx_npi_num_desc_outputx</a> <a class="code" href="unioncvmx__npi__num__desc__outputx.html" title="cvmx_npi_num_desc_output#">cvmx_npi_num_desc_outputx_t</a>;
<a name="l03295"></a>03295 <span class="comment"></span>
<a name="l03296"></a>03296 <span class="comment">/**</span>
<a name="l03297"></a>03297 <span class="comment"> * cvmx_npi_output_control</span>
<a name="l03298"></a>03298 <span class="comment"> *</span>
<a name="l03299"></a>03299 <span class="comment"> * NPI_OUTPUT_CONTROL = NPI&apos;s Output Control Register</span>
<a name="l03300"></a>03300 <span class="comment"> *</span>
<a name="l03301"></a>03301 <span class="comment"> * The address to start reading Instructions from for Output-3.</span>
<a name="l03302"></a>03302 <span class="comment"> */</span>
<a name="l03303"></a><a class="code" href="unioncvmx__npi__output__control.html">03303</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__output__control.html" title="cvmx_npi_output_control">cvmx_npi_output_control</a> {
<a name="l03304"></a><a class="code" href="unioncvmx__npi__output__control.html#a8bc5ed4ccc4519f2e6dbc354cb3d919c">03304</a>     uint64_t <a class="code" href="unioncvmx__npi__output__control.html#a8bc5ed4ccc4519f2e6dbc354cb3d919c">u64</a>;
<a name="l03305"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html">03305</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html">cvmx_npi_output_control_s</a> {
<a name="l03306"></a>03306 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03307"></a>03307 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac9ae3b80aa44aaa6bc2565e876c4ea34">reserved_49_63</a>               : 15;
<a name="l03308"></a>03308     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a7e0d0faae86fa8de691fe10012a23116">pkt_rr</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the output packet selection will be</span>
<a name="l03309"></a>03309 <span class="comment">                                                         made with a Round Robin arbitration. When &apos;0&apos;</span>
<a name="l03310"></a>03310 <span class="comment">                                                         the output packet port is fixed in priority,</span>
<a name="l03311"></a>03311 <span class="comment">                                                         where the lower port number has higher priority.</span>
<a name="l03312"></a>03312 <span class="comment">                                                         PASS3 Field */</span>
<a name="l03313"></a>03313     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a9f802f1b7173fb9f01ed11fe65067813">p3_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT3 register will be</span>
<a name="l03314"></a>03314 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03315"></a>03315 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03316"></a>03316 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03317"></a>03317     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a232969f0bf92916bbc9fd87a17aa6345">p2_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT2 register will be</span>
<a name="l03318"></a>03318 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03319"></a>03319 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03320"></a>03320 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03321"></a>03321     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a3bd095ad477d8cbfe978eeea63cf27bc">p1_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT1 register will be</span>
<a name="l03322"></a>03322 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03323"></a>03323 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03324"></a>03324 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03325"></a>03325     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a445edaa47e1b6260fc876bccfbb2e8a6">p0_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT0 register will be</span>
<a name="l03326"></a>03326 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03327"></a>03327 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03328"></a>03328 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03329"></a>03329     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#aa9d6254a1c930bc602bb720a89dde647">o3_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output3 Data. */</span>
<a name="l03330"></a>03330     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#aa937f201079c52fa4034831e94b730f2">o3_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output3 Data. */</span>
<a name="l03331"></a>03331     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a946d0ca22aba5330ae6d2dc0cb851f3e">o3_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output3 Data. */</span>
<a name="l03332"></a>03332     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad666c3ef1f4507bdfda8f208371080d8">o2_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output2 Data. */</span>
<a name="l03333"></a>03333     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#af560a3015223126290881eaad8cf6b21">o2_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output2 Data. */</span>
<a name="l03334"></a>03334     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac6628d53298a5fc1f379d58d3111ebae">o2_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output2 Data. */</span>
<a name="l03335"></a>03335     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a9da67371cf9635de09a38de4a02399f1">o1_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output1 Data. */</span>
<a name="l03336"></a>03336     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a9dfe28dc0b841842a57c6ea0c567d811">o1_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output1 Data. */</span>
<a name="l03337"></a>03337     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a922551de790dec2dfdaed9d9ff95b6fe">o1_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output1 Data. */</span>
<a name="l03338"></a>03338     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a7d601a71336c0871a62da35a2045fafa">o0_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output0 Data. */</span>
<a name="l03339"></a>03339     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a210c240d8045447cbe45345a00f2ebdf">o0_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output0 Data. */</span>
<a name="l03340"></a>03340     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a697077a00259eddfff47f08905484a47">o0_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output0 Data. */</span>
<a name="l03341"></a>03341     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad7b3df01b86e829b42e523c81ea47683">o3_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03342"></a>03342 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03343"></a>03343 <span class="comment">                                                         and the RO, NS, ES values come from the O3_ES,</span>
<a name="l03344"></a>03344 <span class="comment">                                                         O3_NS, O3_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03345"></a>03345 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03346"></a>03346 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03347"></a>03347 <span class="comment">                                                         O3_ES[1:0], O3_NS, O3_RO. For Output Port-3. */</span>
<a name="l03348"></a>03348     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#af8ec86be2d2df9211ed018bf790c5183">o2_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03349"></a>03349 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03350"></a>03350 <span class="comment">                                                         and the RO, NS, ES values come from the O2_ES,</span>
<a name="l03351"></a>03351 <span class="comment">                                                         O2_NS, O2_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03352"></a>03352 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03353"></a>03353 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03354"></a>03354 <span class="comment">                                                         O2_ES[1:0], O2_NS, O2_RO. For Output Port-2. */</span>
<a name="l03355"></a>03355     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a406e4dae9afbe72260c1966168175621">o1_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03356"></a>03356 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03357"></a>03357 <span class="comment">                                                         and the RO, NS, ES values come from the O1_ES,</span>
<a name="l03358"></a>03358 <span class="comment">                                                         O1_NS, O1_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03359"></a>03359 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03360"></a>03360 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03361"></a>03361 <span class="comment">                                                         O1_ES[1:0], O1_NS, O1_RO. For Output Port-1. */</span>
<a name="l03362"></a>03362     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#aca579bd141edc9ed44c0bcd47a52e7c8">o0_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03363"></a>03363 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03364"></a>03364 <span class="comment">                                                         and the RO, NS, ES values come from the O0_ES,</span>
<a name="l03365"></a>03365 <span class="comment">                                                         O0_NS, O0_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03366"></a>03366 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03367"></a>03367 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03368"></a>03368 <span class="comment">                                                         O0_ES[1:0], O0_NS, O0_RO. For Output Port-0. */</span>
<a name="l03369"></a>03369     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a5dc9b29742515e5495a2a7521d9471b8">reserved_20_23</a>               : 4;
<a name="l03370"></a>03370     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac17e7522434a7824ff98e833f11f8722">iptr_o3</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03371"></a>03371 <span class="comment">                                                         for output-3. */</span>
<a name="l03372"></a>03372     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a5297eb84c42147662c4da26a2e8e0834">iptr_o2</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03373"></a>03373 <span class="comment">                                                         for output-2. */</span>
<a name="l03374"></a>03374     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#abc2c2573681a64101d740c9b0e074fe7">iptr_o1</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03375"></a>03375 <span class="comment">                                                         for output-1. */</span>
<a name="l03376"></a>03376     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a70f4a62da12deb12f2ccb0bba4f75019">iptr_o0</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03377"></a>03377 <span class="comment">                                                         for output-0. */</span>
<a name="l03378"></a>03378     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a3c1777b6104a130544f4dbc4ac330b2f">esr_sl3</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist3 reads. */</span>
<a name="l03379"></a>03379     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a84e4a9b80791bae7f1d3b78b6796f85d">nsr_sl3</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist3 reads. */</span>
<a name="l03380"></a>03380     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a6e2f81879669512e9faf2bba2b01fb2d">ror_sl3</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist3 reads. */</span>
<a name="l03381"></a>03381     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac3a478898a81ec4de853f00ba73e9d86">esr_sl2</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist2 reads. */</span>
<a name="l03382"></a>03382     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac56aaf251a9a420e4bf86e61e8cded93">nsr_sl2</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist2 reads. */</span>
<a name="l03383"></a>03383     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a3631d94214ae7a23f21f8c690b10b35a">ror_sl2</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist2 reads. */</span>
<a name="l03384"></a>03384     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a98d6ac454cacb0368d448605cc656258">esr_sl1</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist1 reads. */</span>
<a name="l03385"></a>03385     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ada64b4e8e03f4affea2bd1832cb38d20">nsr_sl1</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist1 reads. */</span>
<a name="l03386"></a>03386     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a329e95948aa3e1e694a723f235d5046d">ror_sl1</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist1 reads. */</span>
<a name="l03387"></a>03387     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a6b2e4c0a9b53528b4163d55e3db46913">esr_sl0</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist0 reads. */</span>
<a name="l03388"></a>03388     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad9577b435538a9bf5b3a35aa2c1beff5">nsr_sl0</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist0 reads. */</span>
<a name="l03389"></a>03389     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad56585c6e348678157337e1ed0346ef3">ror_sl0</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist0 reads. */</span>
<a name="l03390"></a>03390 <span class="preprocessor">#else</span>
<a name="l03391"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad56585c6e348678157337e1ed0346ef3">03391</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad56585c6e348678157337e1ed0346ef3">ror_sl0</a>                      : 1;
<a name="l03392"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad9577b435538a9bf5b3a35aa2c1beff5">03392</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad9577b435538a9bf5b3a35aa2c1beff5">nsr_sl0</a>                      : 1;
<a name="l03393"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a6b2e4c0a9b53528b4163d55e3db46913">03393</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a6b2e4c0a9b53528b4163d55e3db46913">esr_sl0</a>                      : 2;
<a name="l03394"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a329e95948aa3e1e694a723f235d5046d">03394</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a329e95948aa3e1e694a723f235d5046d">ror_sl1</a>                      : 1;
<a name="l03395"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ada64b4e8e03f4affea2bd1832cb38d20">03395</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ada64b4e8e03f4affea2bd1832cb38d20">nsr_sl1</a>                      : 1;
<a name="l03396"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a98d6ac454cacb0368d448605cc656258">03396</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a98d6ac454cacb0368d448605cc656258">esr_sl1</a>                      : 2;
<a name="l03397"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a3631d94214ae7a23f21f8c690b10b35a">03397</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a3631d94214ae7a23f21f8c690b10b35a">ror_sl2</a>                      : 1;
<a name="l03398"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac56aaf251a9a420e4bf86e61e8cded93">03398</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac56aaf251a9a420e4bf86e61e8cded93">nsr_sl2</a>                      : 1;
<a name="l03399"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac3a478898a81ec4de853f00ba73e9d86">03399</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac3a478898a81ec4de853f00ba73e9d86">esr_sl2</a>                      : 2;
<a name="l03400"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a6e2f81879669512e9faf2bba2b01fb2d">03400</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a6e2f81879669512e9faf2bba2b01fb2d">ror_sl3</a>                      : 1;
<a name="l03401"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a84e4a9b80791bae7f1d3b78b6796f85d">03401</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a84e4a9b80791bae7f1d3b78b6796f85d">nsr_sl3</a>                      : 1;
<a name="l03402"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a3c1777b6104a130544f4dbc4ac330b2f">03402</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a3c1777b6104a130544f4dbc4ac330b2f">esr_sl3</a>                      : 2;
<a name="l03403"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a70f4a62da12deb12f2ccb0bba4f75019">03403</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a70f4a62da12deb12f2ccb0bba4f75019">iptr_o0</a>                      : 1;
<a name="l03404"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#abc2c2573681a64101d740c9b0e074fe7">03404</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#abc2c2573681a64101d740c9b0e074fe7">iptr_o1</a>                      : 1;
<a name="l03405"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a5297eb84c42147662c4da26a2e8e0834">03405</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a5297eb84c42147662c4da26a2e8e0834">iptr_o2</a>                      : 1;
<a name="l03406"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac17e7522434a7824ff98e833f11f8722">03406</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac17e7522434a7824ff98e833f11f8722">iptr_o3</a>                      : 1;
<a name="l03407"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a5dc9b29742515e5495a2a7521d9471b8">03407</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a5dc9b29742515e5495a2a7521d9471b8">reserved_20_23</a>               : 4;
<a name="l03408"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#aca579bd141edc9ed44c0bcd47a52e7c8">03408</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#aca579bd141edc9ed44c0bcd47a52e7c8">o0_csrm</a>                      : 1;
<a name="l03409"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a406e4dae9afbe72260c1966168175621">03409</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a406e4dae9afbe72260c1966168175621">o1_csrm</a>                      : 1;
<a name="l03410"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#af8ec86be2d2df9211ed018bf790c5183">03410</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#af8ec86be2d2df9211ed018bf790c5183">o2_csrm</a>                      : 1;
<a name="l03411"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad7b3df01b86e829b42e523c81ea47683">03411</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad7b3df01b86e829b42e523c81ea47683">o3_csrm</a>                      : 1;
<a name="l03412"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a697077a00259eddfff47f08905484a47">03412</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a697077a00259eddfff47f08905484a47">o0_ro</a>                        : 1;
<a name="l03413"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a210c240d8045447cbe45345a00f2ebdf">03413</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a210c240d8045447cbe45345a00f2ebdf">o0_ns</a>                        : 1;
<a name="l03414"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a7d601a71336c0871a62da35a2045fafa">03414</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a7d601a71336c0871a62da35a2045fafa">o0_es</a>                        : 2;
<a name="l03415"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a922551de790dec2dfdaed9d9ff95b6fe">03415</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a922551de790dec2dfdaed9d9ff95b6fe">o1_ro</a>                        : 1;
<a name="l03416"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a9dfe28dc0b841842a57c6ea0c567d811">03416</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a9dfe28dc0b841842a57c6ea0c567d811">o1_ns</a>                        : 1;
<a name="l03417"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a9da67371cf9635de09a38de4a02399f1">03417</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a9da67371cf9635de09a38de4a02399f1">o1_es</a>                        : 2;
<a name="l03418"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac6628d53298a5fc1f379d58d3111ebae">03418</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac6628d53298a5fc1f379d58d3111ebae">o2_ro</a>                        : 1;
<a name="l03419"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#af560a3015223126290881eaad8cf6b21">03419</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#af560a3015223126290881eaad8cf6b21">o2_ns</a>                        : 1;
<a name="l03420"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad666c3ef1f4507bdfda8f208371080d8">03420</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ad666c3ef1f4507bdfda8f208371080d8">o2_es</a>                        : 2;
<a name="l03421"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a946d0ca22aba5330ae6d2dc0cb851f3e">03421</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a946d0ca22aba5330ae6d2dc0cb851f3e">o3_ro</a>                        : 1;
<a name="l03422"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#aa937f201079c52fa4034831e94b730f2">03422</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#aa937f201079c52fa4034831e94b730f2">o3_ns</a>                        : 1;
<a name="l03423"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#aa9d6254a1c930bc602bb720a89dde647">03423</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#aa9d6254a1c930bc602bb720a89dde647">o3_es</a>                        : 2;
<a name="l03424"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a445edaa47e1b6260fc876bccfbb2e8a6">03424</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a445edaa47e1b6260fc876bccfbb2e8a6">p0_bmode</a>                     : 1;
<a name="l03425"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a3bd095ad477d8cbfe978eeea63cf27bc">03425</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a3bd095ad477d8cbfe978eeea63cf27bc">p1_bmode</a>                     : 1;
<a name="l03426"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a232969f0bf92916bbc9fd87a17aa6345">03426</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a232969f0bf92916bbc9fd87a17aa6345">p2_bmode</a>                     : 1;
<a name="l03427"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a9f802f1b7173fb9f01ed11fe65067813">03427</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a9f802f1b7173fb9f01ed11fe65067813">p3_bmode</a>                     : 1;
<a name="l03428"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a7e0d0faae86fa8de691fe10012a23116">03428</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#a7e0d0faae86fa8de691fe10012a23116">pkt_rr</a>                       : 1;
<a name="l03429"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac9ae3b80aa44aaa6bc2565e876c4ea34">03429</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html#ac9ae3b80aa44aaa6bc2565e876c4ea34">reserved_49_63</a>               : 15;
<a name="l03430"></a>03430 <span class="preprocessor">#endif</span>
<a name="l03431"></a>03431 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__output__control.html#a7e00e6469aa11c98dab3c286ec9463d9">s</a>;
<a name="l03432"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html">03432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html">cvmx_npi_output_control_cn30xx</a> {
<a name="l03433"></a>03433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03434"></a>03434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a39a33695cf73bb49a1f50aa708c46878">reserved_45_63</a>               : 19;
<a name="l03435"></a>03435     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#af788c72debb5c24d693fcbf47f29bc8e">p0_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT0 register will be</span>
<a name="l03436"></a>03436 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03437"></a>03437 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03438"></a>03438 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03439"></a>03439     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a39c9d9df6d8c61fd45fc0a95117e0752">reserved_32_43</a>               : 12;
<a name="l03440"></a>03440     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a0f91aa75ffafa10c315f6d8c28ffbeaa">o0_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output0 Data. */</span>
<a name="l03441"></a>03441     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a3e61ffa09a86f0245dea69a1cc933e22">o0_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output0 Data. */</span>
<a name="l03442"></a>03442     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a2b603621880ea1bd5533a4729c325e37">o0_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output0 Data. */</span>
<a name="l03443"></a>03443     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a3d1ac14560de5c18c147816bcddea7b0">reserved_25_27</a>               : 3;
<a name="l03444"></a>03444     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#afce0faa6f6a7bdc12c37353288081b30">o0_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03445"></a>03445 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03446"></a>03446 <span class="comment">                                                         and the RO, NS, ES values come from the O0_ES,</span>
<a name="l03447"></a>03447 <span class="comment">                                                         O0_NS, O0_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03448"></a>03448 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03449"></a>03449 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03450"></a>03450 <span class="comment">                                                         O0_ES[1:0], O0_NS, O0_RO. For Output Port-0. */</span>
<a name="l03451"></a>03451     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a5691e12998247fa7c9c41049f97ca2fa">reserved_17_23</a>               : 7;
<a name="l03452"></a>03452     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#abe7666ce26d75c4d827b719b52135f4e">iptr_o0</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03453"></a>03453 <span class="comment">                                                         for output-0. */</span>
<a name="l03454"></a>03454     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a9b23c6a576852e8af5bbbb58970c632e">reserved_4_15</a>                : 12;
<a name="l03455"></a>03455     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a8c17a92ca6fe999f94f7ca407758cf1f">esr_sl0</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist0 reads. */</span>
<a name="l03456"></a>03456     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#ab080165ed4db9ede74458c358d35252e">nsr_sl0</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist0 reads. */</span>
<a name="l03457"></a>03457     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a3870bab4d7cc8fed2c99d7e4c4cc76c1">ror_sl0</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist0 reads. */</span>
<a name="l03458"></a>03458 <span class="preprocessor">#else</span>
<a name="l03459"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a3870bab4d7cc8fed2c99d7e4c4cc76c1">03459</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a3870bab4d7cc8fed2c99d7e4c4cc76c1">ror_sl0</a>                      : 1;
<a name="l03460"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#ab080165ed4db9ede74458c358d35252e">03460</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#ab080165ed4db9ede74458c358d35252e">nsr_sl0</a>                      : 1;
<a name="l03461"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a8c17a92ca6fe999f94f7ca407758cf1f">03461</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a8c17a92ca6fe999f94f7ca407758cf1f">esr_sl0</a>                      : 2;
<a name="l03462"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a9b23c6a576852e8af5bbbb58970c632e">03462</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a9b23c6a576852e8af5bbbb58970c632e">reserved_4_15</a>                : 12;
<a name="l03463"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#abe7666ce26d75c4d827b719b52135f4e">03463</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#abe7666ce26d75c4d827b719b52135f4e">iptr_o0</a>                      : 1;
<a name="l03464"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a5691e12998247fa7c9c41049f97ca2fa">03464</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a5691e12998247fa7c9c41049f97ca2fa">reserved_17_23</a>               : 7;
<a name="l03465"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#afce0faa6f6a7bdc12c37353288081b30">03465</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#afce0faa6f6a7bdc12c37353288081b30">o0_csrm</a>                      : 1;
<a name="l03466"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a3d1ac14560de5c18c147816bcddea7b0">03466</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a3d1ac14560de5c18c147816bcddea7b0">reserved_25_27</a>               : 3;
<a name="l03467"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a2b603621880ea1bd5533a4729c325e37">03467</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a2b603621880ea1bd5533a4729c325e37">o0_ro</a>                        : 1;
<a name="l03468"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a3e61ffa09a86f0245dea69a1cc933e22">03468</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a3e61ffa09a86f0245dea69a1cc933e22">o0_ns</a>                        : 1;
<a name="l03469"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a0f91aa75ffafa10c315f6d8c28ffbeaa">03469</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a0f91aa75ffafa10c315f6d8c28ffbeaa">o0_es</a>                        : 2;
<a name="l03470"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a39c9d9df6d8c61fd45fc0a95117e0752">03470</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a39c9d9df6d8c61fd45fc0a95117e0752">reserved_32_43</a>               : 12;
<a name="l03471"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#af788c72debb5c24d693fcbf47f29bc8e">03471</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#af788c72debb5c24d693fcbf47f29bc8e">p0_bmode</a>                     : 1;
<a name="l03472"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a39a33695cf73bb49a1f50aa708c46878">03472</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn30xx.html#a39a33695cf73bb49a1f50aa708c46878">reserved_45_63</a>               : 19;
<a name="l03473"></a>03473 <span class="preprocessor">#endif</span>
<a name="l03474"></a>03474 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__output__control.html#a3e810d3a7206d7fd2420d71a8d74cdb1">cn30xx</a>;
<a name="l03475"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html">03475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html">cvmx_npi_output_control_cn31xx</a> {
<a name="l03476"></a>03476 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03477"></a>03477 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a3174528f3775d9dd2c26847a990d9387">reserved_46_63</a>               : 18;
<a name="l03478"></a>03478     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a71d90486709f6f7535e37a2bd5e4e2a6">p1_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT1 register will be</span>
<a name="l03479"></a>03479 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03480"></a>03480 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03481"></a>03481 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03482"></a>03482     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#aa951c0981c03008f0d89de3a1fb8b337">p0_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT0 register will be</span>
<a name="l03483"></a>03483 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03484"></a>03484 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03485"></a>03485 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03486"></a>03486     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ab40c9e7a193b5451d4abf8215dacb0c4">reserved_36_43</a>               : 8;
<a name="l03487"></a>03487     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a8cebdabb97f92ef9e831ba1a31d726e4">o1_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output1 Data. */</span>
<a name="l03488"></a>03488     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ad5a5e5c2db2ed6151d261c1c18960c4c">o1_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output1 Data. */</span>
<a name="l03489"></a>03489     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#af37af8a9d33302fbc2579fb3ec74c2e6">o1_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output1 Data. */</span>
<a name="l03490"></a>03490     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#abb07ecf6c48e181dfb10ea45afec16aa">o0_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output0 Data. */</span>
<a name="l03491"></a>03491     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#aae1ee0cf9e8928efd9811b00c8ab1a05">o0_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output0 Data. */</span>
<a name="l03492"></a>03492     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a90bb215d3cd9bad2cb45297a6f1df611">o0_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output0 Data. */</span>
<a name="l03493"></a>03493     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a8f6010d2623a72620311b47575fe8603">reserved_26_27</a>               : 2;
<a name="l03494"></a>03494     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#acf033949658a142818294158b38f1338">o1_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03495"></a>03495 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03496"></a>03496 <span class="comment">                                                         and the RO, NS, ES values come from the O1_ES,</span>
<a name="l03497"></a>03497 <span class="comment">                                                         O1_NS, O1_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03498"></a>03498 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03499"></a>03499 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03500"></a>03500 <span class="comment">                                                         O1_ES[1:0], O1_NS, O1_RO. For Output Port-1. */</span>
<a name="l03501"></a>03501     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a14eacc4cf929b16f9e0f71aeebbe9e32">o0_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03502"></a>03502 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03503"></a>03503 <span class="comment">                                                         and the RO, NS, ES values come from the O0_ES,</span>
<a name="l03504"></a>03504 <span class="comment">                                                         O0_NS, O0_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03505"></a>03505 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03506"></a>03506 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03507"></a>03507 <span class="comment">                                                         O0_ES[1:0], O0_NS, O0_RO. For Output Port-0. */</span>
<a name="l03508"></a>03508     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a7e86743eb11d9edad6cb66d53d706115">reserved_18_23</a>               : 6;
<a name="l03509"></a>03509     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a228d129ff1cc5ab21be5f9c289d2f1fc">iptr_o1</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03510"></a>03510 <span class="comment">                                                         for output-1. */</span>
<a name="l03511"></a>03511     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#aa434c4e862257380499899afc1f947cb">iptr_o0</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03512"></a>03512 <span class="comment">                                                         for output-0. */</span>
<a name="l03513"></a>03513     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ae222e02bef26f13e1ca5ec2ae0f51c06">reserved_8_15</a>                : 8;
<a name="l03514"></a>03514     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ae39d32d81d77cfb7282fb36013e1dbaa">esr_sl1</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist1 reads. */</span>
<a name="l03515"></a>03515     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a1e1b47e967eb47329b20ca7c116777e8">nsr_sl1</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist1 reads. */</span>
<a name="l03516"></a>03516     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a4b69133abdd3eaa2c0d0fcd851b675e5">ror_sl1</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist1 reads. */</span>
<a name="l03517"></a>03517     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a335a1d35803fad4b776a0abb78f05553">esr_sl0</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist0 reads. */</span>
<a name="l03518"></a>03518     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a8047e6e34c69d244ab6e67213befbea0">nsr_sl0</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist0 reads. */</span>
<a name="l03519"></a>03519     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ad695a8995a9ad144b49bae52110111b1">ror_sl0</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist0 reads. */</span>
<a name="l03520"></a>03520 <span class="preprocessor">#else</span>
<a name="l03521"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ad695a8995a9ad144b49bae52110111b1">03521</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ad695a8995a9ad144b49bae52110111b1">ror_sl0</a>                      : 1;
<a name="l03522"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a8047e6e34c69d244ab6e67213befbea0">03522</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a8047e6e34c69d244ab6e67213befbea0">nsr_sl0</a>                      : 1;
<a name="l03523"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a335a1d35803fad4b776a0abb78f05553">03523</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a335a1d35803fad4b776a0abb78f05553">esr_sl0</a>                      : 2;
<a name="l03524"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a4b69133abdd3eaa2c0d0fcd851b675e5">03524</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a4b69133abdd3eaa2c0d0fcd851b675e5">ror_sl1</a>                      : 1;
<a name="l03525"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a1e1b47e967eb47329b20ca7c116777e8">03525</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a1e1b47e967eb47329b20ca7c116777e8">nsr_sl1</a>                      : 1;
<a name="l03526"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ae39d32d81d77cfb7282fb36013e1dbaa">03526</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ae39d32d81d77cfb7282fb36013e1dbaa">esr_sl1</a>                      : 2;
<a name="l03527"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ae222e02bef26f13e1ca5ec2ae0f51c06">03527</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ae222e02bef26f13e1ca5ec2ae0f51c06">reserved_8_15</a>                : 8;
<a name="l03528"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#aa434c4e862257380499899afc1f947cb">03528</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#aa434c4e862257380499899afc1f947cb">iptr_o0</a>                      : 1;
<a name="l03529"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a228d129ff1cc5ab21be5f9c289d2f1fc">03529</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a228d129ff1cc5ab21be5f9c289d2f1fc">iptr_o1</a>                      : 1;
<a name="l03530"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a7e86743eb11d9edad6cb66d53d706115">03530</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a7e86743eb11d9edad6cb66d53d706115">reserved_18_23</a>               : 6;
<a name="l03531"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a14eacc4cf929b16f9e0f71aeebbe9e32">03531</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a14eacc4cf929b16f9e0f71aeebbe9e32">o0_csrm</a>                      : 1;
<a name="l03532"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#acf033949658a142818294158b38f1338">03532</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#acf033949658a142818294158b38f1338">o1_csrm</a>                      : 1;
<a name="l03533"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a8f6010d2623a72620311b47575fe8603">03533</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a8f6010d2623a72620311b47575fe8603">reserved_26_27</a>               : 2;
<a name="l03534"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a90bb215d3cd9bad2cb45297a6f1df611">03534</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a90bb215d3cd9bad2cb45297a6f1df611">o0_ro</a>                        : 1;
<a name="l03535"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#aae1ee0cf9e8928efd9811b00c8ab1a05">03535</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#aae1ee0cf9e8928efd9811b00c8ab1a05">o0_ns</a>                        : 1;
<a name="l03536"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#abb07ecf6c48e181dfb10ea45afec16aa">03536</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#abb07ecf6c48e181dfb10ea45afec16aa">o0_es</a>                        : 2;
<a name="l03537"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#af37af8a9d33302fbc2579fb3ec74c2e6">03537</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#af37af8a9d33302fbc2579fb3ec74c2e6">o1_ro</a>                        : 1;
<a name="l03538"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ad5a5e5c2db2ed6151d261c1c18960c4c">03538</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ad5a5e5c2db2ed6151d261c1c18960c4c">o1_ns</a>                        : 1;
<a name="l03539"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a8cebdabb97f92ef9e831ba1a31d726e4">03539</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a8cebdabb97f92ef9e831ba1a31d726e4">o1_es</a>                        : 2;
<a name="l03540"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ab40c9e7a193b5451d4abf8215dacb0c4">03540</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#ab40c9e7a193b5451d4abf8215dacb0c4">reserved_36_43</a>               : 8;
<a name="l03541"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#aa951c0981c03008f0d89de3a1fb8b337">03541</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#aa951c0981c03008f0d89de3a1fb8b337">p0_bmode</a>                     : 1;
<a name="l03542"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a71d90486709f6f7535e37a2bd5e4e2a6">03542</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a71d90486709f6f7535e37a2bd5e4e2a6">p1_bmode</a>                     : 1;
<a name="l03543"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a3174528f3775d9dd2c26847a990d9387">03543</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn31xx.html#a3174528f3775d9dd2c26847a990d9387">reserved_46_63</a>               : 18;
<a name="l03544"></a>03544 <span class="preprocessor">#endif</span>
<a name="l03545"></a>03545 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__output__control.html#a4cf6687d1c748cf3bc299c146f09f7ca">cn31xx</a>;
<a name="l03546"></a><a class="code" href="unioncvmx__npi__output__control.html#a89c2ef9eb86c3ef13b69436071231aca">03546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html">cvmx_npi_output_control_s</a>      <a class="code" href="unioncvmx__npi__output__control.html#a89c2ef9eb86c3ef13b69436071231aca">cn38xx</a>;
<a name="l03547"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html">03547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html">cvmx_npi_output_control_cn38xxp2</a> {
<a name="l03548"></a>03548 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03549"></a>03549 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a421b56b3f0504bd1aa012ffc94d118e9">reserved_48_63</a>               : 16;
<a name="l03550"></a>03550     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a1533371926006442c73e40c57dc2085e">p3_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT3 register will be</span>
<a name="l03551"></a>03551 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03552"></a>03552 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03553"></a>03553 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03554"></a>03554     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#adbe0a0f1fef499223d58515ba2dcbb38">p2_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT2 register will be</span>
<a name="l03555"></a>03555 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03556"></a>03556 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03557"></a>03557 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03558"></a>03558     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#af4a7c838ac3afcd3c5e3ef07045cff1c">p1_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT1 register will be</span>
<a name="l03559"></a>03559 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03560"></a>03560 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03561"></a>03561 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03562"></a>03562     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a3c3e815462929a89cb78f00af031f817">p0_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT0 register will be</span>
<a name="l03563"></a>03563 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03564"></a>03564 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03565"></a>03565 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03566"></a>03566     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ae8eb19c3ea48cceead82841dec03f9d1">o3_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output3 Data. */</span>
<a name="l03567"></a>03567     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a0d8a1e8805b50964353bcbef27945689">o3_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output3 Data. */</span>
<a name="l03568"></a>03568     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aa8afb4071670227e3fa5268cea3c9b8a">o3_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output3 Data. */</span>
<a name="l03569"></a>03569     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a27def9c242cca82deef4ae07d08d5c68">o2_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output2 Data. */</span>
<a name="l03570"></a>03570     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ab4ec676ed951c9773a12c1d40f289dba">o2_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output2 Data. */</span>
<a name="l03571"></a>03571     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a89350bc42454c46376a91afd514019d2">o2_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output2 Data. */</span>
<a name="l03572"></a>03572     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ab7d0c471af38215b64fec27cfdaf1fb1">o1_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output1 Data. */</span>
<a name="l03573"></a>03573     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a31082acdadb76aa17ae1126a63e1f4e7">o1_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output1 Data. */</span>
<a name="l03574"></a>03574     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a01c3e528a0e55911ce4291f4e82453c1">o1_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output1 Data. */</span>
<a name="l03575"></a>03575     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a0762568cb02d147d5acd3e5064b78be8">o0_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output0 Data. */</span>
<a name="l03576"></a>03576     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a8433b3d31f6a762f5d1cb9ae06678bfc">o0_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output0 Data. */</span>
<a name="l03577"></a>03577     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a927f138e2892e28dc74ff67da153eae3">o0_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output0 Data. */</span>
<a name="l03578"></a>03578     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aaefd323e5bfe48a3cf1886d2da282746">o3_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03579"></a>03579 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03580"></a>03580 <span class="comment">                                                         and the RO, NS, ES values come from the O3_ES,</span>
<a name="l03581"></a>03581 <span class="comment">                                                         O3_NS, O3_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03582"></a>03582 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03583"></a>03583 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03584"></a>03584 <span class="comment">                                                         O3_ES[1:0], O3_NS, O3_RO. For Output Port-3. */</span>
<a name="l03585"></a>03585     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a6487f60d553321d54607a4b570699cf3">o2_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03586"></a>03586 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03587"></a>03587 <span class="comment">                                                         and the RO, NS, ES values come from the O2_ES,</span>
<a name="l03588"></a>03588 <span class="comment">                                                         O2_NS, O2_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03589"></a>03589 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03590"></a>03590 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03591"></a>03591 <span class="comment">                                                         O2_ES[1:0], O2_NS, O2_RO. For Output Port-2. */</span>
<a name="l03592"></a>03592     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ae15fb4432ce36b57d874f05452bb07d0">o1_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03593"></a>03593 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03594"></a>03594 <span class="comment">                                                         and the RO, NS, ES values come from the O1_ES,</span>
<a name="l03595"></a>03595 <span class="comment">                                                         O1_NS, O1_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03596"></a>03596 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03597"></a>03597 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03598"></a>03598 <span class="comment">                                                         O1_ES[1:0], O1_NS, O1_RO. For Output Port-1. */</span>
<a name="l03599"></a>03599     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#af789e0140f8f36539e0e05a14fa1e064">o0_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03600"></a>03600 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03601"></a>03601 <span class="comment">                                                         and the RO, NS, ES values come from the O0_ES,</span>
<a name="l03602"></a>03602 <span class="comment">                                                         O0_NS, O0_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03603"></a>03603 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03604"></a>03604 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03605"></a>03605 <span class="comment">                                                         O0_ES[1:0], O0_NS, O0_RO. For Output Port-0. */</span>
<a name="l03606"></a>03606     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a556c347e76231d6526c6a347b5f776c3">reserved_20_23</a>               : 4;
<a name="l03607"></a>03607     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a63a3f2d945c9e5f9ce5f9e1321565a60">iptr_o3</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03608"></a>03608 <span class="comment">                                                         for output-3. */</span>
<a name="l03609"></a>03609     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#abc18bb080d174d521011641c31bb7eab">iptr_o2</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03610"></a>03610 <span class="comment">                                                         for output-2. */</span>
<a name="l03611"></a>03611     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ab9aaf52d5ef87a51a7195df5c71f7fb6">iptr_o1</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03612"></a>03612 <span class="comment">                                                         for output-1. */</span>
<a name="l03613"></a>03613     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a682e000012c6de70595c77181333e106">iptr_o0</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03614"></a>03614 <span class="comment">                                                         for output-0. */</span>
<a name="l03615"></a>03615     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a7f7870ea3e8d93580e10d21c51bda4fa">esr_sl3</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist3 reads. */</span>
<a name="l03616"></a>03616     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aaeb803b5c153ead14906dbced028e3c2">nsr_sl3</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist3 reads. */</span>
<a name="l03617"></a>03617     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#acc2a5467b58d34a180c474ea7082eb56">ror_sl3</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist3 reads. */</span>
<a name="l03618"></a>03618     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a4436dde03d6845452fffe293aec9ef6a">esr_sl2</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist2 reads. */</span>
<a name="l03619"></a>03619     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#af17eefc423587fb695348c4a2da1291c">nsr_sl2</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist2 reads. */</span>
<a name="l03620"></a>03620     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a4cf1cfe35cd4d1ad9ec1a3721a1764bc">ror_sl2</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist2 reads. */</span>
<a name="l03621"></a>03621     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aa96ad05836286a4c169a881566d12a32">esr_sl1</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist1 reads. */</span>
<a name="l03622"></a>03622     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aa31ae3297ca54d59077323d67b65c234">nsr_sl1</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist1 reads. */</span>
<a name="l03623"></a>03623     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#afa6afff00e3a42c937382505f756cb54">ror_sl1</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist1 reads. */</span>
<a name="l03624"></a>03624     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a8439f4ff694b3e7aaddc6cee28f1f928">esr_sl0</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist0 reads. */</span>
<a name="l03625"></a>03625     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ad4d74c5d648b98e865ef63b4fffa7bd8">nsr_sl0</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist0 reads. */</span>
<a name="l03626"></a>03626     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a1ca9c492542bc662596f616e3adb4f2e">ror_sl0</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist0 reads. */</span>
<a name="l03627"></a>03627 <span class="preprocessor">#else</span>
<a name="l03628"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a1ca9c492542bc662596f616e3adb4f2e">03628</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a1ca9c492542bc662596f616e3adb4f2e">ror_sl0</a>                      : 1;
<a name="l03629"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ad4d74c5d648b98e865ef63b4fffa7bd8">03629</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ad4d74c5d648b98e865ef63b4fffa7bd8">nsr_sl0</a>                      : 1;
<a name="l03630"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a8439f4ff694b3e7aaddc6cee28f1f928">03630</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a8439f4ff694b3e7aaddc6cee28f1f928">esr_sl0</a>                      : 2;
<a name="l03631"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#afa6afff00e3a42c937382505f756cb54">03631</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#afa6afff00e3a42c937382505f756cb54">ror_sl1</a>                      : 1;
<a name="l03632"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aa31ae3297ca54d59077323d67b65c234">03632</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aa31ae3297ca54d59077323d67b65c234">nsr_sl1</a>                      : 1;
<a name="l03633"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aa96ad05836286a4c169a881566d12a32">03633</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aa96ad05836286a4c169a881566d12a32">esr_sl1</a>                      : 2;
<a name="l03634"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a4cf1cfe35cd4d1ad9ec1a3721a1764bc">03634</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a4cf1cfe35cd4d1ad9ec1a3721a1764bc">ror_sl2</a>                      : 1;
<a name="l03635"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#af17eefc423587fb695348c4a2da1291c">03635</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#af17eefc423587fb695348c4a2da1291c">nsr_sl2</a>                      : 1;
<a name="l03636"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a4436dde03d6845452fffe293aec9ef6a">03636</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a4436dde03d6845452fffe293aec9ef6a">esr_sl2</a>                      : 2;
<a name="l03637"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#acc2a5467b58d34a180c474ea7082eb56">03637</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#acc2a5467b58d34a180c474ea7082eb56">ror_sl3</a>                      : 1;
<a name="l03638"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aaeb803b5c153ead14906dbced028e3c2">03638</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aaeb803b5c153ead14906dbced028e3c2">nsr_sl3</a>                      : 1;
<a name="l03639"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a7f7870ea3e8d93580e10d21c51bda4fa">03639</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a7f7870ea3e8d93580e10d21c51bda4fa">esr_sl3</a>                      : 2;
<a name="l03640"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a682e000012c6de70595c77181333e106">03640</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a682e000012c6de70595c77181333e106">iptr_o0</a>                      : 1;
<a name="l03641"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ab9aaf52d5ef87a51a7195df5c71f7fb6">03641</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ab9aaf52d5ef87a51a7195df5c71f7fb6">iptr_o1</a>                      : 1;
<a name="l03642"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#abc18bb080d174d521011641c31bb7eab">03642</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#abc18bb080d174d521011641c31bb7eab">iptr_o2</a>                      : 1;
<a name="l03643"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a63a3f2d945c9e5f9ce5f9e1321565a60">03643</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a63a3f2d945c9e5f9ce5f9e1321565a60">iptr_o3</a>                      : 1;
<a name="l03644"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a556c347e76231d6526c6a347b5f776c3">03644</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a556c347e76231d6526c6a347b5f776c3">reserved_20_23</a>               : 4;
<a name="l03645"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#af789e0140f8f36539e0e05a14fa1e064">03645</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#af789e0140f8f36539e0e05a14fa1e064">o0_csrm</a>                      : 1;
<a name="l03646"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ae15fb4432ce36b57d874f05452bb07d0">03646</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ae15fb4432ce36b57d874f05452bb07d0">o1_csrm</a>                      : 1;
<a name="l03647"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a6487f60d553321d54607a4b570699cf3">03647</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a6487f60d553321d54607a4b570699cf3">o2_csrm</a>                      : 1;
<a name="l03648"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aaefd323e5bfe48a3cf1886d2da282746">03648</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aaefd323e5bfe48a3cf1886d2da282746">o3_csrm</a>                      : 1;
<a name="l03649"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a927f138e2892e28dc74ff67da153eae3">03649</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a927f138e2892e28dc74ff67da153eae3">o0_ro</a>                        : 1;
<a name="l03650"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a8433b3d31f6a762f5d1cb9ae06678bfc">03650</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a8433b3d31f6a762f5d1cb9ae06678bfc">o0_ns</a>                        : 1;
<a name="l03651"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a0762568cb02d147d5acd3e5064b78be8">03651</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a0762568cb02d147d5acd3e5064b78be8">o0_es</a>                        : 2;
<a name="l03652"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a01c3e528a0e55911ce4291f4e82453c1">03652</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a01c3e528a0e55911ce4291f4e82453c1">o1_ro</a>                        : 1;
<a name="l03653"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a31082acdadb76aa17ae1126a63e1f4e7">03653</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a31082acdadb76aa17ae1126a63e1f4e7">o1_ns</a>                        : 1;
<a name="l03654"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ab7d0c471af38215b64fec27cfdaf1fb1">03654</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ab7d0c471af38215b64fec27cfdaf1fb1">o1_es</a>                        : 2;
<a name="l03655"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a89350bc42454c46376a91afd514019d2">03655</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a89350bc42454c46376a91afd514019d2">o2_ro</a>                        : 1;
<a name="l03656"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ab4ec676ed951c9773a12c1d40f289dba">03656</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ab4ec676ed951c9773a12c1d40f289dba">o2_ns</a>                        : 1;
<a name="l03657"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a27def9c242cca82deef4ae07d08d5c68">03657</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a27def9c242cca82deef4ae07d08d5c68">o2_es</a>                        : 2;
<a name="l03658"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aa8afb4071670227e3fa5268cea3c9b8a">03658</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#aa8afb4071670227e3fa5268cea3c9b8a">o3_ro</a>                        : 1;
<a name="l03659"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a0d8a1e8805b50964353bcbef27945689">03659</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a0d8a1e8805b50964353bcbef27945689">o3_ns</a>                        : 1;
<a name="l03660"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ae8eb19c3ea48cceead82841dec03f9d1">03660</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#ae8eb19c3ea48cceead82841dec03f9d1">o3_es</a>                        : 2;
<a name="l03661"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a3c3e815462929a89cb78f00af031f817">03661</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a3c3e815462929a89cb78f00af031f817">p0_bmode</a>                     : 1;
<a name="l03662"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#af4a7c838ac3afcd3c5e3ef07045cff1c">03662</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#af4a7c838ac3afcd3c5e3ef07045cff1c">p1_bmode</a>                     : 1;
<a name="l03663"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#adbe0a0f1fef499223d58515ba2dcbb38">03663</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#adbe0a0f1fef499223d58515ba2dcbb38">p2_bmode</a>                     : 1;
<a name="l03664"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a1533371926006442c73e40c57dc2085e">03664</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a1533371926006442c73e40c57dc2085e">p3_bmode</a>                     : 1;
<a name="l03665"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a421b56b3f0504bd1aa012ffc94d118e9">03665</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn38xxp2.html#a421b56b3f0504bd1aa012ffc94d118e9">reserved_48_63</a>               : 16;
<a name="l03666"></a>03666 <span class="preprocessor">#endif</span>
<a name="l03667"></a>03667 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__output__control.html#a1fa9f0bc4ba12ae3a3a07a3982fe7b58">cn38xxp2</a>;
<a name="l03668"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html">03668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html">cvmx_npi_output_control_cn50xx</a> {
<a name="l03669"></a>03669 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03670"></a>03670 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ac70d452d073ef24ef356f3159a25b507">reserved_49_63</a>               : 15;
<a name="l03671"></a>03671     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#acaa962abe6c41fe6215d1ff16ac85d5e">pkt_rr</a>                       : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the output packet selection will be</span>
<a name="l03672"></a>03672 <span class="comment">                                                         made with a Round Robin arbitration. When &apos;0&apos;</span>
<a name="l03673"></a>03673 <span class="comment">                                                         the output packet port is fixed in priority,</span>
<a name="l03674"></a>03674 <span class="comment">                                                         where the lower port number has higher priority.</span>
<a name="l03675"></a>03675 <span class="comment">                                                         PASS2 Field */</span>
<a name="l03676"></a>03676     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ae60b1150d7729fa7e10763c3cbeb1164">reserved_46_47</a>               : 2;
<a name="l03677"></a>03677     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a491ba34cc0cbaaf32c47b318451c6b0b">p1_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT1 register will be</span>
<a name="l03678"></a>03678 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03679"></a>03679 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03680"></a>03680 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03681"></a>03681     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a4e48bd5f7d38aa962f86ab35c484f9d0">p0_bmode</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; PCI_PKTS_SENT0 register will be</span>
<a name="l03682"></a>03682 <span class="comment">                                                         updated with the number of bytes in the packet</span>
<a name="l03683"></a>03683 <span class="comment">                                                         sent, when &apos;0&apos; the register will have a value</span>
<a name="l03684"></a>03684 <span class="comment">                                                         of &apos;1&apos; added. */</span>
<a name="l03685"></a>03685     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a28a1ac38bb2c99d9b655e9615223f903">reserved_36_43</a>               : 8;
<a name="l03686"></a>03686     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#adb2286cd1be829ede0de521f3ee30521">o1_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output1 Data. */</span>
<a name="l03687"></a>03687     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a7c2cfff9b96c79033b03d6266d1b3e3e">o1_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output1 Data. */</span>
<a name="l03688"></a>03688     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a9baed70704ebd276e39dc323636ad008">o1_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output1 Data. */</span>
<a name="l03689"></a>03689     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a1788edccd99daac411d3bb5ae0bbdcbd">o0_es</a>                        : 2;  <span class="comment">/**&lt; Endian Swap for Output0 Data. */</span>
<a name="l03690"></a>03690     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a50bae817255e881448480d08d104356b">o0_ns</a>                        : 1;  <span class="comment">/**&lt; NoSnoop Enable for Output0 Data. */</span>
<a name="l03691"></a>03691     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a6caa8435c9ab1b26ef561ffeef5a0f6d">o0_ro</a>                        : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable for Output0 Data. */</span>
<a name="l03692"></a>03692     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a06d05329f7f0e7b439d96e2668c356bf">reserved_26_27</a>               : 2;
<a name="l03693"></a>03693     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a35f157edbc73978acbeb0e8f61faffac">o1_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03694"></a>03694 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03695"></a>03695 <span class="comment">                                                         and the RO, NS, ES values come from the O1_ES,</span>
<a name="l03696"></a>03696 <span class="comment">                                                         O1_NS, O1_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03697"></a>03697 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03698"></a>03698 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03699"></a>03699 <span class="comment">                                                         O1_ES[1:0], O1_NS, O1_RO. For Output Port-1. */</span>
<a name="l03700"></a>03700     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a7391711035ef27b76ff53d1ca0863a85">o0_csrm</a>                      : 1;  <span class="comment">/**&lt; When &apos;1&apos; the address[63:60] to write packet data,</span>
<a name="l03701"></a>03701 <span class="comment">                                                         comes from the DPTR[63:60] in the scatter-list pair,</span>
<a name="l03702"></a>03702 <span class="comment">                                                         and the RO, NS, ES values come from the O0_ES,</span>
<a name="l03703"></a>03703 <span class="comment">                                                         O0_NS, O0_RO. When &apos;0&apos; the RO == DPTR[60],</span>
<a name="l03704"></a>03704 <span class="comment">                                                         NS == DPTR[61], ES == DPTR[63:62], the address the</span>
<a name="l03705"></a>03705 <span class="comment">                                                         packet will be written to is ADDR[63:60] ==</span>
<a name="l03706"></a>03706 <span class="comment">                                                         O0_ES[1:0], O0_NS, O0_RO. For Output Port-0. */</span>
<a name="l03707"></a>03707     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a46ace1b735ab12cfd0b86864d7fc3f23">reserved_18_23</a>               : 6;
<a name="l03708"></a>03708     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ab512db538612e83c1c05d7327753aa49">iptr_o1</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03709"></a>03709 <span class="comment">                                                         for output-1. */</span>
<a name="l03710"></a>03710     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a8651c588fbe05a2dc57b8145acd61899">iptr_o0</a>                      : 1;  <span class="comment">/**&lt; Uses the Info-Pointer to store length and data</span>
<a name="l03711"></a>03711 <span class="comment">                                                         for output-0. */</span>
<a name="l03712"></a>03712     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ad6d03006726b7e090f36cb787b065117">reserved_8_15</a>                : 8;
<a name="l03713"></a>03713     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#addb035f1f37a461285ccd1a450d04b07">esr_sl1</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist1 reads. */</span>
<a name="l03714"></a>03714     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a8c9dc64b4e246dd58aae3b3d27cee013">nsr_sl1</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist1 reads. */</span>
<a name="l03715"></a>03715     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ace3869f505afec15af5a5c71df4f6109">ror_sl1</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist1 reads. */</span>
<a name="l03716"></a>03716     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a177e49a4847a531d3f5431149bd23898">esr_sl0</a>                      : 2;  <span class="comment">/**&lt; The Endian-Swap-Mode for Slist0 reads. */</span>
<a name="l03717"></a>03717     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a054d7237a3d536b2545dcca86809ff53">nsr_sl0</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; NoSnoop for Slist0 reads. */</span>
<a name="l03718"></a>03718     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ade4b1e5fb737842b77020fb277d92850">ror_sl0</a>                      : 1;  <span class="comment">/**&lt; Enables &apos;1&apos; Relaxed Ordering for Slist0 reads. */</span>
<a name="l03719"></a>03719 <span class="preprocessor">#else</span>
<a name="l03720"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ade4b1e5fb737842b77020fb277d92850">03720</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ade4b1e5fb737842b77020fb277d92850">ror_sl0</a>                      : 1;
<a name="l03721"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a054d7237a3d536b2545dcca86809ff53">03721</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a054d7237a3d536b2545dcca86809ff53">nsr_sl0</a>                      : 1;
<a name="l03722"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a177e49a4847a531d3f5431149bd23898">03722</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a177e49a4847a531d3f5431149bd23898">esr_sl0</a>                      : 2;
<a name="l03723"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ace3869f505afec15af5a5c71df4f6109">03723</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ace3869f505afec15af5a5c71df4f6109">ror_sl1</a>                      : 1;
<a name="l03724"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a8c9dc64b4e246dd58aae3b3d27cee013">03724</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a8c9dc64b4e246dd58aae3b3d27cee013">nsr_sl1</a>                      : 1;
<a name="l03725"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#addb035f1f37a461285ccd1a450d04b07">03725</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#addb035f1f37a461285ccd1a450d04b07">esr_sl1</a>                      : 2;
<a name="l03726"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ad6d03006726b7e090f36cb787b065117">03726</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ad6d03006726b7e090f36cb787b065117">reserved_8_15</a>                : 8;
<a name="l03727"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a8651c588fbe05a2dc57b8145acd61899">03727</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a8651c588fbe05a2dc57b8145acd61899">iptr_o0</a>                      : 1;
<a name="l03728"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ab512db538612e83c1c05d7327753aa49">03728</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ab512db538612e83c1c05d7327753aa49">iptr_o1</a>                      : 1;
<a name="l03729"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a46ace1b735ab12cfd0b86864d7fc3f23">03729</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a46ace1b735ab12cfd0b86864d7fc3f23">reserved_18_23</a>               : 6;
<a name="l03730"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a7391711035ef27b76ff53d1ca0863a85">03730</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a7391711035ef27b76ff53d1ca0863a85">o0_csrm</a>                      : 1;
<a name="l03731"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a35f157edbc73978acbeb0e8f61faffac">03731</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a35f157edbc73978acbeb0e8f61faffac">o1_csrm</a>                      : 1;
<a name="l03732"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a06d05329f7f0e7b439d96e2668c356bf">03732</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a06d05329f7f0e7b439d96e2668c356bf">reserved_26_27</a>               : 2;
<a name="l03733"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a6caa8435c9ab1b26ef561ffeef5a0f6d">03733</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a6caa8435c9ab1b26ef561ffeef5a0f6d">o0_ro</a>                        : 1;
<a name="l03734"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a50bae817255e881448480d08d104356b">03734</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a50bae817255e881448480d08d104356b">o0_ns</a>                        : 1;
<a name="l03735"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a1788edccd99daac411d3bb5ae0bbdcbd">03735</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a1788edccd99daac411d3bb5ae0bbdcbd">o0_es</a>                        : 2;
<a name="l03736"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a9baed70704ebd276e39dc323636ad008">03736</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a9baed70704ebd276e39dc323636ad008">o1_ro</a>                        : 1;
<a name="l03737"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a7c2cfff9b96c79033b03d6266d1b3e3e">03737</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a7c2cfff9b96c79033b03d6266d1b3e3e">o1_ns</a>                        : 1;
<a name="l03738"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#adb2286cd1be829ede0de521f3ee30521">03738</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#adb2286cd1be829ede0de521f3ee30521">o1_es</a>                        : 2;
<a name="l03739"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a28a1ac38bb2c99d9b655e9615223f903">03739</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a28a1ac38bb2c99d9b655e9615223f903">reserved_36_43</a>               : 8;
<a name="l03740"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a4e48bd5f7d38aa962f86ab35c484f9d0">03740</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a4e48bd5f7d38aa962f86ab35c484f9d0">p0_bmode</a>                     : 1;
<a name="l03741"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a491ba34cc0cbaaf32c47b318451c6b0b">03741</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#a491ba34cc0cbaaf32c47b318451c6b0b">p1_bmode</a>                     : 1;
<a name="l03742"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ae60b1150d7729fa7e10763c3cbeb1164">03742</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ae60b1150d7729fa7e10763c3cbeb1164">reserved_46_47</a>               : 2;
<a name="l03743"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#acaa962abe6c41fe6215d1ff16ac85d5e">03743</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#acaa962abe6c41fe6215d1ff16ac85d5e">pkt_rr</a>                       : 1;
<a name="l03744"></a><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ac70d452d073ef24ef356f3159a25b507">03744</a>     uint64_t <a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__cn50xx.html#ac70d452d073ef24ef356f3159a25b507">reserved_49_63</a>               : 15;
<a name="l03745"></a>03745 <span class="preprocessor">#endif</span>
<a name="l03746"></a>03746 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__output__control.html#a7df38106fc98d066d8ea7942eb2f93f7">cn50xx</a>;
<a name="l03747"></a><a class="code" href="unioncvmx__npi__output__control.html#a189af0dc5acafece92aacd58a74dcdf6">03747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html">cvmx_npi_output_control_s</a>      <a class="code" href="unioncvmx__npi__output__control.html#a189af0dc5acafece92aacd58a74dcdf6">cn58xx</a>;
<a name="l03748"></a><a class="code" href="unioncvmx__npi__output__control.html#ab01fc448b662997589c6c7e05182028a">03748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__output__control_1_1cvmx__npi__output__control__s.html">cvmx_npi_output_control_s</a>      <a class="code" href="unioncvmx__npi__output__control.html#ab01fc448b662997589c6c7e05182028a">cn58xxp1</a>;
<a name="l03749"></a>03749 };
<a name="l03750"></a><a class="code" href="cvmx-npi-defs_8h.html#a0519fce8312a615d0af5d9a09914bace">03750</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__output__control.html" title="cvmx_npi_output_control">cvmx_npi_output_control</a> <a class="code" href="unioncvmx__npi__output__control.html" title="cvmx_npi_output_control">cvmx_npi_output_control_t</a>;
<a name="l03751"></a>03751 <span class="comment"></span>
<a name="l03752"></a>03752 <span class="comment">/**</span>
<a name="l03753"></a>03753 <span class="comment"> * cvmx_npi_p#_dbpair_addr</span>
<a name="l03754"></a>03754 <span class="comment"> *</span>
<a name="l03755"></a>03755 <span class="comment"> * NPI_P0_DBPAIR_ADDR = NPI&apos;s Port-0 DATA-BUFFER Pair Next Read Address.</span>
<a name="l03756"></a>03756 <span class="comment"> *</span>
<a name="l03757"></a>03757 <span class="comment"> * Contains the next address to read for Port&apos;s-0 Data/Buffer Pair.</span>
<a name="l03758"></a>03758 <span class="comment"> */</span>
<a name="l03759"></a><a class="code" href="unioncvmx__npi__px__dbpair__addr.html">03759</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__px__dbpair__addr.html" title="cvmx_npi_p::_dbpair_addr">cvmx_npi_px_dbpair_addr</a> {
<a name="l03760"></a><a class="code" href="unioncvmx__npi__px__dbpair__addr.html#ae8c9ca2d0cc67d777c9613b22d45364d">03760</a>     uint64_t <a class="code" href="unioncvmx__npi__px__dbpair__addr.html#ae8c9ca2d0cc67d777c9613b22d45364d">u64</a>;
<a name="l03761"></a><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html">03761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html">cvmx_npi_px_dbpair_addr_s</a> {
<a name="l03762"></a>03762 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03763"></a>03763 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html#a721648031c85278ec4e0cb2d97d86948">reserved_63_63</a>               : 1;
<a name="l03764"></a>03764     uint64_t <a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html#a2fd82810cbaeb4ff9434a8463df37906">state</a>                        : 2;  <span class="comment">/**&lt; POS state machine vector. Used to tell when NADDR</span>
<a name="l03765"></a>03765 <span class="comment">                                                         is valid (when STATE == 0). */</span>
<a name="l03766"></a>03766     uint64_t <a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html#a792497b2109db78bac127b020c747f51">naddr</a>                        : 61; <span class="comment">/**&lt; Bits [63:3] of the next Data-Info Pair to read.</span>
<a name="l03767"></a>03767 <span class="comment">                                                         Value is only valid when STATE == 0. */</span>
<a name="l03768"></a>03768 <span class="preprocessor">#else</span>
<a name="l03769"></a><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html#a792497b2109db78bac127b020c747f51">03769</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html#a792497b2109db78bac127b020c747f51">naddr</a>                        : 61;
<a name="l03770"></a><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html#a2fd82810cbaeb4ff9434a8463df37906">03770</a>     uint64_t <a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html#a2fd82810cbaeb4ff9434a8463df37906">state</a>                        : 2;
<a name="l03771"></a><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html#a721648031c85278ec4e0cb2d97d86948">03771</a>     uint64_t <a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html#a721648031c85278ec4e0cb2d97d86948">reserved_63_63</a>               : 1;
<a name="l03772"></a>03772 <span class="preprocessor">#endif</span>
<a name="l03773"></a>03773 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__px__dbpair__addr.html#a51d37a3f047996d55745617d1f79fd0a">s</a>;
<a name="l03774"></a><a class="code" href="unioncvmx__npi__px__dbpair__addr.html#acd3e3577e3ad42dfdd3c439cf10538c2">03774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html">cvmx_npi_px_dbpair_addr_s</a>      <a class="code" href="unioncvmx__npi__px__dbpair__addr.html#acd3e3577e3ad42dfdd3c439cf10538c2">cn30xx</a>;
<a name="l03775"></a><a class="code" href="unioncvmx__npi__px__dbpair__addr.html#a2b3716c85e66e7027bca25c4f4cbfcee">03775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html">cvmx_npi_px_dbpair_addr_s</a>      <a class="code" href="unioncvmx__npi__px__dbpair__addr.html#a2b3716c85e66e7027bca25c4f4cbfcee">cn31xx</a>;
<a name="l03776"></a><a class="code" href="unioncvmx__npi__px__dbpair__addr.html#a1b9bcd4ef8a815ab6fd4e84db5d4b02f">03776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html">cvmx_npi_px_dbpair_addr_s</a>      <a class="code" href="unioncvmx__npi__px__dbpair__addr.html#a1b9bcd4ef8a815ab6fd4e84db5d4b02f">cn38xx</a>;
<a name="l03777"></a><a class="code" href="unioncvmx__npi__px__dbpair__addr.html#af531e9bba84b56059aa675130ece981f">03777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html">cvmx_npi_px_dbpair_addr_s</a>      <a class="code" href="unioncvmx__npi__px__dbpair__addr.html#af531e9bba84b56059aa675130ece981f">cn38xxp2</a>;
<a name="l03778"></a><a class="code" href="unioncvmx__npi__px__dbpair__addr.html#a486635d0c25f6e417af7c852eef141c3">03778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html">cvmx_npi_px_dbpair_addr_s</a>      <a class="code" href="unioncvmx__npi__px__dbpair__addr.html#a486635d0c25f6e417af7c852eef141c3">cn50xx</a>;
<a name="l03779"></a><a class="code" href="unioncvmx__npi__px__dbpair__addr.html#a97d6b802a27b1c22b450a210bd195335">03779</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html">cvmx_npi_px_dbpair_addr_s</a>      <a class="code" href="unioncvmx__npi__px__dbpair__addr.html#a97d6b802a27b1c22b450a210bd195335">cn58xx</a>;
<a name="l03780"></a><a class="code" href="unioncvmx__npi__px__dbpair__addr.html#a380fffad1722713fafb9565319fae4b1">03780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__dbpair__addr_1_1cvmx__npi__px__dbpair__addr__s.html">cvmx_npi_px_dbpair_addr_s</a>      <a class="code" href="unioncvmx__npi__px__dbpair__addr.html#a380fffad1722713fafb9565319fae4b1">cn58xxp1</a>;
<a name="l03781"></a>03781 };
<a name="l03782"></a><a class="code" href="cvmx-npi-defs_8h.html#af00be738300bc5687f6c952013d3b39f">03782</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__px__dbpair__addr.html" title="cvmx_npi_p::_dbpair_addr">cvmx_npi_px_dbpair_addr</a> <a class="code" href="unioncvmx__npi__px__dbpair__addr.html" title="cvmx_npi_p::_dbpair_addr">cvmx_npi_px_dbpair_addr_t</a>;
<a name="l03783"></a>03783 <span class="comment"></span>
<a name="l03784"></a>03784 <span class="comment">/**</span>
<a name="l03785"></a>03785 <span class="comment"> * cvmx_npi_p#_instr_addr</span>
<a name="l03786"></a>03786 <span class="comment"> *</span>
<a name="l03787"></a>03787 <span class="comment"> * NPI_P0_INSTR_ADDR = NPI&apos;s Port-0 Instruction Next Read Address.</span>
<a name="l03788"></a>03788 <span class="comment"> *</span>
<a name="l03789"></a>03789 <span class="comment"> * Contains the next address to read for Port&apos;s-0 Instructions.</span>
<a name="l03790"></a>03790 <span class="comment"> */</span>
<a name="l03791"></a><a class="code" href="unioncvmx__npi__px__instr__addr.html">03791</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__px__instr__addr.html" title="cvmx_npi_p::_instr_addr">cvmx_npi_px_instr_addr</a> {
<a name="l03792"></a><a class="code" href="unioncvmx__npi__px__instr__addr.html#a2eec9f656694d38e3f3ed4801257f7a8">03792</a>     uint64_t <a class="code" href="unioncvmx__npi__px__instr__addr.html#a2eec9f656694d38e3f3ed4801257f7a8">u64</a>;
<a name="l03793"></a><a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html">03793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html">cvmx_npi_px_instr_addr_s</a> {
<a name="l03794"></a>03794 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03795"></a>03795 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html#a4f8fa6bc6b785b5edf4cc4d46355cd74">state</a>                        : 3;  <span class="comment">/**&lt; Gather engine state vector. Used to tell when</span>
<a name="l03796"></a>03796 <span class="comment">                                                         NADDR is valid (when STATE == 0). */</span>
<a name="l03797"></a>03797     uint64_t <a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html#a142e5f0fcceaccaa7645dd1602e1ee40">naddr</a>                        : 61; <span class="comment">/**&lt; Bits [63:3] of the next Instruction to read.</span>
<a name="l03798"></a>03798 <span class="comment">                                                         Value is only valid when STATE == 0. */</span>
<a name="l03799"></a>03799 <span class="preprocessor">#else</span>
<a name="l03800"></a><a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html#a142e5f0fcceaccaa7645dd1602e1ee40">03800</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html#a142e5f0fcceaccaa7645dd1602e1ee40">naddr</a>                        : 61;
<a name="l03801"></a><a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html#a4f8fa6bc6b785b5edf4cc4d46355cd74">03801</a>     uint64_t <a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html#a4f8fa6bc6b785b5edf4cc4d46355cd74">state</a>                        : 3;
<a name="l03802"></a>03802 <span class="preprocessor">#endif</span>
<a name="l03803"></a>03803 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__px__instr__addr.html#a115704828548bdad558450a8f5dcfd4d">s</a>;
<a name="l03804"></a><a class="code" href="unioncvmx__npi__px__instr__addr.html#aaa1ec794f39df5b41e7c3cf696c748c4">03804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html">cvmx_npi_px_instr_addr_s</a>       <a class="code" href="unioncvmx__npi__px__instr__addr.html#aaa1ec794f39df5b41e7c3cf696c748c4">cn30xx</a>;
<a name="l03805"></a><a class="code" href="unioncvmx__npi__px__instr__addr.html#a9690bd88e274518e73311cbb1e071532">03805</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html">cvmx_npi_px_instr_addr_s</a>       <a class="code" href="unioncvmx__npi__px__instr__addr.html#a9690bd88e274518e73311cbb1e071532">cn31xx</a>;
<a name="l03806"></a><a class="code" href="unioncvmx__npi__px__instr__addr.html#a725c6528298504da470765319befd319">03806</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html">cvmx_npi_px_instr_addr_s</a>       <a class="code" href="unioncvmx__npi__px__instr__addr.html#a725c6528298504da470765319befd319">cn38xx</a>;
<a name="l03807"></a><a class="code" href="unioncvmx__npi__px__instr__addr.html#a07fbfe200db105ae8f01b81b29624d83">03807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html">cvmx_npi_px_instr_addr_s</a>       <a class="code" href="unioncvmx__npi__px__instr__addr.html#a07fbfe200db105ae8f01b81b29624d83">cn38xxp2</a>;
<a name="l03808"></a><a class="code" href="unioncvmx__npi__px__instr__addr.html#a8ee29510546b204ce0f67be04ced74c2">03808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html">cvmx_npi_px_instr_addr_s</a>       <a class="code" href="unioncvmx__npi__px__instr__addr.html#a8ee29510546b204ce0f67be04ced74c2">cn50xx</a>;
<a name="l03809"></a><a class="code" href="unioncvmx__npi__px__instr__addr.html#a72be19fd57780a855a0bec365c551b4f">03809</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html">cvmx_npi_px_instr_addr_s</a>       <a class="code" href="unioncvmx__npi__px__instr__addr.html#a72be19fd57780a855a0bec365c551b4f">cn58xx</a>;
<a name="l03810"></a><a class="code" href="unioncvmx__npi__px__instr__addr.html#ab3f12a2f192548746189131db6d1201d">03810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__addr_1_1cvmx__npi__px__instr__addr__s.html">cvmx_npi_px_instr_addr_s</a>       <a class="code" href="unioncvmx__npi__px__instr__addr.html#ab3f12a2f192548746189131db6d1201d">cn58xxp1</a>;
<a name="l03811"></a>03811 };
<a name="l03812"></a><a class="code" href="cvmx-npi-defs_8h.html#a0de9f74e3cd8f65d40d3929e617a3461">03812</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__px__instr__addr.html" title="cvmx_npi_p::_instr_addr">cvmx_npi_px_instr_addr</a> <a class="code" href="unioncvmx__npi__px__instr__addr.html" title="cvmx_npi_p::_instr_addr">cvmx_npi_px_instr_addr_t</a>;
<a name="l03813"></a>03813 <span class="comment"></span>
<a name="l03814"></a>03814 <span class="comment">/**</span>
<a name="l03815"></a>03815 <span class="comment"> * cvmx_npi_p#_instr_cnts</span>
<a name="l03816"></a>03816 <span class="comment"> *</span>
<a name="l03817"></a>03817 <span class="comment"> * NPI_P0_INSTR_CNTS = NPI&apos;s Port-0 Instruction Counts For Packets In.</span>
<a name="l03818"></a>03818 <span class="comment"> *</span>
<a name="l03819"></a>03819 <span class="comment"> * Used to determine the number of instruction in the NPI and to be fetched for Input-Packets.</span>
<a name="l03820"></a>03820 <span class="comment"> */</span>
<a name="l03821"></a><a class="code" href="unioncvmx__npi__px__instr__cnts.html">03821</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__px__instr__cnts.html" title="cvmx_npi_p::_instr_cnts">cvmx_npi_px_instr_cnts</a> {
<a name="l03822"></a><a class="code" href="unioncvmx__npi__px__instr__cnts.html#adaecddf93aad0b3afaf7a2d5787a6873">03822</a>     uint64_t <a class="code" href="unioncvmx__npi__px__instr__cnts.html#adaecddf93aad0b3afaf7a2d5787a6873">u64</a>;
<a name="l03823"></a><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html">03823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html">cvmx_npi_px_instr_cnts_s</a> {
<a name="l03824"></a>03824 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03825"></a>03825 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html#a87f1fcca75ede23c208ac685a7c9c106">reserved_38_63</a>               : 26;
<a name="l03826"></a>03826     uint64_t <a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html#a2616518c8393564e94e30f389a36d0cb">fcnt</a>                         : 6;  <span class="comment">/**&lt; Number entries in the Instruction FIFO. */</span>
<a name="l03827"></a>03827     uint64_t <a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html#ac3e673176bc4047d9496671af5e84071">avail</a>                        : 32; <span class="comment">/**&lt; Doorbell count to be read. */</span>
<a name="l03828"></a>03828 <span class="preprocessor">#else</span>
<a name="l03829"></a><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html#ac3e673176bc4047d9496671af5e84071">03829</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html#ac3e673176bc4047d9496671af5e84071">avail</a>                        : 32;
<a name="l03830"></a><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html#a2616518c8393564e94e30f389a36d0cb">03830</a>     uint64_t <a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html#a2616518c8393564e94e30f389a36d0cb">fcnt</a>                         : 6;
<a name="l03831"></a><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html#a87f1fcca75ede23c208ac685a7c9c106">03831</a>     uint64_t <a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html#a87f1fcca75ede23c208ac685a7c9c106">reserved_38_63</a>               : 26;
<a name="l03832"></a>03832 <span class="preprocessor">#endif</span>
<a name="l03833"></a>03833 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__px__instr__cnts.html#add1d935d91f12a4608b4f852a079600e">s</a>;
<a name="l03834"></a><a class="code" href="unioncvmx__npi__px__instr__cnts.html#a091acdbac2a997f8aa699b614da1f193">03834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html">cvmx_npi_px_instr_cnts_s</a>       <a class="code" href="unioncvmx__npi__px__instr__cnts.html#a091acdbac2a997f8aa699b614da1f193">cn30xx</a>;
<a name="l03835"></a><a class="code" href="unioncvmx__npi__px__instr__cnts.html#ac3e3d1367a4d6bd8f2738e9f74a20875">03835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html">cvmx_npi_px_instr_cnts_s</a>       <a class="code" href="unioncvmx__npi__px__instr__cnts.html#ac3e3d1367a4d6bd8f2738e9f74a20875">cn31xx</a>;
<a name="l03836"></a><a class="code" href="unioncvmx__npi__px__instr__cnts.html#a858e3ae64620fa9c831d3286f66241f3">03836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html">cvmx_npi_px_instr_cnts_s</a>       <a class="code" href="unioncvmx__npi__px__instr__cnts.html#a858e3ae64620fa9c831d3286f66241f3">cn38xx</a>;
<a name="l03837"></a><a class="code" href="unioncvmx__npi__px__instr__cnts.html#afe02e82212f706e72ffaa2457879079d">03837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html">cvmx_npi_px_instr_cnts_s</a>       <a class="code" href="unioncvmx__npi__px__instr__cnts.html#afe02e82212f706e72ffaa2457879079d">cn38xxp2</a>;
<a name="l03838"></a><a class="code" href="unioncvmx__npi__px__instr__cnts.html#abbb48ddac5e48ff49c24e96e84b23921">03838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html">cvmx_npi_px_instr_cnts_s</a>       <a class="code" href="unioncvmx__npi__px__instr__cnts.html#abbb48ddac5e48ff49c24e96e84b23921">cn50xx</a>;
<a name="l03839"></a><a class="code" href="unioncvmx__npi__px__instr__cnts.html#a427aefa9778f9f2eea0093f3bbf24bcd">03839</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html">cvmx_npi_px_instr_cnts_s</a>       <a class="code" href="unioncvmx__npi__px__instr__cnts.html#a427aefa9778f9f2eea0093f3bbf24bcd">cn58xx</a>;
<a name="l03840"></a><a class="code" href="unioncvmx__npi__px__instr__cnts.html#ab0fdf996c86888a6c059494a52ee819b">03840</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__instr__cnts_1_1cvmx__npi__px__instr__cnts__s.html">cvmx_npi_px_instr_cnts_s</a>       <a class="code" href="unioncvmx__npi__px__instr__cnts.html#ab0fdf996c86888a6c059494a52ee819b">cn58xxp1</a>;
<a name="l03841"></a>03841 };
<a name="l03842"></a><a class="code" href="cvmx-npi-defs_8h.html#ab8671c8c6419acbf58e656620b124e31">03842</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__px__instr__cnts.html" title="cvmx_npi_p::_instr_cnts">cvmx_npi_px_instr_cnts</a> <a class="code" href="unioncvmx__npi__px__instr__cnts.html" title="cvmx_npi_p::_instr_cnts">cvmx_npi_px_instr_cnts_t</a>;
<a name="l03843"></a>03843 <span class="comment"></span>
<a name="l03844"></a>03844 <span class="comment">/**</span>
<a name="l03845"></a>03845 <span class="comment"> * cvmx_npi_p#_pair_cnts</span>
<a name="l03846"></a>03846 <span class="comment"> *</span>
<a name="l03847"></a>03847 <span class="comment"> * NPI_P0_PAIR_CNTS = NPI&apos;s Port-0 Instruction Counts For Packets Out.</span>
<a name="l03848"></a>03848 <span class="comment"> *</span>
<a name="l03849"></a>03849 <span class="comment"> * Used to determine the number of instruction in the NPI and to be fetched for Output-Packets.</span>
<a name="l03850"></a>03850 <span class="comment"> */</span>
<a name="l03851"></a><a class="code" href="unioncvmx__npi__px__pair__cnts.html">03851</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__px__pair__cnts.html" title="cvmx_npi_p::_pair_cnts">cvmx_npi_px_pair_cnts</a> {
<a name="l03852"></a><a class="code" href="unioncvmx__npi__px__pair__cnts.html#a1c25d9cbf7aea35b1fff003c0f915021">03852</a>     uint64_t <a class="code" href="unioncvmx__npi__px__pair__cnts.html#a1c25d9cbf7aea35b1fff003c0f915021">u64</a>;
<a name="l03853"></a><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html">03853</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html">cvmx_npi_px_pair_cnts_s</a> {
<a name="l03854"></a>03854 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03855"></a>03855 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html#a41e237fbcd57abf52f83740ca5a66d51">reserved_37_63</a>               : 27;
<a name="l03856"></a>03856     uint64_t <a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html#a377e861b4bb5cfd2ca277046ed6a9fed">fcnt</a>                         : 5;  <span class="comment">/**&lt; 16 - number entries in the D/I Pair FIFO. */</span>
<a name="l03857"></a>03857     uint64_t <a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html#a52aeec8e6d866367305792ae9cc95e62">avail</a>                        : 32; <span class="comment">/**&lt; Doorbell count to be read. */</span>
<a name="l03858"></a>03858 <span class="preprocessor">#else</span>
<a name="l03859"></a><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html#a52aeec8e6d866367305792ae9cc95e62">03859</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html#a52aeec8e6d866367305792ae9cc95e62">avail</a>                        : 32;
<a name="l03860"></a><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html#a377e861b4bb5cfd2ca277046ed6a9fed">03860</a>     uint64_t <a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html#a377e861b4bb5cfd2ca277046ed6a9fed">fcnt</a>                         : 5;
<a name="l03861"></a><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html#a41e237fbcd57abf52f83740ca5a66d51">03861</a>     uint64_t <a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html#a41e237fbcd57abf52f83740ca5a66d51">reserved_37_63</a>               : 27;
<a name="l03862"></a>03862 <span class="preprocessor">#endif</span>
<a name="l03863"></a>03863 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__px__pair__cnts.html#a8378e1e95ef02782521372f2dbb4dba0">s</a>;
<a name="l03864"></a><a class="code" href="unioncvmx__npi__px__pair__cnts.html#aef657f1c0d19c379967260f17e24cf7c">03864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html">cvmx_npi_px_pair_cnts_s</a>        <a class="code" href="unioncvmx__npi__px__pair__cnts.html#aef657f1c0d19c379967260f17e24cf7c">cn30xx</a>;
<a name="l03865"></a><a class="code" href="unioncvmx__npi__px__pair__cnts.html#a640a51573ffb85e8b0833921bd2d50dd">03865</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html">cvmx_npi_px_pair_cnts_s</a>        <a class="code" href="unioncvmx__npi__px__pair__cnts.html#a640a51573ffb85e8b0833921bd2d50dd">cn31xx</a>;
<a name="l03866"></a><a class="code" href="unioncvmx__npi__px__pair__cnts.html#af0b221715b1ac04dd176117517d3f080">03866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html">cvmx_npi_px_pair_cnts_s</a>        <a class="code" href="unioncvmx__npi__px__pair__cnts.html#af0b221715b1ac04dd176117517d3f080">cn38xx</a>;
<a name="l03867"></a><a class="code" href="unioncvmx__npi__px__pair__cnts.html#af6e4529a5d9ca30df7f86a5c9f3d399c">03867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html">cvmx_npi_px_pair_cnts_s</a>        <a class="code" href="unioncvmx__npi__px__pair__cnts.html#af6e4529a5d9ca30df7f86a5c9f3d399c">cn38xxp2</a>;
<a name="l03868"></a><a class="code" href="unioncvmx__npi__px__pair__cnts.html#ad41dcf0cb02c902b8caacaf8f7b62649">03868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html">cvmx_npi_px_pair_cnts_s</a>        <a class="code" href="unioncvmx__npi__px__pair__cnts.html#ad41dcf0cb02c902b8caacaf8f7b62649">cn50xx</a>;
<a name="l03869"></a><a class="code" href="unioncvmx__npi__px__pair__cnts.html#ae17b7d82963b30c83aea2a7422c4d351">03869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html">cvmx_npi_px_pair_cnts_s</a>        <a class="code" href="unioncvmx__npi__px__pair__cnts.html#ae17b7d82963b30c83aea2a7422c4d351">cn58xx</a>;
<a name="l03870"></a><a class="code" href="unioncvmx__npi__px__pair__cnts.html#abc0a69c06368616a4186a41480193a01">03870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__px__pair__cnts_1_1cvmx__npi__px__pair__cnts__s.html">cvmx_npi_px_pair_cnts_s</a>        <a class="code" href="unioncvmx__npi__px__pair__cnts.html#abc0a69c06368616a4186a41480193a01">cn58xxp1</a>;
<a name="l03871"></a>03871 };
<a name="l03872"></a><a class="code" href="cvmx-npi-defs_8h.html#adc014c6084b1dd87461b2155228b6f9b">03872</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__px__pair__cnts.html" title="cvmx_npi_p::_pair_cnts">cvmx_npi_px_pair_cnts</a> <a class="code" href="unioncvmx__npi__px__pair__cnts.html" title="cvmx_npi_p::_pair_cnts">cvmx_npi_px_pair_cnts_t</a>;
<a name="l03873"></a>03873 <span class="comment"></span>
<a name="l03874"></a>03874 <span class="comment">/**</span>
<a name="l03875"></a>03875 <span class="comment"> * cvmx_npi_pci_burst_size</span>
<a name="l03876"></a>03876 <span class="comment"> *</span>
<a name="l03877"></a>03877 <span class="comment"> * NPI_PCI_BURST_SIZE = NPI PCI Burst Size Register</span>
<a name="l03878"></a>03878 <span class="comment"> *</span>
<a name="l03879"></a>03879 <span class="comment"> * Control the number of words the NPI will attempt to read / write to/from the PCI.</span>
<a name="l03880"></a>03880 <span class="comment"> */</span>
<a name="l03881"></a><a class="code" href="unioncvmx__npi__pci__burst__size.html">03881</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__pci__burst__size.html" title="cvmx_npi_pci_burst_size">cvmx_npi_pci_burst_size</a> {
<a name="l03882"></a><a class="code" href="unioncvmx__npi__pci__burst__size.html#a9c5bd08492e1360dbcb82ce1354e82ee">03882</a>     uint64_t <a class="code" href="unioncvmx__npi__pci__burst__size.html#a9c5bd08492e1360dbcb82ce1354e82ee">u64</a>;
<a name="l03883"></a><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html">03883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html">cvmx_npi_pci_burst_size_s</a> {
<a name="l03884"></a>03884 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03885"></a>03885 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html#af675094e8f54a5c287eec92b4202b6b7">reserved_14_63</a>               : 50;
<a name="l03886"></a>03886     uint64_t <a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html#ad1cc6bcc7c01b2f442e582475e94a92e">wr_brst</a>                      : 7;  <span class="comment">/**&lt; The number of 8B words to write to PCI in any one</span>
<a name="l03887"></a>03887 <span class="comment">                                                         write operation. A zero is equal to 128. This</span>
<a name="l03888"></a>03888 <span class="comment">                                                         value is used the packet reads and is clamped at</span>
<a name="l03889"></a>03889 <span class="comment">                                                         a max of 112 for dma writes. */</span>
<a name="l03890"></a>03890     uint64_t <a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html#a82194c1d995ee37f8af2a439e4d8aaac">rd_brst</a>                      : 7;  <span class="comment">/**&lt; Number of 8B words to read from PCI in any one</span>
<a name="l03891"></a>03891 <span class="comment">                                                         read operation. Legal values are 1 to 127, where</span>
<a name="l03892"></a>03892 <span class="comment">                                                         a 0 will be treated as a 1.</span>
<a name="l03893"></a>03893 <span class="comment">                                                         &quot;For reading of packet data value is limited to 64</span>
<a name="l03894"></a>03894 <span class="comment">                                                         in PASS-2.&quot;</span>
<a name="l03895"></a>03895 <span class="comment">                                                         This value does not control the size of a read</span>
<a name="l03896"></a>03896 <span class="comment">                                                         caused by an IOBDMA from a PP. */</span>
<a name="l03897"></a>03897 <span class="preprocessor">#else</span>
<a name="l03898"></a><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html#a82194c1d995ee37f8af2a439e4d8aaac">03898</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html#a82194c1d995ee37f8af2a439e4d8aaac">rd_brst</a>                      : 7;
<a name="l03899"></a><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html#ad1cc6bcc7c01b2f442e582475e94a92e">03899</a>     uint64_t <a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html#ad1cc6bcc7c01b2f442e582475e94a92e">wr_brst</a>                      : 7;
<a name="l03900"></a><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html#af675094e8f54a5c287eec92b4202b6b7">03900</a>     uint64_t <a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html#af675094e8f54a5c287eec92b4202b6b7">reserved_14_63</a>               : 50;
<a name="l03901"></a>03901 <span class="preprocessor">#endif</span>
<a name="l03902"></a>03902 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__pci__burst__size.html#a335347a53211538cdb15bda47bb65001">s</a>;
<a name="l03903"></a><a class="code" href="unioncvmx__npi__pci__burst__size.html#a5ad8c261afc224b3f29e41b5cd764767">03903</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html">cvmx_npi_pci_burst_size_s</a>      <a class="code" href="unioncvmx__npi__pci__burst__size.html#a5ad8c261afc224b3f29e41b5cd764767">cn30xx</a>;
<a name="l03904"></a><a class="code" href="unioncvmx__npi__pci__burst__size.html#a9cd570a2ab86a63a16cbdcd19614f40f">03904</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html">cvmx_npi_pci_burst_size_s</a>      <a class="code" href="unioncvmx__npi__pci__burst__size.html#a9cd570a2ab86a63a16cbdcd19614f40f">cn31xx</a>;
<a name="l03905"></a><a class="code" href="unioncvmx__npi__pci__burst__size.html#a17c8f8bf89160fbc8be36d5a8b95cab1">03905</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html">cvmx_npi_pci_burst_size_s</a>      <a class="code" href="unioncvmx__npi__pci__burst__size.html#a17c8f8bf89160fbc8be36d5a8b95cab1">cn38xx</a>;
<a name="l03906"></a><a class="code" href="unioncvmx__npi__pci__burst__size.html#a58d48fda1bcc659254967735b0d38a31">03906</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html">cvmx_npi_pci_burst_size_s</a>      <a class="code" href="unioncvmx__npi__pci__burst__size.html#a58d48fda1bcc659254967735b0d38a31">cn38xxp2</a>;
<a name="l03907"></a><a class="code" href="unioncvmx__npi__pci__burst__size.html#aee9823b69ad1573a3ab781b35f388610">03907</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html">cvmx_npi_pci_burst_size_s</a>      <a class="code" href="unioncvmx__npi__pci__burst__size.html#aee9823b69ad1573a3ab781b35f388610">cn50xx</a>;
<a name="l03908"></a><a class="code" href="unioncvmx__npi__pci__burst__size.html#ac92a5d6bb101bba9bcdfe5717d0d9104">03908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html">cvmx_npi_pci_burst_size_s</a>      <a class="code" href="unioncvmx__npi__pci__burst__size.html#ac92a5d6bb101bba9bcdfe5717d0d9104">cn58xx</a>;
<a name="l03909"></a><a class="code" href="unioncvmx__npi__pci__burst__size.html#a86088f701d5c213603cfd620897a5a56">03909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__burst__size_1_1cvmx__npi__pci__burst__size__s.html">cvmx_npi_pci_burst_size_s</a>      <a class="code" href="unioncvmx__npi__pci__burst__size.html#a86088f701d5c213603cfd620897a5a56">cn58xxp1</a>;
<a name="l03910"></a>03910 };
<a name="l03911"></a><a class="code" href="cvmx-npi-defs_8h.html#a0e593aa8f32ae8d75cb28df4d3d6155f">03911</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__pci__burst__size.html" title="cvmx_npi_pci_burst_size">cvmx_npi_pci_burst_size</a> <a class="code" href="unioncvmx__npi__pci__burst__size.html" title="cvmx_npi_pci_burst_size">cvmx_npi_pci_burst_size_t</a>;
<a name="l03912"></a>03912 <span class="comment"></span>
<a name="l03913"></a>03913 <span class="comment">/**</span>
<a name="l03914"></a>03914 <span class="comment"> * cvmx_npi_pci_int_arb_cfg</span>
<a name="l03915"></a>03915 <span class="comment"> *</span>
<a name="l03916"></a>03916 <span class="comment"> * NPI_PCI_INT_ARB_CFG = Configuration For PCI Arbiter</span>
<a name="l03917"></a>03917 <span class="comment"> *</span>
<a name="l03918"></a>03918 <span class="comment"> * Controls operation of the Internal PCI Arbiter.  This register should</span>
<a name="l03919"></a>03919 <span class="comment"> * only be written when PRST# is asserted.  NPI_PCI_INT_ARB_CFG[EN] should</span>
<a name="l03920"></a>03920 <span class="comment"> * only be set when Octane is a host.</span>
<a name="l03921"></a>03921 <span class="comment"> */</span>
<a name="l03922"></a><a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html">03922</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html" title="cvmx_npi_pci_int_arb_cfg">cvmx_npi_pci_int_arb_cfg</a> {
<a name="l03923"></a><a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a1cdba9159d3a0730e70b51a6deb5f205">03923</a>     uint64_t <a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a1cdba9159d3a0730e70b51a6deb5f205">u64</a>;
<a name="l03924"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html">03924</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html">cvmx_npi_pci_int_arb_cfg_s</a> {
<a name="l03925"></a>03925 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03926"></a>03926 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#afb046973828fe0a089736b2e4e302e54">reserved_13_63</a>               : 51;
<a name="l03927"></a>03927     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#acf767a3feb2e3401417f893a01d169e6">hostmode</a>                     : 1;  <span class="comment">/**&lt; PCI Host Mode Pin (sampled for use by software).</span>
<a name="l03928"></a>03928 <span class="comment">                                                         This bit reflects the sampled PCI_HOSTMODE pin.</span>
<a name="l03929"></a>03929 <span class="comment">                                                         In HOST Mode, OCTEON drives the PCI_CLK_OUT and</span>
<a name="l03930"></a>03930 <span class="comment">                                                         PCI initialization pattern during PCI_RST_N deassertion). */</span>
<a name="l03931"></a>03931     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#ae0e47efc0a7e8a6db4254e670665ef50">pci_ovr</a>                      : 4;  <span class="comment">/**&lt; PCI Host Mode Bus Speed/Type Override</span>
<a name="l03932"></a>03932 <span class="comment">                                                          When in Host Mode(PCI_HOSTMODE pin =1), OCTEON acting</span>
<a name="l03933"></a>03933 <span class="comment">                                                          as the PCI Central Agent, samples the PCI_PCI100,</span>
<a name="l03934"></a>03934 <span class="comment">                                                          PCI_M66EN and PCI_PCIXCAP pins to determine the</span>
<a name="l03935"></a>03935 <span class="comment">                                                          &apos;sampled&apos; PCI Bus speed and Bus Type (PCI or PCIX).</span>
<a name="l03936"></a>03936 <span class="comment">                                                          (see: PCI_CNT_REG[HM_SPEED,HM_PCIX])</span>
<a name="l03937"></a>03937 <span class="comment">                                                          However, in some cases, SW may want to override the</span>
<a name="l03938"></a>03938 <span class="comment">                                                          the &apos;sampled&apos; PCI Bus Type/Speed, and use some</span>
<a name="l03939"></a>03939 <span class="comment">                                                          SLOWER Bus frequency.</span>
<a name="l03940"></a>03940 <span class="comment">                                                          The PCI_OVR field encoding represents the &apos;override&apos;</span>
<a name="l03941"></a>03941 <span class="comment">                                                          PCI Bus Type/Speed which will be used to generate the</span>
<a name="l03942"></a>03942 <span class="comment">                                                          PCI_CLK_OUT and determines the PCI initialization pattern</span>
<a name="l03943"></a>03943 <span class="comment">                                                          driven during PCI_RST_N deassertion.</span>
<a name="l03944"></a>03944 <span class="comment">                                                              PCI_OVR[3]: OVERRIDE (0:DISABLE/1:ENABLE)</span>
<a name="l03945"></a>03945 <span class="comment">                                                              PCI_OVR[2]: BUS TYPE(0:PCI/1:PCIX)</span>
<a name="l03946"></a>03946 <span class="comment">                                                              PCI_OVR[1:0]: BUS SPEED(0:33/1:66/2:100/3:133)</span>
<a name="l03947"></a>03947 <span class="comment">                                                         OVERRIDE TYPE SPEED |  Override Configuration</span>
<a name="l03948"></a>03948 <span class="comment">                                                            [3]   [2]  [1:0] | TYPE       SPEED</span>
<a name="l03949"></a>03949 <span class="comment">                                                           ------------------+-------------------------------</span>
<a name="l03950"></a>03950 <span class="comment">                                                             0     x      xx | No override(uses &apos;sampled&apos;</span>
<a name="l03951"></a>03951 <span class="comment">                                                                             | Bus Speed(HM_SPEED) and Bus Type(HM_PCIX)</span>
<a name="l03952"></a>03952 <span class="comment">                                                             1     0      00 | PCI Mode    33MHz</span>
<a name="l03953"></a>03953 <span class="comment">                                                             1     0      01 | PCI Mode    66MHz</span>
<a name="l03954"></a>03954 <span class="comment">                                                             1     0      10 | RESERVED (DO NOT USE)</span>
<a name="l03955"></a>03955 <span class="comment">                                                             1     0      11 | RESERVED (DO NOT USE)</span>
<a name="l03956"></a>03956 <span class="comment">                                                             1     1      00 | RESERVED (DO NOT USE)</span>
<a name="l03957"></a>03957 <span class="comment">                                                             1     1      01 | PCIX Mode   66MHz</span>
<a name="l03958"></a>03958 <span class="comment">                                                             1     1      10 | PCIX Mode  100MHz</span>
<a name="l03959"></a>03959 <span class="comment">                                                             1     1      11 | PCIX Mode  133MHz</span>
<a name="l03960"></a>03960 <span class="comment">                                                          NOTES:</span>
<a name="l03961"></a>03961 <span class="comment">                                                          - NPI_PCI_INT_ARB_CFG[PCI_OVR] has NO EFFECT on</span>
<a name="l03962"></a>03962 <span class="comment">                                                            PCI_CNT_REG[HM_SPEED,HM_PCIX] (ie: the sampled PCI Bus</span>
<a name="l03963"></a>03963 <span class="comment">                                                            Type/Speed), but WILL EFFECT PCI_CTL_STATUS_2[AP_PCIX]</span>
<a name="l03964"></a>03964 <span class="comment">                                                            which reflects the actual PCI Bus Type(0:PCI/1:PCIX).</span>
<a name="l03965"></a>03965 <span class="comment">                                                          - Software should never &apos;up&apos; configure the recommended values.</span>
<a name="l03966"></a>03966 <span class="comment">                                                            In other words, if the &apos;sampled&apos; Bus Type=PCI(HM_PCIX=0),</span>
<a name="l03967"></a>03967 <span class="comment">                                                            then SW should NOT attempt to set TYPE[2]=1 for PCIX Mode.</span>
<a name="l03968"></a>03968 <span class="comment">                                                            Likewise, if the sampled Bus Speed=66MHz(HM_SPEED=01),</span>
<a name="l03969"></a>03969 <span class="comment">                                                            then SW should NOT attempt to &apos;speed up&apos; the bus [ie:</span>
<a name="l03970"></a>03970 <span class="comment">                                                            SPEED[1:0]=10(100MHz)].</span>
<a name="l03971"></a>03971 <span class="comment">                                                          - If PCI_OVR&lt;3&gt; is set prior to PCI reset de-assertion</span>
<a name="l03972"></a>03972 <span class="comment">                                                            in host mode, NPI_PCI_INT_ARB_CFG[PCI_OVR]</span>
<a name="l03973"></a>03973 <span class="comment">                                                            indicates the Bus Type/Speed that OCTEON drove on the</span>
<a name="l03974"></a>03974 <span class="comment">                                                            DEVSEL/STOP/TRDY pins during reset de-assertion. (user</span>
<a name="l03975"></a>03975 <span class="comment">                                                            should then ignore the &apos;sampled&apos; Bus Type/Speed</span>
<a name="l03976"></a>03976 <span class="comment">                                                            contained in the PCI_CNT_REG[HM_PCIX, HM_SPEED]) fields.</span>
<a name="l03977"></a>03977 <span class="comment">                                                          - If PCI_OVR&lt;3&gt; is clear prior to PCI reset de-assertion</span>
<a name="l03978"></a>03978 <span class="comment">                                                            in host mode, PCI_CNT_REG[HM_PCIX,HM_SPEED])</span>
<a name="l03979"></a>03979 <span class="comment">                                                            indicates the Bus Type/Speed that OCTEON drove on the</span>
<a name="l03980"></a>03980 <span class="comment">                                                            DEVSEL/STOP/TRDY pins during reset de-assertion. */</span>
<a name="l03981"></a>03981     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#a5eed24b29630c897f4e88dae09f04803">reserved_5_7</a>                 : 3;
<a name="l03982"></a>03982     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#ae0dd32b4207b3108abbd06b57f0d998a">en</a>                           : 1;  <span class="comment">/**&lt; Internal arbiter enable. */</span>
<a name="l03983"></a>03983     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#aff701d1b805ef92d7236fd5f763fcadc">park_mod</a>                     : 1;  <span class="comment">/**&lt; Bus park mode. 0=park on last, 1=park on device. */</span>
<a name="l03984"></a>03984     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#aa37b83e9f5ccb6abb9e296687c029c3d">park_dev</a>                     : 3;  <span class="comment">/**&lt; Bus park device. 0-3 External device, 4 = Octane. */</span>
<a name="l03985"></a>03985 <span class="preprocessor">#else</span>
<a name="l03986"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#aa37b83e9f5ccb6abb9e296687c029c3d">03986</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#aa37b83e9f5ccb6abb9e296687c029c3d">park_dev</a>                     : 3;
<a name="l03987"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#aff701d1b805ef92d7236fd5f763fcadc">03987</a>     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#aff701d1b805ef92d7236fd5f763fcadc">park_mod</a>                     : 1;
<a name="l03988"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#ae0dd32b4207b3108abbd06b57f0d998a">03988</a>     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#ae0dd32b4207b3108abbd06b57f0d998a">en</a>                           : 1;
<a name="l03989"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#a5eed24b29630c897f4e88dae09f04803">03989</a>     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#a5eed24b29630c897f4e88dae09f04803">reserved_5_7</a>                 : 3;
<a name="l03990"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#ae0e47efc0a7e8a6db4254e670665ef50">03990</a>     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#ae0e47efc0a7e8a6db4254e670665ef50">pci_ovr</a>                      : 4;
<a name="l03991"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#acf767a3feb2e3401417f893a01d169e6">03991</a>     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#acf767a3feb2e3401417f893a01d169e6">hostmode</a>                     : 1;
<a name="l03992"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#afb046973828fe0a089736b2e4e302e54">03992</a>     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html#afb046973828fe0a089736b2e4e302e54">reserved_13_63</a>               : 51;
<a name="l03993"></a>03993 <span class="preprocessor">#endif</span>
<a name="l03994"></a>03994 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a7b0b26a4f5702881ad722f935b4be351">s</a>;
<a name="l03995"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html">03995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html">cvmx_npi_pci_int_arb_cfg_cn30xx</a> {
<a name="l03996"></a>03996 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03997"></a>03997 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#abf94545a694a7e9a67b4c0c7463a0074">reserved_5_63</a>                : 59;
<a name="l03998"></a>03998     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#a387d8e624c8681823a03c6e2f1175a2d">en</a>                           : 1;  <span class="comment">/**&lt; Internal arbiter enable. */</span>
<a name="l03999"></a>03999     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#aa755d735bde3c36a8bbfc26920cdb88e">park_mod</a>                     : 1;  <span class="comment">/**&lt; Bus park mode. 0=park on last, 1=park on device. */</span>
<a name="l04000"></a>04000     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#adfdc3838ee34a90bbc3250c0bdaa33e4">park_dev</a>                     : 3;  <span class="comment">/**&lt; Bus park device. 0-3 External device, 4 = Octane. */</span>
<a name="l04001"></a>04001 <span class="preprocessor">#else</span>
<a name="l04002"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#adfdc3838ee34a90bbc3250c0bdaa33e4">04002</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#adfdc3838ee34a90bbc3250c0bdaa33e4">park_dev</a>                     : 3;
<a name="l04003"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#aa755d735bde3c36a8bbfc26920cdb88e">04003</a>     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#aa755d735bde3c36a8bbfc26920cdb88e">park_mod</a>                     : 1;
<a name="l04004"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#a387d8e624c8681823a03c6e2f1175a2d">04004</a>     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#a387d8e624c8681823a03c6e2f1175a2d">en</a>                           : 1;
<a name="l04005"></a><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#abf94545a694a7e9a67b4c0c7463a0074">04005</a>     uint64_t <a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html#abf94545a694a7e9a67b4c0c7463a0074">reserved_5_63</a>                : 59;
<a name="l04006"></a>04006 <span class="preprocessor">#endif</span>
<a name="l04007"></a>04007 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a798e158218ede87c672ff03b0542d272">cn30xx</a>;
<a name="l04008"></a><a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a019ff360c05099b117e9b01cb1246715">04008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html">cvmx_npi_pci_int_arb_cfg_cn30xx</a> <a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a019ff360c05099b117e9b01cb1246715">cn31xx</a>;
<a name="l04009"></a><a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#acafdea03192d85f31a5ce67825e90e53">04009</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html">cvmx_npi_pci_int_arb_cfg_cn30xx</a> <a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#acafdea03192d85f31a5ce67825e90e53">cn38xx</a>;
<a name="l04010"></a><a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a7956cbb75ee10776675199a04daa39bf">04010</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__cn30xx.html">cvmx_npi_pci_int_arb_cfg_cn30xx</a> <a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a7956cbb75ee10776675199a04daa39bf">cn38xxp2</a>;
<a name="l04011"></a><a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a14be8e55e4e75f2cf266bd49f93c83df">04011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html">cvmx_npi_pci_int_arb_cfg_s</a>     <a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a14be8e55e4e75f2cf266bd49f93c83df">cn50xx</a>;
<a name="l04012"></a><a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a38ad3797e025e4aa3eda8a40a127ec59">04012</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html">cvmx_npi_pci_int_arb_cfg_s</a>     <a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#a38ad3797e025e4aa3eda8a40a127ec59">cn58xx</a>;
<a name="l04013"></a><a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#ad8822409efb9dfdbeafbe7c273883bd6">04013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__int__arb__cfg_1_1cvmx__npi__pci__int__arb__cfg__s.html">cvmx_npi_pci_int_arb_cfg_s</a>     <a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html#ad8822409efb9dfdbeafbe7c273883bd6">cn58xxp1</a>;
<a name="l04014"></a>04014 };
<a name="l04015"></a><a class="code" href="cvmx-npi-defs_8h.html#a07366f76cc3e72ffbafa1f41d5597507">04015</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html" title="cvmx_npi_pci_int_arb_cfg">cvmx_npi_pci_int_arb_cfg</a> <a class="code" href="unioncvmx__npi__pci__int__arb__cfg.html" title="cvmx_npi_pci_int_arb_cfg">cvmx_npi_pci_int_arb_cfg_t</a>;
<a name="l04016"></a>04016 <span class="comment"></span>
<a name="l04017"></a>04017 <span class="comment">/**</span>
<a name="l04018"></a>04018 <span class="comment"> * cvmx_npi_pci_read_cmd</span>
<a name="l04019"></a>04019 <span class="comment"> *</span>
<a name="l04020"></a>04020 <span class="comment"> * NPI_PCI_READ_CMD = NPI PCI Read Command Register</span>
<a name="l04021"></a>04021 <span class="comment"> *</span>
<a name="l04022"></a>04022 <span class="comment"> * Controls the type of read command sent.</span>
<a name="l04023"></a>04023 <span class="comment"> * Writes to this register are not ordered with writes/reads to the PCI Memory space.</span>
<a name="l04024"></a>04024 <span class="comment"> * To ensure that a write has completed the user must read the register before</span>
<a name="l04025"></a>04025 <span class="comment"> * making an access(i.e. PCI memory space) that requires the value of this register to be updated.</span>
<a name="l04026"></a>04026 <span class="comment"> * Also any previously issued reads/writes to PCI memory space, still stored in the outbound</span>
<a name="l04027"></a>04027 <span class="comment"> * FIFO will use the value of this register after it has been updated.</span>
<a name="l04028"></a>04028 <span class="comment"> */</span>
<a name="l04029"></a><a class="code" href="unioncvmx__npi__pci__read__cmd.html">04029</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__pci__read__cmd.html" title="cvmx_npi_pci_read_cmd">cvmx_npi_pci_read_cmd</a> {
<a name="l04030"></a><a class="code" href="unioncvmx__npi__pci__read__cmd.html#aee33f050689951b2e70d643766362e5b">04030</a>     uint64_t <a class="code" href="unioncvmx__npi__pci__read__cmd.html#aee33f050689951b2e70d643766362e5b">u64</a>;
<a name="l04031"></a><a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html">04031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html">cvmx_npi_pci_read_cmd_s</a> {
<a name="l04032"></a>04032 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04033"></a>04033 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html#a84844cdf6c7b439090d3709874e6f881">reserved_11_63</a>               : 53;
<a name="l04034"></a>04034     uint64_t <a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html#a74cbed69fba3599f1692cadc64367ee1">cmd_size</a>                     : 11; <span class="comment">/**&lt; Number bytes to be read is equal to or exceeds this</span>
<a name="l04035"></a>04035 <span class="comment">                                                         size will cause the PCI in PCI mode to use a</span>
<a name="l04036"></a>04036 <span class="comment">                                                         Memory-Read-Multiple. This register has a value</span>
<a name="l04037"></a>04037 <span class="comment">                                                         from 8 to 2048. A value of 0-7 will be treated as</span>
<a name="l04038"></a>04038 <span class="comment">                                                         a value of 2048. */</span>
<a name="l04039"></a>04039 <span class="preprocessor">#else</span>
<a name="l04040"></a><a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html#a74cbed69fba3599f1692cadc64367ee1">04040</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html#a74cbed69fba3599f1692cadc64367ee1">cmd_size</a>                     : 11;
<a name="l04041"></a><a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html#a84844cdf6c7b439090d3709874e6f881">04041</a>     uint64_t <a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html#a84844cdf6c7b439090d3709874e6f881">reserved_11_63</a>               : 53;
<a name="l04042"></a>04042 <span class="preprocessor">#endif</span>
<a name="l04043"></a>04043 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__pci__read__cmd.html#ae8aeb76ecaecdfc5ed294aed34f52799">s</a>;
<a name="l04044"></a><a class="code" href="unioncvmx__npi__pci__read__cmd.html#a94c1ecf63e1a4d98a626f45f9007fed2">04044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html">cvmx_npi_pci_read_cmd_s</a>        <a class="code" href="unioncvmx__npi__pci__read__cmd.html#a94c1ecf63e1a4d98a626f45f9007fed2">cn30xx</a>;
<a name="l04045"></a><a class="code" href="unioncvmx__npi__pci__read__cmd.html#ab4b90a17994a010a062a0e95d4058b65">04045</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html">cvmx_npi_pci_read_cmd_s</a>        <a class="code" href="unioncvmx__npi__pci__read__cmd.html#ab4b90a17994a010a062a0e95d4058b65">cn31xx</a>;
<a name="l04046"></a><a class="code" href="unioncvmx__npi__pci__read__cmd.html#a4e4c2a9f17f34d80c02d33e10dda483f">04046</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html">cvmx_npi_pci_read_cmd_s</a>        <a class="code" href="unioncvmx__npi__pci__read__cmd.html#a4e4c2a9f17f34d80c02d33e10dda483f">cn38xx</a>;
<a name="l04047"></a><a class="code" href="unioncvmx__npi__pci__read__cmd.html#a539c18b8acdfa5679403ec6486559e73">04047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html">cvmx_npi_pci_read_cmd_s</a>        <a class="code" href="unioncvmx__npi__pci__read__cmd.html#a539c18b8acdfa5679403ec6486559e73">cn38xxp2</a>;
<a name="l04048"></a><a class="code" href="unioncvmx__npi__pci__read__cmd.html#a3316fe96cd1bae65de95acfc704feeca">04048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html">cvmx_npi_pci_read_cmd_s</a>        <a class="code" href="unioncvmx__npi__pci__read__cmd.html#a3316fe96cd1bae65de95acfc704feeca">cn50xx</a>;
<a name="l04049"></a><a class="code" href="unioncvmx__npi__pci__read__cmd.html#a43f7cd75befd1272232f07e669ab44a2">04049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html">cvmx_npi_pci_read_cmd_s</a>        <a class="code" href="unioncvmx__npi__pci__read__cmd.html#a43f7cd75befd1272232f07e669ab44a2">cn58xx</a>;
<a name="l04050"></a><a class="code" href="unioncvmx__npi__pci__read__cmd.html#a86452cac3ebdd0a4dbdffb39ae6131b8">04050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__pci__read__cmd_1_1cvmx__npi__pci__read__cmd__s.html">cvmx_npi_pci_read_cmd_s</a>        <a class="code" href="unioncvmx__npi__pci__read__cmd.html#a86452cac3ebdd0a4dbdffb39ae6131b8">cn58xxp1</a>;
<a name="l04051"></a>04051 };
<a name="l04052"></a><a class="code" href="cvmx-npi-defs_8h.html#a307a0d0bc34c90ae9895e234e368b717">04052</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__pci__read__cmd.html" title="cvmx_npi_pci_read_cmd">cvmx_npi_pci_read_cmd</a> <a class="code" href="unioncvmx__npi__pci__read__cmd.html" title="cvmx_npi_pci_read_cmd">cvmx_npi_pci_read_cmd_t</a>;
<a name="l04053"></a>04053 <span class="comment"></span>
<a name="l04054"></a>04054 <span class="comment">/**</span>
<a name="l04055"></a>04055 <span class="comment"> * cvmx_npi_port32_instr_hdr</span>
<a name="l04056"></a>04056 <span class="comment"> *</span>
<a name="l04057"></a>04057 <span class="comment"> * NPI_PORT32_INSTR_HDR = NPI Port 32 Instruction Header</span>
<a name="l04058"></a>04058 <span class="comment"> *</span>
<a name="l04059"></a>04059 <span class="comment"> * Contains bits [62:42] of the Instruction Header for port 32.</span>
<a name="l04060"></a>04060 <span class="comment"> */</span>
<a name="l04061"></a><a class="code" href="unioncvmx__npi__port32__instr__hdr.html">04061</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__port32__instr__hdr.html" title="cvmx_npi_port32_instr_hdr">cvmx_npi_port32_instr_hdr</a> {
<a name="l04062"></a><a class="code" href="unioncvmx__npi__port32__instr__hdr.html#af7597d5a70eea36cc3dd683413c43715">04062</a>     uint64_t <a class="code" href="unioncvmx__npi__port32__instr__hdr.html#af7597d5a70eea36cc3dd683413c43715">u64</a>;
<a name="l04063"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html">04063</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html">cvmx_npi_port32_instr_hdr_s</a> {
<a name="l04064"></a>04064 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04065"></a>04065 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a7c5bf4254d76800ab080b1b57983ac1a">reserved_44_63</a>               : 20;
<a name="l04066"></a>04066     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a55babbba0bddce21b9fc2f4eeda51615">pbp</a>                          : 1;  <span class="comment">/**&lt; Enable Packet-by-packet mode. */</span>
<a name="l04067"></a>04067     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a95e2adcaa74f92e28fc6e941790f5b6f">rsv_f</a>                        : 5;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04068"></a>04068     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a6f406d5399139984477307db3ecd15cd">rparmode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Used when packet is raw and PBP==0. */</span>
<a name="l04069"></a>04069     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#ad53863d72303895e0257629081f258c0">rsv_e</a>                        : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04070"></a>04070     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a2fed4c93141cab3aa1a0f6922abe6005">rskp_len</a>                     : 7;  <span class="comment">/**&lt; Skip Length. Used when packet is raw and PBP==0. */</span>
<a name="l04071"></a>04071     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a8f2d4a0069dc7ce774006a5406703a76">rsv_d</a>                        : 6;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04072"></a>04072     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a5f45363eca594d18c934c9bd21e39426">use_ihdr</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the instruction header will be sent</span>
<a name="l04073"></a>04073 <span class="comment">                                                         as part of the packet data, regardless of the</span>
<a name="l04074"></a>04074 <span class="comment">                                                         value of bit [63] of the instruction header.</span>
<a name="l04075"></a>04075 <span class="comment">                                                         USE_IHDR must be set whenever PBP is set. */</span>
<a name="l04076"></a>04076     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a761ba8074e0a627532bf45d2ea5a2aa9">rsv_c</a>                        : 5;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04077"></a>04077     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a54d63bfc9b315e4d1594b932bcbbe7a3">par_mode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Used when USE_IHDR is set and packet</span>
<a name="l04078"></a>04078 <span class="comment">                                                         is not raw and PBP is not set. */</span>
<a name="l04079"></a>04079     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#af98ea8bec8db30c7d61ee46eb8b9802c">rsv_b</a>                        : 1;  <span class="comment">/**&lt; Reserved</span>
<a name="l04080"></a>04080 <span class="comment">                                                         instruction header sent to IPD. */</span>
<a name="l04081"></a>04081     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a7dd000ea94b39b86e1e13ab139c5e271">skp_len</a>                      : 7;  <span class="comment">/**&lt; Skip Length. Used when USE_IHDR is set and packet</span>
<a name="l04082"></a>04082 <span class="comment">                                                         is not raw and PBP is not set. */</span>
<a name="l04083"></a>04083     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#afabb026c892b9740ba9ef40c094bbff0">rsv_a</a>                        : 6;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04084"></a>04084 <span class="preprocessor">#else</span>
<a name="l04085"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#afabb026c892b9740ba9ef40c094bbff0">04085</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#afabb026c892b9740ba9ef40c094bbff0">rsv_a</a>                        : 6;
<a name="l04086"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a7dd000ea94b39b86e1e13ab139c5e271">04086</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a7dd000ea94b39b86e1e13ab139c5e271">skp_len</a>                      : 7;
<a name="l04087"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#af98ea8bec8db30c7d61ee46eb8b9802c">04087</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#af98ea8bec8db30c7d61ee46eb8b9802c">rsv_b</a>                        : 1;
<a name="l04088"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a54d63bfc9b315e4d1594b932bcbbe7a3">04088</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a54d63bfc9b315e4d1594b932bcbbe7a3">par_mode</a>                     : 2;
<a name="l04089"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a761ba8074e0a627532bf45d2ea5a2aa9">04089</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a761ba8074e0a627532bf45d2ea5a2aa9">rsv_c</a>                        : 5;
<a name="l04090"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a5f45363eca594d18c934c9bd21e39426">04090</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a5f45363eca594d18c934c9bd21e39426">use_ihdr</a>                     : 1;
<a name="l04091"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a8f2d4a0069dc7ce774006a5406703a76">04091</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a8f2d4a0069dc7ce774006a5406703a76">rsv_d</a>                        : 6;
<a name="l04092"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a2fed4c93141cab3aa1a0f6922abe6005">04092</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a2fed4c93141cab3aa1a0f6922abe6005">rskp_len</a>                     : 7;
<a name="l04093"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#ad53863d72303895e0257629081f258c0">04093</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#ad53863d72303895e0257629081f258c0">rsv_e</a>                        : 1;
<a name="l04094"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a6f406d5399139984477307db3ecd15cd">04094</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a6f406d5399139984477307db3ecd15cd">rparmode</a>                     : 2;
<a name="l04095"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a95e2adcaa74f92e28fc6e941790f5b6f">04095</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a95e2adcaa74f92e28fc6e941790f5b6f">rsv_f</a>                        : 5;
<a name="l04096"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a55babbba0bddce21b9fc2f4eeda51615">04096</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a55babbba0bddce21b9fc2f4eeda51615">pbp</a>                          : 1;
<a name="l04097"></a><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a7c5bf4254d76800ab080b1b57983ac1a">04097</a>     uint64_t <a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html#a7c5bf4254d76800ab080b1b57983ac1a">reserved_44_63</a>               : 20;
<a name="l04098"></a>04098 <span class="preprocessor">#endif</span>
<a name="l04099"></a>04099 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__port32__instr__hdr.html#a79382c585a2b673efd079bedf38f73bc">s</a>;
<a name="l04100"></a><a class="code" href="unioncvmx__npi__port32__instr__hdr.html#aea32df8460a8e4c9f2eb0d3adfbacd3b">04100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html">cvmx_npi_port32_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port32__instr__hdr.html#aea32df8460a8e4c9f2eb0d3adfbacd3b">cn30xx</a>;
<a name="l04101"></a><a class="code" href="unioncvmx__npi__port32__instr__hdr.html#addd0b036d19888806b57a657065adbad">04101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html">cvmx_npi_port32_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port32__instr__hdr.html#addd0b036d19888806b57a657065adbad">cn31xx</a>;
<a name="l04102"></a><a class="code" href="unioncvmx__npi__port32__instr__hdr.html#a110203f364b0ecf1d0c86a7526866b40">04102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html">cvmx_npi_port32_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port32__instr__hdr.html#a110203f364b0ecf1d0c86a7526866b40">cn38xx</a>;
<a name="l04103"></a><a class="code" href="unioncvmx__npi__port32__instr__hdr.html#a46718106b7a968e76dd2c56bcfc72903">04103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html">cvmx_npi_port32_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port32__instr__hdr.html#a46718106b7a968e76dd2c56bcfc72903">cn38xxp2</a>;
<a name="l04104"></a><a class="code" href="unioncvmx__npi__port32__instr__hdr.html#a8de98f9ae693207fe20d5eff63e35e05">04104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html">cvmx_npi_port32_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port32__instr__hdr.html#a8de98f9ae693207fe20d5eff63e35e05">cn50xx</a>;
<a name="l04105"></a><a class="code" href="unioncvmx__npi__port32__instr__hdr.html#a9a660dafde80cac09df79f04f45183b4">04105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html">cvmx_npi_port32_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port32__instr__hdr.html#a9a660dafde80cac09df79f04f45183b4">cn58xx</a>;
<a name="l04106"></a><a class="code" href="unioncvmx__npi__port32__instr__hdr.html#a26b8ea140adf85b6b270b9a5cf8dce50">04106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port32__instr__hdr_1_1cvmx__npi__port32__instr__hdr__s.html">cvmx_npi_port32_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port32__instr__hdr.html#a26b8ea140adf85b6b270b9a5cf8dce50">cn58xxp1</a>;
<a name="l04107"></a>04107 };
<a name="l04108"></a><a class="code" href="cvmx-npi-defs_8h.html#aea159b7b694f7e7b4ff1a5ccce9f2bb6">04108</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__port32__instr__hdr.html" title="cvmx_npi_port32_instr_hdr">cvmx_npi_port32_instr_hdr</a> <a class="code" href="unioncvmx__npi__port32__instr__hdr.html" title="cvmx_npi_port32_instr_hdr">cvmx_npi_port32_instr_hdr_t</a>;
<a name="l04109"></a>04109 <span class="comment"></span>
<a name="l04110"></a>04110 <span class="comment">/**</span>
<a name="l04111"></a>04111 <span class="comment"> * cvmx_npi_port33_instr_hdr</span>
<a name="l04112"></a>04112 <span class="comment"> *</span>
<a name="l04113"></a>04113 <span class="comment"> * NPI_PORT33_INSTR_HDR = NPI Port 33 Instruction Header</span>
<a name="l04114"></a>04114 <span class="comment"> *</span>
<a name="l04115"></a>04115 <span class="comment"> * Contains bits [62:42] of the Instruction Header for port 33.</span>
<a name="l04116"></a>04116 <span class="comment"> */</span>
<a name="l04117"></a><a class="code" href="unioncvmx__npi__port33__instr__hdr.html">04117</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__port33__instr__hdr.html" title="cvmx_npi_port33_instr_hdr">cvmx_npi_port33_instr_hdr</a> {
<a name="l04118"></a><a class="code" href="unioncvmx__npi__port33__instr__hdr.html#a0500b3b2b693834db657f070bad747c0">04118</a>     uint64_t <a class="code" href="unioncvmx__npi__port33__instr__hdr.html#a0500b3b2b693834db657f070bad747c0">u64</a>;
<a name="l04119"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html">04119</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html">cvmx_npi_port33_instr_hdr_s</a> {
<a name="l04120"></a>04120 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04121"></a>04121 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a9d32f48db633a8d70cdbe337cf4bbabd">reserved_44_63</a>               : 20;
<a name="l04122"></a>04122     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aeb589b75990fd6481a84a92081a1b9fb">pbp</a>                          : 1;  <span class="comment">/**&lt; Enable Packet-by-packet mode. */</span>
<a name="l04123"></a>04123     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aff8155e7a9efd581a2146df39cefd240">rsv_f</a>                        : 5;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04124"></a>04124     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a758898772999bf177778f95b782723f5">rparmode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Used when packet is raw and PBP==0. */</span>
<a name="l04125"></a>04125     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a4d907b5eb5ad96b6adfd821fd1e24a61">rsv_e</a>                        : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04126"></a>04126     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#afbf8ef24aa34f3d20d1bad5b5c19e4a9">rskp_len</a>                     : 7;  <span class="comment">/**&lt; Skip Length. Used when packet is raw and PBP==0. */</span>
<a name="l04127"></a>04127     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a112601815a8817347f7502dd8af3f1f5">rsv_d</a>                        : 6;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04128"></a>04128     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aaa07f3cd122cfa55b16e69a7e78e13c5">use_ihdr</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the instruction header will be sent</span>
<a name="l04129"></a>04129 <span class="comment">                                                         as part of the packet data, regardless of the</span>
<a name="l04130"></a>04130 <span class="comment">                                                         value of bit [63] of the instruction header.</span>
<a name="l04131"></a>04131 <span class="comment">                                                         USE_IHDR must be set whenever PBP is set. */</span>
<a name="l04132"></a>04132     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aad9366ce9059066bf73c31bb6b92278c">rsv_c</a>                        : 5;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04133"></a>04133     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a4fb67d1eebad8dbdbb778ec4cc61a44d">par_mode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Used when USE_IHDR is set and packet</span>
<a name="l04134"></a>04134 <span class="comment">                                                         is not raw and PBP is not set. */</span>
<a name="l04135"></a>04135     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#ad49e4b9f14079846b63999d834e31836">rsv_b</a>                        : 1;  <span class="comment">/**&lt; Reserved</span>
<a name="l04136"></a>04136 <span class="comment">                                                         instruction header sent to IPD. */</span>
<a name="l04137"></a>04137     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aba380118d62cce270d3fd36b2feb4cc8">skp_len</a>                      : 7;  <span class="comment">/**&lt; Skip Length. Used when USE_IHDR is set and packet</span>
<a name="l04138"></a>04138 <span class="comment">                                                         is not raw and PBP is not set. */</span>
<a name="l04139"></a>04139     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#ad3ec20b2bbb1c12e8d6c67ed54746099">rsv_a</a>                        : 6;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04140"></a>04140 <span class="preprocessor">#else</span>
<a name="l04141"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#ad3ec20b2bbb1c12e8d6c67ed54746099">04141</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#ad3ec20b2bbb1c12e8d6c67ed54746099">rsv_a</a>                        : 6;
<a name="l04142"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aba380118d62cce270d3fd36b2feb4cc8">04142</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aba380118d62cce270d3fd36b2feb4cc8">skp_len</a>                      : 7;
<a name="l04143"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#ad49e4b9f14079846b63999d834e31836">04143</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#ad49e4b9f14079846b63999d834e31836">rsv_b</a>                        : 1;
<a name="l04144"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a4fb67d1eebad8dbdbb778ec4cc61a44d">04144</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a4fb67d1eebad8dbdbb778ec4cc61a44d">par_mode</a>                     : 2;
<a name="l04145"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aad9366ce9059066bf73c31bb6b92278c">04145</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aad9366ce9059066bf73c31bb6b92278c">rsv_c</a>                        : 5;
<a name="l04146"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aaa07f3cd122cfa55b16e69a7e78e13c5">04146</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aaa07f3cd122cfa55b16e69a7e78e13c5">use_ihdr</a>                     : 1;
<a name="l04147"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a112601815a8817347f7502dd8af3f1f5">04147</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a112601815a8817347f7502dd8af3f1f5">rsv_d</a>                        : 6;
<a name="l04148"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#afbf8ef24aa34f3d20d1bad5b5c19e4a9">04148</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#afbf8ef24aa34f3d20d1bad5b5c19e4a9">rskp_len</a>                     : 7;
<a name="l04149"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a4d907b5eb5ad96b6adfd821fd1e24a61">04149</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a4d907b5eb5ad96b6adfd821fd1e24a61">rsv_e</a>                        : 1;
<a name="l04150"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a758898772999bf177778f95b782723f5">04150</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a758898772999bf177778f95b782723f5">rparmode</a>                     : 2;
<a name="l04151"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aff8155e7a9efd581a2146df39cefd240">04151</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aff8155e7a9efd581a2146df39cefd240">rsv_f</a>                        : 5;
<a name="l04152"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aeb589b75990fd6481a84a92081a1b9fb">04152</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#aeb589b75990fd6481a84a92081a1b9fb">pbp</a>                          : 1;
<a name="l04153"></a><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a9d32f48db633a8d70cdbe337cf4bbabd">04153</a>     uint64_t <a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html#a9d32f48db633a8d70cdbe337cf4bbabd">reserved_44_63</a>               : 20;
<a name="l04154"></a>04154 <span class="preprocessor">#endif</span>
<a name="l04155"></a>04155 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__port33__instr__hdr.html#a284558e1e37fae034cb582c087accad3">s</a>;
<a name="l04156"></a><a class="code" href="unioncvmx__npi__port33__instr__hdr.html#abd63f96d91825e5ec953af3520b507f8">04156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html">cvmx_npi_port33_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port33__instr__hdr.html#abd63f96d91825e5ec953af3520b507f8">cn31xx</a>;
<a name="l04157"></a><a class="code" href="unioncvmx__npi__port33__instr__hdr.html#aa17d8d5b095a035ee37e4a45045f243a">04157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html">cvmx_npi_port33_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port33__instr__hdr.html#aa17d8d5b095a035ee37e4a45045f243a">cn38xx</a>;
<a name="l04158"></a><a class="code" href="unioncvmx__npi__port33__instr__hdr.html#a4ede26e83885d44465ad0891b8dcba83">04158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html">cvmx_npi_port33_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port33__instr__hdr.html#a4ede26e83885d44465ad0891b8dcba83">cn38xxp2</a>;
<a name="l04159"></a><a class="code" href="unioncvmx__npi__port33__instr__hdr.html#af94e4e90e38bd932060c6fc3d49502f0">04159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html">cvmx_npi_port33_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port33__instr__hdr.html#af94e4e90e38bd932060c6fc3d49502f0">cn50xx</a>;
<a name="l04160"></a><a class="code" href="unioncvmx__npi__port33__instr__hdr.html#aa7317b827eec1586da1bc7a8ff25514e">04160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html">cvmx_npi_port33_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port33__instr__hdr.html#aa7317b827eec1586da1bc7a8ff25514e">cn58xx</a>;
<a name="l04161"></a><a class="code" href="unioncvmx__npi__port33__instr__hdr.html#a0b621118edc4db7ec5a1bd7c6c7c8b7b">04161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port33__instr__hdr_1_1cvmx__npi__port33__instr__hdr__s.html">cvmx_npi_port33_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port33__instr__hdr.html#a0b621118edc4db7ec5a1bd7c6c7c8b7b">cn58xxp1</a>;
<a name="l04162"></a>04162 };
<a name="l04163"></a><a class="code" href="cvmx-npi-defs_8h.html#adb3fe615c20710c5ddc57e5b239c8ffd">04163</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__port33__instr__hdr.html" title="cvmx_npi_port33_instr_hdr">cvmx_npi_port33_instr_hdr</a> <a class="code" href="unioncvmx__npi__port33__instr__hdr.html" title="cvmx_npi_port33_instr_hdr">cvmx_npi_port33_instr_hdr_t</a>;
<a name="l04164"></a>04164 <span class="comment"></span>
<a name="l04165"></a>04165 <span class="comment">/**</span>
<a name="l04166"></a>04166 <span class="comment"> * cvmx_npi_port34_instr_hdr</span>
<a name="l04167"></a>04167 <span class="comment"> *</span>
<a name="l04168"></a>04168 <span class="comment"> * NPI_PORT34_INSTR_HDR = NPI Port 34 Instruction Header</span>
<a name="l04169"></a>04169 <span class="comment"> *</span>
<a name="l04170"></a>04170 <span class="comment"> * Contains bits [62:42] of the Instruction Header for port 34. Added for PASS-2.</span>
<a name="l04171"></a>04171 <span class="comment"> */</span>
<a name="l04172"></a><a class="code" href="unioncvmx__npi__port34__instr__hdr.html">04172</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__port34__instr__hdr.html" title="cvmx_npi_port34_instr_hdr">cvmx_npi_port34_instr_hdr</a> {
<a name="l04173"></a><a class="code" href="unioncvmx__npi__port34__instr__hdr.html#ae7ac4dc8980d1c3d1eb7e46c0523d2fd">04173</a>     uint64_t <a class="code" href="unioncvmx__npi__port34__instr__hdr.html#ae7ac4dc8980d1c3d1eb7e46c0523d2fd">u64</a>;
<a name="l04174"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html">04174</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html">cvmx_npi_port34_instr_hdr_s</a> {
<a name="l04175"></a>04175 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04176"></a>04176 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#abf01eaece6a9851c7612fc986cccb1a5">reserved_44_63</a>               : 20;
<a name="l04177"></a>04177     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#af94a3bd0c037e375d3356c8789c36741">pbp</a>                          : 1;  <span class="comment">/**&lt; Enable Packet-by-packet mode. */</span>
<a name="l04178"></a>04178     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#aee1e9263fe472f049b1cf948157e290c">rsv_f</a>                        : 5;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04179"></a>04179     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a0ce418a7d89afd6c39b77ab18bbed45d">rparmode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Used when packet is raw and PBP==0. */</span>
<a name="l04180"></a>04180     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a31c85cd87723a3f7b9a2eb454800c517">rsv_e</a>                        : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04181"></a>04181     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a0aca9b4ea1e4322730cb6fa07a75757b">rskp_len</a>                     : 7;  <span class="comment">/**&lt; Skip Length. Used when packet is raw and PBP==0. */</span>
<a name="l04182"></a>04182     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a6062d30fc36e7a61a80696d9cf324b75">rsv_d</a>                        : 6;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04183"></a>04183     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#aa332f0f31d0f7a60cbc2150cdd4939ae">use_ihdr</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the instruction header will be sent</span>
<a name="l04184"></a>04184 <span class="comment">                                                         as part of the packet data, regardless of the</span>
<a name="l04185"></a>04185 <span class="comment">                                                         value of bit [63] of the instruction header.</span>
<a name="l04186"></a>04186 <span class="comment">                                                         USE_IHDR must be set whenever PBP is set. */</span>
<a name="l04187"></a>04187     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a2626e8ca7827be3380ea0e51ffde06ad">rsv_c</a>                        : 5;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04188"></a>04188     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a457a012cae5c6a1bcb91dcaf1d1e4df2">par_mode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Used when USE_IHDR is set and packet</span>
<a name="l04189"></a>04189 <span class="comment">                                                         is not raw and PBP is not set. */</span>
<a name="l04190"></a>04190     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a9cc5927d13f9b8cb1c7a802d17e20c20">rsv_b</a>                        : 1;  <span class="comment">/**&lt; Reserved</span>
<a name="l04191"></a>04191 <span class="comment">                                                         instruction header sent to IPD. */</span>
<a name="l04192"></a>04192     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a4e803d23710e8987b27c0a8c60075863">skp_len</a>                      : 7;  <span class="comment">/**&lt; Skip Length. Used when USE_IHDR is set and packet</span>
<a name="l04193"></a>04193 <span class="comment">                                                         is not raw and PBP is not set. */</span>
<a name="l04194"></a>04194     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a6db3de2d3dcd326adcfe0c95a75b5746">rsv_a</a>                        : 6;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04195"></a>04195 <span class="preprocessor">#else</span>
<a name="l04196"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a6db3de2d3dcd326adcfe0c95a75b5746">04196</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a6db3de2d3dcd326adcfe0c95a75b5746">rsv_a</a>                        : 6;
<a name="l04197"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a4e803d23710e8987b27c0a8c60075863">04197</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a4e803d23710e8987b27c0a8c60075863">skp_len</a>                      : 7;
<a name="l04198"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a9cc5927d13f9b8cb1c7a802d17e20c20">04198</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a9cc5927d13f9b8cb1c7a802d17e20c20">rsv_b</a>                        : 1;
<a name="l04199"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a457a012cae5c6a1bcb91dcaf1d1e4df2">04199</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a457a012cae5c6a1bcb91dcaf1d1e4df2">par_mode</a>                     : 2;
<a name="l04200"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a2626e8ca7827be3380ea0e51ffde06ad">04200</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a2626e8ca7827be3380ea0e51ffde06ad">rsv_c</a>                        : 5;
<a name="l04201"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#aa332f0f31d0f7a60cbc2150cdd4939ae">04201</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#aa332f0f31d0f7a60cbc2150cdd4939ae">use_ihdr</a>                     : 1;
<a name="l04202"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a6062d30fc36e7a61a80696d9cf324b75">04202</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a6062d30fc36e7a61a80696d9cf324b75">rsv_d</a>                        : 6;
<a name="l04203"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a0aca9b4ea1e4322730cb6fa07a75757b">04203</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a0aca9b4ea1e4322730cb6fa07a75757b">rskp_len</a>                     : 7;
<a name="l04204"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a31c85cd87723a3f7b9a2eb454800c517">04204</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a31c85cd87723a3f7b9a2eb454800c517">rsv_e</a>                        : 1;
<a name="l04205"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a0ce418a7d89afd6c39b77ab18bbed45d">04205</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#a0ce418a7d89afd6c39b77ab18bbed45d">rparmode</a>                     : 2;
<a name="l04206"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#aee1e9263fe472f049b1cf948157e290c">04206</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#aee1e9263fe472f049b1cf948157e290c">rsv_f</a>                        : 5;
<a name="l04207"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#af94a3bd0c037e375d3356c8789c36741">04207</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#af94a3bd0c037e375d3356c8789c36741">pbp</a>                          : 1;
<a name="l04208"></a><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#abf01eaece6a9851c7612fc986cccb1a5">04208</a>     uint64_t <a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html#abf01eaece6a9851c7612fc986cccb1a5">reserved_44_63</a>               : 20;
<a name="l04209"></a>04209 <span class="preprocessor">#endif</span>
<a name="l04210"></a>04210 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__port34__instr__hdr.html#a5ad6dd9807f25c0bcf0db3ede618f943">s</a>;
<a name="l04211"></a><a class="code" href="unioncvmx__npi__port34__instr__hdr.html#ae67b75b958ea997e7dc018fd383cd90d">04211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html">cvmx_npi_port34_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port34__instr__hdr.html#ae67b75b958ea997e7dc018fd383cd90d">cn38xx</a>;
<a name="l04212"></a><a class="code" href="unioncvmx__npi__port34__instr__hdr.html#a5c28bcedd5955b954a93a91ebe457848">04212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html">cvmx_npi_port34_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port34__instr__hdr.html#a5c28bcedd5955b954a93a91ebe457848">cn38xxp2</a>;
<a name="l04213"></a><a class="code" href="unioncvmx__npi__port34__instr__hdr.html#a7804a5324a208aa912493496211f8017">04213</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html">cvmx_npi_port34_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port34__instr__hdr.html#a7804a5324a208aa912493496211f8017">cn58xx</a>;
<a name="l04214"></a><a class="code" href="unioncvmx__npi__port34__instr__hdr.html#a5242b9307e4a6e0ea66388996e605a78">04214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port34__instr__hdr_1_1cvmx__npi__port34__instr__hdr__s.html">cvmx_npi_port34_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port34__instr__hdr.html#a5242b9307e4a6e0ea66388996e605a78">cn58xxp1</a>;
<a name="l04215"></a>04215 };
<a name="l04216"></a><a class="code" href="cvmx-npi-defs_8h.html#a4bb5977fcaa63a5983018d39b7e54728">04216</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__port34__instr__hdr.html" title="cvmx_npi_port34_instr_hdr">cvmx_npi_port34_instr_hdr</a> <a class="code" href="unioncvmx__npi__port34__instr__hdr.html" title="cvmx_npi_port34_instr_hdr">cvmx_npi_port34_instr_hdr_t</a>;
<a name="l04217"></a>04217 <span class="comment"></span>
<a name="l04218"></a>04218 <span class="comment">/**</span>
<a name="l04219"></a>04219 <span class="comment"> * cvmx_npi_port35_instr_hdr</span>
<a name="l04220"></a>04220 <span class="comment"> *</span>
<a name="l04221"></a>04221 <span class="comment"> * NPI_PORT35_INSTR_HDR = NPI Port 35 Instruction Header</span>
<a name="l04222"></a>04222 <span class="comment"> *</span>
<a name="l04223"></a>04223 <span class="comment"> * Contains bits [62:42] of the Instruction Header for port 35. Added for PASS-2.</span>
<a name="l04224"></a>04224 <span class="comment"> */</span>
<a name="l04225"></a><a class="code" href="unioncvmx__npi__port35__instr__hdr.html">04225</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__port35__instr__hdr.html" title="cvmx_npi_port35_instr_hdr">cvmx_npi_port35_instr_hdr</a> {
<a name="l04226"></a><a class="code" href="unioncvmx__npi__port35__instr__hdr.html#a6139be9181a7bedd558f3cd362164d52">04226</a>     uint64_t <a class="code" href="unioncvmx__npi__port35__instr__hdr.html#a6139be9181a7bedd558f3cd362164d52">u64</a>;
<a name="l04227"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html">04227</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html">cvmx_npi_port35_instr_hdr_s</a> {
<a name="l04228"></a>04228 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04229"></a>04229 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a1a4f7522dc35c7e0ad176919605ca8ab">reserved_44_63</a>               : 20;
<a name="l04230"></a>04230     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a76ce3198dc8b7431be3ec0cdafe722b9">pbp</a>                          : 1;  <span class="comment">/**&lt; Enable Packet-by-packet mode. */</span>
<a name="l04231"></a>04231     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#af4641fff737ba831c20f2da174dcd2e5">rsv_f</a>                        : 5;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04232"></a>04232     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a4906dee980c1c367263f5a2572a7a7a7">rparmode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Used when packet is raw and PBP==0. */</span>
<a name="l04233"></a>04233     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a176dcf57d0139483e17d70220359e991">rsv_e</a>                        : 1;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04234"></a>04234     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a78bffbcb92449db22c2fd6e123b1248f">rskp_len</a>                     : 7;  <span class="comment">/**&lt; Skip Length. Used when packet is raw and PBP==0. */</span>
<a name="l04235"></a>04235     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#ab5ec8f0484f739ca5d8f5d5d23a792e5">rsv_d</a>                        : 6;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04236"></a>04236     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#ab89606856a5b83978f8d0d8fbcc64ff6">use_ihdr</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; the instruction header will be sent</span>
<a name="l04237"></a>04237 <span class="comment">                                                         as part of the packet data, regardless of the</span>
<a name="l04238"></a>04238 <span class="comment">                                                         value of bit [63] of the instruction header.</span>
<a name="l04239"></a>04239 <span class="comment">                                                         USE_IHDR must be set whenever PBP is set. */</span>
<a name="l04240"></a>04240     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#af8c5843f0dd769a414bc94d1ae6c105c">rsv_c</a>                        : 5;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04241"></a>04241     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a1d28e1f99e1d5b855f55526d3916a0c5">par_mode</a>                     : 2;  <span class="comment">/**&lt; Parse Mode. Used when USE_IHDR is set and packet</span>
<a name="l04242"></a>04242 <span class="comment">                                                         is not raw and PBP is not set. */</span>
<a name="l04243"></a>04243     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#aa143207a21c8379f98d309f60fb8a5cd">rsv_b</a>                        : 1;  <span class="comment">/**&lt; Reserved</span>
<a name="l04244"></a>04244 <span class="comment">                                                         instruction header sent to IPD. */</span>
<a name="l04245"></a>04245     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a8e9c66bfcd4165a184e1a9ecec1247a1">skp_len</a>                      : 7;  <span class="comment">/**&lt; Skip Length. Used when USE_IHDR is set and packet</span>
<a name="l04246"></a>04246 <span class="comment">                                                         is not raw and PBP is not set. */</span>
<a name="l04247"></a>04247     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a5a157a61051600f4ebbe874b7af939e8">rsv_a</a>                        : 6;  <span class="comment">/**&lt; Reserved */</span>
<a name="l04248"></a>04248 <span class="preprocessor">#else</span>
<a name="l04249"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a5a157a61051600f4ebbe874b7af939e8">04249</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a5a157a61051600f4ebbe874b7af939e8">rsv_a</a>                        : 6;
<a name="l04250"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a8e9c66bfcd4165a184e1a9ecec1247a1">04250</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a8e9c66bfcd4165a184e1a9ecec1247a1">skp_len</a>                      : 7;
<a name="l04251"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#aa143207a21c8379f98d309f60fb8a5cd">04251</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#aa143207a21c8379f98d309f60fb8a5cd">rsv_b</a>                        : 1;
<a name="l04252"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a1d28e1f99e1d5b855f55526d3916a0c5">04252</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a1d28e1f99e1d5b855f55526d3916a0c5">par_mode</a>                     : 2;
<a name="l04253"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#af8c5843f0dd769a414bc94d1ae6c105c">04253</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#af8c5843f0dd769a414bc94d1ae6c105c">rsv_c</a>                        : 5;
<a name="l04254"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#ab89606856a5b83978f8d0d8fbcc64ff6">04254</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#ab89606856a5b83978f8d0d8fbcc64ff6">use_ihdr</a>                     : 1;
<a name="l04255"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#ab5ec8f0484f739ca5d8f5d5d23a792e5">04255</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#ab5ec8f0484f739ca5d8f5d5d23a792e5">rsv_d</a>                        : 6;
<a name="l04256"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a78bffbcb92449db22c2fd6e123b1248f">04256</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a78bffbcb92449db22c2fd6e123b1248f">rskp_len</a>                     : 7;
<a name="l04257"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a176dcf57d0139483e17d70220359e991">04257</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a176dcf57d0139483e17d70220359e991">rsv_e</a>                        : 1;
<a name="l04258"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a4906dee980c1c367263f5a2572a7a7a7">04258</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a4906dee980c1c367263f5a2572a7a7a7">rparmode</a>                     : 2;
<a name="l04259"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#af4641fff737ba831c20f2da174dcd2e5">04259</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#af4641fff737ba831c20f2da174dcd2e5">rsv_f</a>                        : 5;
<a name="l04260"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a76ce3198dc8b7431be3ec0cdafe722b9">04260</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a76ce3198dc8b7431be3ec0cdafe722b9">pbp</a>                          : 1;
<a name="l04261"></a><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a1a4f7522dc35c7e0ad176919605ca8ab">04261</a>     uint64_t <a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html#a1a4f7522dc35c7e0ad176919605ca8ab">reserved_44_63</a>               : 20;
<a name="l04262"></a>04262 <span class="preprocessor">#endif</span>
<a name="l04263"></a>04263 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__port35__instr__hdr.html#add83817a06e818041620476b2697c24b">s</a>;
<a name="l04264"></a><a class="code" href="unioncvmx__npi__port35__instr__hdr.html#a2e255249cae8c017966e48fd50b81a56">04264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html">cvmx_npi_port35_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port35__instr__hdr.html#a2e255249cae8c017966e48fd50b81a56">cn38xx</a>;
<a name="l04265"></a><a class="code" href="unioncvmx__npi__port35__instr__hdr.html#af79319fbefbd5943779c474006433f17">04265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html">cvmx_npi_port35_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port35__instr__hdr.html#af79319fbefbd5943779c474006433f17">cn38xxp2</a>;
<a name="l04266"></a><a class="code" href="unioncvmx__npi__port35__instr__hdr.html#aed3033d580ba730f5dfa57daa34411a9">04266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html">cvmx_npi_port35_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port35__instr__hdr.html#aed3033d580ba730f5dfa57daa34411a9">cn58xx</a>;
<a name="l04267"></a><a class="code" href="unioncvmx__npi__port35__instr__hdr.html#aa266923d5af00a60383820ec98f7ca8f">04267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port35__instr__hdr_1_1cvmx__npi__port35__instr__hdr__s.html">cvmx_npi_port35_instr_hdr_s</a>    <a class="code" href="unioncvmx__npi__port35__instr__hdr.html#aa266923d5af00a60383820ec98f7ca8f">cn58xxp1</a>;
<a name="l04268"></a>04268 };
<a name="l04269"></a><a class="code" href="cvmx-npi-defs_8h.html#aaa37e22c37b9b4a211980cbd34da12e0">04269</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__port35__instr__hdr.html" title="cvmx_npi_port35_instr_hdr">cvmx_npi_port35_instr_hdr</a> <a class="code" href="unioncvmx__npi__port35__instr__hdr.html" title="cvmx_npi_port35_instr_hdr">cvmx_npi_port35_instr_hdr_t</a>;
<a name="l04270"></a>04270 <span class="comment"></span>
<a name="l04271"></a>04271 <span class="comment">/**</span>
<a name="l04272"></a>04272 <span class="comment"> * cvmx_npi_port_bp_control</span>
<a name="l04273"></a>04273 <span class="comment"> *</span>
<a name="l04274"></a>04274 <span class="comment"> * NPI_PORT_BP_CONTROL = Port Backpressure Control</span>
<a name="l04275"></a>04275 <span class="comment"> *</span>
<a name="l04276"></a>04276 <span class="comment"> * Enables Port Level Backpressure</span>
<a name="l04277"></a>04277 <span class="comment"> */</span>
<a name="l04278"></a><a class="code" href="unioncvmx__npi__port__bp__control.html">04278</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__port__bp__control.html" title="cvmx_npi_port_bp_control">cvmx_npi_port_bp_control</a> {
<a name="l04279"></a><a class="code" href="unioncvmx__npi__port__bp__control.html#ac5c3dc79f3899ab13365e249ffbf5d85">04279</a>     uint64_t <a class="code" href="unioncvmx__npi__port__bp__control.html#ac5c3dc79f3899ab13365e249ffbf5d85">u64</a>;
<a name="l04280"></a><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html">04280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html">cvmx_npi_port_bp_control_s</a> {
<a name="l04281"></a>04281 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04282"></a>04282 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html#a4951957f6d1f4da6c953988f4cf2c662">reserved_8_63</a>                : 56;
<a name="l04283"></a>04283     uint64_t <a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html#af11bf3875770a580665db53b7a56d2f3">bp_on</a>                        : 4;  <span class="comment">/**&lt; Port 35-32 port level backpressure applied. */</span>
<a name="l04284"></a>04284     uint64_t <a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html#a75fb49cb6a5b373ba1087dab93c1d125">enb</a>                          : 4;  <span class="comment">/**&lt; Enables port level backpressure from the IPD. */</span>
<a name="l04285"></a>04285 <span class="preprocessor">#else</span>
<a name="l04286"></a><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html#a75fb49cb6a5b373ba1087dab93c1d125">04286</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html#a75fb49cb6a5b373ba1087dab93c1d125">enb</a>                          : 4;
<a name="l04287"></a><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html#af11bf3875770a580665db53b7a56d2f3">04287</a>     uint64_t <a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html#af11bf3875770a580665db53b7a56d2f3">bp_on</a>                        : 4;
<a name="l04288"></a><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html#a4951957f6d1f4da6c953988f4cf2c662">04288</a>     uint64_t <a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html#a4951957f6d1f4da6c953988f4cf2c662">reserved_8_63</a>                : 56;
<a name="l04289"></a>04289 <span class="preprocessor">#endif</span>
<a name="l04290"></a>04290 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__port__bp__control.html#ac2b5d035844ae9b95f20227600f5eee6">s</a>;
<a name="l04291"></a><a class="code" href="unioncvmx__npi__port__bp__control.html#ae0ed1e7ade63a40dfc4485836ed4c7ae">04291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html">cvmx_npi_port_bp_control_s</a>     <a class="code" href="unioncvmx__npi__port__bp__control.html#ae0ed1e7ade63a40dfc4485836ed4c7ae">cn30xx</a>;
<a name="l04292"></a><a class="code" href="unioncvmx__npi__port__bp__control.html#abde876964e0e5d22e15974e78bdd5609">04292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html">cvmx_npi_port_bp_control_s</a>     <a class="code" href="unioncvmx__npi__port__bp__control.html#abde876964e0e5d22e15974e78bdd5609">cn31xx</a>;
<a name="l04293"></a><a class="code" href="unioncvmx__npi__port__bp__control.html#a98b994c10ce2f93d3523c6da1c7f5abf">04293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html">cvmx_npi_port_bp_control_s</a>     <a class="code" href="unioncvmx__npi__port__bp__control.html#a98b994c10ce2f93d3523c6da1c7f5abf">cn38xx</a>;
<a name="l04294"></a><a class="code" href="unioncvmx__npi__port__bp__control.html#a40236cacea4ab29d958ce03999702cd0">04294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html">cvmx_npi_port_bp_control_s</a>     <a class="code" href="unioncvmx__npi__port__bp__control.html#a40236cacea4ab29d958ce03999702cd0">cn38xxp2</a>;
<a name="l04295"></a><a class="code" href="unioncvmx__npi__port__bp__control.html#a027e6a2d35ff1005ec571f4bfba6b961">04295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html">cvmx_npi_port_bp_control_s</a>     <a class="code" href="unioncvmx__npi__port__bp__control.html#a027e6a2d35ff1005ec571f4bfba6b961">cn50xx</a>;
<a name="l04296"></a><a class="code" href="unioncvmx__npi__port__bp__control.html#af1cd95a8fce043e4a48cf56eac03d722">04296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html">cvmx_npi_port_bp_control_s</a>     <a class="code" href="unioncvmx__npi__port__bp__control.html#af1cd95a8fce043e4a48cf56eac03d722">cn58xx</a>;
<a name="l04297"></a><a class="code" href="unioncvmx__npi__port__bp__control.html#a8213049dc678843bb6eb5afae097511e">04297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__port__bp__control_1_1cvmx__npi__port__bp__control__s.html">cvmx_npi_port_bp_control_s</a>     <a class="code" href="unioncvmx__npi__port__bp__control.html#a8213049dc678843bb6eb5afae097511e">cn58xxp1</a>;
<a name="l04298"></a>04298 };
<a name="l04299"></a><a class="code" href="cvmx-npi-defs_8h.html#ab5584e4d14d7e2f1b936dc5ea4240973">04299</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__port__bp__control.html" title="cvmx_npi_port_bp_control">cvmx_npi_port_bp_control</a> <a class="code" href="unioncvmx__npi__port__bp__control.html" title="cvmx_npi_port_bp_control">cvmx_npi_port_bp_control_t</a>;
<a name="l04300"></a>04300 <span class="comment"></span>
<a name="l04301"></a>04301 <span class="comment">/**</span>
<a name="l04302"></a>04302 <span class="comment"> * cvmx_npi_rsl_int_blocks</span>
<a name="l04303"></a>04303 <span class="comment"> *</span>
<a name="l04304"></a>04304 <span class="comment"> * RSL_INT_BLOCKS = RSL Interrupt Blocks Register</span>
<a name="l04305"></a>04305 <span class="comment"> *</span>
<a name="l04306"></a>04306 <span class="comment"> * Reading this register will return a vector with a bit set &apos;1&apos; for a corresponding RSL block</span>
<a name="l04307"></a>04307 <span class="comment"> * that presently has an interrupt pending. The Field Description below supplies the name of the</span>
<a name="l04308"></a>04308 <span class="comment"> * register that software should read to find out why that intterupt bit is set.</span>
<a name="l04309"></a>04309 <span class="comment"> */</span>
<a name="l04310"></a><a class="code" href="unioncvmx__npi__rsl__int__blocks.html">04310</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__rsl__int__blocks.html" title="cvmx_npi_rsl_int_blocks">cvmx_npi_rsl_int_blocks</a> {
<a name="l04311"></a><a class="code" href="unioncvmx__npi__rsl__int__blocks.html#a702709fba40532a0350a1bf3859ef908">04311</a>     uint64_t <a class="code" href="unioncvmx__npi__rsl__int__blocks.html#a702709fba40532a0350a1bf3859ef908">u64</a>;
<a name="l04312"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html">04312</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html">cvmx_npi_rsl_int_blocks_s</a> {
<a name="l04313"></a>04313 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04314"></a>04314 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a7505c764b6624ecef66ffe6966223c5e">reserved_32_63</a>               : 32;
<a name="l04315"></a>04315     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a578fdce1b276fef6951ce90fc4729087">rint_31</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04316"></a>04316     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a47b494ab189545734122367c928d9eff">iob</a>                          : 1;  <span class="comment">/**&lt; IOB_INT_SUM */</span>
<a name="l04317"></a>04317     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a67021c4561f52af555924422e8976ac8">reserved_28_29</a>               : 2;
<a name="l04318"></a>04318     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a7139c33e922b2cd3cf523be3a2deabc2">rint_27</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04319"></a>04319     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a5d3b6ec2180a64b1c1390b38854c1e84">rint_26</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04320"></a>04320     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ae1f78627ae6383604f5fa867fcbf0dee">rint_25</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04321"></a>04321     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a08525cedc181db64bf439219aaa981f2">rint_24</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04322"></a>04322     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a489aecf924389483f47072153f710507">asx1</a>                         : 1;  <span class="comment">/**&lt; ASX1_INT_REG */</span>
<a name="l04323"></a>04323     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a8daad326ca0988851fd21f6287c6ab5f">asx0</a>                         : 1;  <span class="comment">/**&lt; ASX0_INT_REG */</span>
<a name="l04324"></a>04324     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a48550710348095470767d480a34daed2">rint_21</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04325"></a>04325     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#afce511792828bf24e50b16001a18a2de">pip</a>                          : 1;  <span class="comment">/**&lt; PIP_INT_REG. */</span>
<a name="l04326"></a>04326     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a4cd032ffab313ab66c979039721f14ba">spx1</a>                         : 1;  <span class="comment">/**&lt; SPX1_INT_REG &amp; STX1_INT_REG */</span>
<a name="l04327"></a>04327     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a1cf323bdef73c3a45f3337a4d8424b5d">spx0</a>                         : 1;  <span class="comment">/**&lt; SPX0_INT_REG &amp; STX0_INT_REG */</span>
<a name="l04328"></a>04328     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#af0f7266bb62088258dd9c5d8aba9f07e">lmc</a>                          : 1;  <span class="comment">/**&lt; LMC_MEM_CFG0 */</span>
<a name="l04329"></a>04329     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ac47303bb220616f777b3e6404855dc8c">l2c</a>                          : 1;  <span class="comment">/**&lt; L2T_ERR &amp; L2D_ERR */</span>
<a name="l04330"></a>04330     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a47f71c2a0099cfe4f3f947dd7881fc5b">rint_15</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04331"></a>04331     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a84ef8bad6a34d19a767b73edbaeecde6">reserved_13_14</a>               : 2;
<a name="l04332"></a>04332     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a2858fe34e82d64664f7d30193495cc68">pow</a>                          : 1;  <span class="comment">/**&lt; POW_ECC_ERR */</span>
<a name="l04333"></a>04333     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a567934eb3558e77dbc5be1fa6c7601a0">tim</a>                          : 1;  <span class="comment">/**&lt; TIM_REG_ERROR */</span>
<a name="l04334"></a>04334     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a8fd86c72cb6097182a1caa7579f2f98a">pko</a>                          : 1;  <span class="comment">/**&lt; PKO_REG_ERROR */</span>
<a name="l04335"></a>04335     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#aadf17875112a31938629ab0db48f5a3e">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD_INT_SUM */</span>
<a name="l04336"></a>04336     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a1cba3a8124b1102f0b9774b010b50100">rint_8</a>                       : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04337"></a>04337     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#aa74b78612d5e61b65cee93ce0ed087f2">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP_ERROR */</span>
<a name="l04338"></a>04338     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a4b580f27a3a97fe431237557d4cbb319">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA_ERR */</span>
<a name="l04339"></a>04339     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a6f1acdc3f4716fb0fabe29b4a8a674ec">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA_INT_SUM */</span>
<a name="l04340"></a>04340     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#aba2f846dd7a7dc18b1f83819aebf4cea">key</a>                          : 1;  <span class="comment">/**&lt; KEY_INT_SUM */</span>
<a name="l04341"></a>04341     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ad7c5119156dcc72b30e988b9757fccb3">npi</a>                          : 1;  <span class="comment">/**&lt; NPI_INT_SUM */</span>
<a name="l04342"></a>04342     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ab4eb9a667f6a8318ce379fa342129a70">gmx1</a>                         : 1;  <span class="comment">/**&lt; GMX1_RX*_INT_REG &amp; GMX1_TX_INT_REG */</span>
<a name="l04343"></a>04343     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ae2016f79f46afb47969cd381585520a8">gmx0</a>                         : 1;  <span class="comment">/**&lt; GMX0_RX*_INT_REG &amp; GMX0_TX_INT_REG */</span>
<a name="l04344"></a>04344     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a6cf71f43282ab93db5996eb646af2e07">mio</a>                          : 1;  <span class="comment">/**&lt; MIO_BOOT_ERR */</span>
<a name="l04345"></a>04345 <span class="preprocessor">#else</span>
<a name="l04346"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a6cf71f43282ab93db5996eb646af2e07">04346</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a6cf71f43282ab93db5996eb646af2e07">mio</a>                          : 1;
<a name="l04347"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ae2016f79f46afb47969cd381585520a8">04347</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ae2016f79f46afb47969cd381585520a8">gmx0</a>                         : 1;
<a name="l04348"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ab4eb9a667f6a8318ce379fa342129a70">04348</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ab4eb9a667f6a8318ce379fa342129a70">gmx1</a>                         : 1;
<a name="l04349"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ad7c5119156dcc72b30e988b9757fccb3">04349</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ad7c5119156dcc72b30e988b9757fccb3">npi</a>                          : 1;
<a name="l04350"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#aba2f846dd7a7dc18b1f83819aebf4cea">04350</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#aba2f846dd7a7dc18b1f83819aebf4cea">key</a>                          : 1;
<a name="l04351"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a6f1acdc3f4716fb0fabe29b4a8a674ec">04351</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a6f1acdc3f4716fb0fabe29b4a8a674ec">fpa</a>                          : 1;
<a name="l04352"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a4b580f27a3a97fe431237557d4cbb319">04352</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a4b580f27a3a97fe431237557d4cbb319">dfa</a>                          : 1;
<a name="l04353"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#aa74b78612d5e61b65cee93ce0ed087f2">04353</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#aa74b78612d5e61b65cee93ce0ed087f2">zip</a>                          : 1;
<a name="l04354"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a1cba3a8124b1102f0b9774b010b50100">04354</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a1cba3a8124b1102f0b9774b010b50100">rint_8</a>                       : 1;
<a name="l04355"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#aadf17875112a31938629ab0db48f5a3e">04355</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#aadf17875112a31938629ab0db48f5a3e">ipd</a>                          : 1;
<a name="l04356"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a8fd86c72cb6097182a1caa7579f2f98a">04356</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a8fd86c72cb6097182a1caa7579f2f98a">pko</a>                          : 1;
<a name="l04357"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a567934eb3558e77dbc5be1fa6c7601a0">04357</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a567934eb3558e77dbc5be1fa6c7601a0">tim</a>                          : 1;
<a name="l04358"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a2858fe34e82d64664f7d30193495cc68">04358</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a2858fe34e82d64664f7d30193495cc68">pow</a>                          : 1;
<a name="l04359"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a84ef8bad6a34d19a767b73edbaeecde6">04359</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a84ef8bad6a34d19a767b73edbaeecde6">reserved_13_14</a>               : 2;
<a name="l04360"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a47f71c2a0099cfe4f3f947dd7881fc5b">04360</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a47f71c2a0099cfe4f3f947dd7881fc5b">rint_15</a>                      : 1;
<a name="l04361"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ac47303bb220616f777b3e6404855dc8c">04361</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ac47303bb220616f777b3e6404855dc8c">l2c</a>                          : 1;
<a name="l04362"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#af0f7266bb62088258dd9c5d8aba9f07e">04362</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#af0f7266bb62088258dd9c5d8aba9f07e">lmc</a>                          : 1;
<a name="l04363"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a1cf323bdef73c3a45f3337a4d8424b5d">04363</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a1cf323bdef73c3a45f3337a4d8424b5d">spx0</a>                         : 1;
<a name="l04364"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a4cd032ffab313ab66c979039721f14ba">04364</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a4cd032ffab313ab66c979039721f14ba">spx1</a>                         : 1;
<a name="l04365"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#afce511792828bf24e50b16001a18a2de">04365</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#afce511792828bf24e50b16001a18a2de">pip</a>                          : 1;
<a name="l04366"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a48550710348095470767d480a34daed2">04366</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a48550710348095470767d480a34daed2">rint_21</a>                      : 1;
<a name="l04367"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a8daad326ca0988851fd21f6287c6ab5f">04367</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a8daad326ca0988851fd21f6287c6ab5f">asx0</a>                         : 1;
<a name="l04368"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a489aecf924389483f47072153f710507">04368</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a489aecf924389483f47072153f710507">asx1</a>                         : 1;
<a name="l04369"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a08525cedc181db64bf439219aaa981f2">04369</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a08525cedc181db64bf439219aaa981f2">rint_24</a>                      : 1;
<a name="l04370"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ae1f78627ae6383604f5fa867fcbf0dee">04370</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#ae1f78627ae6383604f5fa867fcbf0dee">rint_25</a>                      : 1;
<a name="l04371"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a5d3b6ec2180a64b1c1390b38854c1e84">04371</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a5d3b6ec2180a64b1c1390b38854c1e84">rint_26</a>                      : 1;
<a name="l04372"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a7139c33e922b2cd3cf523be3a2deabc2">04372</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a7139c33e922b2cd3cf523be3a2deabc2">rint_27</a>                      : 1;
<a name="l04373"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a67021c4561f52af555924422e8976ac8">04373</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a67021c4561f52af555924422e8976ac8">reserved_28_29</a>               : 2;
<a name="l04374"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a47b494ab189545734122367c928d9eff">04374</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a47b494ab189545734122367c928d9eff">iob</a>                          : 1;
<a name="l04375"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a578fdce1b276fef6951ce90fc4729087">04375</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a578fdce1b276fef6951ce90fc4729087">rint_31</a>                      : 1;
<a name="l04376"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a7505c764b6624ecef66ffe6966223c5e">04376</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__s.html#a7505c764b6624ecef66ffe6966223c5e">reserved_32_63</a>               : 32;
<a name="l04377"></a>04377 <span class="preprocessor">#endif</span>
<a name="l04378"></a>04378 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__rsl__int__blocks.html#a73fb51da5082e59187616c1e701d4ca1">s</a>;
<a name="l04379"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html">04379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html">cvmx_npi_rsl_int_blocks_cn30xx</a> {
<a name="l04380"></a>04380 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04381"></a>04381 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a173d8dc48b6792712e0895f5c98d0654">reserved_32_63</a>               : 32;
<a name="l04382"></a>04382     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a8415aabc7f6ead221289330459120514">rint_31</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04383"></a>04383     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a82cd62459f0e130cc76a806671ec44d8">iob</a>                          : 1;  <span class="comment">/**&lt; IOB_INT_SUM */</span>
<a name="l04384"></a>04384     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a953f7da30c1470bc75906ba834ae8b56">rint_29</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04385"></a>04385     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a50ff4e02bdfe48d90c8a13b104f26e39">rint_28</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04386"></a>04386     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a65aa276bfb81d46024952832e09213c7">rint_27</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04387"></a>04387     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a0579a84502b44513d7536826039a04b8">rint_26</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04388"></a>04388     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#af9d9e308467195a8899894a0f7d03e87">rint_25</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04389"></a>04389     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a2c0b153ba2bd29c6bab08062e8b174ea">rint_24</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04390"></a>04390     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a21346d40827d421e04b4ca7f9b17d07a">asx1</a>                         : 1;  <span class="comment">/**&lt; ASX1_INT_REG */</span>
<a name="l04391"></a>04391     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a66e3c3af1cc25afc45e1cf23d8a1251f">asx0</a>                         : 1;  <span class="comment">/**&lt; ASX0_INT_REG */</span>
<a name="l04392"></a>04392     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#aa2f56c6889579377131d1f2af73db7c8">rint_21</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04393"></a>04393     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a2d8e32e880fe7e12ea62b27e499b8c97">pip</a>                          : 1;  <span class="comment">/**&lt; PIP_INT_REG. */</span>
<a name="l04394"></a>04394     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#afb62b5294461f86838a5c09ecb941a3a">spx1</a>                         : 1;  <span class="comment">/**&lt; SPX1_INT_REG &amp; STX1_INT_REG */</span>
<a name="l04395"></a>04395     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a5431f36752d2db2fd8b05d224360074c">spx0</a>                         : 1;  <span class="comment">/**&lt; SPX0_INT_REG &amp; STX0_INT_REG */</span>
<a name="l04396"></a>04396     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a68f844f74e9bf79ba0d19f53a103b968">lmc</a>                          : 1;  <span class="comment">/**&lt; LMC_MEM_CFG0 */</span>
<a name="l04397"></a>04397     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ae591493092575ee74cfe3a5b26791f89">l2c</a>                          : 1;  <span class="comment">/**&lt; L2T_ERR &amp; L2D_ERR */</span>
<a name="l04398"></a>04398     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a3008c511141cd6055510384f196bfd73">rint_15</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04399"></a>04399     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ad3d8e57a9083cc2e3df396bc5cbe7999">rint_14</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04400"></a>04400     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a74a9b8bf1b4f16637b0c5ea8f3395685">usb</a>                          : 1;  <span class="comment">/**&lt; USBN_INT_SUM */</span>
<a name="l04401"></a>04401     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ac3dda6bbac7920bdb0fa543981e66cbc">pow</a>                          : 1;  <span class="comment">/**&lt; POW_ECC_ERR */</span>
<a name="l04402"></a>04402     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a931100051b14cdd3852081c7dc505cdc">tim</a>                          : 1;  <span class="comment">/**&lt; TIM_REG_ERROR */</span>
<a name="l04403"></a>04403     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a486d1b64a8c55cc63e112319b999674d">pko</a>                          : 1;  <span class="comment">/**&lt; PKO_REG_ERROR */</span>
<a name="l04404"></a>04404     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a93bb53e958e1381b5e80fc3e7881f223">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD_INT_SUM */</span>
<a name="l04405"></a>04405     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ae05595eaae289c0bef5a7ed746f49b6c">rint_8</a>                       : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04406"></a>04406     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#aaee8c04b7c3971eb8e18c9d9a214db58">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP_ERROR */</span>
<a name="l04407"></a>04407     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#af894aee688a26eedc14a4e4ff932bfee">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA_ERR */</span>
<a name="l04408"></a>04408     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a41c2f728b2166713d79ee0a729a3dca1">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA_INT_SUM */</span>
<a name="l04409"></a>04409     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ad38a758ac6c6e193700b0f9f37029e4a">key</a>                          : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04410"></a>04410     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a5e50bd46bed05401e259d0c292bd58a2">npi</a>                          : 1;  <span class="comment">/**&lt; NPI_INT_SUM */</span>
<a name="l04411"></a>04411     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ade0bf68d1749bbda3226c21acf796470">gmx1</a>                         : 1;  <span class="comment">/**&lt; GMX1_RX*_INT_REG &amp; GMX1_TX_INT_REG */</span>
<a name="l04412"></a>04412     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a945af4a70dff0bbba119e5d74af21b50">gmx0</a>                         : 1;  <span class="comment">/**&lt; GMX0_RX*_INT_REG &amp; GMX0_TX_INT_REG */</span>
<a name="l04413"></a>04413     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ad8cb413ebb3d0aee9309f17af5eae22d">mio</a>                          : 1;  <span class="comment">/**&lt; MIO_BOOT_ERR */</span>
<a name="l04414"></a>04414 <span class="preprocessor">#else</span>
<a name="l04415"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ad8cb413ebb3d0aee9309f17af5eae22d">04415</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ad8cb413ebb3d0aee9309f17af5eae22d">mio</a>                          : 1;
<a name="l04416"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a945af4a70dff0bbba119e5d74af21b50">04416</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a945af4a70dff0bbba119e5d74af21b50">gmx0</a>                         : 1;
<a name="l04417"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ade0bf68d1749bbda3226c21acf796470">04417</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ade0bf68d1749bbda3226c21acf796470">gmx1</a>                         : 1;
<a name="l04418"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a5e50bd46bed05401e259d0c292bd58a2">04418</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a5e50bd46bed05401e259d0c292bd58a2">npi</a>                          : 1;
<a name="l04419"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ad38a758ac6c6e193700b0f9f37029e4a">04419</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ad38a758ac6c6e193700b0f9f37029e4a">key</a>                          : 1;
<a name="l04420"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a41c2f728b2166713d79ee0a729a3dca1">04420</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a41c2f728b2166713d79ee0a729a3dca1">fpa</a>                          : 1;
<a name="l04421"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#af894aee688a26eedc14a4e4ff932bfee">04421</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#af894aee688a26eedc14a4e4ff932bfee">dfa</a>                          : 1;
<a name="l04422"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#aaee8c04b7c3971eb8e18c9d9a214db58">04422</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#aaee8c04b7c3971eb8e18c9d9a214db58">zip</a>                          : 1;
<a name="l04423"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ae05595eaae289c0bef5a7ed746f49b6c">04423</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ae05595eaae289c0bef5a7ed746f49b6c">rint_8</a>                       : 1;
<a name="l04424"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a93bb53e958e1381b5e80fc3e7881f223">04424</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a93bb53e958e1381b5e80fc3e7881f223">ipd</a>                          : 1;
<a name="l04425"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a486d1b64a8c55cc63e112319b999674d">04425</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a486d1b64a8c55cc63e112319b999674d">pko</a>                          : 1;
<a name="l04426"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a931100051b14cdd3852081c7dc505cdc">04426</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a931100051b14cdd3852081c7dc505cdc">tim</a>                          : 1;
<a name="l04427"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ac3dda6bbac7920bdb0fa543981e66cbc">04427</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ac3dda6bbac7920bdb0fa543981e66cbc">pow</a>                          : 1;
<a name="l04428"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a74a9b8bf1b4f16637b0c5ea8f3395685">04428</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a74a9b8bf1b4f16637b0c5ea8f3395685">usb</a>                          : 1;
<a name="l04429"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ad3d8e57a9083cc2e3df396bc5cbe7999">04429</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ad3d8e57a9083cc2e3df396bc5cbe7999">rint_14</a>                      : 1;
<a name="l04430"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a3008c511141cd6055510384f196bfd73">04430</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a3008c511141cd6055510384f196bfd73">rint_15</a>                      : 1;
<a name="l04431"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ae591493092575ee74cfe3a5b26791f89">04431</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#ae591493092575ee74cfe3a5b26791f89">l2c</a>                          : 1;
<a name="l04432"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a68f844f74e9bf79ba0d19f53a103b968">04432</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a68f844f74e9bf79ba0d19f53a103b968">lmc</a>                          : 1;
<a name="l04433"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a5431f36752d2db2fd8b05d224360074c">04433</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a5431f36752d2db2fd8b05d224360074c">spx0</a>                         : 1;
<a name="l04434"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#afb62b5294461f86838a5c09ecb941a3a">04434</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#afb62b5294461f86838a5c09ecb941a3a">spx1</a>                         : 1;
<a name="l04435"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a2d8e32e880fe7e12ea62b27e499b8c97">04435</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a2d8e32e880fe7e12ea62b27e499b8c97">pip</a>                          : 1;
<a name="l04436"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#aa2f56c6889579377131d1f2af73db7c8">04436</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#aa2f56c6889579377131d1f2af73db7c8">rint_21</a>                      : 1;
<a name="l04437"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a66e3c3af1cc25afc45e1cf23d8a1251f">04437</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a66e3c3af1cc25afc45e1cf23d8a1251f">asx0</a>                         : 1;
<a name="l04438"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a21346d40827d421e04b4ca7f9b17d07a">04438</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a21346d40827d421e04b4ca7f9b17d07a">asx1</a>                         : 1;
<a name="l04439"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a2c0b153ba2bd29c6bab08062e8b174ea">04439</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a2c0b153ba2bd29c6bab08062e8b174ea">rint_24</a>                      : 1;
<a name="l04440"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#af9d9e308467195a8899894a0f7d03e87">04440</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#af9d9e308467195a8899894a0f7d03e87">rint_25</a>                      : 1;
<a name="l04441"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a0579a84502b44513d7536826039a04b8">04441</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a0579a84502b44513d7536826039a04b8">rint_26</a>                      : 1;
<a name="l04442"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a65aa276bfb81d46024952832e09213c7">04442</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a65aa276bfb81d46024952832e09213c7">rint_27</a>                      : 1;
<a name="l04443"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a50ff4e02bdfe48d90c8a13b104f26e39">04443</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a50ff4e02bdfe48d90c8a13b104f26e39">rint_28</a>                      : 1;
<a name="l04444"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a953f7da30c1470bc75906ba834ae8b56">04444</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a953f7da30c1470bc75906ba834ae8b56">rint_29</a>                      : 1;
<a name="l04445"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a82cd62459f0e130cc76a806671ec44d8">04445</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a82cd62459f0e130cc76a806671ec44d8">iob</a>                          : 1;
<a name="l04446"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a8415aabc7f6ead221289330459120514">04446</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a8415aabc7f6ead221289330459120514">rint_31</a>                      : 1;
<a name="l04447"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a173d8dc48b6792712e0895f5c98d0654">04447</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html#a173d8dc48b6792712e0895f5c98d0654">reserved_32_63</a>               : 32;
<a name="l04448"></a>04448 <span class="preprocessor">#endif</span>
<a name="l04449"></a>04449 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__rsl__int__blocks.html#aa773678b6143a5063bfef0a2ba9eafe6">cn30xx</a>;
<a name="l04450"></a><a class="code" href="unioncvmx__npi__rsl__int__blocks.html#a9f4f202f2f15abde738ebce35f0ba113">04450</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn30xx.html">cvmx_npi_rsl_int_blocks_cn30xx</a> <a class="code" href="unioncvmx__npi__rsl__int__blocks.html#a9f4f202f2f15abde738ebce35f0ba113">cn31xx</a>;
<a name="l04451"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html">04451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html">cvmx_npi_rsl_int_blocks_cn38xx</a> {
<a name="l04452"></a>04452 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04453"></a>04453 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ad6a566474e46469d4a9fcd341ddeeb17">reserved_32_63</a>               : 32;
<a name="l04454"></a>04454     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a82644e2de4fa92ed7754b57459b7b829">rint_31</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04455"></a>04455     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a4c1983266d1aaff436b101aaa18ab5b2">iob</a>                          : 1;  <span class="comment">/**&lt; IOB_INT_SUM */</span>
<a name="l04456"></a>04456     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#abb401c8e9586d1007e3263aca6866bc0">rint_29</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04457"></a>04457     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a2426383b7e86a33f2e8988cd920caa78">rint_28</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04458"></a>04458     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a0a3d5bec44d8681205d3cb408ed5d92d">rint_27</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04459"></a>04459     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ae4f3453a1dc91cc71c1c3b836b0288fd">rint_26</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04460"></a>04460     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a00ab2774db58a13606feedf8726cc480">rint_25</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04461"></a>04461     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ac05de20174cdea8daebb1d01e265d999">rint_24</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04462"></a>04462     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a5ba9d964b94df394ae33c6c3b6c743c5">asx1</a>                         : 1;  <span class="comment">/**&lt; ASX1_INT_REG */</span>
<a name="l04463"></a>04463     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a79dafbfc7169bb2eb96ae19673857f0a">asx0</a>                         : 1;  <span class="comment">/**&lt; ASX0_INT_REG */</span>
<a name="l04464"></a>04464     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ac17b8316aed3ad559a94e9472b22d599">rint_21</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04465"></a>04465     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a43e491425e197efd282ecf4645e21274">pip</a>                          : 1;  <span class="comment">/**&lt; PIP_INT_REG. */</span>
<a name="l04466"></a>04466     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a5a4143b7af30e086ba80180edd38643a">spx1</a>                         : 1;  <span class="comment">/**&lt; SPX1_INT_REG &amp; STX1_INT_REG */</span>
<a name="l04467"></a>04467     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a6989291dc23ce54726755c4462db2240">spx0</a>                         : 1;  <span class="comment">/**&lt; SPX0_INT_REG &amp; STX0_INT_REG */</span>
<a name="l04468"></a>04468     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ab82d03595bb72b053985de7ec8b3b84e">lmc</a>                          : 1;  <span class="comment">/**&lt; LMC_MEM_CFG0 */</span>
<a name="l04469"></a>04469     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#aec3188cd602cf7836655293e1681999c">l2c</a>                          : 1;  <span class="comment">/**&lt; L2T_ERR &amp; L2D_ERR */</span>
<a name="l04470"></a>04470     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a374df89325ff10b14028d7f834844d26">rint_15</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04471"></a>04471     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#aa1b4ccb2a006f4dc6f8237b690bed915">rint_14</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04472"></a>04472     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a5c9dc807032d4f58b58b23d154e36062">rint_13</a>                      : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04473"></a>04473     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#af669c51df88a24c4cadfa14bb47d0bab">pow</a>                          : 1;  <span class="comment">/**&lt; POW_ECC_ERR */</span>
<a name="l04474"></a>04474     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a53d10b4e7b5066cdd94de94c0e967a05">tim</a>                          : 1;  <span class="comment">/**&lt; TIM_REG_ERROR */</span>
<a name="l04475"></a>04475     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a3f76a5b1b825eb49b9faf9190abdbe3a">pko</a>                          : 1;  <span class="comment">/**&lt; PKO_REG_ERROR */</span>
<a name="l04476"></a>04476     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a6c5e63f79d83bbbdd3a7873d15c3e31a">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD_INT_SUM */</span>
<a name="l04477"></a>04477     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ab3d43dfacb10815a46fb40af5553a5c0">rint_8</a>                       : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when RSL bLock has an interrupt. */</span>
<a name="l04478"></a>04478     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#afb081f2a883de3216d8d8290585cab50">zip</a>                          : 1;  <span class="comment">/**&lt; ZIP_ERROR */</span>
<a name="l04479"></a>04479     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a19433ddece57ee6ea3d0db8e75b453e2">dfa</a>                          : 1;  <span class="comment">/**&lt; DFA_ERR */</span>
<a name="l04480"></a>04480     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#af043c48ae248af45b5d287407927727c">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA_INT_SUM */</span>
<a name="l04481"></a>04481     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a1eea88d74056a29a12a494f176e61cc3">key</a>                          : 1;  <span class="comment">/**&lt; KEY_INT_SUM */</span>
<a name="l04482"></a>04482     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a32793a8911aa7d6740a9cf02441f12c2">npi</a>                          : 1;  <span class="comment">/**&lt; NPI_INT_SUM */</span>
<a name="l04483"></a>04483     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a75fadd3c85ca193812d0ed09fd136f28">gmx1</a>                         : 1;  <span class="comment">/**&lt; GMX1_RX*_INT_REG &amp; GMX1_TX_INT_REG */</span>
<a name="l04484"></a>04484     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a7309fdbb11ca00c131c1c111bbde3d10">gmx0</a>                         : 1;  <span class="comment">/**&lt; GMX0_RX*_INT_REG &amp; GMX0_TX_INT_REG */</span>
<a name="l04485"></a>04485     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a3cd93e654c5918c19809b310c9264a3c">mio</a>                          : 1;  <span class="comment">/**&lt; MIO_BOOT_ERR */</span>
<a name="l04486"></a>04486 <span class="preprocessor">#else</span>
<a name="l04487"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a3cd93e654c5918c19809b310c9264a3c">04487</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a3cd93e654c5918c19809b310c9264a3c">mio</a>                          : 1;
<a name="l04488"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a7309fdbb11ca00c131c1c111bbde3d10">04488</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a7309fdbb11ca00c131c1c111bbde3d10">gmx0</a>                         : 1;
<a name="l04489"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a75fadd3c85ca193812d0ed09fd136f28">04489</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a75fadd3c85ca193812d0ed09fd136f28">gmx1</a>                         : 1;
<a name="l04490"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a32793a8911aa7d6740a9cf02441f12c2">04490</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a32793a8911aa7d6740a9cf02441f12c2">npi</a>                          : 1;
<a name="l04491"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a1eea88d74056a29a12a494f176e61cc3">04491</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a1eea88d74056a29a12a494f176e61cc3">key</a>                          : 1;
<a name="l04492"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#af043c48ae248af45b5d287407927727c">04492</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#af043c48ae248af45b5d287407927727c">fpa</a>                          : 1;
<a name="l04493"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a19433ddece57ee6ea3d0db8e75b453e2">04493</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a19433ddece57ee6ea3d0db8e75b453e2">dfa</a>                          : 1;
<a name="l04494"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#afb081f2a883de3216d8d8290585cab50">04494</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#afb081f2a883de3216d8d8290585cab50">zip</a>                          : 1;
<a name="l04495"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ab3d43dfacb10815a46fb40af5553a5c0">04495</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ab3d43dfacb10815a46fb40af5553a5c0">rint_8</a>                       : 1;
<a name="l04496"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a6c5e63f79d83bbbdd3a7873d15c3e31a">04496</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a6c5e63f79d83bbbdd3a7873d15c3e31a">ipd</a>                          : 1;
<a name="l04497"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a3f76a5b1b825eb49b9faf9190abdbe3a">04497</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a3f76a5b1b825eb49b9faf9190abdbe3a">pko</a>                          : 1;
<a name="l04498"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a53d10b4e7b5066cdd94de94c0e967a05">04498</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a53d10b4e7b5066cdd94de94c0e967a05">tim</a>                          : 1;
<a name="l04499"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#af669c51df88a24c4cadfa14bb47d0bab">04499</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#af669c51df88a24c4cadfa14bb47d0bab">pow</a>                          : 1;
<a name="l04500"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a5c9dc807032d4f58b58b23d154e36062">04500</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a5c9dc807032d4f58b58b23d154e36062">rint_13</a>                      : 1;
<a name="l04501"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#aa1b4ccb2a006f4dc6f8237b690bed915">04501</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#aa1b4ccb2a006f4dc6f8237b690bed915">rint_14</a>                      : 1;
<a name="l04502"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a374df89325ff10b14028d7f834844d26">04502</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a374df89325ff10b14028d7f834844d26">rint_15</a>                      : 1;
<a name="l04503"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#aec3188cd602cf7836655293e1681999c">04503</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#aec3188cd602cf7836655293e1681999c">l2c</a>                          : 1;
<a name="l04504"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ab82d03595bb72b053985de7ec8b3b84e">04504</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ab82d03595bb72b053985de7ec8b3b84e">lmc</a>                          : 1;
<a name="l04505"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a6989291dc23ce54726755c4462db2240">04505</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a6989291dc23ce54726755c4462db2240">spx0</a>                         : 1;
<a name="l04506"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a5a4143b7af30e086ba80180edd38643a">04506</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a5a4143b7af30e086ba80180edd38643a">spx1</a>                         : 1;
<a name="l04507"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a43e491425e197efd282ecf4645e21274">04507</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a43e491425e197efd282ecf4645e21274">pip</a>                          : 1;
<a name="l04508"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ac17b8316aed3ad559a94e9472b22d599">04508</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ac17b8316aed3ad559a94e9472b22d599">rint_21</a>                      : 1;
<a name="l04509"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a79dafbfc7169bb2eb96ae19673857f0a">04509</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a79dafbfc7169bb2eb96ae19673857f0a">asx0</a>                         : 1;
<a name="l04510"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a5ba9d964b94df394ae33c6c3b6c743c5">04510</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a5ba9d964b94df394ae33c6c3b6c743c5">asx1</a>                         : 1;
<a name="l04511"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ac05de20174cdea8daebb1d01e265d999">04511</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ac05de20174cdea8daebb1d01e265d999">rint_24</a>                      : 1;
<a name="l04512"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a00ab2774db58a13606feedf8726cc480">04512</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a00ab2774db58a13606feedf8726cc480">rint_25</a>                      : 1;
<a name="l04513"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ae4f3453a1dc91cc71c1c3b836b0288fd">04513</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ae4f3453a1dc91cc71c1c3b836b0288fd">rint_26</a>                      : 1;
<a name="l04514"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a0a3d5bec44d8681205d3cb408ed5d92d">04514</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a0a3d5bec44d8681205d3cb408ed5d92d">rint_27</a>                      : 1;
<a name="l04515"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a2426383b7e86a33f2e8988cd920caa78">04515</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a2426383b7e86a33f2e8988cd920caa78">rint_28</a>                      : 1;
<a name="l04516"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#abb401c8e9586d1007e3263aca6866bc0">04516</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#abb401c8e9586d1007e3263aca6866bc0">rint_29</a>                      : 1;
<a name="l04517"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a4c1983266d1aaff436b101aaa18ab5b2">04517</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a4c1983266d1aaff436b101aaa18ab5b2">iob</a>                          : 1;
<a name="l04518"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a82644e2de4fa92ed7754b57459b7b829">04518</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#a82644e2de4fa92ed7754b57459b7b829">rint_31</a>                      : 1;
<a name="l04519"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ad6a566474e46469d4a9fcd341ddeeb17">04519</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html#ad6a566474e46469d4a9fcd341ddeeb17">reserved_32_63</a>               : 32;
<a name="l04520"></a>04520 <span class="preprocessor">#endif</span>
<a name="l04521"></a>04521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__rsl__int__blocks.html#aec3216674964141082d4db93c9e46bd6">cn38xx</a>;
<a name="l04522"></a><a class="code" href="unioncvmx__npi__rsl__int__blocks.html#adc65dcb0f1870416b4d028db96068720">04522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html">cvmx_npi_rsl_int_blocks_cn38xx</a> <a class="code" href="unioncvmx__npi__rsl__int__blocks.html#adc65dcb0f1870416b4d028db96068720">cn38xxp2</a>;
<a name="l04523"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html">04523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html">cvmx_npi_rsl_int_blocks_cn50xx</a> {
<a name="l04524"></a>04524 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04525"></a>04525 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#afa6ff61a630ad8adcf34915754cee78f">reserved_31_63</a>               : 33;
<a name="l04526"></a>04526     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#aa8edd3ea3864fb01b7900ea1635d00c2">iob</a>                          : 1;  <span class="comment">/**&lt; IOB_INT_SUM */</span>
<a name="l04527"></a>04527     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a67253849b54022bed5aad8da8701437d">lmc1</a>                         : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l04528"></a>04528     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a862a744e3454dceab70bce836cb48f6d">agl</a>                          : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l04529"></a>04529     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ab51e9d862bb027a1a5581e6a819d7f42">reserved_24_27</a>               : 4;
<a name="l04530"></a>04530     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a84dfb598356c2dd2e5a15c89acbfdb9d">asx1</a>                         : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l04531"></a>04531     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a2cec502556a078d84c38e8accd4e6b61">asx0</a>                         : 1;  <span class="comment">/**&lt; ASX0_INT_REG */</span>
<a name="l04532"></a>04532     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ad9a7202c34a7c1e297e39d4f00d0dbde">reserved_21_21</a>               : 1;
<a name="l04533"></a>04533     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ae9d18eb95ffdc0389c768a4ebdde00da">pip</a>                          : 1;  <span class="comment">/**&lt; PIP_INT_REG. */</span>
<a name="l04534"></a>04534     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a439fbda3b7227d9bcdb1d5fefb143ce4">spx1</a>                         : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l04535"></a>04535     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ae0b831f550cc91a0591890e9cc98edff">spx0</a>                         : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l04536"></a>04536     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a5d23d4a3bee3aa4e080e1642a0cd16ce">lmc</a>                          : 1;  <span class="comment">/**&lt; LMC_MEM_CFG0 */</span>
<a name="l04537"></a>04537     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a1bb453152a99513a2c6b2271aa61f840">l2c</a>                          : 1;  <span class="comment">/**&lt; L2T_ERR &amp; L2D_ERR */</span>
<a name="l04538"></a>04538     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a64b3b9f593c046f9e61dc037c20b55ad">reserved_15_15</a>               : 1;
<a name="l04539"></a>04539     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ace28e4dbd4c6dff2110ab39f786fbbff">rad</a>                          : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l04540"></a>04540     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a83163fb4d2bd5c1a8a0b3cb3492f7f21">usb</a>                          : 1;  <span class="comment">/**&lt; USBN_INT_SUM */</span>
<a name="l04541"></a>04541     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a156020d6cfe4966be97caf6ecd031b23">pow</a>                          : 1;  <span class="comment">/**&lt; POW_ECC_ERR */</span>
<a name="l04542"></a>04542     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a2b5dcaddbdca7717444ae12bf0e57511">tim</a>                          : 1;  <span class="comment">/**&lt; TIM_REG_ERROR */</span>
<a name="l04543"></a>04543     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#afd9d30407e6d0c84695046adc153b128">pko</a>                          : 1;  <span class="comment">/**&lt; PKO_REG_ERROR */</span>
<a name="l04544"></a>04544     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a9db7ca90a68c1731098695779c48311a">ipd</a>                          : 1;  <span class="comment">/**&lt; IPD_INT_SUM */</span>
<a name="l04545"></a>04545     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a7d27bd43e353c5ab38eb34ec9b558cad">reserved_8_8</a>                 : 1;
<a name="l04546"></a>04546     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#aab7f2a6d1159f47b0aed7e2ad6cc8292">zip</a>                          : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l04547"></a>04547     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a4da79749eb730d822b7c8665f7395f52">dfa</a>                          : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l04548"></a>04548     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a80c8f5d1c919879d59489b32667f093e">fpa</a>                          : 1;  <span class="comment">/**&lt; FPA_INT_SUM */</span>
<a name="l04549"></a>04549     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a9f135bb31a3418a4e350798387e1f69d">key</a>                          : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l04550"></a>04550     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a7a1d25696fd47d3ac4261178385553e6">npi</a>                          : 1;  <span class="comment">/**&lt; NPI_INT_SUM */</span>
<a name="l04551"></a>04551     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#abdd4cd89609cf05e58d5f26fb50bf0e8">gmx1</a>                         : 1;  <span class="comment">/**&lt; Always reads as zero */</span>
<a name="l04552"></a>04552     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#aaf30ca99c25c91764714320701876fc9">gmx0</a>                         : 1;  <span class="comment">/**&lt; GMX0_RX*_INT_REG &amp; GMX0_TX_INT_REG */</span>
<a name="l04553"></a>04553     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a184ee7d08c649cfad9702d29989483fb">mio</a>                          : 1;  <span class="comment">/**&lt; MIO_BOOT_ERR */</span>
<a name="l04554"></a>04554 <span class="preprocessor">#else</span>
<a name="l04555"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a184ee7d08c649cfad9702d29989483fb">04555</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a184ee7d08c649cfad9702d29989483fb">mio</a>                          : 1;
<a name="l04556"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#aaf30ca99c25c91764714320701876fc9">04556</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#aaf30ca99c25c91764714320701876fc9">gmx0</a>                         : 1;
<a name="l04557"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#abdd4cd89609cf05e58d5f26fb50bf0e8">04557</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#abdd4cd89609cf05e58d5f26fb50bf0e8">gmx1</a>                         : 1;
<a name="l04558"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a7a1d25696fd47d3ac4261178385553e6">04558</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a7a1d25696fd47d3ac4261178385553e6">npi</a>                          : 1;
<a name="l04559"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a9f135bb31a3418a4e350798387e1f69d">04559</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a9f135bb31a3418a4e350798387e1f69d">key</a>                          : 1;
<a name="l04560"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a80c8f5d1c919879d59489b32667f093e">04560</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a80c8f5d1c919879d59489b32667f093e">fpa</a>                          : 1;
<a name="l04561"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a4da79749eb730d822b7c8665f7395f52">04561</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a4da79749eb730d822b7c8665f7395f52">dfa</a>                          : 1;
<a name="l04562"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#aab7f2a6d1159f47b0aed7e2ad6cc8292">04562</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#aab7f2a6d1159f47b0aed7e2ad6cc8292">zip</a>                          : 1;
<a name="l04563"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a7d27bd43e353c5ab38eb34ec9b558cad">04563</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a7d27bd43e353c5ab38eb34ec9b558cad">reserved_8_8</a>                 : 1;
<a name="l04564"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a9db7ca90a68c1731098695779c48311a">04564</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a9db7ca90a68c1731098695779c48311a">ipd</a>                          : 1;
<a name="l04565"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#afd9d30407e6d0c84695046adc153b128">04565</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#afd9d30407e6d0c84695046adc153b128">pko</a>                          : 1;
<a name="l04566"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a2b5dcaddbdca7717444ae12bf0e57511">04566</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a2b5dcaddbdca7717444ae12bf0e57511">tim</a>                          : 1;
<a name="l04567"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a156020d6cfe4966be97caf6ecd031b23">04567</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a156020d6cfe4966be97caf6ecd031b23">pow</a>                          : 1;
<a name="l04568"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a83163fb4d2bd5c1a8a0b3cb3492f7f21">04568</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a83163fb4d2bd5c1a8a0b3cb3492f7f21">usb</a>                          : 1;
<a name="l04569"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ace28e4dbd4c6dff2110ab39f786fbbff">04569</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ace28e4dbd4c6dff2110ab39f786fbbff">rad</a>                          : 1;
<a name="l04570"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a64b3b9f593c046f9e61dc037c20b55ad">04570</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a64b3b9f593c046f9e61dc037c20b55ad">reserved_15_15</a>               : 1;
<a name="l04571"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a1bb453152a99513a2c6b2271aa61f840">04571</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a1bb453152a99513a2c6b2271aa61f840">l2c</a>                          : 1;
<a name="l04572"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a5d23d4a3bee3aa4e080e1642a0cd16ce">04572</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a5d23d4a3bee3aa4e080e1642a0cd16ce">lmc</a>                          : 1;
<a name="l04573"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ae0b831f550cc91a0591890e9cc98edff">04573</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ae0b831f550cc91a0591890e9cc98edff">spx0</a>                         : 1;
<a name="l04574"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a439fbda3b7227d9bcdb1d5fefb143ce4">04574</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a439fbda3b7227d9bcdb1d5fefb143ce4">spx1</a>                         : 1;
<a name="l04575"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ae9d18eb95ffdc0389c768a4ebdde00da">04575</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ae9d18eb95ffdc0389c768a4ebdde00da">pip</a>                          : 1;
<a name="l04576"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ad9a7202c34a7c1e297e39d4f00d0dbde">04576</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ad9a7202c34a7c1e297e39d4f00d0dbde">reserved_21_21</a>               : 1;
<a name="l04577"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a2cec502556a078d84c38e8accd4e6b61">04577</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a2cec502556a078d84c38e8accd4e6b61">asx0</a>                         : 1;
<a name="l04578"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a84dfb598356c2dd2e5a15c89acbfdb9d">04578</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a84dfb598356c2dd2e5a15c89acbfdb9d">asx1</a>                         : 1;
<a name="l04579"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ab51e9d862bb027a1a5581e6a819d7f42">04579</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#ab51e9d862bb027a1a5581e6a819d7f42">reserved_24_27</a>               : 4;
<a name="l04580"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a862a744e3454dceab70bce836cb48f6d">04580</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a862a744e3454dceab70bce836cb48f6d">agl</a>                          : 1;
<a name="l04581"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a67253849b54022bed5aad8da8701437d">04581</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#a67253849b54022bed5aad8da8701437d">lmc1</a>                         : 1;
<a name="l04582"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#aa8edd3ea3864fb01b7900ea1635d00c2">04582</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#aa8edd3ea3864fb01b7900ea1635d00c2">iob</a>                          : 1;
<a name="l04583"></a><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#afa6ff61a630ad8adcf34915754cee78f">04583</a>     uint64_t <a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn50xx.html#afa6ff61a630ad8adcf34915754cee78f">reserved_31_63</a>               : 33;
<a name="l04584"></a>04584 <span class="preprocessor">#endif</span>
<a name="l04585"></a>04585 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__rsl__int__blocks.html#a7b7faa828aa731d0db3fbac9d9476350">cn50xx</a>;
<a name="l04586"></a><a class="code" href="unioncvmx__npi__rsl__int__blocks.html#a78d0092165d8f9700b6257fdf4957ef4">04586</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html">cvmx_npi_rsl_int_blocks_cn38xx</a> <a class="code" href="unioncvmx__npi__rsl__int__blocks.html#a78d0092165d8f9700b6257fdf4957ef4">cn58xx</a>;
<a name="l04587"></a><a class="code" href="unioncvmx__npi__rsl__int__blocks.html#a30189ab1871885d7bc36ec23abe92b4d">04587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__rsl__int__blocks_1_1cvmx__npi__rsl__int__blocks__cn38xx.html">cvmx_npi_rsl_int_blocks_cn38xx</a> <a class="code" href="unioncvmx__npi__rsl__int__blocks.html#a30189ab1871885d7bc36ec23abe92b4d">cn58xxp1</a>;
<a name="l04588"></a>04588 };
<a name="l04589"></a><a class="code" href="cvmx-npi-defs_8h.html#abad05d818d3598bd86098f29fb3d55ad">04589</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__rsl__int__blocks.html" title="cvmx_npi_rsl_int_blocks">cvmx_npi_rsl_int_blocks</a> <a class="code" href="unioncvmx__npi__rsl__int__blocks.html" title="cvmx_npi_rsl_int_blocks">cvmx_npi_rsl_int_blocks_t</a>;
<a name="l04590"></a>04590 <span class="comment"></span>
<a name="l04591"></a>04591 <span class="comment">/**</span>
<a name="l04592"></a>04592 <span class="comment"> * cvmx_npi_size_input#</span>
<a name="l04593"></a>04593 <span class="comment"> *</span>
<a name="l04594"></a>04594 <span class="comment"> * NPI_SIZE_INPUT0 = NPI&apos;s Size for Input 0 Register</span>
<a name="l04595"></a>04595 <span class="comment"> *</span>
<a name="l04596"></a>04596 <span class="comment"> * The size (in instructions) of Instruction Queue-0.</span>
<a name="l04597"></a>04597 <span class="comment"> */</span>
<a name="l04598"></a><a class="code" href="unioncvmx__npi__size__inputx.html">04598</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__size__inputx.html" title="cvmx_npi_size_input#">cvmx_npi_size_inputx</a> {
<a name="l04599"></a><a class="code" href="unioncvmx__npi__size__inputx.html#af4da547a05eade502c50a3906ab54ac4">04599</a>     uint64_t <a class="code" href="unioncvmx__npi__size__inputx.html#af4da547a05eade502c50a3906ab54ac4">u64</a>;
<a name="l04600"></a><a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html">04600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html">cvmx_npi_size_inputx_s</a> {
<a name="l04601"></a>04601 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04602"></a>04602 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html#aca52e7612b4c0faa42cf74cd23523667">reserved_32_63</a>               : 32;
<a name="l04603"></a>04603     uint64_t <a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html#a891bfbc47091d8867fab6afe8d6c503a">size</a>                         : 32; <span class="comment">/**&lt; The size of the Instruction Queue used by Octane.</span>
<a name="l04604"></a>04604 <span class="comment">                                                         The value [SIZE] is in Instructions.</span>
<a name="l04605"></a>04605 <span class="comment">                                                         A value of 0 in this field is illegal. */</span>
<a name="l04606"></a>04606 <span class="preprocessor">#else</span>
<a name="l04607"></a><a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html#a891bfbc47091d8867fab6afe8d6c503a">04607</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html#a891bfbc47091d8867fab6afe8d6c503a">size</a>                         : 32;
<a name="l04608"></a><a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html#aca52e7612b4c0faa42cf74cd23523667">04608</a>     uint64_t <a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html#aca52e7612b4c0faa42cf74cd23523667">reserved_32_63</a>               : 32;
<a name="l04609"></a>04609 <span class="preprocessor">#endif</span>
<a name="l04610"></a>04610 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__size__inputx.html#a1b19cb452381fb7149b2826a9b125bf7">s</a>;
<a name="l04611"></a><a class="code" href="unioncvmx__npi__size__inputx.html#a9a87cf605e0dd31e282adc7a6930e2da">04611</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html">cvmx_npi_size_inputx_s</a>         <a class="code" href="unioncvmx__npi__size__inputx.html#a9a87cf605e0dd31e282adc7a6930e2da">cn30xx</a>;
<a name="l04612"></a><a class="code" href="unioncvmx__npi__size__inputx.html#adb2bc992e88fc8ddffe30efeee719063">04612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html">cvmx_npi_size_inputx_s</a>         <a class="code" href="unioncvmx__npi__size__inputx.html#adb2bc992e88fc8ddffe30efeee719063">cn31xx</a>;
<a name="l04613"></a><a class="code" href="unioncvmx__npi__size__inputx.html#a2c227698b6dc74be001b94dc050baf47">04613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html">cvmx_npi_size_inputx_s</a>         <a class="code" href="unioncvmx__npi__size__inputx.html#a2c227698b6dc74be001b94dc050baf47">cn38xx</a>;
<a name="l04614"></a><a class="code" href="unioncvmx__npi__size__inputx.html#ac061fce040815873dac52256bbf4d988">04614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html">cvmx_npi_size_inputx_s</a>         <a class="code" href="unioncvmx__npi__size__inputx.html#ac061fce040815873dac52256bbf4d988">cn38xxp2</a>;
<a name="l04615"></a><a class="code" href="unioncvmx__npi__size__inputx.html#a277f03c9d9b2171c38936ff9d7dd6aa5">04615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html">cvmx_npi_size_inputx_s</a>         <a class="code" href="unioncvmx__npi__size__inputx.html#a277f03c9d9b2171c38936ff9d7dd6aa5">cn50xx</a>;
<a name="l04616"></a><a class="code" href="unioncvmx__npi__size__inputx.html#a7763979ce6c6d85443f7ea03f24979e4">04616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html">cvmx_npi_size_inputx_s</a>         <a class="code" href="unioncvmx__npi__size__inputx.html#a7763979ce6c6d85443f7ea03f24979e4">cn58xx</a>;
<a name="l04617"></a><a class="code" href="unioncvmx__npi__size__inputx.html#a30563bad628cbefd9716f9e93b6a9dd9">04617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__size__inputx_1_1cvmx__npi__size__inputx__s.html">cvmx_npi_size_inputx_s</a>         <a class="code" href="unioncvmx__npi__size__inputx.html#a30563bad628cbefd9716f9e93b6a9dd9">cn58xxp1</a>;
<a name="l04618"></a>04618 };
<a name="l04619"></a><a class="code" href="cvmx-npi-defs_8h.html#a2ffa3e8acbf7e21d7c2bd112407b9df2">04619</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__size__inputx.html" title="cvmx_npi_size_input#">cvmx_npi_size_inputx</a> <a class="code" href="unioncvmx__npi__size__inputx.html" title="cvmx_npi_size_input#">cvmx_npi_size_inputx_t</a>;
<a name="l04620"></a>04620 <span class="comment"></span>
<a name="l04621"></a>04621 <span class="comment">/**</span>
<a name="l04622"></a>04622 <span class="comment"> * cvmx_npi_win_read_to</span>
<a name="l04623"></a>04623 <span class="comment"> *</span>
<a name="l04624"></a>04624 <span class="comment"> * NPI_WIN_READ_TO = NPI WINDOW READ Timeout Register</span>
<a name="l04625"></a>04625 <span class="comment"> *</span>
<a name="l04626"></a>04626 <span class="comment"> * Number of core clocks to wait before timing out on a WINDOW-READ to the NCB.</span>
<a name="l04627"></a>04627 <span class="comment"> */</span>
<a name="l04628"></a><a class="code" href="unioncvmx__npi__win__read__to.html">04628</a> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__win__read__to.html" title="cvmx_npi_win_read_to">cvmx_npi_win_read_to</a> {
<a name="l04629"></a><a class="code" href="unioncvmx__npi__win__read__to.html#a9c4284b4b31243291ac468984592ac4d">04629</a>     uint64_t <a class="code" href="unioncvmx__npi__win__read__to.html#a9c4284b4b31243291ac468984592ac4d">u64</a>;
<a name="l04630"></a><a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html">04630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html">cvmx_npi_win_read_to_s</a> {
<a name="l04631"></a>04631 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04632"></a>04632 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html#adddb554d790cb1de90ff253cf1f17032">reserved_32_63</a>               : 32;
<a name="l04633"></a>04633     uint64_t <a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html#a455c0b645a833dd46f1667d4b94dd11d">time</a>                         : 32; <span class="comment">/**&lt; Time to wait in core clocks. A value of 0 will</span>
<a name="l04634"></a>04634 <span class="comment">                                                         cause no timeouts. */</span>
<a name="l04635"></a>04635 <span class="preprocessor">#else</span>
<a name="l04636"></a><a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html#a455c0b645a833dd46f1667d4b94dd11d">04636</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html#a455c0b645a833dd46f1667d4b94dd11d">time</a>                         : 32;
<a name="l04637"></a><a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html#adddb554d790cb1de90ff253cf1f17032">04637</a>     uint64_t <a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html#adddb554d790cb1de90ff253cf1f17032">reserved_32_63</a>               : 32;
<a name="l04638"></a>04638 <span class="preprocessor">#endif</span>
<a name="l04639"></a>04639 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__npi__win__read__to.html#a96e5f5447105be72c4e99ba684219a11">s</a>;
<a name="l04640"></a><a class="code" href="unioncvmx__npi__win__read__to.html#ae4195fecb671d812b3be0531c12e08f8">04640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html">cvmx_npi_win_read_to_s</a>         <a class="code" href="unioncvmx__npi__win__read__to.html#ae4195fecb671d812b3be0531c12e08f8">cn30xx</a>;
<a name="l04641"></a><a class="code" href="unioncvmx__npi__win__read__to.html#ab6eff3def2e4dde4cad7659d3a93ef54">04641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html">cvmx_npi_win_read_to_s</a>         <a class="code" href="unioncvmx__npi__win__read__to.html#ab6eff3def2e4dde4cad7659d3a93ef54">cn31xx</a>;
<a name="l04642"></a><a class="code" href="unioncvmx__npi__win__read__to.html#a95b376318087dcdd8d0a1fbcb4b164e0">04642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html">cvmx_npi_win_read_to_s</a>         <a class="code" href="unioncvmx__npi__win__read__to.html#a95b376318087dcdd8d0a1fbcb4b164e0">cn38xx</a>;
<a name="l04643"></a><a class="code" href="unioncvmx__npi__win__read__to.html#afc8e263f7e167b72b2bd3777230f0c33">04643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html">cvmx_npi_win_read_to_s</a>         <a class="code" href="unioncvmx__npi__win__read__to.html#afc8e263f7e167b72b2bd3777230f0c33">cn38xxp2</a>;
<a name="l04644"></a><a class="code" href="unioncvmx__npi__win__read__to.html#a3fb0ddc13669a286daee8424983f3ddf">04644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html">cvmx_npi_win_read_to_s</a>         <a class="code" href="unioncvmx__npi__win__read__to.html#a3fb0ddc13669a286daee8424983f3ddf">cn50xx</a>;
<a name="l04645"></a><a class="code" href="unioncvmx__npi__win__read__to.html#ae6255a4802916ab1e5aff3a5808c7891">04645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html">cvmx_npi_win_read_to_s</a>         <a class="code" href="unioncvmx__npi__win__read__to.html#ae6255a4802916ab1e5aff3a5808c7891">cn58xx</a>;
<a name="l04646"></a><a class="code" href="unioncvmx__npi__win__read__to.html#a57f901dca48975d086919a8695e55ce1">04646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__npi__win__read__to_1_1cvmx__npi__win__read__to__s.html">cvmx_npi_win_read_to_s</a>         <a class="code" href="unioncvmx__npi__win__read__to.html#a57f901dca48975d086919a8695e55ce1">cn58xxp1</a>;
<a name="l04647"></a>04647 };
<a name="l04648"></a><a class="code" href="cvmx-npi-defs_8h.html#aef8675c3be8c3eca0b7d8c9e0b1c196b">04648</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__npi__win__read__to.html" title="cvmx_npi_win_read_to">cvmx_npi_win_read_to</a> <a class="code" href="unioncvmx__npi__win__read__to.html" title="cvmx_npi_win_read_to">cvmx_npi_win_read_to_t</a>;
<a name="l04649"></a>04649 
<a name="l04650"></a>04650 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
