Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sun May 28 22:24:54 2023
| Host             : RUOZAITIAN-NB0 running 64-bit major release  (build 9200)
| Command          : report_power -file pipelinedcpu_power_routed.rpt -pb pipelinedcpu_power_summary_routed.pb -rpx pipelinedcpu_power_routed.rpx
| Design           : pipelinedcpu
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 150.327 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 149.512                           |
| Device Static (W)        | 0.815                             |
| Effective TJA (C/W)      | 2.7                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    59.796 |    10291 |       --- |             --- |
|   LUT as Logic          |    50.474 |     6267 |     63400 |            9.88 |
|   CARRY4                |     9.200 |     1284 |     15850 |            8.10 |
|   Register              |     0.088 |     1968 |    126800 |            1.55 |
|   BUFG                  |     0.017 |        6 |        32 |           18.75 |
|   F7/F8 Muxes           |     0.016 |      213 |     63400 |            0.34 |
|   Others                |     0.000 |      133 |       --- |             --- |
|   LUT as Shift Register |     0.000 |       10 |     19000 |            0.05 |
| Signals                 |    57.416 |     9426 |       --- |             --- |
| Block RAM               |     0.350 |       29 |       135 |           21.48 |
| DSPs                    |     2.819 |        3 |       240 |            1.25 |
| I/O                     |    29.131 |       42 |       285 |           14.74 |
| Static Power            |     0.815 |          |           |                 |
| Total                   |   150.327 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   120.982 |     120.410 |      0.572 |
| Vccaux    |       1.800 |     1.158 |       1.065 |      0.093 |
| Vcco33    |       3.300 |     8.232 |       8.228 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.058 |       0.031 |      0.027 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------+-----------+
| Name                                                                            | Power (W) |
+---------------------------------------------------------------------------------+-----------+
| pipelinedcpu                                                                    |   149.512 |
|   de_reg                                                                        |     0.002 |
|   em_reg                                                                        |     0.001 |
|   exe_stage                                                                     |   114.725 |
|     al_unit                                                                     |   113.315 |
|       selector                                                                  |     0.421 |
|       shifter                                                                   |     0.551 |
|     alu_ina                                                                     |     0.017 |
|     alu_inb                                                                     |     0.817 |
|     save_pc8                                                                    |     0.565 |
|   fsm                                                                           |     0.334 |
|   id_stage                                                                      |     1.453 |
|     alu_a                                                                       |     0.558 |
|     alu_b                                                                       |     0.302 |
|     cu                                                                          |     0.091 |
|     des_reg_no                                                                  |     0.002 |
|     rf                                                                          |     0.098 |
|   if_stage                                                                      |     0.634 |
|     ist_mem                                                                     |     0.270 |
|       inst_mem                                                                  |     0.256 |
|         U0                                                                      |     0.256 |
|           inst_blk_mem_gen                                                      |     0.256 |
|             gnbram.gnativebmg.native_blk_mem_gen                                |     0.256 |
|               valid.cstr                                                        |     0.256 |
|                 bindec_a.bindec_inst_a                                          |    <0.001 |
|                 has_mux_a.A                                                     |     0.030 |
|                 ramloop[0].ram.r                                                |     0.020 |
|                   prim_init.ram                                                 |     0.020 |
|                 ramloop[10].ram.r                                               |    <0.001 |
|                   prim_init.ram                                                 |    <0.001 |
|                 ramloop[11].ram.r                                               |     0.053 |
|                   prim_init.ram                                                 |     0.053 |
|                 ramloop[12].ram.r                                               |    <0.001 |
|                   prim_init.ram                                                 |    <0.001 |
|                 ramloop[13].ram.r                                               |    <0.001 |
|                   prim_init.ram                                                 |    <0.001 |
|                 ramloop[14].ram.r                                               |    <0.001 |
|                   prim_init.ram                                                 |    <0.001 |
|                 ramloop[1].ram.r                                                |     0.037 |
|                   prim_init.ram                                                 |     0.037 |
|                 ramloop[2].ram.r                                                |     0.031 |
|                   prim_init.ram                                                 |     0.031 |
|                 ramloop[3].ram.r                                                |     0.053 |
|                   prim_init.ram                                                 |     0.053 |
|                 ramloop[4].ram.r                                                |    <0.001 |
|                   prim_init.ram                                                 |    <0.001 |
|                 ramloop[5].ram.r                                                |    <0.001 |
|                   prim_init.ram                                                 |    <0.001 |
|                 ramloop[6].ram.r                                                |    <0.001 |
|                   prim_init.ram                                                 |    <0.001 |
|                 ramloop[7].ram.r                                                |     0.031 |
|                   prim_init.ram                                                 |     0.031 |
|                 ramloop[8].ram.r                                                |    <0.001 |
|                   prim_init.ram                                                 |    <0.001 |
|                 ramloop[9].ram.r                                                |    <0.001 |
|                   prim_init.ram                                                 |    <0.001 |
|     next_pc                                                                     |     0.203 |
|   inst_reg                                                                      |    <0.001 |
|     brance_prebrance                                                            |    <0.001 |
|     instruction                                                                 |    <0.001 |
|     pc_plus4                                                                    |    <0.001 |
|   mem_stage                                                                     |     0.518 |
|     io_processor                                                                |     0.048 |
|     ram                                                                         |     0.455 |
|       U0                                                                        |     0.455 |
|         inst_blk_mem_gen                                                        |     0.455 |
|           gnbram.gnativebmg.native_blk_mem_gen                                  |     0.455 |
|             valid.cstr                                                          |     0.455 |
|               bindec_a.bindec_inst_a                                            |    <0.001 |
|               has_mux_a.A                                                       |     0.179 |
|               ramloop[0].ram.r                                                  |     0.031 |
|                 prim_init.ram                                                   |     0.031 |
|               ramloop[10].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[11].ram.r                                                 |     0.055 |
|                 prim_init.ram                                                   |     0.055 |
|               ramloop[12].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[13].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[14].ram.r                                                 |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[1].ram.r                                                  |     0.052 |
|                 prim_init.ram                                                   |     0.052 |
|               ramloop[2].ram.r                                                  |     0.047 |
|                 prim_init.ram                                                   |     0.047 |
|               ramloop[3].ram.r                                                  |     0.038 |
|                 prim_init.ram                                                   |     0.038 |
|               ramloop[4].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[5].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[6].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[7].ram.r                                                  |     0.052 |
|                 prim_init.ram                                                   |     0.052 |
|               ramloop[8].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|               ramloop[9].ram.r                                                  |    <0.001 |
|                 prim_init.ram                                                   |    <0.001 |
|   mw_reg                                                                        |    <0.001 |
|   prog_cnt                                                                      |    <0.001 |
|     program_counter                                                             |    <0.001 |
|   sd                                                                            |     1.803 |
|     seg_enc0                                                                    |     0.736 |
|   uart                                                                          |     0.152 |
|     inst                                                                        |     0.152 |
|       upg_inst                                                                  |     0.152 |
|         axi_uart_inst                                                           |     0.088 |
|           U0                                                                    |     0.088 |
|             AXI_LITE_IPIF_I                                                     |     0.027 |
|               I_SLAVE_ATTACHMENT                                                |     0.027 |
|                 I_DECODER                                                       |     0.008 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|             UARTLITE_CORE_I                                                     |     0.061 |
|               BAUD_RATE_I                                                       |     0.061 |
|               UARTLITE_RX_I                                                     |     0.000 |
|                 DELAY_16_I                                                      |     0.000 |
|                 INPUT_DOUBLE_REGS3                                              |     0.000 |
|                 SRL_FIFO_I                                                      |     0.000 |
|                   I_SRL_FIFO_RBU_F                                              |     0.000 |
|                     CNTR_INCR_DECR_ADDN_F_I                                     |     0.000 |
|                     DYNSHREG_F_I                                                |     0.000 |
|               UARTLITE_TX_I                                                     |     0.000 |
|                 MID_START_BIT_SRL16_I                                           |     0.000 |
|                 SRL_FIFO_I                                                      |     0.000 |
|                   I_SRL_FIFO_RBU_F                                              |     0.000 |
|                     CNTR_INCR_DECR_ADDN_F_I                                     |     0.000 |
|                     DYNSHREG_F_I                                                |     0.000 |
|   wb_stage                                                                      |     0.007 |
+---------------------------------------------------------------------------------+-----------+


