18:02
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sun Aug 25 18:04:00 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 18:04:00 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 18:04:00 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 18:04:00 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 18:04:00 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sun Aug 25 18:04:00 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@E: CG342 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":97:8:97:13|Expecting target variable, found tx_crc -- possible misspelling
@E: CG342 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:4:136:15|Expecting target variable, found tx2_transmit -- possible misspelling
@E: CG237 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":228:8:228:8|Assignment target j must be a genvar type
@E: CG237 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":228:29:228:29|Assignment target j must be a genvar type
@E: CG237 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":238:8:238:8|Assignment target j must be a genvar type
@E: CG237 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":238:29:238:29|Assignment target j must be a genvar type
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
6 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:04:00 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:04:00 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sun Aug 25 18:05:18 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 18:05:18 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 18:05:18 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 18:05:18 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sun Aug 25 18:05:18 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sun Aug 25 18:05:18 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@E: CG342 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":210:4:210:15|Expecting target variable, found tx2_transmit -- possible misspelling
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:05:18 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:05:18 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sun Aug 25 18:06:00 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 18:06:00 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 18:06:00 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 18:06:00 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 18:06:01 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 18:06:01 2019

multi_srs_gen completed
# Sun Aug 25 18:06:02 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 18:06:02 2019

premap completed with warnings
# Sun Aug 25 18:06:02 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 18:06:02 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 18:06:02 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 18:06:03 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sun Aug 25 18:06:00 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module quad
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:06:00 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:06:00 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:06:00 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:06:02 2019

###########################################################]
Pre-mapping Report

# Sun Aug 25 18:06:02 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist quad

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
quad|clk     182.2 MHz     5.489         inferred     Autoconstr_clkgroup_0     34   
=====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock quad|clk which controls 34 sequential elements including count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:06:02 2019

###########################################################]
Map & Optimize Report

# Sun Aug 25 18:06:02 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.00ns		  33 /        34
   2		0h:00m:00s		    -2.00ns		  33 /        34
@N: FX271 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Replicating instance quadB_delayed (in view: work.quad(verilog)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:00s		    -2.00ns		  33 /        35


   4		0h:00m:00s		    -2.00ns		  33 /        35
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":4:8:4:10|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net count_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               35         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock quad|clk with period 10.67ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 25 18:06:03 2019
#


Top view:               quad
Requested Frequency:    93.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.883

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
quad|clk           93.7 MHz      79.7 MHz      10.668        12.551        -1.883     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
quad|clk  quad|clk  |  10.668      -1.883  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: quad|clk
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                 Arrival           
Instance               Reference     Type        Pin     Net                    Time        Slack 
                       Clock                                                                      
--------------------------------------------------------------------------------------------------
quadB_delayed_fast     quad|clk      SB_DFF      Q       quadB_delayed_fast     0.796       -1.883
quadB_delayed          quad|clk      SB_DFF      Q       quadB_delayed          0.796       -0.283
count[0]               quad|clk      SB_DFFE     Q       count_4                0.796       0.145 
count[1]               quad|clk      SB_DFFE     Q       count_c[1]             0.796       0.388 
count[2]               quad|clk      SB_DFFE     Q       count_c[2]             0.796       0.588 
count[3]               quad|clk      SB_DFFE     Q       count_c[3]             0.796       0.788 
count[4]               quad|clk      SB_DFFE     Q       count_c[4]             0.796       0.988 
count[5]               quad|clk      SB_DFFE     Q       count_c[5]             0.796       1.188 
count[6]               quad|clk      SB_DFFE     Q       count_c[6]             0.796       1.388 
count[7]               quad|clk      SB_DFFE     Q       count_c[7]             0.796       1.588 
==================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference     Type        Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
count[31]     quad|clk      SB_DFFE     D       count_4[31]     10.513       -1.883
count[30]     quad|clk      SB_DFFE     D       count_4[30]     10.513       -1.683
count[29]     quad|clk      SB_DFFE     D       count_4[29]     10.513       -1.483
count[28]     quad|clk      SB_DFFE     D       count_4[28]     10.513       -1.283
count[27]     quad|clk      SB_DFFE     D       count_4[27]     10.513       -1.083
count[26]     quad|clk      SB_DFFE     D       count_4[26]     10.513       -0.883
count[25]     quad|clk      SB_DFFE     D       count_4[25]     10.513       -0.683
count[24]     quad|clk      SB_DFFE     D       count_4[24]     10.513       -0.483
count[23]     quad|clk      SB_DFFE     D       count_4[23]     10.513       -0.283
count[22]     quad|clk      SB_DFFE     D       count_4[22]     10.513       -0.083
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.668
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.513

    - Propagation time:                      12.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.883

    Number of logic level(s):                32
    Starting point:                          quadB_delayed_fast / Q
    Ending point:                            count[31] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
quadB_delayed_fast     SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed_fast     Net          -        -       1.599     -           8         
count_RNIKLLH[1]       SB_LUT4      I2       In      -         2.395       -         
count_RNIKLLH[1]       SB_LUT4      O        Out     0.558     2.953       -         
count_RNIKLLH[1]       Net          -        -       0.905     -           2         
count_4_cry_1_c        SB_CARRY     I0       In      -         3.858       -         
count_4_cry_1_c        SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_1          Net          -        -       0.014     -           2         
count_4_cry_2_c        SB_CARRY     CI       In      -         4.252       -         
count_4_cry_2_c        SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_2          Net          -        -       0.014     -           2         
count_4_cry_3_c        SB_CARRY     CI       In      -         4.452       -         
count_4_cry_3_c        SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_3          Net          -        -       0.014     -           2         
count_4_cry_4_c        SB_CARRY     CI       In      -         4.652       -         
count_4_cry_4_c        SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_4          Net          -        -       0.014     -           2         
count_4_cry_5_c        SB_CARRY     CI       In      -         4.852       -         
count_4_cry_5_c        SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_5          Net          -        -       0.014     -           2         
count_4_cry_6_c        SB_CARRY     CI       In      -         5.051       -         
count_4_cry_6_c        SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_6          Net          -        -       0.014     -           2         
count_4_cry_7_c        SB_CARRY     CI       In      -         5.252       -         
count_4_cry_7_c        SB_CARRY     CO       Out     0.186     5.438       -         
count_4_cry_7          Net          -        -       0.014     -           2         
count_4_cry_8_c        SB_CARRY     CI       In      -         5.452       -         
count_4_cry_8_c        SB_CARRY     CO       Out     0.186     5.638       -         
count_4_cry_8          Net          -        -       0.014     -           2         
count_4_cry_9_c        SB_CARRY     CI       In      -         5.652       -         
count_4_cry_9_c        SB_CARRY     CO       Out     0.186     5.838       -         
count_4_cry_9          Net          -        -       0.014     -           2         
count_4_cry_10_c       SB_CARRY     CI       In      -         5.852       -         
count_4_cry_10_c       SB_CARRY     CO       Out     0.186     6.038       -         
count_4_cry_10         Net          -        -       0.014     -           2         
count_4_cry_11_c       SB_CARRY     CI       In      -         6.051       -         
count_4_cry_11_c       SB_CARRY     CO       Out     0.186     6.238       -         
count_4_cry_11         Net          -        -       0.014     -           2         
count_4_cry_12_c       SB_CARRY     CI       In      -         6.252       -         
count_4_cry_12_c       SB_CARRY     CO       Out     0.186     6.438       -         
count_4_cry_12         Net          -        -       0.014     -           2         
count_4_cry_13_c       SB_CARRY     CI       In      -         6.452       -         
count_4_cry_13_c       SB_CARRY     CO       Out     0.186     6.638       -         
count_4_cry_13         Net          -        -       0.014     -           2         
count_4_cry_14_c       SB_CARRY     CI       In      -         6.652       -         
count_4_cry_14_c       SB_CARRY     CO       Out     0.186     6.838       -         
count_4_cry_14         Net          -        -       0.014     -           2         
count_4_cry_15_c       SB_CARRY     CI       In      -         6.852       -         
count_4_cry_15_c       SB_CARRY     CO       Out     0.186     7.038       -         
count_4_cry_15         Net          -        -       0.014     -           2         
count_4_cry_16_c       SB_CARRY     CI       In      -         7.052       -         
count_4_cry_16_c       SB_CARRY     CO       Out     0.186     7.238       -         
count_4_cry_16         Net          -        -       0.014     -           2         
count_4_cry_17_c       SB_CARRY     CI       In      -         7.252       -         
count_4_cry_17_c       SB_CARRY     CO       Out     0.186     7.438       -         
count_4_cry_17         Net          -        -       0.014     -           2         
count_4_cry_18_c       SB_CARRY     CI       In      -         7.452       -         
count_4_cry_18_c       SB_CARRY     CO       Out     0.186     7.638       -         
count_4_cry_18         Net          -        -       0.014     -           2         
count_4_cry_19_c       SB_CARRY     CI       In      -         7.652       -         
count_4_cry_19_c       SB_CARRY     CO       Out     0.186     7.838       -         
count_4_cry_19         Net          -        -       0.014     -           2         
count_4_cry_20_c       SB_CARRY     CI       In      -         7.852       -         
count_4_cry_20_c       SB_CARRY     CO       Out     0.186     8.037       -         
count_4_cry_20         Net          -        -       0.014     -           2         
count_4_cry_21_c       SB_CARRY     CI       In      -         8.052       -         
count_4_cry_21_c       SB_CARRY     CO       Out     0.186     8.238       -         
count_4_cry_21         Net          -        -       0.014     -           2         
count_4_cry_22_c       SB_CARRY     CI       In      -         8.252       -         
count_4_cry_22_c       SB_CARRY     CO       Out     0.186     8.438       -         
count_4_cry_22         Net          -        -       0.014     -           2         
count_4_cry_23_c       SB_CARRY     CI       In      -         8.452       -         
count_4_cry_23_c       SB_CARRY     CO       Out     0.186     8.638       -         
count_4_cry_23         Net          -        -       0.014     -           2         
count_4_cry_24_c       SB_CARRY     CI       In      -         8.652       -         
count_4_cry_24_c       SB_CARRY     CO       Out     0.186     8.838       -         
count_4_cry_24         Net          -        -       0.014     -           2         
count_4_cry_25_c       SB_CARRY     CI       In      -         8.851       -         
count_4_cry_25_c       SB_CARRY     CO       Out     0.186     9.037       -         
count_4_cry_25         Net          -        -       0.014     -           2         
count_4_cry_26_c       SB_CARRY     CI       In      -         9.052       -         
count_4_cry_26_c       SB_CARRY     CO       Out     0.186     9.238       -         
count_4_cry_26         Net          -        -       0.014     -           2         
count_4_cry_27_c       SB_CARRY     CI       In      -         9.252       -         
count_4_cry_27_c       SB_CARRY     CO       Out     0.186     9.438       -         
count_4_cry_27         Net          -        -       0.014     -           2         
count_4_cry_28_c       SB_CARRY     CI       In      -         9.452       -         
count_4_cry_28_c       SB_CARRY     CO       Out     0.186     9.638       -         
count_4_cry_28         Net          -        -       0.014     -           2         
count_4_cry_29_c       SB_CARRY     CI       In      -         9.652       -         
count_4_cry_29_c       SB_CARRY     CO       Out     0.186     9.838       -         
count_4_cry_29         Net          -        -       0.014     -           2         
count_4_cry_30_c       SB_CARRY     CI       In      -         9.851       -         
count_4_cry_30_c       SB_CARRY     CO       Out     0.186     10.037      -         
count_4_cry_30         Net          -        -       0.386     -           1         
count_RNO[31]          SB_LUT4      I3       In      -         10.424      -         
count_RNO[31]          SB_LUT4      O        Out     0.465     10.889      -         
count_4[31]            Net          -        -       1.507     -           1         
count[31]              SB_DFFE      D        In      -         12.396      -         
=====================================================================================
Total path delay (propagation time + setup) of 12.551 is 7.748(61.7%) logic and 4.803(38.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.668
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.513

    - Propagation time:                      12.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.683

    Number of logic level(s):                31
    Starting point:                          quadB_delayed_fast / Q
    Ending point:                            count[31] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
quadB_delayed_fast     SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed_fast     Net          -        -       1.599     -           8         
count_RNILMLH[2]       SB_LUT4      I2       In      -         2.395       -         
count_RNILMLH[2]       SB_LUT4      O        Out     0.558     2.953       -         
count_RNILMLH[2]       Net          -        -       0.905     -           2         
count_4_cry_2_c        SB_CARRY     I0       In      -         3.858       -         
count_4_cry_2_c        SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_2          Net          -        -       0.014     -           2         
count_4_cry_3_c        SB_CARRY     CI       In      -         4.252       -         
count_4_cry_3_c        SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_3          Net          -        -       0.014     -           2         
count_4_cry_4_c        SB_CARRY     CI       In      -         4.452       -         
count_4_cry_4_c        SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_4          Net          -        -       0.014     -           2         
count_4_cry_5_c        SB_CARRY     CI       In      -         4.652       -         
count_4_cry_5_c        SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_5          Net          -        -       0.014     -           2         
count_4_cry_6_c        SB_CARRY     CI       In      -         4.852       -         
count_4_cry_6_c        SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_6          Net          -        -       0.014     -           2         
count_4_cry_7_c        SB_CARRY     CI       In      -         5.051       -         
count_4_cry_7_c        SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_7          Net          -        -       0.014     -           2         
count_4_cry_8_c        SB_CARRY     CI       In      -         5.252       -         
count_4_cry_8_c        SB_CARRY     CO       Out     0.186     5.438       -         
count_4_cry_8          Net          -        -       0.014     -           2         
count_4_cry_9_c        SB_CARRY     CI       In      -         5.452       -         
count_4_cry_9_c        SB_CARRY     CO       Out     0.186     5.638       -         
count_4_cry_9          Net          -        -       0.014     -           2         
count_4_cry_10_c       SB_CARRY     CI       In      -         5.652       -         
count_4_cry_10_c       SB_CARRY     CO       Out     0.186     5.838       -         
count_4_cry_10         Net          -        -       0.014     -           2         
count_4_cry_11_c       SB_CARRY     CI       In      -         5.852       -         
count_4_cry_11_c       SB_CARRY     CO       Out     0.186     6.038       -         
count_4_cry_11         Net          -        -       0.014     -           2         
count_4_cry_12_c       SB_CARRY     CI       In      -         6.051       -         
count_4_cry_12_c       SB_CARRY     CO       Out     0.186     6.238       -         
count_4_cry_12         Net          -        -       0.014     -           2         
count_4_cry_13_c       SB_CARRY     CI       In      -         6.252       -         
count_4_cry_13_c       SB_CARRY     CO       Out     0.186     6.438       -         
count_4_cry_13         Net          -        -       0.014     -           2         
count_4_cry_14_c       SB_CARRY     CI       In      -         6.452       -         
count_4_cry_14_c       SB_CARRY     CO       Out     0.186     6.638       -         
count_4_cry_14         Net          -        -       0.014     -           2         
count_4_cry_15_c       SB_CARRY     CI       In      -         6.652       -         
count_4_cry_15_c       SB_CARRY     CO       Out     0.186     6.838       -         
count_4_cry_15         Net          -        -       0.014     -           2         
count_4_cry_16_c       SB_CARRY     CI       In      -         6.852       -         
count_4_cry_16_c       SB_CARRY     CO       Out     0.186     7.038       -         
count_4_cry_16         Net          -        -       0.014     -           2         
count_4_cry_17_c       SB_CARRY     CI       In      -         7.052       -         
count_4_cry_17_c       SB_CARRY     CO       Out     0.186     7.238       -         
count_4_cry_17         Net          -        -       0.014     -           2         
count_4_cry_18_c       SB_CARRY     CI       In      -         7.252       -         
count_4_cry_18_c       SB_CARRY     CO       Out     0.186     7.438       -         
count_4_cry_18         Net          -        -       0.014     -           2         
count_4_cry_19_c       SB_CARRY     CI       In      -         7.452       -         
count_4_cry_19_c       SB_CARRY     CO       Out     0.186     7.638       -         
count_4_cry_19         Net          -        -       0.014     -           2         
count_4_cry_20_c       SB_CARRY     CI       In      -         7.652       -         
count_4_cry_20_c       SB_CARRY     CO       Out     0.186     7.838       -         
count_4_cry_20         Net          -        -       0.014     -           2         
count_4_cry_21_c       SB_CARRY     CI       In      -         7.852       -         
count_4_cry_21_c       SB_CARRY     CO       Out     0.186     8.037       -         
count_4_cry_21         Net          -        -       0.014     -           2         
count_4_cry_22_c       SB_CARRY     CI       In      -         8.052       -         
count_4_cry_22_c       SB_CARRY     CO       Out     0.186     8.238       -         
count_4_cry_22         Net          -        -       0.014     -           2         
count_4_cry_23_c       SB_CARRY     CI       In      -         8.252       -         
count_4_cry_23_c       SB_CARRY     CO       Out     0.186     8.438       -         
count_4_cry_23         Net          -        -       0.014     -           2         
count_4_cry_24_c       SB_CARRY     CI       In      -         8.452       -         
count_4_cry_24_c       SB_CARRY     CO       Out     0.186     8.638       -         
count_4_cry_24         Net          -        -       0.014     -           2         
count_4_cry_25_c       SB_CARRY     CI       In      -         8.652       -         
count_4_cry_25_c       SB_CARRY     CO       Out     0.186     8.838       -         
count_4_cry_25         Net          -        -       0.014     -           2         
count_4_cry_26_c       SB_CARRY     CI       In      -         8.851       -         
count_4_cry_26_c       SB_CARRY     CO       Out     0.186     9.037       -         
count_4_cry_26         Net          -        -       0.014     -           2         
count_4_cry_27_c       SB_CARRY     CI       In      -         9.052       -         
count_4_cry_27_c       SB_CARRY     CO       Out     0.186     9.238       -         
count_4_cry_27         Net          -        -       0.014     -           2         
count_4_cry_28_c       SB_CARRY     CI       In      -         9.252       -         
count_4_cry_28_c       SB_CARRY     CO       Out     0.186     9.438       -         
count_4_cry_28         Net          -        -       0.014     -           2         
count_4_cry_29_c       SB_CARRY     CI       In      -         9.452       -         
count_4_cry_29_c       SB_CARRY     CO       Out     0.186     9.638       -         
count_4_cry_29         Net          -        -       0.014     -           2         
count_4_cry_30_c       SB_CARRY     CI       In      -         9.652       -         
count_4_cry_30_c       SB_CARRY     CO       Out     0.186     9.838       -         
count_4_cry_30         Net          -        -       0.386     -           1         
count_RNO[31]          SB_LUT4      I3       In      -         10.224      -         
count_RNO[31]          SB_LUT4      O        Out     0.465     10.689      -         
count_4[31]            Net          -        -       1.507     -           1         
count[31]              SB_DFFE      D        In      -         12.196      -         
=====================================================================================
Total path delay (propagation time + setup) of 12.351 is 7.562(61.2%) logic and 4.789(38.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.668
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.513

    - Propagation time:                      12.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.683

    Number of logic level(s):                31
    Starting point:                          quadB_delayed_fast / Q
    Ending point:                            count[30] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
quadB_delayed_fast     SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed_fast     Net          -        -       1.599     -           8         
count_RNIKLLH[1]       SB_LUT4      I2       In      -         2.395       -         
count_RNIKLLH[1]       SB_LUT4      O        Out     0.558     2.953       -         
count_RNIKLLH[1]       Net          -        -       0.905     -           2         
count_4_cry_1_c        SB_CARRY     I0       In      -         3.858       -         
count_4_cry_1_c        SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_1          Net          -        -       0.014     -           2         
count_4_cry_2_c        SB_CARRY     CI       In      -         4.252       -         
count_4_cry_2_c        SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_2          Net          -        -       0.014     -           2         
count_4_cry_3_c        SB_CARRY     CI       In      -         4.452       -         
count_4_cry_3_c        SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_3          Net          -        -       0.014     -           2         
count_4_cry_4_c        SB_CARRY     CI       In      -         4.652       -         
count_4_cry_4_c        SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_4          Net          -        -       0.014     -           2         
count_4_cry_5_c        SB_CARRY     CI       In      -         4.852       -         
count_4_cry_5_c        SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_5          Net          -        -       0.014     -           2         
count_4_cry_6_c        SB_CARRY     CI       In      -         5.051       -         
count_4_cry_6_c        SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_6          Net          -        -       0.014     -           2         
count_4_cry_7_c        SB_CARRY     CI       In      -         5.252       -         
count_4_cry_7_c        SB_CARRY     CO       Out     0.186     5.438       -         
count_4_cry_7          Net          -        -       0.014     -           2         
count_4_cry_8_c        SB_CARRY     CI       In      -         5.452       -         
count_4_cry_8_c        SB_CARRY     CO       Out     0.186     5.638       -         
count_4_cry_8          Net          -        -       0.014     -           2         
count_4_cry_9_c        SB_CARRY     CI       In      -         5.652       -         
count_4_cry_9_c        SB_CARRY     CO       Out     0.186     5.838       -         
count_4_cry_9          Net          -        -       0.014     -           2         
count_4_cry_10_c       SB_CARRY     CI       In      -         5.852       -         
count_4_cry_10_c       SB_CARRY     CO       Out     0.186     6.038       -         
count_4_cry_10         Net          -        -       0.014     -           2         
count_4_cry_11_c       SB_CARRY     CI       In      -         6.051       -         
count_4_cry_11_c       SB_CARRY     CO       Out     0.186     6.238       -         
count_4_cry_11         Net          -        -       0.014     -           2         
count_4_cry_12_c       SB_CARRY     CI       In      -         6.252       -         
count_4_cry_12_c       SB_CARRY     CO       Out     0.186     6.438       -         
count_4_cry_12         Net          -        -       0.014     -           2         
count_4_cry_13_c       SB_CARRY     CI       In      -         6.452       -         
count_4_cry_13_c       SB_CARRY     CO       Out     0.186     6.638       -         
count_4_cry_13         Net          -        -       0.014     -           2         
count_4_cry_14_c       SB_CARRY     CI       In      -         6.652       -         
count_4_cry_14_c       SB_CARRY     CO       Out     0.186     6.838       -         
count_4_cry_14         Net          -        -       0.014     -           2         
count_4_cry_15_c       SB_CARRY     CI       In      -         6.852       -         
count_4_cry_15_c       SB_CARRY     CO       Out     0.186     7.038       -         
count_4_cry_15         Net          -        -       0.014     -           2         
count_4_cry_16_c       SB_CARRY     CI       In      -         7.052       -         
count_4_cry_16_c       SB_CARRY     CO       Out     0.186     7.238       -         
count_4_cry_16         Net          -        -       0.014     -           2         
count_4_cry_17_c       SB_CARRY     CI       In      -         7.252       -         
count_4_cry_17_c       SB_CARRY     CO       Out     0.186     7.438       -         
count_4_cry_17         Net          -        -       0.014     -           2         
count_4_cry_18_c       SB_CARRY     CI       In      -         7.452       -         
count_4_cry_18_c       SB_CARRY     CO       Out     0.186     7.638       -         
count_4_cry_18         Net          -        -       0.014     -           2         
count_4_cry_19_c       SB_CARRY     CI       In      -         7.652       -         
count_4_cry_19_c       SB_CARRY     CO       Out     0.186     7.838       -         
count_4_cry_19         Net          -        -       0.014     -           2         
count_4_cry_20_c       SB_CARRY     CI       In      -         7.852       -         
count_4_cry_20_c       SB_CARRY     CO       Out     0.186     8.037       -         
count_4_cry_20         Net          -        -       0.014     -           2         
count_4_cry_21_c       SB_CARRY     CI       In      -         8.052       -         
count_4_cry_21_c       SB_CARRY     CO       Out     0.186     8.238       -         
count_4_cry_21         Net          -        -       0.014     -           2         
count_4_cry_22_c       SB_CARRY     CI       In      -         8.252       -         
count_4_cry_22_c       SB_CARRY     CO       Out     0.186     8.438       -         
count_4_cry_22         Net          -        -       0.014     -           2         
count_4_cry_23_c       SB_CARRY     CI       In      -         8.452       -         
count_4_cry_23_c       SB_CARRY     CO       Out     0.186     8.638       -         
count_4_cry_23         Net          -        -       0.014     -           2         
count_4_cry_24_c       SB_CARRY     CI       In      -         8.652       -         
count_4_cry_24_c       SB_CARRY     CO       Out     0.186     8.838       -         
count_4_cry_24         Net          -        -       0.014     -           2         
count_4_cry_25_c       SB_CARRY     CI       In      -         8.851       -         
count_4_cry_25_c       SB_CARRY     CO       Out     0.186     9.037       -         
count_4_cry_25         Net          -        -       0.014     -           2         
count_4_cry_26_c       SB_CARRY     CI       In      -         9.052       -         
count_4_cry_26_c       SB_CARRY     CO       Out     0.186     9.238       -         
count_4_cry_26         Net          -        -       0.014     -           2         
count_4_cry_27_c       SB_CARRY     CI       In      -         9.252       -         
count_4_cry_27_c       SB_CARRY     CO       Out     0.186     9.438       -         
count_4_cry_27         Net          -        -       0.014     -           2         
count_4_cry_28_c       SB_CARRY     CI       In      -         9.452       -         
count_4_cry_28_c       SB_CARRY     CO       Out     0.186     9.638       -         
count_4_cry_28         Net          -        -       0.014     -           2         
count_4_cry_29_c       SB_CARRY     CI       In      -         9.652       -         
count_4_cry_29_c       SB_CARRY     CO       Out     0.186     9.838       -         
count_4_cry_29         Net          -        -       0.386     -           2         
count_RNO[30]          SB_LUT4      I3       In      -         10.224      -         
count_RNO[30]          SB_LUT4      O        Out     0.465     10.689      -         
count_4[30]            Net          -        -       1.507     -           1         
count[30]              SB_DFFE      D        In      -         12.196      -         
=====================================================================================
Total path delay (propagation time + setup) of 12.351 is 7.562(61.2%) logic and 4.789(38.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.668
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.513

    - Propagation time:                      11.996
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.483

    Number of logic level(s):                30
    Starting point:                          quadB_delayed_fast / Q
    Ending point:                            count[31] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
quadB_delayed_fast     SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed_fast     Net          -        -       1.599     -           8         
count_RNIMNLH[3]       SB_LUT4      I2       In      -         2.395       -         
count_RNIMNLH[3]       SB_LUT4      O        Out     0.558     2.953       -         
count_RNIMNLH[3]       Net          -        -       0.905     -           2         
count_4_cry_3_c        SB_CARRY     I0       In      -         3.858       -         
count_4_cry_3_c        SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_3          Net          -        -       0.014     -           2         
count_4_cry_4_c        SB_CARRY     CI       In      -         4.252       -         
count_4_cry_4_c        SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_4          Net          -        -       0.014     -           2         
count_4_cry_5_c        SB_CARRY     CI       In      -         4.452       -         
count_4_cry_5_c        SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_5          Net          -        -       0.014     -           2         
count_4_cry_6_c        SB_CARRY     CI       In      -         4.652       -         
count_4_cry_6_c        SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_6          Net          -        -       0.014     -           2         
count_4_cry_7_c        SB_CARRY     CI       In      -         4.852       -         
count_4_cry_7_c        SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_7          Net          -        -       0.014     -           2         
count_4_cry_8_c        SB_CARRY     CI       In      -         5.051       -         
count_4_cry_8_c        SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_8          Net          -        -       0.014     -           2         
count_4_cry_9_c        SB_CARRY     CI       In      -         5.252       -         
count_4_cry_9_c        SB_CARRY     CO       Out     0.186     5.438       -         
count_4_cry_9          Net          -        -       0.014     -           2         
count_4_cry_10_c       SB_CARRY     CI       In      -         5.452       -         
count_4_cry_10_c       SB_CARRY     CO       Out     0.186     5.638       -         
count_4_cry_10         Net          -        -       0.014     -           2         
count_4_cry_11_c       SB_CARRY     CI       In      -         5.652       -         
count_4_cry_11_c       SB_CARRY     CO       Out     0.186     5.838       -         
count_4_cry_11         Net          -        -       0.014     -           2         
count_4_cry_12_c       SB_CARRY     CI       In      -         5.852       -         
count_4_cry_12_c       SB_CARRY     CO       Out     0.186     6.038       -         
count_4_cry_12         Net          -        -       0.014     -           2         
count_4_cry_13_c       SB_CARRY     CI       In      -         6.051       -         
count_4_cry_13_c       SB_CARRY     CO       Out     0.186     6.238       -         
count_4_cry_13         Net          -        -       0.014     -           2         
count_4_cry_14_c       SB_CARRY     CI       In      -         6.252       -         
count_4_cry_14_c       SB_CARRY     CO       Out     0.186     6.438       -         
count_4_cry_14         Net          -        -       0.014     -           2         
count_4_cry_15_c       SB_CARRY     CI       In      -         6.452       -         
count_4_cry_15_c       SB_CARRY     CO       Out     0.186     6.638       -         
count_4_cry_15         Net          -        -       0.014     -           2         
count_4_cry_16_c       SB_CARRY     CI       In      -         6.652       -         
count_4_cry_16_c       SB_CARRY     CO       Out     0.186     6.838       -         
count_4_cry_16         Net          -        -       0.014     -           2         
count_4_cry_17_c       SB_CARRY     CI       In      -         6.852       -         
count_4_cry_17_c       SB_CARRY     CO       Out     0.186     7.038       -         
count_4_cry_17         Net          -        -       0.014     -           2         
count_4_cry_18_c       SB_CARRY     CI       In      -         7.052       -         
count_4_cry_18_c       SB_CARRY     CO       Out     0.186     7.238       -         
count_4_cry_18         Net          -        -       0.014     -           2         
count_4_cry_19_c       SB_CARRY     CI       In      -         7.252       -         
count_4_cry_19_c       SB_CARRY     CO       Out     0.186     7.438       -         
count_4_cry_19         Net          -        -       0.014     -           2         
count_4_cry_20_c       SB_CARRY     CI       In      -         7.452       -         
count_4_cry_20_c       SB_CARRY     CO       Out     0.186     7.638       -         
count_4_cry_20         Net          -        -       0.014     -           2         
count_4_cry_21_c       SB_CARRY     CI       In      -         7.652       -         
count_4_cry_21_c       SB_CARRY     CO       Out     0.186     7.838       -         
count_4_cry_21         Net          -        -       0.014     -           2         
count_4_cry_22_c       SB_CARRY     CI       In      -         7.852       -         
count_4_cry_22_c       SB_CARRY     CO       Out     0.186     8.037       -         
count_4_cry_22         Net          -        -       0.014     -           2         
count_4_cry_23_c       SB_CARRY     CI       In      -         8.052       -         
count_4_cry_23_c       SB_CARRY     CO       Out     0.186     8.238       -         
count_4_cry_23         Net          -        -       0.014     -           2         
count_4_cry_24_c       SB_CARRY     CI       In      -         8.252       -         
count_4_cry_24_c       SB_CARRY     CO       Out     0.186     8.438       -         
count_4_cry_24         Net          -        -       0.014     -           2         
count_4_cry_25_c       SB_CARRY     CI       In      -         8.452       -         
count_4_cry_25_c       SB_CARRY     CO       Out     0.186     8.638       -         
count_4_cry_25         Net          -        -       0.014     -           2         
count_4_cry_26_c       SB_CARRY     CI       In      -         8.652       -         
count_4_cry_26_c       SB_CARRY     CO       Out     0.186     8.838       -         
count_4_cry_26         Net          -        -       0.014     -           2         
count_4_cry_27_c       SB_CARRY     CI       In      -         8.851       -         
count_4_cry_27_c       SB_CARRY     CO       Out     0.186     9.037       -         
count_4_cry_27         Net          -        -       0.014     -           2         
count_4_cry_28_c       SB_CARRY     CI       In      -         9.052       -         
count_4_cry_28_c       SB_CARRY     CO       Out     0.186     9.238       -         
count_4_cry_28         Net          -        -       0.014     -           2         
count_4_cry_29_c       SB_CARRY     CI       In      -         9.252       -         
count_4_cry_29_c       SB_CARRY     CO       Out     0.186     9.438       -         
count_4_cry_29         Net          -        -       0.014     -           2         
count_4_cry_30_c       SB_CARRY     CI       In      -         9.452       -         
count_4_cry_30_c       SB_CARRY     CO       Out     0.186     9.638       -         
count_4_cry_30         Net          -        -       0.386     -           1         
count_RNO[31]          SB_LUT4      I3       In      -         10.024      -         
count_RNO[31]          SB_LUT4      O        Out     0.465     10.489      -         
count_4[31]            Net          -        -       1.507     -           1         
count[31]              SB_DFFE      D        In      -         11.996      -         
=====================================================================================
Total path delay (propagation time + setup) of 12.151 is 7.376(60.7%) logic and 4.775(39.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.668
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.513

    - Propagation time:                      11.996
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.483

    Number of logic level(s):                30
    Starting point:                          quadB_delayed_fast / Q
    Ending point:                            count[29] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
quadB_delayed_fast     SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed_fast     Net          -        -       1.599     -           8         
count_RNIKLLH[1]       SB_LUT4      I2       In      -         2.395       -         
count_RNIKLLH[1]       SB_LUT4      O        Out     0.558     2.953       -         
count_RNIKLLH[1]       Net          -        -       0.905     -           2         
count_4_cry_1_c        SB_CARRY     I0       In      -         3.858       -         
count_4_cry_1_c        SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_1          Net          -        -       0.014     -           2         
count_4_cry_2_c        SB_CARRY     CI       In      -         4.252       -         
count_4_cry_2_c        SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_2          Net          -        -       0.014     -           2         
count_4_cry_3_c        SB_CARRY     CI       In      -         4.452       -         
count_4_cry_3_c        SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_3          Net          -        -       0.014     -           2         
count_4_cry_4_c        SB_CARRY     CI       In      -         4.652       -         
count_4_cry_4_c        SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_4          Net          -        -       0.014     -           2         
count_4_cry_5_c        SB_CARRY     CI       In      -         4.852       -         
count_4_cry_5_c        SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_5          Net          -        -       0.014     -           2         
count_4_cry_6_c        SB_CARRY     CI       In      -         5.051       -         
count_4_cry_6_c        SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_6          Net          -        -       0.014     -           2         
count_4_cry_7_c        SB_CARRY     CI       In      -         5.252       -         
count_4_cry_7_c        SB_CARRY     CO       Out     0.186     5.438       -         
count_4_cry_7          Net          -        -       0.014     -           2         
count_4_cry_8_c        SB_CARRY     CI       In      -         5.452       -         
count_4_cry_8_c        SB_CARRY     CO       Out     0.186     5.638       -         
count_4_cry_8          Net          -        -       0.014     -           2         
count_4_cry_9_c        SB_CARRY     CI       In      -         5.652       -         
count_4_cry_9_c        SB_CARRY     CO       Out     0.186     5.838       -         
count_4_cry_9          Net          -        -       0.014     -           2         
count_4_cry_10_c       SB_CARRY     CI       In      -         5.852       -         
count_4_cry_10_c       SB_CARRY     CO       Out     0.186     6.038       -         
count_4_cry_10         Net          -        -       0.014     -           2         
count_4_cry_11_c       SB_CARRY     CI       In      -         6.051       -         
count_4_cry_11_c       SB_CARRY     CO       Out     0.186     6.238       -         
count_4_cry_11         Net          -        -       0.014     -           2         
count_4_cry_12_c       SB_CARRY     CI       In      -         6.252       -         
count_4_cry_12_c       SB_CARRY     CO       Out     0.186     6.438       -         
count_4_cry_12         Net          -        -       0.014     -           2         
count_4_cry_13_c       SB_CARRY     CI       In      -         6.452       -         
count_4_cry_13_c       SB_CARRY     CO       Out     0.186     6.638       -         
count_4_cry_13         Net          -        -       0.014     -           2         
count_4_cry_14_c       SB_CARRY     CI       In      -         6.652       -         
count_4_cry_14_c       SB_CARRY     CO       Out     0.186     6.838       -         
count_4_cry_14         Net          -        -       0.014     -           2         
count_4_cry_15_c       SB_CARRY     CI       In      -         6.852       -         
count_4_cry_15_c       SB_CARRY     CO       Out     0.186     7.038       -         
count_4_cry_15         Net          -        -       0.014     -           2         
count_4_cry_16_c       SB_CARRY     CI       In      -         7.052       -         
count_4_cry_16_c       SB_CARRY     CO       Out     0.186     7.238       -         
count_4_cry_16         Net          -        -       0.014     -           2         
count_4_cry_17_c       SB_CARRY     CI       In      -         7.252       -         
count_4_cry_17_c       SB_CARRY     CO       Out     0.186     7.438       -         
count_4_cry_17         Net          -        -       0.014     -           2         
count_4_cry_18_c       SB_CARRY     CI       In      -         7.452       -         
count_4_cry_18_c       SB_CARRY     CO       Out     0.186     7.638       -         
count_4_cry_18         Net          -        -       0.014     -           2         
count_4_cry_19_c       SB_CARRY     CI       In      -         7.652       -         
count_4_cry_19_c       SB_CARRY     CO       Out     0.186     7.838       -         
count_4_cry_19         Net          -        -       0.014     -           2         
count_4_cry_20_c       SB_CARRY     CI       In      -         7.852       -         
count_4_cry_20_c       SB_CARRY     CO       Out     0.186     8.037       -         
count_4_cry_20         Net          -        -       0.014     -           2         
count_4_cry_21_c       SB_CARRY     CI       In      -         8.052       -         
count_4_cry_21_c       SB_CARRY     CO       Out     0.186     8.238       -         
count_4_cry_21         Net          -        -       0.014     -           2         
count_4_cry_22_c       SB_CARRY     CI       In      -         8.252       -         
count_4_cry_22_c       SB_CARRY     CO       Out     0.186     8.438       -         
count_4_cry_22         Net          -        -       0.014     -           2         
count_4_cry_23_c       SB_CARRY     CI       In      -         8.452       -         
count_4_cry_23_c       SB_CARRY     CO       Out     0.186     8.638       -         
count_4_cry_23         Net          -        -       0.014     -           2         
count_4_cry_24_c       SB_CARRY     CI       In      -         8.652       -         
count_4_cry_24_c       SB_CARRY     CO       Out     0.186     8.838       -         
count_4_cry_24         Net          -        -       0.014     -           2         
count_4_cry_25_c       SB_CARRY     CI       In      -         8.851       -         
count_4_cry_25_c       SB_CARRY     CO       Out     0.186     9.037       -         
count_4_cry_25         Net          -        -       0.014     -           2         
count_4_cry_26_c       SB_CARRY     CI       In      -         9.052       -         
count_4_cry_26_c       SB_CARRY     CO       Out     0.186     9.238       -         
count_4_cry_26         Net          -        -       0.014     -           2         
count_4_cry_27_c       SB_CARRY     CI       In      -         9.252       -         
count_4_cry_27_c       SB_CARRY     CO       Out     0.186     9.438       -         
count_4_cry_27         Net          -        -       0.014     -           2         
count_4_cry_28_c       SB_CARRY     CI       In      -         9.452       -         
count_4_cry_28_c       SB_CARRY     CO       Out     0.186     9.638       -         
count_4_cry_28         Net          -        -       0.386     -           2         
count_RNO[29]          SB_LUT4      I3       In      -         10.024      -         
count_RNO[29]          SB_LUT4      O        Out     0.465     10.489      -         
count_4[29]            Net          -        -       1.507     -           1         
count[29]              SB_DFFE      D        In      -         11.996      -         
=====================================================================================
Total path delay (propagation time + setup) of 12.151 is 7.376(60.7%) logic and 4.775(39.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for quad 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        31 uses
SB_DFF          3 uses
SB_DFFE         32 uses
SB_GB           1 use
SB_LUT4         63 uses

I/O ports: 35
I/O primitives: 35
SB_GB_IO       1 use
SB_IO          34 uses

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   quad|clk: 1

@S |Mapping Summary:
Total  LUTs: 63 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 63 = 63 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:06:03 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sun Aug 25 18:06:34 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 18:06:34 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 18:06:34 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 18:06:34 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sun Aug 25 18:06:36 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 18:06:36 2019

multi_srs_gen completed
# Sun Aug 25 18:06:36 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 18:06:36 2019

premap completed with warnings
# Sun Aug 25 18:06:36 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 18:06:36 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 18:06:36 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sun Aug 25 18:06:37 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sun Aug 25 18:06:34 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module quad
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:06:34 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:06:35 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:06:35 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:06:36 2019

###########################################################]
Pre-mapping Report

# Sun Aug 25 18:06:36 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist quad

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
quad|clk     182.2 MHz     5.489         inferred     Autoconstr_clkgroup_0     34   
=====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock quad|clk which controls 34 sequential elements including count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:06:36 2019

###########################################################]
Map & Optimize Report

# Sun Aug 25 18:06:36 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.00ns		  33 /        34
   2		0h:00m:00s		    -2.00ns		  33 /        34
@N: FX271 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Replicating instance quadB_delayed (in view: work.quad(verilog)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:00s		    -2.00ns		  33 /        35


   4		0h:00m:00s		    -2.00ns		  33 /        35
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":4:8:4:10|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net count_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               35         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock quad|clk with period 10.67ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 25 18:06:37 2019
#


Top view:               quad
Requested Frequency:    93.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.883

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
quad|clk           93.7 MHz      79.7 MHz      10.668        12.551        -1.883     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
quad|clk  quad|clk  |  10.668      -1.883  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: quad|clk
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                 Arrival           
Instance               Reference     Type        Pin     Net                    Time        Slack 
                       Clock                                                                      
--------------------------------------------------------------------------------------------------
quadB_delayed_fast     quad|clk      SB_DFF      Q       quadB_delayed_fast     0.796       -1.883
quadB_delayed          quad|clk      SB_DFF      Q       quadB_delayed          0.796       -0.283
count[0]               quad|clk      SB_DFFE     Q       count_4                0.796       0.145 
count[1]               quad|clk      SB_DFFE     Q       count_c[1]             0.796       0.388 
count[2]               quad|clk      SB_DFFE     Q       count_c[2]             0.796       0.588 
count[3]               quad|clk      SB_DFFE     Q       count_c[3]             0.796       0.788 
count[4]               quad|clk      SB_DFFE     Q       count_c[4]             0.796       0.988 
count[5]               quad|clk      SB_DFFE     Q       count_c[5]             0.796       1.188 
count[6]               quad|clk      SB_DFFE     Q       count_c[6]             0.796       1.388 
count[7]               quad|clk      SB_DFFE     Q       count_c[7]             0.796       1.588 
==================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference     Type        Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
count[31]     quad|clk      SB_DFFE     D       count_4[31]     10.513       -1.883
count[30]     quad|clk      SB_DFFE     D       count_4[30]     10.513       -1.683
count[29]     quad|clk      SB_DFFE     D       count_4[29]     10.513       -1.483
count[28]     quad|clk      SB_DFFE     D       count_4[28]     10.513       -1.283
count[27]     quad|clk      SB_DFFE     D       count_4[27]     10.513       -1.083
count[26]     quad|clk      SB_DFFE     D       count_4[26]     10.513       -0.883
count[25]     quad|clk      SB_DFFE     D       count_4[25]     10.513       -0.683
count[24]     quad|clk      SB_DFFE     D       count_4[24]     10.513       -0.483
count[23]     quad|clk      SB_DFFE     D       count_4[23]     10.513       -0.283
count[22]     quad|clk      SB_DFFE     D       count_4[22]     10.513       -0.083
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.668
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.513

    - Propagation time:                      12.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.883

    Number of logic level(s):                32
    Starting point:                          quadB_delayed_fast / Q
    Ending point:                            count[31] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
quadB_delayed_fast     SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed_fast     Net          -        -       1.599     -           8         
count_RNIKLLH[1]       SB_LUT4      I2       In      -         2.395       -         
count_RNIKLLH[1]       SB_LUT4      O        Out     0.558     2.953       -         
count_RNIKLLH[1]       Net          -        -       0.905     -           2         
count_4_cry_1_c        SB_CARRY     I0       In      -         3.858       -         
count_4_cry_1_c        SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_1          Net          -        -       0.014     -           2         
count_4_cry_2_c        SB_CARRY     CI       In      -         4.252       -         
count_4_cry_2_c        SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_2          Net          -        -       0.014     -           2         
count_4_cry_3_c        SB_CARRY     CI       In      -         4.452       -         
count_4_cry_3_c        SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_3          Net          -        -       0.014     -           2         
count_4_cry_4_c        SB_CARRY     CI       In      -         4.652       -         
count_4_cry_4_c        SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_4          Net          -        -       0.014     -           2         
count_4_cry_5_c        SB_CARRY     CI       In      -         4.852       -         
count_4_cry_5_c        SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_5          Net          -        -       0.014     -           2         
count_4_cry_6_c        SB_CARRY     CI       In      -         5.051       -         
count_4_cry_6_c        SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_6          Net          -        -       0.014     -           2         
count_4_cry_7_c        SB_CARRY     CI       In      -         5.252       -         
count_4_cry_7_c        SB_CARRY     CO       Out     0.186     5.438       -         
count_4_cry_7          Net          -        -       0.014     -           2         
count_4_cry_8_c        SB_CARRY     CI       In      -         5.452       -         
count_4_cry_8_c        SB_CARRY     CO       Out     0.186     5.638       -         
count_4_cry_8          Net          -        -       0.014     -           2         
count_4_cry_9_c        SB_CARRY     CI       In      -         5.652       -         
count_4_cry_9_c        SB_CARRY     CO       Out     0.186     5.838       -         
count_4_cry_9          Net          -        -       0.014     -           2         
count_4_cry_10_c       SB_CARRY     CI       In      -         5.852       -         
count_4_cry_10_c       SB_CARRY     CO       Out     0.186     6.038       -         
count_4_cry_10         Net          -        -       0.014     -           2         
count_4_cry_11_c       SB_CARRY     CI       In      -         6.051       -         
count_4_cry_11_c       SB_CARRY     CO       Out     0.186     6.238       -         
count_4_cry_11         Net          -        -       0.014     -           2         
count_4_cry_12_c       SB_CARRY     CI       In      -         6.252       -         
count_4_cry_12_c       SB_CARRY     CO       Out     0.186     6.438       -         
count_4_cry_12         Net          -        -       0.014     -           2         
count_4_cry_13_c       SB_CARRY     CI       In      -         6.452       -         
count_4_cry_13_c       SB_CARRY     CO       Out     0.186     6.638       -         
count_4_cry_13         Net          -        -       0.014     -           2         
count_4_cry_14_c       SB_CARRY     CI       In      -         6.652       -         
count_4_cry_14_c       SB_CARRY     CO       Out     0.186     6.838       -         
count_4_cry_14         Net          -        -       0.014     -           2         
count_4_cry_15_c       SB_CARRY     CI       In      -         6.852       -         
count_4_cry_15_c       SB_CARRY     CO       Out     0.186     7.038       -         
count_4_cry_15         Net          -        -       0.014     -           2         
count_4_cry_16_c       SB_CARRY     CI       In      -         7.052       -         
count_4_cry_16_c       SB_CARRY     CO       Out     0.186     7.238       -         
count_4_cry_16         Net          -        -       0.014     -           2         
count_4_cry_17_c       SB_CARRY     CI       In      -         7.252       -         
count_4_cry_17_c       SB_CARRY     CO       Out     0.186     7.438       -         
count_4_cry_17         Net          -        -       0.014     -           2         
count_4_cry_18_c       SB_CARRY     CI       In      -         7.452       -         
count_4_cry_18_c       SB_CARRY     CO       Out     0.186     7.638       -         
count_4_cry_18         Net          -        -       0.014     -           2         
count_4_cry_19_c       SB_CARRY     CI       In      -         7.652       -         
count_4_cry_19_c       SB_CARRY     CO       Out     0.186     7.838       -         
count_4_cry_19         Net          -        -       0.014     -           2         
count_4_cry_20_c       SB_CARRY     CI       In      -         7.852       -         
count_4_cry_20_c       SB_CARRY     CO       Out     0.186     8.037       -         
count_4_cry_20         Net          -        -       0.014     -           2         
count_4_cry_21_c       SB_CARRY     CI       In      -         8.052       -         
count_4_cry_21_c       SB_CARRY     CO       Out     0.186     8.238       -         
count_4_cry_21         Net          -        -       0.014     -           2         
count_4_cry_22_c       SB_CARRY     CI       In      -         8.252       -         
count_4_cry_22_c       SB_CARRY     CO       Out     0.186     8.438       -         
count_4_cry_22         Net          -        -       0.014     -           2         
count_4_cry_23_c       SB_CARRY     CI       In      -         8.452       -         
count_4_cry_23_c       SB_CARRY     CO       Out     0.186     8.638       -         
count_4_cry_23         Net          -        -       0.014     -           2         
count_4_cry_24_c       SB_CARRY     CI       In      -         8.652       -         
count_4_cry_24_c       SB_CARRY     CO       Out     0.186     8.838       -         
count_4_cry_24         Net          -        -       0.014     -           2         
count_4_cry_25_c       SB_CARRY     CI       In      -         8.851       -         
count_4_cry_25_c       SB_CARRY     CO       Out     0.186     9.037       -         
count_4_cry_25         Net          -        -       0.014     -           2         
count_4_cry_26_c       SB_CARRY     CI       In      -         9.052       -         
count_4_cry_26_c       SB_CARRY     CO       Out     0.186     9.238       -         
count_4_cry_26         Net          -        -       0.014     -           2         
count_4_cry_27_c       SB_CARRY     CI       In      -         9.252       -         
count_4_cry_27_c       SB_CARRY     CO       Out     0.186     9.438       -         
count_4_cry_27         Net          -        -       0.014     -           2         
count_4_cry_28_c       SB_CARRY     CI       In      -         9.452       -         
count_4_cry_28_c       SB_CARRY     CO       Out     0.186     9.638       -         
count_4_cry_28         Net          -        -       0.014     -           2         
count_4_cry_29_c       SB_CARRY     CI       In      -         9.652       -         
count_4_cry_29_c       SB_CARRY     CO       Out     0.186     9.838       -         
count_4_cry_29         Net          -        -       0.014     -           2         
count_4_cry_30_c       SB_CARRY     CI       In      -         9.851       -         
count_4_cry_30_c       SB_CARRY     CO       Out     0.186     10.037      -         
count_4_cry_30         Net          -        -       0.386     -           1         
count_RNO[31]          SB_LUT4      I3       In      -         10.424      -         
count_RNO[31]          SB_LUT4      O        Out     0.465     10.889      -         
count_4[31]            Net          -        -       1.507     -           1         
count[31]              SB_DFFE      D        In      -         12.396      -         
=====================================================================================
Total path delay (propagation time + setup) of 12.551 is 7.748(61.7%) logic and 4.803(38.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.668
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.513

    - Propagation time:                      12.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.683

    Number of logic level(s):                31
    Starting point:                          quadB_delayed_fast / Q
    Ending point:                            count[31] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
quadB_delayed_fast     SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed_fast     Net          -        -       1.599     -           8         
count_RNILMLH[2]       SB_LUT4      I2       In      -         2.395       -         
count_RNILMLH[2]       SB_LUT4      O        Out     0.558     2.953       -         
count_RNILMLH[2]       Net          -        -       0.905     -           2         
count_4_cry_2_c        SB_CARRY     I0       In      -         3.858       -         
count_4_cry_2_c        SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_2          Net          -        -       0.014     -           2         
count_4_cry_3_c        SB_CARRY     CI       In      -         4.252       -         
count_4_cry_3_c        SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_3          Net          -        -       0.014     -           2         
count_4_cry_4_c        SB_CARRY     CI       In      -         4.452       -         
count_4_cry_4_c        SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_4          Net          -        -       0.014     -           2         
count_4_cry_5_c        SB_CARRY     CI       In      -         4.652       -         
count_4_cry_5_c        SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_5          Net          -        -       0.014     -           2         
count_4_cry_6_c        SB_CARRY     CI       In      -         4.852       -         
count_4_cry_6_c        SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_6          Net          -        -       0.014     -           2         
count_4_cry_7_c        SB_CARRY     CI       In      -         5.051       -         
count_4_cry_7_c        SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_7          Net          -        -       0.014     -           2         
count_4_cry_8_c        SB_CARRY     CI       In      -         5.252       -         
count_4_cry_8_c        SB_CARRY     CO       Out     0.186     5.438       -         
count_4_cry_8          Net          -        -       0.014     -           2         
count_4_cry_9_c        SB_CARRY     CI       In      -         5.452       -         
count_4_cry_9_c        SB_CARRY     CO       Out     0.186     5.638       -         
count_4_cry_9          Net          -        -       0.014     -           2         
count_4_cry_10_c       SB_CARRY     CI       In      -         5.652       -         
count_4_cry_10_c       SB_CARRY     CO       Out     0.186     5.838       -         
count_4_cry_10         Net          -        -       0.014     -           2         
count_4_cry_11_c       SB_CARRY     CI       In      -         5.852       -         
count_4_cry_11_c       SB_CARRY     CO       Out     0.186     6.038       -         
count_4_cry_11         Net          -        -       0.014     -           2         
count_4_cry_12_c       SB_CARRY     CI       In      -         6.051       -         
count_4_cry_12_c       SB_CARRY     CO       Out     0.186     6.238       -         
count_4_cry_12         Net          -        -       0.014     -           2         
count_4_cry_13_c       SB_CARRY     CI       In      -         6.252       -         
count_4_cry_13_c       SB_CARRY     CO       Out     0.186     6.438       -         
count_4_cry_13         Net          -        -       0.014     -           2         
count_4_cry_14_c       SB_CARRY     CI       In      -         6.452       -         
count_4_cry_14_c       SB_CARRY     CO       Out     0.186     6.638       -         
count_4_cry_14         Net          -        -       0.014     -           2         
count_4_cry_15_c       SB_CARRY     CI       In      -         6.652       -         
count_4_cry_15_c       SB_CARRY     CO       Out     0.186     6.838       -         
count_4_cry_15         Net          -        -       0.014     -           2         
count_4_cry_16_c       SB_CARRY     CI       In      -         6.852       -         
count_4_cry_16_c       SB_CARRY     CO       Out     0.186     7.038       -         
count_4_cry_16         Net          -        -       0.014     -           2         
count_4_cry_17_c       SB_CARRY     CI       In      -         7.052       -         
count_4_cry_17_c       SB_CARRY     CO       Out     0.186     7.238       -         
count_4_cry_17         Net          -        -       0.014     -           2         
count_4_cry_18_c       SB_CARRY     CI       In      -         7.252       -         
count_4_cry_18_c       SB_CARRY     CO       Out     0.186     7.438       -         
count_4_cry_18         Net          -        -       0.014     -           2         
count_4_cry_19_c       SB_CARRY     CI       In      -         7.452       -         
count_4_cry_19_c       SB_CARRY     CO       Out     0.186     7.638       -         
count_4_cry_19         Net          -        -       0.014     -           2         
count_4_cry_20_c       SB_CARRY     CI       In      -         7.652       -         
count_4_cry_20_c       SB_CARRY     CO       Out     0.186     7.838       -         
count_4_cry_20         Net          -        -       0.014     -           2         
count_4_cry_21_c       SB_CARRY     CI       In      -         7.852       -         
count_4_cry_21_c       SB_CARRY     CO       Out     0.186     8.037       -         
count_4_cry_21         Net          -        -       0.014     -           2         
count_4_cry_22_c       SB_CARRY     CI       In      -         8.052       -         
count_4_cry_22_c       SB_CARRY     CO       Out     0.186     8.238       -         
count_4_cry_22         Net          -        -       0.014     -           2         
count_4_cry_23_c       SB_CARRY     CI       In      -         8.252       -         
count_4_cry_23_c       SB_CARRY     CO       Out     0.186     8.438       -         
count_4_cry_23         Net          -        -       0.014     -           2         
count_4_cry_24_c       SB_CARRY     CI       In      -         8.452       -         
count_4_cry_24_c       SB_CARRY     CO       Out     0.186     8.638       -         
count_4_cry_24         Net          -        -       0.014     -           2         
count_4_cry_25_c       SB_CARRY     CI       In      -         8.652       -         
count_4_cry_25_c       SB_CARRY     CO       Out     0.186     8.838       -         
count_4_cry_25         Net          -        -       0.014     -           2         
count_4_cry_26_c       SB_CARRY     CI       In      -         8.851       -         
count_4_cry_26_c       SB_CARRY     CO       Out     0.186     9.037       -         
count_4_cry_26         Net          -        -       0.014     -           2         
count_4_cry_27_c       SB_CARRY     CI       In      -         9.052       -         
count_4_cry_27_c       SB_CARRY     CO       Out     0.186     9.238       -         
count_4_cry_27         Net          -        -       0.014     -           2         
count_4_cry_28_c       SB_CARRY     CI       In      -         9.252       -         
count_4_cry_28_c       SB_CARRY     CO       Out     0.186     9.438       -         
count_4_cry_28         Net          -        -       0.014     -           2         
count_4_cry_29_c       SB_CARRY     CI       In      -         9.452       -         
count_4_cry_29_c       SB_CARRY     CO       Out     0.186     9.638       -         
count_4_cry_29         Net          -        -       0.014     -           2         
count_4_cry_30_c       SB_CARRY     CI       In      -         9.652       -         
count_4_cry_30_c       SB_CARRY     CO       Out     0.186     9.838       -         
count_4_cry_30         Net          -        -       0.386     -           1         
count_RNO[31]          SB_LUT4      I3       In      -         10.224      -         
count_RNO[31]          SB_LUT4      O        Out     0.465     10.689      -         
count_4[31]            Net          -        -       1.507     -           1         
count[31]              SB_DFFE      D        In      -         12.196      -         
=====================================================================================
Total path delay (propagation time + setup) of 12.351 is 7.562(61.2%) logic and 4.789(38.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.668
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.513

    - Propagation time:                      12.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.683

    Number of logic level(s):                31
    Starting point:                          quadB_delayed_fast / Q
    Ending point:                            count[30] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
quadB_delayed_fast     SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed_fast     Net          -        -       1.599     -           8         
count_RNIKLLH[1]       SB_LUT4      I2       In      -         2.395       -         
count_RNIKLLH[1]       SB_LUT4      O        Out     0.558     2.953       -         
count_RNIKLLH[1]       Net          -        -       0.905     -           2         
count_4_cry_1_c        SB_CARRY     I0       In      -         3.858       -         
count_4_cry_1_c        SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_1          Net          -        -       0.014     -           2         
count_4_cry_2_c        SB_CARRY     CI       In      -         4.252       -         
count_4_cry_2_c        SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_2          Net          -        -       0.014     -           2         
count_4_cry_3_c        SB_CARRY     CI       In      -         4.452       -         
count_4_cry_3_c        SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_3          Net          -        -       0.014     -           2         
count_4_cry_4_c        SB_CARRY     CI       In      -         4.652       -         
count_4_cry_4_c        SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_4          Net          -        -       0.014     -           2         
count_4_cry_5_c        SB_CARRY     CI       In      -         4.852       -         
count_4_cry_5_c        SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_5          Net          -        -       0.014     -           2         
count_4_cry_6_c        SB_CARRY     CI       In      -         5.051       -         
count_4_cry_6_c        SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_6          Net          -        -       0.014     -           2         
count_4_cry_7_c        SB_CARRY     CI       In      -         5.252       -         
count_4_cry_7_c        SB_CARRY     CO       Out     0.186     5.438       -         
count_4_cry_7          Net          -        -       0.014     -           2         
count_4_cry_8_c        SB_CARRY     CI       In      -         5.452       -         
count_4_cry_8_c        SB_CARRY     CO       Out     0.186     5.638       -         
count_4_cry_8          Net          -        -       0.014     -           2         
count_4_cry_9_c        SB_CARRY     CI       In      -         5.652       -         
count_4_cry_9_c        SB_CARRY     CO       Out     0.186     5.838       -         
count_4_cry_9          Net          -        -       0.014     -           2         
count_4_cry_10_c       SB_CARRY     CI       In      -         5.852       -         
count_4_cry_10_c       SB_CARRY     CO       Out     0.186     6.038       -         
count_4_cry_10         Net          -        -       0.014     -           2         
count_4_cry_11_c       SB_CARRY     CI       In      -         6.051       -         
count_4_cry_11_c       SB_CARRY     CO       Out     0.186     6.238       -         
count_4_cry_11         Net          -        -       0.014     -           2         
count_4_cry_12_c       SB_CARRY     CI       In      -         6.252       -         
count_4_cry_12_c       SB_CARRY     CO       Out     0.186     6.438       -         
count_4_cry_12         Net          -        -       0.014     -           2         
count_4_cry_13_c       SB_CARRY     CI       In      -         6.452       -         
count_4_cry_13_c       SB_CARRY     CO       Out     0.186     6.638       -         
count_4_cry_13         Net          -        -       0.014     -           2         
count_4_cry_14_c       SB_CARRY     CI       In      -         6.652       -         
count_4_cry_14_c       SB_CARRY     CO       Out     0.186     6.838       -         
count_4_cry_14         Net          -        -       0.014     -           2         
count_4_cry_15_c       SB_CARRY     CI       In      -         6.852       -         
count_4_cry_15_c       SB_CARRY     CO       Out     0.186     7.038       -         
count_4_cry_15         Net          -        -       0.014     -           2         
count_4_cry_16_c       SB_CARRY     CI       In      -         7.052       -         
count_4_cry_16_c       SB_CARRY     CO       Out     0.186     7.238       -         
count_4_cry_16         Net          -        -       0.014     -           2         
count_4_cry_17_c       SB_CARRY     CI       In      -         7.252       -         
count_4_cry_17_c       SB_CARRY     CO       Out     0.186     7.438       -         
count_4_cry_17         Net          -        -       0.014     -           2         
count_4_cry_18_c       SB_CARRY     CI       In      -         7.452       -         
count_4_cry_18_c       SB_CARRY     CO       Out     0.186     7.638       -         
count_4_cry_18         Net          -        -       0.014     -           2         
count_4_cry_19_c       SB_CARRY     CI       In      -         7.652       -         
count_4_cry_19_c       SB_CARRY     CO       Out     0.186     7.838       -         
count_4_cry_19         Net          -        -       0.014     -           2         
count_4_cry_20_c       SB_CARRY     CI       In      -         7.852       -         
count_4_cry_20_c       SB_CARRY     CO       Out     0.186     8.037       -         
count_4_cry_20         Net          -        -       0.014     -           2         
count_4_cry_21_c       SB_CARRY     CI       In      -         8.052       -         
count_4_cry_21_c       SB_CARRY     CO       Out     0.186     8.238       -         
count_4_cry_21         Net          -        -       0.014     -           2         
count_4_cry_22_c       SB_CARRY     CI       In      -         8.252       -         
count_4_cry_22_c       SB_CARRY     CO       Out     0.186     8.438       -         
count_4_cry_22         Net          -        -       0.014     -           2         
count_4_cry_23_c       SB_CARRY     CI       In      -         8.452       -         
count_4_cry_23_c       SB_CARRY     CO       Out     0.186     8.638       -         
count_4_cry_23         Net          -        -       0.014     -           2         
count_4_cry_24_c       SB_CARRY     CI       In      -         8.652       -         
count_4_cry_24_c       SB_CARRY     CO       Out     0.186     8.838       -         
count_4_cry_24         Net          -        -       0.014     -           2         
count_4_cry_25_c       SB_CARRY     CI       In      -         8.851       -         
count_4_cry_25_c       SB_CARRY     CO       Out     0.186     9.037       -         
count_4_cry_25         Net          -        -       0.014     -           2         
count_4_cry_26_c       SB_CARRY     CI       In      -         9.052       -         
count_4_cry_26_c       SB_CARRY     CO       Out     0.186     9.238       -         
count_4_cry_26         Net          -        -       0.014     -           2         
count_4_cry_27_c       SB_CARRY     CI       In      -         9.252       -         
count_4_cry_27_c       SB_CARRY     CO       Out     0.186     9.438       -         
count_4_cry_27         Net          -        -       0.014     -           2         
count_4_cry_28_c       SB_CARRY     CI       In      -         9.452       -         
count_4_cry_28_c       SB_CARRY     CO       Out     0.186     9.638       -         
count_4_cry_28         Net          -        -       0.014     -           2         
count_4_cry_29_c       SB_CARRY     CI       In      -         9.652       -         
count_4_cry_29_c       SB_CARRY     CO       Out     0.186     9.838       -         
count_4_cry_29         Net          -        -       0.386     -           2         
count_RNO[30]          SB_LUT4      I3       In      -         10.224      -         
count_RNO[30]          SB_LUT4      O        Out     0.465     10.689      -         
count_4[30]            Net          -        -       1.507     -           1         
count[30]              SB_DFFE      D        In      -         12.196      -         
=====================================================================================
Total path delay (propagation time + setup) of 12.351 is 7.562(61.2%) logic and 4.789(38.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.668
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.513

    - Propagation time:                      11.996
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.483

    Number of logic level(s):                30
    Starting point:                          quadB_delayed_fast / Q
    Ending point:                            count[31] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
quadB_delayed_fast     SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed_fast     Net          -        -       1.599     -           8         
count_RNIMNLH[3]       SB_LUT4      I2       In      -         2.395       -         
count_RNIMNLH[3]       SB_LUT4      O        Out     0.558     2.953       -         
count_RNIMNLH[3]       Net          -        -       0.905     -           2         
count_4_cry_3_c        SB_CARRY     I0       In      -         3.858       -         
count_4_cry_3_c        SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_3          Net          -        -       0.014     -           2         
count_4_cry_4_c        SB_CARRY     CI       In      -         4.252       -         
count_4_cry_4_c        SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_4          Net          -        -       0.014     -           2         
count_4_cry_5_c        SB_CARRY     CI       In      -         4.452       -         
count_4_cry_5_c        SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_5          Net          -        -       0.014     -           2         
count_4_cry_6_c        SB_CARRY     CI       In      -         4.652       -         
count_4_cry_6_c        SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_6          Net          -        -       0.014     -           2         
count_4_cry_7_c        SB_CARRY     CI       In      -         4.852       -         
count_4_cry_7_c        SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_7          Net          -        -       0.014     -           2         
count_4_cry_8_c        SB_CARRY     CI       In      -         5.051       -         
count_4_cry_8_c        SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_8          Net          -        -       0.014     -           2         
count_4_cry_9_c        SB_CARRY     CI       In      -         5.252       -         
count_4_cry_9_c        SB_CARRY     CO       Out     0.186     5.438       -         
count_4_cry_9          Net          -        -       0.014     -           2         
count_4_cry_10_c       SB_CARRY     CI       In      -         5.452       -         
count_4_cry_10_c       SB_CARRY     CO       Out     0.186     5.638       -         
count_4_cry_10         Net          -        -       0.014     -           2         
count_4_cry_11_c       SB_CARRY     CI       In      -         5.652       -         
count_4_cry_11_c       SB_CARRY     CO       Out     0.186     5.838       -         
count_4_cry_11         Net          -        -       0.014     -           2         
count_4_cry_12_c       SB_CARRY     CI       In      -         5.852       -         
count_4_cry_12_c       SB_CARRY     CO       Out     0.186     6.038       -         
count_4_cry_12         Net          -        -       0.014     -           2         
count_4_cry_13_c       SB_CARRY     CI       In      -         6.051       -         
count_4_cry_13_c       SB_CARRY     CO       Out     0.186     6.238       -         
count_4_cry_13         Net          -        -       0.014     -           2         
count_4_cry_14_c       SB_CARRY     CI       In      -         6.252       -         
count_4_cry_14_c       SB_CARRY     CO       Out     0.186     6.438       -         
count_4_cry_14         Net          -        -       0.014     -           2         
count_4_cry_15_c       SB_CARRY     CI       In      -         6.452       -         
count_4_cry_15_c       SB_CARRY     CO       Out     0.186     6.638       -         
count_4_cry_15         Net          -        -       0.014     -           2         
count_4_cry_16_c       SB_CARRY     CI       In      -         6.652       -         
count_4_cry_16_c       SB_CARRY     CO       Out     0.186     6.838       -         
count_4_cry_16         Net          -        -       0.014     -           2         
count_4_cry_17_c       SB_CARRY     CI       In      -         6.852       -         
count_4_cry_17_c       SB_CARRY     CO       Out     0.186     7.038       -         
count_4_cry_17         Net          -        -       0.014     -           2         
count_4_cry_18_c       SB_CARRY     CI       In      -         7.052       -         
count_4_cry_18_c       SB_CARRY     CO       Out     0.186     7.238       -         
count_4_cry_18         Net          -        -       0.014     -           2         
count_4_cry_19_c       SB_CARRY     CI       In      -         7.252       -         
count_4_cry_19_c       SB_CARRY     CO       Out     0.186     7.438       -         
count_4_cry_19         Net          -        -       0.014     -           2         
count_4_cry_20_c       SB_CARRY     CI       In      -         7.452       -         
count_4_cry_20_c       SB_CARRY     CO       Out     0.186     7.638       -         
count_4_cry_20         Net          -        -       0.014     -           2         
count_4_cry_21_c       SB_CARRY     CI       In      -         7.652       -         
count_4_cry_21_c       SB_CARRY     CO       Out     0.186     7.838       -         
count_4_cry_21         Net          -        -       0.014     -           2         
count_4_cry_22_c       SB_CARRY     CI       In      -         7.852       -         
count_4_cry_22_c       SB_CARRY     CO       Out     0.186     8.037       -         
count_4_cry_22         Net          -        -       0.014     -           2         
count_4_cry_23_c       SB_CARRY     CI       In      -         8.052       -         
count_4_cry_23_c       SB_CARRY     CO       Out     0.186     8.238       -         
count_4_cry_23         Net          -        -       0.014     -           2         
count_4_cry_24_c       SB_CARRY     CI       In      -         8.252       -         
count_4_cry_24_c       SB_CARRY     CO       Out     0.186     8.438       -         
count_4_cry_24         Net          -        -       0.014     -           2         
count_4_cry_25_c       SB_CARRY     CI       In      -         8.452       -         
count_4_cry_25_c       SB_CARRY     CO       Out     0.186     8.638       -         
count_4_cry_25         Net          -        -       0.014     -           2         
count_4_cry_26_c       SB_CARRY     CI       In      -         8.652       -         
count_4_cry_26_c       SB_CARRY     CO       Out     0.186     8.838       -         
count_4_cry_26         Net          -        -       0.014     -           2         
count_4_cry_27_c       SB_CARRY     CI       In      -         8.851       -         
count_4_cry_27_c       SB_CARRY     CO       Out     0.186     9.037       -         
count_4_cry_27         Net          -        -       0.014     -           2         
count_4_cry_28_c       SB_CARRY     CI       In      -         9.052       -         
count_4_cry_28_c       SB_CARRY     CO       Out     0.186     9.238       -         
count_4_cry_28         Net          -        -       0.014     -           2         
count_4_cry_29_c       SB_CARRY     CI       In      -         9.252       -         
count_4_cry_29_c       SB_CARRY     CO       Out     0.186     9.438       -         
count_4_cry_29         Net          -        -       0.014     -           2         
count_4_cry_30_c       SB_CARRY     CI       In      -         9.452       -         
count_4_cry_30_c       SB_CARRY     CO       Out     0.186     9.638       -         
count_4_cry_30         Net          -        -       0.386     -           1         
count_RNO[31]          SB_LUT4      I3       In      -         10.024      -         
count_RNO[31]          SB_LUT4      O        Out     0.465     10.489      -         
count_4[31]            Net          -        -       1.507     -           1         
count[31]              SB_DFFE      D        In      -         11.996      -         
=====================================================================================
Total path delay (propagation time + setup) of 12.151 is 7.376(60.7%) logic and 4.775(39.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.668
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.513

    - Propagation time:                      11.996
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.483

    Number of logic level(s):                30
    Starting point:                          quadB_delayed_fast / Q
    Ending point:                            count[29] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
quadB_delayed_fast     SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed_fast     Net          -        -       1.599     -           8         
count_RNIKLLH[1]       SB_LUT4      I2       In      -         2.395       -         
count_RNIKLLH[1]       SB_LUT4      O        Out     0.558     2.953       -         
count_RNIKLLH[1]       Net          -        -       0.905     -           2         
count_4_cry_1_c        SB_CARRY     I0       In      -         3.858       -         
count_4_cry_1_c        SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_1          Net          -        -       0.014     -           2         
count_4_cry_2_c        SB_CARRY     CI       In      -         4.252       -         
count_4_cry_2_c        SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_2          Net          -        -       0.014     -           2         
count_4_cry_3_c        SB_CARRY     CI       In      -         4.452       -         
count_4_cry_3_c        SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_3          Net          -        -       0.014     -           2         
count_4_cry_4_c        SB_CARRY     CI       In      -         4.652       -         
count_4_cry_4_c        SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_4          Net          -        -       0.014     -           2         
count_4_cry_5_c        SB_CARRY     CI       In      -         4.852       -         
count_4_cry_5_c        SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_5          Net          -        -       0.014     -           2         
count_4_cry_6_c        SB_CARRY     CI       In      -         5.051       -         
count_4_cry_6_c        SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_6          Net          -        -       0.014     -           2         
count_4_cry_7_c        SB_CARRY     CI       In      -         5.252       -         
count_4_cry_7_c        SB_CARRY     CO       Out     0.186     5.438       -         
count_4_cry_7          Net          -        -       0.014     -           2         
count_4_cry_8_c        SB_CARRY     CI       In      -         5.452       -         
count_4_cry_8_c        SB_CARRY     CO       Out     0.186     5.638       -         
count_4_cry_8          Net          -        -       0.014     -           2         
count_4_cry_9_c        SB_CARRY     CI       In      -         5.652       -         
count_4_cry_9_c        SB_CARRY     CO       Out     0.186     5.838       -         
count_4_cry_9          Net          -        -       0.014     -           2         
count_4_cry_10_c       SB_CARRY     CI       In      -         5.852       -         
count_4_cry_10_c       SB_CARRY     CO       Out     0.186     6.038       -         
count_4_cry_10         Net          -        -       0.014     -           2         
count_4_cry_11_c       SB_CARRY     CI       In      -         6.051       -         
count_4_cry_11_c       SB_CARRY     CO       Out     0.186     6.238       -         
count_4_cry_11         Net          -        -       0.014     -           2         
count_4_cry_12_c       SB_CARRY     CI       In      -         6.252       -         
count_4_cry_12_c       SB_CARRY     CO       Out     0.186     6.438       -         
count_4_cry_12         Net          -        -       0.014     -           2         
count_4_cry_13_c       SB_CARRY     CI       In      -         6.452       -         
count_4_cry_13_c       SB_CARRY     CO       Out     0.186     6.638       -         
count_4_cry_13         Net          -        -       0.014     -           2         
count_4_cry_14_c       SB_CARRY     CI       In      -         6.652       -         
count_4_cry_14_c       SB_CARRY     CO       Out     0.186     6.838       -         
count_4_cry_14         Net          -        -       0.014     -           2         
count_4_cry_15_c       SB_CARRY     CI       In      -         6.852       -         
count_4_cry_15_c       SB_CARRY     CO       Out     0.186     7.038       -         
count_4_cry_15         Net          -        -       0.014     -           2         
count_4_cry_16_c       SB_CARRY     CI       In      -         7.052       -         
count_4_cry_16_c       SB_CARRY     CO       Out     0.186     7.238       -         
count_4_cry_16         Net          -        -       0.014     -           2         
count_4_cry_17_c       SB_CARRY     CI       In      -         7.252       -         
count_4_cry_17_c       SB_CARRY     CO       Out     0.186     7.438       -         
count_4_cry_17         Net          -        -       0.014     -           2         
count_4_cry_18_c       SB_CARRY     CI       In      -         7.452       -         
count_4_cry_18_c       SB_CARRY     CO       Out     0.186     7.638       -         
count_4_cry_18         Net          -        -       0.014     -           2         
count_4_cry_19_c       SB_CARRY     CI       In      -         7.652       -         
count_4_cry_19_c       SB_CARRY     CO       Out     0.186     7.838       -         
count_4_cry_19         Net          -        -       0.014     -           2         
count_4_cry_20_c       SB_CARRY     CI       In      -         7.852       -         
count_4_cry_20_c       SB_CARRY     CO       Out     0.186     8.037       -         
count_4_cry_20         Net          -        -       0.014     -           2         
count_4_cry_21_c       SB_CARRY     CI       In      -         8.052       -         
count_4_cry_21_c       SB_CARRY     CO       Out     0.186     8.238       -         
count_4_cry_21         Net          -        -       0.014     -           2         
count_4_cry_22_c       SB_CARRY     CI       In      -         8.252       -         
count_4_cry_22_c       SB_CARRY     CO       Out     0.186     8.438       -         
count_4_cry_22         Net          -        -       0.014     -           2         
count_4_cry_23_c       SB_CARRY     CI       In      -         8.452       -         
count_4_cry_23_c       SB_CARRY     CO       Out     0.186     8.638       -         
count_4_cry_23         Net          -        -       0.014     -           2         
count_4_cry_24_c       SB_CARRY     CI       In      -         8.652       -         
count_4_cry_24_c       SB_CARRY     CO       Out     0.186     8.838       -         
count_4_cry_24         Net          -        -       0.014     -           2         
count_4_cry_25_c       SB_CARRY     CI       In      -         8.851       -         
count_4_cry_25_c       SB_CARRY     CO       Out     0.186     9.037       -         
count_4_cry_25         Net          -        -       0.014     -           2         
count_4_cry_26_c       SB_CARRY     CI       In      -         9.052       -         
count_4_cry_26_c       SB_CARRY     CO       Out     0.186     9.238       -         
count_4_cry_26         Net          -        -       0.014     -           2         
count_4_cry_27_c       SB_CARRY     CI       In      -         9.252       -         
count_4_cry_27_c       SB_CARRY     CO       Out     0.186     9.438       -         
count_4_cry_27         Net          -        -       0.014     -           2         
count_4_cry_28_c       SB_CARRY     CI       In      -         9.452       -         
count_4_cry_28_c       SB_CARRY     CO       Out     0.186     9.638       -         
count_4_cry_28         Net          -        -       0.386     -           2         
count_RNO[29]          SB_LUT4      I3       In      -         10.024      -         
count_RNO[29]          SB_LUT4      O        Out     0.465     10.489      -         
count_4[29]            Net          -        -       1.507     -           1         
count[29]              SB_DFFE      D        In      -         11.996      -         
=====================================================================================
Total path delay (propagation time + setup) of 12.151 is 7.376(60.7%) logic and 4.775(39.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for quad 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        31 uses
SB_DFF          3 uses
SB_DFFE         32 uses
SB_GB           1 use
SB_LUT4         63 uses

I/O ports: 35
I/O primitives: 35
SB_GB_IO       1 use
SB_IO          34 uses

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   quad|clk: 1

@S |Mapping Summary:
Total  LUTs: 63 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 63 = 63 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:06:37 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_10 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_11 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_12 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_13 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin LED doesn't exist in the design netlist.ignoring the set_io command on line 80 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 86 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
parse file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad...
Warning: Unable to find port "CLK" in the design.Following line is ignored:(in the file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc)
    create_clock  -period 62.500000 -name {CLK} [get_ports {CLK}]

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: quad

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/quad_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/quad_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	63
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	34
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	66
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	67/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.1 (sec)

Final Design Statistics
    Number of LUTs      	:	66
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	34
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	67/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	35/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: quad|clk | Frequency: 96.34 MHz | Target: 93.72 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/quad_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/quad_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 661
used logic cells: 67
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/quad_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/quad_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 661
used logic cells: 67
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/quad_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/quad_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/quad_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/quad_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/quad_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/quad_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design quad
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 101 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design quad
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324388K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/quad_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/quad_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/quad_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/quad_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/quad_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/quad_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/quad_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/quad_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/quad_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/quad_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/quad_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/quad_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-quad" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name quad
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -options "template_syn.prj" 
starting Synplify_ProCurrent Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
running Synplify_ProCurrent Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Child process exit with 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synplify_Pro succeed.
Synthesis runtime 813 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sun Aug 25 18:25:38 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.

log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"

Running: template_Implmnt in foreground



Running template_syn|template_Implmnt


Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 18:25:38 2019


Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 18:25:38 2019


Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 18:25:38 2019


compiler completed
# Sun Aug 25 18:25:38 2019

Return Code: 0
Run Time:00h:00m:00s


Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 18:25:38 2019

Up-To-Date: multi_srs_gen. No run necessary

Complete: Compile Process on template_syn|template_Implmnt


Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 18:25:38 2019


premap completed with warnings
# Sun Aug 25 18:25:38 2019

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on template_syn|template_Implmnt


Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 18:25:38 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 18:25:38 2019

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm


fpga_mapper completed with warnings
# Sun Aug 25 18:25:39 2019

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on template_syn|template_Implmnt

Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sun Aug 25 18:25:38 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input LATCH_INPUT_VALUE on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input CLOCK_ENABLE on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input INPUT_CLK on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input OUTPUT_CLK on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input OUTPUT_ENABLE on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input D_OUT_1 on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input D_OUT_0 on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input LATCH_INPUT_VALUE on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input CLOCK_ENABLE on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input INPUT_CLK on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input OUTPUT_CLK on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input OUTPUT_ENABLE on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input D_OUT_1 on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input D_OUT_0 on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":186:22:186:39|Removing wire rx_data_ready_prev, as there is no assignment to it.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":194:6:194:19|Object frame_received is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":213:10:213:12|Removing instance tx2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:10:189:11|Removing instance rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":87:10:87:11|Removing instance tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register MATCH[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register SEND[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register wait_for_transmission. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register tx2_transmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register i[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register data_in_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register data_in_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register data_in_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register data_in_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register data_in_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register data_in_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register data_in_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register data_in_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register rx_crc[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register byte_transmit_counter2[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register RECEIVE_DATA[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register CHECK_MATCH[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register data_in_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register i[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register data_in_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register data_in_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register data_in_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register data_in_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register data_in_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register data_in_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register data_in_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register tx_transmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register data[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register byte_transmit_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register tx_crc[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register data_out_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register data_out_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register data_out_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register data_out_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register data_out_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register data_out_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register data_out_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register data_out_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":7:8:7:12|Inout PIN_2 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":12:8:12:12|Inout PIN_7 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":13:8:13:12|Inout PIN_8 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":16:8:16:13|Inout PIN_11 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":17:8:17:13|Inout PIN_12 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":27:8:27:13|Inout PIN_22 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":28:8:28:13|Inout PIN_23 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":29:8:29:13|Inout PIN_24 is unused
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit o_Tx_Serial is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 4 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:25:38 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:25:38 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:25:38 2019

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_multi_srs_gen.srr"
Pre-mapping Report

# Sun Aug 25 18:25:38 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     254.8 MHz     3.924         inferred     Autoconstr_clkgroup_0     26   
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found inferred clock top|CLK which controls 26 sequential elements including blink_counter[25:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:25:38 2019

###########################################################]
Map & Optimize Report

# Sun Aug 25 18:25:38 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 25 18:25:39 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:25:39 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sun Aug 25 18:38:39 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.

log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"

Running: template_Implmnt in foreground



Running template_syn|template_Implmnt


Running: compile (Compile) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019


Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019


Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sun Aug 25 18:38:39 2019

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs


compiler completed
# Sun Aug 25 18:38:41 2019

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019


multi_srs_gen completed
# Sun Aug 25 18:38:41 2019

Return Code: 0
Run Time:00h:00m:00s

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

Complete: Compile Process on template_syn|template_Implmnt


Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019


premap completed with warnings
# Sun Aug 25 18:38:41 2019

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on template_syn|template_Implmnt


Running: map (Map) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sun Aug 25 18:38:41 2019

Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm


fpga_mapper completed with warnings
# Sun Aug 25 18:38:42 2019

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on template_syn|template_Implmnt

Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sun Aug 25 18:38:39 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input LATCH_INPUT_VALUE on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input CLOCK_ENABLE on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input INPUT_CLK on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input OUTPUT_CLK on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input OUTPUT_ENABLE on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:4:68:12|Input D_OUT_1 on instance tx_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input LATCH_INPUT_VALUE on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input CLOCK_ENABLE on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input INPUT_CLK on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input OUTPUT_CLK on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input OUTPUT_ENABLE on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:4:77:13|Input D_OUT_1 on instance tx2_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":186:22:186:39|Removing wire rx_data_ready_prev, as there is no assignment to it.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":194:6:194:19|Object frame_received is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register MATCH[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register SEND[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register i[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning unused register rx_crc[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register RECEIVE_DATA[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register CHECK_MATCH[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Pruning unused register i[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning unused register tx_crc[15:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_0_[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_0_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_0_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_0_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_0_[4] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_0_[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_0_[6] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_0_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_1_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_1_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_1_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_1_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_1_[4] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_1_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_1_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_1_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_2_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_2_[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_2_[2] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_2_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_2_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_2_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_2_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_2_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_3_[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_3_[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_3_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_3_[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_3_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_3_[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_3_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit data_in_frame_3_[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_0_[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_0_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_0_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_0_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_0_[4] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_0_[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_0_[6] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_0_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_1_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_1_[1] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_1_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_1_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_1_[4] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_1_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_1_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_1_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_2_[0] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_2_[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_2_[2] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_2_[3] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_2_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_2_[5] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_2_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_2_[7] is always 1.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_3_[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_3_[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_3_[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_3_[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_3_[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_3_[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_3_[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit data_out_3_[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit byte_transmit_counter[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit byte_transmit_counter[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit byte_transmit_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit byte_transmit_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Register bit byte_transmit_counter[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit byte_transmit_counter2[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit byte_transmit_counter2[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit byte_transmit_counter2[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit byte_transmit_counter2[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Register bit byte_transmit_counter2[7] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Pruning register bits 7 to 3 of byte_transmit_counter2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Pruning register bits 7 to 3 of byte_transmit_counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":12:8:12:12|Inout PIN_7 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":13:8:13:12|Inout PIN_8 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":16:8:16:13|Inout PIN_11 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":17:8:17:13|Inout PIN_12 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":27:8:27:13|Inout PIN_22 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":28:8:28:13|Inout PIN_23 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":29:8:29:13|Inout PIN_24 is unused
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit o_Tx_Serial is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 4 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:38:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:38:40 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:38:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 18:38:41 2019

###########################################################]
Pre-mapping Report

# Sun Aug 25 18:38:41 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance r_Tx_Done (in view: work.uart_tx_1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance r_Tx_Done (in view: work.uart_tx_0(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     114.3 MHz     8.752         inferred     Autoconstr_clkgroup_0     246  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Found inferred clock top|CLK which controls 246 sequential elements including tx.r_SM_Main[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:38:41 2019

###########################################################]
Map & Optimize Report

# Sun Aug 25 18:38:41 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[3:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx2.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx2.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx2.r_Clock_Count[3:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx2.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx2.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Found counter in view:work.top(verilog) instance data[15:0] 
@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.o_Tx_Serial_cl_1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.o_Tx_Serial_cl_1 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Tx_Data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Tx_Data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Tx_Data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Tx_Data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Tx_Data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Tx_Data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Tx_Data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Tx_Data[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_7_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_6_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_7_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_6_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_7_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_6_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_7_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_6_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_7_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_6_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_7_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_6_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_7_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_6_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_7_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_6_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_7_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_6_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_7_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_6_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_7_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_6_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_7_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_6_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_7_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_6_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_7_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_6_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_7_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_6_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_7_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_6_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_5_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_5_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_5_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_5_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_5_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_5_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_5_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_5_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_4_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_4_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_4_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_4_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_4_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_4_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_4_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data_out_4_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance data[15:0] (in view: work.top(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance tx_transmit (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance tx2_transmit (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_0_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_0_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_0_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_0_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_0_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_0_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_0_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_0_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_1_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_1_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_1_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_1_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_1_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_1_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_1_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_1_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_2_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_2_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_2_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_2_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_2_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_2_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_2_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_2_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_3_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_3_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_3_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_3_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_3_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_3_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_3_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_3_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_4_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_4_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_4_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_4_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_4_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_4_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_4_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_4_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_5_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_5_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_5_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_5_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_5_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_5_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_5_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_5_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_6_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_6_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_6_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_6_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_6_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_6_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_6_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_6_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_7_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_7_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_7_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_7_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_7_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_7_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_7_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":196:2:196:7|Removing sequential instance data_in_7_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance byte_transmit_counter[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance byte_transmit_counter[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":163:2:163:7|Removing sequential instance byte_transmit_counter[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_4_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_4_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_4_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_4_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_4_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_4_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_4_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_4_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_5_[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_5_[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_5_[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_5_[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_5_[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_5_[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_5_[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance data_in_frame_5_[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance wait_for_transmission (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance byte_transmit_counter2[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance byte_transmit_counter2[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":215:2:215:7|Removing sequential instance byte_transmit_counter2[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.o_Tx_Serial_cl (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_SM_Main[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_SM_Main[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_SM_Main[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Clock_Count[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Clock_Count[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Clock_Count[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Clock_Count[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Tx_Active (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Bit_Index[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Bit_Index[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx2.r_Bit_Index[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Removing sequential instance rx.r_Rx_Data_R (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Boundary register rx.r_Rx_Data_R (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Removing sequential instance rx.r_Rx_Data (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_DV (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.o_Tx_Serial_cl (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_SM_Main[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_SM_Main[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_SM_Main[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Active (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Bit_Index[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Bit_Index[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Bit_Index[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Aug 25 18:38:42 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 18:38:42 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 18:38:52 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
ERROR - synthesis: verilog/TinyFPGA_B.v(221): syntax error near +. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 25 18:39:20 2019


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v
Verilog design file = roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v
Verilog design file = quad.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting quad as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(159): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v. VERI-1482
Analyzing Verilog file roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v. VERI-1482
Analyzing Verilog file quad.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): quad
INFO - synthesis: quad.v(3): compiling module quad. VERI-1018
Last elaborated design is quad()
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = quad.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in quad_drc.log.

################### Begin Area Report (quad)######################
Number of register bits => 34 of 7680 (0 % )
SB_CARRY => 32
SB_DFF => 2
SB_DFFE => 32
SB_GB_IO => 1
SB_IO => 34
SB_LUT4 => 35
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 34
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n323, loads : 63
  Net : count_enable, loads : 32
  Net : quadA_c, loads : 4
  Net : count_c_30, loads : 3
  Net : count_c_29, loads : 3
  Net : count_c_28, loads : 3
  Net : count_c_27, loads : 3
  Net : count_c_26, loads : 3
  Net : count_c_25, loads : 3
  Net : count_c_24, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |    1.000 MHz|   18.019 MHz|    35  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 155.688  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.204  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds
18:40
