msgid ""
msgstr ""
"Project-Id-Version: \n"
"POT-Creation-Date: 2024-04-06 13:32+0200\n"
"PO-Revision-Date: \n"
"Last-Translator: \n"
"Language-Team: \n"
"Language: es_ES\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Plural-Forms: nplurals=2; plural=(n != 1);\n"
"X-Generator: Poedit 3.0.1\n"
"X-Poedit-Basepath: ..\n"
"X-Poedit-SearchPath-0: translation.js\n"

#: translation.js:10 translation.js:20 translation.js:246
msgid "InOut"
msgstr "InOut"

#: translation.js:11 translation.js:247
msgid "Pull-up"
msgstr "Pull-up"

#: translation.js:12
msgid "buffers&3state"
msgstr ""

#: translation.js:13
msgid "02-bits"
msgstr "02-bits"

#: translation.js:14
msgid "03-bits"
msgstr "03-bits"

#: translation.js:15
msgid "04-bits"
msgstr "04-bits"

#: translation.js:16
#, fuzzy
#| msgid "02-bits"
msgid "08-bits"
msgstr "02-bits"

#: translation.js:17
#, fuzzy
#| msgid "02-bits"
msgid "16-bits"
msgstr "02-bits"

#: translation.js:18 translation.js:248
msgid "InOut-right"
msgstr "InOut-right"

#: translation.js:19
#, fuzzy
#| msgid ""
#| "InOut-Right_ECP5:  InOut block, with the pin on the right side, for ECP5 "
#| "FPGA Family"
msgid "InOut-Right:  InOut block, with the pin on the right side"
msgstr ""
"InOut-Right_ECP5: Bloque de Entrada/salida, con el pin en el lado derecho, "
"para la familia ECP5 de FPGAs"

#: translation.js:21
#, fuzzy
#| msgid "InOut_ECP5:  Input-Output block for the ECP5 FPGA Family"
msgid "InOut:  Input-Output block"
msgstr "InOut_ECP5:   Bloque de Entrada/Salida para la familia ICE40 de FPGAs"

#: translation.js:22 translation.js:36 translation.js:47 translation.js:56
msgid "Blocks"
msgstr ""

#: translation.js:23 translation.js:27
msgid "InOut-x2-right"
msgstr "InOut-x2-right"

#: translation.js:24
#, fuzzy
#| msgid ""
#| "InOut-x2-Right_ECP5:  2 bits Input-Output block for the ECP5 FPGA Family "
#| "(Pin on the Right)"
msgid ""
"InOut-x2-Right:  2 bits Input-Output block  (Pin on the Right). Verilog "
"implementation"
msgstr ""
"InOut-x2-Right_ECP5::  Bloque de Entrada/Salida de 2 bits para la "
"familiaECP5 de FPGAs (Pines en la derecha)"

#: translation.js:25 translation.js:31
msgid "InOut-x2"
msgstr "InOut-x2"

#: translation.js:26
#, fuzzy
#| msgid "InOut-x2_ECP5:  2 bits Input-Output block for the ECP5 FPGA Family"
msgid "InOut-x2:  2 bits Input-Output block. Verilog implementation"
msgstr ""
"InOut-x2_ECP5:   Bloque de Entrada/Salida de 2 bits para la familia ECP5 de "
"FPGAs"

#: translation.js:28
#, fuzzy
#| msgid ""
#| "InOut-x2-Right_ECP5:  2 bits Input-Output block for the ECP5 FPGA Family "
#| "(Pin on the Right)"
msgid ""
"InOut-x2-Right:  2 bits Input-Output block  (Pin on the Right). Blocks "
"implementation"
msgstr ""
"InOut-x2-Right_ECP5::  Bloque de Entrada/Salida de 2 bits para la "
"familiaECP5 de FPGAs (Pines en la derecha)"

#: translation.js:29
msgid "Bus2-Join-all: Joint two wires into a 2-bits Bus"
msgstr "Bus2-Join-all: Juntar dos cables en un bus de 2 bits"

#: translation.js:30
msgid "Bus2-Split-all: Split the 2-bits bus into two wires"
msgstr "Bus2-Split-all: Separar el bus de 2 bits en dos cables"

#: translation.js:32
#, fuzzy
#| msgid "InOut-x2-right"
msgid "InOut-x3-right"
msgstr "InOut-x2-right"

#: translation.js:33
#, fuzzy
#| msgid ""
#| "InOut-x3-Right_ECP5:  3 bits Input-Output block for the ECP5 FPGA Family "
#| "(Pin on the Right)"
msgid ""
"InOut-x3-Right:  3 bits Input-Output block (Pin on the Right). Verilog "
"implementation"
msgstr ""
"InOut-x3-Right_ECP5::  Bloque de Entrada/Salida de 3 bits para la "
"familiaECP5 de FPGAs (Pines en la derecha)"

#: translation.js:34
msgid "InOut-x3"
msgstr "InOut-x3"

#: translation.js:35
#, fuzzy
#| msgid "InOut-x3_ECP5:  3 bits Input-Output block for the ECP5 FPGA Family"
msgid "InOut-x3:  3 bits Input-Output block. Verilog implementation"
msgstr ""
"InOut-x3_ECP5:   Bloque de Entrada/Salida de 3 bits para la familia ECP5 de "
"FPGAs"

#: translation.js:37
#, fuzzy
#| msgid "InOut-x2-right"
msgid "InOut-x4-right"
msgstr "InOut-x2-right"

#: translation.js:38
#, fuzzy
#| msgid ""
#| "InOut-x4-Right_ECP5:  4 bits Input-Output block for the ECP5 FPGA Family "
#| "(Pin on the Right)"
msgid ""
"InOut-x4-Right:  4 bits Input-Output block (Pin on the Right). Verilog "
"implementation"
msgstr ""
"InOut-x4-Right_ECP5:  Bloque de Entrada/Salida de 4 bits para la familiaECP5 "
"de FPGAs (Pines en la derecha)"

#: translation.js:39 translation.js:45
msgid "InOut-x4"
msgstr "InOut-x4"

#: translation.js:40
#, fuzzy
#| msgid "InOut-x4_ECP5:  4 bits Input-Output block for the ECP5 FPGA Family"
msgid "InOut-x4:  4 bits Input-Output block. Verilog implementation"
msgstr ""
"InOut-x4_ECP5:   Bloque de Entrada/Salida de 4 bits para la familia ECP5 de "
"FPGAs"

#: translation.js:41
msgid "InOut-right-x4"
msgstr "InOut-right-x4"

#: translation.js:42
#, fuzzy
#| msgid ""
#| "InOut-x4-Right_ECP5:  4 bits Input-Output block for the ECP5 FPGA Family "
#| "(Pin on the Right)"
msgid ""
"InOut-x4-Right:  4 bits Input-Output block  (Pin on the Right). Blocks "
"implementation"
msgstr ""
"InOut-x4-Right_ECP5:  Bloque de Entrada/Salida de 4 bits para la familiaECP5 "
"de FPGAs (Pines en la derecha)"

#: translation.js:43
msgid "Bus4-Split-all: Split the 4-bits bus into its wires"
msgstr "Bus4-Split-all:  Separar el bus de 4 bits en sus cables"

#: translation.js:44
msgid "Bus4-Join-all: Join all the wires into a 4-bits Bus"
msgstr "Bus4-Join-all: Juntar todos los cables en un bus de 4-bits"

#: translation.js:46
#, fuzzy
#| msgid "InOut-x4_ECP5:  4 bits Input-Output block for the ECP5 FPGA Family"
msgid "InOut-x4:  4 bits Input-Output block. Blocks implementation"
msgstr ""
"InOut-x4_ECP5:   Bloque de Entrada/Salida de 4 bits para la familia ECP5 de "
"FPGAs"

#: translation.js:48
#, fuzzy
#| msgid "InOut-x2-right"
msgid "InOut-x8-right"
msgstr "InOut-x2-right"

#: translation.js:49
#, fuzzy
#| msgid ""
#| "InOut-x2-Right_ECP5:  2 bits Input-Output block for the ECP5 FPGA Family "
#| "(Pin on the Right)"
msgid ""
"InOut-x8-Right:  8 bits Input-Output block (Pin on the Right). Verilog "
"implementation"
msgstr ""
"InOut-x2-Right_ECP5::  Bloque de Entrada/Salida de 2 bits para la "
"familiaECP5 de FPGAs (Pines en la derecha)"

#: translation.js:50 translation.js:52
#, fuzzy
#| msgid "InOut-x2"
msgid "InOut-x8"
msgstr "InOut-x2"

#: translation.js:51
#, fuzzy
#| msgid "InOut-x2_ECP5:  2 bits Input-Output block for the ECP5 FPGA Family"
msgid "InOut-x8:  8 bits Input-Output block. Verilog implementation"
msgstr ""
"InOut-x2_ECP5:   Bloque de Entrada/Salida de 2 bits para la familia ECP5 de "
"FPGAs"

#: translation.js:53
msgid "InOut-x08-block: 8-bits Input-Output block. Blocks implementation"
msgstr ""

#: translation.js:54
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of the same size"
msgstr ""
"Bus8-Split-half: Separar el bus de 8 bits en dos buses del mismo tamaño"

#: translation.js:55
msgid "Bus8-Join-half: Join the two same halves into an 8-bits Bus"
msgstr "Bus8-Join-half: Juntar las dos mitades en un bus de 8-bits"

#: translation.js:57
#, fuzzy
#| msgid "InOut-x2-right"
msgid "InOut-x16-right"
msgstr "InOut-x2-right"

#: translation.js:58
#, fuzzy
#| msgid ""
#| "InOut-x2-Right_ECP5:  2 bits Input-Output block for the ECP5 FPGA Family "
#| "(Pin on the Right)"
msgid ""
"InOut-x16-Right:  16 bits Input-Output block (Pin on the Right). Verilog "
"implementation"
msgstr ""
"InOut-x2-Right_ECP5::  Bloque de Entrada/Salida de 2 bits para la "
"familiaECP5 de FPGAs (Pines en la derecha)"

#: translation.js:59 translation.js:61 translation.js:257
#, fuzzy
#| msgid "InOut-x2"
msgid "InOut-x16"
msgstr "InOut-x2"

#: translation.js:60
#, fuzzy
#| msgid "InOut-x2_ECP5:  2 bits Input-Output block for the ECP5 FPGA Family"
msgid "InOut-x16:  16 bits Input-Output block. Verilog implementation"
msgstr ""
"InOut-x2_ECP5:   Bloque de Entrada/Salida de 2 bits para la familia ECP5 de "
"FPGAs"

#: translation.js:62
msgid "InOut-x16-block: 16-bits Input-Output block. Blocks implementation"
msgstr ""

#: translation.js:63
msgid "Bus16-Split-half: Split the 16-bits bus into two buses of the same size"
msgstr ""
"Bus16-Split-half: Separar el bus de 16 bits en dos buses del mismo tamaño"

#: translation.js:64
msgid "Bus16-Join-half: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-half: Juntar las dos mitades en un bus de 16 bits"

#: translation.js:65 translation.js:87
msgid "ECP5"
msgstr "ECP5"

#: translation.js:66
msgid "ICE40"
msgstr "ICE40"

#: translation.js:67
#, fuzzy
#| msgid "Pull-up-x1"
msgid "Pull-up-ecp5 x1"
msgstr "Pull-up-x1"

#: translation.js:68
#, fuzzy
#| msgid "FPGA internal pull-up configuration on the input port"
msgid "ECP5 FPGA internal pull-up configuration on the connected input port"
msgstr "Configuración de pull-up interno de la FPGA en el puerto de entrada"

#: translation.js:69
msgid "pull-NONE-ecp5 x1"
msgstr ""

#: translation.js:70
msgid "pull-down-ecp5 x1"
msgstr ""

#: translation.js:71
msgid "Pull-up-x1"
msgstr "Pull-up-x1"

#: translation.js:72
msgid ""
"Pull-up_ICE40:: FPGA internal pull-up configuration on the input port. ICE40 "
"FPGA family"
msgstr ""
"Pull-up_ICE40: Configuración del pull interno de la FPGA en el puerto de "
"entrada. Familia de FPGA ICE40"

#: translation.js:73
msgid ""
"### Pull-up parameter:\n"
"\n"
"0: No pull-up  \n"
"1: Pull-up activated"
msgstr ""
"### Parámetro Pull-up:\n"
"\n"
"0: Sin pull-up\n"
"1: Pull-up activado"

#: translation.js:74
msgid ""
"Only an FPGA pin can  \n"
"be connected here!!!"
msgstr ""
"Sólo se puede conectar  \n"
"un pin de FPGA aquí!!!"

#: translation.js:75
msgid ""
"The pull-up is connected  \n"
"by default"
msgstr ""
"El pull-up se conecta  \n"
"por defecto"

#: translation.js:76
msgid "Pull-up-x2"
msgstr "Pull-up-x2"

#: translation.js:77
msgid ""
"Pull-upx2_ICE40: 2 internal pull-up configuration on the input port. ICE40 "
"FPGA family"
msgstr ""
"Pull-upx2_ICE40:  Configuración de dos pull-ups internos en el puerto de "
"entrada. Familia de fPGA ICE40"

#: translation.js:78
msgid ""
"The pull-ups are connected  \n"
"by default"
msgstr ""
"Los pull-ups se conectan  \n"
"por defecto"

#: translation.js:79
msgid "pull-up-x03"
msgstr "pull-up-x03"

#: translation.js:80
msgid "3 FPGA internal pull-ups"
msgstr "3 Pull-ups internos de la FPGA"

#: translation.js:81
msgid "Bus3-Join-all: Joint three wires into a 3-bits Bus"
msgstr "Bus3-Join-all: Juntar tres cables en un bus de 3 bits"

#: translation.js:82
msgid "Bus3-Split-all: Split the 3-bits bus into three wires"
msgstr "Bus3-Split-all: Separar el bus de 3 bits en dos cables"

#: translation.js:83
msgid "pull-up-x04"
msgstr "pull-up-x04"

#: translation.js:84
msgid "4 FPGA internal pull-ups"
msgstr "4 Pull-ups internos de la FPGA"

#: translation.js:85
msgid "pull-up-x08"
msgstr "pull-up-x08"

#: translation.js:86
msgid "8 FPGA internal pull-ups"
msgstr "8 Pull-ups internos de la FPGA"

#: translation.js:88
msgid "out-buffer-complement-ecp5"
msgstr ""

#: translation.js:89
msgid "Output Complementary Buffer  (OBCO) for ecp5"
msgstr ""

#: translation.js:90
msgid ""
"<img src=\"C:\\Users\\J\\Pictures\\diff pairs-1.JPG\" alt=\"Megadrive "
"Pinout\" width=\"735\" height=\"801\">"
msgstr ""

#: translation.js:91
msgid "out-buffer-tristate-ecp5"
msgstr ""

#: translation.js:92
msgid " Output Buffer with Tristate for ecp5"
msgstr ""

#: translation.js:93
msgid "01-Input-config"
msgstr "01-Input-config"

#: translation.js:94
msgid "02-Output-config"
msgstr "02-Output-config"

#: translation.js:95
msgid "03-InOut-test"
msgstr "03-InOut-test"

#: translation.js:96
msgid "04-pull-up-config"
msgstr "04-pull-up-config"

#: translation.js:97
msgid "TESTs"
msgstr "TESTs"

#: translation.js:98 translation.js:328
msgid "00-Index"
msgstr "00-Index"

#: translation.js:99
msgid "# INDEX: IceIO Collection"
msgstr "# íNDICE: Colección IceIO"

#: translation.js:100
msgid "## InOut"
msgstr "## InOut"

#: translation.js:101
msgid "### ICE40"
msgstr "### ICE40"

#: translation.js:102
msgid "### 2 Bits"
msgstr "### 2 Bits"

#: translation.js:103
msgid "### 1 Bit"
msgstr "### 1 Bit"

#: translation.js:104
msgid "## Pull-up"
msgstr "## Pull-up"

#: translation.js:105
msgid "### 3 Bits"
msgstr "### 3 Bits"

#: translation.js:106
msgid "### 4 Bits"
msgstr "### 4 Bits"

#: translation.js:107
msgid "### 8 Bits"
msgstr "### 8 Bits"

#: translation.js:108
#, fuzzy
#| msgid "### 1 Bit"
msgid "### 16 Bits"
msgstr "### 1 Bit"

#: translation.js:109 translation.js:131 translation.js:215 translation.js:233
#: translation.js:258 translation.js:259 translation.js:263 translation.js:272
#: translation.js:279 translation.js:282 translation.js:290 translation.js:297
#: translation.js:303 translation.js:307 translation.js:316 translation.js:320
#: translation.js:324
msgid "Alhambra-II"
msgstr "Alhambra-II"

#: translation.js:110 translation.js:132 translation.js:216 translation.js:264
#: translation.js:273 translation.js:291 translation.js:298
msgid "ULX3S-12F"
msgstr "ULX3S-12F"

#: translation.js:111 translation.js:120 translation.js:122 translation.js:129
#: translation.js:260 translation.js:262 translation.js:287 translation.js:289
msgid "01-button-LED"
msgstr "01-button-LED"

#: translation.js:112
msgid "Constant bit 0"
msgstr "Bit 0 constante"

#: translation.js:113
msgid ""
"Input pin  \n"
"(Manually configured)"
msgstr ""
"Pin de entrada  \n"
"(Configurado manualmente)"

#: translation.js:114
msgid "**InOut block**"
msgstr "**Bloque InOut**"

#: translation.js:115
msgid ""
"Configure as  \n"
"an input"
msgstr ""
"Configurar como  \n"
"una entrada"

#: translation.js:116
msgid ""
"## Example: Manual configuration of an input pin\n"
"\n"
"Example of how the IO block is used for configuring a pin as input  \n"
"The input pin is shown on a LED"
msgstr ""
"## Configuración manual de un pin de entrada\n"
"\n"
"Ejemplo de cómo usar un bloque IO para configurar un pin como entrada  \n"
"El pin de entrada se muestra en un LED"

#: translation.js:117 translation.js:121 translation.js:128 translation.js:130
msgid "02-buttons-LEDs-x2"
msgstr "02-buttons-LEDs-x2"

#: translation.js:118
msgid ""
"Input pins  \n"
"(Manually configured)"
msgstr ""
"Pines de entrada  \n"
"(Configurados manualmente)"

#: translation.js:119
msgid ""
"## Manual configuration of two input pins\n"
"\n"
"The two pins are configured as input and shown on two LEDs"
msgstr ""
"## Configuración manual de dos pines de entrada\n"
"\n"
"Los dos pines se configura como entrada y se muestran en dos LEDs"

#: translation.js:123
msgid "1-bit constant"
msgstr "Constante 1 , de 1-bit"

#: translation.js:124
msgid "Output pin"
msgstr "Pin de salida"

#: translation.js:125
msgid ""
"wifi_gpio0 should be 0 if wifi  \n"
"is not used"
msgstr ""
"wifi_gpio0 se debe poner a cero  \n"
"si la wifi no se usa"

#: translation.js:126
msgid ""
"## Manual configuration of an input pin\n"
"\n"
"Example of how the IO block is used for configuring a pin as input  \n"
"The input pin is shown on a LED"
msgstr ""
"## Configuración manual de un pin de entrada\n"
"\n"
"Ejemplo de cómo usar un bloque IO para configurar un pin como entrada  \n"
"El pin de entrada se muestra en un LED"

#: translation.js:127
msgid "### ULX3S Configuration"
msgstr "### Configuración de la ULX3S"

#: translation.js:133 translation.js:208 translation.js:210 translation.js:213
msgid "01-Blinking-LED"
msgstr "01-Blinking-LED"

#: translation.js:134
msgid "Constant bit 1"
msgstr "Bit 1 constante"

#: translation.js:135
#, javascript-format
msgid ""
"Simplified-Heart-Hz-sys-32bits: periodic signal in Hertz. 50% of duty cycle"
msgstr ""

#: translation.js:136
msgid ""
"SR1-32bits: Shift  a 32-bit value one bit right. MSB is filled with the "
"input  in"
msgstr ""

#: translation.js:137
#, fuzzy
#| msgid ""
#| "Bus24-Split-16-8: Split the 24-bits bus into two buses of 16 and 8 wires"
msgid ""
"Bus32-Split-31-1: Split the 32-bits bus into two buses of 31 and 1 wires"
msgstr ""
"Bus24-Split-16-8: Separar el bus de 24-bits en dos buses de 16 6 8 cables"

#: translation.js:138
#, fuzzy
#| msgid "Bus24-Join-8-16: Join the two buses into an 24-bits Bus"
msgid "Bus32-Join-1-31: Join the two buses into an 32-bits Bus"
msgstr "Bus24-Join-8-16: Juntar los dos buses en uno de 24-bits"

#: translation.js:139
msgid "Unit-hz-32bits: hz to cycles converter"
msgstr ""

#: translation.js:140
msgid ""
"Heart-sys-zero-32bits: Generate a periodic signal of period T cycles. It "
"starts at cycle 0. It never stops"
msgstr ""

#: translation.js:141
msgid "OR2: Two bits input OR gate"
msgstr "OR2: PUerta OR de entradas de 2 bits"

#: translation.js:142
msgid "Sys-Delay-xN-32bits: The input tic is delayed N cycles"
msgstr ""

#: translation.js:143
#, fuzzy
#| msgid "24-bits Syscounter with reset"
msgid "Counter-M-x32: 32-bits M module counter with reset"
msgstr "Contador del sistema de 24 bits, con reset"

#: translation.js:144
msgid "Two bits input And gate"
msgstr "PUerta AND de dos entradas de 1 bit"

#: translation.js:145
#, fuzzy
#| msgid "Inc1-24bit: Increment a 24-bits number by one"
msgid "Inc1-32bit: Increment a 32-bits number by one"
msgstr "Inc1-24bit:  Incrementar un número de 24-bits en uno"

#: translation.js:146
#, fuzzy
#| msgid "AdderK-24bit: Adder of 24-bit operand and 24-bit constant"
msgid "AdderK-32bit: Adder of 32-bit operand and 32-bit constant"
msgstr "AdderK-24bit: Sumador de un operando y una constante de 24 bits"

#: translation.js:147
#, fuzzy
#| msgid "Generic: 24-bits generic constant"
msgid "Generic: 32-bits generic constant"
msgstr "Generic: Constante genérica de 24-bits"

#: translation.js:148
#, fuzzy
#| msgid "Adder-24bits: Adder of two operands of 24 bits"
msgid "Adder-32bits: Adder of two operands of 32 bits"
msgstr "Adder-24bits: Sumador de dos operandos de 24 bits"

#: translation.js:149
msgid "Adder-8bits: Adder of two operands of 8 bits"
msgstr "Adder-8bits: Sumador de dos operandos de 8 bits"

#: translation.js:150
msgid "Adder-4bits: Adder of two operands of 4 bits"
msgstr "Adder-4bits: Sumador de dos operandos de 4 bits"

#: translation.js:151
msgid "Adder-1bit: Adder of two operands of 1 bit"
msgstr "Adder-1bit: Sumador de dos operndos de 1 bit"

#: translation.js:152
msgid "AdderC-1bit: Adder of two operands of 1 bit plus the carry in"
msgstr ""
"Adderc-1bit: Sumador de dos operandos de 1 bit más el acarreo de entrada"

#: translation.js:153
msgid "XOR gate: two bits input xor gate"
msgstr "XOR: Puerta XOR de dos entradas de 1 bit"

#: translation.js:154
msgid "AdderC-4bits: Adder of two operands of 4 bits and Carry in"
msgstr ""
"AdderC-4bits: Sumador de dos operandos de 4 bits y el acarreo de entrada"

#: translation.js:155
msgid "AdderC-8bits: Adder of two operands of 8 bits and Carry in"
msgstr "AdderC-8bits: Sumador de dos operandos de 8 bits y acarreo de entrada"

#: translation.js:156
msgid "Bus24-Join-8-16: Join the two buses into an 24-bits Bus"
msgstr "Bus24-Join-8-16: Juntar los dos buses en uno de 24-bits"

#: translation.js:157
#, fuzzy
#| msgid ""
#| "Bus24-Split-16-8: Split the 24-bits bus into two buses of 16 and 8 wires"
msgid ""
"Bus32-Split-8-24: Split the 28-bits bus into two buses of 8 and 24 wires"
msgstr ""
"Bus24-Split-16-8: Separar el bus de 24-bits en dos buses de 16 6 8 cables"

#: translation.js:158
msgid ""
"Bus24-Split-16-8: Split the 24-bits bus into two buses of 16 and 8 wires"
msgstr ""
"Bus24-Split-16-8: Separar el bus de 24-bits en dos buses de 16 6 8 cables"

#: translation.js:159
#, fuzzy
#| msgid "Bus24-Join-8-16: Join the two buses into an 24-bits Bus"
msgid "Bus32-Join-8-24: Join the two buses into an 32-bits Bus"
msgstr "Bus24-Join-8-16: Juntar los dos buses en uno de 24-bits"

#: translation.js:160
msgid ""
"Geu-32-Bits_v: 32-bit Unsigned Greather than or equal comparator. Verilog "
"implementation"
msgstr ""

#: translation.js:161
msgid "32-Reg-rst: 32 bits Register with reset. Verilog implementation"
msgstr ""

#: translation.js:162
msgid ""
"RS-FF-set-verilog. RS Flip-flop with priority set. Implementation in verilog"
msgstr ""

#: translation.js:163
msgid ""
"start: Start signal: It goes from 1 to 0 when the system clock starts. 1 "
"cycle pulse witch. Block implementation"
msgstr ""

#: translation.js:164
msgid ""
"System - D Flip-flop. Capture data every system clock cycle. Verilog "
"implementation"
msgstr ""

#: translation.js:165
msgid ""
"TFF-verilog. System TFF with toggle input: It toogles on every system cycle "
"if the input is active. Verilog implementation"
msgstr ""

#: translation.js:166
msgid ""
"Output pin  \n"
"(Manually configured)"
msgstr ""
"Pin de salida  \n"
"(Configurado manualmente)"

#: translation.js:167
msgid "**InOut-right block**"
msgstr "**Bloque InOut-right**"

#: translation.js:168
msgid ""
"Configure as  \n"
"an output"
msgstr ""
"Configurar como  \n"
"una salida"

#: translation.js:169
msgid ""
"## Example: Manual configuration of an output pin\n"
"\n"
"Example of how the IO block is used for configuring a pin as output  \n"
"The LED is blinking"
msgstr ""
"## Configuración manual de un pin de salida\n"
"\n"
"Ejemplo de cómo usar el bloque IO para configurar un pin como salida  \n"
"El LED parpadea"

#: translation.js:170
msgid ""
"Dividir entre dos el periodo  \n"
"(Multiplicar por 2 la frecuencia)  "
msgstr ""

#: translation.js:171
msgid "Input parameter: Milieconds  "
msgstr ""

#: translation.js:172
msgid ""
"Input parameter:  \n"
"System Frequency"
msgstr ""

#: translation.js:173
msgid "Delay"
msgstr ""

#: translation.js:174
msgid "Start a new period"
msgstr ""

#: translation.js:175
msgid "Start at cycle 0!"
msgstr ""

#: translation.js:176
msgid "Repeat!"
msgstr ""

#: translation.js:177
msgid ""
"Current period ended  \n"
"Start a new one"
msgstr ""

#: translation.js:178
msgid "Periodo (in system clock cycles)"
msgstr ""

#: translation.js:179
msgid ""
"Current cycle in the period  \n"
"(0-T-1)"
msgstr ""

#: translation.js:180
msgid "System clock"
msgstr "Reloj del sistema"

#: translation.js:181
#, fuzzy
#| msgid "Input data"
msgid "Input signal"
msgstr "Dato de entrada"

#: translation.js:182
msgid "Cycles to delay"
msgstr ""

#: translation.js:183
msgid "Delay finished!"
msgstr ""

#: translation.js:184
msgid "Machine state: ON/OFF"
msgstr ""

#: translation.js:185
#, fuzzy
#| msgid "T flip-flop"
msgid "RS Flip-Flop"
msgstr "Biestable T"

#: translation.js:186
msgid ""
"Circuit state:  \n"
"* ON: working (1)\n"
"* OFF: Not working (0)"
msgstr ""

#: translation.js:187
msgid ""
"The counter has reached  \n"
"the number of cycles  \n"
"to delay"
msgstr ""

#: translation.js:188
msgid ""
"Maximum count  \n"
"reached"
msgstr ""

#: translation.js:189
#, fuzzy
#| msgid "Reg: 1-Bit register"
msgid "32-bits register"
msgstr "Reg: Registro de 1 bit"

#: translation.js:190
msgid ""
"If the max count is reached  \n"
"and the cnt tic is received,  \n"
"the register is reset to 0"
msgstr ""

#: translation.js:191
msgid "External reset"
msgstr ""

#: translation.js:192
#, fuzzy
#| msgid ""
#| "Initial default  \n"
#| "value: 0"
msgid "Initial value: 1"
msgstr ""
"Valor inicial  \n"
"por defecto: 0"

#: translation.js:193
#, fuzzy
#| msgid ""
#| "Initial default  \n"
#| "value: 0"
msgid "Initial value: 0"
msgstr ""
"Valor inicial  \n"
"por defecto: 0"

#: translation.js:194
msgid "Falling edge"
msgstr ""

#: translation.js:195
msgid "Parameter: Initial value"
msgstr "Parámetro: Valor inicial"

#: translation.js:196
msgid "Input data"
msgstr "Dato de entrada"

#: translation.js:197
msgid "Output"
msgstr "Salida"

#: translation.js:198
#, fuzzy
#| msgid ""
#| "# D Flip-Flop  \n"
#| "\n"
#| "It stores the input data that arrives at cycle n  \n"
#| "Its output is shown in the cycle n+1"
msgid ""
"# D Flip-Flop  (system)\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""
"# Biestable D  \n"
"\n"
"Almacena el dato de entrada que llega en el ciclo n  \n"
"Su salida se muestra en el ciclo n+1"

#: translation.js:199
msgid "Not connected"
msgstr ""

#: translation.js:200 translation.js:209 translation.js:212 translation.js:214
msgid "02-Blinking-LEDs-x2"
msgstr "02-Blinking-LEDs-x2"

#: translation.js:201
msgid "NOT gate (Verilog implementation)"
msgstr "Puerta NOT (Implementación en verilog)"

#: translation.js:202
#, fuzzy
#| msgid ""
#| "InOut-x2-Right_ECP5:  2 bits Input-Output block for the ECP5 FPGA Family "
#| "(Pin on the Right)"
msgid "InOut-x2-Right:  2 bits Input-Output block  (Pin on the Right)"
msgstr ""
"InOut-x2-Right_ECP5::  Bloque de Entrada/Salida de 2 bits para la "
"familiaECP5 de FPGAs (Pines en la derecha)"

#: translation.js:203
msgid ""
"Output pins  \n"
"(Manually configured)"
msgstr ""
"Pines de salida  \n"
"(Configurados manualmente)"

#: translation.js:204
msgid "**InOut-x2-right block**"
msgstr "**Bloque InOut-x2-right**"

#: translation.js:205
msgid ""
"## Manual configuration of two output pins\n"
"\n"
"Example of how the IO block is used for configuring two pins as outputs  \n"
"The two LEDs are blinking alternatively"
msgstr ""
"## Configuración manual de dos pines de salida\n"
"\n"
"Ejemplo de cómo usar el bloque IO para configurar dos pines como salida  \n"
"Los dos LEDs parpadean alternativamente"

#: translation.js:206
msgid "T flip-flop"
msgstr "Biestable T"

#: translation.js:207
msgid "Input"
msgstr "Input"

#: translation.js:211
msgid ""
"## Manual configuration of an output pin\n"
"\n"
"Example of how the IO block is used for configuring a pin as output  \n"
"The LED is blinking"
msgstr ""
"## Configuración manual de un pin de salida\n"
"\n"
"Ejemplo de cómo usar el bloque IO para configurar un pin como salida  \n"
"El LED parpadea"

#: translation.js:217 translation.js:224 translation.js:230 translation.js:231
msgid "01-InOut-button-LED"
msgstr "01-InOut-button-LED"

#: translation.js:218
msgid ""
"Input/Output pin  \n"
"Connect to D1 or D2 by  \n"
"an external wire"
msgstr ""
"Pin de entrada/salida  \n"
"Conectar a D1 o D2 mediante  \n"
"un cable externo"

#: translation.js:219
msgid ""
"Configure as input/output:\n"
"* 0: Input\n"
"* 1: Output"
msgstr ""
"Configurar como entrada/salida:\n"
"* 0: Entrada\n"
"* 1: Salida"

#: translation.js:220
msgid ""
"## Manual configuration of an input/output pin\n"
"\n"
"Example of how the IO block is used for configuring a pin as input/output  \n"
"The button SW2 is used for configuring the pin as input (0) or output (1)  \n"
"When input, the bit read is shown on the LED0. When output, a 1-sec square\n"
"signal is written  \n"
"\n"
"The D0 input/output pin is connected externally (by a wire) to the D1 or D2 "
"pins.  \n"
"The SW1 button is conected to D1, and the D2 pin is conected to LED7"
msgstr ""
"## Configuración manual de un pin de entrada/salida\n"
"\n"
"Ejemplo de cómo configurar el bloque IO como pin de entrada/salida  \n"
"El botón SW2 se usa para configurar el pin como entrada (0) o salida (1)  \n"
"Cuando es de entrada, el bit leído se muestra por LED0. Cuando es de  \n"
"salida, se genera una señal cuadrada de 1 segundo  \n"
"\n"
"El pin de entrada/salida D0 se conecta externamente (mediante un cable)  \n"
"a los pines D1 o D2. El botón SW1 se conecta a D1, y el pin D2 se conecta a "
"LED7"

#: translation.js:221
msgid ""
"Connect to D0 using an  \n"
"external wire"
msgstr ""
"Conectar a D0 mediante un  \n"
"cable externo"

#: translation.js:222
msgid ""
"1-sec period  \n"
"square signal"
msgstr ""
"Señal cuadrada  \n"
"de 1 segundo de periodo"

#: translation.js:223 translation.js:225
msgid "02-InOut-button-LED-rightice"
msgstr "02-InOut-button-LED-rightice"

#: translation.js:226 translation.js:232
msgid "01-InOut-button-LED-right"
msgstr "01-InOut-button-LED-right"

#: translation.js:227
msgid ""
"Input/Output pin  \n"
"Connect to GN1 or GN2 by  \n"
"an external wire"
msgstr ""
"Pin de Entrada/Salida  \n"
"Conectar a GN1 o GN2 mediante  \n"
"un cable externo"

#: translation.js:228
msgid ""
"## Manual configuration of an input/output pin\n"
"\n"
"Example of how the IO block is used for configuring a pin as input/output  \n"
"The button B1 is used for configuring the pin as input (0) or output (1)  \n"
"When input, the bit read is shown on the LED2. When output, a 1-sec square\n"
"signal is written  on LED1\n"
"\n"
"The GN0 input/output pin is connected externally (by a wire) to the GN1 or "
"GN2 pins.  \n"
"The B1 button is conected to GN1, and the GN2 pin is conected to LED1"
msgstr ""
"## Configuración manual de un pin de entrada/salida\n"
"\n"
"Ejemplo de cómo configurar un pin como entrada (0) o salida (1)  \n"
"Cuando es de entrada, el bit leído se muestra por el LED2. Cuando es  \n"
"de salida, una señal cuadrada de 1 segundo se muestra por el LED1\n"
"\n"
"El pin de entrada/salida GN0 se conecta externamente (mediante un cable)  \n"
"a los pines GN1 y GN2.\n"
"El botón B1 se conecta a GN1, y el pin GN2 se conecta al LED1"

#: translation.js:229
msgid ""
"Connect to GN0 using an  \n"
"external wire"
msgstr ""
"Conectar a GN0 usando un  \n"
"cable externo"

#: translation.js:234 translation.js:243
msgid "01-pull-up-x1"
msgstr "01-pull-up-x1"

#: translation.js:235
msgid ""
"## Testing one pull-up  \n"
"\n"
"The button state can be seen on the LED0  \n"
"* Button not pressed: LED0 on  \n"
"* Button pressed: LED0 off"
msgstr ""
"## Probando un pull-up  \n"
"\n"
"El estado del botón se muestra en el LED0  \n"
"* Botón no apretado: LED0 encendido \n"
"* Botón apretado: LED0 apagado"

#: translation.js:236
msgid ""
"The pull-up is active by default  \n"
"It can be disconnected by setting the  \n"
"parameter to 0"
msgstr ""
"El pull-up está activo por defecto  \n"
"Se puede desconectar poniendo el  \n"
"parámetro a 0"

#: translation.js:237 translation.js:244
msgid "02-pull-up-x2"
msgstr "02-pull-up-x2"

#: translation.js:238
msgid ""
"## Testing two pull-ups  \n"
"\n"
"The buttons state is shown on LED0 and LED1"
msgstr ""
"## Probando dos pull-ups  \n"
"\n"
"El estado de los botones se muestra en los LEDs 0 y 1"

#: translation.js:239
msgid ""
"The pull-ups are active by default  \n"
"They can be disconnected by  \n"
"seting the parameter to 0"
msgstr ""
"Los pull-ups están activos por defecto  \n"
"Se pueden desconectar  \n"
"poniendo el parámetro a 0"

#: translation.js:240
msgid "Buttons"
msgstr "Botones"

#: translation.js:241 translation.js:245
msgid "03-pull-up-x3"
msgstr "03-pull-up-x3"

#: translation.js:242
msgid ""
"## Testing three pull-ups  \n"
"\n"
"The buttons state is shown on the LEDs"
msgstr ""
"## Probando tress pull-ups  \n"
"\n"
"El estado de los botones se muestra en los LEDs"

#: translation.js:249
#, fuzzy
#| msgid "InOut-right-x03"
msgid "InOut-right-x02"
msgstr "InOut-right-x03"

#: translation.js:250
msgid "InOut-right-x03"
msgstr "InOut-right-x03"

#: translation.js:251
msgid "InOut-right-x04"
msgstr "InOut-right-x04"

#: translation.js:252
#, fuzzy
#| msgid "InOut-right-x03"
msgid "InOut-right-x08"
msgstr "InOut-right-x03"

#: translation.js:253
#, fuzzy
#| msgid "InOut-right-x3"
msgid "InOut-right-x16"
msgstr "InOut-right-x3"

#: translation.js:254
msgid "InOut-x03"
msgstr "InOut-x03"

#: translation.js:255
msgid "InOut-x04"
msgstr "InOut-x04"

#: translation.js:256
#, fuzzy
#| msgid "InOut-x03"
msgid "InOut-x08"
msgstr "InOut-x03"

#: translation.js:261
#, fuzzy
#| msgid ""
#| "## Manual configuration of an input pin\n"
#| "\n"
#| "Example of how the IO block is used for configuring a pin as input  \n"
#| "The input pin is shown on a LED"
msgid ""
"## Test: inout-right-x02 block\n"
"\n"
"Example of how the IO block is used for configuring a pin as input  \n"
"The input pin is shown on a LED"
msgstr ""
"## Configuración manual de un pin de entrada\n"
"\n"
"Ejemplo de cómo usar un bloque IO para configurar un pin como entrada  \n"
"El pin de entrada se muestra en un LED"

#: translation.js:265 translation.js:267 translation.js:268 translation.js:274
#: translation.js:275 translation.js:276 translation.js:280 translation.js:281
#: translation.js:283 translation.js:286 translation.js:292 translation.js:293
#: translation.js:294 translation.js:299 translation.js:300 translation.js:301
#: translation.js:304 translation.js:306 translation.js:308 translation.js:312
#: translation.js:317 translation.js:319 translation.js:321 translation.js:323
#: translation.js:325 translation.js:327
msgid "01-manual-testing"
msgstr "01-manual-testing"

#: translation.js:266
msgid ""
"## Manual configuration of three input pins\n"
"\n"
"The pins are configured as inputs and shown on LEDs"
msgstr ""
"## Configuración manual de tres pines de entrada\n"
"\n"
"Los pines se configuran como entrada y se muestran en los LEDs"

#: translation.js:269
msgid ""
"InOut-x3-Right_ECP5:  3 bits Input-Output block for the ECP5 FPGA Family "
"(Pin on the Right)"
msgstr ""
"InOut-x3-Right_ECP5::  Bloque de Entrada/Salida de 3 bits para la "
"familiaECP5 de FPGAs (Pines en la derecha)"

#: translation.js:270
msgid ""
"InOut-Right_ECP5:  InOut block, with the pin on the right side, for ECP5 "
"FPGA Family"
msgstr ""
"InOut-Right_ECP5: Bloque de Entrada/salida, con el pin en el lado derecho, "
"para la familia ECP5 de FPGAs"

#: translation.js:271
msgid "**ECP5 FPGA family**"
msgstr "**Familia de FPGAs ECP5**"

#: translation.js:277
msgid ""
"InOut-x4-Right_ECP5:  4 bits Input-Output block for the ECP5 FPGA Family "
"(Pin on the Right)"
msgstr ""
"InOut-x4-Right_ECP5:  Bloque de Entrada/Salida de 4 bits para la familiaECP5 "
"de FPGAs (Pines en la derecha)"

#: translation.js:278
msgid ""
"## Manual configuration of four input pins\n"
"\n"
"The pins are configured as inputs and shown on LEDs"
msgstr ""
"## Configuración manual de cuatro pines de entrada\n"
"\n"
"Los pines se configuran como entrada y se muestran en los LEDs"

#: translation.js:284
#, fuzzy
#| msgid ""
#| "Bus24-Split-16-8: Split the 24-bits bus into two buses of 16 and 8 wires"
msgid "Bus8-Split-6-2: Split the 8-bits bus into two buses of 6 and 2 wires"
msgstr ""
"Bus24-Split-16-8: Separar el bus de 24-bits en dos buses de 16 6 8 cables"

#: translation.js:285
#, fuzzy
#| msgid ""
#| "## Manual configuration of four input pins\n"
#| "\n"
#| "The pins are configured as inputs and shown on LEDs"
msgid ""
"## Manual configuration of 16 input pins\n"
"\n"
"The pins are configured as inputs and shown on LEDs"
msgstr ""
"## Configuración manual de cuatro pines de entrada\n"
"\n"
"Los pines se configuran como entrada y se muestran en los LEDs"

#: translation.js:288
#, fuzzy
#| msgid ""
#| "## Manual configuration of an input pin\n"
#| "\n"
#| "Example of how the IO block is used for configuring a pin as input  \n"
#| "The input pin is shown on a LED"
msgid ""
"## Test: inout-right block\n"
"\n"
"Example of how the IO block is used for configuring a pin as input  \n"
"The input pin is shown on a LED"
msgstr ""
"## Configuración manual de un pin de entrada\n"
"\n"
"Ejemplo de cómo usar un bloque IO para configurar un pin como entrada  \n"
"El pin de entrada se muestra en un LED"

#: translation.js:295
msgid "InOut-x3_ECP5:  3 bits Input-Output block for the ECP5 FPGA Family"
msgstr ""
"InOut-x3_ECP5:   Bloque de Entrada/Salida de 3 bits para la familia ECP5 de "
"FPGAs"

#: translation.js:296
msgid "InOut_ECP5:  Input-Output block for the ECP5 FPGA Family"
msgstr "InOut_ECP5:   Bloque de Entrada/Salida para la familia ICE40 de FPGAs"

#: translation.js:302
msgid "InOut-x4_ECP5:  4 bits Input-Output block for the ECP5 FPGA Family"
msgstr ""
"InOut-x4_ECP5:   Bloque de Entrada/Salida de 4 bits para la familia ECP5 de "
"FPGAs"

#: translation.js:305
#, fuzzy
#| msgid ""
#| "## Manual configuration of four input pins\n"
#| "\n"
#| "The pins are configured as inputs and shown on LEDs"
msgid ""
"## Manual configuration of 8 input pins\n"
"\n"
"The pins are configured as inputs and shown on LEDs"
msgstr ""
"## Configuración manual de cuatro pines de entrada\n"
"\n"
"Los pines se configuran como entrada y se muestran en los LEDs"

#: translation.js:309
#, fuzzy
#| msgid "Bus24-Join-8-16: Join the two buses into an 24-bits Bus"
msgid "Bus16-Join-14-2: Join the two buses into a 16-bits Bus"
msgstr "Bus24-Join-8-16: Juntar los dos buses en uno de 24-bits"

#: translation.js:310
#, fuzzy
#| msgid "1-bit constant"
msgid "14bits constant value: 0"
msgstr "Constante 1 , de 1-bit"

#: translation.js:311
#, fuzzy
#| msgid "Generic: 24-bits generic constant"
msgid "Generic: 14-bits generic constant"
msgstr "Generic: Constante genérica de 24-bits"

#: translation.js:313
msgid "Pull-up-x03"
msgstr "Pull-up-x03"

#: translation.js:314
msgid "Pull-up-x04"
msgstr "Pull-up-x04"

#: translation.js:315
msgid "Pull-up-x08"
msgstr "Pull-up-x08"

#: translation.js:318
msgid ""
"## Pull-up-x03: Manual testing\n"
"\n"
"The buttons state is shown on the LEDs"
msgstr ""
"## Pull-up-x03: Prueba manual  \n"
"\n"
"El estado de los botones se muestra en los LEDs"

#: translation.js:322
msgid ""
"## Pull-up-x04: Manual testing\n"
"\n"
"The buttons state is shown on the LEDs"
msgstr ""
"## Pull-up-x04: Prueba manual  \n"
"\n"
"El estado de los botones se muestra en los LEDs"

#: translation.js:326
msgid ""
"## Pull-up-x08: Manual testing\n"
"\n"
"The buttons state is shown on the LEDs"
msgstr ""
"## Pull-up-x08: Prueba manual  \n"
"\n"
"El estado de los botones se muestra en los LEDs"

#~ msgid ""
#~ "InOut-Right_ICE40:  InOut block, with the pin on the right side, for "
#~ "ICE40 FPGA Family"
#~ msgstr ""
#~ "InOut-Right_ICE40: Bloque de Entrada/salida, con el pin en el lado "
#~ "derecho, para la familia ICE40 de FPGAs"

#~ msgid "InOut_ICE40:  Input-Output block for the ICE40 FPGA Family"
#~ msgstr ""
#~ "InOut_ICE40:  Bloque de Entrada/Salida para la familia ICE40 de FPGAs"

#~ msgid ""
#~ "InOut-x2-Right_ICE40:  2 bits Input-Output block for the ICE40 FPGA "
#~ "Family (Pin on the Right)"
#~ msgstr ""
#~ "InOut-x2_Right_ICE40:  Bloque de Entrada/Salida de 2 bits para la familia "
#~ "ICE40 de FPGAs (Pines en la derecha)"

#~ msgid "InOut-x2_ICE40:  2 bits Input-Output block for the ICE40 FPGA Family"
#~ msgstr ""
#~ "InOut-x2_ICE40:  Bloque de Entrada/Salida de 2 bits para la familia ICE40 "
#~ "de FPGAs"

#~ msgid ""
#~ "InOut-x3-Right_ICE40:  3 bits Input-Output block for the ICE40 FPGA "
#~ "Family (Pin on the Right)"
#~ msgstr ""
#~ "InOut-x3_Right_ICE40:  Bloque de Entrada/Salida de 3 bits para la familia "
#~ "ICE40 de FPGAs (Pines en la derecha)"

#~ msgid "InOut-x3_ICE40:  3 bits Input-Output block for the ICE40 FPGA Family"
#~ msgstr ""
#~ "InOut-x3_ICE40:  Bloque de Entrada/Salida de 3 bits para la familia ICE40 "
#~ "de FPGAs"

#~ msgid ""
#~ "InOut-x4-Right_ICE40:  4 bits Input-Output block for the ICE40 FPGA "
#~ "Family (Pin on the Right)"
#~ msgstr ""
#~ "InOut-x4_Right_ICE40:  Bloque de Entrada/Salida de 4 bits para la familia "
#~ "ICE40 de FPGAs (Pines en la derecha)"

#~ msgid "InOut-x4_ICE40:  4 bits Input-Output block for the ICE40 FPGA Family"
#~ msgstr ""
#~ "InOut-x4_ICE40:  Bloque de Entrada/Salida de 4 bits para la familia ICE40 "
#~ "de FPGAs"

#~ msgid "### ECP5"
#~ msgstr "### ECP5"

#~ msgid "**ICE40 FPGA family**"
#~ msgstr "**Familia de FPGAs ICE40**"

#~ msgid ""
#~ "sysclk_divN_24bits: Generate a signal from the division of the system "
#~ "clock by N. (24-bits precision) (N = 2,3,4,..,0x1000000))"
#~ msgstr ""
#~ "sysclk_divN_24bits:  Generar una señal a partir de la división del reloj "
#~ "del sistema por N. (precisión de 24 bits)  (N = 2,3,4,..,0x1000000))"

#~ msgid ""
#~ "Generic: 24-bits k-1 constant (Input values: 1,2,...,h1000000). It "
#~ "returns the value input by the user minus 1. Outputs: 0,1,2,...,FFFFFF"
#~ msgstr ""
#~ "Generic: Constante k-1 de 24-bits (Valores de entrada: 1,2,...,"
#~ "h1000000).  Devuelve el valor introducido por el usuario menos 1. Salida: "
#~ "0,1,2,...,FFFFFF"

#~ msgid "Comp2-24bit: Comparator of two 24-bit numbers"
#~ msgstr "Comp2-24bit: Comparador de dos números de 24-bits"

#~ msgid "Comp2-8bit: Comparator of two 8-bit numbers"
#~ msgstr "Comp2-8bit: Comparador de dos números de 8 bits"

#~ msgid "Comp2-4bit: Comparator of two 4-bit numbers"
#~ msgstr "Comp2-4bit: Comparador de dos números de 4 bits"

#~ msgid "Comp2-1bit: Comparator of two 1-bit numbers"
#~ msgstr "Comp2-1bit: Comparador de dos números de 1 bit"

#~ msgid "Three bits input And gate"
#~ msgstr "Puerta AND de tres entradas de bit"

#~ msgid ""
#~ "Bus24-Split-one-third: Split the 24-bits bus into three buses of  the "
#~ "same size"
#~ msgstr ""
#~ "Bus24-Split-one-third: Separar el bus de 24-bits en tres buses del mismo "
#~ "tamaño"

#~ msgid "DFF-rst-x24: 24 D flip-flops in paralell with reset"
#~ msgstr "DFF-rst-x24: 24 Biestables D en paralelo, con reset"

#~ msgid "Bus24-Join-one-third: Join the three buses into an 24-bits Bus"
#~ msgstr "Bus24-Join-one-third:  Juntar los tres buses en uno de 24 bits"

#~ msgid "DFF-rst-x08: Eight D flip-flops in paralell with reset"
#~ msgstr "DFF-rst-x08: Ocho biestables D en paralelo, con reset"

#~ msgid "DFF-rst-x04: Three D flip-flops in paralell with reset"
#~ msgstr "DFF-rst-x04: Tres biestables D en paralelo con reset"

#~ msgid "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0"
#~ msgstr ""
#~ "DFF-rst-x01: Biestable D con entrada de reset. Cuando rst=1, el DFF es 0"

#~ msgid "D Flip-flop (verilog implementation)"
#~ msgstr "Biestable D (Implementación en verilog)"

#~ msgid "Counter-x01: 1-bit counter"
#~ msgstr "Counter-x01: Contador de 1 bit"

#~ msgid "2-to-1 Multplexer (1-bit channels). Fippled version"
#~ msgstr "Multiplexor de 2 a 1 (Canales de 1 bit). Versión invertida"

#~ msgid "2-to-1 Multplexer (1-bit channels)"
#~ msgstr "Multiplexor 2 a 1 (Canales de 1 bit)"

#~ msgid "Output: 0,1,2,...,hffffff"
#~ msgstr "Salida: 0,1,2,...,hffffff"

#~ msgid "Inputs: 1,2,...,h1000000"
#~ msgstr "Entradas: 1,2,...,h1000000"

#~ msgid "A"
#~ msgstr "A"

#~ msgid "B"
#~ msgstr "B"

#~ msgid ""
#~ "Reset input: Active high  \n"
#~ "When rst = 1, the DFF is reset to 0"
#~ msgstr ""
#~ "Entrada de reset: Activo a nivel alto  \n"
#~ "Cuando rst=1, el DFF se inicializa a 0"

#~ msgid "Data input"
#~ msgstr "Dato de entrada"

#~ msgid "Mux 2-1"
#~ msgstr "Mux 2-1"

#~ msgid ""
#~ "D Flip-flip\n"
#~ "(System)"
#~ msgstr ""
#~ "Biestable D\n"
#~ "(Sistema)"

#~ msgid "1 when configured as input"
#~ msgstr "1 Cuando se configura como entrada"
