{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1408629003925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1408629003926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 21 23:50:03 2014 " "Processing started: Thu Aug 21 23:50:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1408629003926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1408629003926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist MIPS32 -c MIPS32 " "Command: quartus_map --generate_functional_sim_netlist MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1408629003926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1408629004093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_memtoreg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_memtoreg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_MemtoReg_Mux " "Found entity 1: WB_MemtoReg_Mux" {  } { { "WB_MemtoReg_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32 " "Found entity 1: MIPS32" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Top " "Found entity 1: MIPS_Top" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Pipeline_Stage " "Found entity 1: MEM_WB_Pipeline_Stage" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Data_Memory " "Found entity 1: MEM_Data_Memory" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch_and.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_branch_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch_AND " "Found entity 1: MEM_Branch_AND" {  } { { "MEM_Branch_AND.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Reg " "Found entity 1: IF_PC_Reg" {  } { { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Mux " "Found entity 1: IF_PC_Mux" {  } { { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Add " "Found entity 1: IF_PC_Add" {  } { { "IF_PC_Add.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file if_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Instruction_Memory " "Found entity 1: IF_Instruction_Memory" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Pipeline_Stage " "Found entity 1: IF_ID_Pipeline_Stage" {  } { { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file id_sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Sign_Extension " "Found entity 1: ID_Sign_Extension" {  } { { "ID_Sign_Extension.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Sign_Extension.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file id_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Registers " "Found entity 1: ID_Registers" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Pipeline_Stage " "Found entity 1: ID_EX_Pipeline_Stage" {  } { { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Control " "Found entity 1: ID_Control" {  } { { "ID_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Shift_Left_2 " "Found entity 1: EX_Shift_Left_2" {  } { { "EX_Shift_Left_2.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Shift_Left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_PC_Add " "Found entity 1: EX_PC_Add" {  } { { "EX_PC_Add.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Pipeline_Stage " "Found entity 1: EX_MEM_Pipeline_Stage" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_dest_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_dest_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Dest_Mux " "Found entity 1: EX_Dest_Mux" {  } { { "EX_Dest_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Dest_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Mux " "Found entity 1: EX_ALU_Mux" {  } { { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Control " "Found entity 1: EX_ALU_Control" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004152 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EX_ALU.v(30) " "Verilog HDL warning at EX_ALU.v(30): extended using \"x\" or \"z\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1408629004153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk MIPS32.v(50) " "Verilog HDL Implicit Net warning at MIPS32.v(50): created implicit net for \"Clk\"" {  } { { "MIPS32.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1408629004154 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk MIPS_Top.v(26) " "Verilog HDL Implicit Net warning at MIPS_Top.v(26): created implicit net for \"Clk\"" {  } { { "MIPS_Top.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1408629004154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS32 " "Elaborating entity \"MIPS32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1408629004171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Mux IF_PC_Mux:IF_PC_Mux " "Elaborating entity \"IF_PC_Mux\" for hierarchy \"IF_PC_Mux:IF_PC_Mux\"" {  } { { "MIPS32.v" "IF_PC_Mux" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408629004183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Reg IF_PC_Reg:IF_PC_Reg " "Elaborating entity \"IF_PC_Reg\" for hierarchy \"IF_PC_Reg:IF_PC_Reg\"" {  } { { "MIPS32.v" "IF_PC_Reg" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408629004185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Add IF_PC_Add:IF_PC_Add " "Elaborating entity \"IF_PC_Add\" for hierarchy \"IF_PC_Add:IF_PC_Add\"" {  } { { "MIPS32.v" "IF_PC_Add" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408629004188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Instruction_Memory IF_Instruction_Memory:IF_Instruction_Memory " "Elaborating entity \"IF_Instruction_Memory\" for hierarchy \"IF_Instruction_Memory:IF_Instruction_Memory\"" {  } { { "MIPS32.v" "IF_Instruction_Memory" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408629004190 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 255 IF_Instruction_Memory.v(13) " "Verilog HDL warning at IF_Instruction_Memory.v(13): number of words (21) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1408629004192 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.data_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.data_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1408629004198 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.waddr_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.waddr_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1408629004198 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.we_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.we_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1408629004198 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Pipeline_Stage IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage " "Elaborating entity \"IF_ID_Pipeline_Stage\" for hierarchy \"IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\"" {  } { { "MIPS32.v" "IF_ID_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408629004201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Registers ID_Registers:ID_Registers " "Elaborating entity \"ID_Registers\" for hierarchy \"ID_Registers:ID_Registers\"" {  } { { "MIPS32.v" "ID_Registers" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408629004207 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 255 ID_Registers.v(18) " "Verilog HDL warning at ID_Registers.v(18): number of words (0) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1408629004210 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ID_Registers.v(21) " "Verilog HDL or VHDL warning at the ID_Registers.v(21): index expression is not wide enough to address all of the elements in the array" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 21 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1408629004212 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ID_Registers.v(26) " "Verilog HDL or VHDL warning at the ID_Registers.v(26): index expression is not wide enough to address all of the elements in the array" {  } { { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 26 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1 1408629004213 "|MIPS32|ID_Registers:ID_Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Sign_Extension ID_Sign_Extension:ID_Sign_Extension " "Elaborating entity \"ID_Sign_Extension\" for hierarchy \"ID_Sign_Extension:ID_Sign_Extension\"" {  } { { "MIPS32.v" "ID_Sign_Extension" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408629004221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Control ID_Control:ID_Control " "Elaborating entity \"ID_Control\" for hierarchy \"ID_Control:ID_Control\"" {  } { { "MIPS32.v" "ID_Control" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408629004223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Pipeline_Stage ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage " "Elaborating entity \"ID_EX_Pipeline_Stage\" for hierarchy \"ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\"" {  } { { "MIPS32.v" "ID_EX_Pipeline_Stage" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1408629004227 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ID_Registers:ID_Registers\|Register_File_rtl_0 " "Inferred dual-clock RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1408629004301 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ID_Registers:ID_Registers\|Register_File_rtl_1 " "Inferred dual-clock RAM node \"ID_Registers:ID_Registers\|Register_File_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1408629004301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Elaborated megafunction instantiation \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1408629004344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0 " "Instantiated megafunction \"ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004344 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1408629004344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovh1 " "Found entity 1: altsyncram_ovh1" {  } { { "db/altsyncram_ovh1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_ovh1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ril1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ril1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ril1 " "Found entity 1: altsyncram_ril1" {  } { { "db/altsyncram_ril1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_ril1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004435 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "db/altsyncram_ovh1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_ovh1.tdf" 37 2 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1408629004442 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "db/altsyncram_ovh1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_ovh1.tdf" 37 2 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1408629004452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_Instruction_Memory:IF_Instruction_Memory\|altsyncram:Instruction_Memory_rtl_0 " "Elaborated megafunction instantiation \"IF_Instruction_Memory:IF_Instruction_Memory\|altsyncram:Instruction_Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1408629004506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_Instruction_Memory:IF_Instruction_Memory\|altsyncram:Instruction_Memory_rtl_0 " "Instantiated megafunction \"IF_Instruction_Memory:IF_Instruction_Memory\|altsyncram:Instruction_Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1408629004506 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1408629004506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e381.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e381.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e381 " "Found entity 1: altsyncram_e381" {  } { { "db/altsyncram_e381.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_e381.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1408629004553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1408629004553 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1408629004559 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1408629004560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1408629004642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 21 23:50:04 2014 " "Processing ended: Thu Aug 21 23:50:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1408629004642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1408629004642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1408629004642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1408629004642 ""}
