[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~AddSub|AddSub>io_outIEEE",
    "sources":[
      "~AddSub|AddSub>io_useINT"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AddSub|RoundAnyRawFNToRecFN_1",
    "duplicate":"~AddSub|AddSub/iNToRecFN_1:INToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AddSub|INToRecFN",
    "duplicate":"~AddSub|AddSub/iNToRecFN_1:INToRecFN",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AddSub|RoundAnyRawFNToRecFN_2",
    "duplicate":"~AddSub|AddSub/iNToRecFN_2:INToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_1",
    "index":0.75
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~AddSub|INToRecFN_1",
    "duplicate":"~AddSub|AddSub/iNToRecFN_2:INToRecFN",
    "index":0.875
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"rtl"
  }
]