###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       108226   # Number of WRITE/WRITEP commands
num_reads_done                 =      1657189   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1286258   # Number of read row buffer hits
num_read_cmds                  =      1657179   # Number of READ/READP commands
num_writes_done                =       108240   # Number of read requests issued
num_write_row_hits             =        69718   # Number of write row buffer hits
num_act_cmds                   =       412833   # Number of ACT commands
num_pre_cmds                   =       412801   # Number of PRE commands
num_ondemand_pres              =       386962   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9528747   # Cyles of rank active rank.0
rank_active_cycles.1           =      9350351   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       471253   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       649649   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1648148   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        52035   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15171   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10189   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8342   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5255   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3983   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2580   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1764   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1512   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16525   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =           30   # Write cmd latency (cycles)
write_latency[80-99]           =           62   # Write cmd latency (cycles)
write_latency[100-119]         =          119   # Write cmd latency (cycles)
write_latency[120-139]         =          196   # Write cmd latency (cycles)
write_latency[140-159]         =          244   # Write cmd latency (cycles)
write_latency[160-179]         =          344   # Write cmd latency (cycles)
write_latency[180-199]         =          447   # Write cmd latency (cycles)
write_latency[200-]            =       106765   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       329668   # Read request latency (cycles)
read_latency[40-59]            =       142114   # Read request latency (cycles)
read_latency[60-79]            =       155695   # Read request latency (cycles)
read_latency[80-99]            =       101934   # Read request latency (cycles)
read_latency[100-119]          =        85116   # Read request latency (cycles)
read_latency[120-139]          =        77679   # Read request latency (cycles)
read_latency[140-159]          =        62379   # Read request latency (cycles)
read_latency[160-179]          =        53261   # Read request latency (cycles)
read_latency[180-199]          =        46409   # Read request latency (cycles)
read_latency[200-]             =       602920   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.40264e+08   # Write energy
read_energy                    =  6.68175e+09   # Read energy
act_energy                     =  1.12951e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.26201e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.11832e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94594e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83462e+09   # Active standby energy rank.1
average_read_latency           =      276.768   # Average read request latency (cycles)
average_interarrival           =       5.6641   # Average request interarrival latency (cycles)
total_energy                   =  2.13748e+10   # Total energy (pJ)
average_power                  =      2137.48   # Average power (mW)
average_bandwidth              =       15.065   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       103640   # Number of WRITE/WRITEP commands
num_reads_done                 =      1652515   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1282326   # Number of read row buffer hits
num_read_cmds                  =      1652511   # Number of READ/READP commands
num_writes_done                =       103651   # Number of read requests issued
num_write_row_hits             =        65182   # Number of write row buffer hits
num_act_cmds                   =       411407   # Number of ACT commands
num_pre_cmds                   =       411382   # Number of PRE commands
num_ondemand_pres              =       385171   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9459313   # Cyles of rank active rank.0
rank_active_cycles.1           =      9418181   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       540687   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       581819   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1639095   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        48595   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15410   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10272   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8517   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6133   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4364   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2967   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2051   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1675   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17096   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           20   # Write cmd latency (cycles)
write_latency[40-59]           =           21   # Write cmd latency (cycles)
write_latency[60-79]           =           49   # Write cmd latency (cycles)
write_latency[80-99]           =           97   # Write cmd latency (cycles)
write_latency[100-119]         =          137   # Write cmd latency (cycles)
write_latency[120-139]         =          184   # Write cmd latency (cycles)
write_latency[140-159]         =          284   # Write cmd latency (cycles)
write_latency[160-179]         =          392   # Write cmd latency (cycles)
write_latency[180-199]         =          515   # Write cmd latency (cycles)
write_latency[200-]            =       101938   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       357144   # Read request latency (cycles)
read_latency[40-59]            =       155186   # Read request latency (cycles)
read_latency[60-79]            =       176394   # Read request latency (cycles)
read_latency[80-99]            =       113522   # Read request latency (cycles)
read_latency[100-119]          =        93549   # Read request latency (cycles)
read_latency[120-139]          =        85301   # Read request latency (cycles)
read_latency[140-159]          =        67243   # Read request latency (cycles)
read_latency[160-179]          =        56461   # Read request latency (cycles)
read_latency[180-199]          =        47598   # Read request latency (cycles)
read_latency[200-]             =       500109   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.17371e+08   # Write energy
read_energy                    =  6.66292e+09   # Read energy
act_energy                     =  1.12561e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.5953e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.79273e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90261e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87694e+09   # Active standby energy rank.1
average_read_latency           =      220.371   # Average read request latency (cycles)
average_interarrival           =      5.69419   # Average request interarrival latency (cycles)
total_energy                   =  2.13289e+10   # Total energy (pJ)
average_power                  =      2132.89   # Average power (mW)
average_bandwidth              =      14.9859   # Average bandwidth
