// Seed: 3781147103
module module_0;
  logic id_1 = 1 - 1;
  assign module_1.id_3 = 0;
  wire id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd87
) (
    input tri1 _id_0
    , id_2
);
  logic [id_0 : 1] id_3;
  assign id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd22,
    parameter id_2 = 32'd94,
    parameter id_7 = 32'd73
) (
    output tri id_0,
    input supply0 _id_1,
    input wor _id_2,
    output wor id_3
);
  wire [!  id_1 : id_1] id_5;
  wire [1 : -1] id_6;
  logic [id_1 : id_2] _id_7;
  logic [id_2 : -1 'b0] id_8[1 : id_7];
  assign id_7 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter id_9 = (1);
  wire id_10 = id_7;
  wire id_11;
endmodule
