<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structSMIF__CACHE__BLOCK__MMIO__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SMIF_CACHE_BLOCK_MMIO_Type Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p >MMIO regs for cacheblock (anything other than cache IP related MMIO regs) (SMIF_CACHE_BLOCK_MMIO) </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7d1964dd24d901e9cf6f4e31054a3b29"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a7d1964dd24d901e9cf6f4e31054a3b29">BYPASS_WI</a></td></tr>
<tr class="separator:a7d1964dd24d901e9cf6f4e31054a3b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d2f12f9f7c616e7900e90f8d5386a4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a12d2f12f9f7c616e7900e90f8d5386a4">MASTER_ID</a></td></tr>
<tr class="separator:a12d2f12f9f7c616e7900e90f8d5386a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571365166bc75c1dc4f385cd7fcf933a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a571365166bc75c1dc4f385cd7fcf933a">DIS_CACHE_EN_MAINT</a></td></tr>
<tr class="separator:a571365166bc75c1dc4f385cd7fcf933a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f12d21e822ce047418ca87b59af9563"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a3f12d21e822ce047418ca87b59af9563">DIS_CACHE_DIS_MAINT</a></td></tr>
<tr class="separator:a3f12d21e822ce047418ca87b59af9563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667884c057cdc4181402ae1fd0a005b5"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a667884c057cdc4181402ae1fd0a005b5">APB_VIOLATION_RESP</a></td></tr>
<tr class="separator:a667884c057cdc4181402ae1fd0a005b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771de0c8122a43f464ae4f63b410c403"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a771de0c8122a43f464ae4f63b410c403">MMIO_ACTIVE_EN</a></td></tr>
<tr class="separator:a771de0c8122a43f464ae4f63b410c403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901a32ce5c9e5cb47d99a326b5038c31"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a901a32ce5c9e5cb47d99a326b5038c31">POWER_ON_ENABLE</a></td></tr>
<tr class="separator:a901a32ce5c9e5cb47d99a326b5038c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64834483639480f8c15db13f7e86062"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#ad64834483639480f8c15db13f7e86062">MMIO_CACHE_RET_EN</a></td></tr>
<tr class="separator:ad64834483639480f8c15db13f7e86062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a63471ddb38e42ea6112b7a29c17077"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a7a63471ddb38e42ea6112b7a29c17077">DIS_PWR_DOWN_MAINT</a></td></tr>
<tr class="separator:a7a63471ddb38e42ea6112b7a29c17077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a806e9b635604d0f9f1421dd44e6c74c4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a806e9b635604d0f9f1421dd44e6c74c4">REGION0_BASE</a></td></tr>
<tr class="separator:a806e9b635604d0f9f1421dd44e6c74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0bb5fb8d5ec3608ce5f094af115d4b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#ace0bb5fb8d5ec3608ce5f094af115d4b">REGION0_LIMIT</a></td></tr>
<tr class="separator:ace0bb5fb8d5ec3608ce5f094af115d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a21770ce353ba93a228d27766ed4b59"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a1a21770ce353ba93a228d27766ed4b59">REGION1_BASE</a></td></tr>
<tr class="separator:a1a21770ce353ba93a228d27766ed4b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33d96619cef89b0500e195dcd7e4791"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#ad33d96619cef89b0500e195dcd7e4791">REGION1_LIMIT</a></td></tr>
<tr class="separator:ad33d96619cef89b0500e195dcd7e4791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df80188207383a76c1081de365d905c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a0df80188207383a76c1081de365d905c">REGION2_BASE</a></td></tr>
<tr class="separator:a0df80188207383a76c1081de365d905c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea8a7f1338b1986c78f63589f14f440"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#abea8a7f1338b1986c78f63589f14f440">REGION2_LIMIT</a></td></tr>
<tr class="separator:abea8a7f1338b1986c78f63589f14f440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a873989b5adf3438d0f2ac557bb0a10cd"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a873989b5adf3438d0f2ac557bb0a10cd">REGION3_BASE</a></td></tr>
<tr class="separator:a873989b5adf3438d0f2ac557bb0a10cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c2c636bc403e0fd1af09c2a187c501"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSMIF__CACHE__BLOCK__MMIO__Type.html#a02c2c636bc403e0fd1af09c2a187c501">REGION3_LIMIT</a></td></tr>
<tr class="separator:a02c2c636bc403e0fd1af09c2a187c501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5412681766e9c6b192824861f3a8c73d"><td class="memItemLeft" align="right" valign="top"><a id="a5412681766e9c6b192824861f3a8c73d" name="a5412681766e9c6b192824861f3a8c73d"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED</b> [15]</td></tr>
<tr class="separator:a5412681766e9c6b192824861f3a8c73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a7d1964dd24d901e9cf6f4e31054a3b29" name="a7d1964dd24d901e9cf6f4e31054a3b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1964dd24d901e9cf6f4e31054a3b29">&#9670;&nbsp;</a></span>BYPASS_WI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::BYPASS_WI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000000 Bypass wrap to increment conversion logic </p>

</div>
</div>
<a id="a12d2f12f9f7c616e7900e90f8d5386a4" name="a12d2f12f9f7c616e7900e90f8d5386a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d2f12f9f7c616e7900e90f8d5386a4">&#9670;&nbsp;</a></span>MASTER_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::MASTER_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000004 The cache generates transactions (linefill and eviction Write-Back) that are marked with the value specified by MASTER_ID on hmaster_m. </p>

</div>
</div>
<a id="a571365166bc75c1dc4f385cd7fcf933a" name="a571365166bc75c1dc4f385cd7fcf933a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a571365166bc75c1dc4f385cd7fcf933a">&#9670;&nbsp;</a></span>DIS_CACHE_EN_MAINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::DIS_CACHE_EN_MAINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000008 This signal turns on/off cache enable maintenance. </p>

</div>
</div>
<a id="a3f12d21e822ce047418ca87b59af9563" name="a3f12d21e822ce047418ca87b59af9563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f12d21e822ce047418ca87b59af9563">&#9670;&nbsp;</a></span>DIS_CACHE_DIS_MAINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::DIS_CACHE_DIS_MAINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000000C This signal turns on/off cache disable maintenance. </p>

</div>
</div>
<a id="a667884c057cdc4181402ae1fd0a005b5" name="a667884c057cdc4181402ae1fd0a005b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667884c057cdc4181402ae1fd0a005b5">&#9670;&nbsp;</a></span>APB_VIOLATION_RESP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::APB_VIOLATION_RESP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000010 This signal controls if the APB interface of cache responds with an error to illegal operations on the APB interface. Illegal operations on the APB interface include Writing with no full write strobe, Accessing non-word aligned addresses, Instruction accesses, Non-privileged accesses 1 - The Cache responds with an APB error. Read data is masked with zeros and write data is ignored. 0 - The Cache sends an OK response. Read data is masked with zeros and write data is ignored. </p>

</div>
</div>
<a id="a771de0c8122a43f464ae4f63b410c403" name="a771de0c8122a43f464ae4f63b410c403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a771de0c8122a43f464ae4f63b410c403">&#9670;&nbsp;</a></span>MMIO_ACTIVE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::MMIO_ACTIVE_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000014 SW control to put SMIF.6 in active or clock gated mode </p>

</div>
</div>
<a id="a901a32ce5c9e5cb47d99a326b5038c31" name="a901a32ce5c9e5cb47d99a326b5038c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901a32ce5c9e5cb47d99a326b5038c31">&#9670;&nbsp;</a></span>POWER_ON_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::POWER_ON_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000018 This signal configures the cache to enable the cache automatically after powerup. </p>

</div>
</div>
<a id="ad64834483639480f8c15db13f7e86062" name="ad64834483639480f8c15db13f7e86062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64834483639480f8c15db13f7e86062">&#9670;&nbsp;</a></span>MMIO_CACHE_RET_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::MMIO_CACHE_RET_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000001C Controls if cache SRAMs are retained during DPSLP </p>

</div>
</div>
<a id="a7a63471ddb38e42ea6112b7a29c17077" name="a7a63471ddb38e42ea6112b7a29c17077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a63471ddb38e42ea6112b7a29c17077">&#9670;&nbsp;</a></span>DIS_PWR_DOWN_MAINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::DIS_PWR_DOWN_MAINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000020 This signal turns on/off powerdown maintenance. </p>

</div>
</div>
<a id="a806e9b635604d0f9f1421dd44e6c74c4" name="a806e9b635604d0f9f1421dd44e6c74c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a806e9b635604d0f9f1421dd44e6c74c4">&#9670;&nbsp;</a></span>REGION0_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::REGION0_BASE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000024 Region 0 Attributes - register 0; Region attributes shall be changed exclusively while the SMIF is disabled, and the XIP interfaces are idle </p>

</div>
</div>
<a id="ace0bb5fb8d5ec3608ce5f094af115d4b" name="ace0bb5fb8d5ec3608ce5f094af115d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace0bb5fb8d5ec3608ce5f094af115d4b">&#9670;&nbsp;</a></span>REGION0_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::REGION0_LIMIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000028 Region 0 Attributes - register 1; Region attributes shall be changed exclusively while the SMIF is disabled, and the XIP interfaces are idle </p>

</div>
</div>
<a id="a1a21770ce353ba93a228d27766ed4b59" name="a1a21770ce353ba93a228d27766ed4b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a21770ce353ba93a228d27766ed4b59">&#9670;&nbsp;</a></span>REGION1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::REGION1_BASE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000002C Region 1 Attributes - register 0; Region attributes shall be changed exclusively while the SMIF is disabled, and the XIP interfaces are idle </p>

</div>
</div>
<a id="ad33d96619cef89b0500e195dcd7e4791" name="ad33d96619cef89b0500e195dcd7e4791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33d96619cef89b0500e195dcd7e4791">&#9670;&nbsp;</a></span>REGION1_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::REGION1_LIMIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000030 Region 1 Attributes - register 1; Region attributes shall be changed exclusively while the SMIF is disabled, and the XIP interfaces are idle </p>

</div>
</div>
<a id="a0df80188207383a76c1081de365d905c" name="a0df80188207383a76c1081de365d905c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0df80188207383a76c1081de365d905c">&#9670;&nbsp;</a></span>REGION2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::REGION2_BASE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000034 Region 2 Attributes - register 0; Region attributes shall be changed exclusively while the SMIF is disabled, and the XIP interfaces are idle </p>

</div>
</div>
<a id="abea8a7f1338b1986c78f63589f14f440" name="abea8a7f1338b1986c78f63589f14f440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea8a7f1338b1986c78f63589f14f440">&#9670;&nbsp;</a></span>REGION2_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::REGION2_LIMIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000038 Region 2 Attributes - register 1; Region attributes shall be changed exclusively while the SMIF is disabled, and the XIP interfaces are idle </p>

</div>
</div>
<a id="a873989b5adf3438d0f2ac557bb0a10cd" name="a873989b5adf3438d0f2ac557bb0a10cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a873989b5adf3438d0f2ac557bb0a10cd">&#9670;&nbsp;</a></span>REGION3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::REGION3_BASE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000003C Region 3 Attributes - register 0; Region attributes shall be changed exclusively while the SMIF is disabled, and the XIP interfaces are idle </p>

</div>
</div>
<a id="a02c2c636bc403e0fd1af09c2a187c501" name="a02c2c636bc403e0fd1af09c2a187c501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c2c636bc403e0fd1af09c2a187c501">&#9670;&nbsp;</a></span>REGION3_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::REGION3_LIMIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000040 Region 3 Attributes - register 1; Region attributes shall be changed exclusively while the SMIF is disabled, and the XIP interfaces are idle </p>

</div>
</div>
<a id="a5412681766e9c6b192824861f3a8c73d" name="a5412681766e9c6b192824861f3a8c73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5412681766e9c6b192824861f3a8c73d">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t SMIF_CACHE_BLOCK_MMIO_Type::RESERVED[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
