###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        24141   # Number of WRITE/WRITEP commands
num_reads_done                 =      1275811   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1085752   # Number of read row buffer hits
num_read_cmds                  =      1275801   # Number of READ/READP commands
num_writes_done                =        24141   # Number of read requests issued
num_write_row_hits             =        12292   # Number of write row buffer hits
num_act_cmds                   =       202900   # Number of ACT commands
num_pre_cmds                   =       202870   # Number of PRE commands
num_ondemand_pres              =       177969   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9495186   # Cyles of rank active rank.0
rank_active_cycles.1           =      9253200   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       504814   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       746800   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1214764   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31406   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13649   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5279   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4691   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4836   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1803   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          961   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          944   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          823   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20796   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           20   # Write cmd latency (cycles)
write_latency[80-99]           =           38   # Write cmd latency (cycles)
write_latency[100-119]         =           62   # Write cmd latency (cycles)
write_latency[120-139]         =           94   # Write cmd latency (cycles)
write_latency[140-159]         =           82   # Write cmd latency (cycles)
write_latency[160-179]         =          141   # Write cmd latency (cycles)
write_latency[180-199]         =          171   # Write cmd latency (cycles)
write_latency[200-]            =        23526   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       395059   # Read request latency (cycles)
read_latency[40-59]            =       149426   # Read request latency (cycles)
read_latency[60-79]            =       125255   # Read request latency (cycles)
read_latency[80-99]            =        78539   # Read request latency (cycles)
read_latency[100-119]          =        63669   # Read request latency (cycles)
read_latency[120-139]          =        57509   # Read request latency (cycles)
read_latency[140-159]          =        46305   # Read request latency (cycles)
read_latency[160-179]          =        39584   # Read request latency (cycles)
read_latency[180-199]          =        33751   # Read request latency (cycles)
read_latency[200-]             =       286704   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.20512e+08   # Write energy
read_energy                    =  5.14403e+09   # Read energy
act_energy                     =  5.55134e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.42311e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.58464e+08   # Precharge standby energy rank.1
act_stb_energy.0               =    5.925e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.774e+09   # Active standby energy rank.1
average_read_latency           =      163.188   # Average read request latency (cycles)
average_interarrival           =      7.69182   # Average request interarrival latency (cycles)
total_energy                   =  1.88241e+10   # Total energy (pJ)
average_power                  =      1882.41   # Average power (mW)
average_bandwidth              =      11.0929   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        24731   # Number of WRITE/WRITEP commands
num_reads_done                 =      1327328   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1098076   # Number of read row buffer hits
num_read_cmds                  =      1327323   # Number of READ/READP commands
num_writes_done                =        24734   # Number of read requests issued
num_write_row_hits             =        12455   # Number of write row buffer hits
num_act_cmds                   =       242675   # Number of ACT commands
num_pre_cmds                   =       242647   # Number of PRE commands
num_ondemand_pres              =       217397   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9398133   # Cyles of rank active rank.0
rank_active_cycles.1           =      9354710   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       601867   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       645290   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1268198   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31133   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12986   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5117   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4565   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4725   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1730   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1035   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          996   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          812   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20765   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           10   # Write cmd latency (cycles)
write_latency[80-99]           =           14   # Write cmd latency (cycles)
write_latency[100-119]         =           28   # Write cmd latency (cycles)
write_latency[120-139]         =           59   # Write cmd latency (cycles)
write_latency[140-159]         =           75   # Write cmd latency (cycles)
write_latency[160-179]         =          121   # Write cmd latency (cycles)
write_latency[180-199]         =          188   # Write cmd latency (cycles)
write_latency[200-]            =        24233   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       374193   # Read request latency (cycles)
read_latency[40-59]            =       148199   # Read request latency (cycles)
read_latency[60-79]            =       136122   # Read request latency (cycles)
read_latency[80-99]            =        86304   # Read request latency (cycles)
read_latency[100-119]          =        71180   # Read request latency (cycles)
read_latency[120-139]          =        65039   # Read request latency (cycles)
read_latency[140-159]          =        51756   # Read request latency (cycles)
read_latency[160-179]          =        43664   # Read request latency (cycles)
read_latency[180-199]          =        36970   # Read request latency (cycles)
read_latency[200-]             =       313896   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.23457e+08   # Write energy
read_energy                    =  5.35177e+09   # Read energy
act_energy                     =  6.63959e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88896e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.09739e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86443e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83734e+09   # Active standby energy rank.1
average_read_latency           =      165.976   # Average read request latency (cycles)
average_interarrival           =      7.39537   # Average request interarrival latency (cycles)
total_energy                   =  1.91442e+10   # Total energy (pJ)
average_power                  =      1914.42   # Average power (mW)
average_bandwidth              =      11.5376   # Average bandwidth
