<profile>

<section name = "Vitis HLS Report for 'matrix_vector'" level="0">
<item name = "Date">Wed Mar 10 22:56:53 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">dft_hls</item>
<item name = "Solution">base_solution (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.536 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">785, 785, 7.850 us, 7.850 us, 786, 786, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- data_loop">784, 784, 98, -, -, 8, no</column>
<column name=" + dot_product_loop">96, 96, 12, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 67, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 455, 1042, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 92, -</column>
<column name="Register">-, -, 166, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="facc_32ns_32ns_1ns_32_6_no_dsp_1_U2">facc_32ns_32ns_1ns_32_6_no_dsp_1, 0, 0, 312, 721, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_fu_152_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln14_fu_167_p2">+, 0, 0, 14, 6, 6</column>
<column name="add_ln8_fu_124_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln12_fu_177_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln14_fu_183_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln8_fu_146_p2">icmp, 0, 0, 9, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="i_reg_87">9, 2, 4, 8</column>
<column name="j_reg_98">9, 2, 4, 8</column>
<column name="sum_reg_109">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="M_load_reg_254">32, 0, 32, 0</column>
<column name="V_In_load_reg_249">32, 0, 32, 0</column>
<column name="add_ln12_reg_226">4, 0, 4, 0</column>
<column name="add_ln8_reg_208">4, 0, 4, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="i_reg_87">4, 0, 4, 0</column>
<column name="icmp_ln14_reg_244">1, 0, 1, 0</column>
<column name="j_reg_98">4, 0, 4, 0</column>
<column name="mul_reg_269">32, 0, 32, 0</column>
<column name="sum_reg_109">32, 0, 32, 0</column>
<column name="tmp_cast_reg_218">3, 0, 6, 3</column>
<column name="zext_ln8_reg_213">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="M_address0">out, 6, ap_memory, M, array</column>
<column name="M_ce0">out, 1, ap_memory, M, array</column>
<column name="M_q0">in, 32, ap_memory, M, array</column>
<column name="V_In_address0">out, 3, ap_memory, V_In, array</column>
<column name="V_In_ce0">out, 1, ap_memory, V_In, array</column>
<column name="V_In_q0">in, 32, ap_memory, V_In, array</column>
<column name="V_Out_address0">out, 3, ap_memory, V_Out, array</column>
<column name="V_Out_ce0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_we0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_d0">out, 32, ap_memory, V_Out, array</column>
</table>
</item>
</section>
</profile>
