# ğŸ“˜ **Experiment 10 â€“ Flip-Flops and Counters (Behavioral Modeling)**

## ğŸ¯ **Aim**

To develop Verilog modules for:

1. **SR Flip-Flop**
2. **JK Flip-Flop**
3. **T Flip-Flop**
4. **4-bit Ring Counter**
5. **4-bit Johnson Counter**

All circuits are implemented using **behavioral modeling**.

---

## ğŸ§  **Theory Overview**

### ğŸ”¹ **1. SR Flip-Flop**

* Inputs: **S (Set), R (Reset)**
* Output: **Q, QÌ„**
* Behavior:

  * S=1, R=0 â†’ Set
  * S=0, R=1 â†’ Reset
  * S=0, R=0 â†’ No change
  * S=1, R=1 â†’ Invalid

---

### ğŸ”¹ **2. JK Flip-Flop**

Improves SR Flip-Flop by removing invalid state.

* J=0, K=0 â†’ No change
* J=0, K=1 â†’ Reset
* J=1, K=0 â†’ Set
* J=1, K=1 â†’ Toggle

---

### ğŸ”¹ **3. T Flip-Flop**

* T = 0 â†’ Hold
* T = 1 â†’ Toggle

Used in counters.

---

### ğŸ”¹ **4. Ring Counter (4-bit)**

A shift register with feedback:

```
0001 â†’ 0010 â†’ 0100 â†’ 1000 â†’ 0001 â†’ ...
```

---

### ğŸ”¹ **5. Johnson Counter (4-bit)**

Also known as *Twisted Ring Counter*:

```
0000 â†’ 0001 â†’ 0011 â†’ 0111 â†’ 1111 â†’ 1110 â†’ 1100 â†’ 1000 â†’ 0000 â†’ ...
```

---

## ğŸ“ **Folder Structure**

```
Exp10/
â”œâ”€â”€ sr_ff.v
â”œâ”€â”€ jk_ff.v
â”œâ”€â”€ t_ff.v
â”œâ”€â”€ ring_counter.v
â”œâ”€â”€ johnson_counter.v
â”œâ”€â”€ tb_sr_ff.v
â”œâ”€â”€ tb_jk_ff.v
â”œâ”€â”€ tb_t_ff.v
â”œâ”€â”€ tb_ring_counter.v
â”œâ”€â”€ tb_johnson_counter.v
â””â”€â”€ sim/
```

---

## ğŸ“‚ **Module Summary**

| Module              | Description                                  |
| ------------------- | -------------------------------------------- |
| `sr_ff.v`           | SR flip-flop using behavioral `always` block |
| `jk_ff.v`           | JK flip-flop with toggle feature             |
| `t_ff.v`            | T flip-flop toggles on each clock            |
| `ring_counter.v`    | 4-bit rotating ring counter                  |
| `johnson_counter.v` | 4-bit Johnson (twisted ring) counter         |

---

## ğŸ§ª **Testbenches**

Each testbench includes:

* Clock generator (`forever #5 clk = ~clk;`)
* Reset stimulus
* Test vector patterns
* Waveform dumping using:

```verilog
$dumpfile("sim/<filename>.vcd");
$dumpvars(0, <tb_module>);
```

This allows simulation using **Icarus Verilog** and waveform viewing in **GTKWave**.

---

## â–¶ **Running the Experiment (Icarus Verilog)**

### **Compile**

Example for SR FF:

```bash
iverilog -o sr_tb tb_sr_ff.v sr_ff.v
```

### **Run**

```bash
vvp sr_tb
```

### **Open Waveform**

```bash
gtkwave sim/sr_ff.vcd
```

Repeat similarly for:

* `jk_ff`
* `t_ff`
* `ring_counter`
* `johnson_counter`

---

## âœ… **Expected Output**

* Flip-Flops should show correct **set, reset, hold, toggle** behavior.
* Ring counter should cycle through **one-hot pattern**.
* Johnson counter should generate **8-state sequence**.
* Waveforms should verify correct timing and transitions.

---
