

================================================================
== Vitis HLS Report for 'keccak_top'
================================================================
* Date:           Mon Dec 22 22:18:15 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        example
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.430 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       78|    64578|  0.390 us|  0.323 ms|   79|  64579|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- ABSORB_LOOP   |        6|    64000|    6 ~ 64|          -|          -|  1 ~ 1000|        no|
        |- SQUEEZE_LOOP  |        6|      512|    6 ~ 64|          -|          -|     1 ~ 8|        no|
        +----------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 47 
44 --> 45 
45 --> 46 
46 --> 43 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bytes_remaining = alloca i32 1" [keccak.cpp:287]   --->   Operation 48 'alloca' 'bytes_remaining' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%input_len_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %input_len"   --->   Operation 49 'read' 'input_len_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%output_len_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %output_len"   --->   Operation 50 'read' 'output_len_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%delimiter_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %delimiter"   --->   Operation 51 'read' 'delimiter_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%rate_bytes_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %rate_bytes"   --->   Operation 52 'read' 'rate_bytes_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_remaining_1_loc = alloca i64 1"   --->   Operation 53 'alloca' 'output_remaining_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%message_done_1_loc = alloca i64 1"   --->   Operation 54 'alloca' 'message_done_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%spectopmodule_ln253 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [keccak.cpp:253]   --->   Operation 55 'spectopmodule' 'spectopmodule_ln253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_stream_V_data_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_keep_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_strb_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_stream_V_data_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_keep_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_strb_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %rate_bytes"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rate_bytes, void @empty_2, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rate_bytes, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %delimiter"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %delimiter, void @empty_2, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %delimiter, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_len"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_len, void @empty_2, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_len, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_len"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_len, void @empty_2, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_len, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%state = alloca i64 1" [keccak.cpp:271]   --->   Operation 79 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%state_1 = alloca i64 1" [keccak.cpp:271]   --->   Operation 80 'alloca' 'state_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%state_2 = alloca i64 1" [keccak.cpp:271]   --->   Operation 81 'alloca' 'state_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%state_3 = alloca i64 1" [keccak.cpp:271]   --->   Operation 82 'alloca' 'state_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%state_4 = alloca i64 1" [keccak.cpp:271]   --->   Operation 83 'alloca' 'state_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%state_5 = alloca i64 1" [keccak.cpp:271]   --->   Operation 84 'alloca' 'state_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%state_6 = alloca i64 1" [keccak.cpp:271]   --->   Operation 85 'alloca' 'state_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%state_7 = alloca i64 1" [keccak.cpp:271]   --->   Operation 86 'alloca' 'state_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%state_8 = alloca i64 1" [keccak.cpp:271]   --->   Operation 87 'alloca' 'state_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%state_9 = alloca i64 1" [keccak.cpp:271]   --->   Operation 88 'alloca' 'state_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%state_10 = alloca i64 1" [keccak.cpp:271]   --->   Operation 89 'alloca' 'state_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%state_11 = alloca i64 1" [keccak.cpp:271]   --->   Operation 90 'alloca' 'state_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%state_12 = alloca i64 1" [keccak.cpp:271]   --->   Operation 91 'alloca' 'state_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%state_13 = alloca i64 1" [keccak.cpp:271]   --->   Operation 92 'alloca' 'state_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%state_14 = alloca i64 1" [keccak.cpp:271]   --->   Operation 93 'alloca' 'state_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%state_15 = alloca i64 1" [keccak.cpp:271]   --->   Operation 94 'alloca' 'state_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%state_16 = alloca i64 1" [keccak.cpp:271]   --->   Operation 95 'alloca' 'state_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%state_17 = alloca i64 1" [keccak.cpp:271]   --->   Operation 96 'alloca' 'state_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%state_18 = alloca i64 1" [keccak.cpp:271]   --->   Operation 97 'alloca' 'state_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%state_19 = alloca i64 1" [keccak.cpp:271]   --->   Operation 98 'alloca' 'state_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%state_20 = alloca i64 1" [keccak.cpp:271]   --->   Operation 99 'alloca' 'state_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%state_21 = alloca i64 1" [keccak.cpp:271]   --->   Operation 100 'alloca' 'state_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%state_22 = alloca i64 1" [keccak.cpp:271]   --->   Operation 101 'alloca' 'state_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%state_23 = alloca i64 1" [keccak.cpp:271]   --->   Operation 102 'alloca' 'state_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%state_24 = alloca i64 1" [keccak.cpp:271]   --->   Operation 103 'alloca' 'state_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state" [keccak.cpp:277]   --->   Operation 104 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 105 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_1" [keccak.cpp:277]   --->   Operation 105 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 106 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_2" [keccak.cpp:277]   --->   Operation 106 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 107 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_3" [keccak.cpp:277]   --->   Operation 107 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 108 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_4" [keccak.cpp:277]   --->   Operation 108 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 109 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_5" [keccak.cpp:277]   --->   Operation 109 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 110 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_6" [keccak.cpp:277]   --->   Operation 110 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 111 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_7" [keccak.cpp:277]   --->   Operation 111 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 112 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_8" [keccak.cpp:277]   --->   Operation 112 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 113 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_9" [keccak.cpp:277]   --->   Operation 113 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 114 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_10" [keccak.cpp:277]   --->   Operation 114 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 115 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_11" [keccak.cpp:277]   --->   Operation 115 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 116 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_12" [keccak.cpp:277]   --->   Operation 116 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 117 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_13" [keccak.cpp:277]   --->   Operation 117 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 118 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_14" [keccak.cpp:277]   --->   Operation 118 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 119 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_15" [keccak.cpp:277]   --->   Operation 119 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 120 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_16" [keccak.cpp:277]   --->   Operation 120 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 121 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_17" [keccak.cpp:277]   --->   Operation 121 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 122 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_18" [keccak.cpp:277]   --->   Operation 122 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 123 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_19" [keccak.cpp:277]   --->   Operation 123 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 124 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_20" [keccak.cpp:277]   --->   Operation 124 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 125 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_21" [keccak.cpp:277]   --->   Operation 125 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 126 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_22" [keccak.cpp:277]   --->   Operation 126 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 127 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_23" [keccak.cpp:277]   --->   Operation 127 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 128 [1/1] (0.52ns)   --->   "%store_ln277 = store i64 0, i64 %state_24" [keccak.cpp:277]   --->   Operation 128 'store' 'store_ln277' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i8 %rate_bytes_read" [keccak.cpp:295]   --->   Operation 129 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i8 %rate_bytes_read" [keccak.cpp:292]   --->   Operation 130 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln292 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 0, i1 %output_stream_V_last_V, i1 0, i1 0, void @empty_9" [keccak.cpp:292]   --->   Operation 131 'specaxissidechannel' 'specaxissidechannel_ln292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln292 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_10" [keccak.cpp:292]   --->   Operation 132 'specaxissidechannel' 'specaxissidechannel_ln292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln287 = store i32 %input_len_read, i32 %bytes_remaining" [keccak.cpp:287]   --->   Operation 133 'store' 'store_ln287' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 134 [1/1] (0.42ns)   --->   "%br_ln292 = br void %while.cond" [keccak.cpp:292]   --->   Operation 134 'br' 'br_ln292' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.43>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%message_done = phi i1 0, void %entry, i1 %message_done_1_loc_load, void %if.end33"   --->   Operation 135 'phi' 'message_done' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%bytes_remaining_2 = load i32 %bytes_remaining" [keccak.cpp:287]   --->   Operation 136 'load' 'bytes_remaining_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.01ns)   --->   "%icmp_ln292 = icmp_sgt  i32 %bytes_remaining_2, i32 0" [keccak.cpp:292]   --->   Operation 137 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln292)   --->   "%xor_ln292 = xor i1 %message_done, i1 1" [keccak.cpp:292]   --->   Operation 138 'xor' 'xor_ln292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln292 = and i1 %icmp_ln292, i1 %xor_ln292" [keccak.cpp:292]   --->   Operation 139 'and' 'and_ln292' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %and_ln292, void %while.end, void %while.body" [keccak.cpp:292]   --->   Operation 140 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln287 = trunc i32 %bytes_remaining_2" [keccak.cpp:287]   --->   Operation 141 'trunc' 'trunc_ln287' <Predicate = (and_ln292)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.01ns)   --->   "%icmp_ln295 = icmp_sgt  i32 %bytes_remaining_2, i32 %zext_ln295" [keccak.cpp:295]   --->   Operation 142 'icmp' 'icmp_ln295' <Predicate = (and_ln292)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.39ns)   --->   "%block_bytes = select i1 %icmp_ln295, i8 %rate_bytes_read, i8 %trunc_ln287" [keccak.cpp:295]   --->   Operation 143 'select' 'block_bytes' <Predicate = (and_ln292)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln295_1 = zext i8 %block_bytes" [keccak.cpp:295]   --->   Operation 144 'zext' 'zext_ln295_1' <Predicate = (and_ln292)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i8 %block_bytes" [keccak.cpp:296]   --->   Operation 145 'zext' 'zext_ln296' <Predicate = (and_ln292)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.76ns)   --->   "%add_ln296 = add i9 %zext_ln296, i9 7" [keccak.cpp:296]   --->   Operation 146 'add' 'add_ln296' <Predicate = (and_ln292)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln296, i32 3, i32 8" [keccak.cpp:296]   --->   Operation 147 'partselect' 'trunc_ln1' <Predicate = (and_ln292)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (1.25ns)   --->   "%call_ln296 = call void @keccak_top_Pipeline_ABSORB_BLOCK, i1 %message_done, i6 %trunc_ln1, i64 %state_24, i64 %state_23, i64 %state_22, i64 %state_21, i64 %state_20, i64 %state_19, i64 %state_18, i64 %state_17, i64 %state_16, i64 %state_15, i64 %state_14, i64 %state_13, i64 %state_12, i64 %state_11, i64 %state_10, i64 %state_9, i64 %state_8, i64 %state_7, i64 %state_6, i64 %state_5, i64 %state_4, i64 %state_3, i64 %state_2, i64 %state_1, i64 %state, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i1 %message_done_1_loc" [keccak.cpp:296]   --->   Operation 148 'call' 'call_ln296' <Predicate = (and_ln292)> <Delay = 1.25> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 149 [1/1] (1.01ns)   --->   "%bytes_remaining_3 = sub i32 %bytes_remaining_2, i32 %zext_ln295_1" [keccak.cpp:314]   --->   Operation 149 'sub' 'bytes_remaining_3' <Predicate = (and_ln292)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (1.01ns)   --->   "%icmp_ln317_1 = icmp_slt  i32 %bytes_remaining_2, i32 %zext_ln295" [keccak.cpp:317]   --->   Operation 150 'icmp' 'icmp_ln317_1' <Predicate = (and_ln292)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [36/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 151 'urem' 'offset_bytes' <Predicate = (!and_ln292)> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.84>
ST_3 : Operation 152 [1/2] (1.84ns)   --->   "%call_ln296 = call void @keccak_top_Pipeline_ABSORB_BLOCK, i1 %message_done, i6 %trunc_ln1, i64 %state_24, i64 %state_23, i64 %state_22, i64 %state_21, i64 %state_20, i64 %state_19, i64 %state_18, i64 %state_17, i64 %state_16, i64 %state_15, i64 %state_14, i64 %state_13, i64 %state_12, i64 %state_11, i64 %state_10, i64 %state_9, i64 %state_8, i64 %state_7, i64 %state_6, i64 %state_5, i64 %state_4, i64 %state_3, i64 %state_2, i64 %state_1, i64 %state, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i1 %message_done_1_loc" [keccak.cpp:296]   --->   Operation 152 'call' 'call_ln296' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln293 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1000, i64 500" [keccak.cpp:293]   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [keccak.cpp:292]   --->   Operation 154 'specloopname' 'specloopname_ln292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%message_done_1_loc_load = load i1 %message_done_1_loc"   --->   Operation 155 'load' 'message_done_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (1.01ns)   --->   "%icmp_ln317 = icmp_slt  i32 %bytes_remaining_3, i32 1" [keccak.cpp:317]   --->   Operation 156 'icmp' 'icmp_ln317' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln317)   --->   "%or_ln317 = or i1 %icmp_ln317_1, i1 %message_done_1_loc_load" [keccak.cpp:317]   --->   Operation 157 'or' 'or_ln317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln317 = and i1 %icmp_ln317, i1 %or_ln317" [keccak.cpp:317]   --->   Operation 158 'and' 'and_ln317' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %and_ln317, void %if.then32, void %if.end33" [keccak.cpp:317]   --->   Operation 159 'br' 'br_ln317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%state_load_1 = load i64 %state" [keccak.cpp:318]   --->   Operation 160 'load' 'state_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%state_1_load_1 = load i64 %state_1" [keccak.cpp:318]   --->   Operation 161 'load' 'state_1_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%state_2_load_1 = load i64 %state_2" [keccak.cpp:318]   --->   Operation 162 'load' 'state_2_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%state_3_load_1 = load i64 %state_3" [keccak.cpp:318]   --->   Operation 163 'load' 'state_3_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%state_4_load_1 = load i64 %state_4" [keccak.cpp:318]   --->   Operation 164 'load' 'state_4_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%state_5_load_1 = load i64 %state_5" [keccak.cpp:318]   --->   Operation 165 'load' 'state_5_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%state_6_load_1 = load i64 %state_6" [keccak.cpp:318]   --->   Operation 166 'load' 'state_6_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%state_7_load_1 = load i64 %state_7" [keccak.cpp:318]   --->   Operation 167 'load' 'state_7_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%state_8_load_1 = load i64 %state_8" [keccak.cpp:318]   --->   Operation 168 'load' 'state_8_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%state_9_load_1 = load i64 %state_9" [keccak.cpp:318]   --->   Operation 169 'load' 'state_9_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%state_10_load_1 = load i64 %state_10" [keccak.cpp:318]   --->   Operation 170 'load' 'state_10_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%state_11_load_1 = load i64 %state_11" [keccak.cpp:318]   --->   Operation 171 'load' 'state_11_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%state_12_load_1 = load i64 %state_12" [keccak.cpp:318]   --->   Operation 172 'load' 'state_12_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%state_13_load_1 = load i64 %state_13" [keccak.cpp:318]   --->   Operation 173 'load' 'state_13_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%state_14_load_1 = load i64 %state_14" [keccak.cpp:318]   --->   Operation 174 'load' 'state_14_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%state_15_load_1 = load i64 %state_15" [keccak.cpp:318]   --->   Operation 175 'load' 'state_15_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%state_16_load_1 = load i64 %state_16" [keccak.cpp:318]   --->   Operation 176 'load' 'state_16_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%state_17_load_1 = load i64 %state_17" [keccak.cpp:318]   --->   Operation 177 'load' 'state_17_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%state_18_load_1 = load i64 %state_18" [keccak.cpp:318]   --->   Operation 178 'load' 'state_18_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%state_19_load_1 = load i64 %state_19" [keccak.cpp:318]   --->   Operation 179 'load' 'state_19_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%state_20_load_1 = load i64 %state_20" [keccak.cpp:318]   --->   Operation 180 'load' 'state_20_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%state_21_load_1 = load i64 %state_21" [keccak.cpp:318]   --->   Operation 181 'load' 'state_21_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%state_22_load_1 = load i64 %state_22" [keccak.cpp:318]   --->   Operation 182 'load' 'state_22_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%state_23_load_1 = load i64 %state_23" [keccak.cpp:318]   --->   Operation 183 'load' 'state_23_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%state_24_load_1 = load i64 %state_24" [keccak.cpp:318]   --->   Operation 184 'load' 'state_24_load_1' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_4 : Operation 185 [2/2] (0.85ns)   --->   "%call_ret = call i1600 @keccak_f1600, i64 %state_load_1, i64 %state_1_load_1, i64 %state_2_load_1, i64 %state_3_load_1, i64 %state_4_load_1, i64 %state_5_load_1, i64 %state_6_load_1, i64 %state_7_load_1, i64 %state_8_load_1, i64 %state_9_load_1, i64 %state_10_load_1, i64 %state_11_load_1, i64 %state_12_load_1, i64 %state_13_load_1, i64 %state_14_load_1, i64 %state_15_load_1, i64 %state_16_load_1, i64 %state_17_load_1, i64 %state_18_load_1, i64 %state_19_load_1, i64 %state_20_load_1, i64 %state_21_load_1, i64 %state_22_load_1, i64 %state_23_load_1, i64 %state_24_load_1, i64 %RC_TABLE" [keccak.cpp:318]   --->   Operation 185 'call' 'call_ret' <Predicate = (!and_ln317)> <Delay = 0.85> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 2.16>
ST_5 : Operation 186 [1/2] (1.64ns)   --->   "%call_ret = call i1600 @keccak_f1600, i64 %state_load_1, i64 %state_1_load_1, i64 %state_2_load_1, i64 %state_3_load_1, i64 %state_4_load_1, i64 %state_5_load_1, i64 %state_6_load_1, i64 %state_7_load_1, i64 %state_8_load_1, i64 %state_9_load_1, i64 %state_10_load_1, i64 %state_11_load_1, i64 %state_12_load_1, i64 %state_13_load_1, i64 %state_14_load_1, i64 %state_15_load_1, i64 %state_16_load_1, i64 %state_17_load_1, i64 %state_18_load_1, i64 %state_19_load_1, i64 %state_20_load_1, i64 %state_21_load_1, i64 %state_22_load_1, i64 %state_23_load_1, i64 %state_24_load_1, i64 %RC_TABLE" [keccak.cpp:318]   --->   Operation 186 'call' 'call_ret' <Predicate = (!and_ln317)> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%state_26 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 187 'extractvalue' 'state_26' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_26, i64 %state" [keccak.cpp:318]   --->   Operation 188 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%state_27 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 189 'extractvalue' 'state_27' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_27, i64 %state_1" [keccak.cpp:318]   --->   Operation 190 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%state_28 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 191 'extractvalue' 'state_28' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_28, i64 %state_2" [keccak.cpp:318]   --->   Operation 192 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%state_29 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 193 'extractvalue' 'state_29' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_29, i64 %state_3" [keccak.cpp:318]   --->   Operation 194 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%state_30 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 195 'extractvalue' 'state_30' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_30, i64 %state_4" [keccak.cpp:318]   --->   Operation 196 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%state_31 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 197 'extractvalue' 'state_31' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_31, i64 %state_5" [keccak.cpp:318]   --->   Operation 198 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%state_32 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 199 'extractvalue' 'state_32' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_32, i64 %state_6" [keccak.cpp:318]   --->   Operation 200 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%state_33 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 201 'extractvalue' 'state_33' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_33, i64 %state_7" [keccak.cpp:318]   --->   Operation 202 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%state_34 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 203 'extractvalue' 'state_34' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_34, i64 %state_8" [keccak.cpp:318]   --->   Operation 204 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%state_35 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 205 'extractvalue' 'state_35' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_35, i64 %state_9" [keccak.cpp:318]   --->   Operation 206 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%state_36 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 207 'extractvalue' 'state_36' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_36, i64 %state_10" [keccak.cpp:318]   --->   Operation 208 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%state_37 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 209 'extractvalue' 'state_37' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_37, i64 %state_11" [keccak.cpp:318]   --->   Operation 210 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%state_38 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 211 'extractvalue' 'state_38' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_38, i64 %state_12" [keccak.cpp:318]   --->   Operation 212 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%state_39 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 213 'extractvalue' 'state_39' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_39, i64 %state_13" [keccak.cpp:318]   --->   Operation 214 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%state_40 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 215 'extractvalue' 'state_40' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_40, i64 %state_14" [keccak.cpp:318]   --->   Operation 216 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%state_41 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 217 'extractvalue' 'state_41' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_41, i64 %state_15" [keccak.cpp:318]   --->   Operation 218 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%state_42 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 219 'extractvalue' 'state_42' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_42, i64 %state_16" [keccak.cpp:318]   --->   Operation 220 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%state_43 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 221 'extractvalue' 'state_43' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_43, i64 %state_17" [keccak.cpp:318]   --->   Operation 222 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%state_44 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 223 'extractvalue' 'state_44' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_44, i64 %state_18" [keccak.cpp:318]   --->   Operation 224 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%state_45 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 225 'extractvalue' 'state_45' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_45, i64 %state_19" [keccak.cpp:318]   --->   Operation 226 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%state_46 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 227 'extractvalue' 'state_46' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_46, i64 %state_20" [keccak.cpp:318]   --->   Operation 228 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%state_47 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 229 'extractvalue' 'state_47' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_47, i64 %state_21" [keccak.cpp:318]   --->   Operation 230 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%state_48 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 231 'extractvalue' 'state_48' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_48, i64 %state_22" [keccak.cpp:318]   --->   Operation 232 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%state_49 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 233 'extractvalue' 'state_49' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_49, i64 %state_23" [keccak.cpp:318]   --->   Operation 234 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%state_50 = extractvalue i1600 %call_ret" [keccak.cpp:318]   --->   Operation 235 'extractvalue' 'state_50' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.52ns)   --->   "%store_ln318 = store i64 %state_50, i64 %state_24" [keccak.cpp:318]   --->   Operation 236 'store' 'store_ln318' <Predicate = (!and_ln317)> <Delay = 0.52>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln319 = br void %if.end33" [keccak.cpp:319]   --->   Operation 237 'br' 'br_ln319' <Predicate = (!and_ln317)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.42ns)   --->   "%store_ln287 = store i32 %bytes_remaining_3, i32 %bytes_remaining" [keccak.cpp:287]   --->   Operation 238 'store' 'store_ln287' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln292 = br void %while.cond" [keccak.cpp:292]   --->   Operation 239 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.47>
ST_6 : Operation 240 [35/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 240 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 3> <Delay = 1.47>
ST_7 : Operation 241 [34/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 241 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 4> <Delay = 1.47>
ST_8 : Operation 242 [33/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 242 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.47>
ST_9 : Operation 243 [32/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 243 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 1.47>
ST_10 : Operation 244 [31/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 244 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 1.47>
ST_11 : Operation 245 [30/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 245 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 1.47>
ST_12 : Operation 246 [29/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 246 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 1.47>
ST_13 : Operation 247 [28/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 247 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 1.47>
ST_14 : Operation 248 [27/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 248 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 1.47>
ST_15 : Operation 249 [26/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 249 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 1.47>
ST_16 : Operation 250 [25/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 250 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 1.47>
ST_17 : Operation 251 [24/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 251 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 1.47>
ST_18 : Operation 252 [23/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 252 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 1.47>
ST_19 : Operation 253 [22/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 253 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 1.47>
ST_20 : Operation 254 [21/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 254 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 1.47>
ST_21 : Operation 255 [20/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 255 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 1.47>
ST_22 : Operation 256 [19/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 256 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 1.47>
ST_23 : Operation 257 [18/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 257 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 1.47>
ST_24 : Operation 258 [17/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 258 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 1.47>
ST_25 : Operation 259 [16/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 259 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 1.47>
ST_26 : Operation 260 [15/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 260 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 1.47>
ST_27 : Operation 261 [14/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 261 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 1.47>
ST_28 : Operation 262 [13/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 262 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 1.47>
ST_29 : Operation 263 [12/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 263 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 1.47>
ST_30 : Operation 264 [11/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 264 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 1.47>
ST_31 : Operation 265 [10/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 265 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 1.47>
ST_32 : Operation 266 [9/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 266 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 29> <Delay = 1.47>
ST_33 : Operation 267 [8/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 267 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 30> <Delay = 1.47>
ST_34 : Operation 268 [7/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 268 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 31> <Delay = 1.47>
ST_35 : Operation 269 [6/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 269 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 32> <Delay = 1.47>
ST_36 : Operation 270 [5/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 270 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 33> <Delay = 1.47>
ST_37 : Operation 271 [4/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 271 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 34> <Delay = 1.47>
ST_38 : Operation 272 [3/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 272 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 35> <Delay = 1.47>
ST_39 : Operation 273 [2/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 273 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 36> <Delay = 2.74>
ST_40 : Operation 274 [1/36] (1.47ns)   --->   "%offset_bytes = urem i32 %input_len_read, i32 %zext_ln295" [keccak.cpp:327]   --->   Operation 274 'urem' 'offset_bytes' <Predicate = true> <Delay = 1.47> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.47> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %offset_bytes, i32 3, i32 7" [keccak.cpp:205->keccak.cpp:328]   --->   Operation 275 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i8 %delimiter_read" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 276 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i32 %offset_bytes" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 277 'trunc' 'trunc_ln209' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln209, i3 0" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 278 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i6 %shl_ln" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 279 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 280 [1/1] (0.74ns)   --->   "%shl_ln209 = shl i64 %zext_ln209, i64 %zext_ln209_1" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 280 'shl' 'shl_ln209' <Predicate = true> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 281 [1/1] (0.00ns)   --->   "%state_load = load i64 %state" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 281 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 282 [1/1] (0.00ns)   --->   "%state_1_load = load i64 %state_1" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 282 'load' 'state_1_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 283 [1/1] (0.00ns)   --->   "%state_2_load = load i64 %state_2" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 283 'load' 'state_2_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 284 [1/1] (0.00ns)   --->   "%state_3_load = load i64 %state_3" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 284 'load' 'state_3_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 285 [1/1] (0.00ns)   --->   "%state_4_load = load i64 %state_4" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 285 'load' 'state_4_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 286 [1/1] (0.00ns)   --->   "%state_5_load = load i64 %state_5" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 286 'load' 'state_5_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 287 [1/1] (0.00ns)   --->   "%state_6_load = load i64 %state_6" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 287 'load' 'state_6_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 288 [1/1] (0.00ns)   --->   "%state_7_load = load i64 %state_7" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 288 'load' 'state_7_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 289 [1/1] (0.00ns)   --->   "%state_8_load = load i64 %state_8" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 289 'load' 'state_8_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 290 [1/1] (0.00ns)   --->   "%state_9_load = load i64 %state_9" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 290 'load' 'state_9_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 291 [1/1] (0.00ns)   --->   "%state_10_load = load i64 %state_10" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 291 'load' 'state_10_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 292 [1/1] (0.00ns)   --->   "%state_11_load = load i64 %state_11" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 292 'load' 'state_11_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 293 [1/1] (0.00ns)   --->   "%state_12_load = load i64 %state_12" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 293 'load' 'state_12_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 294 [1/1] (0.00ns)   --->   "%state_13_load = load i64 %state_13" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 294 'load' 'state_13_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 295 [1/1] (0.00ns)   --->   "%state_14_load = load i64 %state_14" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 295 'load' 'state_14_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 296 [1/1] (0.00ns)   --->   "%state_15_load = load i64 %state_15" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 296 'load' 'state_15_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 297 [1/1] (0.00ns)   --->   "%state_16_load = load i64 %state_16" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 297 'load' 'state_16_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 298 [1/1] (0.00ns)   --->   "%state_17_load = load i64 %state_17" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 298 'load' 'state_17_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 299 [1/1] (0.00ns)   --->   "%state_18_load = load i64 %state_18" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 299 'load' 'state_18_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 300 [1/1] (0.00ns)   --->   "%state_19_load = load i64 %state_19" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 300 'load' 'state_19_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 301 [1/1] (0.00ns)   --->   "%state_20_load = load i64 %state_20" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 301 'load' 'state_20_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 302 [1/1] (0.00ns)   --->   "%state_21_load = load i64 %state_21" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 302 'load' 'state_21_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 303 [1/1] (0.00ns)   --->   "%state_22_load = load i64 %state_22" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 303 'load' 'state_22_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 304 [1/1] (0.00ns)   --->   "%state_23_load = load i64 %state_23" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 304 'load' 'state_23_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 305 [1/1] (0.00ns)   --->   "%state_24_load = load i64 %state_24" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 305 'load' 'state_24_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 306 [1/1] (0.87ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.25i64.i64.i5, i5 0, i64 %state_load, i5 1, i64 %state_1_load, i5 2, i64 %state_2_load, i5 3, i64 %state_3_load, i5 4, i64 %state_4_load, i5 5, i64 %state_5_load, i5 6, i64 %state_6_load, i5 7, i64 %state_7_load, i5 8, i64 %state_8_load, i5 9, i64 %state_9_load, i5 10, i64 %state_10_load, i5 11, i64 %state_11_load, i5 12, i64 %state_12_load, i5 13, i64 %state_13_load, i5 14, i64 %state_14_load, i5 15, i64 %state_15_load, i5 16, i64 %state_16_load, i5 17, i64 %state_17_load, i5 18, i64 %state_18_load, i5 19, i64 %state_19_load, i5 20, i64 %state_20_load, i5 21, i64 %state_21_load, i5 22, i64 %state_22_load, i5 23, i64 %state_23_load, i5 24, i64 %state_24_load, i64 0, i5 %trunc_ln2" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 306 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.87> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 307 [1/1] (0.37ns)   --->   "%state_52 = xor i64 %tmp, i64 %shl_ln209" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 307 'xor' 'state_52' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 308 [1/1] (0.78ns)   --->   "%switch_ln209 = switch i5 %trunc_ln2, void %V22.i6.i101.exit_ifconv, i5 0, void %V22.i6.i101.case.0, i5 1, void %V22.i6.i101.case.1, i5 2, void %V22.i6.i101.case.2, i5 3, void %V22.i6.i101.case.3, i5 4, void %V22.i6.i101.case.4, i5 5, void %V22.i6.i101.case.5, i5 6, void %V22.i6.i101.case.6, i5 7, void %V22.i6.i101.case.7, i5 8, void %V22.i6.i101.case.8, i5 9, void %V22.i6.i101.case.9, i5 10, void %V22.i6.i101.case.10, i5 11, void %V22.i6.i101.case.11, i5 12, void %V22.i6.i101.case.12, i5 13, void %V22.i6.i101.case.13, i5 14, void %V22.i6.i101.case.14, i5 15, void %V22.i6.i101.case.15, i5 16, void %V22.i6.i101.case.16, i5 17, void %V22.i6.i101.case.17, i5 18, void %V22.i6.i101.case.18, i5 19, void %V22.i6.i101.case.19, i5 20, void %V22.i6.i101.case.20, i5 21, void %V22.i6.i101.case.21, i5 22, void %V22.i6.i101.case.22, i5 23, void %V22.i6.i101.case.23, i5 24, void %V22.i6.i101.case.24" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 308 'switch' 'switch_ln209' <Predicate = true> <Delay = 0.78>
ST_40 : Operation 309 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 309 'br' 'br_ln209' <Predicate = (trunc_ln2 == 24)> <Delay = 0.42>
ST_40 : Operation 310 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 310 'br' 'br_ln209' <Predicate = (trunc_ln2 == 23)> <Delay = 0.42>
ST_40 : Operation 311 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 311 'br' 'br_ln209' <Predicate = (trunc_ln2 == 22)> <Delay = 0.42>
ST_40 : Operation 312 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 312 'br' 'br_ln209' <Predicate = (trunc_ln2 == 21)> <Delay = 0.42>
ST_40 : Operation 313 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 313 'br' 'br_ln209' <Predicate = (trunc_ln2 == 20)> <Delay = 0.42>
ST_40 : Operation 314 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 314 'br' 'br_ln209' <Predicate = (trunc_ln2 == 19)> <Delay = 0.42>
ST_40 : Operation 315 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 315 'br' 'br_ln209' <Predicate = (trunc_ln2 == 18)> <Delay = 0.42>
ST_40 : Operation 316 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 316 'br' 'br_ln209' <Predicate = (trunc_ln2 == 17)> <Delay = 0.42>
ST_40 : Operation 317 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 317 'br' 'br_ln209' <Predicate = (trunc_ln2 == 16)> <Delay = 0.42>
ST_40 : Operation 318 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 318 'br' 'br_ln209' <Predicate = (trunc_ln2 == 15)> <Delay = 0.42>
ST_40 : Operation 319 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 319 'br' 'br_ln209' <Predicate = (trunc_ln2 == 14)> <Delay = 0.42>
ST_40 : Operation 320 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 320 'br' 'br_ln209' <Predicate = (trunc_ln2 == 13)> <Delay = 0.42>
ST_40 : Operation 321 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 321 'br' 'br_ln209' <Predicate = (trunc_ln2 == 12)> <Delay = 0.42>
ST_40 : Operation 322 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 322 'br' 'br_ln209' <Predicate = (trunc_ln2 == 11)> <Delay = 0.42>
ST_40 : Operation 323 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 323 'br' 'br_ln209' <Predicate = (trunc_ln2 == 10)> <Delay = 0.42>
ST_40 : Operation 324 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 324 'br' 'br_ln209' <Predicate = (trunc_ln2 == 9)> <Delay = 0.42>
ST_40 : Operation 325 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 325 'br' 'br_ln209' <Predicate = (trunc_ln2 == 8)> <Delay = 0.42>
ST_40 : Operation 326 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 326 'br' 'br_ln209' <Predicate = (trunc_ln2 == 7)> <Delay = 0.42>
ST_40 : Operation 327 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 327 'br' 'br_ln209' <Predicate = (trunc_ln2 == 6)> <Delay = 0.42>
ST_40 : Operation 328 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 328 'br' 'br_ln209' <Predicate = (trunc_ln2 == 5)> <Delay = 0.42>
ST_40 : Operation 329 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 329 'br' 'br_ln209' <Predicate = (trunc_ln2 == 4)> <Delay = 0.42>
ST_40 : Operation 330 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 330 'br' 'br_ln209' <Predicate = (trunc_ln2 == 3)> <Delay = 0.42>
ST_40 : Operation 331 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 331 'br' 'br_ln209' <Predicate = (trunc_ln2 == 2)> <Delay = 0.42>
ST_40 : Operation 332 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 332 'br' 'br_ln209' <Predicate = (trunc_ln2 == 1)> <Delay = 0.42>
ST_40 : Operation 333 [1/1] (0.42ns)   --->   "%br_ln209 = br void %V22.i6.i101.exit_ifconv" [keccak.cpp:209->keccak.cpp:328]   --->   Operation 333 'br' 'br_ln209' <Predicate = (trunc_ln2 == 0)> <Delay = 0.42>
ST_40 : Operation 334 [1/1] (0.76ns)   --->   "%add_ln212 = add i9 %zext_ln292, i9 511" [keccak.cpp:212->keccak.cpp:328]   --->   Operation 334 'add' 'add_ln212' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln212 = sext i9 %add_ln212" [keccak.cpp:212->keccak.cpp:328]   --->   Operation 335 'sext' 'sext_ln212' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln212, i32 8" [keccak.cpp:212->keccak.cpp:328]   --->   Operation 336 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 337 [1/1] (0.77ns)   --->   "%sub_ln212 = sub i10 0, i10 %sext_ln212" [keccak.cpp:212->keccak.cpp:328]   --->   Operation 337 'sub' 'sub_ln212' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_6_cast = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %sub_ln212, i32 3, i32 7" [keccak.cpp:212->keccak.cpp:328]   --->   Operation 338 'partselect' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 339 [1/1] (0.78ns)   --->   "%sub_ln212_1 = sub i5 0, i5 %tmp_6_cast" [keccak.cpp:212->keccak.cpp:328]   --->   Operation 339 'sub' 'sub_ln212_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln212_2_cast = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln212, i32 3, i32 7" [keccak.cpp:212->keccak.cpp:328]   --->   Operation 340 'partselect' 'trunc_ln212_2_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 341 [1/1] (0.41ns)   --->   "%last_lane_idx = select i1 %tmp_1, i5 %sub_ln212_1, i5 %trunc_ln212_2_cast" [keccak.cpp:212->keccak.cpp:328]   --->   Operation 341 'select' 'last_lane_idx' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i9 %add_ln212" [keccak.cpp:213->keccak.cpp:328]   --->   Operation 342 'trunc' 'trunc_ln213' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i3 %trunc_ln213" [keccak.cpp:213->keccak.cpp:328]   --->   Operation 343 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln213_1 = trunc i8 %rate_bytes_read" [keccak.cpp:213->keccak.cpp:328]   --->   Operation 344 'trunc' 'trunc_ln213_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 345 [1/1] (0.67ns)   --->   "%sub_ln213 = sub i3 1, i3 %trunc_ln213_1" [keccak.cpp:213->keccak.cpp:328]   --->   Operation 345 'sub' 'sub_ln213' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i3 %sub_ln213" [keccak.cpp:213->keccak.cpp:328]   --->   Operation 346 'zext' 'zext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 347 [1/1] (0.67ns)   --->   "%sub_ln213_1 = sub i4 0, i4 %zext_ln213_1" [keccak.cpp:213->keccak.cpp:328]   --->   Operation 347 'sub' 'sub_ln213_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 348 [1/1] (0.39ns)   --->   "%last_byte_idx = select i1 %tmp_1, i4 %sub_ln213_1, i4 %zext_ln213" [keccak.cpp:213->keccak.cpp:328]   --->   Operation 348 'select' 'last_byte_idx' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %last_byte_idx, i3 0" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 349 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i7 %tmp_9" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 350 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 351 [1/1] (0.77ns)   --->   "%sub_ln214 = sub i8 0, i8 %sext_ln214_1" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 351 'sub' 'sub_ln214' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 37> <Delay = 3.09>
ST_41 : Operation 352 [1/1] (0.00ns)   --->   "%mux_case_24260 = phi i64 %state_52, void %V22.i6.i101.case.24, i64 %state_24_load, void %V22.i6.i101.case.23, i64 %state_24_load, void %V22.i6.i101.case.22, i64 %state_24_load, void %V22.i6.i101.case.21, i64 %state_24_load, void %V22.i6.i101.case.20, i64 %state_24_load, void %V22.i6.i101.case.19, i64 %state_24_load, void %V22.i6.i101.case.18, i64 %state_24_load, void %V22.i6.i101.case.17, i64 %state_24_load, void %V22.i6.i101.case.16, i64 %state_24_load, void %V22.i6.i101.case.15, i64 %state_24_load, void %V22.i6.i101.case.14, i64 %state_24_load, void %V22.i6.i101.case.13, i64 %state_24_load, void %V22.i6.i101.case.12, i64 %state_24_load, void %V22.i6.i101.case.11, i64 %state_24_load, void %V22.i6.i101.case.10, i64 %state_24_load, void %V22.i6.i101.case.9, i64 %state_24_load, void %V22.i6.i101.case.8, i64 %state_24_load, void %V22.i6.i101.case.7, i64 %state_24_load, void %V22.i6.i101.case.6, i64 %state_24_load, void %V22.i6.i101.case.5, i64 %state_24_load, void %V22.i6.i101.case.4, i64 %state_24_load, void %V22.i6.i101.case.3, i64 %state_24_load, void %V22.i6.i101.case.2, i64 %state_24_load, void %V22.i6.i101.case.1, i64 %state_24_load, void %V22.i6.i101.case.0, i64 %state_24_load, void %while.end"   --->   Operation 352 'phi' 'mux_case_24260' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 353 [1/1] (0.00ns)   --->   "%mux_case_23259 = phi i64 %state_23_load, void %V22.i6.i101.case.24, i64 %state_52, void %V22.i6.i101.case.23, i64 %state_23_load, void %V22.i6.i101.case.22, i64 %state_23_load, void %V22.i6.i101.case.21, i64 %state_23_load, void %V22.i6.i101.case.20, i64 %state_23_load, void %V22.i6.i101.case.19, i64 %state_23_load, void %V22.i6.i101.case.18, i64 %state_23_load, void %V22.i6.i101.case.17, i64 %state_23_load, void %V22.i6.i101.case.16, i64 %state_23_load, void %V22.i6.i101.case.15, i64 %state_23_load, void %V22.i6.i101.case.14, i64 %state_23_load, void %V22.i6.i101.case.13, i64 %state_23_load, void %V22.i6.i101.case.12, i64 %state_23_load, void %V22.i6.i101.case.11, i64 %state_23_load, void %V22.i6.i101.case.10, i64 %state_23_load, void %V22.i6.i101.case.9, i64 %state_23_load, void %V22.i6.i101.case.8, i64 %state_23_load, void %V22.i6.i101.case.7, i64 %state_23_load, void %V22.i6.i101.case.6, i64 %state_23_load, void %V22.i6.i101.case.5, i64 %state_23_load, void %V22.i6.i101.case.4, i64 %state_23_load, void %V22.i6.i101.case.3, i64 %state_23_load, void %V22.i6.i101.case.2, i64 %state_23_load, void %V22.i6.i101.case.1, i64 %state_23_load, void %V22.i6.i101.case.0, i64 %state_23_load, void %while.end"   --->   Operation 353 'phi' 'mux_case_23259' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 354 [1/1] (0.00ns)   --->   "%mux_case_22258 = phi i64 %state_22_load, void %V22.i6.i101.case.24, i64 %state_22_load, void %V22.i6.i101.case.23, i64 %state_52, void %V22.i6.i101.case.22, i64 %state_22_load, void %V22.i6.i101.case.21, i64 %state_22_load, void %V22.i6.i101.case.20, i64 %state_22_load, void %V22.i6.i101.case.19, i64 %state_22_load, void %V22.i6.i101.case.18, i64 %state_22_load, void %V22.i6.i101.case.17, i64 %state_22_load, void %V22.i6.i101.case.16, i64 %state_22_load, void %V22.i6.i101.case.15, i64 %state_22_load, void %V22.i6.i101.case.14, i64 %state_22_load, void %V22.i6.i101.case.13, i64 %state_22_load, void %V22.i6.i101.case.12, i64 %state_22_load, void %V22.i6.i101.case.11, i64 %state_22_load, void %V22.i6.i101.case.10, i64 %state_22_load, void %V22.i6.i101.case.9, i64 %state_22_load, void %V22.i6.i101.case.8, i64 %state_22_load, void %V22.i6.i101.case.7, i64 %state_22_load, void %V22.i6.i101.case.6, i64 %state_22_load, void %V22.i6.i101.case.5, i64 %state_22_load, void %V22.i6.i101.case.4, i64 %state_22_load, void %V22.i6.i101.case.3, i64 %state_22_load, void %V22.i6.i101.case.2, i64 %state_22_load, void %V22.i6.i101.case.1, i64 %state_22_load, void %V22.i6.i101.case.0, i64 %state_22_load, void %while.end"   --->   Operation 354 'phi' 'mux_case_22258' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 355 [1/1] (0.00ns)   --->   "%mux_case_21257 = phi i64 %state_21_load, void %V22.i6.i101.case.24, i64 %state_21_load, void %V22.i6.i101.case.23, i64 %state_21_load, void %V22.i6.i101.case.22, i64 %state_52, void %V22.i6.i101.case.21, i64 %state_21_load, void %V22.i6.i101.case.20, i64 %state_21_load, void %V22.i6.i101.case.19, i64 %state_21_load, void %V22.i6.i101.case.18, i64 %state_21_load, void %V22.i6.i101.case.17, i64 %state_21_load, void %V22.i6.i101.case.16, i64 %state_21_load, void %V22.i6.i101.case.15, i64 %state_21_load, void %V22.i6.i101.case.14, i64 %state_21_load, void %V22.i6.i101.case.13, i64 %state_21_load, void %V22.i6.i101.case.12, i64 %state_21_load, void %V22.i6.i101.case.11, i64 %state_21_load, void %V22.i6.i101.case.10, i64 %state_21_load, void %V22.i6.i101.case.9, i64 %state_21_load, void %V22.i6.i101.case.8, i64 %state_21_load, void %V22.i6.i101.case.7, i64 %state_21_load, void %V22.i6.i101.case.6, i64 %state_21_load, void %V22.i6.i101.case.5, i64 %state_21_load, void %V22.i6.i101.case.4, i64 %state_21_load, void %V22.i6.i101.case.3, i64 %state_21_load, void %V22.i6.i101.case.2, i64 %state_21_load, void %V22.i6.i101.case.1, i64 %state_21_load, void %V22.i6.i101.case.0, i64 %state_21_load, void %while.end"   --->   Operation 355 'phi' 'mux_case_21257' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 356 [1/1] (0.00ns)   --->   "%mux_case_20256 = phi i64 %state_20_load, void %V22.i6.i101.case.24, i64 %state_20_load, void %V22.i6.i101.case.23, i64 %state_20_load, void %V22.i6.i101.case.22, i64 %state_20_load, void %V22.i6.i101.case.21, i64 %state_52, void %V22.i6.i101.case.20, i64 %state_20_load, void %V22.i6.i101.case.19, i64 %state_20_load, void %V22.i6.i101.case.18, i64 %state_20_load, void %V22.i6.i101.case.17, i64 %state_20_load, void %V22.i6.i101.case.16, i64 %state_20_load, void %V22.i6.i101.case.15, i64 %state_20_load, void %V22.i6.i101.case.14, i64 %state_20_load, void %V22.i6.i101.case.13, i64 %state_20_load, void %V22.i6.i101.case.12, i64 %state_20_load, void %V22.i6.i101.case.11, i64 %state_20_load, void %V22.i6.i101.case.10, i64 %state_20_load, void %V22.i6.i101.case.9, i64 %state_20_load, void %V22.i6.i101.case.8, i64 %state_20_load, void %V22.i6.i101.case.7, i64 %state_20_load, void %V22.i6.i101.case.6, i64 %state_20_load, void %V22.i6.i101.case.5, i64 %state_20_load, void %V22.i6.i101.case.4, i64 %state_20_load, void %V22.i6.i101.case.3, i64 %state_20_load, void %V22.i6.i101.case.2, i64 %state_20_load, void %V22.i6.i101.case.1, i64 %state_20_load, void %V22.i6.i101.case.0, i64 %state_20_load, void %while.end"   --->   Operation 356 'phi' 'mux_case_20256' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 357 [1/1] (0.00ns)   --->   "%mux_case_19255 = phi i64 %state_19_load, void %V22.i6.i101.case.24, i64 %state_19_load, void %V22.i6.i101.case.23, i64 %state_19_load, void %V22.i6.i101.case.22, i64 %state_19_load, void %V22.i6.i101.case.21, i64 %state_19_load, void %V22.i6.i101.case.20, i64 %state_52, void %V22.i6.i101.case.19, i64 %state_19_load, void %V22.i6.i101.case.18, i64 %state_19_load, void %V22.i6.i101.case.17, i64 %state_19_load, void %V22.i6.i101.case.16, i64 %state_19_load, void %V22.i6.i101.case.15, i64 %state_19_load, void %V22.i6.i101.case.14, i64 %state_19_load, void %V22.i6.i101.case.13, i64 %state_19_load, void %V22.i6.i101.case.12, i64 %state_19_load, void %V22.i6.i101.case.11, i64 %state_19_load, void %V22.i6.i101.case.10, i64 %state_19_load, void %V22.i6.i101.case.9, i64 %state_19_load, void %V22.i6.i101.case.8, i64 %state_19_load, void %V22.i6.i101.case.7, i64 %state_19_load, void %V22.i6.i101.case.6, i64 %state_19_load, void %V22.i6.i101.case.5, i64 %state_19_load, void %V22.i6.i101.case.4, i64 %state_19_load, void %V22.i6.i101.case.3, i64 %state_19_load, void %V22.i6.i101.case.2, i64 %state_19_load, void %V22.i6.i101.case.1, i64 %state_19_load, void %V22.i6.i101.case.0, i64 %state_19_load, void %while.end"   --->   Operation 357 'phi' 'mux_case_19255' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 358 [1/1] (0.00ns)   --->   "%mux_case_18254 = phi i64 %state_18_load, void %V22.i6.i101.case.24, i64 %state_18_load, void %V22.i6.i101.case.23, i64 %state_18_load, void %V22.i6.i101.case.22, i64 %state_18_load, void %V22.i6.i101.case.21, i64 %state_18_load, void %V22.i6.i101.case.20, i64 %state_18_load, void %V22.i6.i101.case.19, i64 %state_52, void %V22.i6.i101.case.18, i64 %state_18_load, void %V22.i6.i101.case.17, i64 %state_18_load, void %V22.i6.i101.case.16, i64 %state_18_load, void %V22.i6.i101.case.15, i64 %state_18_load, void %V22.i6.i101.case.14, i64 %state_18_load, void %V22.i6.i101.case.13, i64 %state_18_load, void %V22.i6.i101.case.12, i64 %state_18_load, void %V22.i6.i101.case.11, i64 %state_18_load, void %V22.i6.i101.case.10, i64 %state_18_load, void %V22.i6.i101.case.9, i64 %state_18_load, void %V22.i6.i101.case.8, i64 %state_18_load, void %V22.i6.i101.case.7, i64 %state_18_load, void %V22.i6.i101.case.6, i64 %state_18_load, void %V22.i6.i101.case.5, i64 %state_18_load, void %V22.i6.i101.case.4, i64 %state_18_load, void %V22.i6.i101.case.3, i64 %state_18_load, void %V22.i6.i101.case.2, i64 %state_18_load, void %V22.i6.i101.case.1, i64 %state_18_load, void %V22.i6.i101.case.0, i64 %state_18_load, void %while.end"   --->   Operation 358 'phi' 'mux_case_18254' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 359 [1/1] (0.00ns)   --->   "%mux_case_17253 = phi i64 %state_17_load, void %V22.i6.i101.case.24, i64 %state_17_load, void %V22.i6.i101.case.23, i64 %state_17_load, void %V22.i6.i101.case.22, i64 %state_17_load, void %V22.i6.i101.case.21, i64 %state_17_load, void %V22.i6.i101.case.20, i64 %state_17_load, void %V22.i6.i101.case.19, i64 %state_17_load, void %V22.i6.i101.case.18, i64 %state_52, void %V22.i6.i101.case.17, i64 %state_17_load, void %V22.i6.i101.case.16, i64 %state_17_load, void %V22.i6.i101.case.15, i64 %state_17_load, void %V22.i6.i101.case.14, i64 %state_17_load, void %V22.i6.i101.case.13, i64 %state_17_load, void %V22.i6.i101.case.12, i64 %state_17_load, void %V22.i6.i101.case.11, i64 %state_17_load, void %V22.i6.i101.case.10, i64 %state_17_load, void %V22.i6.i101.case.9, i64 %state_17_load, void %V22.i6.i101.case.8, i64 %state_17_load, void %V22.i6.i101.case.7, i64 %state_17_load, void %V22.i6.i101.case.6, i64 %state_17_load, void %V22.i6.i101.case.5, i64 %state_17_load, void %V22.i6.i101.case.4, i64 %state_17_load, void %V22.i6.i101.case.3, i64 %state_17_load, void %V22.i6.i101.case.2, i64 %state_17_load, void %V22.i6.i101.case.1, i64 %state_17_load, void %V22.i6.i101.case.0, i64 %state_17_load, void %while.end"   --->   Operation 359 'phi' 'mux_case_17253' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 360 [1/1] (0.00ns)   --->   "%mux_case_16252 = phi i64 %state_16_load, void %V22.i6.i101.case.24, i64 %state_16_load, void %V22.i6.i101.case.23, i64 %state_16_load, void %V22.i6.i101.case.22, i64 %state_16_load, void %V22.i6.i101.case.21, i64 %state_16_load, void %V22.i6.i101.case.20, i64 %state_16_load, void %V22.i6.i101.case.19, i64 %state_16_load, void %V22.i6.i101.case.18, i64 %state_16_load, void %V22.i6.i101.case.17, i64 %state_52, void %V22.i6.i101.case.16, i64 %state_16_load, void %V22.i6.i101.case.15, i64 %state_16_load, void %V22.i6.i101.case.14, i64 %state_16_load, void %V22.i6.i101.case.13, i64 %state_16_load, void %V22.i6.i101.case.12, i64 %state_16_load, void %V22.i6.i101.case.11, i64 %state_16_load, void %V22.i6.i101.case.10, i64 %state_16_load, void %V22.i6.i101.case.9, i64 %state_16_load, void %V22.i6.i101.case.8, i64 %state_16_load, void %V22.i6.i101.case.7, i64 %state_16_load, void %V22.i6.i101.case.6, i64 %state_16_load, void %V22.i6.i101.case.5, i64 %state_16_load, void %V22.i6.i101.case.4, i64 %state_16_load, void %V22.i6.i101.case.3, i64 %state_16_load, void %V22.i6.i101.case.2, i64 %state_16_load, void %V22.i6.i101.case.1, i64 %state_16_load, void %V22.i6.i101.case.0, i64 %state_16_load, void %while.end"   --->   Operation 360 'phi' 'mux_case_16252' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 361 [1/1] (0.00ns)   --->   "%mux_case_15251 = phi i64 %state_15_load, void %V22.i6.i101.case.24, i64 %state_15_load, void %V22.i6.i101.case.23, i64 %state_15_load, void %V22.i6.i101.case.22, i64 %state_15_load, void %V22.i6.i101.case.21, i64 %state_15_load, void %V22.i6.i101.case.20, i64 %state_15_load, void %V22.i6.i101.case.19, i64 %state_15_load, void %V22.i6.i101.case.18, i64 %state_15_load, void %V22.i6.i101.case.17, i64 %state_15_load, void %V22.i6.i101.case.16, i64 %state_52, void %V22.i6.i101.case.15, i64 %state_15_load, void %V22.i6.i101.case.14, i64 %state_15_load, void %V22.i6.i101.case.13, i64 %state_15_load, void %V22.i6.i101.case.12, i64 %state_15_load, void %V22.i6.i101.case.11, i64 %state_15_load, void %V22.i6.i101.case.10, i64 %state_15_load, void %V22.i6.i101.case.9, i64 %state_15_load, void %V22.i6.i101.case.8, i64 %state_15_load, void %V22.i6.i101.case.7, i64 %state_15_load, void %V22.i6.i101.case.6, i64 %state_15_load, void %V22.i6.i101.case.5, i64 %state_15_load, void %V22.i6.i101.case.4, i64 %state_15_load, void %V22.i6.i101.case.3, i64 %state_15_load, void %V22.i6.i101.case.2, i64 %state_15_load, void %V22.i6.i101.case.1, i64 %state_15_load, void %V22.i6.i101.case.0, i64 %state_15_load, void %while.end"   --->   Operation 361 'phi' 'mux_case_15251' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 362 [1/1] (0.00ns)   --->   "%mux_case_14250 = phi i64 %state_14_load, void %V22.i6.i101.case.24, i64 %state_14_load, void %V22.i6.i101.case.23, i64 %state_14_load, void %V22.i6.i101.case.22, i64 %state_14_load, void %V22.i6.i101.case.21, i64 %state_14_load, void %V22.i6.i101.case.20, i64 %state_14_load, void %V22.i6.i101.case.19, i64 %state_14_load, void %V22.i6.i101.case.18, i64 %state_14_load, void %V22.i6.i101.case.17, i64 %state_14_load, void %V22.i6.i101.case.16, i64 %state_14_load, void %V22.i6.i101.case.15, i64 %state_52, void %V22.i6.i101.case.14, i64 %state_14_load, void %V22.i6.i101.case.13, i64 %state_14_load, void %V22.i6.i101.case.12, i64 %state_14_load, void %V22.i6.i101.case.11, i64 %state_14_load, void %V22.i6.i101.case.10, i64 %state_14_load, void %V22.i6.i101.case.9, i64 %state_14_load, void %V22.i6.i101.case.8, i64 %state_14_load, void %V22.i6.i101.case.7, i64 %state_14_load, void %V22.i6.i101.case.6, i64 %state_14_load, void %V22.i6.i101.case.5, i64 %state_14_load, void %V22.i6.i101.case.4, i64 %state_14_load, void %V22.i6.i101.case.3, i64 %state_14_load, void %V22.i6.i101.case.2, i64 %state_14_load, void %V22.i6.i101.case.1, i64 %state_14_load, void %V22.i6.i101.case.0, i64 %state_14_load, void %while.end"   --->   Operation 362 'phi' 'mux_case_14250' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 363 [1/1] (0.00ns)   --->   "%mux_case_13249 = phi i64 %state_13_load, void %V22.i6.i101.case.24, i64 %state_13_load, void %V22.i6.i101.case.23, i64 %state_13_load, void %V22.i6.i101.case.22, i64 %state_13_load, void %V22.i6.i101.case.21, i64 %state_13_load, void %V22.i6.i101.case.20, i64 %state_13_load, void %V22.i6.i101.case.19, i64 %state_13_load, void %V22.i6.i101.case.18, i64 %state_13_load, void %V22.i6.i101.case.17, i64 %state_13_load, void %V22.i6.i101.case.16, i64 %state_13_load, void %V22.i6.i101.case.15, i64 %state_13_load, void %V22.i6.i101.case.14, i64 %state_52, void %V22.i6.i101.case.13, i64 %state_13_load, void %V22.i6.i101.case.12, i64 %state_13_load, void %V22.i6.i101.case.11, i64 %state_13_load, void %V22.i6.i101.case.10, i64 %state_13_load, void %V22.i6.i101.case.9, i64 %state_13_load, void %V22.i6.i101.case.8, i64 %state_13_load, void %V22.i6.i101.case.7, i64 %state_13_load, void %V22.i6.i101.case.6, i64 %state_13_load, void %V22.i6.i101.case.5, i64 %state_13_load, void %V22.i6.i101.case.4, i64 %state_13_load, void %V22.i6.i101.case.3, i64 %state_13_load, void %V22.i6.i101.case.2, i64 %state_13_load, void %V22.i6.i101.case.1, i64 %state_13_load, void %V22.i6.i101.case.0, i64 %state_13_load, void %while.end"   --->   Operation 363 'phi' 'mux_case_13249' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 364 [1/1] (0.00ns)   --->   "%mux_case_12248 = phi i64 %state_12_load, void %V22.i6.i101.case.24, i64 %state_12_load, void %V22.i6.i101.case.23, i64 %state_12_load, void %V22.i6.i101.case.22, i64 %state_12_load, void %V22.i6.i101.case.21, i64 %state_12_load, void %V22.i6.i101.case.20, i64 %state_12_load, void %V22.i6.i101.case.19, i64 %state_12_load, void %V22.i6.i101.case.18, i64 %state_12_load, void %V22.i6.i101.case.17, i64 %state_12_load, void %V22.i6.i101.case.16, i64 %state_12_load, void %V22.i6.i101.case.15, i64 %state_12_load, void %V22.i6.i101.case.14, i64 %state_12_load, void %V22.i6.i101.case.13, i64 %state_52, void %V22.i6.i101.case.12, i64 %state_12_load, void %V22.i6.i101.case.11, i64 %state_12_load, void %V22.i6.i101.case.10, i64 %state_12_load, void %V22.i6.i101.case.9, i64 %state_12_load, void %V22.i6.i101.case.8, i64 %state_12_load, void %V22.i6.i101.case.7, i64 %state_12_load, void %V22.i6.i101.case.6, i64 %state_12_load, void %V22.i6.i101.case.5, i64 %state_12_load, void %V22.i6.i101.case.4, i64 %state_12_load, void %V22.i6.i101.case.3, i64 %state_12_load, void %V22.i6.i101.case.2, i64 %state_12_load, void %V22.i6.i101.case.1, i64 %state_12_load, void %V22.i6.i101.case.0, i64 %state_12_load, void %while.end"   --->   Operation 364 'phi' 'mux_case_12248' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 365 [1/1] (0.00ns)   --->   "%mux_case_11247 = phi i64 %state_11_load, void %V22.i6.i101.case.24, i64 %state_11_load, void %V22.i6.i101.case.23, i64 %state_11_load, void %V22.i6.i101.case.22, i64 %state_11_load, void %V22.i6.i101.case.21, i64 %state_11_load, void %V22.i6.i101.case.20, i64 %state_11_load, void %V22.i6.i101.case.19, i64 %state_11_load, void %V22.i6.i101.case.18, i64 %state_11_load, void %V22.i6.i101.case.17, i64 %state_11_load, void %V22.i6.i101.case.16, i64 %state_11_load, void %V22.i6.i101.case.15, i64 %state_11_load, void %V22.i6.i101.case.14, i64 %state_11_load, void %V22.i6.i101.case.13, i64 %state_11_load, void %V22.i6.i101.case.12, i64 %state_52, void %V22.i6.i101.case.11, i64 %state_11_load, void %V22.i6.i101.case.10, i64 %state_11_load, void %V22.i6.i101.case.9, i64 %state_11_load, void %V22.i6.i101.case.8, i64 %state_11_load, void %V22.i6.i101.case.7, i64 %state_11_load, void %V22.i6.i101.case.6, i64 %state_11_load, void %V22.i6.i101.case.5, i64 %state_11_load, void %V22.i6.i101.case.4, i64 %state_11_load, void %V22.i6.i101.case.3, i64 %state_11_load, void %V22.i6.i101.case.2, i64 %state_11_load, void %V22.i6.i101.case.1, i64 %state_11_load, void %V22.i6.i101.case.0, i64 %state_11_load, void %while.end"   --->   Operation 365 'phi' 'mux_case_11247' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 366 [1/1] (0.00ns)   --->   "%mux_case_10246 = phi i64 %state_10_load, void %V22.i6.i101.case.24, i64 %state_10_load, void %V22.i6.i101.case.23, i64 %state_10_load, void %V22.i6.i101.case.22, i64 %state_10_load, void %V22.i6.i101.case.21, i64 %state_10_load, void %V22.i6.i101.case.20, i64 %state_10_load, void %V22.i6.i101.case.19, i64 %state_10_load, void %V22.i6.i101.case.18, i64 %state_10_load, void %V22.i6.i101.case.17, i64 %state_10_load, void %V22.i6.i101.case.16, i64 %state_10_load, void %V22.i6.i101.case.15, i64 %state_10_load, void %V22.i6.i101.case.14, i64 %state_10_load, void %V22.i6.i101.case.13, i64 %state_10_load, void %V22.i6.i101.case.12, i64 %state_10_load, void %V22.i6.i101.case.11, i64 %state_52, void %V22.i6.i101.case.10, i64 %state_10_load, void %V22.i6.i101.case.9, i64 %state_10_load, void %V22.i6.i101.case.8, i64 %state_10_load, void %V22.i6.i101.case.7, i64 %state_10_load, void %V22.i6.i101.case.6, i64 %state_10_load, void %V22.i6.i101.case.5, i64 %state_10_load, void %V22.i6.i101.case.4, i64 %state_10_load, void %V22.i6.i101.case.3, i64 %state_10_load, void %V22.i6.i101.case.2, i64 %state_10_load, void %V22.i6.i101.case.1, i64 %state_10_load, void %V22.i6.i101.case.0, i64 %state_10_load, void %while.end"   --->   Operation 366 'phi' 'mux_case_10246' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 367 [1/1] (0.00ns)   --->   "%mux_case_9245 = phi i64 %state_9_load, void %V22.i6.i101.case.24, i64 %state_9_load, void %V22.i6.i101.case.23, i64 %state_9_load, void %V22.i6.i101.case.22, i64 %state_9_load, void %V22.i6.i101.case.21, i64 %state_9_load, void %V22.i6.i101.case.20, i64 %state_9_load, void %V22.i6.i101.case.19, i64 %state_9_load, void %V22.i6.i101.case.18, i64 %state_9_load, void %V22.i6.i101.case.17, i64 %state_9_load, void %V22.i6.i101.case.16, i64 %state_9_load, void %V22.i6.i101.case.15, i64 %state_9_load, void %V22.i6.i101.case.14, i64 %state_9_load, void %V22.i6.i101.case.13, i64 %state_9_load, void %V22.i6.i101.case.12, i64 %state_9_load, void %V22.i6.i101.case.11, i64 %state_9_load, void %V22.i6.i101.case.10, i64 %state_52, void %V22.i6.i101.case.9, i64 %state_9_load, void %V22.i6.i101.case.8, i64 %state_9_load, void %V22.i6.i101.case.7, i64 %state_9_load, void %V22.i6.i101.case.6, i64 %state_9_load, void %V22.i6.i101.case.5, i64 %state_9_load, void %V22.i6.i101.case.4, i64 %state_9_load, void %V22.i6.i101.case.3, i64 %state_9_load, void %V22.i6.i101.case.2, i64 %state_9_load, void %V22.i6.i101.case.1, i64 %state_9_load, void %V22.i6.i101.case.0, i64 %state_9_load, void %while.end"   --->   Operation 367 'phi' 'mux_case_9245' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 368 [1/1] (0.00ns)   --->   "%mux_case_8244 = phi i64 %state_8_load, void %V22.i6.i101.case.24, i64 %state_8_load, void %V22.i6.i101.case.23, i64 %state_8_load, void %V22.i6.i101.case.22, i64 %state_8_load, void %V22.i6.i101.case.21, i64 %state_8_load, void %V22.i6.i101.case.20, i64 %state_8_load, void %V22.i6.i101.case.19, i64 %state_8_load, void %V22.i6.i101.case.18, i64 %state_8_load, void %V22.i6.i101.case.17, i64 %state_8_load, void %V22.i6.i101.case.16, i64 %state_8_load, void %V22.i6.i101.case.15, i64 %state_8_load, void %V22.i6.i101.case.14, i64 %state_8_load, void %V22.i6.i101.case.13, i64 %state_8_load, void %V22.i6.i101.case.12, i64 %state_8_load, void %V22.i6.i101.case.11, i64 %state_8_load, void %V22.i6.i101.case.10, i64 %state_8_load, void %V22.i6.i101.case.9, i64 %state_52, void %V22.i6.i101.case.8, i64 %state_8_load, void %V22.i6.i101.case.7, i64 %state_8_load, void %V22.i6.i101.case.6, i64 %state_8_load, void %V22.i6.i101.case.5, i64 %state_8_load, void %V22.i6.i101.case.4, i64 %state_8_load, void %V22.i6.i101.case.3, i64 %state_8_load, void %V22.i6.i101.case.2, i64 %state_8_load, void %V22.i6.i101.case.1, i64 %state_8_load, void %V22.i6.i101.case.0, i64 %state_8_load, void %while.end"   --->   Operation 368 'phi' 'mux_case_8244' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 369 [1/1] (0.00ns)   --->   "%mux_case_7243 = phi i64 %state_7_load, void %V22.i6.i101.case.24, i64 %state_7_load, void %V22.i6.i101.case.23, i64 %state_7_load, void %V22.i6.i101.case.22, i64 %state_7_load, void %V22.i6.i101.case.21, i64 %state_7_load, void %V22.i6.i101.case.20, i64 %state_7_load, void %V22.i6.i101.case.19, i64 %state_7_load, void %V22.i6.i101.case.18, i64 %state_7_load, void %V22.i6.i101.case.17, i64 %state_7_load, void %V22.i6.i101.case.16, i64 %state_7_load, void %V22.i6.i101.case.15, i64 %state_7_load, void %V22.i6.i101.case.14, i64 %state_7_load, void %V22.i6.i101.case.13, i64 %state_7_load, void %V22.i6.i101.case.12, i64 %state_7_load, void %V22.i6.i101.case.11, i64 %state_7_load, void %V22.i6.i101.case.10, i64 %state_7_load, void %V22.i6.i101.case.9, i64 %state_7_load, void %V22.i6.i101.case.8, i64 %state_52, void %V22.i6.i101.case.7, i64 %state_7_load, void %V22.i6.i101.case.6, i64 %state_7_load, void %V22.i6.i101.case.5, i64 %state_7_load, void %V22.i6.i101.case.4, i64 %state_7_load, void %V22.i6.i101.case.3, i64 %state_7_load, void %V22.i6.i101.case.2, i64 %state_7_load, void %V22.i6.i101.case.1, i64 %state_7_load, void %V22.i6.i101.case.0, i64 %state_7_load, void %while.end"   --->   Operation 369 'phi' 'mux_case_7243' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 370 [1/1] (0.00ns)   --->   "%mux_case_6242 = phi i64 %state_6_load, void %V22.i6.i101.case.24, i64 %state_6_load, void %V22.i6.i101.case.23, i64 %state_6_load, void %V22.i6.i101.case.22, i64 %state_6_load, void %V22.i6.i101.case.21, i64 %state_6_load, void %V22.i6.i101.case.20, i64 %state_6_load, void %V22.i6.i101.case.19, i64 %state_6_load, void %V22.i6.i101.case.18, i64 %state_6_load, void %V22.i6.i101.case.17, i64 %state_6_load, void %V22.i6.i101.case.16, i64 %state_6_load, void %V22.i6.i101.case.15, i64 %state_6_load, void %V22.i6.i101.case.14, i64 %state_6_load, void %V22.i6.i101.case.13, i64 %state_6_load, void %V22.i6.i101.case.12, i64 %state_6_load, void %V22.i6.i101.case.11, i64 %state_6_load, void %V22.i6.i101.case.10, i64 %state_6_load, void %V22.i6.i101.case.9, i64 %state_6_load, void %V22.i6.i101.case.8, i64 %state_6_load, void %V22.i6.i101.case.7, i64 %state_52, void %V22.i6.i101.case.6, i64 %state_6_load, void %V22.i6.i101.case.5, i64 %state_6_load, void %V22.i6.i101.case.4, i64 %state_6_load, void %V22.i6.i101.case.3, i64 %state_6_load, void %V22.i6.i101.case.2, i64 %state_6_load, void %V22.i6.i101.case.1, i64 %state_6_load, void %V22.i6.i101.case.0, i64 %state_6_load, void %while.end"   --->   Operation 370 'phi' 'mux_case_6242' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 371 [1/1] (0.00ns)   --->   "%mux_case_5241 = phi i64 %state_5_load, void %V22.i6.i101.case.24, i64 %state_5_load, void %V22.i6.i101.case.23, i64 %state_5_load, void %V22.i6.i101.case.22, i64 %state_5_load, void %V22.i6.i101.case.21, i64 %state_5_load, void %V22.i6.i101.case.20, i64 %state_5_load, void %V22.i6.i101.case.19, i64 %state_5_load, void %V22.i6.i101.case.18, i64 %state_5_load, void %V22.i6.i101.case.17, i64 %state_5_load, void %V22.i6.i101.case.16, i64 %state_5_load, void %V22.i6.i101.case.15, i64 %state_5_load, void %V22.i6.i101.case.14, i64 %state_5_load, void %V22.i6.i101.case.13, i64 %state_5_load, void %V22.i6.i101.case.12, i64 %state_5_load, void %V22.i6.i101.case.11, i64 %state_5_load, void %V22.i6.i101.case.10, i64 %state_5_load, void %V22.i6.i101.case.9, i64 %state_5_load, void %V22.i6.i101.case.8, i64 %state_5_load, void %V22.i6.i101.case.7, i64 %state_5_load, void %V22.i6.i101.case.6, i64 %state_52, void %V22.i6.i101.case.5, i64 %state_5_load, void %V22.i6.i101.case.4, i64 %state_5_load, void %V22.i6.i101.case.3, i64 %state_5_load, void %V22.i6.i101.case.2, i64 %state_5_load, void %V22.i6.i101.case.1, i64 %state_5_load, void %V22.i6.i101.case.0, i64 %state_5_load, void %while.end"   --->   Operation 371 'phi' 'mux_case_5241' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 372 [1/1] (0.00ns)   --->   "%mux_case_4240 = phi i64 %state_4_load, void %V22.i6.i101.case.24, i64 %state_4_load, void %V22.i6.i101.case.23, i64 %state_4_load, void %V22.i6.i101.case.22, i64 %state_4_load, void %V22.i6.i101.case.21, i64 %state_4_load, void %V22.i6.i101.case.20, i64 %state_4_load, void %V22.i6.i101.case.19, i64 %state_4_load, void %V22.i6.i101.case.18, i64 %state_4_load, void %V22.i6.i101.case.17, i64 %state_4_load, void %V22.i6.i101.case.16, i64 %state_4_load, void %V22.i6.i101.case.15, i64 %state_4_load, void %V22.i6.i101.case.14, i64 %state_4_load, void %V22.i6.i101.case.13, i64 %state_4_load, void %V22.i6.i101.case.12, i64 %state_4_load, void %V22.i6.i101.case.11, i64 %state_4_load, void %V22.i6.i101.case.10, i64 %state_4_load, void %V22.i6.i101.case.9, i64 %state_4_load, void %V22.i6.i101.case.8, i64 %state_4_load, void %V22.i6.i101.case.7, i64 %state_4_load, void %V22.i6.i101.case.6, i64 %state_4_load, void %V22.i6.i101.case.5, i64 %state_52, void %V22.i6.i101.case.4, i64 %state_4_load, void %V22.i6.i101.case.3, i64 %state_4_load, void %V22.i6.i101.case.2, i64 %state_4_load, void %V22.i6.i101.case.1, i64 %state_4_load, void %V22.i6.i101.case.0, i64 %state_4_load, void %while.end"   --->   Operation 372 'phi' 'mux_case_4240' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 373 [1/1] (0.00ns)   --->   "%mux_case_3239 = phi i64 %state_3_load, void %V22.i6.i101.case.24, i64 %state_3_load, void %V22.i6.i101.case.23, i64 %state_3_load, void %V22.i6.i101.case.22, i64 %state_3_load, void %V22.i6.i101.case.21, i64 %state_3_load, void %V22.i6.i101.case.20, i64 %state_3_load, void %V22.i6.i101.case.19, i64 %state_3_load, void %V22.i6.i101.case.18, i64 %state_3_load, void %V22.i6.i101.case.17, i64 %state_3_load, void %V22.i6.i101.case.16, i64 %state_3_load, void %V22.i6.i101.case.15, i64 %state_3_load, void %V22.i6.i101.case.14, i64 %state_3_load, void %V22.i6.i101.case.13, i64 %state_3_load, void %V22.i6.i101.case.12, i64 %state_3_load, void %V22.i6.i101.case.11, i64 %state_3_load, void %V22.i6.i101.case.10, i64 %state_3_load, void %V22.i6.i101.case.9, i64 %state_3_load, void %V22.i6.i101.case.8, i64 %state_3_load, void %V22.i6.i101.case.7, i64 %state_3_load, void %V22.i6.i101.case.6, i64 %state_3_load, void %V22.i6.i101.case.5, i64 %state_3_load, void %V22.i6.i101.case.4, i64 %state_52, void %V22.i6.i101.case.3, i64 %state_3_load, void %V22.i6.i101.case.2, i64 %state_3_load, void %V22.i6.i101.case.1, i64 %state_3_load, void %V22.i6.i101.case.0, i64 %state_3_load, void %while.end"   --->   Operation 373 'phi' 'mux_case_3239' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 374 [1/1] (0.00ns)   --->   "%mux_case_2238 = phi i64 %state_2_load, void %V22.i6.i101.case.24, i64 %state_2_load, void %V22.i6.i101.case.23, i64 %state_2_load, void %V22.i6.i101.case.22, i64 %state_2_load, void %V22.i6.i101.case.21, i64 %state_2_load, void %V22.i6.i101.case.20, i64 %state_2_load, void %V22.i6.i101.case.19, i64 %state_2_load, void %V22.i6.i101.case.18, i64 %state_2_load, void %V22.i6.i101.case.17, i64 %state_2_load, void %V22.i6.i101.case.16, i64 %state_2_load, void %V22.i6.i101.case.15, i64 %state_2_load, void %V22.i6.i101.case.14, i64 %state_2_load, void %V22.i6.i101.case.13, i64 %state_2_load, void %V22.i6.i101.case.12, i64 %state_2_load, void %V22.i6.i101.case.11, i64 %state_2_load, void %V22.i6.i101.case.10, i64 %state_2_load, void %V22.i6.i101.case.9, i64 %state_2_load, void %V22.i6.i101.case.8, i64 %state_2_load, void %V22.i6.i101.case.7, i64 %state_2_load, void %V22.i6.i101.case.6, i64 %state_2_load, void %V22.i6.i101.case.5, i64 %state_2_load, void %V22.i6.i101.case.4, i64 %state_2_load, void %V22.i6.i101.case.3, i64 %state_52, void %V22.i6.i101.case.2, i64 %state_2_load, void %V22.i6.i101.case.1, i64 %state_2_load, void %V22.i6.i101.case.0, i64 %state_2_load, void %while.end"   --->   Operation 374 'phi' 'mux_case_2238' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 375 [1/1] (0.00ns)   --->   "%mux_case_1237 = phi i64 %state_1_load, void %V22.i6.i101.case.24, i64 %state_1_load, void %V22.i6.i101.case.23, i64 %state_1_load, void %V22.i6.i101.case.22, i64 %state_1_load, void %V22.i6.i101.case.21, i64 %state_1_load, void %V22.i6.i101.case.20, i64 %state_1_load, void %V22.i6.i101.case.19, i64 %state_1_load, void %V22.i6.i101.case.18, i64 %state_1_load, void %V22.i6.i101.case.17, i64 %state_1_load, void %V22.i6.i101.case.16, i64 %state_1_load, void %V22.i6.i101.case.15, i64 %state_1_load, void %V22.i6.i101.case.14, i64 %state_1_load, void %V22.i6.i101.case.13, i64 %state_1_load, void %V22.i6.i101.case.12, i64 %state_1_load, void %V22.i6.i101.case.11, i64 %state_1_load, void %V22.i6.i101.case.10, i64 %state_1_load, void %V22.i6.i101.case.9, i64 %state_1_load, void %V22.i6.i101.case.8, i64 %state_1_load, void %V22.i6.i101.case.7, i64 %state_1_load, void %V22.i6.i101.case.6, i64 %state_1_load, void %V22.i6.i101.case.5, i64 %state_1_load, void %V22.i6.i101.case.4, i64 %state_1_load, void %V22.i6.i101.case.3, i64 %state_1_load, void %V22.i6.i101.case.2, i64 %state_52, void %V22.i6.i101.case.1, i64 %state_1_load, void %V22.i6.i101.case.0, i64 %state_1_load, void %while.end"   --->   Operation 375 'phi' 'mux_case_1237' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 376 [1/1] (0.00ns)   --->   "%mux_case_0236 = phi i64 %state_load, void %V22.i6.i101.case.24, i64 %state_load, void %V22.i6.i101.case.23, i64 %state_load, void %V22.i6.i101.case.22, i64 %state_load, void %V22.i6.i101.case.21, i64 %state_load, void %V22.i6.i101.case.20, i64 %state_load, void %V22.i6.i101.case.19, i64 %state_load, void %V22.i6.i101.case.18, i64 %state_load, void %V22.i6.i101.case.17, i64 %state_load, void %V22.i6.i101.case.16, i64 %state_load, void %V22.i6.i101.case.15, i64 %state_load, void %V22.i6.i101.case.14, i64 %state_load, void %V22.i6.i101.case.13, i64 %state_load, void %V22.i6.i101.case.12, i64 %state_load, void %V22.i6.i101.case.11, i64 %state_load, void %V22.i6.i101.case.10, i64 %state_load, void %V22.i6.i101.case.9, i64 %state_load, void %V22.i6.i101.case.8, i64 %state_load, void %V22.i6.i101.case.7, i64 %state_load, void %V22.i6.i101.case.6, i64 %state_load, void %V22.i6.i101.case.5, i64 %state_load, void %V22.i6.i101.case.4, i64 %state_load, void %V22.i6.i101.case.3, i64 %state_load, void %V22.i6.i101.case.2, i64 %state_load, void %V22.i6.i101.case.1, i64 %state_52, void %V22.i6.i101.case.0, i64 %state_load, void %while.end"   --->   Operation 376 'phi' 'mux_case_0236' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node state_103)   --->   "%sext_ln214 = sext i7 %tmp_9" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 377 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node state_103)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %sext_ln214, i32 11" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 378 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln214_2 = sext i7 %tmp_9" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 379 'sext' 'sext_ln214_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i32 %sext_ln214_2" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 380 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 381 [1/1] (1.38ns)   --->   "%shl_ln214 = shl i64 128, i64 %zext_ln214" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 381 'shl' 'shl_ln214' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln214_3 = sext i8 %sub_ln214" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 382 'sext' 'sext_ln214_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i32 %sext_ln214_3" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 383 'zext' 'zext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 384 [1/1] (1.38ns)   --->   "%lshr_ln214 = lshr i64 128, i64 %zext_ln214_1" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 384 'lshr' 'lshr_ln214' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node state_103)   --->   "%cond_i_i = select i1 %tmp_2, i64 %lshr_ln214, i64 %shl_ln214" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 385 'select' 'cond_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 386 [1/1] (0.87ns)   --->   "%tmp_3 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.25i64.i64.i5, i5 0, i64 %mux_case_0236, i5 1, i64 %mux_case_1237, i5 2, i64 %mux_case_2238, i5 3, i64 %mux_case_3239, i5 4, i64 %mux_case_4240, i5 5, i64 %mux_case_5241, i5 6, i64 %mux_case_6242, i5 7, i64 %mux_case_7243, i5 8, i64 %mux_case_8244, i5 9, i64 %mux_case_9245, i5 10, i64 %mux_case_10246, i5 11, i64 %mux_case_11247, i5 12, i64 %mux_case_12248, i5 13, i64 %mux_case_13249, i5 14, i64 %mux_case_14250, i5 15, i64 %mux_case_15251, i5 16, i64 %mux_case_16252, i5 17, i64 %mux_case_17253, i5 18, i64 %mux_case_18254, i5 19, i64 %mux_case_19255, i5 20, i64 %mux_case_20256, i5 21, i64 %mux_case_21257, i5 22, i64 %mux_case_22258, i5 23, i64 %mux_case_23259, i5 24, i64 %mux_case_24260, i64 0, i5 %last_lane_idx" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 386 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.87> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 387 [1/1] (0.42ns) (out node of the LUT)   --->   "%state_103 = xor i64 %tmp_3, i64 %cond_i_i" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 387 'xor' 'state_103' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 388 [1/1] (0.78ns)   --->   "%switch_ln214 = switch i5 %last_lane_idx, void %V22.i.i32104.exit, i5 0, void %V22.i.i32104.case.0, i5 1, void %V22.i.i32104.case.1, i5 2, void %V22.i.i32104.case.2, i5 3, void %V22.i.i32104.case.3, i5 4, void %V22.i.i32104.case.4, i5 5, void %V22.i.i32104.case.5, i5 6, void %V22.i.i32104.case.6, i5 7, void %V22.i.i32104.case.7, i5 8, void %V22.i.i32104.case.8, i5 9, void %V22.i.i32104.case.9, i5 10, void %V22.i.i32104.case.10, i5 11, void %V22.i.i32104.case.11, i5 12, void %V22.i.i32104.case.12, i5 13, void %V22.i.i32104.case.13, i5 14, void %V22.i.i32104.case.14, i5 15, void %V22.i.i32104.case.15, i5 16, void %V22.i.i32104.case.16, i5 17, void %V22.i.i32104.case.17, i5 18, void %V22.i.i32104.case.18, i5 19, void %V22.i.i32104.case.19, i5 20, void %V22.i.i32104.case.20, i5 21, void %V22.i.i32104.case.21, i5 22, void %V22.i.i32104.case.22, i5 23, void %V22.i.i32104.case.23, i5 24, void %V22.i.i32104.case.24" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 388 'switch' 'switch_ln214' <Predicate = true> <Delay = 0.78>
ST_41 : Operation 389 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 389 'br' 'br_ln214' <Predicate = (last_lane_idx == 24)> <Delay = 0.42>
ST_41 : Operation 390 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 390 'br' 'br_ln214' <Predicate = (last_lane_idx == 23)> <Delay = 0.42>
ST_41 : Operation 391 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 391 'br' 'br_ln214' <Predicate = (last_lane_idx == 22)> <Delay = 0.42>
ST_41 : Operation 392 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 392 'br' 'br_ln214' <Predicate = (last_lane_idx == 21)> <Delay = 0.42>
ST_41 : Operation 393 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 393 'br' 'br_ln214' <Predicate = (last_lane_idx == 20)> <Delay = 0.42>
ST_41 : Operation 394 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 394 'br' 'br_ln214' <Predicate = (last_lane_idx == 19)> <Delay = 0.42>
ST_41 : Operation 395 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 395 'br' 'br_ln214' <Predicate = (last_lane_idx == 18)> <Delay = 0.42>
ST_41 : Operation 396 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 396 'br' 'br_ln214' <Predicate = (last_lane_idx == 17)> <Delay = 0.42>
ST_41 : Operation 397 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 397 'br' 'br_ln214' <Predicate = (last_lane_idx == 16)> <Delay = 0.42>
ST_41 : Operation 398 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 398 'br' 'br_ln214' <Predicate = (last_lane_idx == 15)> <Delay = 0.42>
ST_41 : Operation 399 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 399 'br' 'br_ln214' <Predicate = (last_lane_idx == 14)> <Delay = 0.42>
ST_41 : Operation 400 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 400 'br' 'br_ln214' <Predicate = (last_lane_idx == 13)> <Delay = 0.42>
ST_41 : Operation 401 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 401 'br' 'br_ln214' <Predicate = (last_lane_idx == 12)> <Delay = 0.42>
ST_41 : Operation 402 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 402 'br' 'br_ln214' <Predicate = (last_lane_idx == 11)> <Delay = 0.42>
ST_41 : Operation 403 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 403 'br' 'br_ln214' <Predicate = (last_lane_idx == 10)> <Delay = 0.42>
ST_41 : Operation 404 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 404 'br' 'br_ln214' <Predicate = (last_lane_idx == 9)> <Delay = 0.42>
ST_41 : Operation 405 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 405 'br' 'br_ln214' <Predicate = (last_lane_idx == 8)> <Delay = 0.42>
ST_41 : Operation 406 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 406 'br' 'br_ln214' <Predicate = (last_lane_idx == 7)> <Delay = 0.42>
ST_41 : Operation 407 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 407 'br' 'br_ln214' <Predicate = (last_lane_idx == 6)> <Delay = 0.42>
ST_41 : Operation 408 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 408 'br' 'br_ln214' <Predicate = (last_lane_idx == 5)> <Delay = 0.42>
ST_41 : Operation 409 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 409 'br' 'br_ln214' <Predicate = (last_lane_idx == 4)> <Delay = 0.42>
ST_41 : Operation 410 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 410 'br' 'br_ln214' <Predicate = (last_lane_idx == 3)> <Delay = 0.42>
ST_41 : Operation 411 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 411 'br' 'br_ln214' <Predicate = (last_lane_idx == 2)> <Delay = 0.42>
ST_41 : Operation 412 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 412 'br' 'br_ln214' <Predicate = (last_lane_idx == 1)> <Delay = 0.42>
ST_41 : Operation 413 [1/1] (0.42ns)   --->   "%br_ln214 = br void %V22.i.i32104.exit" [keccak.cpp:214->keccak.cpp:328]   --->   Operation 413 'br' 'br_ln214' <Predicate = (last_lane_idx == 0)> <Delay = 0.42>
ST_41 : Operation 414 [1/1] (0.00ns)   --->   "%state_24186 = phi i64 %state_103, void %V22.i.i32104.case.24, i64 %mux_case_24260, void %V22.i.i32104.case.23, i64 %mux_case_24260, void %V22.i.i32104.case.22, i64 %mux_case_24260, void %V22.i.i32104.case.21, i64 %mux_case_24260, void %V22.i.i32104.case.20, i64 %mux_case_24260, void %V22.i.i32104.case.19, i64 %mux_case_24260, void %V22.i.i32104.case.18, i64 %mux_case_24260, void %V22.i.i32104.case.17, i64 %mux_case_24260, void %V22.i.i32104.case.16, i64 %mux_case_24260, void %V22.i.i32104.case.15, i64 %mux_case_24260, void %V22.i.i32104.case.14, i64 %mux_case_24260, void %V22.i.i32104.case.13, i64 %mux_case_24260, void %V22.i.i32104.case.12, i64 %mux_case_24260, void %V22.i.i32104.case.11, i64 %mux_case_24260, void %V22.i.i32104.case.10, i64 %mux_case_24260, void %V22.i.i32104.case.9, i64 %mux_case_24260, void %V22.i.i32104.case.8, i64 %mux_case_24260, void %V22.i.i32104.case.7, i64 %mux_case_24260, void %V22.i.i32104.case.6, i64 %mux_case_24260, void %V22.i.i32104.case.5, i64 %mux_case_24260, void %V22.i.i32104.case.4, i64 %mux_case_24260, void %V22.i.i32104.case.3, i64 %mux_case_24260, void %V22.i.i32104.case.2, i64 %mux_case_24260, void %V22.i.i32104.case.1, i64 %mux_case_24260, void %V22.i.i32104.case.0, i64 %mux_case_24260, void %V22.i6.i101.exit_ifconv"   --->   Operation 414 'phi' 'state_24186' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 415 [1/1] (0.00ns)   --->   "%state_23185 = phi i64 %mux_case_23259, void %V22.i.i32104.case.24, i64 %state_103, void %V22.i.i32104.case.23, i64 %mux_case_23259, void %V22.i.i32104.case.22, i64 %mux_case_23259, void %V22.i.i32104.case.21, i64 %mux_case_23259, void %V22.i.i32104.case.20, i64 %mux_case_23259, void %V22.i.i32104.case.19, i64 %mux_case_23259, void %V22.i.i32104.case.18, i64 %mux_case_23259, void %V22.i.i32104.case.17, i64 %mux_case_23259, void %V22.i.i32104.case.16, i64 %mux_case_23259, void %V22.i.i32104.case.15, i64 %mux_case_23259, void %V22.i.i32104.case.14, i64 %mux_case_23259, void %V22.i.i32104.case.13, i64 %mux_case_23259, void %V22.i.i32104.case.12, i64 %mux_case_23259, void %V22.i.i32104.case.11, i64 %mux_case_23259, void %V22.i.i32104.case.10, i64 %mux_case_23259, void %V22.i.i32104.case.9, i64 %mux_case_23259, void %V22.i.i32104.case.8, i64 %mux_case_23259, void %V22.i.i32104.case.7, i64 %mux_case_23259, void %V22.i.i32104.case.6, i64 %mux_case_23259, void %V22.i.i32104.case.5, i64 %mux_case_23259, void %V22.i.i32104.case.4, i64 %mux_case_23259, void %V22.i.i32104.case.3, i64 %mux_case_23259, void %V22.i.i32104.case.2, i64 %mux_case_23259, void %V22.i.i32104.case.1, i64 %mux_case_23259, void %V22.i.i32104.case.0, i64 %mux_case_23259, void %V22.i6.i101.exit_ifconv"   --->   Operation 415 'phi' 'state_23185' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 416 [1/1] (0.00ns)   --->   "%state_22184 = phi i64 %mux_case_22258, void %V22.i.i32104.case.24, i64 %mux_case_22258, void %V22.i.i32104.case.23, i64 %state_103, void %V22.i.i32104.case.22, i64 %mux_case_22258, void %V22.i.i32104.case.21, i64 %mux_case_22258, void %V22.i.i32104.case.20, i64 %mux_case_22258, void %V22.i.i32104.case.19, i64 %mux_case_22258, void %V22.i.i32104.case.18, i64 %mux_case_22258, void %V22.i.i32104.case.17, i64 %mux_case_22258, void %V22.i.i32104.case.16, i64 %mux_case_22258, void %V22.i.i32104.case.15, i64 %mux_case_22258, void %V22.i.i32104.case.14, i64 %mux_case_22258, void %V22.i.i32104.case.13, i64 %mux_case_22258, void %V22.i.i32104.case.12, i64 %mux_case_22258, void %V22.i.i32104.case.11, i64 %mux_case_22258, void %V22.i.i32104.case.10, i64 %mux_case_22258, void %V22.i.i32104.case.9, i64 %mux_case_22258, void %V22.i.i32104.case.8, i64 %mux_case_22258, void %V22.i.i32104.case.7, i64 %mux_case_22258, void %V22.i.i32104.case.6, i64 %mux_case_22258, void %V22.i.i32104.case.5, i64 %mux_case_22258, void %V22.i.i32104.case.4, i64 %mux_case_22258, void %V22.i.i32104.case.3, i64 %mux_case_22258, void %V22.i.i32104.case.2, i64 %mux_case_22258, void %V22.i.i32104.case.1, i64 %mux_case_22258, void %V22.i.i32104.case.0, i64 %mux_case_22258, void %V22.i6.i101.exit_ifconv"   --->   Operation 416 'phi' 'state_22184' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 417 [1/1] (0.00ns)   --->   "%state_21183 = phi i64 %mux_case_21257, void %V22.i.i32104.case.24, i64 %mux_case_21257, void %V22.i.i32104.case.23, i64 %mux_case_21257, void %V22.i.i32104.case.22, i64 %state_103, void %V22.i.i32104.case.21, i64 %mux_case_21257, void %V22.i.i32104.case.20, i64 %mux_case_21257, void %V22.i.i32104.case.19, i64 %mux_case_21257, void %V22.i.i32104.case.18, i64 %mux_case_21257, void %V22.i.i32104.case.17, i64 %mux_case_21257, void %V22.i.i32104.case.16, i64 %mux_case_21257, void %V22.i.i32104.case.15, i64 %mux_case_21257, void %V22.i.i32104.case.14, i64 %mux_case_21257, void %V22.i.i32104.case.13, i64 %mux_case_21257, void %V22.i.i32104.case.12, i64 %mux_case_21257, void %V22.i.i32104.case.11, i64 %mux_case_21257, void %V22.i.i32104.case.10, i64 %mux_case_21257, void %V22.i.i32104.case.9, i64 %mux_case_21257, void %V22.i.i32104.case.8, i64 %mux_case_21257, void %V22.i.i32104.case.7, i64 %mux_case_21257, void %V22.i.i32104.case.6, i64 %mux_case_21257, void %V22.i.i32104.case.5, i64 %mux_case_21257, void %V22.i.i32104.case.4, i64 %mux_case_21257, void %V22.i.i32104.case.3, i64 %mux_case_21257, void %V22.i.i32104.case.2, i64 %mux_case_21257, void %V22.i.i32104.case.1, i64 %mux_case_21257, void %V22.i.i32104.case.0, i64 %mux_case_21257, void %V22.i6.i101.exit_ifconv"   --->   Operation 417 'phi' 'state_21183' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 418 [1/1] (0.00ns)   --->   "%state_20182 = phi i64 %mux_case_20256, void %V22.i.i32104.case.24, i64 %mux_case_20256, void %V22.i.i32104.case.23, i64 %mux_case_20256, void %V22.i.i32104.case.22, i64 %mux_case_20256, void %V22.i.i32104.case.21, i64 %state_103, void %V22.i.i32104.case.20, i64 %mux_case_20256, void %V22.i.i32104.case.19, i64 %mux_case_20256, void %V22.i.i32104.case.18, i64 %mux_case_20256, void %V22.i.i32104.case.17, i64 %mux_case_20256, void %V22.i.i32104.case.16, i64 %mux_case_20256, void %V22.i.i32104.case.15, i64 %mux_case_20256, void %V22.i.i32104.case.14, i64 %mux_case_20256, void %V22.i.i32104.case.13, i64 %mux_case_20256, void %V22.i.i32104.case.12, i64 %mux_case_20256, void %V22.i.i32104.case.11, i64 %mux_case_20256, void %V22.i.i32104.case.10, i64 %mux_case_20256, void %V22.i.i32104.case.9, i64 %mux_case_20256, void %V22.i.i32104.case.8, i64 %mux_case_20256, void %V22.i.i32104.case.7, i64 %mux_case_20256, void %V22.i.i32104.case.6, i64 %mux_case_20256, void %V22.i.i32104.case.5, i64 %mux_case_20256, void %V22.i.i32104.case.4, i64 %mux_case_20256, void %V22.i.i32104.case.3, i64 %mux_case_20256, void %V22.i.i32104.case.2, i64 %mux_case_20256, void %V22.i.i32104.case.1, i64 %mux_case_20256, void %V22.i.i32104.case.0, i64 %mux_case_20256, void %V22.i6.i101.exit_ifconv"   --->   Operation 418 'phi' 'state_20182' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 419 [1/1] (0.00ns)   --->   "%state_19181 = phi i64 %mux_case_19255, void %V22.i.i32104.case.24, i64 %mux_case_19255, void %V22.i.i32104.case.23, i64 %mux_case_19255, void %V22.i.i32104.case.22, i64 %mux_case_19255, void %V22.i.i32104.case.21, i64 %mux_case_19255, void %V22.i.i32104.case.20, i64 %state_103, void %V22.i.i32104.case.19, i64 %mux_case_19255, void %V22.i.i32104.case.18, i64 %mux_case_19255, void %V22.i.i32104.case.17, i64 %mux_case_19255, void %V22.i.i32104.case.16, i64 %mux_case_19255, void %V22.i.i32104.case.15, i64 %mux_case_19255, void %V22.i.i32104.case.14, i64 %mux_case_19255, void %V22.i.i32104.case.13, i64 %mux_case_19255, void %V22.i.i32104.case.12, i64 %mux_case_19255, void %V22.i.i32104.case.11, i64 %mux_case_19255, void %V22.i.i32104.case.10, i64 %mux_case_19255, void %V22.i.i32104.case.9, i64 %mux_case_19255, void %V22.i.i32104.case.8, i64 %mux_case_19255, void %V22.i.i32104.case.7, i64 %mux_case_19255, void %V22.i.i32104.case.6, i64 %mux_case_19255, void %V22.i.i32104.case.5, i64 %mux_case_19255, void %V22.i.i32104.case.4, i64 %mux_case_19255, void %V22.i.i32104.case.3, i64 %mux_case_19255, void %V22.i.i32104.case.2, i64 %mux_case_19255, void %V22.i.i32104.case.1, i64 %mux_case_19255, void %V22.i.i32104.case.0, i64 %mux_case_19255, void %V22.i6.i101.exit_ifconv"   --->   Operation 419 'phi' 'state_19181' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 420 [1/1] (0.00ns)   --->   "%state_18180 = phi i64 %mux_case_18254, void %V22.i.i32104.case.24, i64 %mux_case_18254, void %V22.i.i32104.case.23, i64 %mux_case_18254, void %V22.i.i32104.case.22, i64 %mux_case_18254, void %V22.i.i32104.case.21, i64 %mux_case_18254, void %V22.i.i32104.case.20, i64 %mux_case_18254, void %V22.i.i32104.case.19, i64 %state_103, void %V22.i.i32104.case.18, i64 %mux_case_18254, void %V22.i.i32104.case.17, i64 %mux_case_18254, void %V22.i.i32104.case.16, i64 %mux_case_18254, void %V22.i.i32104.case.15, i64 %mux_case_18254, void %V22.i.i32104.case.14, i64 %mux_case_18254, void %V22.i.i32104.case.13, i64 %mux_case_18254, void %V22.i.i32104.case.12, i64 %mux_case_18254, void %V22.i.i32104.case.11, i64 %mux_case_18254, void %V22.i.i32104.case.10, i64 %mux_case_18254, void %V22.i.i32104.case.9, i64 %mux_case_18254, void %V22.i.i32104.case.8, i64 %mux_case_18254, void %V22.i.i32104.case.7, i64 %mux_case_18254, void %V22.i.i32104.case.6, i64 %mux_case_18254, void %V22.i.i32104.case.5, i64 %mux_case_18254, void %V22.i.i32104.case.4, i64 %mux_case_18254, void %V22.i.i32104.case.3, i64 %mux_case_18254, void %V22.i.i32104.case.2, i64 %mux_case_18254, void %V22.i.i32104.case.1, i64 %mux_case_18254, void %V22.i.i32104.case.0, i64 %mux_case_18254, void %V22.i6.i101.exit_ifconv"   --->   Operation 420 'phi' 'state_18180' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 421 [1/1] (0.00ns)   --->   "%state_17179 = phi i64 %mux_case_17253, void %V22.i.i32104.case.24, i64 %mux_case_17253, void %V22.i.i32104.case.23, i64 %mux_case_17253, void %V22.i.i32104.case.22, i64 %mux_case_17253, void %V22.i.i32104.case.21, i64 %mux_case_17253, void %V22.i.i32104.case.20, i64 %mux_case_17253, void %V22.i.i32104.case.19, i64 %mux_case_17253, void %V22.i.i32104.case.18, i64 %state_103, void %V22.i.i32104.case.17, i64 %mux_case_17253, void %V22.i.i32104.case.16, i64 %mux_case_17253, void %V22.i.i32104.case.15, i64 %mux_case_17253, void %V22.i.i32104.case.14, i64 %mux_case_17253, void %V22.i.i32104.case.13, i64 %mux_case_17253, void %V22.i.i32104.case.12, i64 %mux_case_17253, void %V22.i.i32104.case.11, i64 %mux_case_17253, void %V22.i.i32104.case.10, i64 %mux_case_17253, void %V22.i.i32104.case.9, i64 %mux_case_17253, void %V22.i.i32104.case.8, i64 %mux_case_17253, void %V22.i.i32104.case.7, i64 %mux_case_17253, void %V22.i.i32104.case.6, i64 %mux_case_17253, void %V22.i.i32104.case.5, i64 %mux_case_17253, void %V22.i.i32104.case.4, i64 %mux_case_17253, void %V22.i.i32104.case.3, i64 %mux_case_17253, void %V22.i.i32104.case.2, i64 %mux_case_17253, void %V22.i.i32104.case.1, i64 %mux_case_17253, void %V22.i.i32104.case.0, i64 %mux_case_17253, void %V22.i6.i101.exit_ifconv"   --->   Operation 421 'phi' 'state_17179' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 422 [1/1] (0.00ns)   --->   "%state_16178 = phi i64 %mux_case_16252, void %V22.i.i32104.case.24, i64 %mux_case_16252, void %V22.i.i32104.case.23, i64 %mux_case_16252, void %V22.i.i32104.case.22, i64 %mux_case_16252, void %V22.i.i32104.case.21, i64 %mux_case_16252, void %V22.i.i32104.case.20, i64 %mux_case_16252, void %V22.i.i32104.case.19, i64 %mux_case_16252, void %V22.i.i32104.case.18, i64 %mux_case_16252, void %V22.i.i32104.case.17, i64 %state_103, void %V22.i.i32104.case.16, i64 %mux_case_16252, void %V22.i.i32104.case.15, i64 %mux_case_16252, void %V22.i.i32104.case.14, i64 %mux_case_16252, void %V22.i.i32104.case.13, i64 %mux_case_16252, void %V22.i.i32104.case.12, i64 %mux_case_16252, void %V22.i.i32104.case.11, i64 %mux_case_16252, void %V22.i.i32104.case.10, i64 %mux_case_16252, void %V22.i.i32104.case.9, i64 %mux_case_16252, void %V22.i.i32104.case.8, i64 %mux_case_16252, void %V22.i.i32104.case.7, i64 %mux_case_16252, void %V22.i.i32104.case.6, i64 %mux_case_16252, void %V22.i.i32104.case.5, i64 %mux_case_16252, void %V22.i.i32104.case.4, i64 %mux_case_16252, void %V22.i.i32104.case.3, i64 %mux_case_16252, void %V22.i.i32104.case.2, i64 %mux_case_16252, void %V22.i.i32104.case.1, i64 %mux_case_16252, void %V22.i.i32104.case.0, i64 %mux_case_16252, void %V22.i6.i101.exit_ifconv"   --->   Operation 422 'phi' 'state_16178' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 423 [1/1] (0.00ns)   --->   "%state_15177 = phi i64 %mux_case_15251, void %V22.i.i32104.case.24, i64 %mux_case_15251, void %V22.i.i32104.case.23, i64 %mux_case_15251, void %V22.i.i32104.case.22, i64 %mux_case_15251, void %V22.i.i32104.case.21, i64 %mux_case_15251, void %V22.i.i32104.case.20, i64 %mux_case_15251, void %V22.i.i32104.case.19, i64 %mux_case_15251, void %V22.i.i32104.case.18, i64 %mux_case_15251, void %V22.i.i32104.case.17, i64 %mux_case_15251, void %V22.i.i32104.case.16, i64 %state_103, void %V22.i.i32104.case.15, i64 %mux_case_15251, void %V22.i.i32104.case.14, i64 %mux_case_15251, void %V22.i.i32104.case.13, i64 %mux_case_15251, void %V22.i.i32104.case.12, i64 %mux_case_15251, void %V22.i.i32104.case.11, i64 %mux_case_15251, void %V22.i.i32104.case.10, i64 %mux_case_15251, void %V22.i.i32104.case.9, i64 %mux_case_15251, void %V22.i.i32104.case.8, i64 %mux_case_15251, void %V22.i.i32104.case.7, i64 %mux_case_15251, void %V22.i.i32104.case.6, i64 %mux_case_15251, void %V22.i.i32104.case.5, i64 %mux_case_15251, void %V22.i.i32104.case.4, i64 %mux_case_15251, void %V22.i.i32104.case.3, i64 %mux_case_15251, void %V22.i.i32104.case.2, i64 %mux_case_15251, void %V22.i.i32104.case.1, i64 %mux_case_15251, void %V22.i.i32104.case.0, i64 %mux_case_15251, void %V22.i6.i101.exit_ifconv"   --->   Operation 423 'phi' 'state_15177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 424 [1/1] (0.00ns)   --->   "%state_14176 = phi i64 %mux_case_14250, void %V22.i.i32104.case.24, i64 %mux_case_14250, void %V22.i.i32104.case.23, i64 %mux_case_14250, void %V22.i.i32104.case.22, i64 %mux_case_14250, void %V22.i.i32104.case.21, i64 %mux_case_14250, void %V22.i.i32104.case.20, i64 %mux_case_14250, void %V22.i.i32104.case.19, i64 %mux_case_14250, void %V22.i.i32104.case.18, i64 %mux_case_14250, void %V22.i.i32104.case.17, i64 %mux_case_14250, void %V22.i.i32104.case.16, i64 %mux_case_14250, void %V22.i.i32104.case.15, i64 %state_103, void %V22.i.i32104.case.14, i64 %mux_case_14250, void %V22.i.i32104.case.13, i64 %mux_case_14250, void %V22.i.i32104.case.12, i64 %mux_case_14250, void %V22.i.i32104.case.11, i64 %mux_case_14250, void %V22.i.i32104.case.10, i64 %mux_case_14250, void %V22.i.i32104.case.9, i64 %mux_case_14250, void %V22.i.i32104.case.8, i64 %mux_case_14250, void %V22.i.i32104.case.7, i64 %mux_case_14250, void %V22.i.i32104.case.6, i64 %mux_case_14250, void %V22.i.i32104.case.5, i64 %mux_case_14250, void %V22.i.i32104.case.4, i64 %mux_case_14250, void %V22.i.i32104.case.3, i64 %mux_case_14250, void %V22.i.i32104.case.2, i64 %mux_case_14250, void %V22.i.i32104.case.1, i64 %mux_case_14250, void %V22.i.i32104.case.0, i64 %mux_case_14250, void %V22.i6.i101.exit_ifconv"   --->   Operation 424 'phi' 'state_14176' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 425 [1/1] (0.00ns)   --->   "%state_13175 = phi i64 %mux_case_13249, void %V22.i.i32104.case.24, i64 %mux_case_13249, void %V22.i.i32104.case.23, i64 %mux_case_13249, void %V22.i.i32104.case.22, i64 %mux_case_13249, void %V22.i.i32104.case.21, i64 %mux_case_13249, void %V22.i.i32104.case.20, i64 %mux_case_13249, void %V22.i.i32104.case.19, i64 %mux_case_13249, void %V22.i.i32104.case.18, i64 %mux_case_13249, void %V22.i.i32104.case.17, i64 %mux_case_13249, void %V22.i.i32104.case.16, i64 %mux_case_13249, void %V22.i.i32104.case.15, i64 %mux_case_13249, void %V22.i.i32104.case.14, i64 %state_103, void %V22.i.i32104.case.13, i64 %mux_case_13249, void %V22.i.i32104.case.12, i64 %mux_case_13249, void %V22.i.i32104.case.11, i64 %mux_case_13249, void %V22.i.i32104.case.10, i64 %mux_case_13249, void %V22.i.i32104.case.9, i64 %mux_case_13249, void %V22.i.i32104.case.8, i64 %mux_case_13249, void %V22.i.i32104.case.7, i64 %mux_case_13249, void %V22.i.i32104.case.6, i64 %mux_case_13249, void %V22.i.i32104.case.5, i64 %mux_case_13249, void %V22.i.i32104.case.4, i64 %mux_case_13249, void %V22.i.i32104.case.3, i64 %mux_case_13249, void %V22.i.i32104.case.2, i64 %mux_case_13249, void %V22.i.i32104.case.1, i64 %mux_case_13249, void %V22.i.i32104.case.0, i64 %mux_case_13249, void %V22.i6.i101.exit_ifconv"   --->   Operation 425 'phi' 'state_13175' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 426 [1/1] (0.00ns)   --->   "%state_12174 = phi i64 %mux_case_12248, void %V22.i.i32104.case.24, i64 %mux_case_12248, void %V22.i.i32104.case.23, i64 %mux_case_12248, void %V22.i.i32104.case.22, i64 %mux_case_12248, void %V22.i.i32104.case.21, i64 %mux_case_12248, void %V22.i.i32104.case.20, i64 %mux_case_12248, void %V22.i.i32104.case.19, i64 %mux_case_12248, void %V22.i.i32104.case.18, i64 %mux_case_12248, void %V22.i.i32104.case.17, i64 %mux_case_12248, void %V22.i.i32104.case.16, i64 %mux_case_12248, void %V22.i.i32104.case.15, i64 %mux_case_12248, void %V22.i.i32104.case.14, i64 %mux_case_12248, void %V22.i.i32104.case.13, i64 %state_103, void %V22.i.i32104.case.12, i64 %mux_case_12248, void %V22.i.i32104.case.11, i64 %mux_case_12248, void %V22.i.i32104.case.10, i64 %mux_case_12248, void %V22.i.i32104.case.9, i64 %mux_case_12248, void %V22.i.i32104.case.8, i64 %mux_case_12248, void %V22.i.i32104.case.7, i64 %mux_case_12248, void %V22.i.i32104.case.6, i64 %mux_case_12248, void %V22.i.i32104.case.5, i64 %mux_case_12248, void %V22.i.i32104.case.4, i64 %mux_case_12248, void %V22.i.i32104.case.3, i64 %mux_case_12248, void %V22.i.i32104.case.2, i64 %mux_case_12248, void %V22.i.i32104.case.1, i64 %mux_case_12248, void %V22.i.i32104.case.0, i64 %mux_case_12248, void %V22.i6.i101.exit_ifconv"   --->   Operation 426 'phi' 'state_12174' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 427 [1/1] (0.00ns)   --->   "%state_11173 = phi i64 %mux_case_11247, void %V22.i.i32104.case.24, i64 %mux_case_11247, void %V22.i.i32104.case.23, i64 %mux_case_11247, void %V22.i.i32104.case.22, i64 %mux_case_11247, void %V22.i.i32104.case.21, i64 %mux_case_11247, void %V22.i.i32104.case.20, i64 %mux_case_11247, void %V22.i.i32104.case.19, i64 %mux_case_11247, void %V22.i.i32104.case.18, i64 %mux_case_11247, void %V22.i.i32104.case.17, i64 %mux_case_11247, void %V22.i.i32104.case.16, i64 %mux_case_11247, void %V22.i.i32104.case.15, i64 %mux_case_11247, void %V22.i.i32104.case.14, i64 %mux_case_11247, void %V22.i.i32104.case.13, i64 %mux_case_11247, void %V22.i.i32104.case.12, i64 %state_103, void %V22.i.i32104.case.11, i64 %mux_case_11247, void %V22.i.i32104.case.10, i64 %mux_case_11247, void %V22.i.i32104.case.9, i64 %mux_case_11247, void %V22.i.i32104.case.8, i64 %mux_case_11247, void %V22.i.i32104.case.7, i64 %mux_case_11247, void %V22.i.i32104.case.6, i64 %mux_case_11247, void %V22.i.i32104.case.5, i64 %mux_case_11247, void %V22.i.i32104.case.4, i64 %mux_case_11247, void %V22.i.i32104.case.3, i64 %mux_case_11247, void %V22.i.i32104.case.2, i64 %mux_case_11247, void %V22.i.i32104.case.1, i64 %mux_case_11247, void %V22.i.i32104.case.0, i64 %mux_case_11247, void %V22.i6.i101.exit_ifconv"   --->   Operation 427 'phi' 'state_11173' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 428 [1/1] (0.00ns)   --->   "%state_10172 = phi i64 %mux_case_10246, void %V22.i.i32104.case.24, i64 %mux_case_10246, void %V22.i.i32104.case.23, i64 %mux_case_10246, void %V22.i.i32104.case.22, i64 %mux_case_10246, void %V22.i.i32104.case.21, i64 %mux_case_10246, void %V22.i.i32104.case.20, i64 %mux_case_10246, void %V22.i.i32104.case.19, i64 %mux_case_10246, void %V22.i.i32104.case.18, i64 %mux_case_10246, void %V22.i.i32104.case.17, i64 %mux_case_10246, void %V22.i.i32104.case.16, i64 %mux_case_10246, void %V22.i.i32104.case.15, i64 %mux_case_10246, void %V22.i.i32104.case.14, i64 %mux_case_10246, void %V22.i.i32104.case.13, i64 %mux_case_10246, void %V22.i.i32104.case.12, i64 %mux_case_10246, void %V22.i.i32104.case.11, i64 %state_103, void %V22.i.i32104.case.10, i64 %mux_case_10246, void %V22.i.i32104.case.9, i64 %mux_case_10246, void %V22.i.i32104.case.8, i64 %mux_case_10246, void %V22.i.i32104.case.7, i64 %mux_case_10246, void %V22.i.i32104.case.6, i64 %mux_case_10246, void %V22.i.i32104.case.5, i64 %mux_case_10246, void %V22.i.i32104.case.4, i64 %mux_case_10246, void %V22.i.i32104.case.3, i64 %mux_case_10246, void %V22.i.i32104.case.2, i64 %mux_case_10246, void %V22.i.i32104.case.1, i64 %mux_case_10246, void %V22.i.i32104.case.0, i64 %mux_case_10246, void %V22.i6.i101.exit_ifconv"   --->   Operation 428 'phi' 'state_10172' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 429 [1/1] (0.00ns)   --->   "%state_9171 = phi i64 %mux_case_9245, void %V22.i.i32104.case.24, i64 %mux_case_9245, void %V22.i.i32104.case.23, i64 %mux_case_9245, void %V22.i.i32104.case.22, i64 %mux_case_9245, void %V22.i.i32104.case.21, i64 %mux_case_9245, void %V22.i.i32104.case.20, i64 %mux_case_9245, void %V22.i.i32104.case.19, i64 %mux_case_9245, void %V22.i.i32104.case.18, i64 %mux_case_9245, void %V22.i.i32104.case.17, i64 %mux_case_9245, void %V22.i.i32104.case.16, i64 %mux_case_9245, void %V22.i.i32104.case.15, i64 %mux_case_9245, void %V22.i.i32104.case.14, i64 %mux_case_9245, void %V22.i.i32104.case.13, i64 %mux_case_9245, void %V22.i.i32104.case.12, i64 %mux_case_9245, void %V22.i.i32104.case.11, i64 %mux_case_9245, void %V22.i.i32104.case.10, i64 %state_103, void %V22.i.i32104.case.9, i64 %mux_case_9245, void %V22.i.i32104.case.8, i64 %mux_case_9245, void %V22.i.i32104.case.7, i64 %mux_case_9245, void %V22.i.i32104.case.6, i64 %mux_case_9245, void %V22.i.i32104.case.5, i64 %mux_case_9245, void %V22.i.i32104.case.4, i64 %mux_case_9245, void %V22.i.i32104.case.3, i64 %mux_case_9245, void %V22.i.i32104.case.2, i64 %mux_case_9245, void %V22.i.i32104.case.1, i64 %mux_case_9245, void %V22.i.i32104.case.0, i64 %mux_case_9245, void %V22.i6.i101.exit_ifconv"   --->   Operation 429 'phi' 'state_9171' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 430 [1/1] (0.00ns)   --->   "%state_8170 = phi i64 %mux_case_8244, void %V22.i.i32104.case.24, i64 %mux_case_8244, void %V22.i.i32104.case.23, i64 %mux_case_8244, void %V22.i.i32104.case.22, i64 %mux_case_8244, void %V22.i.i32104.case.21, i64 %mux_case_8244, void %V22.i.i32104.case.20, i64 %mux_case_8244, void %V22.i.i32104.case.19, i64 %mux_case_8244, void %V22.i.i32104.case.18, i64 %mux_case_8244, void %V22.i.i32104.case.17, i64 %mux_case_8244, void %V22.i.i32104.case.16, i64 %mux_case_8244, void %V22.i.i32104.case.15, i64 %mux_case_8244, void %V22.i.i32104.case.14, i64 %mux_case_8244, void %V22.i.i32104.case.13, i64 %mux_case_8244, void %V22.i.i32104.case.12, i64 %mux_case_8244, void %V22.i.i32104.case.11, i64 %mux_case_8244, void %V22.i.i32104.case.10, i64 %mux_case_8244, void %V22.i.i32104.case.9, i64 %state_103, void %V22.i.i32104.case.8, i64 %mux_case_8244, void %V22.i.i32104.case.7, i64 %mux_case_8244, void %V22.i.i32104.case.6, i64 %mux_case_8244, void %V22.i.i32104.case.5, i64 %mux_case_8244, void %V22.i.i32104.case.4, i64 %mux_case_8244, void %V22.i.i32104.case.3, i64 %mux_case_8244, void %V22.i.i32104.case.2, i64 %mux_case_8244, void %V22.i.i32104.case.1, i64 %mux_case_8244, void %V22.i.i32104.case.0, i64 %mux_case_8244, void %V22.i6.i101.exit_ifconv"   --->   Operation 430 'phi' 'state_8170' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 431 [1/1] (0.00ns)   --->   "%state_7169 = phi i64 %mux_case_7243, void %V22.i.i32104.case.24, i64 %mux_case_7243, void %V22.i.i32104.case.23, i64 %mux_case_7243, void %V22.i.i32104.case.22, i64 %mux_case_7243, void %V22.i.i32104.case.21, i64 %mux_case_7243, void %V22.i.i32104.case.20, i64 %mux_case_7243, void %V22.i.i32104.case.19, i64 %mux_case_7243, void %V22.i.i32104.case.18, i64 %mux_case_7243, void %V22.i.i32104.case.17, i64 %mux_case_7243, void %V22.i.i32104.case.16, i64 %mux_case_7243, void %V22.i.i32104.case.15, i64 %mux_case_7243, void %V22.i.i32104.case.14, i64 %mux_case_7243, void %V22.i.i32104.case.13, i64 %mux_case_7243, void %V22.i.i32104.case.12, i64 %mux_case_7243, void %V22.i.i32104.case.11, i64 %mux_case_7243, void %V22.i.i32104.case.10, i64 %mux_case_7243, void %V22.i.i32104.case.9, i64 %mux_case_7243, void %V22.i.i32104.case.8, i64 %state_103, void %V22.i.i32104.case.7, i64 %mux_case_7243, void %V22.i.i32104.case.6, i64 %mux_case_7243, void %V22.i.i32104.case.5, i64 %mux_case_7243, void %V22.i.i32104.case.4, i64 %mux_case_7243, void %V22.i.i32104.case.3, i64 %mux_case_7243, void %V22.i.i32104.case.2, i64 %mux_case_7243, void %V22.i.i32104.case.1, i64 %mux_case_7243, void %V22.i.i32104.case.0, i64 %mux_case_7243, void %V22.i6.i101.exit_ifconv"   --->   Operation 431 'phi' 'state_7169' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 432 [1/1] (0.00ns)   --->   "%state_6168 = phi i64 %mux_case_6242, void %V22.i.i32104.case.24, i64 %mux_case_6242, void %V22.i.i32104.case.23, i64 %mux_case_6242, void %V22.i.i32104.case.22, i64 %mux_case_6242, void %V22.i.i32104.case.21, i64 %mux_case_6242, void %V22.i.i32104.case.20, i64 %mux_case_6242, void %V22.i.i32104.case.19, i64 %mux_case_6242, void %V22.i.i32104.case.18, i64 %mux_case_6242, void %V22.i.i32104.case.17, i64 %mux_case_6242, void %V22.i.i32104.case.16, i64 %mux_case_6242, void %V22.i.i32104.case.15, i64 %mux_case_6242, void %V22.i.i32104.case.14, i64 %mux_case_6242, void %V22.i.i32104.case.13, i64 %mux_case_6242, void %V22.i.i32104.case.12, i64 %mux_case_6242, void %V22.i.i32104.case.11, i64 %mux_case_6242, void %V22.i.i32104.case.10, i64 %mux_case_6242, void %V22.i.i32104.case.9, i64 %mux_case_6242, void %V22.i.i32104.case.8, i64 %mux_case_6242, void %V22.i.i32104.case.7, i64 %state_103, void %V22.i.i32104.case.6, i64 %mux_case_6242, void %V22.i.i32104.case.5, i64 %mux_case_6242, void %V22.i.i32104.case.4, i64 %mux_case_6242, void %V22.i.i32104.case.3, i64 %mux_case_6242, void %V22.i.i32104.case.2, i64 %mux_case_6242, void %V22.i.i32104.case.1, i64 %mux_case_6242, void %V22.i.i32104.case.0, i64 %mux_case_6242, void %V22.i6.i101.exit_ifconv"   --->   Operation 432 'phi' 'state_6168' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 433 [1/1] (0.00ns)   --->   "%state_5167 = phi i64 %mux_case_5241, void %V22.i.i32104.case.24, i64 %mux_case_5241, void %V22.i.i32104.case.23, i64 %mux_case_5241, void %V22.i.i32104.case.22, i64 %mux_case_5241, void %V22.i.i32104.case.21, i64 %mux_case_5241, void %V22.i.i32104.case.20, i64 %mux_case_5241, void %V22.i.i32104.case.19, i64 %mux_case_5241, void %V22.i.i32104.case.18, i64 %mux_case_5241, void %V22.i.i32104.case.17, i64 %mux_case_5241, void %V22.i.i32104.case.16, i64 %mux_case_5241, void %V22.i.i32104.case.15, i64 %mux_case_5241, void %V22.i.i32104.case.14, i64 %mux_case_5241, void %V22.i.i32104.case.13, i64 %mux_case_5241, void %V22.i.i32104.case.12, i64 %mux_case_5241, void %V22.i.i32104.case.11, i64 %mux_case_5241, void %V22.i.i32104.case.10, i64 %mux_case_5241, void %V22.i.i32104.case.9, i64 %mux_case_5241, void %V22.i.i32104.case.8, i64 %mux_case_5241, void %V22.i.i32104.case.7, i64 %mux_case_5241, void %V22.i.i32104.case.6, i64 %state_103, void %V22.i.i32104.case.5, i64 %mux_case_5241, void %V22.i.i32104.case.4, i64 %mux_case_5241, void %V22.i.i32104.case.3, i64 %mux_case_5241, void %V22.i.i32104.case.2, i64 %mux_case_5241, void %V22.i.i32104.case.1, i64 %mux_case_5241, void %V22.i.i32104.case.0, i64 %mux_case_5241, void %V22.i6.i101.exit_ifconv"   --->   Operation 433 'phi' 'state_5167' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 434 [1/1] (0.00ns)   --->   "%state_4166 = phi i64 %mux_case_4240, void %V22.i.i32104.case.24, i64 %mux_case_4240, void %V22.i.i32104.case.23, i64 %mux_case_4240, void %V22.i.i32104.case.22, i64 %mux_case_4240, void %V22.i.i32104.case.21, i64 %mux_case_4240, void %V22.i.i32104.case.20, i64 %mux_case_4240, void %V22.i.i32104.case.19, i64 %mux_case_4240, void %V22.i.i32104.case.18, i64 %mux_case_4240, void %V22.i.i32104.case.17, i64 %mux_case_4240, void %V22.i.i32104.case.16, i64 %mux_case_4240, void %V22.i.i32104.case.15, i64 %mux_case_4240, void %V22.i.i32104.case.14, i64 %mux_case_4240, void %V22.i.i32104.case.13, i64 %mux_case_4240, void %V22.i.i32104.case.12, i64 %mux_case_4240, void %V22.i.i32104.case.11, i64 %mux_case_4240, void %V22.i.i32104.case.10, i64 %mux_case_4240, void %V22.i.i32104.case.9, i64 %mux_case_4240, void %V22.i.i32104.case.8, i64 %mux_case_4240, void %V22.i.i32104.case.7, i64 %mux_case_4240, void %V22.i.i32104.case.6, i64 %mux_case_4240, void %V22.i.i32104.case.5, i64 %state_103, void %V22.i.i32104.case.4, i64 %mux_case_4240, void %V22.i.i32104.case.3, i64 %mux_case_4240, void %V22.i.i32104.case.2, i64 %mux_case_4240, void %V22.i.i32104.case.1, i64 %mux_case_4240, void %V22.i.i32104.case.0, i64 %mux_case_4240, void %V22.i6.i101.exit_ifconv"   --->   Operation 434 'phi' 'state_4166' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 435 [1/1] (0.00ns)   --->   "%state_3165 = phi i64 %mux_case_3239, void %V22.i.i32104.case.24, i64 %mux_case_3239, void %V22.i.i32104.case.23, i64 %mux_case_3239, void %V22.i.i32104.case.22, i64 %mux_case_3239, void %V22.i.i32104.case.21, i64 %mux_case_3239, void %V22.i.i32104.case.20, i64 %mux_case_3239, void %V22.i.i32104.case.19, i64 %mux_case_3239, void %V22.i.i32104.case.18, i64 %mux_case_3239, void %V22.i.i32104.case.17, i64 %mux_case_3239, void %V22.i.i32104.case.16, i64 %mux_case_3239, void %V22.i.i32104.case.15, i64 %mux_case_3239, void %V22.i.i32104.case.14, i64 %mux_case_3239, void %V22.i.i32104.case.13, i64 %mux_case_3239, void %V22.i.i32104.case.12, i64 %mux_case_3239, void %V22.i.i32104.case.11, i64 %mux_case_3239, void %V22.i.i32104.case.10, i64 %mux_case_3239, void %V22.i.i32104.case.9, i64 %mux_case_3239, void %V22.i.i32104.case.8, i64 %mux_case_3239, void %V22.i.i32104.case.7, i64 %mux_case_3239, void %V22.i.i32104.case.6, i64 %mux_case_3239, void %V22.i.i32104.case.5, i64 %mux_case_3239, void %V22.i.i32104.case.4, i64 %state_103, void %V22.i.i32104.case.3, i64 %mux_case_3239, void %V22.i.i32104.case.2, i64 %mux_case_3239, void %V22.i.i32104.case.1, i64 %mux_case_3239, void %V22.i.i32104.case.0, i64 %mux_case_3239, void %V22.i6.i101.exit_ifconv"   --->   Operation 435 'phi' 'state_3165' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 436 [1/1] (0.00ns)   --->   "%state_2164 = phi i64 %mux_case_2238, void %V22.i.i32104.case.24, i64 %mux_case_2238, void %V22.i.i32104.case.23, i64 %mux_case_2238, void %V22.i.i32104.case.22, i64 %mux_case_2238, void %V22.i.i32104.case.21, i64 %mux_case_2238, void %V22.i.i32104.case.20, i64 %mux_case_2238, void %V22.i.i32104.case.19, i64 %mux_case_2238, void %V22.i.i32104.case.18, i64 %mux_case_2238, void %V22.i.i32104.case.17, i64 %mux_case_2238, void %V22.i.i32104.case.16, i64 %mux_case_2238, void %V22.i.i32104.case.15, i64 %mux_case_2238, void %V22.i.i32104.case.14, i64 %mux_case_2238, void %V22.i.i32104.case.13, i64 %mux_case_2238, void %V22.i.i32104.case.12, i64 %mux_case_2238, void %V22.i.i32104.case.11, i64 %mux_case_2238, void %V22.i.i32104.case.10, i64 %mux_case_2238, void %V22.i.i32104.case.9, i64 %mux_case_2238, void %V22.i.i32104.case.8, i64 %mux_case_2238, void %V22.i.i32104.case.7, i64 %mux_case_2238, void %V22.i.i32104.case.6, i64 %mux_case_2238, void %V22.i.i32104.case.5, i64 %mux_case_2238, void %V22.i.i32104.case.4, i64 %mux_case_2238, void %V22.i.i32104.case.3, i64 %state_103, void %V22.i.i32104.case.2, i64 %mux_case_2238, void %V22.i.i32104.case.1, i64 %mux_case_2238, void %V22.i.i32104.case.0, i64 %mux_case_2238, void %V22.i6.i101.exit_ifconv"   --->   Operation 436 'phi' 'state_2164' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 437 [1/1] (0.00ns)   --->   "%state_1163 = phi i64 %mux_case_1237, void %V22.i.i32104.case.24, i64 %mux_case_1237, void %V22.i.i32104.case.23, i64 %mux_case_1237, void %V22.i.i32104.case.22, i64 %mux_case_1237, void %V22.i.i32104.case.21, i64 %mux_case_1237, void %V22.i.i32104.case.20, i64 %mux_case_1237, void %V22.i.i32104.case.19, i64 %mux_case_1237, void %V22.i.i32104.case.18, i64 %mux_case_1237, void %V22.i.i32104.case.17, i64 %mux_case_1237, void %V22.i.i32104.case.16, i64 %mux_case_1237, void %V22.i.i32104.case.15, i64 %mux_case_1237, void %V22.i.i32104.case.14, i64 %mux_case_1237, void %V22.i.i32104.case.13, i64 %mux_case_1237, void %V22.i.i32104.case.12, i64 %mux_case_1237, void %V22.i.i32104.case.11, i64 %mux_case_1237, void %V22.i.i32104.case.10, i64 %mux_case_1237, void %V22.i.i32104.case.9, i64 %mux_case_1237, void %V22.i.i32104.case.8, i64 %mux_case_1237, void %V22.i.i32104.case.7, i64 %mux_case_1237, void %V22.i.i32104.case.6, i64 %mux_case_1237, void %V22.i.i32104.case.5, i64 %mux_case_1237, void %V22.i.i32104.case.4, i64 %mux_case_1237, void %V22.i.i32104.case.3, i64 %mux_case_1237, void %V22.i.i32104.case.2, i64 %state_103, void %V22.i.i32104.case.1, i64 %mux_case_1237, void %V22.i.i32104.case.0, i64 %mux_case_1237, void %V22.i6.i101.exit_ifconv"   --->   Operation 437 'phi' 'state_1163' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 438 [1/1] (0.00ns)   --->   "%state162 = phi i64 %mux_case_0236, void %V22.i.i32104.case.24, i64 %mux_case_0236, void %V22.i.i32104.case.23, i64 %mux_case_0236, void %V22.i.i32104.case.22, i64 %mux_case_0236, void %V22.i.i32104.case.21, i64 %mux_case_0236, void %V22.i.i32104.case.20, i64 %mux_case_0236, void %V22.i.i32104.case.19, i64 %mux_case_0236, void %V22.i.i32104.case.18, i64 %mux_case_0236, void %V22.i.i32104.case.17, i64 %mux_case_0236, void %V22.i.i32104.case.16, i64 %mux_case_0236, void %V22.i.i32104.case.15, i64 %mux_case_0236, void %V22.i.i32104.case.14, i64 %mux_case_0236, void %V22.i.i32104.case.13, i64 %mux_case_0236, void %V22.i.i32104.case.12, i64 %mux_case_0236, void %V22.i.i32104.case.11, i64 %mux_case_0236, void %V22.i.i32104.case.10, i64 %mux_case_0236, void %V22.i.i32104.case.9, i64 %mux_case_0236, void %V22.i.i32104.case.8, i64 %mux_case_0236, void %V22.i.i32104.case.7, i64 %mux_case_0236, void %V22.i.i32104.case.6, i64 %mux_case_0236, void %V22.i.i32104.case.5, i64 %mux_case_0236, void %V22.i.i32104.case.4, i64 %mux_case_0236, void %V22.i.i32104.case.3, i64 %mux_case_0236, void %V22.i.i32104.case.2, i64 %mux_case_0236, void %V22.i.i32104.case.1, i64 %state_103, void %V22.i.i32104.case.0, i64 %mux_case_0236, void %V22.i6.i101.exit_ifconv"   --->   Operation 438 'phi' 'state162' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 439 [1/1] (0.00ns)   --->   "%output_remaining = alloca i32 1" [keccak.cpp:337]   --->   Operation 439 'alloca' 'output_remaining' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 440 [2/2] (0.85ns)   --->   "%call_ret1 = call i1600 @keccak_f1600, i64 %state162, i64 %state_1163, i64 %state_2164, i64 %state_3165, i64 %state_4166, i64 %state_5167, i64 %state_6168, i64 %state_7169, i64 %state_8170, i64 %state_9171, i64 %state_10172, i64 %state_11173, i64 %state_12174, i64 %state_13175, i64 %state_14176, i64 %state_15177, i64 %state_16178, i64 %state_17179, i64 %state_18180, i64 %state_19181, i64 %state_20182, i64 %state_21183, i64 %state_22184, i64 %state_23185, i64 %state_24186, i64 %RC_TABLE" [keccak.cpp:331]   --->   Operation 440 'call' 'call_ret1' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Generic Core
ST_41 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i16 %output_len_read" [keccak.cpp:337]   --->   Operation 441 'zext' 'zext_ln337' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 442 [1/1] (0.42ns)   --->   "%store_ln337 = store i32 %zext_ln337, i32 %output_remaining" [keccak.cpp:337]   --->   Operation 442 'store' 'store_ln337' <Predicate = true> <Delay = 0.42>

State 42 <SV = 38> <Delay = 2.16>
ST_42 : Operation 443 [1/2] (1.64ns)   --->   "%call_ret1 = call i1600 @keccak_f1600, i64 %state162, i64 %state_1163, i64 %state_2164, i64 %state_3165, i64 %state_4166, i64 %state_5167, i64 %state_6168, i64 %state_7169, i64 %state_8170, i64 %state_9171, i64 %state_10172, i64 %state_11173, i64 %state_12174, i64 %state_13175, i64 %state_14176, i64 %state_15177, i64 %state_16178, i64 %state_17179, i64 %state_18180, i64 %state_19181, i64 %state_20182, i64 %state_21183, i64 %state_22184, i64 %state_23185, i64 %state_24186, i64 %RC_TABLE" [keccak.cpp:331]   --->   Operation 443 'call' 'call_ret1' <Predicate = true> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core
ST_42 : Operation 444 [1/1] (0.00ns)   --->   "%state_104 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 444 'extractvalue' 'state_104' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 445 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_104, i64 %state" [keccak.cpp:331]   --->   Operation 445 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 446 [1/1] (0.00ns)   --->   "%state_105 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 446 'extractvalue' 'state_105' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 447 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_105, i64 %state_1" [keccak.cpp:331]   --->   Operation 447 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 448 [1/1] (0.00ns)   --->   "%state_106 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 448 'extractvalue' 'state_106' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 449 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_106, i64 %state_2" [keccak.cpp:331]   --->   Operation 449 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 450 [1/1] (0.00ns)   --->   "%state_107 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 450 'extractvalue' 'state_107' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 451 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_107, i64 %state_3" [keccak.cpp:331]   --->   Operation 451 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 452 [1/1] (0.00ns)   --->   "%state_108 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 452 'extractvalue' 'state_108' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 453 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_108, i64 %state_4" [keccak.cpp:331]   --->   Operation 453 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 454 [1/1] (0.00ns)   --->   "%state_109 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 454 'extractvalue' 'state_109' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 455 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_109, i64 %state_5" [keccak.cpp:331]   --->   Operation 455 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 456 [1/1] (0.00ns)   --->   "%state_110 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 456 'extractvalue' 'state_110' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 457 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_110, i64 %state_6" [keccak.cpp:331]   --->   Operation 457 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 458 [1/1] (0.00ns)   --->   "%state_111 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 458 'extractvalue' 'state_111' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 459 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_111, i64 %state_7" [keccak.cpp:331]   --->   Operation 459 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 460 [1/1] (0.00ns)   --->   "%state_112 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 460 'extractvalue' 'state_112' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 461 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_112, i64 %state_8" [keccak.cpp:331]   --->   Operation 461 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 462 [1/1] (0.00ns)   --->   "%state_113 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 462 'extractvalue' 'state_113' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 463 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_113, i64 %state_9" [keccak.cpp:331]   --->   Operation 463 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 464 [1/1] (0.00ns)   --->   "%state_114 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 464 'extractvalue' 'state_114' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 465 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_114, i64 %state_10" [keccak.cpp:331]   --->   Operation 465 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 466 [1/1] (0.00ns)   --->   "%state_115 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 466 'extractvalue' 'state_115' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 467 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_115, i64 %state_11" [keccak.cpp:331]   --->   Operation 467 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 468 [1/1] (0.00ns)   --->   "%state_116 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 468 'extractvalue' 'state_116' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 469 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_116, i64 %state_12" [keccak.cpp:331]   --->   Operation 469 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 470 [1/1] (0.00ns)   --->   "%state_117 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 470 'extractvalue' 'state_117' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 471 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_117, i64 %state_13" [keccak.cpp:331]   --->   Operation 471 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 472 [1/1] (0.00ns)   --->   "%state_118 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 472 'extractvalue' 'state_118' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 473 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_118, i64 %state_14" [keccak.cpp:331]   --->   Operation 473 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 474 [1/1] (0.00ns)   --->   "%state_119 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 474 'extractvalue' 'state_119' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 475 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_119, i64 %state_15" [keccak.cpp:331]   --->   Operation 475 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 476 [1/1] (0.00ns)   --->   "%state_120 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 476 'extractvalue' 'state_120' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 477 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_120, i64 %state_16" [keccak.cpp:331]   --->   Operation 477 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 478 [1/1] (0.00ns)   --->   "%state_121 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 478 'extractvalue' 'state_121' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 479 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_121, i64 %state_17" [keccak.cpp:331]   --->   Operation 479 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 480 [1/1] (0.00ns)   --->   "%state_122 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 480 'extractvalue' 'state_122' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 481 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_122, i64 %state_18" [keccak.cpp:331]   --->   Operation 481 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 482 [1/1] (0.00ns)   --->   "%state_123 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 482 'extractvalue' 'state_123' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 483 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_123, i64 %state_19" [keccak.cpp:331]   --->   Operation 483 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 484 [1/1] (0.00ns)   --->   "%state_124 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 484 'extractvalue' 'state_124' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 485 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_124, i64 %state_20" [keccak.cpp:331]   --->   Operation 485 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 486 [1/1] (0.00ns)   --->   "%state_125 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 486 'extractvalue' 'state_125' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 487 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_125, i64 %state_21" [keccak.cpp:331]   --->   Operation 487 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 488 [1/1] (0.00ns)   --->   "%state_126 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 488 'extractvalue' 'state_126' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 489 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_126, i64 %state_22" [keccak.cpp:331]   --->   Operation 489 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 490 [1/1] (0.00ns)   --->   "%state_127 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 490 'extractvalue' 'state_127' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 491 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_127, i64 %state_23" [keccak.cpp:331]   --->   Operation 491 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 492 [1/1] (0.00ns)   --->   "%state_128 = extractvalue i1600 %call_ret1" [keccak.cpp:331]   --->   Operation 492 'extractvalue' 'state_128' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 493 [1/1] (0.52ns)   --->   "%store_ln331 = store i64 %state_128, i64 %state_24" [keccak.cpp:331]   --->   Operation 493 'store' 'store_ln331' <Predicate = true> <Delay = 0.52>
ST_42 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln340 = br void %while.cond43" [keccak.cpp:340]   --->   Operation 494 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>

State 43 <SV = 39> <Delay = 2.20>
ST_43 : Operation 495 [1/1] (0.00ns)   --->   "%output_remaining_3 = load i32 %output_remaining" [keccak.cpp:343]   --->   Operation 495 'load' 'output_remaining_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 496 [1/1] (1.01ns)   --->   "%icmp_ln340 = icmp_sgt  i32 %output_remaining_3, i32 0" [keccak.cpp:340]   --->   Operation 496 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln340 = br i1 %icmp_ln340, void %while.end91, void %while.body45" [keccak.cpp:340]   --->   Operation 497 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln340 = trunc i32 %output_remaining_3" [keccak.cpp:340]   --->   Operation 498 'trunc' 'trunc_ln340' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 499 [1/1] (1.01ns)   --->   "%icmp_ln343 = icmp_sgt  i32 %output_remaining_3, i32 %zext_ln295" [keccak.cpp:343]   --->   Operation 499 'icmp' 'icmp_ln343' <Predicate = (icmp_ln340)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln344)   --->   "%trunc_ln343 = trunc i32 %output_remaining_3" [keccak.cpp:343]   --->   Operation 500 'trunc' 'trunc_ln343' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node add_ln344)   --->   "%select_ln343 = select i1 %icmp_ln343, i8 %rate_bytes_read, i8 %trunc_ln343" [keccak.cpp:343]   --->   Operation 501 'select' 'select_ln343' <Predicate = (icmp_ln340)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node add_ln344)   --->   "%zext_ln344 = zext i8 %select_ln343" [keccak.cpp:344]   --->   Operation 502 'zext' 'zext_ln344' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 503 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln344 = add i9 %zext_ln344, i9 7" [keccak.cpp:344]   --->   Operation 503 'add' 'add_ln344' <Predicate = (icmp_ln340)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln344, i32 3, i32 8" [keccak.cpp:344]   --->   Operation 504 'partselect' 'trunc_ln6' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 505 [1/1] (0.00ns)   --->   "%state_load_2 = load i64 %state" [keccak.cpp:351]   --->   Operation 505 'load' 'state_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 506 [1/1] (0.00ns)   --->   "%state_1_load_2 = load i64 %state_1" [keccak.cpp:351]   --->   Operation 506 'load' 'state_1_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 507 [1/1] (0.00ns)   --->   "%state_2_load_2 = load i64 %state_2" [keccak.cpp:351]   --->   Operation 507 'load' 'state_2_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 508 [1/1] (0.00ns)   --->   "%state_3_load_2 = load i64 %state_3" [keccak.cpp:351]   --->   Operation 508 'load' 'state_3_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 509 [1/1] (0.00ns)   --->   "%state_4_load_2 = load i64 %state_4" [keccak.cpp:351]   --->   Operation 509 'load' 'state_4_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 510 [1/1] (0.00ns)   --->   "%state_5_load_2 = load i64 %state_5" [keccak.cpp:351]   --->   Operation 510 'load' 'state_5_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 511 [1/1] (0.00ns)   --->   "%state_6_load_2 = load i64 %state_6" [keccak.cpp:351]   --->   Operation 511 'load' 'state_6_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 512 [1/1] (0.00ns)   --->   "%state_7_load_2 = load i64 %state_7" [keccak.cpp:351]   --->   Operation 512 'load' 'state_7_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 513 [1/1] (0.00ns)   --->   "%state_8_load_2 = load i64 %state_8" [keccak.cpp:351]   --->   Operation 513 'load' 'state_8_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 514 [1/1] (0.00ns)   --->   "%state_9_load_2 = load i64 %state_9" [keccak.cpp:351]   --->   Operation 514 'load' 'state_9_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 515 [1/1] (0.00ns)   --->   "%state_10_load_2 = load i64 %state_10" [keccak.cpp:351]   --->   Operation 515 'load' 'state_10_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 516 [1/1] (0.00ns)   --->   "%state_11_load_2 = load i64 %state_11" [keccak.cpp:351]   --->   Operation 516 'load' 'state_11_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 517 [1/1] (0.00ns)   --->   "%state_12_load_2 = load i64 %state_12" [keccak.cpp:351]   --->   Operation 517 'load' 'state_12_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 518 [1/1] (0.00ns)   --->   "%state_13_load_2 = load i64 %state_13" [keccak.cpp:351]   --->   Operation 518 'load' 'state_13_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 519 [1/1] (0.00ns)   --->   "%state_14_load_2 = load i64 %state_14" [keccak.cpp:351]   --->   Operation 519 'load' 'state_14_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 520 [1/1] (0.00ns)   --->   "%state_15_load_2 = load i64 %state_15" [keccak.cpp:351]   --->   Operation 520 'load' 'state_15_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 521 [1/1] (0.00ns)   --->   "%state_16_load_2 = load i64 %state_16" [keccak.cpp:351]   --->   Operation 521 'load' 'state_16_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 522 [1/1] (0.00ns)   --->   "%state_17_load_2 = load i64 %state_17" [keccak.cpp:351]   --->   Operation 522 'load' 'state_17_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 523 [1/1] (0.00ns)   --->   "%state_18_load_2 = load i64 %state_18" [keccak.cpp:351]   --->   Operation 523 'load' 'state_18_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 524 [1/1] (0.00ns)   --->   "%state_19_load_2 = load i64 %state_19" [keccak.cpp:351]   --->   Operation 524 'load' 'state_19_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 525 [1/1] (0.00ns)   --->   "%state_20_load_2 = load i64 %state_20" [keccak.cpp:351]   --->   Operation 525 'load' 'state_20_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 526 [1/1] (0.00ns)   --->   "%state_21_load_2 = load i64 %state_21" [keccak.cpp:351]   --->   Operation 526 'load' 'state_21_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 527 [1/1] (0.00ns)   --->   "%state_22_load_2 = load i64 %state_22" [keccak.cpp:351]   --->   Operation 527 'load' 'state_22_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 528 [1/1] (0.00ns)   --->   "%state_23_load_2 = load i64 %state_23" [keccak.cpp:351]   --->   Operation 528 'load' 'state_23_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 529 [1/1] (0.00ns)   --->   "%state_24_load_2 = load i64 %state_24" [keccak.cpp:351]   --->   Operation 529 'load' 'state_24_load_2' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_43 : Operation 530 [2/2] (0.42ns)   --->   "%call_ln340 = call void @keccak_top_Pipeline_SQUEEZE_BLOCK, i31 %trunc_ln340, i6 %trunc_ln6, i64 %state_load_2, i64 %state_1_load_2, i64 %state_2_load_2, i64 %state_3_load_2, i64 %state_4_load_2, i64 %state_5_load_2, i64 %state_6_load_2, i64 %state_7_load_2, i64 %state_8_load_2, i64 %state_9_load_2, i64 %state_10_load_2, i64 %state_11_load_2, i64 %state_12_load_2, i64 %state_13_load_2, i64 %state_14_load_2, i64 %state_15_load_2, i64 %state_16_load_2, i64 %state_17_load_2, i64 %state_18_load_2, i64 %state_19_load_2, i64 %state_20_load_2, i64 %state_21_load_2, i64 %state_22_load_2, i64 %state_23_load_2, i64 %state_24_load_2, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i32 %output_remaining_1_loc" [keccak.cpp:340]   --->   Operation 530 'call' 'call_ln340' <Predicate = (icmp_ln340)> <Delay = 0.42> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 40> <Delay = 1.74>
ST_44 : Operation 531 [1/2] (1.74ns)   --->   "%call_ln340 = call void @keccak_top_Pipeline_SQUEEZE_BLOCK, i31 %trunc_ln340, i6 %trunc_ln6, i64 %state_load_2, i64 %state_1_load_2, i64 %state_2_load_2, i64 %state_3_load_2, i64 %state_4_load_2, i64 %state_5_load_2, i64 %state_6_load_2, i64 %state_7_load_2, i64 %state_8_load_2, i64 %state_9_load_2, i64 %state_10_load_2, i64 %state_11_load_2, i64 %state_12_load_2, i64 %state_13_load_2, i64 %state_14_load_2, i64 %state_15_load_2, i64 %state_16_load_2, i64 %state_17_load_2, i64 %state_18_load_2, i64 %state_19_load_2, i64 %state_20_load_2, i64 %state_21_load_2, i64 %state_22_load_2, i64 %state_23_load_2, i64 %state_24_load_2, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i32 %output_remaining_1_loc" [keccak.cpp:340]   --->   Operation 531 'call' 'call_ln340' <Predicate = true> <Delay = 1.74> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 41> <Delay = 1.87>
ST_45 : Operation 532 [1/1] (0.00ns)   --->   "%speclooptripcount_ln341 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [keccak.cpp:341]   --->   Operation 532 'speclooptripcount' 'speclooptripcount_ln341' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 533 [1/1] (0.00ns)   --->   "%specloopname_ln340 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [keccak.cpp:340]   --->   Operation 533 'specloopname' 'specloopname_ln340' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 534 [1/1] (0.00ns)   --->   "%output_remaining_1_loc_load = load i32 %output_remaining_1_loc"   --->   Operation 534 'load' 'output_remaining_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 535 [1/1] (1.01ns)   --->   "%icmp_ln364 = icmp_sgt  i32 %output_remaining_1_loc_load, i32 0" [keccak.cpp:364]   --->   Operation 535 'icmp' 'icmp_ln364' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln364 = br i1 %icmp_ln364, void %if.end90, void %if.then88" [keccak.cpp:364]   --->   Operation 536 'br' 'br_ln364' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 537 [2/2] (0.85ns)   --->   "%call_ret2 = call i1600 @keccak_f1600, i64 %state_load_2, i64 %state_1_load_2, i64 %state_2_load_2, i64 %state_3_load_2, i64 %state_4_load_2, i64 %state_5_load_2, i64 %state_6_load_2, i64 %state_7_load_2, i64 %state_8_load_2, i64 %state_9_load_2, i64 %state_10_load_2, i64 %state_11_load_2, i64 %state_12_load_2, i64 %state_13_load_2, i64 %state_14_load_2, i64 %state_15_load_2, i64 %state_16_load_2, i64 %state_17_load_2, i64 %state_18_load_2, i64 %state_19_load_2, i64 %state_20_load_2, i64 %state_21_load_2, i64 %state_22_load_2, i64 %state_23_load_2, i64 %state_24_load_2, i64 %RC_TABLE" [keccak.cpp:365]   --->   Operation 537 'call' 'call_ret2' <Predicate = (icmp_ln364)> <Delay = 0.85> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 42> <Delay = 2.16>
ST_46 : Operation 538 [1/2] (1.64ns)   --->   "%call_ret2 = call i1600 @keccak_f1600, i64 %state_load_2, i64 %state_1_load_2, i64 %state_2_load_2, i64 %state_3_load_2, i64 %state_4_load_2, i64 %state_5_load_2, i64 %state_6_load_2, i64 %state_7_load_2, i64 %state_8_load_2, i64 %state_9_load_2, i64 %state_10_load_2, i64 %state_11_load_2, i64 %state_12_load_2, i64 %state_13_load_2, i64 %state_14_load_2, i64 %state_15_load_2, i64 %state_16_load_2, i64 %state_17_load_2, i64 %state_18_load_2, i64 %state_19_load_2, i64 %state_20_load_2, i64 %state_21_load_2, i64 %state_22_load_2, i64 %state_23_load_2, i64 %state_24_load_2, i64 %RC_TABLE" [keccak.cpp:365]   --->   Operation 538 'call' 'call_ret2' <Predicate = (icmp_ln364)> <Delay = 1.64> <CoreType = "Generic">   --->   Generic Core
ST_46 : Operation 539 [1/1] (0.00ns)   --->   "%state_129 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 539 'extractvalue' 'state_129' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 540 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_129, i64 %state" [keccak.cpp:365]   --->   Operation 540 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 541 [1/1] (0.00ns)   --->   "%state_130 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 541 'extractvalue' 'state_130' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 542 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_130, i64 %state_1" [keccak.cpp:365]   --->   Operation 542 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 543 [1/1] (0.00ns)   --->   "%state_131 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 543 'extractvalue' 'state_131' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 544 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_131, i64 %state_2" [keccak.cpp:365]   --->   Operation 544 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 545 [1/1] (0.00ns)   --->   "%state_132 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 545 'extractvalue' 'state_132' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 546 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_132, i64 %state_3" [keccak.cpp:365]   --->   Operation 546 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 547 [1/1] (0.00ns)   --->   "%state_133 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 547 'extractvalue' 'state_133' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 548 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_133, i64 %state_4" [keccak.cpp:365]   --->   Operation 548 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 549 [1/1] (0.00ns)   --->   "%state_134 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 549 'extractvalue' 'state_134' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 550 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_134, i64 %state_5" [keccak.cpp:365]   --->   Operation 550 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 551 [1/1] (0.00ns)   --->   "%state_135 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 551 'extractvalue' 'state_135' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 552 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_135, i64 %state_6" [keccak.cpp:365]   --->   Operation 552 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 553 [1/1] (0.00ns)   --->   "%state_136 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 553 'extractvalue' 'state_136' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 554 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_136, i64 %state_7" [keccak.cpp:365]   --->   Operation 554 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 555 [1/1] (0.00ns)   --->   "%state_137 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 555 'extractvalue' 'state_137' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 556 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_137, i64 %state_8" [keccak.cpp:365]   --->   Operation 556 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 557 [1/1] (0.00ns)   --->   "%state_138 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 557 'extractvalue' 'state_138' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 558 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_138, i64 %state_9" [keccak.cpp:365]   --->   Operation 558 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 559 [1/1] (0.00ns)   --->   "%state_139 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 559 'extractvalue' 'state_139' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 560 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_139, i64 %state_10" [keccak.cpp:365]   --->   Operation 560 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 561 [1/1] (0.00ns)   --->   "%state_140 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 561 'extractvalue' 'state_140' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 562 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_140, i64 %state_11" [keccak.cpp:365]   --->   Operation 562 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 563 [1/1] (0.00ns)   --->   "%state_141 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 563 'extractvalue' 'state_141' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 564 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_141, i64 %state_12" [keccak.cpp:365]   --->   Operation 564 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 565 [1/1] (0.00ns)   --->   "%state_142 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 565 'extractvalue' 'state_142' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 566 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_142, i64 %state_13" [keccak.cpp:365]   --->   Operation 566 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 567 [1/1] (0.00ns)   --->   "%state_143 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 567 'extractvalue' 'state_143' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 568 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_143, i64 %state_14" [keccak.cpp:365]   --->   Operation 568 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 569 [1/1] (0.00ns)   --->   "%state_144 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 569 'extractvalue' 'state_144' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 570 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_144, i64 %state_15" [keccak.cpp:365]   --->   Operation 570 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 571 [1/1] (0.00ns)   --->   "%state_145 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 571 'extractvalue' 'state_145' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 572 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_145, i64 %state_16" [keccak.cpp:365]   --->   Operation 572 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 573 [1/1] (0.00ns)   --->   "%state_146 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 573 'extractvalue' 'state_146' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 574 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_146, i64 %state_17" [keccak.cpp:365]   --->   Operation 574 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 575 [1/1] (0.00ns)   --->   "%state_147 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 575 'extractvalue' 'state_147' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 576 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_147, i64 %state_18" [keccak.cpp:365]   --->   Operation 576 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 577 [1/1] (0.00ns)   --->   "%state_148 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 577 'extractvalue' 'state_148' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 578 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_148, i64 %state_19" [keccak.cpp:365]   --->   Operation 578 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 579 [1/1] (0.00ns)   --->   "%state_149 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 579 'extractvalue' 'state_149' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 580 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_149, i64 %state_20" [keccak.cpp:365]   --->   Operation 580 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 581 [1/1] (0.00ns)   --->   "%state_150 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 581 'extractvalue' 'state_150' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 582 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_150, i64 %state_21" [keccak.cpp:365]   --->   Operation 582 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 583 [1/1] (0.00ns)   --->   "%state_151 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 583 'extractvalue' 'state_151' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 584 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_151, i64 %state_22" [keccak.cpp:365]   --->   Operation 584 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 585 [1/1] (0.00ns)   --->   "%state_152 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 585 'extractvalue' 'state_152' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 586 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_152, i64 %state_23" [keccak.cpp:365]   --->   Operation 586 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 587 [1/1] (0.00ns)   --->   "%state_153 = extractvalue i1600 %call_ret2" [keccak.cpp:365]   --->   Operation 587 'extractvalue' 'state_153' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 588 [1/1] (0.52ns)   --->   "%store_ln365 = store i64 %state_153, i64 %state_24" [keccak.cpp:365]   --->   Operation 588 'store' 'store_ln365' <Predicate = (icmp_ln364)> <Delay = 0.52>
ST_46 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln366 = br void %if.end90" [keccak.cpp:366]   --->   Operation 589 'br' 'br_ln366' <Predicate = (icmp_ln364)> <Delay = 0.00>
ST_46 : Operation 590 [1/1] (0.42ns)   --->   "%store_ln337 = store i32 %output_remaining_1_loc_load, i32 %output_remaining" [keccak.cpp:337]   --->   Operation 590 'store' 'store_ln337' <Predicate = true> <Delay = 0.42>
ST_46 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln340 = br void %while.cond43" [keccak.cpp:340]   --->   Operation 591 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>

State 47 <SV = 41> <Delay = 0.00>
ST_47 : Operation 592 [1/1] (0.00ns)   --->   "%ret_ln368 = ret" [keccak.cpp:368]   --->   Operation 592 'ret' 'ret_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.427ns
The critical path consists of the following:
	s_axi read operation ('input_len_read') on port 'input_len' [15]  (1.000 ns)
	'store' operation ('store_ln287', keccak.cpp:287) of variable 'input_len_read' 32 bit on local variable 'bytes_remaining', keccak.cpp:287 [99]  (0.427 ns)

 <State 2>: 3.430ns
The critical path consists of the following:
	'load' operation 32 bit ('bytes_remaining', keccak.cpp:287) on local variable 'bytes_remaining', keccak.cpp:287 [103]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln295', keccak.cpp:295) [112]  (1.016 ns)
	'select' operation 8 bit ('block_bytes', keccak.cpp:295) [113]  (0.393 ns)
	'add' operation 9 bit ('add_ln296', keccak.cpp:296) [116]  (0.765 ns)
	'call' operation ('call_ln296', keccak.cpp:296) to 'keccak_top_Pipeline_ABSORB_BLOCK' [118]  (1.256 ns)

 <State 3>: 1.847ns
The critical path consists of the following:
	'call' operation ('call_ln296', keccak.cpp:296) to 'keccak_top_Pipeline_ABSORB_BLOCK' [118]  (1.847 ns)

 <State 4>: 2.157ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln317', keccak.cpp:317) [121]  (1.016 ns)
	'and' operation 1 bit ('and_ln317', keccak.cpp:317) [124]  (0.287 ns)
	'call' operation 1600 bit ('call_ret', keccak.cpp:318) to 'keccak_f1600' [152]  (0.854 ns)

 <State 5>: 2.168ns
The critical path consists of the following:
	'call' operation 1600 bit ('call_ret', keccak.cpp:318) to 'keccak_f1600' [152]  (1.643 ns)
	'store' operation ('store_ln318', keccak.cpp:318) of variable 'state', keccak.cpp:318 64 bit on local variable 'state', keccak.cpp:271 [154]  (0.525 ns)

 <State 6>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 7>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 8>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 9>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 10>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 11>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 12>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 13>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 14>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 15>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 16>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 17>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 18>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 19>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 20>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 21>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 22>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 23>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 24>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 25>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 26>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 27>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 28>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 29>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 30>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 31>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 32>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 33>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 34>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 35>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 36>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 37>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 38>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 39>: 1.476ns
The critical path consists of the following:
	'urem' operation 32 bit ('offset_bytes', keccak.cpp:327) [208]  (1.476 ns)

 <State 40>: 2.744ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln212', keccak.cpp:212->keccak.cpp:328) [319]  (0.765 ns)
	'sub' operation 10 bit ('sub_ln212', keccak.cpp:212->keccak.cpp:328) [322]  (0.776 ns)
	'sub' operation 5 bit ('sub_ln212_1', keccak.cpp:212->keccak.cpp:328) [324]  (0.789 ns)
	'select' operation 5 bit ('last_lane_idx', keccak.cpp:212->keccak.cpp:328) [326]  (0.414 ns)

 <State 41>: 3.093ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln214', keccak.cpp:214->keccak.cpp:328) [340]  (1.388 ns)
	'select' operation 64 bit ('cond_i_i', keccak.cpp:214->keccak.cpp:328) [345]  (0.000 ns)
	'xor' operation 64 bit ('state', keccak.cpp:214->keccak.cpp:328) [347]  (0.424 ns)
	multiplexor before 'phi' operation 64 bit ('state') with incoming values : ('state_11_load', keccak.cpp:209->keccak.cpp:328) ('state', keccak.cpp:209->keccak.cpp:328) ('state', keccak.cpp:214->keccak.cpp:328) [413]  (0.427 ns)
	'phi' operation 64 bit ('state') with incoming values : ('state_11_load', keccak.cpp:209->keccak.cpp:328) ('state', keccak.cpp:209->keccak.cpp:328) ('state', keccak.cpp:214->keccak.cpp:328) [413]  (0.000 ns)
	'call' operation 1600 bit ('call_ret1', keccak.cpp:331) to 'keccak_f1600' [426]  (0.854 ns)

 <State 42>: 2.168ns
The critical path consists of the following:
	'call' operation 1600 bit ('call_ret1', keccak.cpp:331) to 'keccak_f1600' [426]  (1.643 ns)
	'store' operation ('store_ln331', keccak.cpp:331) of variable 'state', keccak.cpp:331 64 bit on local variable 'state', keccak.cpp:271 [428]  (0.525 ns)

 <State 43>: 2.208ns
The critical path consists of the following:
	'load' operation 32 bit ('output_remaining', keccak.cpp:343) on local variable 'output_remaining', keccak.cpp:337 [481]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln343', keccak.cpp:343) [488]  (1.016 ns)
	'select' operation 8 bit ('select_ln343', keccak.cpp:343) [490]  (0.000 ns)
	'add' operation 9 bit ('add_ln344', keccak.cpp:344) [492]  (0.765 ns)
	'call' operation ('call_ln340', keccak.cpp:340) to 'keccak_top_Pipeline_SQUEEZE_BLOCK' [519]  (0.427 ns)

 <State 44>: 1.749ns
The critical path consists of the following:
	'call' operation ('call_ln340', keccak.cpp:340) to 'keccak_top_Pipeline_SQUEEZE_BLOCK' [519]  (1.749 ns)

 <State 45>: 1.870ns
The critical path consists of the following:
	'load' operation 32 bit ('output_remaining_1_loc_load') on local variable 'output_remaining_1_loc' [520]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln364', keccak.cpp:364) [521]  (1.016 ns)
	blocking operation 0.854 ns on control path)

 <State 46>: 2.168ns
The critical path consists of the following:
	'call' operation 1600 bit ('call_ret2', keccak.cpp:365) to 'keccak_f1600' [524]  (1.643 ns)
	'store' operation ('store_ln365', keccak.cpp:365) of variable 'state', keccak.cpp:365 64 bit on local variable 'state', keccak.cpp:271 [526]  (0.525 ns)

 <State 47>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
