Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 13 18:43:46 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.700        0.000                      0                  616        0.185        0.000                      0                  616        4.500        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.700        0.000                      0                  616        0.185        0.000                      0                  616        4.500        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.980ns (21.286%)  route 3.624ns (78.714%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.628     5.231    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.672     6.359    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X8Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.307     6.790    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124     6.914 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.596     7.511    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.174     8.809    Inst_btn_debounce/eqOp
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.152     8.961 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.874     9.835    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.507    14.930    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][0]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y75          FDRE (Setup_fdre_C_R)       -0.637    14.534    Inst_btn_debounce/sig_cntrs_ary_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.980ns (21.286%)  route 3.624ns (78.714%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.628     5.231    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.672     6.359    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X8Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.307     6.790    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124     6.914 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.596     7.511    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.174     8.809    Inst_btn_debounce/eqOp
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.152     8.961 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.874     9.835    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.507    14.930    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][1]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y75          FDRE (Setup_fdre_C_R)       -0.637    14.534    Inst_btn_debounce/sig_cntrs_ary_reg[4][1]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.980ns (21.286%)  route 3.624ns (78.714%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.628     5.231    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.672     6.359    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X8Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.307     6.790    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124     6.914 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.596     7.511    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.174     8.809    Inst_btn_debounce/eqOp
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.152     8.961 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.874     9.835    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.507    14.930    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][2]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y75          FDRE (Setup_fdre_C_R)       -0.637    14.534    Inst_btn_debounce/sig_cntrs_ary_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.980ns (21.286%)  route 3.624ns (78.714%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.628     5.231    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.672     6.359    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X8Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.307     6.790    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124     6.914 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.596     7.511    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.174     8.809    Inst_btn_debounce/eqOp
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.152     8.961 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.874     9.835    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.507    14.930    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y75          FDRE (Setup_fdre_C_R)       -0.637    14.534    Inst_btn_debounce/sig_cntrs_ary_reg[4][3]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.980ns (21.301%)  route 3.621ns (78.699%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.628     5.231    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.672     6.359    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X8Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.307     6.790    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124     6.914 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.596     7.511    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.174     8.809    Inst_btn_debounce/eqOp
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.152     8.961 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.871     9.832    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.509    14.932    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][4]/C
                         clock pessimism              0.299    15.231    
                         clock uncertainty           -0.035    15.195    
    SLICE_X9Y76          FDRE (Setup_fdre_C_R)       -0.637    14.558    Inst_btn_debounce/sig_cntrs_ary_reg[4][4]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.980ns (21.301%)  route 3.621ns (78.699%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.628     5.231    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.672     6.359    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X8Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.307     6.790    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124     6.914 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.596     7.511    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.174     8.809    Inst_btn_debounce/eqOp
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.152     8.961 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.871     9.832    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.509    14.932    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][5]/C
                         clock pessimism              0.299    15.231    
                         clock uncertainty           -0.035    15.195    
    SLICE_X9Y76          FDRE (Setup_fdre_C_R)       -0.637    14.558    Inst_btn_debounce/sig_cntrs_ary_reg[4][5]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.980ns (21.301%)  route 3.621ns (78.699%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.628     5.231    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.672     6.359    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X8Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.307     6.790    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124     6.914 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.596     7.511    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.174     8.809    Inst_btn_debounce/eqOp
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.152     8.961 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.871     9.832    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.509    14.932    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][6]/C
                         clock pessimism              0.299    15.231    
                         clock uncertainty           -0.035    15.195    
    SLICE_X9Y76          FDRE (Setup_fdre_C_R)       -0.637    14.558    Inst_btn_debounce/sig_cntrs_ary_reg[4][6]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.980ns (21.301%)  route 3.621ns (78.699%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.628     5.231    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.672     6.359    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X8Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.307     6.790    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124     6.914 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.596     7.511    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.174     8.809    Inst_btn_debounce/eqOp
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.152     8.961 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.871     9.832    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.509    14.932    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                         clock pessimism              0.299    15.231    
                         clock uncertainty           -0.035    15.195    
    SLICE_X9Y76          FDRE (Setup_fdre_C_R)       -0.637    14.558    Inst_btn_debounce/sig_cntrs_ary_reg[4][7]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.980ns (21.411%)  route 3.597ns (78.589%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.628     5.231    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.672     6.359    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X8Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.307     6.790    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124     6.914 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.596     7.511    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.174     8.809    Inst_btn_debounce/eqOp
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.152     8.961 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.847     9.808    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.512    14.935    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/C
                         clock pessimism              0.277    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X9Y78          FDRE (Setup_fdre_C_R)       -0.637    14.539    Inst_btn_debounce/sig_cntrs_ary_reg[4][12]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.980ns (21.411%)  route 3.597ns (78.589%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.628     5.231    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.456     5.687 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.672     6.359    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X8Y76          LUT4 (Prop_lut4_I2_O)        0.124     6.483 r  Inst_btn_debounce/sig_out_reg[4]_i_5/O
                         net (fo=1, routed)           0.307     6.790    Inst_btn_debounce/sig_out_reg[4]_i_5_n_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I4_O)        0.124     6.914 f  Inst_btn_debounce/sig_out_reg[4]_i_4/O
                         net (fo=1, routed)           0.596     7.511    Inst_btn_debounce/sig_out_reg[4]_i_4_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  Inst_btn_debounce/sig_out_reg[4]_i_2/O
                         net (fo=2, routed)           1.174     8.809    Inst_btn_debounce/eqOp
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.152     8.961 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=16, routed)          0.847     9.808    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.512    14.935    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/C
                         clock pessimism              0.277    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X9Y78          FDRE (Setup_fdre_C_R)       -0.637    14.539    Inst_btn_debounce/sig_cntrs_ary_reg[4][13]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  4.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.566     1.485    CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  uartData_reg[2]/Q
                         net (fo=1, routed)           0.110     1.760    Inst_UART_TX_CTRL/Q[2]
    SLICE_X8Y78          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.834     1.999    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.076     1.574    Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.552%)  route 0.142ns (46.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.599     1.518    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=5, routed)           0.142     1.825    btnDeBnc[0]
    SLICE_X2Y82          FDRE                                         r  btnReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.869     2.034    CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  btnReg_reg[0]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.076     1.607    btnReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uartData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.566     1.485    CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  uartData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  uartData_reg[4]/Q
                         net (fo=1, routed)           0.145     1.794    Inst_UART_TX_CTRL/Q[4]
    SLICE_X8Y78          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.834     1.999    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[5]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.063     1.561    Inst_UART_TX_CTRL/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.145%)  route 0.150ns (41.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.568     1.487    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/Q
                         net (fo=5, routed)           0.150     1.802    Inst_UART_TX_CTRL/txState[1]
    SLICE_X10Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X10Y81         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.837     2.002    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.120     1.607    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.554%)  route 0.163ns (43.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.596     1.515    CLK_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  clk_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     1.679 r  clk_cntr_reg_reg[3]/Q
                         net (fo=3, routed)           0.163     1.842    clk_cntr_reg_reg[3]
    SLICE_X88Y116        LUT5 (Prop_lut5_I3_O)        0.048     1.890 r  clk_cntr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.890    plusOp__2[4]
    SLICE_X88Y116        FDRE                                         r  clk_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.866     2.031    CLK_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  clk_cntr_reg_reg[4]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.131     1.646    clk_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.442%)  route 0.175ns (51.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.565     1.484    CLK_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.175     1.823    Inst_UART_TX_CTRL/Q[0]
    SLICE_X10Y78         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.834     1.999    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X10Y78         FDRE (Hold_fdre_C_D)         0.059     1.578    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 strIndex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.226ns (61.527%)  route 0.141ns (38.473%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.593     1.512    CLK_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  strIndex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  strIndex_reg[4]/Q
                         net (fo=9, routed)           0.141     1.795    strIndex_reg[4]
    SLICE_X5Y78          MUXF7 (Prop_muxf7_S_O)       0.085     1.880 r  uartData_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.880    uartData_reg[3]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  uartData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.862     2.027    CLK_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  uartData_reg[3]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.105     1.631    uartData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clk_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.204%)  route 0.163ns (43.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.596     1.515    CLK_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  clk_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164     1.679 r  clk_cntr_reg_reg[3]/Q
                         net (fo=3, routed)           0.163     1.842    clk_cntr_reg_reg[3]
    SLICE_X88Y116        LUT4 (Prop_lut4_I3_O)        0.045     1.887 r  clk_cntr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.887    plusOp__2[3]
    SLICE_X88Y116        FDRE                                         r  clk_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.866     2.031    CLK_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  clk_cntr_reg_reg[3]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.121     1.636    clk_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 RGB_Core/windowcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_Core/rgbLedReg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.301ns (76.247%)  route 0.094ns (23.753%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.603     1.522    RGB_Core/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  RGB_Core/windowcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RGB_Core/windowcount_reg[5]/Q
                         net (fo=9, routed)           0.094     1.757    RGB_Core/windowcount_reg[5]
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  RGB_Core/gtOp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.802    RGB_Core/gtOp_carry_i_6_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.917 r  RGB_Core/gtOp_carry/CO[3]
                         net (fo=2, routed)           0.000     1.917    RGB_Core/gtOp
    SLICE_X0Y91          FDRE                                         r  RGB_Core/rgbLedReg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.876     2.041    RGB_Core/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  RGB_Core/rgbLedReg1_reg[0]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.130     1.665    RGB_Core/rgbLedReg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.206%)  route 0.156ns (48.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.598     1.517    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  Inst_btn_debounce/sig_out_reg_reg[2]/Q
                         net (fo=5, routed)           0.156     1.838    btnDeBnc[2]
    SLICE_X2Y82          FDRE                                         r  btnReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.869     2.034    CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  btnReg_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.063     1.580    btnReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y80    Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y80    Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y80    Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y80    Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y81    Inst_UART_TX_CTRL/bitIndex_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y81    Inst_UART_TX_CTRL/bitIndex_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     strIndex_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     strIndex_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     tmrCntr_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     tmrCntr_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     strIndex_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     tmrCntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     tmrCntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     tmrCntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     tmrCntr_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     tmrCntr_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y82    Inst_UART_TX_CTRL/bitIndex_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     Inst_btn_debounce/sig_cntrs_ary_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     reset_cntr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     reset_cntr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     reset_cntr_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     reset_cntr_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     reset_cntr_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     reset_cntr_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     strIndex_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     strIndex_reg[29]/C



