// Seed: 333838207
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  always @(posedge 1)
    if (1) id_2 <= #1  !id_2;
    else if (id_2)
      if (id_2) id_2 <= 1'h0;
      else id_2 <= #1 1'b0;
endmodule
