
car_bs_controller_f103c8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a550  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001174  0800a660  0800a660  0001a660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7d4  0800b7d4  00020058  2**0
                  CONTENTS
  4 .ARM          00000000  0800b7d4  0800b7d4  00020058  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b7d4  0800b7d4  00020058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7d4  0800b7d4  0001b7d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7d8  0800b7d8  0001b7d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  0800b7dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c0c  20000058  0800b834  00020058  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c64  0800b834  00020c64  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 12 .debug_info   0008648c  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d7d  00000000  00000000  000a650d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000034d0  00000000  00000000  000ab290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000032f8  00000000  00000000  000ae760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b740  00000000  00000000  000b1a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023256  00000000  00000000  000cd198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a855b  00000000  00000000  000f03ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00198949  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000e7c4  00000000  00000000  0019899c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000058 	.word	0x20000058
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a648 	.word	0x0800a648

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000005c 	.word	0x2000005c
 800014c:	0800a648 	.word	0x0800a648

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <__aeabi_dmul>:
 8000164:	b570      	push	{r4, r5, r6, lr}
 8000166:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800016a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800016e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000172:	bf1d      	ittte	ne
 8000174:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000178:	ea94 0f0c 	teqne	r4, ip
 800017c:	ea95 0f0c 	teqne	r5, ip
 8000180:	f000 f8de 	bleq	8000340 <__aeabi_dmul+0x1dc>
 8000184:	442c      	add	r4, r5
 8000186:	ea81 0603 	eor.w	r6, r1, r3
 800018a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800018e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000192:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000196:	bf18      	it	ne
 8000198:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800019c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80001a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001a4:	d038      	beq.n	8000218 <__aeabi_dmul+0xb4>
 80001a6:	fba0 ce02 	umull	ip, lr, r0, r2
 80001aa:	f04f 0500 	mov.w	r5, #0
 80001ae:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001b2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80001b6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001ba:	f04f 0600 	mov.w	r6, #0
 80001be:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001c2:	f09c 0f00 	teq	ip, #0
 80001c6:	bf18      	it	ne
 80001c8:	f04e 0e01 	orrne.w	lr, lr, #1
 80001cc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80001d0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80001d4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80001d8:	d204      	bcs.n	80001e4 <__aeabi_dmul+0x80>
 80001da:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001de:	416d      	adcs	r5, r5
 80001e0:	eb46 0606 	adc.w	r6, r6, r6
 80001e4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001e8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001ec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001f0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001f4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001f8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001fc:	bf88      	it	hi
 80001fe:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000202:	d81e      	bhi.n	8000242 <__aeabi_dmul+0xde>
 8000204:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000208:	bf08      	it	eq
 800020a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800020e:	f150 0000 	adcs.w	r0, r0, #0
 8000212:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000216:	bd70      	pop	{r4, r5, r6, pc}
 8000218:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800021c:	ea46 0101 	orr.w	r1, r6, r1
 8000220:	ea40 0002 	orr.w	r0, r0, r2
 8000224:	ea81 0103 	eor.w	r1, r1, r3
 8000228:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800022c:	bfc2      	ittt	gt
 800022e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000232:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000236:	bd70      	popgt	{r4, r5, r6, pc}
 8000238:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800023c:	f04f 0e00 	mov.w	lr, #0
 8000240:	3c01      	subs	r4, #1
 8000242:	f300 80ab 	bgt.w	800039c <__aeabi_dmul+0x238>
 8000246:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800024a:	bfde      	ittt	le
 800024c:	2000      	movle	r0, #0
 800024e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000252:	bd70      	pople	{r4, r5, r6, pc}
 8000254:	f1c4 0400 	rsb	r4, r4, #0
 8000258:	3c20      	subs	r4, #32
 800025a:	da35      	bge.n	80002c8 <__aeabi_dmul+0x164>
 800025c:	340c      	adds	r4, #12
 800025e:	dc1b      	bgt.n	8000298 <__aeabi_dmul+0x134>
 8000260:	f104 0414 	add.w	r4, r4, #20
 8000264:	f1c4 0520 	rsb	r5, r4, #32
 8000268:	fa00 f305 	lsl.w	r3, r0, r5
 800026c:	fa20 f004 	lsr.w	r0, r0, r4
 8000270:	fa01 f205 	lsl.w	r2, r1, r5
 8000274:	ea40 0002 	orr.w	r0, r0, r2
 8000278:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800027c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000280:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000284:	fa21 f604 	lsr.w	r6, r1, r4
 8000288:	eb42 0106 	adc.w	r1, r2, r6
 800028c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000290:	bf08      	it	eq
 8000292:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000296:	bd70      	pop	{r4, r5, r6, pc}
 8000298:	f1c4 040c 	rsb	r4, r4, #12
 800029c:	f1c4 0520 	rsb	r5, r4, #32
 80002a0:	fa00 f304 	lsl.w	r3, r0, r4
 80002a4:	fa20 f005 	lsr.w	r0, r0, r5
 80002a8:	fa01 f204 	lsl.w	r2, r1, r4
 80002ac:	ea40 0002 	orr.w	r0, r0, r2
 80002b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b8:	f141 0100 	adc.w	r1, r1, #0
 80002bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002c0:	bf08      	it	eq
 80002c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c6:	bd70      	pop	{r4, r5, r6, pc}
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f205 	lsl.w	r2, r0, r5
 80002d0:	ea4e 0e02 	orr.w	lr, lr, r2
 80002d4:	fa20 f304 	lsr.w	r3, r0, r4
 80002d8:	fa01 f205 	lsl.w	r2, r1, r5
 80002dc:	ea43 0302 	orr.w	r3, r3, r2
 80002e0:	fa21 f004 	lsr.w	r0, r1, r4
 80002e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80002e8:	fa21 f204 	lsr.w	r2, r1, r4
 80002ec:	ea20 0002 	bic.w	r0, r0, r2
 80002f0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f8:	bf08      	it	eq
 80002fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fe:	bd70      	pop	{r4, r5, r6, pc}
 8000300:	f094 0f00 	teq	r4, #0
 8000304:	d10f      	bne.n	8000326 <__aeabi_dmul+0x1c2>
 8000306:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800030a:	0040      	lsls	r0, r0, #1
 800030c:	eb41 0101 	adc.w	r1, r1, r1
 8000310:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000314:	bf08      	it	eq
 8000316:	3c01      	subeq	r4, #1
 8000318:	d0f7      	beq.n	800030a <__aeabi_dmul+0x1a6>
 800031a:	ea41 0106 	orr.w	r1, r1, r6
 800031e:	f095 0f00 	teq	r5, #0
 8000322:	bf18      	it	ne
 8000324:	4770      	bxne	lr
 8000326:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800032a:	0052      	lsls	r2, r2, #1
 800032c:	eb43 0303 	adc.w	r3, r3, r3
 8000330:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000334:	bf08      	it	eq
 8000336:	3d01      	subeq	r5, #1
 8000338:	d0f7      	beq.n	800032a <__aeabi_dmul+0x1c6>
 800033a:	ea43 0306 	orr.w	r3, r3, r6
 800033e:	4770      	bx	lr
 8000340:	ea94 0f0c 	teq	r4, ip
 8000344:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000348:	bf18      	it	ne
 800034a:	ea95 0f0c 	teqne	r5, ip
 800034e:	d00c      	beq.n	800036a <__aeabi_dmul+0x206>
 8000350:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000354:	bf18      	it	ne
 8000356:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800035a:	d1d1      	bne.n	8000300 <__aeabi_dmul+0x19c>
 800035c:	ea81 0103 	eor.w	r1, r1, r3
 8000360:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000364:	f04f 0000 	mov.w	r0, #0
 8000368:	bd70      	pop	{r4, r5, r6, pc}
 800036a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800036e:	bf06      	itte	eq
 8000370:	4610      	moveq	r0, r2
 8000372:	4619      	moveq	r1, r3
 8000374:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000378:	d019      	beq.n	80003ae <__aeabi_dmul+0x24a>
 800037a:	ea94 0f0c 	teq	r4, ip
 800037e:	d102      	bne.n	8000386 <__aeabi_dmul+0x222>
 8000380:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000384:	d113      	bne.n	80003ae <__aeabi_dmul+0x24a>
 8000386:	ea95 0f0c 	teq	r5, ip
 800038a:	d105      	bne.n	8000398 <__aeabi_dmul+0x234>
 800038c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000390:	bf1c      	itt	ne
 8000392:	4610      	movne	r0, r2
 8000394:	4619      	movne	r1, r3
 8000396:	d10a      	bne.n	80003ae <__aeabi_dmul+0x24a>
 8000398:	ea81 0103 	eor.w	r1, r1, r3
 800039c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003a0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a8:	f04f 0000 	mov.w	r0, #0
 80003ac:	bd70      	pop	{r4, r5, r6, pc}
 80003ae:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80003b2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80003b6:	bd70      	pop	{r4, r5, r6, pc}

080003b8 <__aeabi_drsub>:
 80003b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003bc:	e002      	b.n	80003c4 <__adddf3>
 80003be:	bf00      	nop

080003c0 <__aeabi_dsub>:
 80003c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003c4 <__adddf3>:
 80003c4:	b530      	push	{r4, r5, lr}
 80003c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	bf1f      	itttt	ne
 80003da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ea:	f000 80e2 	beq.w	80005b2 <__adddf3+0x1ee>
 80003ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003f6:	bfb8      	it	lt
 80003f8:	426d      	neglt	r5, r5
 80003fa:	dd0c      	ble.n	8000416 <__adddf3+0x52>
 80003fc:	442c      	add	r4, r5
 80003fe:	ea80 0202 	eor.w	r2, r0, r2
 8000402:	ea81 0303 	eor.w	r3, r1, r3
 8000406:	ea82 0000 	eor.w	r0, r2, r0
 800040a:	ea83 0101 	eor.w	r1, r3, r1
 800040e:	ea80 0202 	eor.w	r2, r0, r2
 8000412:	ea81 0303 	eor.w	r3, r1, r3
 8000416:	2d36      	cmp	r5, #54	; 0x36
 8000418:	bf88      	it	hi
 800041a:	bd30      	pophi	{r4, r5, pc}
 800041c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000420:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000424:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000428:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800042c:	d002      	beq.n	8000434 <__adddf3+0x70>
 800042e:	4240      	negs	r0, r0
 8000430:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000434:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000438:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800043c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000440:	d002      	beq.n	8000448 <__adddf3+0x84>
 8000442:	4252      	negs	r2, r2
 8000444:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000448:	ea94 0f05 	teq	r4, r5
 800044c:	f000 80a7 	beq.w	800059e <__adddf3+0x1da>
 8000450:	f1a4 0401 	sub.w	r4, r4, #1
 8000454:	f1d5 0e20 	rsbs	lr, r5, #32
 8000458:	db0d      	blt.n	8000476 <__adddf3+0xb2>
 800045a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800045e:	fa22 f205 	lsr.w	r2, r2, r5
 8000462:	1880      	adds	r0, r0, r2
 8000464:	f141 0100 	adc.w	r1, r1, #0
 8000468:	fa03 f20e 	lsl.w	r2, r3, lr
 800046c:	1880      	adds	r0, r0, r2
 800046e:	fa43 f305 	asr.w	r3, r3, r5
 8000472:	4159      	adcs	r1, r3
 8000474:	e00e      	b.n	8000494 <__adddf3+0xd0>
 8000476:	f1a5 0520 	sub.w	r5, r5, #32
 800047a:	f10e 0e20 	add.w	lr, lr, #32
 800047e:	2a01      	cmp	r2, #1
 8000480:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000484:	bf28      	it	cs
 8000486:	f04c 0c02 	orrcs.w	ip, ip, #2
 800048a:	fa43 f305 	asr.w	r3, r3, r5
 800048e:	18c0      	adds	r0, r0, r3
 8000490:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000494:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000498:	d507      	bpl.n	80004aa <__adddf3+0xe6>
 800049a:	f04f 0e00 	mov.w	lr, #0
 800049e:	f1dc 0c00 	rsbs	ip, ip, #0
 80004a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80004aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004ae:	d31b      	bcc.n	80004e8 <__adddf3+0x124>
 80004b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004b4:	d30c      	bcc.n	80004d0 <__adddf3+0x10c>
 80004b6:	0849      	lsrs	r1, r1, #1
 80004b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80004bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c0:	f104 0401 	add.w	r4, r4, #1
 80004c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004cc:	f080 809a 	bcs.w	8000604 <__adddf3+0x240>
 80004d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004d4:	bf08      	it	eq
 80004d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004da:	f150 0000 	adcs.w	r0, r0, #0
 80004de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004e2:	ea41 0105 	orr.w	r1, r1, r5
 80004e6:	bd30      	pop	{r4, r5, pc}
 80004e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004ec:	4140      	adcs	r0, r0
 80004ee:	eb41 0101 	adc.w	r1, r1, r1
 80004f2:	3c01      	subs	r4, #1
 80004f4:	bf28      	it	cs
 80004f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004fa:	d2e9      	bcs.n	80004d0 <__adddf3+0x10c>
 80004fc:	f091 0f00 	teq	r1, #0
 8000500:	bf04      	itt	eq
 8000502:	4601      	moveq	r1, r0
 8000504:	2000      	moveq	r0, #0
 8000506:	fab1 f381 	clz	r3, r1
 800050a:	bf08      	it	eq
 800050c:	3320      	addeq	r3, #32
 800050e:	f1a3 030b 	sub.w	r3, r3, #11
 8000512:	f1b3 0220 	subs.w	r2, r3, #32
 8000516:	da0c      	bge.n	8000532 <__adddf3+0x16e>
 8000518:	320c      	adds	r2, #12
 800051a:	dd08      	ble.n	800052e <__adddf3+0x16a>
 800051c:	f102 0c14 	add.w	ip, r2, #20
 8000520:	f1c2 020c 	rsb	r2, r2, #12
 8000524:	fa01 f00c 	lsl.w	r0, r1, ip
 8000528:	fa21 f102 	lsr.w	r1, r1, r2
 800052c:	e00c      	b.n	8000548 <__adddf3+0x184>
 800052e:	f102 0214 	add.w	r2, r2, #20
 8000532:	bfd8      	it	le
 8000534:	f1c2 0c20 	rsble	ip, r2, #32
 8000538:	fa01 f102 	lsl.w	r1, r1, r2
 800053c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000540:	bfdc      	itt	le
 8000542:	ea41 010c 	orrle.w	r1, r1, ip
 8000546:	4090      	lslle	r0, r2
 8000548:	1ae4      	subs	r4, r4, r3
 800054a:	bfa2      	ittt	ge
 800054c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000550:	4329      	orrge	r1, r5
 8000552:	bd30      	popge	{r4, r5, pc}
 8000554:	ea6f 0404 	mvn.w	r4, r4
 8000558:	3c1f      	subs	r4, #31
 800055a:	da1c      	bge.n	8000596 <__adddf3+0x1d2>
 800055c:	340c      	adds	r4, #12
 800055e:	dc0e      	bgt.n	800057e <__adddf3+0x1ba>
 8000560:	f104 0414 	add.w	r4, r4, #20
 8000564:	f1c4 0220 	rsb	r2, r4, #32
 8000568:	fa20 f004 	lsr.w	r0, r0, r4
 800056c:	fa01 f302 	lsl.w	r3, r1, r2
 8000570:	ea40 0003 	orr.w	r0, r0, r3
 8000574:	fa21 f304 	lsr.w	r3, r1, r4
 8000578:	ea45 0103 	orr.w	r1, r5, r3
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	f1c4 040c 	rsb	r4, r4, #12
 8000582:	f1c4 0220 	rsb	r2, r4, #32
 8000586:	fa20 f002 	lsr.w	r0, r0, r2
 800058a:	fa01 f304 	lsl.w	r3, r1, r4
 800058e:	ea40 0003 	orr.w	r0, r0, r3
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	fa21 f004 	lsr.w	r0, r1, r4
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	f094 0f00 	teq	r4, #0
 80005a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005a6:	bf06      	itte	eq
 80005a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005ac:	3401      	addeq	r4, #1
 80005ae:	3d01      	subne	r5, #1
 80005b0:	e74e      	b.n	8000450 <__adddf3+0x8c>
 80005b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005b6:	bf18      	it	ne
 80005b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005bc:	d029      	beq.n	8000612 <__adddf3+0x24e>
 80005be:	ea94 0f05 	teq	r4, r5
 80005c2:	bf08      	it	eq
 80005c4:	ea90 0f02 	teqeq	r0, r2
 80005c8:	d005      	beq.n	80005d6 <__adddf3+0x212>
 80005ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ce:	bf04      	itt	eq
 80005d0:	4619      	moveq	r1, r3
 80005d2:	4610      	moveq	r0, r2
 80005d4:	bd30      	pop	{r4, r5, pc}
 80005d6:	ea91 0f03 	teq	r1, r3
 80005da:	bf1e      	ittt	ne
 80005dc:	2100      	movne	r1, #0
 80005de:	2000      	movne	r0, #0
 80005e0:	bd30      	popne	{r4, r5, pc}
 80005e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005e6:	d105      	bne.n	80005f4 <__adddf3+0x230>
 80005e8:	0040      	lsls	r0, r0, #1
 80005ea:	4149      	adcs	r1, r1
 80005ec:	bf28      	it	cs
 80005ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005f8:	bf3c      	itt	cc
 80005fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005fe:	bd30      	popcc	{r4, r5, pc}
 8000600:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000604:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000608:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800060c:	f04f 0000 	mov.w	r0, #0
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000616:	bf1a      	itte	ne
 8000618:	4619      	movne	r1, r3
 800061a:	4610      	movne	r0, r2
 800061c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000620:	bf1c      	itt	ne
 8000622:	460b      	movne	r3, r1
 8000624:	4602      	movne	r2, r0
 8000626:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800062a:	bf06      	itte	eq
 800062c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000630:	ea91 0f03 	teqeq	r1, r3
 8000634:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	bf00      	nop

0800063c <__aeabi_ui2d>:
 800063c:	f090 0f00 	teq	r0, #0
 8000640:	bf04      	itt	eq
 8000642:	2100      	moveq	r1, #0
 8000644:	4770      	bxeq	lr
 8000646:	b530      	push	{r4, r5, lr}
 8000648:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800064c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000650:	f04f 0500 	mov.w	r5, #0
 8000654:	f04f 0100 	mov.w	r1, #0
 8000658:	e750      	b.n	80004fc <__adddf3+0x138>
 800065a:	bf00      	nop

0800065c <__aeabi_i2d>:
 800065c:	f090 0f00 	teq	r0, #0
 8000660:	bf04      	itt	eq
 8000662:	2100      	moveq	r1, #0
 8000664:	4770      	bxeq	lr
 8000666:	b530      	push	{r4, r5, lr}
 8000668:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800066c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000670:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000674:	bf48      	it	mi
 8000676:	4240      	negmi	r0, r0
 8000678:	f04f 0100 	mov.w	r1, #0
 800067c:	e73e      	b.n	80004fc <__adddf3+0x138>
 800067e:	bf00      	nop

08000680 <__aeabi_f2d>:
 8000680:	0042      	lsls	r2, r0, #1
 8000682:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000686:	ea4f 0131 	mov.w	r1, r1, rrx
 800068a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800068e:	bf1f      	itttt	ne
 8000690:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000694:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000698:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800069c:	4770      	bxne	lr
 800069e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80006a2:	bf08      	it	eq
 80006a4:	4770      	bxeq	lr
 80006a6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006aa:	bf04      	itt	eq
 80006ac:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006b0:	4770      	bxeq	lr
 80006b2:	b530      	push	{r4, r5, lr}
 80006b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	e71c      	b.n	80004fc <__adddf3+0x138>
 80006c2:	bf00      	nop

080006c4 <__aeabi_ul2d>:
 80006c4:	ea50 0201 	orrs.w	r2, r0, r1
 80006c8:	bf08      	it	eq
 80006ca:	4770      	bxeq	lr
 80006cc:	b530      	push	{r4, r5, lr}
 80006ce:	f04f 0500 	mov.w	r5, #0
 80006d2:	e00a      	b.n	80006ea <__aeabi_l2d+0x16>

080006d4 <__aeabi_l2d>:
 80006d4:	ea50 0201 	orrs.w	r2, r0, r1
 80006d8:	bf08      	it	eq
 80006da:	4770      	bxeq	lr
 80006dc:	b530      	push	{r4, r5, lr}
 80006de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006e2:	d502      	bpl.n	80006ea <__aeabi_l2d+0x16>
 80006e4:	4240      	negs	r0, r0
 80006e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006f6:	f43f aed8 	beq.w	80004aa <__adddf3+0xe6>
 80006fa:	f04f 0203 	mov.w	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000712:	f1c2 0320 	rsb	r3, r2, #32
 8000716:	fa00 fc03 	lsl.w	ip, r0, r3
 800071a:	fa20 f002 	lsr.w	r0, r0, r2
 800071e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000722:	ea40 000e 	orr.w	r0, r0, lr
 8000726:	fa21 f102 	lsr.w	r1, r1, r2
 800072a:	4414      	add	r4, r2
 800072c:	e6bd      	b.n	80004aa <__adddf3+0xe6>
 800072e:	bf00      	nop

08000730 <__gedf2>:
 8000730:	f04f 3cff 	mov.w	ip, #4294967295
 8000734:	e006      	b.n	8000744 <__cmpdf2+0x4>
 8000736:	bf00      	nop

08000738 <__ledf2>:
 8000738:	f04f 0c01 	mov.w	ip, #1
 800073c:	e002      	b.n	8000744 <__cmpdf2+0x4>
 800073e:	bf00      	nop

08000740 <__cmpdf2>:
 8000740:	f04f 0c01 	mov.w	ip, #1
 8000744:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000748:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800074c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000750:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000754:	bf18      	it	ne
 8000756:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800075a:	d01b      	beq.n	8000794 <__cmpdf2+0x54>
 800075c:	b001      	add	sp, #4
 800075e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000762:	bf0c      	ite	eq
 8000764:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000768:	ea91 0f03 	teqne	r1, r3
 800076c:	bf02      	ittt	eq
 800076e:	ea90 0f02 	teqeq	r0, r2
 8000772:	2000      	moveq	r0, #0
 8000774:	4770      	bxeq	lr
 8000776:	f110 0f00 	cmn.w	r0, #0
 800077a:	ea91 0f03 	teq	r1, r3
 800077e:	bf58      	it	pl
 8000780:	4299      	cmppl	r1, r3
 8000782:	bf08      	it	eq
 8000784:	4290      	cmpeq	r0, r2
 8000786:	bf2c      	ite	cs
 8000788:	17d8      	asrcs	r0, r3, #31
 800078a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800078e:	f040 0001 	orr.w	r0, r0, #1
 8000792:	4770      	bx	lr
 8000794:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000798:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800079c:	d102      	bne.n	80007a4 <__cmpdf2+0x64>
 800079e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80007a2:	d107      	bne.n	80007b4 <__cmpdf2+0x74>
 80007a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007ac:	d1d6      	bne.n	800075c <__cmpdf2+0x1c>
 80007ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80007b2:	d0d3      	beq.n	800075c <__cmpdf2+0x1c>
 80007b4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop

080007bc <__aeabi_cdrcmple>:
 80007bc:	4684      	mov	ip, r0
 80007be:	4610      	mov	r0, r2
 80007c0:	4662      	mov	r2, ip
 80007c2:	468c      	mov	ip, r1
 80007c4:	4619      	mov	r1, r3
 80007c6:	4663      	mov	r3, ip
 80007c8:	e000      	b.n	80007cc <__aeabi_cdcmpeq>
 80007ca:	bf00      	nop

080007cc <__aeabi_cdcmpeq>:
 80007cc:	b501      	push	{r0, lr}
 80007ce:	f7ff ffb7 	bl	8000740 <__cmpdf2>
 80007d2:	2800      	cmp	r0, #0
 80007d4:	bf48      	it	mi
 80007d6:	f110 0f00 	cmnmi.w	r0, #0
 80007da:	bd01      	pop	{r0, pc}

080007dc <__aeabi_dcmpeq>:
 80007dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007e0:	f7ff fff4 	bl	80007cc <__aeabi_cdcmpeq>
 80007e4:	bf0c      	ite	eq
 80007e6:	2001      	moveq	r0, #1
 80007e8:	2000      	movne	r0, #0
 80007ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ee:	bf00      	nop

080007f0 <__aeabi_dcmplt>:
 80007f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007f4:	f7ff ffea 	bl	80007cc <__aeabi_cdcmpeq>
 80007f8:	bf34      	ite	cc
 80007fa:	2001      	movcc	r0, #1
 80007fc:	2000      	movcs	r0, #0
 80007fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000802:	bf00      	nop

08000804 <__aeabi_dcmple>:
 8000804:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000808:	f7ff ffe0 	bl	80007cc <__aeabi_cdcmpeq>
 800080c:	bf94      	ite	ls
 800080e:	2001      	movls	r0, #1
 8000810:	2000      	movhi	r0, #0
 8000812:	f85d fb08 	ldr.w	pc, [sp], #8
 8000816:	bf00      	nop

08000818 <__aeabi_dcmpge>:
 8000818:	f84d ed08 	str.w	lr, [sp, #-8]!
 800081c:	f7ff ffce 	bl	80007bc <__aeabi_cdrcmple>
 8000820:	bf94      	ite	ls
 8000822:	2001      	movls	r0, #1
 8000824:	2000      	movhi	r0, #0
 8000826:	f85d fb08 	ldr.w	pc, [sp], #8
 800082a:	bf00      	nop

0800082c <__aeabi_dcmpgt>:
 800082c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000830:	f7ff ffc4 	bl	80007bc <__aeabi_cdrcmple>
 8000834:	bf34      	ite	cc
 8000836:	2001      	movcc	r0, #1
 8000838:	2000      	movcs	r0, #0
 800083a:	f85d fb08 	ldr.w	pc, [sp], #8
 800083e:	bf00      	nop

08000840 <__aeabi_d2f>:
 8000840:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000844:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000848:	bf24      	itt	cs
 800084a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800084e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000852:	d90d      	bls.n	8000870 <__aeabi_d2f+0x30>
 8000854:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000858:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800085c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000860:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000864:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000868:	bf08      	it	eq
 800086a:	f020 0001 	biceq.w	r0, r0, #1
 800086e:	4770      	bx	lr
 8000870:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000874:	d121      	bne.n	80008ba <__aeabi_d2f+0x7a>
 8000876:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800087a:	bfbc      	itt	lt
 800087c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000880:	4770      	bxlt	lr
 8000882:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000886:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800088a:	f1c2 0218 	rsb	r2, r2, #24
 800088e:	f1c2 0c20 	rsb	ip, r2, #32
 8000892:	fa10 f30c 	lsls.w	r3, r0, ip
 8000896:	fa20 f002 	lsr.w	r0, r0, r2
 800089a:	bf18      	it	ne
 800089c:	f040 0001 	orrne.w	r0, r0, #1
 80008a0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008a4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008a8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008ac:	ea40 000c 	orr.w	r0, r0, ip
 80008b0:	fa23 f302 	lsr.w	r3, r3, r2
 80008b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008b8:	e7cc      	b.n	8000854 <__aeabi_d2f+0x14>
 80008ba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008be:	d107      	bne.n	80008d0 <__aeabi_d2f+0x90>
 80008c0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008c4:	bf1e      	ittt	ne
 80008c6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80008ca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80008ce:	4770      	bxne	lr
 80008d0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80008d4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop

080008e0 <__aeabi_frsub>:
 80008e0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80008e4:	e002      	b.n	80008ec <__addsf3>
 80008e6:	bf00      	nop

080008e8 <__aeabi_fsub>:
 80008e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080008ec <__addsf3>:
 80008ec:	0042      	lsls	r2, r0, #1
 80008ee:	bf1f      	itttt	ne
 80008f0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80008f4:	ea92 0f03 	teqne	r2, r3
 80008f8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80008fc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000900:	d06a      	beq.n	80009d8 <__addsf3+0xec>
 8000902:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000906:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800090a:	bfc1      	itttt	gt
 800090c:	18d2      	addgt	r2, r2, r3
 800090e:	4041      	eorgt	r1, r0
 8000910:	4048      	eorgt	r0, r1
 8000912:	4041      	eorgt	r1, r0
 8000914:	bfb8      	it	lt
 8000916:	425b      	neglt	r3, r3
 8000918:	2b19      	cmp	r3, #25
 800091a:	bf88      	it	hi
 800091c:	4770      	bxhi	lr
 800091e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000922:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000926:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800092a:	bf18      	it	ne
 800092c:	4240      	negne	r0, r0
 800092e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000932:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000936:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800093a:	bf18      	it	ne
 800093c:	4249      	negne	r1, r1
 800093e:	ea92 0f03 	teq	r2, r3
 8000942:	d03f      	beq.n	80009c4 <__addsf3+0xd8>
 8000944:	f1a2 0201 	sub.w	r2, r2, #1
 8000948:	fa41 fc03 	asr.w	ip, r1, r3
 800094c:	eb10 000c 	adds.w	r0, r0, ip
 8000950:	f1c3 0320 	rsb	r3, r3, #32
 8000954:	fa01 f103 	lsl.w	r1, r1, r3
 8000958:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800095c:	d502      	bpl.n	8000964 <__addsf3+0x78>
 800095e:	4249      	negs	r1, r1
 8000960:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000964:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000968:	d313      	bcc.n	8000992 <__addsf3+0xa6>
 800096a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800096e:	d306      	bcc.n	800097e <__addsf3+0x92>
 8000970:	0840      	lsrs	r0, r0, #1
 8000972:	ea4f 0131 	mov.w	r1, r1, rrx
 8000976:	f102 0201 	add.w	r2, r2, #1
 800097a:	2afe      	cmp	r2, #254	; 0xfe
 800097c:	d251      	bcs.n	8000a22 <__addsf3+0x136>
 800097e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000982:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000986:	bf08      	it	eq
 8000988:	f020 0001 	biceq.w	r0, r0, #1
 800098c:	ea40 0003 	orr.w	r0, r0, r3
 8000990:	4770      	bx	lr
 8000992:	0049      	lsls	r1, r1, #1
 8000994:	eb40 0000 	adc.w	r0, r0, r0
 8000998:	3a01      	subs	r2, #1
 800099a:	bf28      	it	cs
 800099c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80009a0:	d2ed      	bcs.n	800097e <__addsf3+0x92>
 80009a2:	fab0 fc80 	clz	ip, r0
 80009a6:	f1ac 0c08 	sub.w	ip, ip, #8
 80009aa:	ebb2 020c 	subs.w	r2, r2, ip
 80009ae:	fa00 f00c 	lsl.w	r0, r0, ip
 80009b2:	bfaa      	itet	ge
 80009b4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80009b8:	4252      	neglt	r2, r2
 80009ba:	4318      	orrge	r0, r3
 80009bc:	bfbc      	itt	lt
 80009be:	40d0      	lsrlt	r0, r2
 80009c0:	4318      	orrlt	r0, r3
 80009c2:	4770      	bx	lr
 80009c4:	f092 0f00 	teq	r2, #0
 80009c8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80009cc:	bf06      	itte	eq
 80009ce:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80009d2:	3201      	addeq	r2, #1
 80009d4:	3b01      	subne	r3, #1
 80009d6:	e7b5      	b.n	8000944 <__addsf3+0x58>
 80009d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80009dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80009e0:	bf18      	it	ne
 80009e2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009e6:	d021      	beq.n	8000a2c <__addsf3+0x140>
 80009e8:	ea92 0f03 	teq	r2, r3
 80009ec:	d004      	beq.n	80009f8 <__addsf3+0x10c>
 80009ee:	f092 0f00 	teq	r2, #0
 80009f2:	bf08      	it	eq
 80009f4:	4608      	moveq	r0, r1
 80009f6:	4770      	bx	lr
 80009f8:	ea90 0f01 	teq	r0, r1
 80009fc:	bf1c      	itt	ne
 80009fe:	2000      	movne	r0, #0
 8000a00:	4770      	bxne	lr
 8000a02:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a06:	d104      	bne.n	8000a12 <__addsf3+0x126>
 8000a08:	0040      	lsls	r0, r0, #1
 8000a0a:	bf28      	it	cs
 8000a0c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000a10:	4770      	bx	lr
 8000a12:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000a16:	bf3c      	itt	cc
 8000a18:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000a1c:	4770      	bxcc	lr
 8000a1e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a22:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000a26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a2a:	4770      	bx	lr
 8000a2c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a30:	bf16      	itet	ne
 8000a32:	4608      	movne	r0, r1
 8000a34:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a38:	4601      	movne	r1, r0
 8000a3a:	0242      	lsls	r2, r0, #9
 8000a3c:	bf06      	itte	eq
 8000a3e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a42:	ea90 0f01 	teqeq	r0, r1
 8000a46:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_ui2f>:
 8000a4c:	f04f 0300 	mov.w	r3, #0
 8000a50:	e004      	b.n	8000a5c <__aeabi_i2f+0x8>
 8000a52:	bf00      	nop

08000a54 <__aeabi_i2f>:
 8000a54:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000a58:	bf48      	it	mi
 8000a5a:	4240      	negmi	r0, r0
 8000a5c:	ea5f 0c00 	movs.w	ip, r0
 8000a60:	bf08      	it	eq
 8000a62:	4770      	bxeq	lr
 8000a64:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000a68:	4601      	mov	r1, r0
 8000a6a:	f04f 0000 	mov.w	r0, #0
 8000a6e:	e01c      	b.n	8000aaa <__aeabi_l2f+0x2a>

08000a70 <__aeabi_ul2f>:
 8000a70:	ea50 0201 	orrs.w	r2, r0, r1
 8000a74:	bf08      	it	eq
 8000a76:	4770      	bxeq	lr
 8000a78:	f04f 0300 	mov.w	r3, #0
 8000a7c:	e00a      	b.n	8000a94 <__aeabi_l2f+0x14>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_l2f>:
 8000a80:	ea50 0201 	orrs.w	r2, r0, r1
 8000a84:	bf08      	it	eq
 8000a86:	4770      	bxeq	lr
 8000a88:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000a8c:	d502      	bpl.n	8000a94 <__aeabi_l2f+0x14>
 8000a8e:	4240      	negs	r0, r0
 8000a90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a94:	ea5f 0c01 	movs.w	ip, r1
 8000a98:	bf02      	ittt	eq
 8000a9a:	4684      	moveq	ip, r0
 8000a9c:	4601      	moveq	r1, r0
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000aa4:	bf08      	it	eq
 8000aa6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000aaa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000aae:	fabc f28c 	clz	r2, ip
 8000ab2:	3a08      	subs	r2, #8
 8000ab4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ab8:	db10      	blt.n	8000adc <__aeabi_l2f+0x5c>
 8000aba:	fa01 fc02 	lsl.w	ip, r1, r2
 8000abe:	4463      	add	r3, ip
 8000ac0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ac4:	f1c2 0220 	rsb	r2, r2, #32
 8000ac8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000acc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ad0:	eb43 0002 	adc.w	r0, r3, r2
 8000ad4:	bf08      	it	eq
 8000ad6:	f020 0001 	biceq.w	r0, r0, #1
 8000ada:	4770      	bx	lr
 8000adc:	f102 0220 	add.w	r2, r2, #32
 8000ae0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ae4:	f1c2 0220 	rsb	r2, r2, #32
 8000ae8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000aec:	fa21 f202 	lsr.w	r2, r1, r2
 8000af0:	eb43 0002 	adc.w	r0, r3, r2
 8000af4:	bf08      	it	eq
 8000af6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000afa:	4770      	bx	lr

08000afc <__aeabi_fmul>:
 8000afc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b00:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b04:	bf1e      	ittt	ne
 8000b06:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b0a:	ea92 0f0c 	teqne	r2, ip
 8000b0e:	ea93 0f0c 	teqne	r3, ip
 8000b12:	d06f      	beq.n	8000bf4 <__aeabi_fmul+0xf8>
 8000b14:	441a      	add	r2, r3
 8000b16:	ea80 0c01 	eor.w	ip, r0, r1
 8000b1a:	0240      	lsls	r0, r0, #9
 8000b1c:	bf18      	it	ne
 8000b1e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b22:	d01e      	beq.n	8000b62 <__aeabi_fmul+0x66>
 8000b24:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b28:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b2c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b30:	fba0 3101 	umull	r3, r1, r0, r1
 8000b34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000b38:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000b3c:	bf3e      	ittt	cc
 8000b3e:	0049      	lslcc	r1, r1, #1
 8000b40:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b44:	005b      	lslcc	r3, r3, #1
 8000b46:	ea40 0001 	orr.w	r0, r0, r1
 8000b4a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000b4e:	2afd      	cmp	r2, #253	; 0xfd
 8000b50:	d81d      	bhi.n	8000b8e <__aeabi_fmul+0x92>
 8000b52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000b56:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b5a:	bf08      	it	eq
 8000b5c:	f020 0001 	biceq.w	r0, r0, #1
 8000b60:	4770      	bx	lr
 8000b62:	f090 0f00 	teq	r0, #0
 8000b66:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b6a:	bf08      	it	eq
 8000b6c:	0249      	lsleq	r1, r1, #9
 8000b6e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b72:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000b76:	3a7f      	subs	r2, #127	; 0x7f
 8000b78:	bfc2      	ittt	gt
 8000b7a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b7e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b82:	4770      	bxgt	lr
 8000b84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b88:	f04f 0300 	mov.w	r3, #0
 8000b8c:	3a01      	subs	r2, #1
 8000b8e:	dc5d      	bgt.n	8000c4c <__aeabi_fmul+0x150>
 8000b90:	f112 0f19 	cmn.w	r2, #25
 8000b94:	bfdc      	itt	le
 8000b96:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000b9a:	4770      	bxle	lr
 8000b9c:	f1c2 0200 	rsb	r2, r2, #0
 8000ba0:	0041      	lsls	r1, r0, #1
 8000ba2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ba6:	f1c2 0220 	rsb	r2, r2, #32
 8000baa:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bae:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bb2:	f140 0000 	adc.w	r0, r0, #0
 8000bb6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000bba:	bf08      	it	eq
 8000bbc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bc0:	4770      	bx	lr
 8000bc2:	f092 0f00 	teq	r2, #0
 8000bc6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000bca:	bf02      	ittt	eq
 8000bcc:	0040      	lsleq	r0, r0, #1
 8000bce:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000bd2:	3a01      	subeq	r2, #1
 8000bd4:	d0f9      	beq.n	8000bca <__aeabi_fmul+0xce>
 8000bd6:	ea40 000c 	orr.w	r0, r0, ip
 8000bda:	f093 0f00 	teq	r3, #0
 8000bde:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be2:	bf02      	ittt	eq
 8000be4:	0049      	lsleq	r1, r1, #1
 8000be6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000bea:	3b01      	subeq	r3, #1
 8000bec:	d0f9      	beq.n	8000be2 <__aeabi_fmul+0xe6>
 8000bee:	ea41 010c 	orr.w	r1, r1, ip
 8000bf2:	e78f      	b.n	8000b14 <__aeabi_fmul+0x18>
 8000bf4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000bf8:	ea92 0f0c 	teq	r2, ip
 8000bfc:	bf18      	it	ne
 8000bfe:	ea93 0f0c 	teqne	r3, ip
 8000c02:	d00a      	beq.n	8000c1a <__aeabi_fmul+0x11e>
 8000c04:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000c08:	bf18      	it	ne
 8000c0a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000c0e:	d1d8      	bne.n	8000bc2 <__aeabi_fmul+0xc6>
 8000c10:	ea80 0001 	eor.w	r0, r0, r1
 8000c14:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c18:	4770      	bx	lr
 8000c1a:	f090 0f00 	teq	r0, #0
 8000c1e:	bf17      	itett	ne
 8000c20:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000c24:	4608      	moveq	r0, r1
 8000c26:	f091 0f00 	teqne	r1, #0
 8000c2a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000c2e:	d014      	beq.n	8000c5a <__aeabi_fmul+0x15e>
 8000c30:	ea92 0f0c 	teq	r2, ip
 8000c34:	d101      	bne.n	8000c3a <__aeabi_fmul+0x13e>
 8000c36:	0242      	lsls	r2, r0, #9
 8000c38:	d10f      	bne.n	8000c5a <__aeabi_fmul+0x15e>
 8000c3a:	ea93 0f0c 	teq	r3, ip
 8000c3e:	d103      	bne.n	8000c48 <__aeabi_fmul+0x14c>
 8000c40:	024b      	lsls	r3, r1, #9
 8000c42:	bf18      	it	ne
 8000c44:	4608      	movne	r0, r1
 8000c46:	d108      	bne.n	8000c5a <__aeabi_fmul+0x15e>
 8000c48:	ea80 0001 	eor.w	r0, r0, r1
 8000c4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c5e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000c62:	4770      	bx	lr

08000c64 <__aeabi_fdiv>:
 8000c64:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c72:	ea92 0f0c 	teqne	r2, ip
 8000c76:	ea93 0f0c 	teqne	r3, ip
 8000c7a:	d069      	beq.n	8000d50 <__aeabi_fdiv+0xec>
 8000c7c:	eba2 0203 	sub.w	r2, r2, r3
 8000c80:	ea80 0c01 	eor.w	ip, r0, r1
 8000c84:	0249      	lsls	r1, r1, #9
 8000c86:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000c8a:	d037      	beq.n	8000cfc <__aeabi_fdiv+0x98>
 8000c8c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000c90:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000c94:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000c98:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	bf38      	it	cc
 8000ca0:	005b      	lslcc	r3, r3, #1
 8000ca2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ca6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000caa:	428b      	cmp	r3, r1
 8000cac:	bf24      	itt	cs
 8000cae:	1a5b      	subcs	r3, r3, r1
 8000cb0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000cb4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000cb8:	bf24      	itt	cs
 8000cba:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000cbe:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000cc2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000cc6:	bf24      	itt	cs
 8000cc8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ccc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000cd0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000cd4:	bf24      	itt	cs
 8000cd6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000cda:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000cde:	011b      	lsls	r3, r3, #4
 8000ce0:	bf18      	it	ne
 8000ce2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ce6:	d1e0      	bne.n	8000caa <__aeabi_fdiv+0x46>
 8000ce8:	2afd      	cmp	r2, #253	; 0xfd
 8000cea:	f63f af50 	bhi.w	8000b8e <__aeabi_fmul+0x92>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cf4:	bf08      	it	eq
 8000cf6:	f020 0001 	biceq.w	r0, r0, #1
 8000cfa:	4770      	bx	lr
 8000cfc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d00:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d04:	327f      	adds	r2, #127	; 0x7f
 8000d06:	bfc2      	ittt	gt
 8000d08:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d0c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d10:	4770      	bxgt	lr
 8000d12:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d16:	f04f 0300 	mov.w	r3, #0
 8000d1a:	3a01      	subs	r2, #1
 8000d1c:	e737      	b.n	8000b8e <__aeabi_fmul+0x92>
 8000d1e:	f092 0f00 	teq	r2, #0
 8000d22:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d26:	bf02      	ittt	eq
 8000d28:	0040      	lsleq	r0, r0, #1
 8000d2a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d2e:	3a01      	subeq	r2, #1
 8000d30:	d0f9      	beq.n	8000d26 <__aeabi_fdiv+0xc2>
 8000d32:	ea40 000c 	orr.w	r0, r0, ip
 8000d36:	f093 0f00 	teq	r3, #0
 8000d3a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d3e:	bf02      	ittt	eq
 8000d40:	0049      	lsleq	r1, r1, #1
 8000d42:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d46:	3b01      	subeq	r3, #1
 8000d48:	d0f9      	beq.n	8000d3e <__aeabi_fdiv+0xda>
 8000d4a:	ea41 010c 	orr.w	r1, r1, ip
 8000d4e:	e795      	b.n	8000c7c <__aeabi_fdiv+0x18>
 8000d50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d54:	ea92 0f0c 	teq	r2, ip
 8000d58:	d108      	bne.n	8000d6c <__aeabi_fdiv+0x108>
 8000d5a:	0242      	lsls	r2, r0, #9
 8000d5c:	f47f af7d 	bne.w	8000c5a <__aeabi_fmul+0x15e>
 8000d60:	ea93 0f0c 	teq	r3, ip
 8000d64:	f47f af70 	bne.w	8000c48 <__aeabi_fmul+0x14c>
 8000d68:	4608      	mov	r0, r1
 8000d6a:	e776      	b.n	8000c5a <__aeabi_fmul+0x15e>
 8000d6c:	ea93 0f0c 	teq	r3, ip
 8000d70:	d104      	bne.n	8000d7c <__aeabi_fdiv+0x118>
 8000d72:	024b      	lsls	r3, r1, #9
 8000d74:	f43f af4c 	beq.w	8000c10 <__aeabi_fmul+0x114>
 8000d78:	4608      	mov	r0, r1
 8000d7a:	e76e      	b.n	8000c5a <__aeabi_fmul+0x15e>
 8000d7c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d80:	bf18      	it	ne
 8000d82:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d86:	d1ca      	bne.n	8000d1e <__aeabi_fdiv+0xba>
 8000d88:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000d8c:	f47f af5c 	bne.w	8000c48 <__aeabi_fmul+0x14c>
 8000d90:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000d94:	f47f af3c 	bne.w	8000c10 <__aeabi_fmul+0x114>
 8000d98:	e75f      	b.n	8000c5a <__aeabi_fmul+0x15e>
 8000d9a:	bf00      	nop

08000d9c <__aeabi_f2iz>:
 8000d9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000da0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000da4:	d30f      	bcc.n	8000dc6 <__aeabi_f2iz+0x2a>
 8000da6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000daa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dae:	d90d      	bls.n	8000dcc <__aeabi_f2iz+0x30>
 8000db0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000db4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000db8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000dbc:	fa23 f002 	lsr.w	r0, r3, r2
 8000dc0:	bf18      	it	ne
 8000dc2:	4240      	negne	r0, r0
 8000dc4:	4770      	bx	lr
 8000dc6:	f04f 0000 	mov.w	r0, #0
 8000dca:	4770      	bx	lr
 8000dcc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000dd0:	d101      	bne.n	8000dd6 <__aeabi_f2iz+0x3a>
 8000dd2:	0242      	lsls	r2, r0, #9
 8000dd4:	d105      	bne.n	8000de2 <__aeabi_f2iz+0x46>
 8000dd6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000dda:	bf08      	it	eq
 8000ddc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000de0:	4770      	bx	lr
 8000de2:	f04f 0000 	mov.w	r0, #0
 8000de6:	4770      	bx	lr

08000de8 <__aeabi_f2uiz>:
 8000de8:	0042      	lsls	r2, r0, #1
 8000dea:	d20e      	bcs.n	8000e0a <__aeabi_f2uiz+0x22>
 8000dec:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000df0:	d30b      	bcc.n	8000e0a <__aeabi_f2uiz+0x22>
 8000df2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000df6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000dfa:	d409      	bmi.n	8000e10 <__aeabi_f2uiz+0x28>
 8000dfc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e04:	fa23 f002 	lsr.w	r0, r3, r2
 8000e08:	4770      	bx	lr
 8000e0a:	f04f 0000 	mov.w	r0, #0
 8000e0e:	4770      	bx	lr
 8000e10:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e14:	d101      	bne.n	8000e1a <__aeabi_f2uiz+0x32>
 8000e16:	0242      	lsls	r2, r0, #9
 8000e18:	d102      	bne.n	8000e20 <__aeabi_f2uiz+0x38>
 8000e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8000e1e:	4770      	bx	lr
 8000e20:	f04f 0000 	mov.w	r0, #0
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <USART_ReceiveData>:


char *crcOK;

uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e3a:	b29b      	uxth	r3, r3
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bc80      	pop	{r7}
 8000e44:	4770      	bx	lr

08000e46 <USART_SendData>:

void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000e46:	b480      	push	{r7}
 8000e48:	b083      	sub	sp, #12
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
 8000e4e:	460b      	mov	r3, r1
 8000e50:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data));

  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000e52:	887b      	ldrh	r3, [r7, #2]
 8000e54:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	605a      	str	r2, [r3, #4]
}
 8000e5c:	bf00      	nop
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bc80      	pop	{r7}
 8000e64:	4770      	bx	lr
	...

08000e68 <usart_setup>:


uint8_t getUsartIndex(void);

void usart_setup(uint32_t baud) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]

	ow_uart.Instance = OW_USART;
 8000e70:	4b15      	ldr	r3, [pc, #84]	; (8000ec8 <usart_setup+0x60>)
 8000e72:	4a16      	ldr	r2, [pc, #88]	; (8000ecc <usart_setup+0x64>)
 8000e74:	601a      	str	r2, [r3, #0]
	ow_uart.Init.BaudRate = baud;
 8000e76:	4a14      	ldr	r2, [pc, #80]	; (8000ec8 <usart_setup+0x60>)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6053      	str	r3, [r2, #4]
	ow_uart.Init.WordLength = UART_WORDLENGTH_8B;
 8000e7c:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <usart_setup+0x60>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
	ow_uart.Init.StopBits = UART_STOPBITS_1;
 8000e82:	4b11      	ldr	r3, [pc, #68]	; (8000ec8 <usart_setup+0x60>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	60da      	str	r2, [r3, #12]
	ow_uart.Init.Parity = UART_PARITY_NONE;
 8000e88:	4b0f      	ldr	r3, [pc, #60]	; (8000ec8 <usart_setup+0x60>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
	ow_uart.Init.Mode = UART_MODE_TX_RX;
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	; (8000ec8 <usart_setup+0x60>)
 8000e90:	220c      	movs	r2, #12
 8000e92:	615a      	str	r2, [r3, #20]
	ow_uart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e94:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <usart_setup+0x60>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	619a      	str	r2, [r3, #24]
	ow_uart.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e9a:	4b0b      	ldr	r3, [pc, #44]	; (8000ec8 <usart_setup+0x60>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	61da      	str	r2, [r3, #28]
	if (HAL_HalfDuplex_Init(&ow_uart) != HAL_OK)
 8000ea0:	4809      	ldr	r0, [pc, #36]	; (8000ec8 <usart_setup+0x60>)
 8000ea2:	f008 ffa2 	bl	8009dea <HAL_HalfDuplex_Init>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d000      	beq.n	8000eae <usart_setup+0x46>
	{
		//	    Error_Handler();
		__asm__("NOP");
 8000eac:	bf00      	nop
	}

	__HAL_UART_ENABLE_IT(&ow_uart, UART_IT_RXNE);
 8000eae:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <usart_setup+0x60>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	68da      	ldr	r2, [r3, #12]
 8000eb4:	4b04      	ldr	r3, [pc, #16]	; (8000ec8 <usart_setup+0x60>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f042 0220 	orr.w	r2, r2, #32
 8000ebc:	60da      	str	r2, [r3, #12]
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000ba8 	.word	0x20000ba8
 8000ecc:	40004800 	.word	0x40004800

08000ed0 <owInit>:

void owInit(OneWire *ow) {
 8000ed0:	b480      	push	{r7}
 8000ed2:	b087      	sub	sp, #28
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  int i=0, k = 0;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	617b      	str	r3, [r7, #20]
 8000edc:	2300      	movs	r3, #0
 8000ede:	613b      	str	r3, [r7, #16]
  for (; i < MAXDEVICES_ON_THE_BUS; i++) {
 8000ee0:	e015      	b.n	8000f0e <owInit+0x3e>
   uint8_t *r = (uint8_t *)&ow->ids[i];      
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	00db      	lsls	r3, r3, #3
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	60fb      	str	r3, [r7, #12]
    k=0;
 8000eec:	2300      	movs	r3, #0
 8000eee:	613b      	str	r3, [r7, #16]
    for (; k < 8; k++)
 8000ef0:	e007      	b.n	8000f02 <owInit+0x32>
    r[k] = 0;
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
    for (; k < 8; k++)
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	3301      	adds	r3, #1
 8000f00:	613b      	str	r3, [r7, #16]
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	2b07      	cmp	r3, #7
 8000f06:	ddf4      	ble.n	8000ef2 <owInit+0x22>
  for (; i < MAXDEVICES_ON_THE_BUS; i++) {
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	617b      	str	r3, [r7, #20]
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	dde6      	ble.n	8000ee2 <owInit+0x12>
  }
  k=0;
 8000f14:	2300      	movs	r3, #0
 8000f16:	613b      	str	r3, [r7, #16]
  for (; k < 8; k++)
 8000f18:	e008      	b.n	8000f2c <owInit+0x5c>
    ow->lastROM[k] = 0x00;
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	4413      	add	r3, r2
 8000f20:	3314      	adds	r3, #20
 8000f22:	2200      	movs	r2, #0
 8000f24:	701a      	strb	r2, [r3, #0]
  for (; k < 8; k++)
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	2b07      	cmp	r3, #7
 8000f30:	ddf3      	ble.n	8000f1a <owInit+0x4a>
  ow->lastDiscrepancy = 64;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2240      	movs	r2, #64	; 0x40
 8000f36:	611a      	str	r2, [r3, #16]

}
 8000f38:	bf00      	nop
 8000f3a:	371c      	adds	r7, #28
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bc80      	pop	{r7}
 8000f40:	4770      	bx	lr
	...

08000f44 <owReadHandler>:

void owReadHandler() { //  USART
 8000f44:	b590      	push	{r4, r7, lr}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
  uint8_t index = getUsartIndex();
 8000f4a:	f000 f850 	bl	8000fee <getUsartIndex>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
  /* ,     - RXNE. */
  if (((OW_USART->CR1 & USART_CR1_RXNEIE) != 0) &&
 8000f52:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <owReadHandler+0x70>)
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	f003 0320 	and.w	r3, r3, #32
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d025      	beq.n	8000faa <owReadHandler+0x66>
      ((OW_USART->SR & UART_FLAG_RXNE) != (uint16_t)RESET)) {
 8000f5e:	4b15      	ldr	r3, [pc, #84]	; (8000fb4 <owReadHandler+0x70>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f003 0320 	and.w	r3, r3, #32
  if (((OW_USART->CR1 & USART_CR1_RXNEIE) != 0) &&
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d01f      	beq.n	8000faa <owReadHandler+0x66>

    /*       */
		while ((OW_USART->SR & UART_FLAG_RXNE) == (uint16_t)RESET){;}
 8000f6a:	bf00      	nop
 8000f6c:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <owReadHandler+0x70>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f003 0320 	and.w	r3, r3, #32
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d0f9      	beq.n	8000f6c <owReadHandler+0x28>
    rc_buffer[index] = USART_ReceiveData(OW_USART);              
 8000f78:	79fc      	ldrb	r4, [r7, #7]
 8000f7a:	480e      	ldr	r0, [pc, #56]	; (8000fb4 <owReadHandler+0x70>)
 8000f7c:	f7ff ff54 	bl	8000e28 <USART_ReceiveData>
 8000f80:	4603      	mov	r3, r0
 8000f82:	461a      	mov	r2, r3
 8000f84:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <owReadHandler+0x74>)
 8000f86:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    recvFlag &= ~(1 << index);//     
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f92:	b25b      	sxtb	r3, r3
 8000f94:	43db      	mvns	r3, r3
 8000f96:	b25a      	sxtb	r2, r3
 8000f98:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <owReadHandler+0x78>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	b25b      	sxtb	r3, r3
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	b25b      	sxtb	r3, r3
 8000fa4:	b2da      	uxtb	r2, r3
 8000fa6:	4b05      	ldr	r3, [pc, #20]	; (8000fbc <owReadHandler+0x78>)
 8000fa8:	701a      	strb	r2, [r3, #0]
  }
}
 8000faa:	bf00      	nop
 8000fac:	370c      	adds	r7, #12
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd90      	pop	{r4, r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40004800 	.word	0x40004800
 8000fb8:	20000914 	.word	0x20000914
 8000fbc:	200008c8 	.word	0x200008c8

08000fc0 <owResetCmd>:
 *
 * @param N usart --    1wire usart
 * @return  1    -   0   
 */

  uint16_t owResetCmd() {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
	uint16_t owPresence;
	
	usart_setup(9600);
 8000fc6:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8000fca:	f7ff ff4d 	bl	8000e68 <usart_setup>

  owSend(0xF0); // Send RESET   
 8000fce:	20f0      	movs	r0, #240	; 0xf0
 8000fd0:	f000 f814 	bl	8000ffc <owSend>
  owPresence = owEchoRead(); //  PRESENCE    ,  
 8000fd4:	f000 f850 	bl	8001078 <owEchoRead>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	80fb      	strh	r3, [r7, #6]

	usart_setup(115200);//   UART
 8000fdc:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8000fe0:	f7ff ff42 	bl	8000e68 <usart_setup>
  return owPresence;
 8000fe4:	88fb      	ldrh	r3, [r7, #6]
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <getUsartIndex>:

uint8_t getUsartIndex() {//    UART c    
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0
//	uint8_t result;
//	if(OW_USART==USART1)result = 0;
//	else if (OW_USART==USART2)result = 1;
//	else if (OW_USART==USART3)result = 2;
	return 0;
 8000ff2:	2300      	movs	r3, #0
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bc80      	pop	{r7}
 8000ffa:	4770      	bx	lr

08000ffc <owSend>:

void owSend(uint16_t data) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	80fb      	strh	r3, [r7, #6]
  recvFlag |= (1 << getUsartIndex());//         
 8001006:	f7ff fff2 	bl	8000fee <getUsartIndex>
 800100a:	4603      	mov	r3, r0
 800100c:	461a      	mov	r2, r3
 800100e:	2301      	movs	r3, #1
 8001010:	4093      	lsls	r3, r2
 8001012:	b25a      	sxtb	r2, r3
 8001014:	4b0d      	ldr	r3, [pc, #52]	; (800104c <owSend+0x50>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	b25b      	sxtb	r3, r3
 800101c:	4313      	orrs	r3, r2
 800101e:	b25b      	sxtb	r3, r3
 8001020:	b2da      	uxtb	r2, r3
 8001022:	4b0a      	ldr	r3, [pc, #40]	; (800104c <owSend+0x50>)
 8001024:	701a      	strb	r2, [r3, #0]
  USART_SendData(OW_USART, data);// 
 8001026:	88fb      	ldrh	r3, [r7, #6]
 8001028:	4619      	mov	r1, r3
 800102a:	4809      	ldr	r0, [pc, #36]	; (8001050 <owSend+0x54>)
 800102c:	f7ff ff0b 	bl	8000e46 <USART_SendData>
	while(__HAL_UART_GET_FLAG(&ow_uart, UART_FLAG_TC) == RESET);//   
 8001030:	bf00      	nop
 8001032:	4b08      	ldr	r3, [pc, #32]	; (8001054 <owSend+0x58>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800103c:	2b40      	cmp	r3, #64	; 0x40
 800103e:	d1f8      	bne.n	8001032 <owSend+0x36>
}
 8001040:	bf00      	nop
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	200008c8 	.word	0x200008c8
 8001050:	40004800 	.word	0x40004800
 8001054:	20000ba8 	.word	0x20000ba8

08001058 <owReadSlot>:

uint8_t owReadSlot(uint16_t data) {//        
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	80fb      	strh	r3, [r7, #6]
  return (data == OW_READ) ? 1 : 0; //  0xFF,   = 1,     = 0
 8001062:	88fb      	ldrh	r3, [r7, #6]
 8001064:	2bff      	cmp	r3, #255	; 0xff
 8001066:	bf0c      	ite	eq
 8001068:	2301      	moveq	r3, #1
 800106a:	2300      	movne	r3, #0
 800106c:	b2db      	uxtb	r3, r3
}
 800106e:	4618      	mov	r0, r3
 8001070:	370c      	adds	r7, #12
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr

08001078 <owEchoRead>:

uint16_t owEchoRead() {//
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
  uint8_t i = getUsartIndex();//  USART
 800107e:	f7ff ffb6 	bl	8000fee <getUsartIndex>
 8001082:	4603      	mov	r3, r0
 8001084:	717b      	strb	r3, [r7, #5]
  uint16_t pause = 1000;
 8001086:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108a:	80fb      	strh	r3, [r7, #6]
  while (recvFlag & (1 << i) && pause--);//   -      
 800108c:	bf00      	nop
 800108e:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <owEchoRead+0x48>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	b2db      	uxtb	r3, r3
 8001094:	461a      	mov	r2, r3
 8001096:	797b      	ldrb	r3, [r7, #5]
 8001098:	fa42 f303 	asr.w	r3, r2, r3
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d004      	beq.n	80010ae <owEchoRead+0x36>
 80010a4:	88fb      	ldrh	r3, [r7, #6]
 80010a6:	1e5a      	subs	r2, r3, #1
 80010a8:	80fa      	strh	r2, [r7, #6]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1ef      	bne.n	800108e <owEchoRead+0x16>
  return rc_buffer[i];//     UART 
 80010ae:	797b      	ldrb	r3, [r7, #5]
 80010b0:	4a04      	ldr	r2, [pc, #16]	; (80010c4 <owEchoRead+0x4c>)
 80010b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010b6:	b29b      	uxth	r3, r3
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	200008c8 	.word	0x200008c8
 80010c4:	20000914 	.word	0x20000914

080010c8 <byteToBits>:

uint8_t *byteToBits(uint8_t ow_byte, uint8_t *bits) {// 1   8  ,      1wire
 80010c8:	b480      	push	{r7}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	6039      	str	r1, [r7, #0]
 80010d2:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  for (i = 0; i < 8; i++) {
 80010d4:	2300      	movs	r3, #0
 80010d6:	73fb      	strb	r3, [r7, #15]
 80010d8:	e014      	b.n	8001104 <byteToBits+0x3c>
    if (ow_byte & 0x01) {//     ==1 
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	f003 0301 	and.w	r3, r3, #1
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d003      	beq.n	80010ec <byteToBits+0x24>
      *bits = WIRE_1; //       USART  1wire   t.e 0xFF
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	22ff      	movs	r2, #255	; 0xff
 80010e8:	701a      	strb	r2, [r3, #0]
 80010ea:	e002      	b.n	80010f2 <byteToBits+0x2a>
    } else {
      *bits = WIRE_0;//     0
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
    }
    bits++;
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	3301      	adds	r3, #1
 80010f6:	603b      	str	r3, [r7, #0]
    ow_byte = ow_byte >> 1; //  
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	085b      	lsrs	r3, r3, #1
 80010fc:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	3301      	adds	r3, #1
 8001102:	73fb      	strb	r3, [r7, #15]
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	2b07      	cmp	r3, #7
 8001108:	d9e7      	bls.n	80010da <byteToBits+0x12>
  }
  return bits; //    
 800110a:	683b      	ldr	r3, [r7, #0]
}
 800110c:	4618      	mov	r0, r3
 800110e:	3714      	adds	r7, #20
 8001110:	46bd      	mov	sp, r7
 8001112:	bc80      	pop	{r7}
 8001114:	4770      	bx	lr

08001116 <owSendByte>:
/**
 *    8        data
 * @param usart --    1wire UART
 * @param d -- 
 */
void owSendByte(uint8_t d) {
 8001116:	b580      	push	{r7, lr}
 8001118:	b086      	sub	sp, #24
 800111a:	af00      	add	r7, sp, #0
 800111c:	4603      	mov	r3, r0
 800111e:	71fb      	strb	r3, [r7, #7]
  uint8_t data[8];
	int i;
  byteToBits(d, data);//    "     UART   1WIRE"
 8001120:	f107 020c 	add.w	r2, r7, #12
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	4611      	mov	r1, r2
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff ffcd 	bl	80010c8 <byteToBits>
  for (i = 0; i < 8; ++i) {
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
 8001132:	e00b      	b.n	800114c <owSendByte+0x36>
    owSend(data[i]);
 8001134:	f107 020c 	add.w	r2, r7, #12
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	4413      	add	r3, r2
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	b29b      	uxth	r3, r3
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff5b 	bl	8000ffc <owSend>
  for (i = 0; i < 8; ++i) {
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	3301      	adds	r3, #1
 800114a:	617b      	str	r3, [r7, #20]
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	2b07      	cmp	r3, #7
 8001150:	ddf0      	ble.n	8001134 <owSendByte+0x1e>
  }
}
 8001152:	bf00      	nop
 8001154:	bf00      	nop
 8001156:	3718      	adds	r7, #24
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <owCRC>:
  }
  return target_byte; //  
}

/*  CRC8  mas  Len */
uint8_t owCRC(uint8_t *mas, uint8_t Len) {
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	70fb      	strb	r3, [r7, #3]
  uint8_t i, dat, crc, fb, st_byt;
  st_byt = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	733b      	strb	r3, [r7, #12]
  crc = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	737b      	strb	r3, [r7, #13]
  do {
    dat = mas[st_byt];
 8001170:	7b3b      	ldrb	r3, [r7, #12]
 8001172:	687a      	ldr	r2, [r7, #4]
 8001174:	4413      	add	r3, r2
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 8; i++) {  //    
 800117a:	2300      	movs	r3, #0
 800117c:	73fb      	strb	r3, [r7, #15]
 800117e:	e018      	b.n	80011b2 <owCRC+0x56>
      fb = crc ^ dat;
 8001180:	7b7a      	ldrb	r2, [r7, #13]
 8001182:	7bbb      	ldrb	r3, [r7, #14]
 8001184:	4053      	eors	r3, r2
 8001186:	72fb      	strb	r3, [r7, #11]
      fb &= 1;
 8001188:	7afb      	ldrb	r3, [r7, #11]
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	72fb      	strb	r3, [r7, #11]
      crc >>= 1;
 8001190:	7b7b      	ldrb	r3, [r7, #13]
 8001192:	085b      	lsrs	r3, r3, #1
 8001194:	737b      	strb	r3, [r7, #13]
      dat >>= 1;
 8001196:	7bbb      	ldrb	r3, [r7, #14]
 8001198:	085b      	lsrs	r3, r3, #1
 800119a:	73bb      	strb	r3, [r7, #14]
      if (fb == 1) crc ^= 0x8c; // 
 800119c:	7afb      	ldrb	r3, [r7, #11]
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d104      	bne.n	80011ac <owCRC+0x50>
 80011a2:	7b7b      	ldrb	r3, [r7, #13]
 80011a4:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 80011a8:	43db      	mvns	r3, r3
 80011aa:	737b      	strb	r3, [r7, #13]
    for (i = 0; i < 8; i++) {  //    
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
 80011ae:	3301      	adds	r3, #1
 80011b0:	73fb      	strb	r3, [r7, #15]
 80011b2:	7bfb      	ldrb	r3, [r7, #15]
 80011b4:	2b07      	cmp	r3, #7
 80011b6:	d9e3      	bls.n	8001180 <owCRC+0x24>
    }
    st_byt++;
 80011b8:	7b3b      	ldrb	r3, [r7, #12]
 80011ba:	3301      	adds	r3, #1
 80011bc:	733b      	strb	r3, [r7, #12]
  } while (st_byt < Len); //    
 80011be:	7b3a      	ldrb	r2, [r7, #12]
 80011c0:	78fb      	ldrb	r3, [r7, #3]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d3d4      	bcc.n	8001170 <owCRC+0x14>
  return crc;
 80011c6:	7b7b      	ldrb	r3, [r7, #13]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr

080011d2 <owCRC8>:

uint8_t owCRC8(RomCode *rom){
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
  return owCRC((uint8_t*)rom, 7);                        
 80011da:	2107      	movs	r1, #7
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f7ff ffbd 	bl	800115c <owCRC>
 80011e2:	4603      	mov	r3, r0
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <hasNextRom>:
 * return 0 if hasn't
 * return -1 if error reading happened
 *
 *         
 */
int hasNextRom(OneWire *ow, uint8_t *ROM) {//
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
	uint8_t ui32BitNumber = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	77fb      	strb	r3, [r7, #31]
  int zeroFork = -1;
 80011fa:	f04f 33ff 	mov.w	r3, #4294967295
 80011fe:	61bb      	str	r3, [r7, #24]
	uint8_t i = 0;
 8001200:	2300      	movs	r3, #0
 8001202:	75fb      	strb	r3, [r7, #23]
  if (owResetCmd() == ONEWIRE_NOBODY) { //    
 8001204:	f7ff fedc 	bl	8000fc0 <owResetCmd>
 8001208:	4603      	mov	r3, r0
 800120a:	2bf0      	cmp	r3, #240	; 0xf0
 800120c:	d101      	bne.n	8001212 <hasNextRom+0x26>
    return 0;
 800120e:	2300      	movs	r3, #0
 8001210:	e097      	b.n	8001342 <hasNextRom+0x156>
  }
  owSendByte(ONEWIRE_SEARCH);//
 8001212:	20f0      	movs	r0, #240	; 0xf0
 8001214:	f7ff ff7f 	bl	8001116 <owSendByte>
  do {
		uint8_t answerBit =0;
 8001218:	2300      	movs	r3, #0
 800121a:	757b      	strb	r3, [r7, #21]
    int byteNum = ui32BitNumber / 8;
 800121c:	7ffb      	ldrb	r3, [r7, #31]
 800121e:	08db      	lsrs	r3, r3, #3
 8001220:	b2db      	uxtb	r3, r3
 8001222:	613b      	str	r3, [r7, #16]
    uint8_t *current = (ROM) + byteNum;
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	683a      	ldr	r2, [r7, #0]
 8001228:	4413      	add	r3, r2
 800122a:	60fb      	str	r3, [r7, #12]
    uint8_t cB, cmp_cB, searchDirection = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	75bb      	strb	r3, [r7, #22]
    owSend(OW_READ); //   
 8001230:	20ff      	movs	r0, #255	; 0xff
 8001232:	f7ff fee3 	bl	8000ffc <owSend>
    cB = owReadSlot(owEchoRead());//  
 8001236:	f7ff ff1f 	bl	8001078 <owEchoRead>
 800123a:	4603      	mov	r3, r0
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff0b 	bl	8001058 <owReadSlot>
 8001242:	4603      	mov	r3, r0
 8001244:	72fb      	strb	r3, [r7, #11]
    owSend(OW_READ); //   
 8001246:	20ff      	movs	r0, #255	; 0xff
 8001248:	f7ff fed8 	bl	8000ffc <owSend>
    cmp_cB = owReadSlot(owEchoRead());//  
 800124c:	f7ff ff14 	bl	8001078 <owEchoRead>
 8001250:	4603      	mov	r3, r0
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff ff00 	bl	8001058 <owReadSlot>
 8001258:	4603      	mov	r3, r0
 800125a:	72bb      	strb	r3, [r7, #10]
    if (cB == cmp_cB && cB == 1)//  
 800125c:	7afa      	ldrb	r2, [r7, #11]
 800125e:	7abb      	ldrb	r3, [r7, #10]
 8001260:	429a      	cmp	r2, r3
 8001262:	d105      	bne.n	8001270 <hasNextRom+0x84>
 8001264:	7afb      	ldrb	r3, [r7, #11]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d102      	bne.n	8001270 <hasNextRom+0x84>
      return -1;//    
 800126a:	f04f 33ff 	mov.w	r3, #4294967295
 800126e:	e068      	b.n	8001342 <hasNextRom+0x156>
    if (cB != cmp_cB) { //    10  01
 8001270:	7afa      	ldrb	r2, [r7, #11]
 8001272:	7abb      	ldrb	r3, [r7, #10]
 8001274:	429a      	cmp	r2, r3
 8001276:	d002      	beq.n	800127e <hasNextRom+0x92>
      searchDirection = cB;//      
 8001278:	7afb      	ldrb	r3, [r7, #11]
 800127a:	75bb      	strb	r3, [r7, #22]
 800127c:	e023      	b.n	80012c6 <hasNextRom+0xda>
			} else {//  00 .    ROM- 
				if (ui32BitNumber == ow->lastDiscrepancy)//     
 800127e:	7ffa      	ldrb	r2, [r7, #31]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	691b      	ldr	r3, [r3, #16]
 8001284:	429a      	cmp	r2, r3
 8001286:	d102      	bne.n	800128e <hasNextRom+0xa2>
        searchDirection = 1;//      
 8001288:	2301      	movs	r3, #1
 800128a:	75bb      	strb	r3, [r7, #22]
 800128c:	e01b      	b.n	80012c6 <hasNextRom+0xda>
      else {
        if (ui32BitNumber > ow->lastDiscrepancy) {//   
 800128e:	7ffa      	ldrb	r2, [r7, #31]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	691b      	ldr	r3, [r3, #16]
 8001294:	429a      	cmp	r2, r3
 8001296:	dd02      	ble.n	800129e <hasNextRom+0xb2>
          searchDirection = 0;//       
 8001298:	2300      	movs	r3, #0
 800129a:	75bb      	strb	r3, [r7, #22]
 800129c:	e00e      	b.n	80012bc <hasNextRom+0xd0>
        } else {
          searchDirection = (uint8_t) ((ow->lastROM[byteNum] >> ui32BitNumber % 8) & 0x01);
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	4413      	add	r3, r2
 80012a4:	3314      	adds	r3, #20
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	461a      	mov	r2, r3
 80012aa:	7ffb      	ldrb	r3, [r7, #31]
 80012ac:	f003 0307 	and.w	r3, r3, #7
 80012b0:	fa42 f303 	asr.w	r3, r2, r3
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	75bb      	strb	r3, [r7, #22]
        }
        if (searchDirection == 0)
 80012bc:	7dbb      	ldrb	r3, [r7, #22]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d101      	bne.n	80012c6 <hasNextRom+0xda>
          zeroFork = ui32BitNumber;// 
 80012c2:	7ffb      	ldrb	r3, [r7, #31]
 80012c4:	61bb      	str	r3, [r7, #24]
      }
    }
    //  
    if (searchDirection)
 80012c6:	7dbb      	ldrb	r3, [r7, #22]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d00e      	beq.n	80012ea <hasNextRom+0xfe>
      *(current) |= 1 << ui32BitNumber % 8;//     
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	b25a      	sxtb	r2, r3
 80012d2:	7ffb      	ldrb	r3, [r7, #31]
 80012d4:	f003 0307 	and.w	r3, r3, #7
 80012d8:	2101      	movs	r1, #1
 80012da:	fa01 f303 	lsl.w	r3, r1, r3
 80012de:	b25b      	sxtb	r3, r3
 80012e0:	4313      	orrs	r3, r2
 80012e2:	b25b      	sxtb	r3, r3
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	701a      	strb	r2, [r3, #0]
    answerBit = (uint8_t) ((searchDirection == 0) ? WIRE_0 : WIRE_1);//   
 80012ea:	7dbb      	ldrb	r3, [r7, #22]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d101      	bne.n	80012f4 <hasNextRom+0x108>
 80012f0:	2300      	movs	r3, #0
 80012f2:	e000      	b.n	80012f6 <hasNextRom+0x10a>
 80012f4:	23ff      	movs	r3, #255	; 0xff
 80012f6:	757b      	strb	r3, [r7, #21]
    owSend(answerBit);// "" 
 80012f8:	7d7b      	ldrb	r3, [r7, #21]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fe7d 	bl	8000ffc <owSend>
    ui32BitNumber++;//  
 8001302:	7ffb      	ldrb	r3, [r7, #31]
 8001304:	3301      	adds	r3, #1
 8001306:	77fb      	strb	r3, [r7, #31]
		} while (ui32BitNumber < 64);//    ROM  
 8001308:	7ffb      	ldrb	r3, [r7, #31]
 800130a:	2b3f      	cmp	r3, #63	; 0x3f
 800130c:	d984      	bls.n	8001218 <hasNextRom+0x2c>
  ow->lastDiscrepancy = zeroFork;// 
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	611a      	str	r2, [r3, #16]
  for (; i < 7; i++)
 8001314:	e00b      	b.n	800132e <hasNextRom+0x142>
    ow->lastROM[i] = ROM[i];//  ROM
 8001316:	7dfb      	ldrb	r3, [r7, #23]
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	441a      	add	r2, r3
 800131c:	7dfb      	ldrb	r3, [r7, #23]
 800131e:	7811      	ldrb	r1, [r2, #0]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	4413      	add	r3, r2
 8001324:	460a      	mov	r2, r1
 8001326:	751a      	strb	r2, [r3, #20]
  for (; i < 7; i++)
 8001328:	7dfb      	ldrb	r3, [r7, #23]
 800132a:	3301      	adds	r3, #1
 800132c:	75fb      	strb	r3, [r7, #23]
 800132e:	7dfb      	ldrb	r3, [r7, #23]
 8001330:	2b06      	cmp	r3, #6
 8001332:	d9f0      	bls.n	8001316 <hasNextRom+0x12a>
  return ow->lastDiscrepancy > 0;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	691b      	ldr	r3, [r3, #16]
 8001338:	2b00      	cmp	r3, #0
 800133a:	bfcc      	ite	gt
 800133c:	2301      	movgt	r3, #1
 800133e:	2300      	movle	r3, #0
 8001340:	b2db      	uxtb	r3, r3
}
 8001342:	4618      	mov	r0, r3
 8001344:	3720      	adds	r7, #32
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <owSearchCmd>:

//        ,    0
int owSearchCmd(OneWire *ow) {
 800134a:	b580      	push	{r7, lr}
 800134c:	b084      	sub	sp, #16
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
  int device = 0, nextROM;
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
  owInit(ow);
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f7ff fdba 	bl	8000ed0 <owInit>
  do {
    nextROM = hasNextRom(ow, (uint8_t*)(&ow->ids[device])); //      .ROM
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	00db      	lsls	r3, r3, #3
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	4413      	add	r3, r2
 8001364:	4619      	mov	r1, r3
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff ff40 	bl	80011ec <hasNextRom>
 800136c:	60b8      	str	r0, [r7, #8]
    if (nextROM<0)
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	2b00      	cmp	r3, #0
 8001372:	da02      	bge.n	800137a <owSearchCmd+0x30>
      return -1;
 8001374:	f04f 33ff 	mov.w	r3, #4294967295
 8001378:	e009      	b.n	800138e <owSearchCmd+0x44>
    device++;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	3301      	adds	r3, #1
 800137e:	60fb      	str	r3, [r7, #12]
		} while (nextROM && device < MAXDEVICES_ON_THE_BUS);//  -    -   
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d002      	beq.n	800138c <owSearchCmd+0x42>
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2b01      	cmp	r3, #1
 800138a:	dde7      	ble.n	800135c <owSearchCmd+0x12>
		return device;//    ()  
 800138c:	68fb      	ldr	r3, [r7, #12]
}
 800138e:	4618      	mov	r0, r3
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <owMatchRomCmd>:
void owSkipRomCmd(OneWire *ow) {//   ROM     
  owResetCmd();                 //    
  owSendByte(ONEWIRE_SKIP_ROM);
}

void owMatchRomCmd(RomCode *rom) {//       
 8001396:	b580      	push	{r7, lr}
 8001398:	b084      	sub	sp, #16
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
	int i = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
  owResetCmd();
 80013a2:	f7ff fe0d 	bl	8000fc0 <owResetCmd>
  owSendByte(ONEWIRE_MATCH_ROM);//   
 80013a6:	2055      	movs	r0, #85	; 0x55
 80013a8:	f7ff feb5 	bl	8001116 <owSendByte>
  for (; i < 8; i++)
 80013ac:	e009      	b.n	80013c2 <owMatchRomCmd+0x2c>
	owSendByte(*(((uint8_t *) rom) + i));//"     "    i    
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	4413      	add	r3, r2
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff fead 	bl	8001116 <owSendByte>
  for (; i < 8; i++)
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	3301      	adds	r3, #1
 80013c0:	60fb      	str	r3, [r7, #12]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2b07      	cmp	r3, #7
 80013c6:	ddf2      	ble.n	80013ae <owMatchRomCmd+0x18>
}
 80013c8:	bf00      	nop
 80013ca:	bf00      	nop
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <owConvertTemperatureCmd>:

void owConvertTemperatureCmd(OneWire *ow, RomCode *rom) {
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
 80013da:	6039      	str	r1, [r7, #0]
  owMatchRomCmd(rom);//       
 80013dc:	6838      	ldr	r0, [r7, #0]
 80013de:	f7ff ffda 	bl	8001396 <owMatchRomCmd>
  owSendByte(ONEWIRE_CONVERT_TEMPERATURE);//     
 80013e2:	2044      	movs	r0, #68	; 0x44
 80013e4:	f7ff fe97 	bl	8001116 <owSendByte>
}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <owReadScratchpadCmd>:
 * @param ow -- OneWire pointer
 * @param rom -- selected device on the bus
 * @param data -- buffer for data
 * @return data
 */
uint8_t *owReadScratchpadCmd(OneWire *ow, RomCode *rom, uint8_t *data) {//  
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  uint16_t b = 0, p;
 80013fc:	2300      	movs	r3, #0
 80013fe:	82fb      	strh	r3, [r7, #22]
  switch (rom->family) {
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b10      	cmp	r3, #16
 8001406:	d001      	beq.n	800140c <owReadScratchpadCmd+0x1c>
 8001408:	2b28      	cmp	r3, #40	; 0x28
 800140a:	d109      	bne.n	8001420 <owReadScratchpadCmd+0x30>
    case DS18B20:
    case DS18S20:
      p = 72;  //9*8 =72 ==  9  
 800140c:	2348      	movs	r3, #72	; 0x48
 800140e:	82bb      	strh	r3, [r7, #20]
      break;
 8001410:	bf00      	nop
    default:
      return data;

  }
  owMatchRomCmd(rom);
 8001412:	68b8      	ldr	r0, [r7, #8]
 8001414:	f7ff ffbf 	bl	8001396 <owMatchRomCmd>
  owSendByte(ONEWIRE_READ_SCRATCHPAD);//    
 8001418:	20be      	movs	r0, #190	; 0xbe
 800141a:	f7ff fe7c 	bl	8001116 <owSendByte>
  while (b < p) {//     9  
 800141e:	e048      	b.n	80014b2 <owReadScratchpadCmd+0xc2>
      return data;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	e04b      	b.n	80014bc <owReadScratchpadCmd+0xcc>
    uint8_t pos = (uint8_t) ((p - 8) / 8 - (b / 8)); //  
 8001424:	8abb      	ldrh	r3, [r7, #20]
 8001426:	3b08      	subs	r3, #8
 8001428:	2b00      	cmp	r3, #0
 800142a:	da00      	bge.n	800142e <owReadScratchpadCmd+0x3e>
 800142c:	3307      	adds	r3, #7
 800142e:	10db      	asrs	r3, r3, #3
 8001430:	b2da      	uxtb	r2, r3
 8001432:	8afb      	ldrh	r3, [r7, #22]
 8001434:	08db      	lsrs	r3, r3, #3
 8001436:	b29b      	uxth	r3, r3
 8001438:	b2db      	uxtb	r3, r3
 800143a:	1ad3      	subs	r3, r2, r3
 800143c:	74fb      	strb	r3, [r7, #19]
    uint8_t bt; 
		owSend(OW_READ);
 800143e:	20ff      	movs	r0, #255	; 0xff
 8001440:	f7ff fddc 	bl	8000ffc <owSend>
    bt = owReadSlot(owEchoRead());//  
 8001444:	f7ff fe18 	bl	8001078 <owEchoRead>
 8001448:	4603      	mov	r3, r0
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff fe04 	bl	8001058 <owReadSlot>
 8001450:	4603      	mov	r3, r0
 8001452:	74bb      	strb	r3, [r7, #18]
    if (bt == 1)
 8001454:	7cbb      	ldrb	r3, [r7, #18]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d113      	bne.n	8001482 <owReadScratchpadCmd+0x92>
      data[pos] |= 1 << b % 8;//    
 800145a:	7cfb      	ldrb	r3, [r7, #19]
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	4413      	add	r3, r2
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b25a      	sxtb	r2, r3
 8001464:	8afb      	ldrh	r3, [r7, #22]
 8001466:	f003 0307 	and.w	r3, r3, #7
 800146a:	2101      	movs	r1, #1
 800146c:	fa01 f303 	lsl.w	r3, r1, r3
 8001470:	b25b      	sxtb	r3, r3
 8001472:	4313      	orrs	r3, r2
 8001474:	b259      	sxtb	r1, r3
 8001476:	7cfb      	ldrb	r3, [r7, #19]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	4413      	add	r3, r2
 800147c:	b2ca      	uxtb	r2, r1
 800147e:	701a      	strb	r2, [r3, #0]
 8001480:	e014      	b.n	80014ac <owReadScratchpadCmd+0xbc>
    else
      data[pos] &= ~(1 << b % 8);//    
 8001482:	7cfb      	ldrb	r3, [r7, #19]
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	4413      	add	r3, r2
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	b25a      	sxtb	r2, r3
 800148c:	8afb      	ldrh	r3, [r7, #22]
 800148e:	f003 0307 	and.w	r3, r3, #7
 8001492:	2101      	movs	r1, #1
 8001494:	fa01 f303 	lsl.w	r3, r1, r3
 8001498:	b25b      	sxtb	r3, r3
 800149a:	43db      	mvns	r3, r3
 800149c:	b25b      	sxtb	r3, r3
 800149e:	4013      	ands	r3, r2
 80014a0:	b259      	sxtb	r1, r3
 80014a2:	7cfb      	ldrb	r3, [r7, #19]
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	4413      	add	r3, r2
 80014a8:	b2ca      	uxtb	r2, r1
 80014aa:	701a      	strb	r2, [r3, #0]
    b++;// 
 80014ac:	8afb      	ldrh	r3, [r7, #22]
 80014ae:	3301      	adds	r3, #1
 80014b0:	82fb      	strh	r3, [r7, #22]
  while (b < p) {//     9  
 80014b2:	8afa      	ldrh	r2, [r7, #22]
 80014b4:	8abb      	ldrh	r3, [r7, #20]
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d3b4      	bcc.n	8001424 <owReadScratchpadCmd+0x34>
  }
  return data;
 80014ba:	687b      	ldr	r3, [r7, #4]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3718      	adds	r7, #24
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <readTemperature>:
 * @param ow -- OneWire bus pointer
 * @param rom -- selected device
 * @param reSense -- do you want resense temp for next time?
 * @return struct with data
 */
Temperature readTemperature(OneWire *ow, RomCode *rom, uint8_t reSense) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08c      	sub	sp, #48	; 0x30
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	4613      	mov	r3, r2
 80014d0:	71fb      	strb	r3, [r7, #7]
	Scratchpad_DS18B20 *sp;
	Scratchpad_DS18S20 *spP;
  Temperature t;
	uint8_t pad[9];
  t.inCelsus = 0x00;
 80014d2:	2300      	movs	r3, #0
 80014d4:	f887 3020 	strb.w	r3, [r7, #32]
  t.frac = 0x00;
 80014d8:	2300      	movs	r3, #0
 80014da:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sp = (Scratchpad_DS18B20 *) &pad; 
 80014de:	f107 0314 	add.w	r3, r7, #20
 80014e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  spP = (Scratchpad_DS18S20 *) &pad;
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	62bb      	str	r3, [r7, #40]	; 0x28
  switch (rom->family) {
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b10      	cmp	r3, #16
 80014f0:	d022      	beq.n	8001538 <readTemperature+0x74>
 80014f2:	2b28      	cmp	r3, #40	; 0x28
 80014f4:	d13a      	bne.n	800156c <readTemperature+0xa8>
    case DS18B20:
      owReadScratchpadCmd(ow, rom, pad);//    DS18B20
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	461a      	mov	r2, r3
 80014fc:	68b9      	ldr	r1, [r7, #8]
 80014fe:	68f8      	ldr	r0, [r7, #12]
 8001500:	f7ff ff76 	bl	80013f0 <owReadScratchpadCmd>
      t.inCelsus = (int8_t) (sp->temp_msb << 4) | (sp->temp_lsb >> 4);// 
 8001504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001506:	79db      	ldrb	r3, [r3, #7]
 8001508:	011b      	lsls	r3, r3, #4
 800150a:	b25a      	sxtb	r2, r3
 800150c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800150e:	7a1b      	ldrb	r3, [r3, #8]
 8001510:	091b      	lsrs	r3, r3, #4
 8001512:	b2db      	uxtb	r3, r3
 8001514:	b25b      	sxtb	r3, r3
 8001516:	4313      	orrs	r3, r2
 8001518:	b25b      	sxtb	r3, r3
 800151a:	f887 3020 	strb.w	r3, [r7, #32]
      t.frac = (uint8_t) ((((sp->temp_lsb & 0x0F)) * 10) >> 4);//
 800151e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001520:	7a1b      	ldrb	r3, [r3, #8]
 8001522:	f003 020f 	and.w	r2, r3, #15
 8001526:	4613      	mov	r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	111b      	asrs	r3, r3, #4
 8001530:	b2db      	uxtb	r3, r3
 8001532:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      break;
 8001536:	e01c      	b.n	8001572 <readTemperature+0xae>
    case DS18S20:
      owReadScratchpadCmd(ow, rom, pad);//    DS18S20
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	461a      	mov	r2, r3
 800153e:	68b9      	ldr	r1, [r7, #8]
 8001540:	68f8      	ldr	r0, [r7, #12]
 8001542:	f7ff ff55 	bl	80013f0 <owReadScratchpadCmd>
      t.inCelsus = spP->temp_lsb >> 1;
 8001546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001548:	7a1b      	ldrb	r3, [r3, #8]
 800154a:	085b      	lsrs	r3, r3, #1
 800154c:	b2db      	uxtb	r3, r3
 800154e:	b25b      	sxtb	r3, r3
 8001550:	f887 3020 	strb.w	r3, [r7, #32]
      t.frac = (uint8_t) 5 * (spP->temp_lsb & 0x01);
 8001554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001556:	7a1b      	ldrb	r3, [r3, #8]
 8001558:	f003 0301 	and.w	r3, r3, #1
 800155c:	b2db      	uxtb	r3, r3
 800155e:	461a      	mov	r2, r3
 8001560:	0092      	lsls	r2, r2, #2
 8001562:	4413      	add	r3, r2
 8001564:	b2db      	uxtb	r3, r3
 8001566:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      break;
 800156a:	e002      	b.n	8001572 <readTemperature+0xae>
    default:
      return t;
 800156c:	8c3b      	ldrh	r3, [r7, #32]
 800156e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001570:	e008      	b.n	8001584 <readTemperature+0xc0>
  }
  if (reSense) {
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d003      	beq.n	8001580 <readTemperature+0xbc>
    owConvertTemperatureCmd(ow, rom);//           
 8001578:	68b9      	ldr	r1, [r7, #8]
 800157a:	68f8      	ldr	r0, [r7, #12]
 800157c:	f7ff ff29 	bl	80013d2 <owConvertTemperatureCmd>
  }
  return t;
 8001580:	8c3b      	ldrh	r3, [r7, #32]
 8001582:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001584:	2300      	movs	r3, #0
 8001586:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800158a:	f362 0307 	bfi	r3, r2, #0, #8
 800158e:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8001592:	f362 230f 	bfi	r3, r2, #8, #8
}
 8001596:	4618      	mov	r0, r3
 8001598:	3730      	adds	r7, #48	; 0x30
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
	...

080015a0 <get_ROMid>:
  owMatchRomCmd(rom);
  owSendByte(ONEWIRE_RECALL_E2);
}


int get_ROMid (void){
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
	if (owResetCmd() != ONEWIRE_NOBODY) {    // is anybody on the bus?
 80015a6:	f7ff fd0b 	bl	8000fc0 <owResetCmd>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2bf0      	cmp	r3, #240	; 0xf0
 80015ae:	d052      	beq.n	8001656 <get_ROMid+0xb6>
		devices = owSearchCmd(&ow);        //  ROMid ? ??      
 80015b0:	483b      	ldr	r0, [pc, #236]	; (80016a0 <get_ROMid+0x100>)
 80015b2:	f7ff feca 	bl	800134a <owSearchCmd>
 80015b6:	4603      	mov	r3, r0
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4b3a      	ldr	r3, [pc, #232]	; (80016a4 <get_ROMid+0x104>)
 80015bc:	701a      	strb	r2, [r3, #0]
		if (devices <= 0) {
 80015be:	4b39      	ldr	r3, [pc, #228]	; (80016a4 <get_ROMid+0x104>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d113      	bne.n	80015ee <get_ROMid+0x4e>
			while (1){
				pDelay = 1000000;
 80015c6:	4b38      	ldr	r3, [pc, #224]	; (80016a8 <get_ROMid+0x108>)
 80015c8:	4a38      	ldr	r2, [pc, #224]	; (80016ac <get_ROMid+0x10c>)
 80015ca:	601a      	str	r2, [r3, #0]
				for (i = 0; i < pDelay * 1; i++)    /* Wait a bit. */
 80015cc:	4b38      	ldr	r3, [pc, #224]	; (80016b0 <get_ROMid+0x110>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	e005      	b.n	80015e0 <get_ROMid+0x40>
					__asm__("nop");
 80015d4:	bf00      	nop
				for (i = 0; i < pDelay * 1; i++)    /* Wait a bit. */
 80015d6:	4b36      	ldr	r3, [pc, #216]	; (80016b0 <get_ROMid+0x110>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	3301      	adds	r3, #1
 80015dc:	4a34      	ldr	r2, [pc, #208]	; (80016b0 <get_ROMid+0x110>)
 80015de:	6013      	str	r3, [r2, #0]
 80015e0:	4b33      	ldr	r3, [pc, #204]	; (80016b0 <get_ROMid+0x110>)
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	4b30      	ldr	r3, [pc, #192]	; (80016a8 <get_ROMid+0x108>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d3f3      	bcc.n	80015d4 <get_ROMid+0x34>
				pDelay = 1000000;
 80015ec:	e7eb      	b.n	80015c6 <get_ROMid+0x26>
			}

		}
		i = 0;
 80015ee:	4b30      	ldr	r3, [pc, #192]	; (80016b0 <get_ROMid+0x110>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
		for (; i < devices; i++) {//  ? ?  ROM
 80015f4:	e028      	b.n	8001648 <get_ROMid+0xa8>
			RomCode *r = &ow.ids[i];
 80015f6:	4b2e      	ldr	r3, [pc, #184]	; (80016b0 <get_ROMid+0x110>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	4a28      	ldr	r2, [pc, #160]	; (80016a0 <get_ROMid+0x100>)
 80015fe:	4413      	add	r3, r2
 8001600:	607b      	str	r3, [r7, #4]
			uint8_t crc = owCRC8(r);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7ff fde5 	bl	80011d2 <owCRC8>
 8001608:	4603      	mov	r3, r0
 800160a:	70fb      	strb	r3, [r7, #3]
			crcOK = (crc == r->crc)?"CRC OK":"CRC ERROR!";
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	79db      	ldrb	r3, [r3, #7]
 8001610:	78fa      	ldrb	r2, [r7, #3]
 8001612:	429a      	cmp	r2, r3
 8001614:	d101      	bne.n	800161a <get_ROMid+0x7a>
 8001616:	4b27      	ldr	r3, [pc, #156]	; (80016b4 <get_ROMid+0x114>)
 8001618:	e000      	b.n	800161c <get_ROMid+0x7c>
 800161a:	4b27      	ldr	r3, [pc, #156]	; (80016b8 <get_ROMid+0x118>)
 800161c:	4a27      	ldr	r2, [pc, #156]	; (80016bc <get_ROMid+0x11c>)
 800161e:	6013      	str	r3, [r2, #0]
			devInfo.device = i;
 8001620:	4b23      	ldr	r3, [pc, #140]	; (80016b0 <get_ROMid+0x110>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	461a      	mov	r2, r3
 8001626:	4b26      	ldr	r3, [pc, #152]	; (80016c0 <get_ROMid+0x120>)
 8001628:	601a      	str	r2, [r3, #0]

			//sprintf(devInfo.info, "SN: %02X/%02X%02X%02X%02X%02X%02X/%02X", r->family, r->code[5], r->code[4], r->code[3],
			//		r->code[2], r->code[1], r->code[0], r->crc);

			if (crc != r->crc) {
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	79db      	ldrb	r3, [r3, #7]
 800162e:	78fa      	ldrb	r2, [r7, #3]
 8001630:	429a      	cmp	r2, r3
 8001632:	d004      	beq.n	800163e <get_ROMid+0x9e>
				devInfo.device = i;
 8001634:	4b1e      	ldr	r3, [pc, #120]	; (80016b0 <get_ROMid+0x110>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	461a      	mov	r2, r3
 800163a:	4b21      	ldr	r3, [pc, #132]	; (80016c0 <get_ROMid+0x120>)
 800163c:	601a      	str	r2, [r3, #0]
		for (; i < devices; i++) {//  ? ?  ROM
 800163e:	4b1c      	ldr	r3, [pc, #112]	; (80016b0 <get_ROMid+0x110>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	3301      	adds	r3, #1
 8001644:	4a1a      	ldr	r2, [pc, #104]	; (80016b0 <get_ROMid+0x110>)
 8001646:	6013      	str	r3, [r2, #0]
 8001648:	4b16      	ldr	r3, [pc, #88]	; (80016a4 <get_ROMid+0x104>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	461a      	mov	r2, r3
 800164e:	4b18      	ldr	r3, [pc, #96]	; (80016b0 <get_ROMid+0x110>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	429a      	cmp	r2, r3
 8001654:	d8cf      	bhi.n	80015f6 <get_ROMid+0x56>
			//	sprintf (devInfo.info,"\n can't read cause CNC error");
			}
		}

	}
	pDelay = 1000000;
 8001656:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <get_ROMid+0x108>)
 8001658:	4a14      	ldr	r2, [pc, #80]	; (80016ac <get_ROMid+0x10c>)
 800165a:	601a      	str	r2, [r3, #0]
	for (i = 0; i < pDelay * 1; i++)
 800165c:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <get_ROMid+0x110>)
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	e005      	b.n	8001670 <get_ROMid+0xd0>
		__asm__("nop");
 8001664:	bf00      	nop
	for (i = 0; i < pDelay * 1; i++)
 8001666:	4b12      	ldr	r3, [pc, #72]	; (80016b0 <get_ROMid+0x110>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	3301      	adds	r3, #1
 800166c:	4a10      	ldr	r2, [pc, #64]	; (80016b0 <get_ROMid+0x110>)
 800166e:	6013      	str	r3, [r2, #0]
 8001670:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <get_ROMid+0x110>)
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <get_ROMid+0x108>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	429a      	cmp	r2, r3
 800167a:	d3f3      	bcc.n	8001664 <get_ROMid+0xc4>

	if (strcmp(crcOK,"CRC OK") == 0) return 0;
 800167c:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <get_ROMid+0x11c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	490c      	ldr	r1, [pc, #48]	; (80016b4 <get_ROMid+0x114>)
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe fd64 	bl	8000150 <strcmp>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d101      	bne.n	8001692 <get_ROMid+0xf2>
 800168e:	2300      	movs	r3, #0
 8001690:	e001      	b.n	8001696 <get_ROMid+0xf6>
	else return -1;
 8001692:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001696:	4618      	mov	r0, r3
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200008d0 	.word	0x200008d0
 80016a4:	20000928 	.word	0x20000928
 80016a8:	20000000 	.word	0x20000000
 80016ac:	000f4240 	.word	0x000f4240
 80016b0:	200008cc 	.word	0x200008cc
 80016b4:	0800a660 	.word	0x0800a660
 80016b8:	0800a668 	.word	0x0800a668
 80016bc:	2000092c 	.word	0x2000092c
 80016c0:	200008f0 	.word	0x200008f0

080016c4 <get_Temperature>:

void get_Temperature (void)
{
 80016c4:	b598      	push	{r3, r4, r7, lr}
 80016c6:	af00      	add	r7, sp, #0
	i=0;
 80016c8:	4b3f      	ldr	r3, [pc, #252]	; (80017c8 <get_Temperature+0x104>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
	for (; i < devices; i++) {
 80016ce:	e071      	b.n	80017b4 <get_Temperature+0xf0>
		switch ((ow.ids[i]).family) {//    
 80016d0:	4b3d      	ldr	r3, [pc, #244]	; (80017c8 <get_Temperature+0x104>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a3d      	ldr	r2, [pc, #244]	; (80017cc <get_Temperature+0x108>)
 80016d6:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80016da:	2b28      	cmp	r3, #40	; 0x28
 80016dc:	d006      	beq.n	80016ec <get_Temperature+0x28>
 80016de:	2b28      	cmp	r3, #40	; 0x28
 80016e0:	dc60      	bgt.n	80017a4 <get_Temperature+0xe0>
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d060      	beq.n	80017a8 <get_Temperature+0xe4>
 80016e6:	2b10      	cmp	r3, #16
 80016e8:	d02e      	beq.n	8001748 <get_Temperature+0x84>
			break;
		case 0x00:
			break;
		default:
			// error handler
			break;
 80016ea:	e05b      	b.n	80017a4 <get_Temperature+0xe0>
			t = readTemperature(&ow, &ow.ids[i], 1);
 80016ec:	4b36      	ldr	r3, [pc, #216]	; (80017c8 <get_Temperature+0x104>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	00db      	lsls	r3, r3, #3
 80016f2:	4a36      	ldr	r2, [pc, #216]	; (80017cc <get_Temperature+0x108>)
 80016f4:	4413      	add	r3, r2
 80016f6:	2201      	movs	r2, #1
 80016f8:	4619      	mov	r1, r3
 80016fa:	4834      	ldr	r0, [pc, #208]	; (80017cc <get_Temperature+0x108>)
 80016fc:	f7ff fee2 	bl	80014c4 <readTemperature>
 8001700:	4602      	mov	r2, r0
 8001702:	4b33      	ldr	r3, [pc, #204]	; (80017d0 <get_Temperature+0x10c>)
 8001704:	b212      	sxth	r2, r2
 8001706:	4611      	mov	r1, r2
 8001708:	7019      	strb	r1, [r3, #0]
 800170a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800170e:	705a      	strb	r2, [r3, #1]
			Temp[i] = (float)(t.inCelsus*10+t.frac)/10.0;
 8001710:	4b2f      	ldr	r3, [pc, #188]	; (80017d0 <get_Temperature+0x10c>)
 8001712:	f993 3000 	ldrsb.w	r3, [r3]
 8001716:	461a      	mov	r2, r3
 8001718:	4613      	mov	r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	461a      	mov	r2, r3
 8001722:	4b2b      	ldr	r3, [pc, #172]	; (80017d0 <get_Temperature+0x10c>)
 8001724:	785b      	ldrb	r3, [r3, #1]
 8001726:	4413      	add	r3, r2
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff f993 	bl	8000a54 <__aeabi_i2f>
 800172e:	4603      	mov	r3, r0
 8001730:	4a25      	ldr	r2, [pc, #148]	; (80017c8 <get_Temperature+0x104>)
 8001732:	6814      	ldr	r4, [r2, #0]
 8001734:	4927      	ldr	r1, [pc, #156]	; (80017d4 <get_Temperature+0x110>)
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fa94 	bl	8000c64 <__aeabi_fdiv>
 800173c:	4603      	mov	r3, r0
 800173e:	461a      	mov	r2, r3
 8001740:	4b25      	ldr	r3, [pc, #148]	; (80017d8 <get_Temperature+0x114>)
 8001742:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
			break;
 8001746:	e030      	b.n	80017aa <get_Temperature+0xe6>
			t = readTemperature(&ow, &ow.ids[i], 1);
 8001748:	4b1f      	ldr	r3, [pc, #124]	; (80017c8 <get_Temperature+0x104>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	00db      	lsls	r3, r3, #3
 800174e:	4a1f      	ldr	r2, [pc, #124]	; (80017cc <get_Temperature+0x108>)
 8001750:	4413      	add	r3, r2
 8001752:	2201      	movs	r2, #1
 8001754:	4619      	mov	r1, r3
 8001756:	481d      	ldr	r0, [pc, #116]	; (80017cc <get_Temperature+0x108>)
 8001758:	f7ff feb4 	bl	80014c4 <readTemperature>
 800175c:	4602      	mov	r2, r0
 800175e:	4b1c      	ldr	r3, [pc, #112]	; (80017d0 <get_Temperature+0x10c>)
 8001760:	b212      	sxth	r2, r2
 8001762:	4611      	mov	r1, r2
 8001764:	7019      	strb	r1, [r3, #0]
 8001766:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800176a:	705a      	strb	r2, [r3, #1]
			Temp[i] = (float)(t.inCelsus*10+t.frac)/10.0;
 800176c:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <get_Temperature+0x10c>)
 800176e:	f993 3000 	ldrsb.w	r3, [r3]
 8001772:	461a      	mov	r2, r3
 8001774:	4613      	mov	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	4413      	add	r3, r2
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	461a      	mov	r2, r3
 800177e:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <get_Temperature+0x10c>)
 8001780:	785b      	ldrb	r3, [r3, #1]
 8001782:	4413      	add	r3, r2
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff f965 	bl	8000a54 <__aeabi_i2f>
 800178a:	4603      	mov	r3, r0
 800178c:	4a0e      	ldr	r2, [pc, #56]	; (80017c8 <get_Temperature+0x104>)
 800178e:	6814      	ldr	r4, [r2, #0]
 8001790:	4910      	ldr	r1, [pc, #64]	; (80017d4 <get_Temperature+0x110>)
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff fa66 	bl	8000c64 <__aeabi_fdiv>
 8001798:	4603      	mov	r3, r0
 800179a:	461a      	mov	r2, r3
 800179c:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <get_Temperature+0x114>)
 800179e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
			break;
 80017a2:	e002      	b.n	80017aa <get_Temperature+0xe6>
			break;
 80017a4:	bf00      	nop
 80017a6:	e000      	b.n	80017aa <get_Temperature+0xe6>
			break;
 80017a8:	bf00      	nop
	for (; i < devices; i++) {
 80017aa:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <get_Temperature+0x104>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	3301      	adds	r3, #1
 80017b0:	4a05      	ldr	r2, [pc, #20]	; (80017c8 <get_Temperature+0x104>)
 80017b2:	6013      	str	r3, [r2, #0]
 80017b4:	4b09      	ldr	r3, [pc, #36]	; (80017dc <get_Temperature+0x118>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	461a      	mov	r2, r3
 80017ba:	4b03      	ldr	r3, [pc, #12]	; (80017c8 <get_Temperature+0x104>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d886      	bhi.n	80016d0 <get_Temperature+0xc>
		}
	}
//	pDelay = 4000000;
//	for (i = 0; i < pDelay * 1; i++){}   /* Wait a bit. */
}
 80017c2:	bf00      	nop
 80017c4:	bf00      	nop
 80017c6:	bd98      	pop	{r3, r4, r7, pc}
 80017c8:	200008cc 	.word	0x200008cc
 80017cc:	200008d0 	.word	0x200008d0
 80017d0:	200008ec 	.word	0x200008ec
 80017d4:	41200000 	.word	0x41200000
 80017d8:	20000920 	.word	0x20000920
 80017dc:	20000928 	.word	0x20000928

080017e0 <ProcessTimers>:

	volatile uint32_t GTimers[MAX_GTIMERS];
	volatile uint8_t GTStates[MAX_GTIMERS];
#endif

void ProcessTimers(uint32_t * tick) {
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	73fb      	strb	r3, [r7, #15]
	uint32_t x = *tick;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	60bb      	str	r3, [r7, #8]

	if (x > 0) {
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d025      	beq.n	8001844 <ProcessTimers+0x64>
		for (i=0; i<MAX_GTIMERS; i++) {  //!!!!      MAX_TIMERS
 80017f8:	2300      	movs	r3, #0
 80017fa:	73fb      	strb	r3, [r7, #15]
 80017fc:	e01c      	b.n	8001838 <ProcessTimers+0x58>
			Timers[i] += x;
 80017fe:	7bfb      	ldrb	r3, [r7, #15]
 8001800:	4a13      	ldr	r2, [pc, #76]	; (8001850 <ProcessTimers+0x70>)
 8001802:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001806:	7bfb      	ldrb	r3, [r7, #15]
 8001808:	68ba      	ldr	r2, [r7, #8]
 800180a:	440a      	add	r2, r1
 800180c:	4910      	ldr	r1, [pc, #64]	; (8001850 <ProcessTimers+0x70>)
 800180e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#ifdef USE_GLOBAL_TIMERS
			if (GTStates[i] == TIMER_RUNNING) {
 8001812:	7bfb      	ldrb	r3, [r7, #15]
 8001814:	4a0f      	ldr	r2, [pc, #60]	; (8001854 <ProcessTimers+0x74>)
 8001816:	5cd3      	ldrb	r3, [r2, r3]
 8001818:	b2db      	uxtb	r3, r3
 800181a:	2b01      	cmp	r3, #1
 800181c:	d109      	bne.n	8001832 <ProcessTimers+0x52>
				GTimers[i] += x;
 800181e:	7bfb      	ldrb	r3, [r7, #15]
 8001820:	4a0d      	ldr	r2, [pc, #52]	; (8001858 <ProcessTimers+0x78>)
 8001822:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001826:	7bfb      	ldrb	r3, [r7, #15]
 8001828:	68ba      	ldr	r2, [r7, #8]
 800182a:	440a      	add	r2, r1
 800182c:	490a      	ldr	r1, [pc, #40]	; (8001858 <ProcessTimers+0x78>)
 800182e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (i=0; i<MAX_GTIMERS; i++) {  //!!!!      MAX_TIMERS
 8001832:	7bfb      	ldrb	r3, [r7, #15]
 8001834:	3301      	adds	r3, #1
 8001836:	73fb      	strb	r3, [r7, #15]
 8001838:	7bfb      	ldrb	r3, [r7, #15]
 800183a:	2b06      	cmp	r3, #6
 800183c:	d9df      	bls.n	80017fe <ProcessTimers+0x1e>
			}
#endif
		}
		*tick = 0;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
	}
}
 8001844:	bf00      	nop
 8001846:	3714      	adds	r7, #20
 8001848:	46bd      	mov	sp, r7
 800184a:	bc80      	pop	{r7}
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	20000934 	.word	0x20000934
 8001854:	20000954 	.word	0x20000954
 8001858:	20000938 	.word	0x20000938

0800185c <InitGTimers>:
	Timers[Timer] = 0;
}

#ifdef USE_GLOBAL_TIMERS

void InitGTimers(void) {
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i=0; i<MAX_TIMERS; i++) {
 8001862:	2300      	movs	r3, #0
 8001864:	71fb      	strb	r3, [r7, #7]
 8001866:	e007      	b.n	8001878 <InitGTimers+0x1c>
		GTimers[i] = TIMER_STOPPED;
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	4a08      	ldr	r2, [pc, #32]	; (800188c <InitGTimers+0x30>)
 800186c:	2100      	movs	r1, #0
 800186e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i=0; i<MAX_TIMERS; i++) {
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	3301      	adds	r3, #1
 8001876:	71fb      	strb	r3, [r7, #7]
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d0f4      	beq.n	8001868 <InitGTimers+0xc>
	}
}
 800187e:	bf00      	nop
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	bc80      	pop	{r7}
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	20000938 	.word	0x20000938

08001890 <GetGTimer>:

uint32_t  GetGTimer(uint8_t Timer){
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
	return GTimers[Timer];
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	4a03      	ldr	r2, [pc, #12]	; (80018ac <GetGTimer+0x1c>)
 800189e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr
 80018ac:	20000938 	.word	0x20000938

080018b0 <StopGTimer>:

void StopGTimer(uint8_t Timer){
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	71fb      	strb	r3, [r7, #7]
	GTStates[Timer] = TIMER_STOPPED;
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	4a06      	ldr	r2, [pc, #24]	; (80018d8 <StopGTimer+0x28>)
 80018be:	2100      	movs	r1, #0
 80018c0:	54d1      	strb	r1, [r2, r3]
	GTimers[Timer] = 0;//added
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	4a05      	ldr	r2, [pc, #20]	; (80018dc <StopGTimer+0x2c>)
 80018c6:	2100      	movs	r1, #0
 80018c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80018cc:	bf00      	nop
 80018ce:	370c      	adds	r7, #12
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	20000954 	.word	0x20000954
 80018dc:	20000938 	.word	0x20000938

080018e0 <StartGTimer>:

void StartGTimer(uint8_t Timer){
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	71fb      	strb	r3, [r7, #7]
		GTimers[Timer] = 0;
 80018ea:	79fb      	ldrb	r3, [r7, #7]
 80018ec:	4a06      	ldr	r2, [pc, #24]	; (8001908 <StartGTimer+0x28>)
 80018ee:	2100      	movs	r1, #0
 80018f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		GTStates[Timer] = TIMER_RUNNING;
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	4a05      	ldr	r2, [pc, #20]	; (800190c <StartGTimer+0x2c>)
 80018f8:	2101      	movs	r1, #1
 80018fa:	54d1      	strb	r1, [r2, r3]
}
 80018fc:	bf00      	nop
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	bc80      	pop	{r7}
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	20000938 	.word	0x20000938
 800190c:	20000954 	.word	0x20000954

08001910 <Button_Add>:
 * @param handle handle of button to be registered
 * @retval return button ID (index of button in registred list), return -1 on failure
 * @note adjust MAX_BUTTONS accordingly
 */
int32_t Button_Add(Button_Struct_t *handle)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
    BUTTON_ASSERT(handle, "handle is NULL");
    BUTTON_ASSERT(Button_Count < MAX_BUTTONS, "MAX Button count reached");

    if (Button_Count < MAX_BUTTONS && handle != NULL)
 8001918:	4b18      	ldr	r3, [pc, #96]	; (800197c <Button_Add+0x6c>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b03      	cmp	r3, #3
 800191e:	d826      	bhi.n	800196e <Button_Add+0x5e>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d023      	beq.n	800196e <Button_Add+0x5e>
    {
        BUTTON_ASSERT(handle->Button_Read, "Button_Read not defined");

        /* call init function if defined */
        if (handle->Button_Init != NULL)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d002      	beq.n	8001934 <Button_Add+0x24>
        {
            handle->Button_Init();
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	4798      	blx	r3
        }
        handle->Button_Event = Button_Idle;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
        handle->Button_Clicked_Count = 0;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	731a      	strb	r2, [r3, #12]
        handle->Button_Pressed_Ticks = 0;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2200      	movs	r2, #0
 8001944:	605a      	str	r2, [r3, #4]
        handle->Button_Released_Ticks = 0;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]

        Button_List[Button_Count] = handle;
 800194c:	4b0b      	ldr	r3, [pc, #44]	; (800197c <Button_Add+0x6c>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	4619      	mov	r1, r3
 8001952:	4a0b      	ldr	r2, [pc, #44]	; (8001980 <Button_Add+0x70>)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

        Button_Count++;
 800195a:	4b08      	ldr	r3, [pc, #32]	; (800197c <Button_Add+0x6c>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	3301      	adds	r3, #1
 8001960:	b2da      	uxtb	r2, r3
 8001962:	4b06      	ldr	r3, [pc, #24]	; (800197c <Button_Add+0x6c>)
 8001964:	701a      	strb	r2, [r3, #0]

        /** return button ID (index of button in registred list) */
        return Button_Count - 1;
 8001966:	4b05      	ldr	r3, [pc, #20]	; (800197c <Button_Add+0x6c>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	3b01      	subs	r3, #1
 800196c:	e001      	b.n	8001972 <Button_Add+0x62>
    }
    /** return error */
    return -1;
 800196e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20000084 	.word	0x20000084
 8001980:	20000074 	.word	0x20000074

08001984 <Button_Loop>:
 * @brief frequently called in main loop or timer ISR. should be called at least every 20ms?
 * @param none
 * @retval none
 */
void Button_Loop(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
    static uint32_t Button_Scan_Time_Stamp = 0;

    /** execute this loop on every BUTTON_SCAN_TICK */
    if (Button_Get_Tick() - Button_Scan_Time_Stamp > BUTTON_SCAN_TICK)
 800198a:	f002 f801 	bl	8003990 <Button_Get_Tick>
 800198e:	4602      	mov	r2, r0
 8001990:	4b53      	ldr	r3, [pc, #332]	; (8001ae0 <Button_Loop+0x15c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b0a      	cmp	r3, #10
 8001998:	f240 809d 	bls.w	8001ad6 <Button_Loop+0x152>
    {
        Button_Struct_t *handle = NULL;
 800199c:	2300      	movs	r3, #0
 800199e:	603b      	str	r3, [r7, #0]
        Button_Scan_Time_Stamp = Button_Get_Tick();
 80019a0:	f001 fff6 	bl	8003990 <Button_Get_Tick>
 80019a4:	4603      	mov	r3, r0
 80019a6:	4a4e      	ldr	r2, [pc, #312]	; (8001ae0 <Button_Loop+0x15c>)
 80019a8:	6013      	str	r3, [r2, #0]

        for (uint8_t Index = 0; Index < Button_Count; Index++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	71fb      	strb	r3, [r7, #7]
 80019ae:	e08c      	b.n	8001aca <Button_Loop+0x146>
        {
            /** grab button handle from list */
            handle = Button_List[Index];
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	4a4c      	ldr	r2, [pc, #304]	; (8001ae4 <Button_Loop+0x160>)
 80019b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019b8:	603b      	str	r3, [r7, #0]

            BUTTON_ASSERT(handle, "NULL found in list");

            if (handle != NULL)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	f000 8081 	beq.w	8001ac4 <Button_Loop+0x140>
            {
                /** button pressed detected */
                if (handle->Button_Read != NULL && handle->Button_Read())
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	695b      	ldr	r3, [r3, #20]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d038      	beq.n	8001a3c <Button_Loop+0xb8>
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	695b      	ldr	r3, [r3, #20]
 80019ce:	4798      	blx	r3
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d032      	beq.n	8001a3c <Button_Loop+0xb8>
                {
                    handle->Button_Pressed_Ticks++;
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	1c5a      	adds	r2, r3, #1
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	605a      	str	r2, [r3, #4]

                    if (handle->Button_Pressed_Ticks < BUTTON_LONG_PRESSED_TICK)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	2b63      	cmp	r3, #99	; 0x63
 80019e6:	d80e      	bhi.n	8001a06 <Button_Loop+0x82>
                    {
                        /** button repressed detected */
                        if (handle->Button_Released_Ticks < BUTTON_REPRESSED_TICK)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	2b06      	cmp	r3, #6
 80019ee:	d803      	bhi.n	80019f8 <Button_Loop+0x74>
                        {
                            handle->Button_Event = Button_Repressed;
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	2202      	movs	r2, #2
 80019f4:	701a      	strb	r2, [r3, #0]
 80019f6:	e002      	b.n	80019fe <Button_Loop+0x7a>
                        }
                        else
                        {
                            handle->Button_Event = Button_Pressed;
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	2201      	movs	r2, #1
 80019fc:	701a      	strb	r2, [r3, #0]
                        }
                        handle->Button_Released_Ticks = 0;
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	2200      	movs	r2, #0
 8001a02:	609a      	str	r2, [r3, #8]
                    if (handle->Button_Pressed_Ticks < BUTTON_LONG_PRESSED_TICK)
 8001a04:	e05d      	b.n	8001ac2 <Button_Loop+0x13e>
                    }
                    else if (handle->Button_Event != Button_Long_Pressed)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	2b03      	cmp	r3, #3
 8001a0c:	d059      	beq.n	8001ac2 <Button_Loop+0x13e>
                    {
                        /** button long pressed detected */
                        handle->Button_Event = Button_Long_Pressed;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	2203      	movs	r2, #3
 8001a12:	701a      	strb	r2, [r3, #0]
                        /** 0xFF for long press */
                        handle->Button_Clicked_Count = 0xFF;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	22ff      	movs	r2, #255	; 0xff
 8001a18:	731a      	strb	r2, [r3, #12]
                        handle->Button_Count_Captured = 0xFF;
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	22ff      	movs	r2, #255	; 0xff
 8001a1e:	735a      	strb	r2, [r3, #13]
                        /** if button callback is defined, call it*/
                        if (handle->Callback != NULL)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d005      	beq.n	8001a34 <Button_Loop+0xb0>
                        {
                            handle->Callback(handle->Button_Clicked_Count);
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	7b12      	ldrb	r2, [r2, #12]
 8001a30:	4610      	mov	r0, r2
 8001a32:	4798      	blx	r3
                        }
                        handle->Button_Clicked_Count = 0;
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	2200      	movs	r2, #0
 8001a38:	731a      	strb	r2, [r3, #12]
                    if (handle->Button_Pressed_Ticks < BUTTON_LONG_PRESSED_TICK)
 8001a3a:	e042      	b.n	8001ac2 <Button_Loop+0x13e>
                    }
                }
                else
                {
                    /** button released detected */
                    handle->Button_Released_Ticks++;
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	1c5a      	adds	r2, r3, #1
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	609a      	str	r2, [r3, #8]

                    /** if button was pressed for BUTTON_DEBOUNCE_TICK */
                    if (handle->Button_Pressed_Ticks > BUTTON_DEBOUNCE_TICK)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b05      	cmp	r3, #5
 8001a4c:	d91c      	bls.n	8001a88 <Button_Loop+0x104>
                    {
                        handle->Button_Pressed_Ticks = 0;
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	2200      	movs	r2, #0
 8001a52:	605a      	str	r2, [r3, #4]

                        if (handle->Button_Event == Button_Repressed)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d106      	bne.n	8001a6a <Button_Loop+0xe6>
                        {
                            handle->Button_Clicked_Count++;
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	7b1b      	ldrb	r3, [r3, #12]
 8001a60:	3301      	adds	r3, #1
 8001a62:	b2da      	uxtb	r2, r3
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	731a      	strb	r2, [r3, #12]
 8001a68:	e00e      	b.n	8001a88 <Button_Loop+0x104>
                        }
                        else if (handle->Button_Event == Button_Pressed)
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d103      	bne.n	8001a7a <Button_Loop+0xf6>
                        {
                            handle->Button_Clicked_Count = 1;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	2201      	movs	r2, #1
 8001a76:	731a      	strb	r2, [r3, #12]
 8001a78:	e006      	b.n	8001a88 <Button_Loop+0x104>
                        }
                        else if (handle->Button_Event == Button_Long_Pressed)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b03      	cmp	r3, #3
 8001a80:	d102      	bne.n	8001a88 <Button_Loop+0x104>
                        {
                            handle->Button_Event = Button_Idle;
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	2200      	movs	r2, #0
 8001a86:	701a      	strb	r2, [r3, #0]
                        }
                    }

                    /** if button released for BUTTON_CLICKED_TICK */
                    if (handle->Button_Released_Ticks > BUTTON_CLICKED_TICK)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	2b0f      	cmp	r3, #15
 8001a8e:	d919      	bls.n	8001ac4 <Button_Loop+0x140>
                    {
                        if (handle->Button_Event != Button_Idle)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d015      	beq.n	8001ac4 <Button_Loop+0x140>
                        {
                            handle->Button_Event = Button_Idle;
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
                            /** capture the button click so we can read it manually if we want */
                            handle->Button_Count_Captured = handle->Button_Clicked_Count;
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	7b1a      	ldrb	r2, [r3, #12]
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	735a      	strb	r2, [r3, #13]
                            /** if button callback is defined, call it */
                            if (handle->Callback != NULL)
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	699b      	ldr	r3, [r3, #24]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d005      	beq.n	8001aba <Button_Loop+0x136>
                            {
                                handle->Callback(handle->Button_Clicked_Count);
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	7b12      	ldrb	r2, [r2, #12]
 8001ab6:	4610      	mov	r0, r2
 8001ab8:	4798      	blx	r3
                            }
                            /** reest click count after callback and start the scan again */
                            handle->Button_Clicked_Count = 0;
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	2200      	movs	r2, #0
 8001abe:	731a      	strb	r2, [r3, #12]
 8001ac0:	e000      	b.n	8001ac4 <Button_Loop+0x140>
                    if (handle->Button_Pressed_Ticks < BUTTON_LONG_PRESSED_TICK)
 8001ac2:	bf00      	nop
        for (uint8_t Index = 0; Index < Button_Count; Index++)
 8001ac4:	79fb      	ldrb	r3, [r7, #7]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	71fb      	strb	r3, [r7, #7]
 8001aca:	4b07      	ldr	r3, [pc, #28]	; (8001ae8 <Button_Loop+0x164>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	79fa      	ldrb	r2, [r7, #7]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	f4ff af6d 	bcc.w	80019b0 <Button_Loop+0x2c>
                    }
                }
            }
        }
    }
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000088 	.word	0x20000088
 8001ae4:	20000074 	.word	0x20000074
 8001ae8:	20000084 	.word	0x20000084

08001aec <Button_Get_Status>:
 * @brief return the current state of button
 * @param handle handle of button
 * @retval return Button_Event
 */
Button_Event_t Button_Get_Status(Button_Struct_t *handle)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
    BUTTON_ASSERT(handle, "handle is NULL");

    if (handle != NULL)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d002      	beq.n	8001b00 <Button_Get_Status+0x14>
    {
        return handle->Button_Event;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	e000      	b.n	8001b02 <Button_Get_Status+0x16>
    }
    /** error*/
    return 0;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bc80      	pop	{r7}
 8001b0a:	4770      	bx	lr

08001b0c <Button_Get_Clicked_Count>:
 * @brief return the clicked count of button
 * @param handle handle of button
 * @retval return clicked count
 */
uint8_t Button_Get_Clicked_Count(Button_Struct_t *handle)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
    BUTTON_ASSERT(handle, "handle is NULL");

    uint8_t count = 0;
 8001b14:	2300      	movs	r3, #0
 8001b16:	73fb      	strb	r3, [r7, #15]

    if (handle != NULL)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00d      	beq.n	8001b3a <Button_Get_Clicked_Count+0x2e>
    {
        if (handle->Button_Event == Button_Idle || handle->Button_Event == Button_Long_Pressed)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d003      	beq.n	8001b2e <Button_Get_Clicked_Count+0x22>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	2b03      	cmp	r3, #3
 8001b2c:	d105      	bne.n	8001b3a <Button_Get_Clicked_Count+0x2e>
        {
            count = handle->Button_Count_Captured;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	7b5b      	ldrb	r3, [r3, #13]
 8001b32:	73fb      	strb	r3, [r7, #15]
            handle->Button_Count_Captured = 0;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	735a      	strb	r2, [r3, #13]
        }
    }

    return count;
 8001b3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bc80      	pop	{r7}
 8001b44:	4770      	bx	lr
	...

08001b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b4e:	f005 f827 	bl	8006ba0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b52:	f000 f997 	bl	8001e84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b56:	f000 fb43 	bl	80021e0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001b5a:	f000 facf 	bl	80020fc <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001b5e:	f000 fa49 	bl	8001ff4 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001b62:	f000 faf5 	bl	8002150 <MX_USART3_UART_Init>
  MX_DMA_Init();
 8001b66:	f000 fb1d 	bl	80021a4 <MX_DMA_Init>
  MX_ADC1_Init();
 8001b6a:	f000 f9e7 	bl	8001f3c <MX_ADC1_Init>
  MX_TIM2_Init();
 8001b6e:	f000 fa77 	bl	8002060 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

//FLASH INIT
  	  W25qxx_Init();
 8001b72:	f004 fc99 	bl	80064a8 <W25qxx_Init>
	//W25qxx_EraseChip();
	//W25qxx_EraseBlock(0); // 65536 
	//W25qxx_EraseSector(0); // 4096 

//ADC INIT
  	HAL_ADCEx_Calibration_Start(&hadc1);
 8001b76:	48a6      	ldr	r0, [pc, #664]	; (8001e10 <main+0x2c8>)
 8001b78:	f005 fd52 	bl	8007620 <HAL_ADCEx_Calibration_Start>
  	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_source_value, ADC_CHANELS	); // DMA  ADC_CHANELS    
 8001b7c:	2203      	movs	r2, #3
 8001b7e:	49a5      	ldr	r1, [pc, #660]	; (8001e14 <main+0x2cc>)
 8001b80:	48a3      	ldr	r0, [pc, #652]	; (8001e10 <main+0x2c8>)
 8001b82:	f005 f997 	bl	8006eb4 <HAL_ADC_Start_DMA>


//DISPLAY INIT
	u8g2_Setup_st7565_nhd_c12864_f(&u8g2, U8G2_R2, u8x8_byte_4wire_hw_spi,
 8001b86:	4ba4      	ldr	r3, [pc, #656]	; (8001e18 <main+0x2d0>)
 8001b88:	4aa4      	ldr	r2, [pc, #656]	; (8001e1c <main+0x2d4>)
 8001b8a:	49a5      	ldr	r1, [pc, #660]	; (8001e20 <main+0x2d8>)
 8001b8c:	48a5      	ldr	r0, [pc, #660]	; (8001e24 <main+0x2dc>)
 8001b8e:	f003 f927 	bl	8004de0 <u8g2_Setup_st7565_nhd_c12864_f>
			u8g2_gpio_and_delay_stm32);
	u8g2_InitDisplay(&u8g2); 	 // send init sequence to the display, display is in sleep mode after this
 8001b92:	48a4      	ldr	r0, [pc, #656]	; (8001e24 <main+0x2dc>)
 8001b94:	f004 fac7 	bl	8006126 <u8x8_InitDisplay>
	u8g2_SetPowerSave(&u8g2, 0); // wake up display
 8001b98:	2100      	movs	r1, #0
 8001b9a:	48a2      	ldr	r0, [pc, #648]	; (8001e24 <main+0x2dc>)
 8001b9c:	f004 fad2 	bl	8006144 <u8x8_SetPowerSave>
	u8g2_SetContrast(&u8g2, 250);
 8001ba0:	21fa      	movs	r1, #250	; 0xfa
 8001ba2:	48a0      	ldr	r0, [pc, #640]	; (8001e24 <main+0x2dc>)
 8001ba4:	f004 fadf 	bl	8006166 <u8x8_SetContrast>
	u8g2_ClearDisplay(&u8g2);
 8001ba8:	489e      	ldr	r0, [pc, #632]	; (8001e24 <main+0x2dc>)
 8001baa:	f003 f8f3 	bl	8004d94 <u8g2_ClearDisplay>
	//u8g2_SetFont(&u8g2, u8g2_font_courB18_tr);
	u8g2_ClearBuffer(&u8g2);
 8001bae:	489d      	ldr	r0, [pc, #628]	; (8001e24 <main+0x2dc>)
 8001bb0:	f003 f815 	bl	8004bde <u8g2_ClearBuffer>
	W25qxx_ReadBytes(imageBuff, IMAGE_LOGO_3, 1024);
 8001bb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bb8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001bbc:	489a      	ldr	r0, [pc, #616]	; (8001e28 <main+0x2e0>)
 8001bbe:	f004 ff6f 	bl	8006aa0 <W25qxx_ReadBytes>
	u8g2_DrawXBM(&u8g2,33,5, 64, 55, imageBuff);
 8001bc2:	4b99      	ldr	r3, [pc, #612]	; (8001e28 <main+0x2e0>)
 8001bc4:	9301      	str	r3, [sp, #4]
 8001bc6:	2337      	movs	r3, #55	; 0x37
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	2340      	movs	r3, #64	; 0x40
 8001bcc:	2205      	movs	r2, #5
 8001bce:	2121      	movs	r1, #33	; 0x21
 8001bd0:	4894      	ldr	r0, [pc, #592]	; (8001e24 <main+0x2dc>)
 8001bd2:	f002 ff65 	bl	8004aa0 <u8g2_DrawXBM>
	u8g2_SendBuffer(&u8g2);
 8001bd6:	4893      	ldr	r0, [pc, #588]	; (8001e24 <main+0x2dc>)
 8001bd8:	f003 f874 	bl	8004cc4 <u8g2_SendBuffer>
	HAL_Delay(1000);
 8001bdc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001be0:	f005 f840 	bl	8006c64 <HAL_Delay>
	display_height = u8g2_GetDisplayHeight(&u8g2);
 8001be4:	4b8f      	ldr	r3, [pc, #572]	; (8001e24 <main+0x2dc>)
 8001be6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	4b8f      	ldr	r3, [pc, #572]	; (8001e2c <main+0x2e4>)
 8001bee:	701a      	strb	r2, [r3, #0]
	display_width = u8g2_GetDisplayWidth(&u8g2);
 8001bf0:	4b8c      	ldr	r3, [pc, #560]	; (8001e24 <main+0x2dc>)
 8001bf2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	4b8d      	ldr	r3, [pc, #564]	; (8001e30 <main+0x2e8>)
 8001bfa:	701a      	strb	r2, [r3, #0]
	display_num_lines = display_height / (LCD_FONT_HIGHT + LCD_LINE_SPACER);
 8001bfc:	4b8b      	ldr	r3, [pc, #556]	; (8001e2c <main+0x2e4>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	4a8c      	ldr	r2, [pc, #560]	; (8001e34 <main+0x2ec>)
 8001c02:	fba2 2303 	umull	r2, r3, r2, r3
 8001c06:	08db      	lsrs	r3, r3, #3
 8001c08:	b2da      	uxtb	r2, r3
 8001c0a:	4b8b      	ldr	r3, [pc, #556]	; (8001e38 <main+0x2f0>)
 8001c0c:	701a      	strb	r2, [r3, #0]

//BUTTONS INIT
	Button_A.Button_Init = NULL; //  
 8001c0e:	4b8b      	ldr	r3, [pc, #556]	; (8001e3c <main+0x2f4>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	611a      	str	r2, [r3, #16]
	Button_A.Button_Read = Button_A_Read;
 8001c14:	4b89      	ldr	r3, [pc, #548]	; (8001e3c <main+0x2f4>)
 8001c16:	4a8a      	ldr	r2, [pc, #552]	; (8001e40 <main+0x2f8>)
 8001c18:	615a      	str	r2, [r3, #20]
	Button_A.Callback = NULL; //    NULL; /** without callback */
 8001c1a:	4b88      	ldr	r3, [pc, #544]	; (8001e3c <main+0x2f4>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	619a      	str	r2, [r3, #24]
	Button_Add(&Button_A);
 8001c20:	4886      	ldr	r0, [pc, #536]	; (8001e3c <main+0x2f4>)
 8001c22:	f7ff fe75 	bl	8001910 <Button_Add>

	Button_B.Button_Init = NULL;
 8001c26:	4b87      	ldr	r3, [pc, #540]	; (8001e44 <main+0x2fc>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
	Button_B.Button_Read = Button_B_Read;
 8001c2c:	4b85      	ldr	r3, [pc, #532]	; (8001e44 <main+0x2fc>)
 8001c2e:	4a86      	ldr	r2, [pc, #536]	; (8001e48 <main+0x300>)
 8001c30:	615a      	str	r2, [r3, #20]
	Button_B.Callback = NULL; //    NULL; /** without callback */
 8001c32:	4b84      	ldr	r3, [pc, #528]	; (8001e44 <main+0x2fc>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	619a      	str	r2, [r3, #24]
	Button_Add(&Button_B);
 8001c38:	4882      	ldr	r0, [pc, #520]	; (8001e44 <main+0x2fc>)
 8001c3a:	f7ff fe69 	bl	8001910 <Button_Add>

	Button_C.Button_Init = NULL;
 8001c3e:	4b83      	ldr	r3, [pc, #524]	; (8001e4c <main+0x304>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	611a      	str	r2, [r3, #16]
	Button_C.Button_Read = Button_C_Read;
 8001c44:	4b81      	ldr	r3, [pc, #516]	; (8001e4c <main+0x304>)
 8001c46:	4a82      	ldr	r2, [pc, #520]	; (8001e50 <main+0x308>)
 8001c48:	615a      	str	r2, [r3, #20]
	Button_C.Callback = NULL; //    NULL; /** without callback */
 8001c4a:	4b80      	ldr	r3, [pc, #512]	; (8001e4c <main+0x304>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	619a      	str	r2, [r3, #24]
	Button_Add(&Button_C);
 8001c50:	487e      	ldr	r0, [pc, #504]	; (8001e4c <main+0x304>)
 8001c52:	f7ff fe5d 	bl	8001910 <Button_Add>

	Button_D.Button_Init = NULL;
 8001c56:	4b7f      	ldr	r3, [pc, #508]	; (8001e54 <main+0x30c>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
	Button_D.Button_Read = Button_D_Read;
 8001c5c:	4b7d      	ldr	r3, [pc, #500]	; (8001e54 <main+0x30c>)
 8001c5e:	4a7e      	ldr	r2, [pc, #504]	; (8001e58 <main+0x310>)
 8001c60:	615a      	str	r2, [r3, #20]
	Button_D.Callback = NULL; //    NULL; /** without callback */
 8001c62:	4b7c      	ldr	r3, [pc, #496]	; (8001e54 <main+0x30c>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	619a      	str	r2, [r3, #24]
	Button_Add(&Button_D);
 8001c68:	487a      	ldr	r0, [pc, #488]	; (8001e54 <main+0x30c>)
 8001c6a:	f7ff fe51 	bl	8001910 <Button_Add>

//READ SETPOINTS FROM FLASH W25Q
	W25qxx_ReadBytes(SetpointsUnion.SetpointsArray, SETPOINTS_FLASH_SECTOR*FLASH_SECTOR_SIZE, MENU_SETPOINTS_NUM_ITEMS);
 8001c6e:	2219      	movs	r2, #25
 8001c70:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 8001c74:	4879      	ldr	r0, [pc, #484]	; (8001e5c <main+0x314>)
 8001c76:	f004 ff13 	bl	8006aa0 <W25qxx_ReadBytes>

//ONE WIRE
	get_ROMid();
 8001c7a:	f7ff fc91 	bl	80015a0 <get_ROMid>
	InitGTimers();
 8001c7e:	f7ff fded 	bl	800185c <InitGTimers>
	StartGTimer(TIMER_CONV_U_OFF);
 8001c82:	2001      	movs	r0, #1
 8001c84:	f7ff fe2c 	bl	80018e0 <StartGTimer>
	StartGTimer(TIMER_PRX_SENS_FEEDBACK);
 8001c88:	2006      	movs	r0, #6
 8001c8a:	f7ff fe29 	bl	80018e0 <StartGTimer>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //blink
	  if((HAL_GetTick() - time_b) > BLINK_INTERVAL) //  500
 8001c8e:	f004 ffdf 	bl	8006c50 <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	4b72      	ldr	r3, [pc, #456]	; (8001e60 <main+0x318>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c9e:	d915      	bls.n	8001ccc <main+0x184>
	   {
		  flag_blink = !flag_blink;
 8001ca0:	4b70      	ldr	r3, [pc, #448]	; (8001e64 <main+0x31c>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	bf14      	ite	ne
 8001ca8:	2301      	movne	r3, #1
 8001caa:	2300      	moveq	r3, #0
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	f083 0301 	eor.w	r3, r3, #1
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	4b6a      	ldr	r3, [pc, #424]	; (8001e64 <main+0x31c>)
 8001cbc:	701a      	strb	r2, [r3, #0]
		  time_b = HAL_GetTick();
 8001cbe:	f004 ffc7 	bl	8006c50 <HAL_GetTick>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	4a66      	ldr	r2, [pc, #408]	; (8001e60 <main+0x318>)
 8001cc6:	6013      	str	r3, [r2, #0]
		  get_Temperature();
 8001cc8:	f7ff fcfc 	bl	80016c4 <get_Temperature>
	   }

	  main_data.inside_temperature = Temp[0];
 8001ccc:	4b66      	ldr	r3, [pc, #408]	; (8001e68 <main+0x320>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a66      	ldr	r2, [pc, #408]	; (8001e6c <main+0x324>)
 8001cd2:	6053      	str	r3, [r2, #4]
	  main_data.outside_temperature = Temp[1];
 8001cd4:	4b64      	ldr	r3, [pc, #400]	; (8001e68 <main+0x320>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	4a64      	ldr	r2, [pc, #400]	; (8001e6c <main+0x324>)
 8001cda:	6013      	str	r3, [r2, #0]

	  fnMenuProcess();
 8001cdc:	f001 fb60 	bl	80033a0 <fnMenuProcess>

	  btn_state = fnGetPressKey();//  
 8001ce0:	f001 fd8c 	bl	80037fc <fnGetPressKey>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	4b61      	ldr	r3, [pc, #388]	; (8001e70 <main+0x328>)
 8001cea:	801a      	strh	r2, [r3, #0]

	  ProcessTimers(&sys_timer);
 8001cec:	4861      	ldr	r0, [pc, #388]	; (8001e74 <main+0x32c>)
 8001cee:	f7ff fd77 	bl	80017e0 <ProcessTimers>

	  main_data.door_switch_state = true;
 8001cf2:	4b5e      	ldr	r3, [pc, #376]	; (8001e6c <main+0x324>)
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	769a      	strb	r2, [r3, #26]


	  fnPumpControl(&main_data, &SetpointsUnion.setpoints_data);
 8001cf8:	4958      	ldr	r1, [pc, #352]	; (8001e5c <main+0x314>)
 8001cfa:	485c      	ldr	r0, [pc, #368]	; (8001e6c <main+0x324>)
 8001cfc:	f001 ff48 	bl	8003b90 <fnPumpControl>
	  fnWaterLevelControl(&main_data, &SetpointsUnion.setpoints_data);
 8001d00:	4956      	ldr	r1, [pc, #344]	; (8001e5c <main+0x314>)
 8001d02:	485a      	ldr	r0, [pc, #360]	; (8001e6c <main+0x324>)
 8001d04:	f002 f805 	bl	8003d12 <fnWaterLevelControl>
	  fnConverterControl(&main_data, &SetpointsUnion.setpoints_data);
 8001d08:	4954      	ldr	r1, [pc, #336]	; (8001e5c <main+0x314>)
 8001d0a:	4858      	ldr	r0, [pc, #352]	; (8001e6c <main+0x324>)
 8001d0c:	f002 f81e 	bl	8003d4c <fnConverterControl>
	  fnFridgeControl(&main_data, &SetpointsUnion.setpoints_data);
 8001d10:	4952      	ldr	r1, [pc, #328]	; (8001e5c <main+0x314>)
 8001d12:	4856      	ldr	r0, [pc, #344]	; (8001e6c <main+0x324>)
 8001d14:	f002 f8b8 	bl	8003e88 <fnFridgeControl>

	  if (GetGTimer(TIMER_CONV_U_OFF) >= 10000) {
 8001d18:	2001      	movs	r0, #1
 8001d1a:	f7ff fdb9 	bl	8001890 <GetGTimer>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	f242 720f 	movw	r2, #9999	; 0x270f
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d911      	bls.n	8001d4c <main+0x204>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001d28:	2102      	movs	r1, #2
 8001d2a:	4853      	ldr	r0, [pc, #332]	; (8001e78 <main+0x330>)
 8001d2c:	f006 fa8d 	bl	800824a <HAL_GPIO_TogglePin>
		  StartGTimer(TIMER_CONV_U_OFF);
 8001d30:	2001      	movs	r0, #1
 8001d32:	f7ff fdd5 	bl	80018e0 <StartGTimer>
		  main_data.proximity_sensor_state = 1-main_data.proximity_sensor_state;
 8001d36:	4b4d      	ldr	r3, [pc, #308]	; (8001e6c <main+0x324>)
 8001d38:	7edb      	ldrb	r3, [r3, #27]
 8001d3a:	f1c3 0301 	rsb	r3, r3, #1
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	bf14      	ite	ne
 8001d42:	2301      	movne	r3, #1
 8001d44:	2300      	moveq	r3, #0
 8001d46:	b2da      	uxtb	r2, r3
 8001d48:	4b48      	ldr	r3, [pc, #288]	; (8001e6c <main+0x324>)
 8001d4a:	76da      	strb	r2, [r3, #27]
	  }

//---------------------------------------------------------------------------------------
	  if (flag_adc_complet == true) //     DMA 
 8001d4c:	4b4b      	ldr	r3, [pc, #300]	; (8001e7c <main+0x334>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d09b      	beq.n	8001c8e <main+0x146>
	  		{
	  			flag_adc_complet = false;
 8001d56:	4b49      	ldr	r3, [pc, #292]	; (8001e7c <main+0x334>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	701a      	strb	r2, [r3, #0]
	  			main_data.battery_voltage = fnEmaFilterBatVolt(adc_source_value[0]) * ADC_REFERENCE; 		//    
 8001d5c:	4b2d      	ldr	r3, [pc, #180]	; (8001e14 <main+0x2cc>)
 8001d5e:	881b      	ldrh	r3, [r3, #0]
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	4618      	mov	r0, r3
 8001d64:	f001 fe78 	bl	8003a58 <fnEmaFilterBatVolt>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe fc76 	bl	800065c <__aeabi_i2d>
 8001d70:	a325      	add	r3, pc, #148	; (adr r3, 8001e08 <main+0x2c0>)
 8001d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d76:	f7fe f9f5 	bl	8000164 <__aeabi_dmul>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4610      	mov	r0, r2
 8001d80:	4619      	mov	r1, r3
 8001d82:	f7fe fd5d 	bl	8000840 <__aeabi_d2f>
 8001d86:	4603      	mov	r3, r0
 8001d88:	4a38      	ldr	r2, [pc, #224]	; (8001e6c <main+0x324>)
 8001d8a:	6113      	str	r3, [r2, #16]
	  			main_data.sensors_supply_voltage = (fnEmaFilterSensVolt(adc_source_value[1]) * ADC_REFERENCE);
 8001d8c:	4b21      	ldr	r3, [pc, #132]	; (8001e14 <main+0x2cc>)
 8001d8e:	885b      	ldrh	r3, [r3, #2]
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	4618      	mov	r0, r3
 8001d94:	f001 fe94 	bl	8003ac0 <fnEmaFilterSensVolt>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7fe fc5e 	bl	800065c <__aeabi_i2d>
 8001da0:	a319      	add	r3, pc, #100	; (adr r3, 8001e08 <main+0x2c0>)
 8001da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da6:	f7fe f9dd 	bl	8000164 <__aeabi_dmul>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4610      	mov	r0, r2
 8001db0:	4619      	mov	r1, r3
 8001db2:	f7fe fd45 	bl	8000840 <__aeabi_d2f>
 8001db6:	4603      	mov	r3, r0
 8001db8:	4a2c      	ldr	r2, [pc, #176]	; (8001e6c <main+0x324>)
 8001dba:	6153      	str	r3, [r2, #20]
	  			main_data.water_level_liter = (fnEmaFilterResSens(adc_source_value[2]) / ADC_RES_SENS_DIVIDER);
 8001dbc:	4b15      	ldr	r3, [pc, #84]	; (8001e14 <main+0x2cc>)
 8001dbe:	889b      	ldrh	r3, [r3, #4]
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f001 feb0 	bl	8003b28 <fnEmaFilterResSens>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	461a      	mov	r2, r3
 8001dcc:	4b2c      	ldr	r3, [pc, #176]	; (8001e80 <main+0x338>)
 8001dce:	fba3 2302 	umull	r2, r3, r3, r2
 8001dd2:	095b      	lsrs	r3, r3, #5
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	b2da      	uxtb	r2, r3
 8001dd8:	4b24      	ldr	r3, [pc, #144]	; (8001e6c <main+0x324>)
 8001dda:	761a      	strb	r2, [r3, #24]

	  			for (uint8_t i = 0; i < ADC_CHANELS; i++) {	//      
 8001ddc:	2300      	movs	r3, #0
 8001dde:	71fb      	strb	r3, [r7, #7]
 8001de0:	e007      	b.n	8001df2 <main+0x2aa>
	  				adc_source_value[i] = 0;
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	4a0b      	ldr	r2, [pc, #44]	; (8001e14 <main+0x2cc>)
 8001de6:	2100      	movs	r1, #0
 8001de8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  			for (uint8_t i = 0; i < ADC_CHANELS; i++) {	//      
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	3301      	adds	r3, #1
 8001df0:	71fb      	strb	r3, [r7, #7]
 8001df2:	79fb      	ldrb	r3, [r7, #7]
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d9f4      	bls.n	8001de2 <main+0x29a>
	  			}

	  			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &adc_source_value, ADC_CHANELS); //  DMA
 8001df8:	2203      	movs	r2, #3
 8001dfa:	4906      	ldr	r1, [pc, #24]	; (8001e14 <main+0x2cc>)
 8001dfc:	4804      	ldr	r0, [pc, #16]	; (8001e10 <main+0x2c8>)
 8001dfe:	f005 f859 	bl	8006eb4 <HAL_ADC_Start_DMA>
	  if((HAL_GetTick() - time_b) > BLINK_INTERVAL) //  500
 8001e02:	e744      	b.n	8001c8e <main+0x146>
 8001e04:	f3af 8000 	nop.w
 8001e08:	eb1c432d 	.word	0xeb1c432d
 8001e0c:	3f4a36e2 	.word	0x3f4a36e2
 8001e10:	20000b78 	.word	0x20000b78
 8001e14:	20000098 	.word	0x20000098
 8001e18:	08002415 	.word	0x08002415
 8001e1c:	08002529 	.word	0x08002529
 8001e20:	0800b76c 	.word	0x0800b76c
 8001e24:	20000a4c 	.word	0x20000a4c
 8001e28:	200000a8 	.word	0x200000a8
 8001e2c:	2000095d 	.word	0x2000095d
 8001e30:	20000c34 	.word	0x20000c34
 8001e34:	aaaaaaab 	.word	0xaaaaaaab
 8001e38:	2000095c 	.word	0x2000095c
 8001e3c:	20000a30 	.word	0x20000a30
 8001e40:	080039a1 	.word	0x080039a1
 8001e44:	20000a14 	.word	0x20000a14
 8001e48:	080039c1 	.word	0x080039c1
 8001e4c:	200009f8 	.word	0x200009f8
 8001e50:	080039e5 	.word	0x080039e5
 8001e54:	200009dc 	.word	0x200009dc
 8001e58:	08003a05 	.word	0x08003a05
 8001e5c:	20000b5c 	.word	0x20000b5c
 8001e60:	200000a0 	.word	0x200000a0
 8001e64:	200000a4 	.word	0x200000a4
 8001e68:	20000920 	.word	0x20000920
 8001e6c:	200009b8 	.word	0x200009b8
 8001e70:	20000090 	.word	0x20000090
 8001e74:	200004ac 	.word	0x200004ac
 8001e78:	40010800 	.word	0x40010800
 8001e7c:	2000009e 	.word	0x2000009e
 8001e80:	51eb851f 	.word	0x51eb851f

08001e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b094      	sub	sp, #80	; 0x50
 8001e88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e8e:	2228      	movs	r2, #40	; 0x28
 8001e90:	2100      	movs	r1, #0
 8001e92:	4618      	mov	r0, r3
 8001e94:	f008 fbd0 	bl	800a638 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
 8001ea6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ea8:	1d3b      	adds	r3, r7, #4
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	605a      	str	r2, [r3, #4]
 8001eb0:	609a      	str	r2, [r3, #8]
 8001eb2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001eb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001eca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ece:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ed0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001ed4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ed6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eda:	4618      	mov	r0, r3
 8001edc:	f006 f9ce 	bl	800827c <HAL_RCC_OscConfig>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001ee6:	f002 f86d 	bl	8003fc4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001eea:	230f      	movs	r3, #15
 8001eec:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ef6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001efa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001efc:	2300      	movs	r3, #0
 8001efe:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	2102      	movs	r1, #2
 8001f06:	4618      	mov	r0, r3
 8001f08:	f006 fc38 	bl	800877c <HAL_RCC_ClockConfig>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001f12:	f002 f857 	bl	8003fc4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001f16:	2302      	movs	r3, #2
 8001f18:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001f1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f1e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f20:	1d3b      	adds	r3, r7, #4
 8001f22:	4618      	mov	r0, r3
 8001f24:	f006 fdc4 	bl	8008ab0 <HAL_RCCEx_PeriphCLKConfig>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001f2e:	f002 f849 	bl	8003fc4 <Error_Handler>
  }
}
 8001f32:	bf00      	nop
 8001f34:	3750      	adds	r7, #80	; 0x50
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
	...

08001f3c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f42:	1d3b      	adds	r3, r7, #4
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	605a      	str	r2, [r3, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001f4c:	4b27      	ldr	r3, [pc, #156]	; (8001fec <MX_ADC1_Init+0xb0>)
 8001f4e:	4a28      	ldr	r2, [pc, #160]	; (8001ff0 <MX_ADC1_Init+0xb4>)
 8001f50:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001f52:	4b26      	ldr	r3, [pc, #152]	; (8001fec <MX_ADC1_Init+0xb0>)
 8001f54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f58:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001f5a:	4b24      	ldr	r3, [pc, #144]	; (8001fec <MX_ADC1_Init+0xb0>)
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f60:	4b22      	ldr	r3, [pc, #136]	; (8001fec <MX_ADC1_Init+0xb0>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f66:	4b21      	ldr	r3, [pc, #132]	; (8001fec <MX_ADC1_Init+0xb0>)
 8001f68:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001f6c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f6e:	4b1f      	ldr	r3, [pc, #124]	; (8001fec <MX_ADC1_Init+0xb0>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 3;
 8001f74:	4b1d      	ldr	r3, [pc, #116]	; (8001fec <MX_ADC1_Init+0xb0>)
 8001f76:	2203      	movs	r2, #3
 8001f78:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f7a:	481c      	ldr	r0, [pc, #112]	; (8001fec <MX_ADC1_Init+0xb0>)
 8001f7c:	f004 fe96 	bl	8006cac <HAL_ADC_Init>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001f86:	f002 f81d 	bl	8003fc4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001f92:	2305      	movs	r3, #5
 8001f94:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f96:	1d3b      	adds	r3, r7, #4
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4814      	ldr	r0, [pc, #80]	; (8001fec <MX_ADC1_Init+0xb0>)
 8001f9c:	f005 f946 	bl	800722c <HAL_ADC_ConfigChannel>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001fa6:	f002 f80d 	bl	8003fc4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001faa:	2309      	movs	r3, #9
 8001fac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fb2:	1d3b      	adds	r3, r7, #4
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	480d      	ldr	r0, [pc, #52]	; (8001fec <MX_ADC1_Init+0xb0>)
 8001fb8:	f005 f938 	bl	800722c <HAL_ADC_ConfigChannel>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001fc2:	f001 ffff 	bl	8003fc4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fce:	1d3b      	adds	r3, r7, #4
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4806      	ldr	r0, [pc, #24]	; (8001fec <MX_ADC1_Init+0xb0>)
 8001fd4:	f005 f92a 	bl	800722c <HAL_ADC_ConfigChannel>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001fde:	f001 fff1 	bl	8003fc4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001fe2:	bf00      	nop
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20000b78 	.word	0x20000b78
 8001ff0:	40012400 	.word	0x40012400

08001ff4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ff8:	4b17      	ldr	r3, [pc, #92]	; (8002058 <MX_SPI1_Init+0x64>)
 8001ffa:	4a18      	ldr	r2, [pc, #96]	; (800205c <MX_SPI1_Init+0x68>)
 8001ffc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ffe:	4b16      	ldr	r3, [pc, #88]	; (8002058 <MX_SPI1_Init+0x64>)
 8002000:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002004:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002006:	4b14      	ldr	r3, [pc, #80]	; (8002058 <MX_SPI1_Init+0x64>)
 8002008:	2200      	movs	r2, #0
 800200a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800200c:	4b12      	ldr	r3, [pc, #72]	; (8002058 <MX_SPI1_Init+0x64>)
 800200e:	2200      	movs	r2, #0
 8002010:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002012:	4b11      	ldr	r3, [pc, #68]	; (8002058 <MX_SPI1_Init+0x64>)
 8002014:	2200      	movs	r2, #0
 8002016:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002018:	4b0f      	ldr	r3, [pc, #60]	; (8002058 <MX_SPI1_Init+0x64>)
 800201a:	2200      	movs	r2, #0
 800201c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800201e:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <MX_SPI1_Init+0x64>)
 8002020:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002024:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002026:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <MX_SPI1_Init+0x64>)
 8002028:	2218      	movs	r2, #24
 800202a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800202c:	4b0a      	ldr	r3, [pc, #40]	; (8002058 <MX_SPI1_Init+0x64>)
 800202e:	2200      	movs	r2, #0
 8002030:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002032:	4b09      	ldr	r3, [pc, #36]	; (8002058 <MX_SPI1_Init+0x64>)
 8002034:	2200      	movs	r2, #0
 8002036:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002038:	4b07      	ldr	r3, [pc, #28]	; (8002058 <MX_SPI1_Init+0x64>)
 800203a:	2200      	movs	r2, #0
 800203c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800203e:	4b06      	ldr	r3, [pc, #24]	; (8002058 <MX_SPI1_Init+0x64>)
 8002040:	220a      	movs	r2, #10
 8002042:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002044:	4804      	ldr	r0, [pc, #16]	; (8002058 <MX_SPI1_Init+0x64>)
 8002046:	f006 fead 	bl	8008da4 <HAL_SPI_Init>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002050:	f001 ffb8 	bl	8003fc4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002054:	bf00      	nop
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20000960 	.word	0x20000960
 800205c:	40013000 	.word	0x40013000

08002060 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002066:	f107 0308 	add.w	r3, r7, #8
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	605a      	str	r2, [r3, #4]
 8002070:	609a      	str	r2, [r3, #8]
 8002072:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002074:	463b      	mov	r3, r7
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]
 800207a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800207c:	4b1e      	ldr	r3, [pc, #120]	; (80020f8 <MX_TIM2_Init+0x98>)
 800207e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002082:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200;
 8002084:	4b1c      	ldr	r3, [pc, #112]	; (80020f8 <MX_TIM2_Init+0x98>)
 8002086:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 800208a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800208c:	4b1a      	ldr	r3, [pc, #104]	; (80020f8 <MX_TIM2_Init+0x98>)
 800208e:	2200      	movs	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 60000;
 8002092:	4b19      	ldr	r3, [pc, #100]	; (80020f8 <MX_TIM2_Init+0x98>)
 8002094:	f64e 2260 	movw	r2, #60000	; 0xea60
 8002098:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800209a:	4b17      	ldr	r3, [pc, #92]	; (80020f8 <MX_TIM2_Init+0x98>)
 800209c:	2200      	movs	r2, #0
 800209e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020a0:	4b15      	ldr	r3, [pc, #84]	; (80020f8 <MX_TIM2_Init+0x98>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020a6:	4814      	ldr	r0, [pc, #80]	; (80020f8 <MX_TIM2_Init+0x98>)
 80020a8:	f007 fbe8 	bl	800987c <HAL_TIM_Base_Init>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80020b2:	f001 ff87 	bl	8003fc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020bc:	f107 0308 	add.w	r3, r7, #8
 80020c0:	4619      	mov	r1, r3
 80020c2:	480d      	ldr	r0, [pc, #52]	; (80020f8 <MX_TIM2_Init+0x98>)
 80020c4:	f007 fc29 	bl	800991a <HAL_TIM_ConfigClockSource>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80020ce:	f001 ff79 	bl	8003fc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020d2:	2300      	movs	r3, #0
 80020d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020da:	463b      	mov	r3, r7
 80020dc:	4619      	mov	r1, r3
 80020de:	4806      	ldr	r0, [pc, #24]	; (80020f8 <MX_TIM2_Init+0x98>)
 80020e0:	f007 fdd8 	bl	8009c94 <HAL_TIMEx_MasterConfigSynchronization>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80020ea:	f001 ff6b 	bl	8003fc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020ee:	bf00      	nop
 80020f0:	3718      	adds	r7, #24
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20000bec 	.word	0x20000bec

080020fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002100:	4b11      	ldr	r3, [pc, #68]	; (8002148 <MX_USART1_UART_Init+0x4c>)
 8002102:	4a12      	ldr	r2, [pc, #72]	; (800214c <MX_USART1_UART_Init+0x50>)
 8002104:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002106:	4b10      	ldr	r3, [pc, #64]	; (8002148 <MX_USART1_UART_Init+0x4c>)
 8002108:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800210c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800210e:	4b0e      	ldr	r3, [pc, #56]	; (8002148 <MX_USART1_UART_Init+0x4c>)
 8002110:	2200      	movs	r2, #0
 8002112:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002114:	4b0c      	ldr	r3, [pc, #48]	; (8002148 <MX_USART1_UART_Init+0x4c>)
 8002116:	2200      	movs	r2, #0
 8002118:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800211a:	4b0b      	ldr	r3, [pc, #44]	; (8002148 <MX_USART1_UART_Init+0x4c>)
 800211c:	2200      	movs	r2, #0
 800211e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002120:	4b09      	ldr	r3, [pc, #36]	; (8002148 <MX_USART1_UART_Init+0x4c>)
 8002122:	220c      	movs	r2, #12
 8002124:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002126:	4b08      	ldr	r3, [pc, #32]	; (8002148 <MX_USART1_UART_Init+0x4c>)
 8002128:	2200      	movs	r2, #0
 800212a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800212c:	4b06      	ldr	r3, [pc, #24]	; (8002148 <MX_USART1_UART_Init+0x4c>)
 800212e:	2200      	movs	r2, #0
 8002130:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002132:	4805      	ldr	r0, [pc, #20]	; (8002148 <MX_USART1_UART_Init+0x4c>)
 8002134:	f007 fe0c 	bl	8009d50 <HAL_UART_Init>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800213e:	f001 ff41 	bl	8003fc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000b18 	.word	0x20000b18
 800214c:	40013800 	.word	0x40013800

08002150 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002154:	4b11      	ldr	r3, [pc, #68]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002156:	4a12      	ldr	r2, [pc, #72]	; (80021a0 <MX_USART3_UART_Init+0x50>)
 8002158:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800215a:	4b10      	ldr	r3, [pc, #64]	; (800219c <MX_USART3_UART_Init+0x4c>)
 800215c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002160:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002162:	4b0e      	ldr	r3, [pc, #56]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002164:	2200      	movs	r2, #0
 8002166:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <MX_USART3_UART_Init+0x4c>)
 800216a:	2200      	movs	r2, #0
 800216c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800216e:	4b0b      	ldr	r3, [pc, #44]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002170:	2200      	movs	r2, #0
 8002172:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002174:	4b09      	ldr	r3, [pc, #36]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002176:	220c      	movs	r2, #12
 8002178:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800217a:	4b08      	ldr	r3, [pc, #32]	; (800219c <MX_USART3_UART_Init+0x4c>)
 800217c:	2200      	movs	r2, #0
 800217e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002180:	4b06      	ldr	r3, [pc, #24]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002182:	2200      	movs	r2, #0
 8002184:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 8002186:	4805      	ldr	r0, [pc, #20]	; (800219c <MX_USART3_UART_Init+0x4c>)
 8002188:	f007 fe2f 	bl	8009dea <HAL_HalfDuplex_Init>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002192:	f001 ff17 	bl	8003fc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002196:	bf00      	nop
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	20000ba8 	.word	0x20000ba8
 80021a0:	40004800 	.word	0x40004800

080021a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021aa:	4b0c      	ldr	r3, [pc, #48]	; (80021dc <MX_DMA_Init+0x38>)
 80021ac:	695b      	ldr	r3, [r3, #20]
 80021ae:	4a0b      	ldr	r2, [pc, #44]	; (80021dc <MX_DMA_Init+0x38>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6153      	str	r3, [r2, #20]
 80021b6:	4b09      	ldr	r3, [pc, #36]	; (80021dc <MX_DMA_Init+0x38>)
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	607b      	str	r3, [r7, #4]
 80021c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80021c2:	2200      	movs	r2, #0
 80021c4:	2100      	movs	r1, #0
 80021c6:	200b      	movs	r0, #11
 80021c8:	f005 fbb7 	bl	800793a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80021cc:	200b      	movs	r0, #11
 80021ce:	f005 fbd0 	bl	8007972 <HAL_NVIC_EnableIRQ>

}
 80021d2:	bf00      	nop
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40021000 	.word	0x40021000

080021e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b088      	sub	sp, #32
 80021e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e6:	f107 0310 	add.w	r3, r7, #16
 80021ea:	2200      	movs	r2, #0
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	605a      	str	r2, [r3, #4]
 80021f0:	609a      	str	r2, [r3, #8]
 80021f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021f4:	4b4e      	ldr	r3, [pc, #312]	; (8002330 <MX_GPIO_Init+0x150>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	4a4d      	ldr	r2, [pc, #308]	; (8002330 <MX_GPIO_Init+0x150>)
 80021fa:	f043 0310 	orr.w	r3, r3, #16
 80021fe:	6193      	str	r3, [r2, #24]
 8002200:	4b4b      	ldr	r3, [pc, #300]	; (8002330 <MX_GPIO_Init+0x150>)
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	f003 0310 	and.w	r3, r3, #16
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800220c:	4b48      	ldr	r3, [pc, #288]	; (8002330 <MX_GPIO_Init+0x150>)
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	4a47      	ldr	r2, [pc, #284]	; (8002330 <MX_GPIO_Init+0x150>)
 8002212:	f043 0320 	orr.w	r3, r3, #32
 8002216:	6193      	str	r3, [r2, #24]
 8002218:	4b45      	ldr	r3, [pc, #276]	; (8002330 <MX_GPIO_Init+0x150>)
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	f003 0320 	and.w	r3, r3, #32
 8002220:	60bb      	str	r3, [r7, #8]
 8002222:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002224:	4b42      	ldr	r3, [pc, #264]	; (8002330 <MX_GPIO_Init+0x150>)
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	4a41      	ldr	r2, [pc, #260]	; (8002330 <MX_GPIO_Init+0x150>)
 800222a:	f043 0304 	orr.w	r3, r3, #4
 800222e:	6193      	str	r3, [r2, #24]
 8002230:	4b3f      	ldr	r3, [pc, #252]	; (8002330 <MX_GPIO_Init+0x150>)
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	f003 0304 	and.w	r3, r3, #4
 8002238:	607b      	str	r3, [r7, #4]
 800223a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800223c:	4b3c      	ldr	r3, [pc, #240]	; (8002330 <MX_GPIO_Init+0x150>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	4a3b      	ldr	r2, [pc, #236]	; (8002330 <MX_GPIO_Init+0x150>)
 8002242:	f043 0308 	orr.w	r3, r3, #8
 8002246:	6193      	str	r3, [r2, #24]
 8002248:	4b39      	ldr	r3, [pc, #228]	; (8002330 <MX_GPIO_Init+0x150>)
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	f003 0308 	and.w	r3, r3, #8
 8002250:	603b      	str	r3, [r7, #0]
 8002252:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, W25Q_CS_Pin|LCD_LED_Pin, GPIO_PIN_RESET);
 8002254:	2200      	movs	r2, #0
 8002256:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800225a:	4836      	ldr	r0, [pc, #216]	; (8002334 <MX_GPIO_Init+0x154>)
 800225c:	f005 ffdd 	bl	800821a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002260:	2201      	movs	r2, #1
 8002262:	2102      	movs	r1, #2
 8002264:	4834      	ldr	r0, [pc, #208]	; (8002338 <MX_GPIO_Init+0x158>)
 8002266:	f005 ffd8 	bl	800821a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RESET_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 800226a:	2200      	movs	r2, #0
 800226c:	2118      	movs	r1, #24
 800226e:	4832      	ldr	r0, [pc, #200]	; (8002338 <MX_GPIO_Init+0x158>)
 8002270:	f005 ffd3 	bl	800821a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_DC_Pin|SENS_SUPPLY_Pin|BUZZER_Pin|CONV_OUTPUT_Pin
 8002274:	2200      	movs	r2, #0
 8002276:	f643 3105 	movw	r1, #15109	; 0x3b05
 800227a:	4830      	ldr	r0, [pc, #192]	; (800233c <MX_GPIO_Init+0x15c>)
 800227c:	f005 ffcd 	bl	800821a <HAL_GPIO_WritePin>
                          |PUMP_OUTPUT_Pin|MAIN_SUPPLY_Pin|FRIDGE_OUTPUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : W25Q_CS_Pin LCD_LED_Pin */
  GPIO_InitStruct.Pin = W25Q_CS_Pin|LCD_LED_Pin;
 8002280:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002284:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002286:	2301      	movs	r3, #1
 8002288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228a:	2300      	movs	r3, #0
 800228c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228e:	2302      	movs	r3, #2
 8002290:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002292:	f107 0310 	add.w	r3, r7, #16
 8002296:	4619      	mov	r1, r3
 8002298:	4826      	ldr	r0, [pc, #152]	; (8002334 <MX_GPIO_Init+0x154>)
 800229a:	f005 fe23 	bl	8007ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin LCD_RESET_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LED_Pin|LCD_RESET_Pin|LCD_CS_Pin;
 800229e:	231a      	movs	r3, #26
 80022a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a2:	2301      	movs	r3, #1
 80022a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022aa:	2302      	movs	r3, #2
 80022ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ae:	f107 0310 	add.w	r3, r7, #16
 80022b2:	4619      	mov	r1, r3
 80022b4:	4820      	ldr	r0, [pc, #128]	; (8002338 <MX_GPIO_Init+0x158>)
 80022b6:	f005 fe15 	bl	8007ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DC_Pin SENS_SUPPLY_Pin BUZZER_Pin CONV_OUTPUT_Pin
                           PUMP_OUTPUT_Pin MAIN_SUPPLY_Pin FRIDGE_OUTPUT_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|SENS_SUPPLY_Pin|BUZZER_Pin|CONV_OUTPUT_Pin
 80022ba:	f643 3305 	movw	r3, #15109	; 0x3b05
 80022be:	613b      	str	r3, [r7, #16]
                          |PUMP_OUTPUT_Pin|MAIN_SUPPLY_Pin|FRIDGE_OUTPUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c0:	2301      	movs	r3, #1
 80022c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c8:	2302      	movs	r3, #2
 80022ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022cc:	f107 0310 	add.w	r3, r7, #16
 80022d0:	4619      	mov	r1, r3
 80022d2:	481a      	ldr	r0, [pc, #104]	; (800233c <MX_GPIO_Init+0x15c>)
 80022d4:	f005 fe06 	bl	8007ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOOR_INPUT_Pin PRX_SENS_INPUT_Pin BUTTON_ENTER_Pin BUTTON_ESC_Pin
                           BUTTON_UP_Pin */
  GPIO_InitStruct.Pin = DOOR_INPUT_Pin|PRX_SENS_INPUT_Pin|BUTTON_ENTER_Pin|BUTTON_ESC_Pin
 80022d8:	f24c 0338 	movw	r3, #49208	; 0xc038
 80022dc:	613b      	str	r3, [r7, #16]
                          |BUTTON_UP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022de:	2300      	movs	r3, #0
 80022e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022e2:	2301      	movs	r3, #1
 80022e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e6:	f107 0310 	add.w	r3, r7, #16
 80022ea:	4619      	mov	r1, r3
 80022ec:	4813      	ldr	r0, [pc, #76]	; (800233c <MX_GPIO_Init+0x15c>)
 80022ee:	f005 fdf9 	bl	8007ee4 <HAL_GPIO_Init>

  /*Configure GPIO pin : IGN_INPUT_Pin */
  GPIO_InitStruct.Pin = IGN_INPUT_Pin;
 80022f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f8:	2300      	movs	r3, #0
 80022fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80022fc:	2302      	movs	r3, #2
 80022fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IGN_INPUT_GPIO_Port, &GPIO_InitStruct);
 8002300:	f107 0310 	add.w	r3, r7, #16
 8002304:	4619      	mov	r1, r3
 8002306:	480c      	ldr	r0, [pc, #48]	; (8002338 <MX_GPIO_Init+0x158>)
 8002308:	f005 fdec 	bl	8007ee4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_DOWN_Pin */
  GPIO_InitStruct.Pin = BUTTON_DOWN_Pin;
 800230c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002310:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002316:	2301      	movs	r3, #1
 8002318:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_DOWN_GPIO_Port, &GPIO_InitStruct);
 800231a:	f107 0310 	add.w	r3, r7, #16
 800231e:	4619      	mov	r1, r3
 8002320:	4805      	ldr	r0, [pc, #20]	; (8002338 <MX_GPIO_Init+0x158>)
 8002322:	f005 fddf 	bl	8007ee4 <HAL_GPIO_Init>

}
 8002326:	bf00      	nop
 8002328:	3720      	adds	r7, #32
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40021000 	.word	0x40021000
 8002334:	40011000 	.word	0x40011000
 8002338:	40010800 	.word	0x40010800
 800233c:	40010c00 	.word	0x40010c00

08002340 <u8g_port_delay_ns>:


//****************************************************************************

//     
void u8g_port_delay_ns(uint8_t ns) {
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	4603      	mov	r3, r0
 8002348:	71fb      	strb	r3, [r7, #7]
	// Core @72 MHZ: 14ns per instruction.
	// __NOP(); is direct "nop;" instruction to cpu.
	// Divide ns / 28 (extra instruction for jump back to beginning of the loop) for loop cycles.
	for (uint8_t i = 0; i < (ns / 28); i++) {
 800234a:	2300      	movs	r3, #0
 800234c:	73fb      	strb	r3, [r7, #15]
 800234e:	e003      	b.n	8002358 <u8g_port_delay_ns+0x18>
		__NOP();
 8002350:	bf00      	nop
	for (uint8_t i = 0; i < (ns / 28); i++) {
 8002352:	7bfb      	ldrb	r3, [r7, #15]
 8002354:	3301      	adds	r3, #1
 8002356:	73fb      	strb	r3, [r7, #15]
 8002358:	79fb      	ldrb	r3, [r7, #7]
 800235a:	089b      	lsrs	r3, r3, #2
 800235c:	4a06      	ldr	r2, [pc, #24]	; (8002378 <u8g_port_delay_ns+0x38>)
 800235e:	fba2 2303 	umull	r2, r3, r2, r3
 8002362:	b2db      	uxtb	r3, r3
 8002364:	7bfa      	ldrb	r2, [r7, #15]
 8002366:	429a      	cmp	r2, r3
 8002368:	d3f2      	bcc.n	8002350 <u8g_port_delay_ns+0x10>
	}
}
 800236a:	bf00      	nop
 800236c:	bf00      	nop
 800236e:	3714      	adds	r7, #20
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	24924925 	.word	0x24924925
 800237c:	00000000 	.word	0x00000000

08002380 <u8g_port_delay_100ns>:

void u8g_port_delay_100ns(uint8_t ns) {
 8002380:	b5b0      	push	{r4, r5, r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	71fb      	strb	r3, [r7, #7]
	// Same as in u8g_hw_port_delay_ns function.
	// 100 / 28 = 3.57;
	for (uint16_t i = 0; i < (ns * 3.57); i++) {
 800238a:	2300      	movs	r3, #0
 800238c:	81fb      	strh	r3, [r7, #14]
 800238e:	e003      	b.n	8002398 <u8g_port_delay_100ns+0x18>
		__NOP();
 8002390:	bf00      	nop
	for (uint16_t i = 0; i < (ns * 3.57); i++) {
 8002392:	89fb      	ldrh	r3, [r7, #14]
 8002394:	3301      	adds	r3, #1
 8002396:	81fb      	strh	r3, [r7, #14]
 8002398:	89fb      	ldrh	r3, [r7, #14]
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe f95e 	bl	800065c <__aeabi_i2d>
 80023a0:	4604      	mov	r4, r0
 80023a2:	460d      	mov	r5, r1
 80023a4:	79fb      	ldrb	r3, [r7, #7]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7fe f958 	bl	800065c <__aeabi_i2d>
 80023ac:	a30a      	add	r3, pc, #40	; (adr r3, 80023d8 <u8g_port_delay_100ns+0x58>)
 80023ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023b2:	f7fd fed7 	bl	8000164 <__aeabi_dmul>
 80023b6:	4602      	mov	r2, r0
 80023b8:	460b      	mov	r3, r1
 80023ba:	4620      	mov	r0, r4
 80023bc:	4629      	mov	r1, r5
 80023be:	f7fe fa17 	bl	80007f0 <__aeabi_dcmplt>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1e3      	bne.n	8002390 <u8g_port_delay_100ns+0x10>
	}
}
 80023c8:	bf00      	nop
 80023ca:	bf00      	nop
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bdb0      	pop	{r4, r5, r7, pc}
 80023d2:	bf00      	nop
 80023d4:	f3af 8000 	nop.w
 80023d8:	28f5c28f 	.word	0x28f5c28f
 80023dc:	400c8f5c 	.word	0x400c8f5c

080023e0 <u8g_port_delay_10us>:

void u8g_port_delay_10us(uint8_t us) {
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	4603      	mov	r3, r0
 80023e8:	71fb      	strb	r3, [r7, #7]
	// Same as in u8g_hw_port_delay_ns function.
	// 3.57 * 100 ? 357;
	for (uint16_t i = 0; i < (us * 357); i++) {
 80023ea:	2300      	movs	r3, #0
 80023ec:	81fb      	strh	r3, [r7, #14]
 80023ee:	e003      	b.n	80023f8 <u8g_port_delay_10us+0x18>
		__NOP();
 80023f0:	bf00      	nop
	for (uint16_t i = 0; i < (us * 357); i++) {
 80023f2:	89fb      	ldrh	r3, [r7, #14]
 80023f4:	3301      	adds	r3, #1
 80023f6:	81fb      	strh	r3, [r7, #14]
 80023f8:	89fa      	ldrh	r2, [r7, #14]
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	f240 1165 	movw	r1, #357	; 0x165
 8002400:	fb01 f303 	mul.w	r3, r1, r3
 8002404:	429a      	cmp	r2, r3
 8002406:	dbf3      	blt.n	80023f0 <u8g_port_delay_10us+0x10>
	}
}
 8002408:	bf00      	nop
 800240a:	bf00      	nop
 800240c:	3714      	adds	r7, #20
 800240e:	46bd      	mov	sp, r7
 8002410:	bc80      	pop	{r7}
 8002412:	4770      	bx	lr

08002414 <u8g2_gpio_and_delay_stm32>:
//************************************************************************

//      gpio    
uint8_t u8g2_gpio_and_delay_stm32(U8X8_UNUSED u8x8_t *u8x8,
		U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int,
		U8X8_UNUSED void *arg_ptr) {
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	607b      	str	r3, [r7, #4]
 800241e:	460b      	mov	r3, r1
 8002420:	72fb      	strb	r3, [r7, #11]
 8002422:	4613      	mov	r3, r2
 8002424:	72bb      	strb	r3, [r7, #10]

	switch (msg) {
 8002426:	7afb      	ldrb	r3, [r7, #11]
 8002428:	3b28      	subs	r3, #40	; 0x28
 800242a:	2b23      	cmp	r3, #35	; 0x23
 800242c:	d873      	bhi.n	8002516 <u8g2_gpio_and_delay_stm32+0x102>
 800242e:	a201      	add	r2, pc, #4	; (adr r2, 8002434 <u8g2_gpio_and_delay_stm32+0x20>)
 8002430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002434:	080024c5 	.word	0x080024c5
 8002438:	080024ef 	.word	0x080024ef
 800243c:	080024e5 	.word	0x080024e5
 8002440:	080024db 	.word	0x080024db
 8002444:	080024d1 	.word	0x080024d1
 8002448:	08002517 	.word	0x08002517
 800244c:	08002517 	.word	0x08002517
 8002450:	08002517 	.word	0x08002517
 8002454:	08002517 	.word	0x08002517
 8002458:	08002517 	.word	0x08002517
 800245c:	08002517 	.word	0x08002517
 8002460:	08002517 	.word	0x08002517
 8002464:	08002517 	.word	0x08002517
 8002468:	08002517 	.word	0x08002517
 800246c:	08002517 	.word	0x08002517
 8002470:	08002517 	.word	0x08002517
 8002474:	08002517 	.word	0x08002517
 8002478:	08002517 	.word	0x08002517
 800247c:	08002517 	.word	0x08002517
 8002480:	08002517 	.word	0x08002517
 8002484:	08002517 	.word	0x08002517
 8002488:	08002517 	.word	0x08002517
 800248c:	08002517 	.word	0x08002517
 8002490:	08002517 	.word	0x08002517
 8002494:	08002517 	.word	0x08002517
 8002498:	08002517 	.word	0x08002517
 800249c:	08002517 	.word	0x08002517
 80024a0:	08002517 	.word	0x08002517
 80024a4:	08002517 	.word	0x08002517
 80024a8:	08002517 	.word	0x08002517
 80024ac:	08002517 	.word	0x08002517
 80024b0:	08002517 	.word	0x08002517
 80024b4:	08002517 	.word	0x08002517
 80024b8:	08002517 	.word	0x08002517
 80024bc:	08002517 	.word	0x08002517
 80024c0:	080024f9 	.word	0x080024f9

		case U8X8_MSG_GPIO_AND_DELAY_INIT:
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, RESET);
 80024c4:	2200      	movs	r2, #0
 80024c6:	2110      	movs	r1, #16
 80024c8:	4816      	ldr	r0, [pc, #88]	; (8002524 <u8g2_gpio_and_delay_stm32+0x110>)
 80024ca:	f005 fea6 	bl	800821a <HAL_GPIO_WritePin>
		break;
 80024ce:	e024      	b.n	800251a <u8g2_gpio_and_delay_stm32+0x106>

		case U8X8_MSG_DELAY_NANO:
		u8g_port_delay_ns(arg_int);
 80024d0:	7abb      	ldrb	r3, [r7, #10]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff ff34 	bl	8002340 <u8g_port_delay_ns>
		break;
 80024d8:	e01f      	b.n	800251a <u8g2_gpio_and_delay_stm32+0x106>

		case U8X8_MSG_DELAY_100NANO:
		u8g_port_delay_100ns(arg_int);
 80024da:	7abb      	ldrb	r3, [r7, #10]
 80024dc:	4618      	mov	r0, r3
 80024de:	f7ff ff4f 	bl	8002380 <u8g_port_delay_100ns>
		break;
 80024e2:	e01a      	b.n	800251a <u8g2_gpio_and_delay_stm32+0x106>

		case U8X8_MSG_DELAY_10MICRO:
		u8g_port_delay_10us(arg_int);
 80024e4:	7abb      	ldrb	r3, [r7, #10]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff ff7a 	bl	80023e0 <u8g_port_delay_10us>
		break;
 80024ec:	e015      	b.n	800251a <u8g2_gpio_and_delay_stm32+0x106>

		case U8X8_MSG_DELAY_MILLI:
		HAL_Delay(arg_int);
 80024ee:	7abb      	ldrb	r3, [r7, #10]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f004 fbb7 	bl	8006c64 <HAL_Delay>
		break;
 80024f6:	e010      	b.n	800251a <u8g2_gpio_and_delay_stm32+0x106>

		case U8X8_MSG_GPIO_RESET:
		if (arg_int)
 80024f8:	7abb      	ldrb	r3, [r7, #10]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d005      	beq.n	800250a <u8g2_gpio_and_delay_stm32+0xf6>
		HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, SET);
 80024fe:	2201      	movs	r2, #1
 8002500:	2108      	movs	r1, #8
 8002502:	4808      	ldr	r0, [pc, #32]	; (8002524 <u8g2_gpio_and_delay_stm32+0x110>)
 8002504:	f005 fe89 	bl	800821a <HAL_GPIO_WritePin>
		else
		HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, RESET);
		break;
 8002508:	e007      	b.n	800251a <u8g2_gpio_and_delay_stm32+0x106>
		HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, RESET);
 800250a:	2200      	movs	r2, #0
 800250c:	2108      	movs	r1, #8
 800250e:	4805      	ldr	r0, [pc, #20]	; (8002524 <u8g2_gpio_and_delay_stm32+0x110>)
 8002510:	f005 fe83 	bl	800821a <HAL_GPIO_WritePin>
		break;
 8002514:	e001      	b.n	800251a <u8g2_gpio_and_delay_stm32+0x106>
		default:
		return 0;//A message was received which is not implemented, return 0 to indicate an error
 8002516:	2300      	movs	r3, #0
 8002518:	e000      	b.n	800251c <u8g2_gpio_and_delay_stm32+0x108>
	}

	return 1; // command processed successfully.
 800251a:	2301      	movs	r3, #1
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40010800 	.word	0x40010800

08002528 <u8x8_byte_4wire_hw_spi>:
//***************************************************************************************************

//       SPI
uint8_t u8x8_byte_4wire_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	607b      	str	r3, [r7, #4]
 8002532:	460b      	mov	r3, r1
 8002534:	72fb      	strb	r3, [r7, #11]
 8002536:	4613      	mov	r3, r2
 8002538:	72bb      	strb	r3, [r7, #10]

	switch (msg) {
 800253a:	7afb      	ldrb	r3, [r7, #11]
 800253c:	3b14      	subs	r3, #20
 800253e:	2b0c      	cmp	r3, #12
 8002540:	d837      	bhi.n	80025b2 <u8x8_byte_4wire_hw_spi+0x8a>
 8002542:	a201      	add	r2, pc, #4	; (adr r2, 8002548 <u8x8_byte_4wire_hw_spi+0x20>)
 8002544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002548:	080025b7 	.word	0x080025b7
 800254c:	080025b3 	.word	0x080025b3
 8002550:	080025b3 	.word	0x080025b3
 8002554:	0800257d 	.word	0x0800257d
 8002558:	0800259b 	.word	0x0800259b
 800255c:	080025a7 	.word	0x080025a7
 8002560:	080025b3 	.word	0x080025b3
 8002564:	080025b3 	.word	0x080025b3
 8002568:	080025b3 	.word	0x080025b3
 800256c:	080025b3 	.word	0x080025b3
 8002570:	080025b3 	.word	0x080025b3
 8002574:	080025b3 	.word	0x080025b3
 8002578:	0800258d 	.word	0x0800258d
	case U8X8_MSG_BYTE_SEND:
		HAL_SPI_Transmit(&hspi1, (uint8_t*) arg_ptr, arg_int, 100);
 800257c:	7abb      	ldrb	r3, [r7, #10]
 800257e:	b29a      	uxth	r2, r3
 8002580:	2364      	movs	r3, #100	; 0x64
 8002582:	6879      	ldr	r1, [r7, #4]
 8002584:	480f      	ldr	r0, [pc, #60]	; (80025c4 <u8x8_byte_4wire_hw_spi+0x9c>)
 8002586:	f006 fc91 	bl	8008eac <HAL_SPI_Transmit>
		break;
 800258a:	e015      	b.n	80025b8 <u8x8_byte_4wire_hw_spi+0x90>

	case U8X8_MSG_BYTE_INIT:
		break;

	case U8X8_MSG_BYTE_SET_DC:
		 HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, arg_int);
 800258c:	7abb      	ldrb	r3, [r7, #10]
 800258e:	461a      	mov	r2, r3
 8002590:	2101      	movs	r1, #1
 8002592:	480d      	ldr	r0, [pc, #52]	; (80025c8 <u8x8_byte_4wire_hw_spi+0xa0>)
 8002594:	f005 fe41 	bl	800821a <HAL_GPIO_WritePin>
		break;
 8002598:	e00e      	b.n	80025b8 <u8x8_byte_4wire_hw_spi+0x90>

	case U8X8_MSG_BYTE_START_TRANSFER:
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, RESET);
 800259a:	2200      	movs	r2, #0
 800259c:	2110      	movs	r1, #16
 800259e:	480b      	ldr	r0, [pc, #44]	; (80025cc <u8x8_byte_4wire_hw_spi+0xa4>)
 80025a0:	f005 fe3b 	bl	800821a <HAL_GPIO_WritePin>
		break;
 80025a4:	e008      	b.n	80025b8 <u8x8_byte_4wire_hw_spi+0x90>

	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, SET);
 80025a6:	2201      	movs	r2, #1
 80025a8:	2110      	movs	r1, #16
 80025aa:	4808      	ldr	r0, [pc, #32]	; (80025cc <u8x8_byte_4wire_hw_spi+0xa4>)
 80025ac:	f005 fe35 	bl	800821a <HAL_GPIO_WritePin>
		break;
 80025b0:	e002      	b.n	80025b8 <u8x8_byte_4wire_hw_spi+0x90>

	default:
		return 0;
 80025b2:	2300      	movs	r3, #0
 80025b4:	e001      	b.n	80025ba <u8x8_byte_4wire_hw_spi+0x92>
		break;
 80025b6:	bf00      	nop
	}
	return 1;
 80025b8:	2301      	movs	r3, #1
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000960 	.word	0x20000960
 80025c8:	40010c00 	.word	0x40010c00
 80025cc:	40010800 	.word	0x40010800

080025d0 <fnPrintMenuItemName>:
//*****************************************************************************************

//      progmem (   ) --------------
void fnPrintMenuItemName(uint8_t _num_item, uint8_t _num_line, const char* const* _names) {
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b08c      	sub	sp, #48	; 0x30
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	603a      	str	r2, [r7, #0]
 80025da:	71fb      	strb	r3, [r7, #7]
 80025dc:	460b      	mov	r3, r1
 80025de:	71bb      	strb	r3, [r7, #6]

  char buffer[32] = {0,};                            //    
 80025e0:	2300      	movs	r3, #0
 80025e2:	60bb      	str	r3, [r7, #8]
 80025e4:	f107 030c 	add.w	r3, r7, #12
 80025e8:	2200      	movs	r2, #0
 80025ea:	601a      	str	r2, [r3, #0]
 80025ec:	605a      	str	r2, [r3, #4]
 80025ee:	609a      	str	r2, [r3, #8]
 80025f0:	60da      	str	r2, [r3, #12]
 80025f2:	611a      	str	r2, [r3, #16]
 80025f4:	615a      	str	r2, [r3, #20]
 80025f6:	619a      	str	r2, [r3, #24]
  uint8_t i = 0;                                     //  - 
 80025f8:	2300      	movs	r3, #0
 80025fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  const char * ptr = _names[_num_item];			//      
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	683a      	ldr	r2, [r7, #0]
 8002604:	4413      	add	r3, r2
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	62bb      	str	r3, [r7, #40]	; 0x28


  do {                                            //  
    buffer[i] = *ptr;        					  //       PGM     1
 800260a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800260e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002610:	7812      	ldrb	r2, [r2, #0]
 8002612:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002616:	440b      	add	r3, r1
 8002618:	f803 2c28 	strb.w	r2, [r3, #-40]
    i++;
 800261c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002620:	3301      	adds	r3, #1
 8002622:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    ptr++;
 8002626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002628:	3301      	adds	r3, #1
 800262a:	62bb      	str	r3, [r7, #40]	; 0x28
  } while (i<ITEM_MAX_CHARS);                     //      -    
 800262c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002630:	2b10      	cmp	r3, #16
 8002632:	d9ea      	bls.n	800260a <fnPrintMenuItemName+0x3a>
      buffer[i++] = (char)(pgm_read_byte(ptr));   // 
      ptr++;                                      //  
    }
 */

  u8g2_SetFont(&u8g2,u8g2_font_6x12_tr);
 8002634:	490d      	ldr	r1, [pc, #52]	; (800266c <fnPrintMenuItemName+0x9c>)
 8002636:	480e      	ldr	r0, [pc, #56]	; (8002670 <fnPrintMenuItemName+0xa0>)
 8002638:	f002 ffd4 	bl	80055e4 <u8g2_SetFont>
  u8g2_DrawStr(&u8g2,3,(_num_line*12)-1,buffer); //   
 800263c:	79bb      	ldrb	r3, [r7, #6]
 800263e:	b29b      	uxth	r3, r3
 8002640:	461a      	mov	r2, r3
 8002642:	0052      	lsls	r2, r2, #1
 8002644:	4413      	add	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	b29b      	uxth	r3, r3
 800264a:	3b01      	subs	r3, #1
 800264c:	b29a      	uxth	r2, r3
 800264e:	f107 0308 	add.w	r3, r7, #8
 8002652:	2103      	movs	r1, #3
 8002654:	4806      	ldr	r0, [pc, #24]	; (8002670 <fnPrintMenuItemName+0xa0>)
 8002656:	f002 ff27 	bl	80054a8 <u8g2_DrawStr>
  u8g2_SetFont(&u8g2,u8g2_font_ncenB08_tr);
 800265a:	4906      	ldr	r1, [pc, #24]	; (8002674 <fnPrintMenuItemName+0xa4>)
 800265c:	4804      	ldr	r0, [pc, #16]	; (8002670 <fnPrintMenuItemName+0xa0>)
 800265e:	f002 ffc1 	bl	80055e4 <u8g2_SetFont>

}
 8002662:	bf00      	nop
 8002664:	3730      	adds	r7, #48	; 0x30
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	0800ad38 	.word	0x0800ad38
 8002670:	20000a4c 	.word	0x20000a4c
 8002674:	0800b104 	.word	0x0800b104

08002678 <fnPrintSelectionFrame>:
//*******************************************************************************************************************

//-----------       -------------------
void fnPrintSelectionFrame(uint8_t item_pointer) {
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af02      	add	r7, sp, #8
 800267e:	4603      	mov	r3, r0
 8002680:	71fb      	strb	r3, [r7, #7]

  uint8_t n = 0;
 8002682:	2300      	movs	r3, #0
 8002684:	73fb      	strb	r3, [r7, #15]


  if(item_pointer < display_num_lines)n = item_pointer;
 8002686:	4b31      	ldr	r3, [pc, #196]	; (800274c <fnPrintSelectionFrame+0xd4>)
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	79fa      	ldrb	r2, [r7, #7]
 800268c:	429a      	cmp	r2, r3
 800268e:	d202      	bcs.n	8002696 <fnPrintSelectionFrame+0x1e>
 8002690:	79fb      	ldrb	r3, [r7, #7]
 8002692:	73fb      	strb	r3, [r7, #15]
 8002694:	e008      	b.n	80026a8 <fnPrintSelectionFrame+0x30>
  else n = item_pointer % display_num_lines;
 8002696:	4b2d      	ldr	r3, [pc, #180]	; (800274c <fnPrintSelectionFrame+0xd4>)
 8002698:	781a      	ldrb	r2, [r3, #0]
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	fbb3 f1f2 	udiv	r1, r3, r2
 80026a0:	fb02 f201 	mul.w	r2, r2, r1
 80026a4:	1a9b      	subs	r3, r3, r2
 80026a6:	73fb      	strb	r3, [r7, #15]

  if(menu_mode == MENU_SETPOINTS_EDIT_MODE){
 80026a8:	4b29      	ldr	r3, [pc, #164]	; (8002750 <fnPrintSelectionFrame+0xd8>)
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	2b03      	cmp	r3, #3
 80026ae:	d135      	bne.n	800271c <fnPrintSelectionFrame+0xa4>


    if(flag_blink)u8g2_DrawFrame(&u8g2,0, n*(LCD_FONT_HIGHT + LCD_LINE_SPACER)+2, display_width-2, (LCD_FONT_HIGHT + LCD_LINE_SPACER));
 80026b0:	4b28      	ldr	r3, [pc, #160]	; (8002754 <fnPrintSelectionFrame+0xdc>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d014      	beq.n	80026e2 <fnPrintSelectionFrame+0x6a>
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	461a      	mov	r2, r3
 80026be:	0052      	lsls	r2, r2, #1
 80026c0:	4413      	add	r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	3302      	adds	r3, #2
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	4b23      	ldr	r3, [pc, #140]	; (8002758 <fnPrintSelectionFrame+0xe0>)
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	3b02      	subs	r3, #2
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	210c      	movs	r1, #12
 80026d6:	9100      	str	r1, [sp, #0]
 80026d8:	2100      	movs	r1, #0
 80026da:	4820      	ldr	r0, [pc, #128]	; (800275c <fnPrintSelectionFrame+0xe4>)
 80026dc:	f002 fa35 	bl	8004b4a <u8g2_DrawFrame>
  }
  else{
	  u8g2_DrawFrame(&u8g2,0, n*(LCD_FONT_HIGHT + LCD_LINE_SPACER)+2, display_width-2, (LCD_FONT_HIGHT + LCD_LINE_SPACER));
  }

}
 80026e0:	e030      	b.n	8002744 <fnPrintSelectionFrame+0xcc>
      u8g2_SetDrawColor(&u8g2,0);
 80026e2:	2100      	movs	r1, #0
 80026e4:	481d      	ldr	r0, [pc, #116]	; (800275c <fnPrintSelectionFrame+0xe4>)
 80026e6:	f003 f8a4 	bl	8005832 <u8g2_SetDrawColor>
      u8g2_DrawFrame(&u8g2,0, n*(LCD_FONT_HIGHT + LCD_LINE_SPACER)+2, display_width-2, (LCD_FONT_HIGHT + LCD_LINE_SPACER));
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	461a      	mov	r2, r3
 80026f0:	0052      	lsls	r2, r2, #1
 80026f2:	4413      	add	r3, r2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	3302      	adds	r3, #2
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	4b16      	ldr	r3, [pc, #88]	; (8002758 <fnPrintSelectionFrame+0xe0>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	b29b      	uxth	r3, r3
 8002702:	3b02      	subs	r3, #2
 8002704:	b29b      	uxth	r3, r3
 8002706:	210c      	movs	r1, #12
 8002708:	9100      	str	r1, [sp, #0]
 800270a:	2100      	movs	r1, #0
 800270c:	4813      	ldr	r0, [pc, #76]	; (800275c <fnPrintSelectionFrame+0xe4>)
 800270e:	f002 fa1c 	bl	8004b4a <u8g2_DrawFrame>
      u8g2_SetDrawColor(&u8g2,1);
 8002712:	2101      	movs	r1, #1
 8002714:	4811      	ldr	r0, [pc, #68]	; (800275c <fnPrintSelectionFrame+0xe4>)
 8002716:	f003 f88c 	bl	8005832 <u8g2_SetDrawColor>
}
 800271a:	e013      	b.n	8002744 <fnPrintSelectionFrame+0xcc>
	  u8g2_DrawFrame(&u8g2,0, n*(LCD_FONT_HIGHT + LCD_LINE_SPACER)+2, display_width-2, (LCD_FONT_HIGHT + LCD_LINE_SPACER));
 800271c:	7bfb      	ldrb	r3, [r7, #15]
 800271e:	b29b      	uxth	r3, r3
 8002720:	461a      	mov	r2, r3
 8002722:	0052      	lsls	r2, r2, #1
 8002724:	4413      	add	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	b29b      	uxth	r3, r3
 800272a:	3302      	adds	r3, #2
 800272c:	b29a      	uxth	r2, r3
 800272e:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <fnPrintSelectionFrame+0xe0>)
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	b29b      	uxth	r3, r3
 8002734:	3b02      	subs	r3, #2
 8002736:	b29b      	uxth	r3, r3
 8002738:	210c      	movs	r1, #12
 800273a:	9100      	str	r1, [sp, #0]
 800273c:	2100      	movs	r1, #0
 800273e:	4807      	ldr	r0, [pc, #28]	; (800275c <fnPrintSelectionFrame+0xe4>)
 8002740:	f002 fa03 	bl	8004b4a <u8g2_DrawFrame>
}
 8002744:	bf00      	nop
 8002746:	3710      	adds	r7, #16
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	2000095c 	.word	0x2000095c
 8002750:	2000008e 	.word	0x2000008e
 8002754:	200000a4 	.word	0x200000a4
 8002758:	20000c34 	.word	0x20000c34
 800275c:	20000a4c 	.word	0x20000a4c

08002760 <printMenuSetpoints>:
//********************************************************************************************************************

//---------     ------------------------------------------------
void printMenuSetpoints(void){
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0

  u8g2_ClearBuffer(&u8g2);				//
 8002766:	482d      	ldr	r0, [pc, #180]	; (800281c <printMenuSetpoints+0xbc>)
 8002768:	f002 fa39 	bl	8004bde <u8g2_ClearBuffer>
  u8g2_SetFont(&u8g2,u8g2_font_ncenB08_tr);
 800276c:	492c      	ldr	r1, [pc, #176]	; (8002820 <printMenuSetpoints+0xc0>)
 800276e:	482b      	ldr	r0, [pc, #172]	; (800281c <printMenuSetpoints+0xbc>)
 8002770:	f002 ff38 	bl	80055e4 <u8g2_SetFont>

  for (uint8_t i = 0; i < display_num_lines; i++) {   // ,    
 8002774:	2300      	movs	r3, #0
 8002776:	71fb      	strb	r3, [r7, #7]
 8002778:	e024      	b.n	80027c4 <printMenuSetpoints+0x64>

    fnPrintMenuItemName(i+(menu_current_page*display_num_lines), i+1, setpoints_menu_names); //   
 800277a:	4b2a      	ldr	r3, [pc, #168]	; (8002824 <printMenuSetpoints+0xc4>)
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	4a2a      	ldr	r2, [pc, #168]	; (8002828 <printMenuSetpoints+0xc8>)
 8002780:	7812      	ldrb	r2, [r2, #0]
 8002782:	fb02 f303 	mul.w	r3, r2, r3
 8002786:	b2da      	uxtb	r2, r3
 8002788:	79fb      	ldrb	r3, [r7, #7]
 800278a:	4413      	add	r3, r2
 800278c:	b2d8      	uxtb	r0, r3
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	3301      	adds	r3, #1
 8002792:	b2db      	uxtb	r3, r3
 8002794:	4a25      	ldr	r2, [pc, #148]	; (800282c <printMenuSetpoints+0xcc>)
 8002796:	4619      	mov	r1, r3
 8002798:	f7ff ff1a 	bl	80025d0 <fnPrintMenuItemName>
    fnPrintMenuSetpointsItemVal(i+(menu_current_page*display_num_lines), i+1); //     
 800279c:	4b21      	ldr	r3, [pc, #132]	; (8002824 <printMenuSetpoints+0xc4>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	4a21      	ldr	r2, [pc, #132]	; (8002828 <printMenuSetpoints+0xc8>)
 80027a2:	7812      	ldrb	r2, [r2, #0]
 80027a4:	fb02 f303 	mul.w	r3, r2, r3
 80027a8:	b2da      	uxtb	r2, r3
 80027aa:	79fb      	ldrb	r3, [r7, #7]
 80027ac:	4413      	add	r3, r2
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	79fb      	ldrb	r3, [r7, #7]
 80027b2:	3301      	adds	r3, #1
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	4619      	mov	r1, r3
 80027b8:	4610      	mov	r0, r2
 80027ba:	f000 f83d 	bl	8002838 <fnPrintMenuSetpointsItemVal>
  for (uint8_t i = 0; i < display_num_lines; i++) {   // ,    
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	3301      	adds	r3, #1
 80027c2:	71fb      	strb	r3, [r7, #7]
 80027c4:	4b18      	ldr	r3, [pc, #96]	; (8002828 <printMenuSetpoints+0xc8>)
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	79fa      	ldrb	r2, [r7, #7]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d3d5      	bcc.n	800277a <printMenuSetpoints+0x1a>
  }

  // 
  fnPrintSelectionFrame(menu_current_item);
 80027ce:	4b18      	ldr	r3, [pc, #96]	; (8002830 <printMenuSetpoints+0xd0>)
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7ff ff50 	bl	8002678 <fnPrintSelectionFrame>

  //   
  uint8_t scroll_bar_height = display_height/(MENU_SETPOINTS_NUM_ITEMS/display_num_lines);
 80027d8:	4b16      	ldr	r3, [pc, #88]	; (8002834 <printMenuSetpoints+0xd4>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	461a      	mov	r2, r3
 80027de:	4b12      	ldr	r3, [pc, #72]	; (8002828 <printMenuSetpoints+0xc8>)
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	4619      	mov	r1, r3
 80027e4:	2319      	movs	r3, #25
 80027e6:	fb93 f3f1 	sdiv	r3, r3, r1
 80027ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80027ee:	71bb      	strb	r3, [r7, #6]
  u8g2_DrawVLine(&u8g2,127, menu_current_page*scroll_bar_height, scroll_bar_height);
 80027f0:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <printMenuSetpoints+0xc4>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	79ba      	ldrb	r2, [r7, #6]
 80027f8:	b292      	uxth	r2, r2
 80027fa:	fb02 f303 	mul.w	r3, r2, r3
 80027fe:	b29a      	uxth	r2, r3
 8002800:	79bb      	ldrb	r3, [r7, #6]
 8002802:	b29b      	uxth	r3, r3
 8002804:	217f      	movs	r1, #127	; 0x7f
 8002806:	4805      	ldr	r0, [pc, #20]	; (800281c <printMenuSetpoints+0xbc>)
 8002808:	f002 fffa 	bl	8005800 <u8g2_DrawVLine>

  u8g2_SendBuffer(&u8g2);
 800280c:	4803      	ldr	r0, [pc, #12]	; (800281c <printMenuSetpoints+0xbc>)
 800280e:	f002 fa59 	bl	8004cc4 <u8g2_SendBuffer>
}
 8002812:	bf00      	nop
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	20000a4c 	.word	0x20000a4c
 8002820:	0800b104 	.word	0x0800b104
 8002824:	2000008d 	.word	0x2000008d
 8002828:	2000095c 	.word	0x2000095c
 800282c:	0800a970 	.word	0x0800a970
 8002830:	2000008c 	.word	0x2000008c
 8002834:	2000095d 	.word	0x2000095d

08002838 <fnPrintMenuSetpointsItemVal>:
//*************************************************************************************************************

//      ---------------------------------
void fnPrintMenuSetpointsItemVal(uint8_t num_item, uint8_t num_line){
 8002838:	b580      	push	{r7, lr}
 800283a:	b088      	sub	sp, #32
 800283c:	af02      	add	r7, sp, #8
 800283e:	4603      	mov	r3, r0
 8002840:	460a      	mov	r2, r1
 8002842:	71fb      	strb	r3, [r7, #7]
 8002844:	4613      	mov	r3, r2
 8002846:	71bb      	strb	r3, [r7, #6]

  //         
  //snprintf(buffer,sizeof(buffer), "%d", SetpointsUnion.SetpointsArray[num_item]);
  //u8g2_DrawStr(&u8g2,98,(num_line*12)-2,buffer);

  char buffer[10] = {0,};
 8002848:	2300      	movs	r3, #0
 800284a:	60fb      	str	r3, [r7, #12]
 800284c:	f107 0310 	add.w	r3, r7, #16
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	809a      	strh	r2, [r3, #4]
  uint8_t float_m, float_n; //         

	switch (num_item) {
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	2b18      	cmp	r3, #24
 800285a:	f200 81f3 	bhi.w	8002c44 <fnPrintMenuSetpointsItemVal+0x40c>
 800285e:	a201      	add	r2, pc, #4	; (adr r2, 8002864 <fnPrintMenuSetpointsItemVal+0x2c>)
 8002860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002864:	080028c9 	.word	0x080028c9
 8002868:	080028dd 	.word	0x080028dd
 800286c:	08002929 	.word	0x08002929
 8002870:	08002969 	.word	0x08002969
 8002874:	0800297d 	.word	0x0800297d
 8002878:	080029bd 	.word	0x080029bd
 800287c:	080029d1 	.word	0x080029d1
 8002880:	08002a1d 	.word	0x08002a1d
 8002884:	08002a5d 	.word	0x08002a5d
 8002888:	08002a71 	.word	0x08002a71
 800288c:	08002ab1 	.word	0x08002ab1
 8002890:	08002ac5 	.word	0x08002ac5
 8002894:	08002ad9 	.word	0x08002ad9
 8002898:	08002aed 	.word	0x08002aed
 800289c:	08002b39 	.word	0x08002b39
 80028a0:	08002b4d 	.word	0x08002b4d
 80028a4:	08002b61 	.word	0x08002b61
 80028a8:	08002b75 	.word	0x08002b75
 80028ac:	08002bb9 	.word	0x08002bb9
 80028b0:	08002bcd 	.word	0x08002bcd
 80028b4:	08002be1 	.word	0x08002be1
 80028b8:	08002bf5 	.word	0x08002bf5
 80028bc:	08002c09 	.word	0x08002c09
 80028c0:	08002c1d 	.word	0x08002c1d
 80028c4:	08002c31 	.word	0x08002c31
	case 0:
		snprintf(buffer, sizeof(buffer), "%ds",
				SetpointsUnion.SetpointsArray[num_item]);
 80028c8:	79fb      	ldrb	r3, [r7, #7]
 80028ca:	4aaf      	ldr	r2, [pc, #700]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 80028cc:	5cd3      	ldrb	r3, [r2, r3]
		snprintf(buffer, sizeof(buffer), "%ds",
 80028ce:	f107 000c 	add.w	r0, r7, #12
 80028d2:	4aae      	ldr	r2, [pc, #696]	; (8002b8c <fnPrintMenuSetpointsItemVal+0x354>)
 80028d4:	210a      	movs	r1, #10
 80028d6:	f001 fe73 	bl	80045c0 <mini_snprintf>
		break;
 80028da:	e1b4      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 1:

		switch (SetpointsUnion.SetpointsArray[num_item]) {
 80028dc:	79fb      	ldrb	r3, [r7, #7]
 80028de:	4aaa      	ldr	r2, [pc, #680]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 80028e0:	5cd3      	ldrb	r3, [r2, r3]
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d00e      	beq.n	8002904 <fnPrintMenuSetpointsItemVal+0xcc>
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	dc1c      	bgt.n	8002924 <fnPrintMenuSetpointsItemVal+0xec>
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d002      	beq.n	80028f4 <fnPrintMenuSetpointsItemVal+0xbc>
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d010      	beq.n	8002914 <fnPrintMenuSetpointsItemVal+0xdc>
			break;
		case AUTO_MODE:
			snprintf(buffer, sizeof(buffer), "auto");
			break;
		default:
			break;
 80028f2:	e017      	b.n	8002924 <fnPrintMenuSetpointsItemVal+0xec>
			snprintf(buffer, sizeof(buffer), "off");
 80028f4:	f107 030c 	add.w	r3, r7, #12
 80028f8:	4aa5      	ldr	r2, [pc, #660]	; (8002b90 <fnPrintMenuSetpointsItemVal+0x358>)
 80028fa:	210a      	movs	r1, #10
 80028fc:	4618      	mov	r0, r3
 80028fe:	f001 fe5f 	bl	80045c0 <mini_snprintf>
			break;
 8002902:	e010      	b.n	8002926 <fnPrintMenuSetpointsItemVal+0xee>
			snprintf(buffer, sizeof(buffer), "on");
 8002904:	f107 030c 	add.w	r3, r7, #12
 8002908:	4aa2      	ldr	r2, [pc, #648]	; (8002b94 <fnPrintMenuSetpointsItemVal+0x35c>)
 800290a:	210a      	movs	r1, #10
 800290c:	4618      	mov	r0, r3
 800290e:	f001 fe57 	bl	80045c0 <mini_snprintf>
			break;
 8002912:	e008      	b.n	8002926 <fnPrintMenuSetpointsItemVal+0xee>
			snprintf(buffer, sizeof(buffer), "auto");
 8002914:	f107 030c 	add.w	r3, r7, #12
 8002918:	4a9f      	ldr	r2, [pc, #636]	; (8002b98 <fnPrintMenuSetpointsItemVal+0x360>)
 800291a:	210a      	movs	r1, #10
 800291c:	4618      	mov	r0, r3
 800291e:	f001 fe4f 	bl	80045c0 <mini_snprintf>
			break;
 8002922:	e000      	b.n	8002926 <fnPrintMenuSetpointsItemVal+0xee>
			break;
 8002924:	bf00      	nop
		}

		break;
 8002926:	e18e      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 2:
		float_m = SetpointsUnion.SetpointsArray[num_item];
 8002928:	79fb      	ldrb	r3, [r7, #7]
 800292a:	4a97      	ldr	r2, [pc, #604]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 800292c:	5cd3      	ldrb	r3, [r2, r3]
 800292e:	75fb      	strb	r3, [r7, #23]
		float_n = float_m % 10;
 8002930:	7dfa      	ldrb	r2, [r7, #23]
 8002932:	4b9a      	ldr	r3, [pc, #616]	; (8002b9c <fnPrintMenuSetpointsItemVal+0x364>)
 8002934:	fba3 1302 	umull	r1, r3, r3, r2
 8002938:	08d9      	lsrs	r1, r3, #3
 800293a:	460b      	mov	r3, r1
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	440b      	add	r3, r1
 8002940:	005b      	lsls	r3, r3, #1
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	75bb      	strb	r3, [r7, #22]
		float_m = float_m / 10;
 8002946:	7dfb      	ldrb	r3, [r7, #23]
 8002948:	4a94      	ldr	r2, [pc, #592]	; (8002b9c <fnPrintMenuSetpointsItemVal+0x364>)
 800294a:	fba2 2303 	umull	r2, r3, r2, r3
 800294e:	08db      	lsrs	r3, r3, #3
 8002950:	75fb      	strb	r3, [r7, #23]
		snprintf(buffer, sizeof(buffer), "%d.%d", float_m, float_n);
 8002952:	7dfa      	ldrb	r2, [r7, #23]
 8002954:	7dbb      	ldrb	r3, [r7, #22]
 8002956:	f107 000c 	add.w	r0, r7, #12
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	4613      	mov	r3, r2
 800295e:	4a90      	ldr	r2, [pc, #576]	; (8002ba0 <fnPrintMenuSetpointsItemVal+0x368>)
 8002960:	210a      	movs	r1, #10
 8002962:	f001 fe2d 	bl	80045c0 <mini_snprintf>
		break;
 8002966:	e16e      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 3:
		snprintf(buffer, sizeof(buffer), "%ds",
				SetpointsUnion.SetpointsArray[num_item]);
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	4a87      	ldr	r2, [pc, #540]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 800296c:	5cd3      	ldrb	r3, [r2, r3]
		snprintf(buffer, sizeof(buffer), "%ds",
 800296e:	f107 000c 	add.w	r0, r7, #12
 8002972:	4a86      	ldr	r2, [pc, #536]	; (8002b8c <fnPrintMenuSetpointsItemVal+0x354>)
 8002974:	210a      	movs	r1, #10
 8002976:	f001 fe23 	bl	80045c0 <mini_snprintf>
		break;
 800297a:	e164      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 4:
		float_m = SetpointsUnion.SetpointsArray[num_item];
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	4a82      	ldr	r2, [pc, #520]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002980:	5cd3      	ldrb	r3, [r2, r3]
 8002982:	75fb      	strb	r3, [r7, #23]
		float_n = float_m % 10;
 8002984:	7dfa      	ldrb	r2, [r7, #23]
 8002986:	4b85      	ldr	r3, [pc, #532]	; (8002b9c <fnPrintMenuSetpointsItemVal+0x364>)
 8002988:	fba3 1302 	umull	r1, r3, r3, r2
 800298c:	08d9      	lsrs	r1, r3, #3
 800298e:	460b      	mov	r3, r1
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	440b      	add	r3, r1
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	75bb      	strb	r3, [r7, #22]
		float_m = float_m / 10;
 800299a:	7dfb      	ldrb	r3, [r7, #23]
 800299c:	4a7f      	ldr	r2, [pc, #508]	; (8002b9c <fnPrintMenuSetpointsItemVal+0x364>)
 800299e:	fba2 2303 	umull	r2, r3, r2, r3
 80029a2:	08db      	lsrs	r3, r3, #3
 80029a4:	75fb      	strb	r3, [r7, #23]
		snprintf(buffer, sizeof(buffer), "%d.%d", float_m, float_n);
 80029a6:	7dfa      	ldrb	r2, [r7, #23]
 80029a8:	7dbb      	ldrb	r3, [r7, #22]
 80029aa:	f107 000c 	add.w	r0, r7, #12
 80029ae:	9300      	str	r3, [sp, #0]
 80029b0:	4613      	mov	r3, r2
 80029b2:	4a7b      	ldr	r2, [pc, #492]	; (8002ba0 <fnPrintMenuSetpointsItemVal+0x368>)
 80029b4:	210a      	movs	r1, #10
 80029b6:	f001 fe03 	bl	80045c0 <mini_snprintf>
		break;
 80029ba:	e144      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 5:
		snprintf(buffer, sizeof(buffer), "%dm",
				SetpointsUnion.SetpointsArray[num_item]);
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	4a72      	ldr	r2, [pc, #456]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 80029c0:	5cd3      	ldrb	r3, [r2, r3]
		snprintf(buffer, sizeof(buffer), "%dm",
 80029c2:	f107 000c 	add.w	r0, r7, #12
 80029c6:	4a77      	ldr	r2, [pc, #476]	; (8002ba4 <fnPrintMenuSetpointsItemVal+0x36c>)
 80029c8:	210a      	movs	r1, #10
 80029ca:	f001 fdf9 	bl	80045c0 <mini_snprintf>
		break;
 80029ce:	e13a      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 6:
		switch (SetpointsUnion.SetpointsArray[num_item]) {
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	4a6d      	ldr	r2, [pc, #436]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 80029d4:	5cd3      	ldrb	r3, [r2, r3]
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d00e      	beq.n	80029f8 <fnPrintMenuSetpointsItemVal+0x1c0>
 80029da:	2b02      	cmp	r3, #2
 80029dc:	dc1c      	bgt.n	8002a18 <fnPrintMenuSetpointsItemVal+0x1e0>
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d002      	beq.n	80029e8 <fnPrintMenuSetpointsItemVal+0x1b0>
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d010      	beq.n	8002a08 <fnPrintMenuSetpointsItemVal+0x1d0>
			break;
		case AUTO_MODE:
			snprintf(buffer, sizeof(buffer), "auto");
			break;
		default:
			break;
 80029e6:	e017      	b.n	8002a18 <fnPrintMenuSetpointsItemVal+0x1e0>
			snprintf(buffer, sizeof(buffer), "off");
 80029e8:	f107 030c 	add.w	r3, r7, #12
 80029ec:	4a68      	ldr	r2, [pc, #416]	; (8002b90 <fnPrintMenuSetpointsItemVal+0x358>)
 80029ee:	210a      	movs	r1, #10
 80029f0:	4618      	mov	r0, r3
 80029f2:	f001 fde5 	bl	80045c0 <mini_snprintf>
			break;
 80029f6:	e010      	b.n	8002a1a <fnPrintMenuSetpointsItemVal+0x1e2>
			snprintf(buffer, sizeof(buffer), "on");
 80029f8:	f107 030c 	add.w	r3, r7, #12
 80029fc:	4a65      	ldr	r2, [pc, #404]	; (8002b94 <fnPrintMenuSetpointsItemVal+0x35c>)
 80029fe:	210a      	movs	r1, #10
 8002a00:	4618      	mov	r0, r3
 8002a02:	f001 fddd 	bl	80045c0 <mini_snprintf>
			break;
 8002a06:	e008      	b.n	8002a1a <fnPrintMenuSetpointsItemVal+0x1e2>
			snprintf(buffer, sizeof(buffer), "auto");
 8002a08:	f107 030c 	add.w	r3, r7, #12
 8002a0c:	4a62      	ldr	r2, [pc, #392]	; (8002b98 <fnPrintMenuSetpointsItemVal+0x360>)
 8002a0e:	210a      	movs	r1, #10
 8002a10:	4618      	mov	r0, r3
 8002a12:	f001 fdd5 	bl	80045c0 <mini_snprintf>
			break;
 8002a16:	e000      	b.n	8002a1a <fnPrintMenuSetpointsItemVal+0x1e2>
			break;
 8002a18:	bf00      	nop
		}
		break;
 8002a1a:	e114      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 7:
		float_m = SetpointsUnion.SetpointsArray[num_item];
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
 8002a1e:	4a5a      	ldr	r2, [pc, #360]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002a20:	5cd3      	ldrb	r3, [r2, r3]
 8002a22:	75fb      	strb	r3, [r7, #23]
		float_n = float_m % 10;
 8002a24:	7dfa      	ldrb	r2, [r7, #23]
 8002a26:	4b5d      	ldr	r3, [pc, #372]	; (8002b9c <fnPrintMenuSetpointsItemVal+0x364>)
 8002a28:	fba3 1302 	umull	r1, r3, r3, r2
 8002a2c:	08d9      	lsrs	r1, r3, #3
 8002a2e:	460b      	mov	r3, r1
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	440b      	add	r3, r1
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	75bb      	strb	r3, [r7, #22]
		float_m = float_m / 10;
 8002a3a:	7dfb      	ldrb	r3, [r7, #23]
 8002a3c:	4a57      	ldr	r2, [pc, #348]	; (8002b9c <fnPrintMenuSetpointsItemVal+0x364>)
 8002a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a42:	08db      	lsrs	r3, r3, #3
 8002a44:	75fb      	strb	r3, [r7, #23]
		snprintf(buffer, sizeof(buffer), "%d.%d", float_m, float_n);
 8002a46:	7dfa      	ldrb	r2, [r7, #23]
 8002a48:	7dbb      	ldrb	r3, [r7, #22]
 8002a4a:	f107 000c 	add.w	r0, r7, #12
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	4613      	mov	r3, r2
 8002a52:	4a53      	ldr	r2, [pc, #332]	; (8002ba0 <fnPrintMenuSetpointsItemVal+0x368>)
 8002a54:	210a      	movs	r1, #10
 8002a56:	f001 fdb3 	bl	80045c0 <mini_snprintf>
		break;
 8002a5a:	e0f4      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 8:
	  	snprintf(buffer,sizeof(buffer), "%ds", SetpointsUnion.SetpointsArray[num_item]);
 8002a5c:	79fb      	ldrb	r3, [r7, #7]
 8002a5e:	4a4a      	ldr	r2, [pc, #296]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002a60:	5cd3      	ldrb	r3, [r2, r3]
 8002a62:	f107 000c 	add.w	r0, r7, #12
 8002a66:	4a49      	ldr	r2, [pc, #292]	; (8002b8c <fnPrintMenuSetpointsItemVal+0x354>)
 8002a68:	210a      	movs	r1, #10
 8002a6a:	f001 fda9 	bl	80045c0 <mini_snprintf>
	  	break;
 8002a6e:	e0ea      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 9:
		float_m = SetpointsUnion.SetpointsArray[num_item];
 8002a70:	79fb      	ldrb	r3, [r7, #7]
 8002a72:	4a45      	ldr	r2, [pc, #276]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002a74:	5cd3      	ldrb	r3, [r2, r3]
 8002a76:	75fb      	strb	r3, [r7, #23]
		float_n = float_m % 10;
 8002a78:	7dfa      	ldrb	r2, [r7, #23]
 8002a7a:	4b48      	ldr	r3, [pc, #288]	; (8002b9c <fnPrintMenuSetpointsItemVal+0x364>)
 8002a7c:	fba3 1302 	umull	r1, r3, r3, r2
 8002a80:	08d9      	lsrs	r1, r3, #3
 8002a82:	460b      	mov	r3, r1
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	440b      	add	r3, r1
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	75bb      	strb	r3, [r7, #22]
		float_m = float_m / 10;
 8002a8e:	7dfb      	ldrb	r3, [r7, #23]
 8002a90:	4a42      	ldr	r2, [pc, #264]	; (8002b9c <fnPrintMenuSetpointsItemVal+0x364>)
 8002a92:	fba2 2303 	umull	r2, r3, r2, r3
 8002a96:	08db      	lsrs	r3, r3, #3
 8002a98:	75fb      	strb	r3, [r7, #23]
		snprintf(buffer, sizeof(buffer), "%d.%d", float_m, float_n);
 8002a9a:	7dfa      	ldrb	r2, [r7, #23]
 8002a9c:	7dbb      	ldrb	r3, [r7, #22]
 8002a9e:	f107 000c 	add.w	r0, r7, #12
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	4a3e      	ldr	r2, [pc, #248]	; (8002ba0 <fnPrintMenuSetpointsItemVal+0x368>)
 8002aa8:	210a      	movs	r1, #10
 8002aaa:	f001 fd89 	bl	80045c0 <mini_snprintf>
		break;
 8002aae:	e0ca      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 10:
	  	snprintf(buffer,sizeof(buffer), "%dm", SetpointsUnion.SetpointsArray[num_item]);
 8002ab0:	79fb      	ldrb	r3, [r7, #7]
 8002ab2:	4a35      	ldr	r2, [pc, #212]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002ab4:	5cd3      	ldrb	r3, [r2, r3]
 8002ab6:	f107 000c 	add.w	r0, r7, #12
 8002aba:	4a3a      	ldr	r2, [pc, #232]	; (8002ba4 <fnPrintMenuSetpointsItemVal+0x36c>)
 8002abc:	210a      	movs	r1, #10
 8002abe:	f001 fd7f 	bl	80045c0 <mini_snprintf>
	      break;
 8002ac2:	e0c0      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 11:
	  	snprintf(buffer,sizeof(buffer), "%dC", SetpointsUnion.SetpointsArray[num_item]);
 8002ac4:	79fb      	ldrb	r3, [r7, #7]
 8002ac6:	4a30      	ldr	r2, [pc, #192]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002ac8:	5cd3      	ldrb	r3, [r2, r3]
 8002aca:	f107 000c 	add.w	r0, r7, #12
 8002ace:	4a36      	ldr	r2, [pc, #216]	; (8002ba8 <fnPrintMenuSetpointsItemVal+0x370>)
 8002ad0:	210a      	movs	r1, #10
 8002ad2:	f001 fd75 	bl	80045c0 <mini_snprintf>
	    break;
 8002ad6:	e0b6      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 12:
	  	snprintf(buffer,sizeof(buffer), "%dC", SetpointsUnion.SetpointsArray[num_item]);
 8002ad8:	79fb      	ldrb	r3, [r7, #7]
 8002ada:	4a2b      	ldr	r2, [pc, #172]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002adc:	5cd3      	ldrb	r3, [r2, r3]
 8002ade:	f107 000c 	add.w	r0, r7, #12
 8002ae2:	4a31      	ldr	r2, [pc, #196]	; (8002ba8 <fnPrintMenuSetpointsItemVal+0x370>)
 8002ae4:	210a      	movs	r1, #10
 8002ae6:	f001 fd6b 	bl	80045c0 <mini_snprintf>
	    break;
 8002aea:	e0ac      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 13:
		switch (SetpointsUnion.SetpointsArray[num_item]) {
 8002aec:	79fb      	ldrb	r3, [r7, #7]
 8002aee:	4a26      	ldr	r2, [pc, #152]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002af0:	5cd3      	ldrb	r3, [r2, r3]
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d00e      	beq.n	8002b14 <fnPrintMenuSetpointsItemVal+0x2dc>
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	dc1c      	bgt.n	8002b34 <fnPrintMenuSetpointsItemVal+0x2fc>
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d002      	beq.n	8002b04 <fnPrintMenuSetpointsItemVal+0x2cc>
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d010      	beq.n	8002b24 <fnPrintMenuSetpointsItemVal+0x2ec>
			break;
		case AUTO_MODE:
			snprintf(buffer, sizeof(buffer), "auto");
			break;
		default:
			break;
 8002b02:	e017      	b.n	8002b34 <fnPrintMenuSetpointsItemVal+0x2fc>
			snprintf(buffer, sizeof(buffer), "off");
 8002b04:	f107 030c 	add.w	r3, r7, #12
 8002b08:	4a21      	ldr	r2, [pc, #132]	; (8002b90 <fnPrintMenuSetpointsItemVal+0x358>)
 8002b0a:	210a      	movs	r1, #10
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f001 fd57 	bl	80045c0 <mini_snprintf>
			break;
 8002b12:	e010      	b.n	8002b36 <fnPrintMenuSetpointsItemVal+0x2fe>
			snprintf(buffer, sizeof(buffer), "on");
 8002b14:	f107 030c 	add.w	r3, r7, #12
 8002b18:	4a1e      	ldr	r2, [pc, #120]	; (8002b94 <fnPrintMenuSetpointsItemVal+0x35c>)
 8002b1a:	210a      	movs	r1, #10
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f001 fd4f 	bl	80045c0 <mini_snprintf>
			break;
 8002b22:	e008      	b.n	8002b36 <fnPrintMenuSetpointsItemVal+0x2fe>
			snprintf(buffer, sizeof(buffer), "auto");
 8002b24:	f107 030c 	add.w	r3, r7, #12
 8002b28:	4a1b      	ldr	r2, [pc, #108]	; (8002b98 <fnPrintMenuSetpointsItemVal+0x360>)
 8002b2a:	210a      	movs	r1, #10
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f001 fd47 	bl	80045c0 <mini_snprintf>
			break;
 8002b32:	e000      	b.n	8002b36 <fnPrintMenuSetpointsItemVal+0x2fe>
			break;
 8002b34:	bf00      	nop
		}
	    break;
 8002b36:	e086      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 14:
		snprintf(buffer,sizeof(buffer), "%dR", SetpointsUnion.SetpointsArray[num_item]);
 8002b38:	79fb      	ldrb	r3, [r7, #7]
 8002b3a:	4a13      	ldr	r2, [pc, #76]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002b3c:	5cd3      	ldrb	r3, [r2, r3]
 8002b3e:	f107 000c 	add.w	r0, r7, #12
 8002b42:	4a1a      	ldr	r2, [pc, #104]	; (8002bac <fnPrintMenuSetpointsItemVal+0x374>)
 8002b44:	210a      	movs	r1, #10
 8002b46:	f001 fd3b 	bl	80045c0 <mini_snprintf>
		break;
 8002b4a:	e07c      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 15:
	  	snprintf(buffer,sizeof(buffer), "%dR", SetpointsUnion.SetpointsArray[num_item]);
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	4a0e      	ldr	r2, [pc, #56]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002b50:	5cd3      	ldrb	r3, [r2, r3]
 8002b52:	f107 000c 	add.w	r0, r7, #12
 8002b56:	4a15      	ldr	r2, [pc, #84]	; (8002bac <fnPrintMenuSetpointsItemVal+0x374>)
 8002b58:	210a      	movs	r1, #10
 8002b5a:	f001 fd31 	bl	80045c0 <mini_snprintf>
	    break;
 8002b5e:	e072      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 16:
	  	snprintf(buffer,sizeof(buffer), "%d", SetpointsUnion.SetpointsArray[num_item]);
 8002b60:	79fb      	ldrb	r3, [r7, #7]
 8002b62:	4a09      	ldr	r2, [pc, #36]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002b64:	5cd3      	ldrb	r3, [r2, r3]
 8002b66:	f107 000c 	add.w	r0, r7, #12
 8002b6a:	4a11      	ldr	r2, [pc, #68]	; (8002bb0 <fnPrintMenuSetpointsItemVal+0x378>)
 8002b6c:	210a      	movs	r1, #10
 8002b6e:	f001 fd27 	bl	80045c0 <mini_snprintf>
	    break;
 8002b72:	e068      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 17:
	  	snprintf(buffer,sizeof(buffer), "%dL", SetpointsUnion.SetpointsArray[num_item]);
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	4a04      	ldr	r2, [pc, #16]	; (8002b88 <fnPrintMenuSetpointsItemVal+0x350>)
 8002b78:	5cd3      	ldrb	r3, [r2, r3]
 8002b7a:	f107 000c 	add.w	r0, r7, #12
 8002b7e:	4a0d      	ldr	r2, [pc, #52]	; (8002bb4 <fnPrintMenuSetpointsItemVal+0x37c>)
 8002b80:	210a      	movs	r1, #10
 8002b82:	f001 fd1d 	bl	80045c0 <mini_snprintf>
	    break;
 8002b86:	e05e      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>
 8002b88:	20000b5c 	.word	0x20000b5c
 8002b8c:	0800a674 	.word	0x0800a674
 8002b90:	0800a678 	.word	0x0800a678
 8002b94:	0800a67c 	.word	0x0800a67c
 8002b98:	0800a680 	.word	0x0800a680
 8002b9c:	cccccccd 	.word	0xcccccccd
 8002ba0:	0800a688 	.word	0x0800a688
 8002ba4:	0800a690 	.word	0x0800a690
 8002ba8:	0800a694 	.word	0x0800a694
 8002bac:	0800a698 	.word	0x0800a698
 8002bb0:	0800a69c 	.word	0x0800a69c
 8002bb4:	0800a6a0 	.word	0x0800a6a0

	case 18:
	  	snprintf(buffer,sizeof(buffer), "%dh", SetpointsUnion.SetpointsArray[num_item]);
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	4a2b      	ldr	r2, [pc, #172]	; (8002c68 <fnPrintMenuSetpointsItemVal+0x430>)
 8002bbc:	5cd3      	ldrb	r3, [r2, r3]
 8002bbe:	f107 000c 	add.w	r0, r7, #12
 8002bc2:	4a2a      	ldr	r2, [pc, #168]	; (8002c6c <fnPrintMenuSetpointsItemVal+0x434>)
 8002bc4:	210a      	movs	r1, #10
 8002bc6:	f001 fcfb 	bl	80045c0 <mini_snprintf>
	    break;
 8002bca:	e03c      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 19:
	  	snprintf(buffer,sizeof(buffer), "%d", SetpointsUnion.SetpointsArray[num_item]);
 8002bcc:	79fb      	ldrb	r3, [r7, #7]
 8002bce:	4a26      	ldr	r2, [pc, #152]	; (8002c68 <fnPrintMenuSetpointsItemVal+0x430>)
 8002bd0:	5cd3      	ldrb	r3, [r2, r3]
 8002bd2:	f107 000c 	add.w	r0, r7, #12
 8002bd6:	4a26      	ldr	r2, [pc, #152]	; (8002c70 <fnPrintMenuSetpointsItemVal+0x438>)
 8002bd8:	210a      	movs	r1, #10
 8002bda:	f001 fcf1 	bl	80045c0 <mini_snprintf>
	    break;
 8002bde:	e032      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 20:
	  	snprintf(buffer,sizeof(buffer), "%d", SetpointsUnion.SetpointsArray[num_item]);
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	4a21      	ldr	r2, [pc, #132]	; (8002c68 <fnPrintMenuSetpointsItemVal+0x430>)
 8002be4:	5cd3      	ldrb	r3, [r2, r3]
 8002be6:	f107 000c 	add.w	r0, r7, #12
 8002bea:	4a21      	ldr	r2, [pc, #132]	; (8002c70 <fnPrintMenuSetpointsItemVal+0x438>)
 8002bec:	210a      	movs	r1, #10
 8002bee:	f001 fce7 	bl	80045c0 <mini_snprintf>
	    break;
 8002bf2:	e028      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 21:
	  	snprintf(buffer,sizeof(buffer), "%d", SetpointsUnion.SetpointsArray[num_item]);
 8002bf4:	79fb      	ldrb	r3, [r7, #7]
 8002bf6:	4a1c      	ldr	r2, [pc, #112]	; (8002c68 <fnPrintMenuSetpointsItemVal+0x430>)
 8002bf8:	5cd3      	ldrb	r3, [r2, r3]
 8002bfa:	f107 000c 	add.w	r0, r7, #12
 8002bfe:	4a1c      	ldr	r2, [pc, #112]	; (8002c70 <fnPrintMenuSetpointsItemVal+0x438>)
 8002c00:	210a      	movs	r1, #10
 8002c02:	f001 fcdd 	bl	80045c0 <mini_snprintf>
	    break;
 8002c06:	e01e      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 22:
	  	snprintf(buffer,sizeof(buffer), "%d", SetpointsUnion.SetpointsArray[num_item]);
 8002c08:	79fb      	ldrb	r3, [r7, #7]
 8002c0a:	4a17      	ldr	r2, [pc, #92]	; (8002c68 <fnPrintMenuSetpointsItemVal+0x430>)
 8002c0c:	5cd3      	ldrb	r3, [r2, r3]
 8002c0e:	f107 000c 	add.w	r0, r7, #12
 8002c12:	4a17      	ldr	r2, [pc, #92]	; (8002c70 <fnPrintMenuSetpointsItemVal+0x438>)
 8002c14:	210a      	movs	r1, #10
 8002c16:	f001 fcd3 	bl	80045c0 <mini_snprintf>
	    break;
 8002c1a:	e014      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 23:
	  	snprintf(buffer,sizeof(buffer), "%d", SetpointsUnion.SetpointsArray[num_item]);
 8002c1c:	79fb      	ldrb	r3, [r7, #7]
 8002c1e:	4a12      	ldr	r2, [pc, #72]	; (8002c68 <fnPrintMenuSetpointsItemVal+0x430>)
 8002c20:	5cd3      	ldrb	r3, [r2, r3]
 8002c22:	f107 000c 	add.w	r0, r7, #12
 8002c26:	4a12      	ldr	r2, [pc, #72]	; (8002c70 <fnPrintMenuSetpointsItemVal+0x438>)
 8002c28:	210a      	movs	r1, #10
 8002c2a:	f001 fcc9 	bl	80045c0 <mini_snprintf>
	    break;
 8002c2e:	e00a      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	case 24:
	  	snprintf(buffer,sizeof(buffer), "%d", SetpointsUnion.SetpointsArray[num_item]);
 8002c30:	79fb      	ldrb	r3, [r7, #7]
 8002c32:	4a0d      	ldr	r2, [pc, #52]	; (8002c68 <fnPrintMenuSetpointsItemVal+0x430>)
 8002c34:	5cd3      	ldrb	r3, [r2, r3]
 8002c36:	f107 000c 	add.w	r0, r7, #12
 8002c3a:	4a0d      	ldr	r2, [pc, #52]	; (8002c70 <fnPrintMenuSetpointsItemVal+0x438>)
 8002c3c:	210a      	movs	r1, #10
 8002c3e:	f001 fcbf 	bl	80045c0 <mini_snprintf>
	    break;
 8002c42:	e000      	b.n	8002c46 <fnPrintMenuSetpointsItemVal+0x40e>

	default:
		break;
 8002c44:	bf00      	nop
	}

   u8g2_DrawStr(&u8g2,102,(num_line*12),buffer);
 8002c46:	79bb      	ldrb	r3, [r7, #6]
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	0052      	lsls	r2, r2, #1
 8002c4e:	4413      	add	r3, r2
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	f107 030c 	add.w	r3, r7, #12
 8002c58:	2166      	movs	r1, #102	; 0x66
 8002c5a:	4806      	ldr	r0, [pc, #24]	; (8002c74 <fnPrintMenuSetpointsItemVal+0x43c>)
 8002c5c:	f002 fc24 	bl	80054a8 <u8g2_DrawStr>

 }
 8002c60:	bf00      	nop
 8002c62:	3718      	adds	r7, #24
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	20000b5c 	.word	0x20000b5c
 8002c6c:	0800a6a4 	.word	0x0800a6a4
 8002c70:	0800a69c 	.word	0x0800a69c
 8002c74:	20000a4c 	.word	0x20000a4c

08002c78 <fnPrintMenuParamItemVal>:
//*********************************************************************************************************************


//       ------------------------------
void fnPrintMenuParamItemVal(uint8_t num_item, uint8_t num_line){
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b08a      	sub	sp, #40	; 0x28
 8002c7c:	af02      	add	r7, sp, #8
 8002c7e:	4603      	mov	r3, r0
 8002c80:	460a      	mov	r2, r1
 8002c82:	71fb      	strb	r3, [r7, #7]
 8002c84:	4613      	mov	r3, r2
 8002c86:	71bb      	strb	r3, [r7, #6]

  char buffer[10] = {0,};
 8002c88:	2300      	movs	r3, #0
 8002c8a:	60fb      	str	r3, [r7, #12]
 8002c8c:	f107 0310 	add.w	r3, r7, #16
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	809a      	strh	r2, [r3, #4]
  int float_m, float_n; //         

  switch (num_item)
 8002c96:	79fb      	ldrb	r3, [r7, #7]
 8002c98:	2b0e      	cmp	r3, #14
 8002c9a:	f200 8155 	bhi.w	8002f48 <fnPrintMenuParamItemVal+0x2d0>
 8002c9e:	a201      	add	r2, pc, #4	; (adr r2, 8002ca4 <fnPrintMenuParamItemVal+0x2c>)
 8002ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca4:	08002ce1 	.word	0x08002ce1
 8002ca8:	08002d37 	.word	0x08002d37
 8002cac:	08002d49 	.word	0x08002d49
 8002cb0:	08002d9f 	.word	0x08002d9f
 8002cb4:	08002df5 	.word	0x08002df5
 8002cb8:	08002e4b 	.word	0x08002e4b
 8002cbc:	08002ea1 	.word	0x08002ea1
 8002cc0:	08002ecb 	.word	0x08002ecb
 8002cc4:	08002edd 	.word	0x08002edd
 8002cc8:	08002eef 	.word	0x08002eef
 8002ccc:	08002f01 	.word	0x08002f01
 8002cd0:	08002f13 	.word	0x08002f13
 8002cd4:	08002f25 	.word	0x08002f25
 8002cd8:	08002f37 	.word	0x08002f37
 8002cdc:	08002f49 	.word	0x08002f49
  {
  case 0:
    float_m = (int)(main_data.battery_voltage * 10);
 8002ce0:	4ba2      	ldr	r3, [pc, #648]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	49a2      	ldr	r1, [pc, #648]	; (8002f70 <fnPrintMenuParamItemVal+0x2f8>)
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7fd ff08 	bl	8000afc <__aeabi_fmul>
 8002cec:	4603      	mov	r3, r0
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7fe f854 	bl	8000d9c <__aeabi_f2iz>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	61fb      	str	r3, [r7, #28]
    float_n = float_m%10;
 8002cf8:	69fa      	ldr	r2, [r7, #28]
 8002cfa:	4b9e      	ldr	r3, [pc, #632]	; (8002f74 <fnPrintMenuParamItemVal+0x2fc>)
 8002cfc:	fb83 1302 	smull	r1, r3, r3, r2
 8002d00:	1099      	asrs	r1, r3, #2
 8002d02:	17d3      	asrs	r3, r2, #31
 8002d04:	1ac9      	subs	r1, r1, r3
 8002d06:	460b      	mov	r3, r1
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	440b      	add	r3, r1
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	61bb      	str	r3, [r7, #24]
    float_m = float_m/10;
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	4a97      	ldr	r2, [pc, #604]	; (8002f74 <fnPrintMenuParamItemVal+0x2fc>)
 8002d16:	fb82 1203 	smull	r1, r2, r2, r3
 8002d1a:	1092      	asrs	r2, r2, #2
 8002d1c:	17db      	asrs	r3, r3, #31
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	61fb      	str	r3, [r7, #28]
    snprintf(buffer,sizeof(buffer),"%d.%dv",float_m, float_n);
 8002d22:	f107 000c 	add.w	r0, r7, #12
 8002d26:	69bb      	ldr	r3, [r7, #24]
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	4a92      	ldr	r2, [pc, #584]	; (8002f78 <fnPrintMenuParamItemVal+0x300>)
 8002d2e:	210a      	movs	r1, #10
 8002d30:	f001 fc46 	bl	80045c0 <mini_snprintf>
    break;
 8002d34:	e109      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 1:
    snprintf(buffer,sizeof(buffer),"%uL", main_data.water_level_liter);
 8002d36:	4b8d      	ldr	r3, [pc, #564]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002d38:	7e1b      	ldrb	r3, [r3, #24]
 8002d3a:	f107 000c 	add.w	r0, r7, #12
 8002d3e:	4a8f      	ldr	r2, [pc, #572]	; (8002f7c <fnPrintMenuParamItemVal+0x304>)
 8002d40:	210a      	movs	r1, #10
 8002d42:	f001 fc3d 	bl	80045c0 <mini_snprintf>
    break;
 8002d46:	e100      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 2:
    float_m = (int)(main_data.outside_temperature * 10);
 8002d48:	4b88      	ldr	r3, [pc, #544]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4988      	ldr	r1, [pc, #544]	; (8002f70 <fnPrintMenuParamItemVal+0x2f8>)
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7fd fed4 	bl	8000afc <__aeabi_fmul>
 8002d54:	4603      	mov	r3, r0
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7fe f820 	bl	8000d9c <__aeabi_f2iz>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	61fb      	str	r3, [r7, #28]
    float_n = float_m%10;
 8002d60:	69fa      	ldr	r2, [r7, #28]
 8002d62:	4b84      	ldr	r3, [pc, #528]	; (8002f74 <fnPrintMenuParamItemVal+0x2fc>)
 8002d64:	fb83 1302 	smull	r1, r3, r3, r2
 8002d68:	1099      	asrs	r1, r3, #2
 8002d6a:	17d3      	asrs	r3, r2, #31
 8002d6c:	1ac9      	subs	r1, r1, r3
 8002d6e:	460b      	mov	r3, r1
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	440b      	add	r3, r1
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	61bb      	str	r3, [r7, #24]
    float_m = float_m/10;
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	4a7d      	ldr	r2, [pc, #500]	; (8002f74 <fnPrintMenuParamItemVal+0x2fc>)
 8002d7e:	fb82 1203 	smull	r1, r2, r2, r3
 8002d82:	1092      	asrs	r2, r2, #2
 8002d84:	17db      	asrs	r3, r3, #31
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	61fb      	str	r3, [r7, #28]
    snprintf(buffer,sizeof(buffer),"%d.%dC",float_m, float_n);
 8002d8a:	f107 000c 	add.w	r0, r7, #12
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	9300      	str	r3, [sp, #0]
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	4a7a      	ldr	r2, [pc, #488]	; (8002f80 <fnPrintMenuParamItemVal+0x308>)
 8002d96:	210a      	movs	r1, #10
 8002d98:	f001 fc12 	bl	80045c0 <mini_snprintf>
    break;
 8002d9c:	e0d5      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 3:
    float_m = (int)(main_data.inside_temperature * 10);
 8002d9e:	4b73      	ldr	r3, [pc, #460]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	4973      	ldr	r1, [pc, #460]	; (8002f70 <fnPrintMenuParamItemVal+0x2f8>)
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fd fea9 	bl	8000afc <__aeabi_fmul>
 8002daa:	4603      	mov	r3, r0
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7fd fff5 	bl	8000d9c <__aeabi_f2iz>
 8002db2:	4603      	mov	r3, r0
 8002db4:	61fb      	str	r3, [r7, #28]
    float_n = float_m%10;
 8002db6:	69fa      	ldr	r2, [r7, #28]
 8002db8:	4b6e      	ldr	r3, [pc, #440]	; (8002f74 <fnPrintMenuParamItemVal+0x2fc>)
 8002dba:	fb83 1302 	smull	r1, r3, r3, r2
 8002dbe:	1099      	asrs	r1, r3, #2
 8002dc0:	17d3      	asrs	r3, r2, #31
 8002dc2:	1ac9      	subs	r1, r1, r3
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	440b      	add	r3, r1
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	61bb      	str	r3, [r7, #24]
    float_m = float_m/10;
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	4a68      	ldr	r2, [pc, #416]	; (8002f74 <fnPrintMenuParamItemVal+0x2fc>)
 8002dd4:	fb82 1203 	smull	r1, r2, r2, r3
 8002dd8:	1092      	asrs	r2, r2, #2
 8002dda:	17db      	asrs	r3, r3, #31
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	61fb      	str	r3, [r7, #28]
    snprintf(buffer,sizeof(buffer),"%d.%dC",float_m, float_n);
 8002de0:	f107 000c 	add.w	r0, r7, #12
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	4a65      	ldr	r2, [pc, #404]	; (8002f80 <fnPrintMenuParamItemVal+0x308>)
 8002dec:	210a      	movs	r1, #10
 8002dee:	f001 fbe7 	bl	80045c0 <mini_snprintf>
    break;
 8002df2:	e0aa      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 4:
    float_m = (int)(main_data.fridge_temperature * 10);
 8002df4:	4b5d      	ldr	r3, [pc, #372]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	495d      	ldr	r1, [pc, #372]	; (8002f70 <fnPrintMenuParamItemVal+0x2f8>)
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7fd fe7e 	bl	8000afc <__aeabi_fmul>
 8002e00:	4603      	mov	r3, r0
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fd ffca 	bl	8000d9c <__aeabi_f2iz>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	61fb      	str	r3, [r7, #28]
    float_n = float_m%10;
 8002e0c:	69fa      	ldr	r2, [r7, #28]
 8002e0e:	4b59      	ldr	r3, [pc, #356]	; (8002f74 <fnPrintMenuParamItemVal+0x2fc>)
 8002e10:	fb83 1302 	smull	r1, r3, r3, r2
 8002e14:	1099      	asrs	r1, r3, #2
 8002e16:	17d3      	asrs	r3, r2, #31
 8002e18:	1ac9      	subs	r1, r1, r3
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	440b      	add	r3, r1
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	61bb      	str	r3, [r7, #24]
    float_m = float_m/10;
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	4a52      	ldr	r2, [pc, #328]	; (8002f74 <fnPrintMenuParamItemVal+0x2fc>)
 8002e2a:	fb82 1203 	smull	r1, r2, r2, r3
 8002e2e:	1092      	asrs	r2, r2, #2
 8002e30:	17db      	asrs	r3, r3, #31
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	61fb      	str	r3, [r7, #28]
    snprintf(buffer,sizeof(buffer),"%d.%dC",float_m, float_n);
 8002e36:	f107 000c 	add.w	r0, r7, #12
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	9300      	str	r3, [sp, #0]
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	4a4f      	ldr	r2, [pc, #316]	; (8002f80 <fnPrintMenuParamItemVal+0x308>)
 8002e42:	210a      	movs	r1, #10
 8002e44:	f001 fbbc 	bl	80045c0 <mini_snprintf>
    break;
 8002e48:	e07f      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 5:
    float_m = (int)(main_data.sensors_supply_voltage * 10);
 8002e4a:	4b48      	ldr	r3, [pc, #288]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	4948      	ldr	r1, [pc, #288]	; (8002f70 <fnPrintMenuParamItemVal+0x2f8>)
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7fd fe53 	bl	8000afc <__aeabi_fmul>
 8002e56:	4603      	mov	r3, r0
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f7fd ff9f 	bl	8000d9c <__aeabi_f2iz>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	61fb      	str	r3, [r7, #28]
    float_n = float_m%10;
 8002e62:	69fa      	ldr	r2, [r7, #28]
 8002e64:	4b43      	ldr	r3, [pc, #268]	; (8002f74 <fnPrintMenuParamItemVal+0x2fc>)
 8002e66:	fb83 1302 	smull	r1, r3, r3, r2
 8002e6a:	1099      	asrs	r1, r3, #2
 8002e6c:	17d3      	asrs	r3, r2, #31
 8002e6e:	1ac9      	subs	r1, r1, r3
 8002e70:	460b      	mov	r3, r1
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	440b      	add	r3, r1
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	61bb      	str	r3, [r7, #24]
    float_m = float_m/10;
 8002e7c:	69fb      	ldr	r3, [r7, #28]
 8002e7e:	4a3d      	ldr	r2, [pc, #244]	; (8002f74 <fnPrintMenuParamItemVal+0x2fc>)
 8002e80:	fb82 1203 	smull	r1, r2, r2, r3
 8002e84:	1092      	asrs	r2, r2, #2
 8002e86:	17db      	asrs	r3, r3, #31
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	61fb      	str	r3, [r7, #28]
    snprintf(buffer,sizeof(buffer),"%d.%dv",float_m, float_n);
 8002e8c:	f107 000c 	add.w	r0, r7, #12
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	9300      	str	r3, [sp, #0]
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	4a38      	ldr	r2, [pc, #224]	; (8002f78 <fnPrintMenuParamItemVal+0x300>)
 8002e98:	210a      	movs	r1, #10
 8002e9a:	f001 fb91 	bl	80045c0 <mini_snprintf>
    break;
 8002e9e:	e054      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 6:
    if(main_data.res_sensor_resistance <= WATER_SENS_MAX_MAX)snprintf(buffer,sizeof(buffer),"%d",main_data.res_sensor_resistance);
 8002ea0:	4b32      	ldr	r3, [pc, #200]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002ea2:	899b      	ldrh	r3, [r3, #12]
 8002ea4:	2bf0      	cmp	r3, #240	; 0xf0
 8002ea6:	d808      	bhi.n	8002eba <fnPrintMenuParamItemVal+0x242>
 8002ea8:	4b30      	ldr	r3, [pc, #192]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002eaa:	899b      	ldrh	r3, [r3, #12]
 8002eac:	f107 000c 	add.w	r0, r7, #12
 8002eb0:	4a34      	ldr	r2, [pc, #208]	; (8002f84 <fnPrintMenuParamItemVal+0x30c>)
 8002eb2:	210a      	movs	r1, #10
 8002eb4:	f001 fb84 	bl	80045c0 <mini_snprintf>
    else snprintf(buffer,sizeof(buffer),"xxx");
    break;
 8002eb8:	e047      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>
    else snprintf(buffer,sizeof(buffer),"xxx");
 8002eba:	f107 030c 	add.w	r3, r7, #12
 8002ebe:	4a32      	ldr	r2, [pc, #200]	; (8002f88 <fnPrintMenuParamItemVal+0x310>)
 8002ec0:	210a      	movs	r1, #10
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f001 fb7c 	bl	80045c0 <mini_snprintf>
    break;
 8002ec8:	e03f      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 7:
    snprintf(buffer,sizeof(buffer),"%1u", main_data.door_switch_state);
 8002eca:	4b28      	ldr	r3, [pc, #160]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002ecc:	7e9b      	ldrb	r3, [r3, #26]
 8002ece:	f107 000c 	add.w	r0, r7, #12
 8002ed2:	4a2e      	ldr	r2, [pc, #184]	; (8002f8c <fnPrintMenuParamItemVal+0x314>)
 8002ed4:	210a      	movs	r1, #10
 8002ed6:	f001 fb73 	bl	80045c0 <mini_snprintf>

    break;
 8002eda:	e036      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 8:
    snprintf(buffer,sizeof(buffer),"%1u", main_data.proximity_sensor_state);
 8002edc:	4b23      	ldr	r3, [pc, #140]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002ede:	7edb      	ldrb	r3, [r3, #27]
 8002ee0:	f107 000c 	add.w	r0, r7, #12
 8002ee4:	4a29      	ldr	r2, [pc, #164]	; (8002f8c <fnPrintMenuParamItemVal+0x314>)
 8002ee6:	210a      	movs	r1, #10
 8002ee8:	f001 fb6a 	bl	80045c0 <mini_snprintf>
    break;
 8002eec:	e02d      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>
  case 9:
    snprintf(buffer,sizeof(buffer),"%1u", main_data.ignition_switch_state);
 8002eee:	4b1f      	ldr	r3, [pc, #124]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002ef0:	7f1b      	ldrb	r3, [r3, #28]
 8002ef2:	f107 000c 	add.w	r0, r7, #12
 8002ef6:	4a25      	ldr	r2, [pc, #148]	; (8002f8c <fnPrintMenuParamItemVal+0x314>)
 8002ef8:	210a      	movs	r1, #10
 8002efa:	f001 fb61 	bl	80045c0 <mini_snprintf>
    break;
 8002efe:	e024      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 10:
	snprintf(buffer,sizeof(buffer),"%1u", main_data.converter_output_state);
 8002f00:	4b1a      	ldr	r3, [pc, #104]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002f02:	7f5b      	ldrb	r3, [r3, #29]
 8002f04:	f107 000c 	add.w	r0, r7, #12
 8002f08:	4a20      	ldr	r2, [pc, #128]	; (8002f8c <fnPrintMenuParamItemVal+0x314>)
 8002f0a:	210a      	movs	r1, #10
 8002f0c:	f001 fb58 	bl	80045c0 <mini_snprintf>
    break;
 8002f10:	e01b      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 11:
    snprintf(buffer,sizeof(buffer),"%1u", main_data.fridge_output_state);
 8002f12:	4b16      	ldr	r3, [pc, #88]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002f14:	7f9b      	ldrb	r3, [r3, #30]
 8002f16:	f107 000c 	add.w	r0, r7, #12
 8002f1a:	4a1c      	ldr	r2, [pc, #112]	; (8002f8c <fnPrintMenuParamItemVal+0x314>)
 8002f1c:	210a      	movs	r1, #10
 8002f1e:	f001 fb4f 	bl	80045c0 <mini_snprintf>
    break;
 8002f22:	e012      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 12:
    snprintf(buffer,sizeof(buffer),"%1u", main_data.pump_output_state);
 8002f24:	4b11      	ldr	r3, [pc, #68]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002f26:	7fdb      	ldrb	r3, [r3, #31]
 8002f28:	f107 000c 	add.w	r0, r7, #12
 8002f2c:	4a17      	ldr	r2, [pc, #92]	; (8002f8c <fnPrintMenuParamItemVal+0x314>)
 8002f2e:	210a      	movs	r1, #10
 8002f30:	f001 fb46 	bl	80045c0 <mini_snprintf>
    break;
 8002f34:	e009      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>

  case 13:
	snprintf(buffer,sizeof(buffer),"%1u", main_data.error_code);
 8002f36:	4b0d      	ldr	r3, [pc, #52]	; (8002f6c <fnPrintMenuParamItemVal+0x2f4>)
 8002f38:	7e5b      	ldrb	r3, [r3, #25]
 8002f3a:	f107 000c 	add.w	r0, r7, #12
 8002f3e:	4a13      	ldr	r2, [pc, #76]	; (8002f8c <fnPrintMenuParamItemVal+0x314>)
 8002f40:	210a      	movs	r1, #10
 8002f42:	f001 fb3d 	bl	80045c0 <mini_snprintf>
    break;
 8002f46:	e000      	b.n	8002f4a <fnPrintMenuParamItemVal+0x2d2>
  case 14:

    break;

  default:
    break;
 8002f48:	bf00      	nop
  }

  u8g2_DrawStr(&u8g2,98,(num_line*12),buffer);
 8002f4a:	79bb      	ldrb	r3, [r7, #6]
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	461a      	mov	r2, r3
 8002f50:	0052      	lsls	r2, r2, #1
 8002f52:	4413      	add	r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	f107 030c 	add.w	r3, r7, #12
 8002f5c:	2162      	movs	r1, #98	; 0x62
 8002f5e:	480c      	ldr	r0, [pc, #48]	; (8002f90 <fnPrintMenuParamItemVal+0x318>)
 8002f60:	f002 faa2 	bl	80054a8 <u8g2_DrawStr>
}
 8002f64:	bf00      	nop
 8002f66:	3720      	adds	r7, #32
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	200009b8 	.word	0x200009b8
 8002f70:	41200000 	.word	0x41200000
 8002f74:	66666667 	.word	0x66666667
 8002f78:	0800a6a8 	.word	0x0800a6a8
 8002f7c:	0800a6b0 	.word	0x0800a6b0
 8002f80:	0800a6b4 	.word	0x0800a6b4
 8002f84:	0800a69c 	.word	0x0800a69c
 8002f88:	0800a6bc 	.word	0x0800a6bc
 8002f8c:	0800a6c0 	.word	0x0800a6c0
 8002f90:	20000a4c 	.word	0x20000a4c

08002f94 <fnPrintMenuParamView>:
//*************************************************************************************************************

//     ---------------------------------------------
void fnPrintMenuParamView(void){
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0

	u8g2_ClearBuffer(&u8g2);				//
 8002f9a:	482a      	ldr	r0, [pc, #168]	; (8003044 <fnPrintMenuParamView+0xb0>)
 8002f9c:	f001 fe1f 	bl	8004bde <u8g2_ClearBuffer>
	u8g2_SetFont(&u8g2,u8g2_font_ncenB08_tr);
 8002fa0:	4929      	ldr	r1, [pc, #164]	; (8003048 <fnPrintMenuParamView+0xb4>)
 8002fa2:	4828      	ldr	r0, [pc, #160]	; (8003044 <fnPrintMenuParamView+0xb0>)
 8002fa4:	f002 fb1e 	bl	80055e4 <u8g2_SetFont>

  for (uint8_t i = 0; i < display_num_lines; i++) {   // ,    
 8002fa8:	2300      	movs	r3, #0
 8002faa:	71fb      	strb	r3, [r7, #7]
 8002fac:	e024      	b.n	8002ff8 <fnPrintMenuParamView+0x64>

    fnPrintMenuItemName(i+(menu_current_page*display_num_lines), i+1, parameters_names); //   
 8002fae:	4b27      	ldr	r3, [pc, #156]	; (800304c <fnPrintMenuParamView+0xb8>)
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	4a27      	ldr	r2, [pc, #156]	; (8003050 <fnPrintMenuParamView+0xbc>)
 8002fb4:	7812      	ldrb	r2, [r2, #0]
 8002fb6:	fb02 f303 	mul.w	r3, r2, r3
 8002fba:	b2da      	uxtb	r2, r3
 8002fbc:	79fb      	ldrb	r3, [r7, #7]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	b2d8      	uxtb	r0, r3
 8002fc2:	79fb      	ldrb	r3, [r7, #7]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	4a22      	ldr	r2, [pc, #136]	; (8003054 <fnPrintMenuParamView+0xc0>)
 8002fca:	4619      	mov	r1, r3
 8002fcc:	f7ff fb00 	bl	80025d0 <fnPrintMenuItemName>
    fnPrintMenuParamItemVal(i+(menu_current_page*display_num_lines), i+1); //     
 8002fd0:	4b1e      	ldr	r3, [pc, #120]	; (800304c <fnPrintMenuParamView+0xb8>)
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	4a1e      	ldr	r2, [pc, #120]	; (8003050 <fnPrintMenuParamView+0xbc>)
 8002fd6:	7812      	ldrb	r2, [r2, #0]
 8002fd8:	fb02 f303 	mul.w	r3, r2, r3
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	4619      	mov	r1, r3
 8002fec:	4610      	mov	r0, r2
 8002fee:	f7ff fe43 	bl	8002c78 <fnPrintMenuParamItemVal>
  for (uint8_t i = 0; i < display_num_lines; i++) {   // ,    
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	71fb      	strb	r3, [r7, #7]
 8002ff8:	4b15      	ldr	r3, [pc, #84]	; (8003050 <fnPrintMenuParamView+0xbc>)
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	79fa      	ldrb	r2, [r7, #7]
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d3d5      	bcc.n	8002fae <fnPrintMenuParamView+0x1a>
  }

  //   
    uint8_t scroll_bar_height = display_height/(MENU_PARAM_VIEW_NUM_ITEMS/display_num_lines);
 8003002:	4b15      	ldr	r3, [pc, #84]	; (8003058 <fnPrintMenuParamView+0xc4>)
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	461a      	mov	r2, r3
 8003008:	4b11      	ldr	r3, [pc, #68]	; (8003050 <fnPrintMenuParamView+0xbc>)
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	4619      	mov	r1, r3
 800300e:	230f      	movs	r3, #15
 8003010:	fb93 f3f1 	sdiv	r3, r3, r1
 8003014:	fb92 f3f3 	sdiv	r3, r2, r3
 8003018:	71bb      	strb	r3, [r7, #6]
    u8g2_DrawVLine(&u8g2,127, menu_current_page*scroll_bar_height, scroll_bar_height);
 800301a:	4b0c      	ldr	r3, [pc, #48]	; (800304c <fnPrintMenuParamView+0xb8>)
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	b29b      	uxth	r3, r3
 8003020:	79ba      	ldrb	r2, [r7, #6]
 8003022:	b292      	uxth	r2, r2
 8003024:	fb02 f303 	mul.w	r3, r2, r3
 8003028:	b29a      	uxth	r2, r3
 800302a:	79bb      	ldrb	r3, [r7, #6]
 800302c:	b29b      	uxth	r3, r3
 800302e:	217f      	movs	r1, #127	; 0x7f
 8003030:	4804      	ldr	r0, [pc, #16]	; (8003044 <fnPrintMenuParamView+0xb0>)
 8003032:	f002 fbe5 	bl	8005800 <u8g2_DrawVLine>

    u8g2_SendBuffer(&u8g2);
 8003036:	4803      	ldr	r0, [pc, #12]	; (8003044 <fnPrintMenuParamView+0xb0>)
 8003038:	f001 fe44 	bl	8004cc4 <u8g2_SendBuffer>

}
 800303c:	bf00      	nop
 800303e:	3708      	adds	r7, #8
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	20000a4c 	.word	0x20000a4c
 8003048:	0800b104 	.word	0x0800b104
 800304c:	2000008d 	.word	0x2000008d
 8003050:	2000095c 	.word	0x2000095c
 8003054:	0800a7c8 	.word	0x0800a7c8
 8003058:	2000095d 	.word	0x2000095d

0800305c <fnPrintMainView>:
//*******************************************************************************************************************

//    -----------------------------------------------
void fnPrintMainView(void){
 800305c:	b580      	push	{r7, lr}
 800305e:	b088      	sub	sp, #32
 8003060:	af02      	add	r7, sp, #8

  char buffer[20] = {0,};
 8003062:	2300      	movs	r3, #0
 8003064:	603b      	str	r3, [r7, #0]
 8003066:	1d3b      	adds	r3, r7, #4
 8003068:	2200      	movs	r2, #0
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	605a      	str	r2, [r3, #4]
 800306e:	609a      	str	r2, [r3, #8]
 8003070:	60da      	str	r2, [r3, #12]
  uint8_t float_m, float_n; //         

  u8g2_ClearBuffer(&u8g2);					//
 8003072:	48ba      	ldr	r0, [pc, #744]	; (800335c <fnPrintMainView+0x300>)
 8003074:	f001 fdb3 	bl	8004bde <u8g2_ClearBuffer>


  u8g2_SetFont(&u8g2,u8g2_font_5x7_tr);
 8003078:	49b9      	ldr	r1, [pc, #740]	; (8003360 <fnPrintMainView+0x304>)
 800307a:	48b8      	ldr	r0, [pc, #736]	; (800335c <fnPrintMainView+0x300>)
 800307c:	f002 fab2 	bl	80055e4 <u8g2_SetFont>

  u8g2_DrawBox(&u8g2,98,1,31,8);
 8003080:	2308      	movs	r3, #8
 8003082:	9300      	str	r3, [sp, #0]
 8003084:	231f      	movs	r3, #31
 8003086:	2201      	movs	r2, #1
 8003088:	2162      	movs	r1, #98	; 0x62
 800308a:	48b4      	ldr	r0, [pc, #720]	; (800335c <fnPrintMainView+0x300>)
 800308c:	f001 fd39 	bl	8004b02 <u8g2_DrawBox>
  u8g2_DrawBox(&u8g2,98,11,31,8);
 8003090:	2308      	movs	r3, #8
 8003092:	9300      	str	r3, [sp, #0]
 8003094:	231f      	movs	r3, #31
 8003096:	220b      	movs	r2, #11
 8003098:	2162      	movs	r1, #98	; 0x62
 800309a:	48b0      	ldr	r0, [pc, #704]	; (800335c <fnPrintMainView+0x300>)
 800309c:	f001 fd31 	bl	8004b02 <u8g2_DrawBox>
  u8g2_DrawBox(&u8g2,98,21,31,8);
 80030a0:	2308      	movs	r3, #8
 80030a2:	9300      	str	r3, [sp, #0]
 80030a4:	231f      	movs	r3, #31
 80030a6:	2215      	movs	r2, #21
 80030a8:	2162      	movs	r1, #98	; 0x62
 80030aa:	48ac      	ldr	r0, [pc, #688]	; (800335c <fnPrintMainView+0x300>)
 80030ac:	f001 fd29 	bl	8004b02 <u8g2_DrawBox>

  u8g2_SetDrawColor(&u8g2,0);
 80030b0:	2100      	movs	r1, #0
 80030b2:	48aa      	ldr	r0, [pc, #680]	; (800335c <fnPrintMainView+0x300>)
 80030b4:	f002 fbbd 	bl	8005832 <u8g2_SetDrawColor>

  float_m = (uint8_t)(main_data.battery_voltage * 10);
 80030b8:	4baa      	ldr	r3, [pc, #680]	; (8003364 <fnPrintMainView+0x308>)
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	49aa      	ldr	r1, [pc, #680]	; (8003368 <fnPrintMainView+0x30c>)
 80030be:	4618      	mov	r0, r3
 80030c0:	f7fd fd1c 	bl	8000afc <__aeabi_fmul>
 80030c4:	4603      	mov	r3, r0
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fd fe8e 	bl	8000de8 <__aeabi_f2uiz>
 80030cc:	4603      	mov	r3, r0
 80030ce:	75fb      	strb	r3, [r7, #23]
  float_n = float_m%10;
 80030d0:	7dfa      	ldrb	r2, [r7, #23]
 80030d2:	4ba6      	ldr	r3, [pc, #664]	; (800336c <fnPrintMainView+0x310>)
 80030d4:	fba3 1302 	umull	r1, r3, r3, r2
 80030d8:	08d9      	lsrs	r1, r3, #3
 80030da:	460b      	mov	r3, r1
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	440b      	add	r3, r1
 80030e0:	005b      	lsls	r3, r3, #1
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	75bb      	strb	r3, [r7, #22]
  float_m = float_m/10;
 80030e6:	7dfb      	ldrb	r3, [r7, #23]
 80030e8:	4aa0      	ldr	r2, [pc, #640]	; (800336c <fnPrintMainView+0x310>)
 80030ea:	fba2 2303 	umull	r2, r3, r2, r3
 80030ee:	08db      	lsrs	r3, r3, #3
 80030f0:	75fb      	strb	r3, [r7, #23]
  snprintf(buffer,sizeof(buffer),"%d.%dv",float_m, float_n);
 80030f2:	7dfa      	ldrb	r2, [r7, #23]
 80030f4:	7dbb      	ldrb	r3, [r7, #22]
 80030f6:	4638      	mov	r0, r7
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	4613      	mov	r3, r2
 80030fc:	4a9c      	ldr	r2, [pc, #624]	; (8003370 <fnPrintMainView+0x314>)
 80030fe:	2114      	movs	r1, #20
 8003100:	f001 fa5e 	bl	80045c0 <mini_snprintf>
  u8g2_DrawStr(&u8g2,102, 8, buffer);
 8003104:	463b      	mov	r3, r7
 8003106:	2208      	movs	r2, #8
 8003108:	2166      	movs	r1, #102	; 0x66
 800310a:	4894      	ldr	r0, [pc, #592]	; (800335c <fnPrintMainView+0x300>)
 800310c:	f002 f9cc 	bl	80054a8 <u8g2_DrawStr>

  snprintf(buffer,sizeof(buffer),"> %dC", (int)main_data.inside_temperature);
 8003110:	4b94      	ldr	r3, [pc, #592]	; (8003364 <fnPrintMainView+0x308>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	4618      	mov	r0, r3
 8003116:	f7fd fe41 	bl	8000d9c <__aeabi_f2iz>
 800311a:	4603      	mov	r3, r0
 800311c:	4638      	mov	r0, r7
 800311e:	4a95      	ldr	r2, [pc, #596]	; (8003374 <fnPrintMainView+0x318>)
 8003120:	2114      	movs	r1, #20
 8003122:	f001 fa4d 	bl	80045c0 <mini_snprintf>
  u8g2_DrawStr(&u8g2, 98, 18, buffer);
 8003126:	463b      	mov	r3, r7
 8003128:	2212      	movs	r2, #18
 800312a:	2162      	movs	r1, #98	; 0x62
 800312c:	488b      	ldr	r0, [pc, #556]	; (800335c <fnPrintMainView+0x300>)
 800312e:	f002 f9bb 	bl	80054a8 <u8g2_DrawStr>

  snprintf(buffer,sizeof(buffer),"< %dC", (int)main_data.outside_temperature);
 8003132:	4b8c      	ldr	r3, [pc, #560]	; (8003364 <fnPrintMainView+0x308>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4618      	mov	r0, r3
 8003138:	f7fd fe30 	bl	8000d9c <__aeabi_f2iz>
 800313c:	4603      	mov	r3, r0
 800313e:	4638      	mov	r0, r7
 8003140:	4a8d      	ldr	r2, [pc, #564]	; (8003378 <fnPrintMainView+0x31c>)
 8003142:	2114      	movs	r1, #20
 8003144:	f001 fa3c 	bl	80045c0 <mini_snprintf>
  u8g2_DrawStr(&u8g2, 98, 28, buffer);
 8003148:	463b      	mov	r3, r7
 800314a:	221c      	movs	r2, #28
 800314c:	2162      	movs	r1, #98	; 0x62
 800314e:	4883      	ldr	r0, [pc, #524]	; (800335c <fnPrintMainView+0x300>)
 8003150:	f002 f9aa 	bl	80054a8 <u8g2_DrawStr>

  u8g2_SetDrawColor(&u8g2,1);
 8003154:	2101      	movs	r1, #1
 8003156:	4881      	ldr	r0, [pc, #516]	; (800335c <fnPrintMainView+0x300>)
 8003158:	f002 fb6b 	bl	8005832 <u8g2_SetDrawColor>

  if(main_data.pump_output_state){
 800315c:	4b81      	ldr	r3, [pc, #516]	; (8003364 <fnPrintMainView+0x308>)
 800315e:	7fdb      	ldrb	r3, [r3, #31]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d016      	beq.n	8003192 <fnPrintMainView+0x136>
	u8g2_DrawBox(&u8g2,64,1,21,8);
 8003164:	2308      	movs	r3, #8
 8003166:	9300      	str	r3, [sp, #0]
 8003168:	2315      	movs	r3, #21
 800316a:	2201      	movs	r2, #1
 800316c:	2140      	movs	r1, #64	; 0x40
 800316e:	487b      	ldr	r0, [pc, #492]	; (800335c <fnPrintMainView+0x300>)
 8003170:	f001 fcc7 	bl	8004b02 <u8g2_DrawBox>
	u8g2_SetDrawColor(&u8g2,0);
 8003174:	2100      	movs	r1, #0
 8003176:	4879      	ldr	r0, [pc, #484]	; (800335c <fnPrintMainView+0x300>)
 8003178:	f002 fb5b 	bl	8005832 <u8g2_SetDrawColor>
	u8g2_DrawStr(&u8g2,65, 8, "PUMP");
 800317c:	4b7f      	ldr	r3, [pc, #508]	; (800337c <fnPrintMainView+0x320>)
 800317e:	2208      	movs	r2, #8
 8003180:	2141      	movs	r1, #65	; 0x41
 8003182:	4876      	ldr	r0, [pc, #472]	; (800335c <fnPrintMainView+0x300>)
 8003184:	f002 f990 	bl	80054a8 <u8g2_DrawStr>
	u8g2_SetDrawColor(&u8g2,1);
 8003188:	2101      	movs	r1, #1
 800318a:	4874      	ldr	r0, [pc, #464]	; (800335c <fnPrintMainView+0x300>)
 800318c:	f002 fb51 	bl	8005832 <u8g2_SetDrawColor>
 8003190:	e00f      	b.n	80031b2 <fnPrintMainView+0x156>
  }
  else{
	u8g2_SetDrawColor(&u8g2,0);
 8003192:	2100      	movs	r1, #0
 8003194:	4871      	ldr	r0, [pc, #452]	; (800335c <fnPrintMainView+0x300>)
 8003196:	f002 fb4c 	bl	8005832 <u8g2_SetDrawColor>
	u8g2_DrawBox(&u8g2,64,1,21,8);
 800319a:	2308      	movs	r3, #8
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	2315      	movs	r3, #21
 80031a0:	2201      	movs	r2, #1
 80031a2:	2140      	movs	r1, #64	; 0x40
 80031a4:	486d      	ldr	r0, [pc, #436]	; (800335c <fnPrintMainView+0x300>)
 80031a6:	f001 fcac 	bl	8004b02 <u8g2_DrawBox>
	u8g2_SetDrawColor(&u8g2,0);
 80031aa:	2100      	movs	r1, #0
 80031ac:	486b      	ldr	r0, [pc, #428]	; (800335c <fnPrintMainView+0x300>)
 80031ae:	f002 fb40 	bl	8005832 <u8g2_SetDrawColor>
  }

  if(main_data.converter_output_state){
 80031b2:	4b6c      	ldr	r3, [pc, #432]	; (8003364 <fnPrintMainView+0x308>)
 80031b4:	7f5b      	ldrb	r3, [r3, #29]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d016      	beq.n	80031e8 <fnPrintMainView+0x18c>
	u8g2_DrawBox(&u8g2,64,11,21,8);
 80031ba:	2308      	movs	r3, #8
 80031bc:	9300      	str	r3, [sp, #0]
 80031be:	2315      	movs	r3, #21
 80031c0:	220b      	movs	r2, #11
 80031c2:	2140      	movs	r1, #64	; 0x40
 80031c4:	4865      	ldr	r0, [pc, #404]	; (800335c <fnPrintMainView+0x300>)
 80031c6:	f001 fc9c 	bl	8004b02 <u8g2_DrawBox>
	u8g2_SetDrawColor(&u8g2,0);
 80031ca:	2100      	movs	r1, #0
 80031cc:	4863      	ldr	r0, [pc, #396]	; (800335c <fnPrintMainView+0x300>)
 80031ce:	f002 fb30 	bl	8005832 <u8g2_SetDrawColor>
	u8g2_DrawStr(&u8g2,65, 18, "CONV");
 80031d2:	4b6b      	ldr	r3, [pc, #428]	; (8003380 <fnPrintMainView+0x324>)
 80031d4:	2212      	movs	r2, #18
 80031d6:	2141      	movs	r1, #65	; 0x41
 80031d8:	4860      	ldr	r0, [pc, #384]	; (800335c <fnPrintMainView+0x300>)
 80031da:	f002 f965 	bl	80054a8 <u8g2_DrawStr>
	u8g2_SetDrawColor(&u8g2,1);
 80031de:	2101      	movs	r1, #1
 80031e0:	485e      	ldr	r0, [pc, #376]	; (800335c <fnPrintMainView+0x300>)
 80031e2:	f002 fb26 	bl	8005832 <u8g2_SetDrawColor>
 80031e6:	e00f      	b.n	8003208 <fnPrintMainView+0x1ac>
  }
  else{
	u8g2_SetDrawColor(&u8g2,0);
 80031e8:	2100      	movs	r1, #0
 80031ea:	485c      	ldr	r0, [pc, #368]	; (800335c <fnPrintMainView+0x300>)
 80031ec:	f002 fb21 	bl	8005832 <u8g2_SetDrawColor>
	u8g2_DrawBox(&u8g2,64,11,21,8);
 80031f0:	2308      	movs	r3, #8
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	2315      	movs	r3, #21
 80031f6:	220b      	movs	r2, #11
 80031f8:	2140      	movs	r1, #64	; 0x40
 80031fa:	4858      	ldr	r0, [pc, #352]	; (800335c <fnPrintMainView+0x300>)
 80031fc:	f001 fc81 	bl	8004b02 <u8g2_DrawBox>
	u8g2_SetDrawColor(&u8g2,1);
 8003200:	2101      	movs	r1, #1
 8003202:	4856      	ldr	r0, [pc, #344]	; (800335c <fnPrintMainView+0x300>)
 8003204:	f002 fb15 	bl	8005832 <u8g2_SetDrawColor>
  }

  if(main_data.fridge_output_state){
 8003208:	4b56      	ldr	r3, [pc, #344]	; (8003364 <fnPrintMainView+0x308>)
 800320a:	7f9b      	ldrb	r3, [r3, #30]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d016      	beq.n	800323e <fnPrintMainView+0x1e2>
	u8g2_DrawBox(&u8g2,64,21,21,8);
 8003210:	2308      	movs	r3, #8
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	2315      	movs	r3, #21
 8003216:	2215      	movs	r2, #21
 8003218:	2140      	movs	r1, #64	; 0x40
 800321a:	4850      	ldr	r0, [pc, #320]	; (800335c <fnPrintMainView+0x300>)
 800321c:	f001 fc71 	bl	8004b02 <u8g2_DrawBox>
	u8g2_SetDrawColor(&u8g2,0);
 8003220:	2100      	movs	r1, #0
 8003222:	484e      	ldr	r0, [pc, #312]	; (800335c <fnPrintMainView+0x300>)
 8003224:	f002 fb05 	bl	8005832 <u8g2_SetDrawColor>
	u8g2_DrawStr(&u8g2,65, 28, "FRDG");
 8003228:	4b56      	ldr	r3, [pc, #344]	; (8003384 <fnPrintMainView+0x328>)
 800322a:	221c      	movs	r2, #28
 800322c:	2141      	movs	r1, #65	; 0x41
 800322e:	484b      	ldr	r0, [pc, #300]	; (800335c <fnPrintMainView+0x300>)
 8003230:	f002 f93a 	bl	80054a8 <u8g2_DrawStr>
	u8g2_SetDrawColor(&u8g2,1);
 8003234:	2101      	movs	r1, #1
 8003236:	4849      	ldr	r0, [pc, #292]	; (800335c <fnPrintMainView+0x300>)
 8003238:	f002 fafb 	bl	8005832 <u8g2_SetDrawColor>
 800323c:	e00f      	b.n	800325e <fnPrintMainView+0x202>
  }
  else{
	u8g2_SetDrawColor(&u8g2,0);
 800323e:	2100      	movs	r1, #0
 8003240:	4846      	ldr	r0, [pc, #280]	; (800335c <fnPrintMainView+0x300>)
 8003242:	f002 faf6 	bl	8005832 <u8g2_SetDrawColor>
	u8g2_DrawBox(&u8g2,64,21,21,8);
 8003246:	2308      	movs	r3, #8
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	2315      	movs	r3, #21
 800324c:	2215      	movs	r2, #21
 800324e:	2140      	movs	r1, #64	; 0x40
 8003250:	4842      	ldr	r0, [pc, #264]	; (800335c <fnPrintMainView+0x300>)
 8003252:	f001 fc56 	bl	8004b02 <u8g2_DrawBox>
	u8g2_SetDrawColor(&u8g2,1);
 8003256:	2101      	movs	r1, #1
 8003258:	4840      	ldr	r0, [pc, #256]	; (800335c <fnPrintMainView+0x300>)
 800325a:	f002 faea 	bl	8005832 <u8g2_SetDrawColor>
  }

  if(main_data.error_code){
 800325e:	4b41      	ldr	r3, [pc, #260]	; (8003364 <fnPrintMainView+0x308>)
 8003260:	7e5b      	ldrb	r3, [r3, #25]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d016      	beq.n	8003294 <fnPrintMainView+0x238>
	u8g2_DrawBox(&u8g2,1,1,16,8);
 8003266:	2308      	movs	r3, #8
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	2310      	movs	r3, #16
 800326c:	2201      	movs	r2, #1
 800326e:	2101      	movs	r1, #1
 8003270:	483a      	ldr	r0, [pc, #232]	; (800335c <fnPrintMainView+0x300>)
 8003272:	f001 fc46 	bl	8004b02 <u8g2_DrawBox>
	u8g2_SetDrawColor(&u8g2,0);
 8003276:	2100      	movs	r1, #0
 8003278:	4838      	ldr	r0, [pc, #224]	; (800335c <fnPrintMainView+0x300>)
 800327a:	f002 fada 	bl	8005832 <u8g2_SetDrawColor>
	u8g2_DrawStr(&u8g2,2, 8, "ERR");
 800327e:	4b42      	ldr	r3, [pc, #264]	; (8003388 <fnPrintMainView+0x32c>)
 8003280:	2208      	movs	r2, #8
 8003282:	2102      	movs	r1, #2
 8003284:	4835      	ldr	r0, [pc, #212]	; (800335c <fnPrintMainView+0x300>)
 8003286:	f002 f90f 	bl	80054a8 <u8g2_DrawStr>
	u8g2_SetDrawColor(&u8g2,1);
 800328a:	2101      	movs	r1, #1
 800328c:	4833      	ldr	r0, [pc, #204]	; (800335c <fnPrintMainView+0x300>)
 800328e:	f002 fad0 	bl	8005832 <u8g2_SetDrawColor>
 8003292:	e00f      	b.n	80032b4 <fnPrintMainView+0x258>
  }
  else{
	u8g2_SetDrawColor(&u8g2,0);
 8003294:	2100      	movs	r1, #0
 8003296:	4831      	ldr	r0, [pc, #196]	; (800335c <fnPrintMainView+0x300>)
 8003298:	f002 facb 	bl	8005832 <u8g2_SetDrawColor>
	u8g2_DrawBox(&u8g2,1,1,16,8);
 800329c:	2308      	movs	r3, #8
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	2310      	movs	r3, #16
 80032a2:	2201      	movs	r2, #1
 80032a4:	2101      	movs	r1, #1
 80032a6:	482d      	ldr	r0, [pc, #180]	; (800335c <fnPrintMainView+0x300>)
 80032a8:	f001 fc2b 	bl	8004b02 <u8g2_DrawBox>
	u8g2_SetDrawColor(&u8g2,1);
 80032ac:	2101      	movs	r1, #1
 80032ae:	482b      	ldr	r0, [pc, #172]	; (800335c <fnPrintMainView+0x300>)
 80032b0:	f002 fabf 	bl	8005832 <u8g2_SetDrawColor>
  }

  if(flag_mb_connected){
 80032b4:	4b35      	ldr	r3, [pc, #212]	; (800338c <fnPrintMainView+0x330>)
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d016      	beq.n	80032ea <fnPrintMainView+0x28e>
	u8g2_DrawBox(&u8g2,19,1,11,8);
 80032bc:	2308      	movs	r3, #8
 80032be:	9300      	str	r3, [sp, #0]
 80032c0:	230b      	movs	r3, #11
 80032c2:	2201      	movs	r2, #1
 80032c4:	2113      	movs	r1, #19
 80032c6:	4825      	ldr	r0, [pc, #148]	; (800335c <fnPrintMainView+0x300>)
 80032c8:	f001 fc1b 	bl	8004b02 <u8g2_DrawBox>
	u8g2_SetDrawColor(&u8g2,0);
 80032cc:	2100      	movs	r1, #0
 80032ce:	4823      	ldr	r0, [pc, #140]	; (800335c <fnPrintMainView+0x300>)
 80032d0:	f002 faaf 	bl	8005832 <u8g2_SetDrawColor>
	u8g2_DrawStr(&u8g2,20, 8, "MB");
 80032d4:	4b2e      	ldr	r3, [pc, #184]	; (8003390 <fnPrintMainView+0x334>)
 80032d6:	2208      	movs	r2, #8
 80032d8:	2114      	movs	r1, #20
 80032da:	4820      	ldr	r0, [pc, #128]	; (800335c <fnPrintMainView+0x300>)
 80032dc:	f002 f8e4 	bl	80054a8 <u8g2_DrawStr>
	u8g2_SetDrawColor(&u8g2,1);
 80032e0:	2101      	movs	r1, #1
 80032e2:	481e      	ldr	r0, [pc, #120]	; (800335c <fnPrintMainView+0x300>)
 80032e4:	f002 faa5 	bl	8005832 <u8g2_SetDrawColor>
 80032e8:	e00f      	b.n	800330a <fnPrintMainView+0x2ae>
  }
  else{
	u8g2_SetDrawColor(&u8g2,0);
 80032ea:	2100      	movs	r1, #0
 80032ec:	481b      	ldr	r0, [pc, #108]	; (800335c <fnPrintMainView+0x300>)
 80032ee:	f002 faa0 	bl	8005832 <u8g2_SetDrawColor>
	u8g2_DrawBox(&u8g2,19,1,16,8);
 80032f2:	2308      	movs	r3, #8
 80032f4:	9300      	str	r3, [sp, #0]
 80032f6:	2310      	movs	r3, #16
 80032f8:	2201      	movs	r2, #1
 80032fa:	2113      	movs	r1, #19
 80032fc:	4817      	ldr	r0, [pc, #92]	; (800335c <fnPrintMainView+0x300>)
 80032fe:	f001 fc00 	bl	8004b02 <u8g2_DrawBox>
    u8g2_SetDrawColor(&u8g2,1);
 8003302:	2101      	movs	r1, #1
 8003304:	4815      	ldr	r0, [pc, #84]	; (800335c <fnPrintMainView+0x300>)
 8003306:	f002 fa94 	bl	8005832 <u8g2_SetDrawColor>
  }

  snprintf(buffer,sizeof(buffer),"%d ",main_data.water_level_liter);
 800330a:	4b16      	ldr	r3, [pc, #88]	; (8003364 <fnPrintMainView+0x308>)
 800330c:	7e1b      	ldrb	r3, [r3, #24]
 800330e:	4638      	mov	r0, r7
 8003310:	4a20      	ldr	r2, [pc, #128]	; (8003394 <fnPrintMainView+0x338>)
 8003312:	2114      	movs	r1, #20
 8003314:	f001 f954 	bl	80045c0 <mini_snprintf>
  u8g2_SetFont(&u8g2, u8g2_font_fub20_tn);	//
 8003318:	491f      	ldr	r1, [pc, #124]	; (8003398 <fnPrintMainView+0x33c>)
 800331a:	4810      	ldr	r0, [pc, #64]	; (800335c <fnPrintMainView+0x300>)
 800331c:	f002 f962 	bl	80055e4 <u8g2_SetFont>
 // u8g2_SetFont(&u8g2,u8g2_font_6x12_tr);
  u8g2_DrawStr(&u8g2,55, 55, buffer);
 8003320:	463b      	mov	r3, r7
 8003322:	2237      	movs	r2, #55	; 0x37
 8003324:	2137      	movs	r1, #55	; 0x37
 8003326:	480d      	ldr	r0, [pc, #52]	; (800335c <fnPrintMainView+0x300>)
 8003328:	f002 f8be 	bl	80054a8 <u8g2_DrawStr>

  W25qxx_ReadBytes(imageBuff, (IMAGE_WATER_LEVEL), 1024);
 800332c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003330:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8003334:	4819      	ldr	r0, [pc, #100]	; (800339c <fnPrintMainView+0x340>)
 8003336:	f003 fbb3 	bl	8006aa0 <W25qxx_ReadBytes>
  u8g2_DrawXBM(&u8g2,5, 12, 50, 50, imageBuff);
 800333a:	4b18      	ldr	r3, [pc, #96]	; (800339c <fnPrintMainView+0x340>)
 800333c:	9301      	str	r3, [sp, #4]
 800333e:	2332      	movs	r3, #50	; 0x32
 8003340:	9300      	str	r3, [sp, #0]
 8003342:	2332      	movs	r3, #50	; 0x32
 8003344:	220c      	movs	r2, #12
 8003346:	2105      	movs	r1, #5
 8003348:	4804      	ldr	r0, [pc, #16]	; (800335c <fnPrintMainView+0x300>)
 800334a:	f001 fba9 	bl	8004aa0 <u8g2_DrawXBM>

  u8g2_SendBuffer(&u8g2);
 800334e:	4803      	ldr	r0, [pc, #12]	; (800335c <fnPrintMainView+0x300>)
 8003350:	f001 fcb8 	bl	8004cc4 <u8g2_SendBuffer>
}
 8003354:	bf00      	nop
 8003356:	3718      	adds	r7, #24
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	20000a4c 	.word	0x20000a4c
 8003360:	0800a9ec 	.word	0x0800a9ec
 8003364:	200009b8 	.word	0x200009b8
 8003368:	41200000 	.word	0x41200000
 800336c:	cccccccd 	.word	0xcccccccd
 8003370:	0800a6a8 	.word	0x0800a6a8
 8003374:	0800a6c4 	.word	0x0800a6c4
 8003378:	0800a6cc 	.word	0x0800a6cc
 800337c:	0800a6d4 	.word	0x0800a6d4
 8003380:	0800a6dc 	.word	0x0800a6dc
 8003384:	0800a6e4 	.word	0x0800a6e4
 8003388:	0800a6ec 	.word	0x0800a6ec
 800338c:	200004a8 	.word	0x200004a8
 8003390:	0800a6f0 	.word	0x0800a6f0
 8003394:	0800a6f4 	.word	0x0800a6f4
 8003398:	0800b5ac 	.word	0x0800b5ac
 800339c:	200000a8 	.word	0x200000a8

080033a0 <fnMenuProcess>:
//***********************************************************************************************************

//Menu -----------------
void fnMenuProcess(void){
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af02      	add	r7, sp, #8

    //   
    if(menu_current_item < display_num_lines) menu_current_page = 0;
 80033a6:	4b9b      	ldr	r3, [pc, #620]	; (8003614 <fnMenuProcess+0x274>)
 80033a8:	781a      	ldrb	r2, [r3, #0]
 80033aa:	4b9b      	ldr	r3, [pc, #620]	; (8003618 <fnMenuProcess+0x278>)
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d203      	bcs.n	80033ba <fnMenuProcess+0x1a>
 80033b2:	4b9a      	ldr	r3, [pc, #616]	; (800361c <fnMenuProcess+0x27c>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	701a      	strb	r2, [r3, #0]
 80033b8:	e053      	b.n	8003462 <fnMenuProcess+0xc2>
    else if(menu_current_item < display_num_lines*2)menu_current_page = 1 ;
 80033ba:	4b96      	ldr	r3, [pc, #600]	; (8003614 <fnMenuProcess+0x274>)
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	461a      	mov	r2, r3
 80033c0:	4b95      	ldr	r3, [pc, #596]	; (8003618 <fnMenuProcess+0x278>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	429a      	cmp	r2, r3
 80033c8:	da03      	bge.n	80033d2 <fnMenuProcess+0x32>
 80033ca:	4b94      	ldr	r3, [pc, #592]	; (800361c <fnMenuProcess+0x27c>)
 80033cc:	2201      	movs	r2, #1
 80033ce:	701a      	strb	r2, [r3, #0]
 80033d0:	e047      	b.n	8003462 <fnMenuProcess+0xc2>
    else if(menu_current_item < display_num_lines*3)menu_current_page = 2 ;
 80033d2:	4b90      	ldr	r3, [pc, #576]	; (8003614 <fnMenuProcess+0x274>)
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	4619      	mov	r1, r3
 80033d8:	4b8f      	ldr	r3, [pc, #572]	; (8003618 <fnMenuProcess+0x278>)
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	461a      	mov	r2, r3
 80033de:	4613      	mov	r3, r2
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	4413      	add	r3, r2
 80033e4:	4299      	cmp	r1, r3
 80033e6:	da03      	bge.n	80033f0 <fnMenuProcess+0x50>
 80033e8:	4b8c      	ldr	r3, [pc, #560]	; (800361c <fnMenuProcess+0x27c>)
 80033ea:	2202      	movs	r2, #2
 80033ec:	701a      	strb	r2, [r3, #0]
 80033ee:	e038      	b.n	8003462 <fnMenuProcess+0xc2>
    else if(menu_current_item < display_num_lines*4)menu_current_page = 3 ;
 80033f0:	4b88      	ldr	r3, [pc, #544]	; (8003614 <fnMenuProcess+0x274>)
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	461a      	mov	r2, r3
 80033f6:	4b88      	ldr	r3, [pc, #544]	; (8003618 <fnMenuProcess+0x278>)
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	429a      	cmp	r2, r3
 80033fe:	da03      	bge.n	8003408 <fnMenuProcess+0x68>
 8003400:	4b86      	ldr	r3, [pc, #536]	; (800361c <fnMenuProcess+0x27c>)
 8003402:	2203      	movs	r2, #3
 8003404:	701a      	strb	r2, [r3, #0]
 8003406:	e02c      	b.n	8003462 <fnMenuProcess+0xc2>
    else if(menu_current_item < display_num_lines*5)menu_current_page = 4 ;
 8003408:	4b82      	ldr	r3, [pc, #520]	; (8003614 <fnMenuProcess+0x274>)
 800340a:	781b      	ldrb	r3, [r3, #0]
 800340c:	4619      	mov	r1, r3
 800340e:	4b82      	ldr	r3, [pc, #520]	; (8003618 <fnMenuProcess+0x278>)
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	461a      	mov	r2, r3
 8003414:	4613      	mov	r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	4413      	add	r3, r2
 800341a:	4299      	cmp	r1, r3
 800341c:	da03      	bge.n	8003426 <fnMenuProcess+0x86>
 800341e:	4b7f      	ldr	r3, [pc, #508]	; (800361c <fnMenuProcess+0x27c>)
 8003420:	2204      	movs	r2, #4
 8003422:	701a      	strb	r2, [r3, #0]
 8003424:	e01d      	b.n	8003462 <fnMenuProcess+0xc2>
    else if(menu_current_item < display_num_lines*6)menu_current_page = 5 ;
 8003426:	4b7b      	ldr	r3, [pc, #492]	; (8003614 <fnMenuProcess+0x274>)
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	4619      	mov	r1, r3
 800342c:	4b7a      	ldr	r3, [pc, #488]	; (8003618 <fnMenuProcess+0x278>)
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	461a      	mov	r2, r3
 8003432:	4613      	mov	r3, r2
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	4413      	add	r3, r2
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	4299      	cmp	r1, r3
 800343c:	da03      	bge.n	8003446 <fnMenuProcess+0xa6>
 800343e:	4b77      	ldr	r3, [pc, #476]	; (800361c <fnMenuProcess+0x27c>)
 8003440:	2205      	movs	r2, #5
 8003442:	701a      	strb	r2, [r3, #0]
 8003444:	e00d      	b.n	8003462 <fnMenuProcess+0xc2>
    else if(menu_current_item < display_num_lines*7)menu_current_page = 6 ;
 8003446:	4b73      	ldr	r3, [pc, #460]	; (8003614 <fnMenuProcess+0x274>)
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	4619      	mov	r1, r3
 800344c:	4b72      	ldr	r3, [pc, #456]	; (8003618 <fnMenuProcess+0x278>)
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	461a      	mov	r2, r3
 8003452:	4613      	mov	r3, r2
 8003454:	00db      	lsls	r3, r3, #3
 8003456:	1a9b      	subs	r3, r3, r2
 8003458:	4299      	cmp	r1, r3
 800345a:	da02      	bge.n	8003462 <fnMenuProcess+0xc2>
 800345c:	4b6f      	ldr	r3, [pc, #444]	; (800361c <fnMenuProcess+0x27c>)
 800345e:	2206      	movs	r2, #6
 8003460:	701a      	strb	r2, [r3, #0]

    switch (menu_mode)
 8003462:	4b6f      	ldr	r3, [pc, #444]	; (8003620 <fnMenuProcess+0x280>)
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	2b04      	cmp	r3, #4
 8003468:	f200 81a9 	bhi.w	80037be <fnMenuProcess+0x41e>
 800346c:	a201      	add	r2, pc, #4	; (adr r2, 8003474 <fnMenuProcess+0xd4>)
 800346e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003472:	bf00      	nop
 8003474:	08003489 	.word	0x08003489
 8003478:	080034b9 	.word	0x080034b9
 800347c:	08003539 	.word	0x08003539
 8003480:	080035b7 	.word	0x080035b7
 8003484:	080036f5 	.word	0x080036f5
    {
      case MENU_MAIN_VIEW:

        fnPrintMainView();
 8003488:	f7ff fde8 	bl	800305c <fnPrintMainView>

        if(btn_state == BTN_ENTER_LONG_PRESS){
 800348c:	4b65      	ldr	r3, [pc, #404]	; (8003624 <fnMenuProcess+0x284>)
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	2b40      	cmp	r3, #64	; 0x40
 8003492:	d105      	bne.n	80034a0 <fnMenuProcess+0x100>
          menu_mode = MENU_SETPOINTS;
 8003494:	4b62      	ldr	r3, [pc, #392]	; (8003620 <fnMenuProcess+0x280>)
 8003496:	2202      	movs	r2, #2
 8003498:	701a      	strb	r2, [r3, #0]
          menu_current_item = 0;
 800349a:	4b5e      	ldr	r3, [pc, #376]	; (8003614 <fnMenuProcess+0x274>)
 800349c:	2200      	movs	r2, #0
 800349e:	701a      	strb	r2, [r3, #0]
         // tone(BUZZER,500,200);
        }

        if(btn_state == BTN_ENTER){
 80034a0:	4b60      	ldr	r3, [pc, #384]	; (8003624 <fnMenuProcess+0x284>)
 80034a2:	881b      	ldrh	r3, [r3, #0]
 80034a4:	2b10      	cmp	r3, #16
 80034a6:	f040 818c 	bne.w	80037c2 <fnMenuProcess+0x422>
          menu_mode = MENU_PARAM_VIEW;
 80034aa:	4b5d      	ldr	r3, [pc, #372]	; (8003620 <fnMenuProcess+0x280>)
 80034ac:	2201      	movs	r2, #1
 80034ae:	701a      	strb	r2, [r3, #0]
          menu_current_item = 0;
 80034b0:	4b58      	ldr	r3, [pc, #352]	; (8003614 <fnMenuProcess+0x274>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	701a      	strb	r2, [r3, #0]
        }
        break;
 80034b6:	e184      	b.n	80037c2 <fnMenuProcess+0x422>

      case MENU_PARAM_VIEW:

        fnPrintMenuParamView();
 80034b8:	f7ff fd6c 	bl	8002f94 <fnPrintMenuParamView>

        if ((btn_state == BTN_UP) || (btn_state == BTN_UP_LONG_PRESS)) {         //     
 80034bc:	4b59      	ldr	r3, [pc, #356]	; (8003624 <fnMenuProcess+0x284>)
 80034be:	881b      	ldrh	r3, [r3, #0]
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d003      	beq.n	80034cc <fnMenuProcess+0x12c>
 80034c4:	4b57      	ldr	r3, [pc, #348]	; (8003624 <fnMenuProcess+0x284>)
 80034c6:	881b      	ldrh	r3, [r3, #0]
 80034c8:	2b04      	cmp	r3, #4
 80034ca:	d115      	bne.n	80034f8 <fnMenuProcess+0x158>
          menu_current_item = constrain(menu_current_item - display_num_lines , 0, MENU_PARAM_VIEW_NUM_ITEMS - 1); //     
 80034cc:	4b51      	ldr	r3, [pc, #324]	; (8003614 <fnMenuProcess+0x274>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	461a      	mov	r2, r3
 80034d2:	4b51      	ldr	r3, [pc, #324]	; (8003618 <fnMenuProcess+0x278>)
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	2b00      	cmp	r3, #0
 80034da:	db0a      	blt.n	80034f2 <fnMenuProcess+0x152>
 80034dc:	4b4d      	ldr	r3, [pc, #308]	; (8003614 <fnMenuProcess+0x274>)
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	461a      	mov	r2, r3
 80034e2:	4b4d      	ldr	r3, [pc, #308]	; (8003618 <fnMenuProcess+0x278>)
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b0e      	cmp	r3, #14
 80034ea:	bfa8      	it	ge
 80034ec:	230e      	movge	r3, #14
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	e000      	b.n	80034f4 <fnMenuProcess+0x154>
 80034f2:	2300      	movs	r3, #0
 80034f4:	4a47      	ldr	r2, [pc, #284]	; (8003614 <fnMenuProcess+0x274>)
 80034f6:	7013      	strb	r3, [r2, #0]
         // if(SetpointsUnion.setpoints_data.debug_key== DEBUG_KEY_1)Serial.println(menu_current_item);
        }

        if ((btn_state == BTN_DOWN) || (btn_state == BTN_DOWN_LONG_PRESS)) {
 80034f8:	4b4a      	ldr	r3, [pc, #296]	; (8003624 <fnMenuProcess+0x284>)
 80034fa:	881b      	ldrh	r3, [r3, #0]
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d003      	beq.n	8003508 <fnMenuProcess+0x168>
 8003500:	4b48      	ldr	r3, [pc, #288]	; (8003624 <fnMenuProcess+0x284>)
 8003502:	881b      	ldrh	r3, [r3, #0]
 8003504:	2b08      	cmp	r3, #8
 8003506:	d10b      	bne.n	8003520 <fnMenuProcess+0x180>
          menu_current_item = constrain(menu_current_item + display_num_lines, 0, MENU_PARAM_VIEW_NUM_ITEMS - 1);
 8003508:	4b42      	ldr	r3, [pc, #264]	; (8003614 <fnMenuProcess+0x274>)
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	461a      	mov	r2, r3
 800350e:	4b42      	ldr	r3, [pc, #264]	; (8003618 <fnMenuProcess+0x278>)
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	4413      	add	r3, r2
 8003514:	2b0e      	cmp	r3, #14
 8003516:	bfa8      	it	ge
 8003518:	230e      	movge	r3, #14
 800351a:	b2da      	uxtb	r2, r3
 800351c:	4b3d      	ldr	r3, [pc, #244]	; (8003614 <fnMenuProcess+0x274>)
 800351e:	701a      	strb	r2, [r3, #0]
         // if(SetpointsUnion.setpoints_data.debug_key== DEBUG_KEY_1)Serial.println(menu_current_item);
        }

        if(btn_state == BTN_ENTER){
 8003520:	4b40      	ldr	r3, [pc, #256]	; (8003624 <fnMenuProcess+0x284>)
 8003522:	881b      	ldrh	r3, [r3, #0]
 8003524:	2b10      	cmp	r3, #16
 8003526:	f040 814e 	bne.w	80037c6 <fnMenuProcess+0x426>
          menu_mode = MENU_LOGO_VIEW;
 800352a:	4b3d      	ldr	r3, [pc, #244]	; (8003620 <fnMenuProcess+0x280>)
 800352c:	2204      	movs	r2, #4
 800352e:	701a      	strb	r2, [r3, #0]
          menu_current_item = 0;
 8003530:	4b38      	ldr	r3, [pc, #224]	; (8003614 <fnMenuProcess+0x274>)
 8003532:	2200      	movs	r2, #0
 8003534:	701a      	strb	r2, [r3, #0]
        }

        break;
 8003536:	e146      	b.n	80037c6 <fnMenuProcess+0x426>

      case MENU_SETPOINTS:

        printMenuSetpoints();
 8003538:	f7ff f912 	bl	8002760 <printMenuSetpoints>

        if ((btn_state == BTN_DOWN) || (btn_state == BTN_DOWN_LONG_PRESS)) {         //     
 800353c:	4b39      	ldr	r3, [pc, #228]	; (8003624 <fnMenuProcess+0x284>)
 800353e:	881b      	ldrh	r3, [r3, #0]
 8003540:	2b02      	cmp	r3, #2
 8003542:	d003      	beq.n	800354c <fnMenuProcess+0x1ac>
 8003544:	4b37      	ldr	r3, [pc, #220]	; (8003624 <fnMenuProcess+0x284>)
 8003546:	881b      	ldrh	r3, [r3, #0]
 8003548:	2b08      	cmp	r3, #8
 800354a:	d109      	bne.n	8003560 <fnMenuProcess+0x1c0>
          menu_current_item = constrain(menu_current_item + 1, 0, MENU_SETPOINTS_NUM_ITEMS - 1); //     
 800354c:	4b31      	ldr	r3, [pc, #196]	; (8003614 <fnMenuProcess+0x274>)
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	2b17      	cmp	r3, #23
 8003552:	bf28      	it	cs
 8003554:	2317      	movcs	r3, #23
 8003556:	b2db      	uxtb	r3, r3
 8003558:	3301      	adds	r3, #1
 800355a:	b2da      	uxtb	r2, r3
 800355c:	4b2d      	ldr	r3, [pc, #180]	; (8003614 <fnMenuProcess+0x274>)
 800355e:	701a      	strb	r2, [r3, #0]
          //Serial.println(menu_current_item);
        }

        if ((btn_state == BTN_UP) || (btn_state == BTN_UP_LONG_PRESS)) {
 8003560:	4b30      	ldr	r3, [pc, #192]	; (8003624 <fnMenuProcess+0x284>)
 8003562:	881b      	ldrh	r3, [r3, #0]
 8003564:	2b01      	cmp	r3, #1
 8003566:	d003      	beq.n	8003570 <fnMenuProcess+0x1d0>
 8003568:	4b2e      	ldr	r3, [pc, #184]	; (8003624 <fnMenuProcess+0x284>)
 800356a:	881b      	ldrh	r3, [r3, #0]
 800356c:	2b04      	cmp	r3, #4
 800356e:	d10f      	bne.n	8003590 <fnMenuProcess+0x1f0>
          menu_current_item = constrain(menu_current_item - 1, 0, MENU_SETPOINTS_NUM_ITEMS - 1);
 8003570:	4b28      	ldr	r3, [pc, #160]	; (8003614 <fnMenuProcess+0x274>)
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d008      	beq.n	800358a <fnMenuProcess+0x1ea>
 8003578:	4b26      	ldr	r3, [pc, #152]	; (8003614 <fnMenuProcess+0x274>)
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	2b19      	cmp	r3, #25
 800357e:	bf28      	it	cs
 8003580:	2319      	movcs	r3, #25
 8003582:	b2db      	uxtb	r3, r3
 8003584:	3b01      	subs	r3, #1
 8003586:	b2db      	uxtb	r3, r3
 8003588:	e000      	b.n	800358c <fnMenuProcess+0x1ec>
 800358a:	2300      	movs	r3, #0
 800358c:	4a21      	ldr	r2, [pc, #132]	; (8003614 <fnMenuProcess+0x274>)
 800358e:	7013      	strb	r3, [r2, #0]
          //if(SetpointsUnion.setpoints_data.debug_key== DEBUG_KEY_1)Serial.println(menu_current_item);
        }

        if(btn_state == BTN_ENTER)menu_mode = MENU_SETPOINTS_EDIT_MODE;
 8003590:	4b24      	ldr	r3, [pc, #144]	; (8003624 <fnMenuProcess+0x284>)
 8003592:	881b      	ldrh	r3, [r3, #0]
 8003594:	2b10      	cmp	r3, #16
 8003596:	d102      	bne.n	800359e <fnMenuProcess+0x1fe>
 8003598:	4b21      	ldr	r3, [pc, #132]	; (8003620 <fnMenuProcess+0x280>)
 800359a:	2203      	movs	r2, #3
 800359c:	701a      	strb	r2, [r3, #0]

        if(btn_state == BTN_ESC){
 800359e:	4b21      	ldr	r3, [pc, #132]	; (8003624 <fnMenuProcess+0x284>)
 80035a0:	881b      	ldrh	r3, [r3, #0]
 80035a2:	2b20      	cmp	r3, #32
 80035a4:	f040 8111 	bne.w	80037ca <fnMenuProcess+0x42a>
          menu_mode = MENU_MAIN_VIEW;
 80035a8:	4b1d      	ldr	r3, [pc, #116]	; (8003620 <fnMenuProcess+0x280>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	701a      	strb	r2, [r3, #0]
          menu_current_item = 0;
 80035ae:	4b19      	ldr	r3, [pc, #100]	; (8003614 <fnMenuProcess+0x274>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	701a      	strb	r2, [r3, #0]
          //tone(BUZZER,500,200);
        }

        break;
 80035b4:	e109      	b.n	80037ca <fnMenuProcess+0x42a>

      case MENU_SETPOINTS_EDIT_MODE:

        printMenuSetpoints();
 80035b6:	f7ff f8d3 	bl	8002760 <printMenuSetpoints>

        if ((btn_state == BTN_UP) || (btn_state == BTN_UP_LONG_PRESS)){
 80035ba:	4b1a      	ldr	r3, [pc, #104]	; (8003624 <fnMenuProcess+0x284>)
 80035bc:	881b      	ldrh	r3, [r3, #0]
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d003      	beq.n	80035ca <fnMenuProcess+0x22a>
 80035c2:	4b18      	ldr	r3, [pc, #96]	; (8003624 <fnMenuProcess+0x284>)
 80035c4:	881b      	ldrh	r3, [r3, #0]
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d140      	bne.n	800364c <fnMenuProcess+0x2ac>
          SetpointsUnion.SetpointsArray[menu_current_item] = constrain(SetpointsUnion.SetpointsArray[menu_current_item]+1,param_range_min[menu_current_item],param_range_max[menu_current_item]);
 80035ca:	4b12      	ldr	r3, [pc, #72]	; (8003614 <fnMenuProcess+0x274>)
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	461a      	mov	r2, r3
 80035d0:	4b15      	ldr	r3, [pc, #84]	; (8003628 <fnMenuProcess+0x288>)
 80035d2:	5c9b      	ldrb	r3, [r3, r2]
 80035d4:	3301      	adds	r3, #1
 80035d6:	4a0f      	ldr	r2, [pc, #60]	; (8003614 <fnMenuProcess+0x274>)
 80035d8:	7812      	ldrb	r2, [r2, #0]
 80035da:	4611      	mov	r1, r2
 80035dc:	4a13      	ldr	r2, [pc, #76]	; (800362c <fnMenuProcess+0x28c>)
 80035de:	5c52      	ldrb	r2, [r2, r1]
 80035e0:	4293      	cmp	r3, r2
 80035e2:	da05      	bge.n	80035f0 <fnMenuProcess+0x250>
 80035e4:	4b0b      	ldr	r3, [pc, #44]	; (8003614 <fnMenuProcess+0x274>)
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	461a      	mov	r2, r3
 80035ea:	4b10      	ldr	r3, [pc, #64]	; (800362c <fnMenuProcess+0x28c>)
 80035ec:	5c9b      	ldrb	r3, [r3, r2]
 80035ee:	e028      	b.n	8003642 <fnMenuProcess+0x2a2>
 80035f0:	4b08      	ldr	r3, [pc, #32]	; (8003614 <fnMenuProcess+0x274>)
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	461a      	mov	r2, r3
 80035f6:	4b0c      	ldr	r3, [pc, #48]	; (8003628 <fnMenuProcess+0x288>)
 80035f8:	5c9a      	ldrb	r2, [r3, r2]
 80035fa:	4b06      	ldr	r3, [pc, #24]	; (8003614 <fnMenuProcess+0x274>)
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	4619      	mov	r1, r3
 8003600:	4b0b      	ldr	r3, [pc, #44]	; (8003630 <fnMenuProcess+0x290>)
 8003602:	5c5b      	ldrb	r3, [r3, r1]
 8003604:	429a      	cmp	r2, r3
 8003606:	d315      	bcc.n	8003634 <fnMenuProcess+0x294>
 8003608:	4b02      	ldr	r3, [pc, #8]	; (8003614 <fnMenuProcess+0x274>)
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	461a      	mov	r2, r3
 800360e:	4b08      	ldr	r3, [pc, #32]	; (8003630 <fnMenuProcess+0x290>)
 8003610:	5c9b      	ldrb	r3, [r3, r2]
 8003612:	e016      	b.n	8003642 <fnMenuProcess+0x2a2>
 8003614:	2000008c 	.word	0x2000008c
 8003618:	2000095c 	.word	0x2000095c
 800361c:	2000008d 	.word	0x2000008d
 8003620:	2000008e 	.word	0x2000008e
 8003624:	20000090 	.word	0x20000090
 8003628:	20000b5c 	.word	0x20000b5c
 800362c:	20000004 	.word	0x20000004
 8003630:	20000020 	.word	0x20000020
 8003634:	4b69      	ldr	r3, [pc, #420]	; (80037dc <fnMenuProcess+0x43c>)
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	461a      	mov	r2, r3
 800363a:	4b69      	ldr	r3, [pc, #420]	; (80037e0 <fnMenuProcess+0x440>)
 800363c:	5c9b      	ldrb	r3, [r3, r2]
 800363e:	3301      	adds	r3, #1
 8003640:	b2db      	uxtb	r3, r3
 8003642:	4a66      	ldr	r2, [pc, #408]	; (80037dc <fnMenuProcess+0x43c>)
 8003644:	7812      	ldrb	r2, [r2, #0]
 8003646:	4611      	mov	r1, r2
 8003648:	4a65      	ldr	r2, [pc, #404]	; (80037e0 <fnMenuProcess+0x440>)
 800364a:	5453      	strb	r3, [r2, r1]
         // Serial.println(SetpointsUnion.SetpointsArray[menu_current_item]);
        }

        if ((btn_state == BTN_DOWN) || (btn_state == BTN_DOWN_LONG_PRESS)){
 800364c:	4b65      	ldr	r3, [pc, #404]	; (80037e4 <fnMenuProcess+0x444>)
 800364e:	881b      	ldrh	r3, [r3, #0]
 8003650:	2b02      	cmp	r3, #2
 8003652:	d003      	beq.n	800365c <fnMenuProcess+0x2bc>
 8003654:	4b63      	ldr	r3, [pc, #396]	; (80037e4 <fnMenuProcess+0x444>)
 8003656:	881b      	ldrh	r3, [r3, #0]
 8003658:	2b08      	cmp	r3, #8
 800365a:	d125      	bne.n	80036a8 <fnMenuProcess+0x308>
          SetpointsUnion.SetpointsArray[menu_current_item] = constrain(SetpointsUnion.SetpointsArray[menu_current_item]-1,param_range_min[menu_current_item],param_range_max[menu_current_item]);
 800365c:	4b5f      	ldr	r3, [pc, #380]	; (80037dc <fnMenuProcess+0x43c>)
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	461a      	mov	r2, r3
 8003662:	4b5f      	ldr	r3, [pc, #380]	; (80037e0 <fnMenuProcess+0x440>)
 8003664:	5c9a      	ldrb	r2, [r3, r2]
 8003666:	4b5d      	ldr	r3, [pc, #372]	; (80037dc <fnMenuProcess+0x43c>)
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	4619      	mov	r1, r3
 800366c:	4b5e      	ldr	r3, [pc, #376]	; (80037e8 <fnMenuProcess+0x448>)
 800366e:	5c5b      	ldrb	r3, [r3, r1]
 8003670:	429a      	cmp	r2, r3
 8003672:	d805      	bhi.n	8003680 <fnMenuProcess+0x2e0>
 8003674:	4b59      	ldr	r3, [pc, #356]	; (80037dc <fnMenuProcess+0x43c>)
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	461a      	mov	r2, r3
 800367a:	4b5b      	ldr	r3, [pc, #364]	; (80037e8 <fnMenuProcess+0x448>)
 800367c:	5c9b      	ldrb	r3, [r3, r2]
 800367e:	e00e      	b.n	800369e <fnMenuProcess+0x2fe>
 8003680:	4b56      	ldr	r3, [pc, #344]	; (80037dc <fnMenuProcess+0x43c>)
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	461a      	mov	r2, r3
 8003686:	4b56      	ldr	r3, [pc, #344]	; (80037e0 <fnMenuProcess+0x440>)
 8003688:	5c9b      	ldrb	r3, [r3, r2]
 800368a:	3b01      	subs	r3, #1
 800368c:	4a53      	ldr	r2, [pc, #332]	; (80037dc <fnMenuProcess+0x43c>)
 800368e:	7812      	ldrb	r2, [r2, #0]
 8003690:	4611      	mov	r1, r2
 8003692:	4a56      	ldr	r2, [pc, #344]	; (80037ec <fnMenuProcess+0x44c>)
 8003694:	5c52      	ldrb	r2, [r2, r1]
 8003696:	4293      	cmp	r3, r2
 8003698:	bfa8      	it	ge
 800369a:	4613      	movge	r3, r2
 800369c:	b2db      	uxtb	r3, r3
 800369e:	4a4f      	ldr	r2, [pc, #316]	; (80037dc <fnMenuProcess+0x43c>)
 80036a0:	7812      	ldrb	r2, [r2, #0]
 80036a2:	4611      	mov	r1, r2
 80036a4:	4a4e      	ldr	r2, [pc, #312]	; (80037e0 <fnMenuProcess+0x440>)
 80036a6:	5453      	strb	r3, [r2, r1]
         // if(SetpointsUnion.setpoints_data.debug_key== DEBUG_KEY_1)Serial.println(SetpointsUnion.SetpointsArray[menu_current_item]);
        }

        if(btn_state == BTN_ENTER){
 80036a8:	4b4e      	ldr	r3, [pc, #312]	; (80037e4 <fnMenuProcess+0x444>)
 80036aa:	881b      	ldrh	r3, [r3, #0]
 80036ac:	2b10      	cmp	r3, #16
 80036ae:	d119      	bne.n	80036e4 <fnMenuProcess+0x344>
          //    flash
        	W25qxx_EraseSector(SETPOINTS_FLASH_SECTOR);
 80036b0:	200a      	movs	r0, #10
 80036b2:	f002 ffc1 	bl	8006638 <W25qxx_EraseSector>
        	bool flag_empty = false;
 80036b6:	2300      	movs	r3, #0
 80036b8:	71fb      	strb	r3, [r7, #7]
        	flag_empty = W25qxx_IsEmptySector(SETPOINTS_FLASH_SECTOR, 0,MENU_SETPOINTS_NUM_ITEMS);
 80036ba:	2219      	movs	r2, #25
 80036bc:	2100      	movs	r1, #0
 80036be:	200a      	movs	r0, #10
 80036c0:	f003 f824 	bl	800670c <W25qxx_IsEmptySector>
 80036c4:	4603      	mov	r3, r0
 80036c6:	71fb      	strb	r3, [r7, #7]
        	if(flag_empty){
 80036c8:	79fb      	ldrb	r3, [r7, #7]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d007      	beq.n	80036de <fnMenuProcess+0x33e>
        		W25qxx_WriteSector(SetpointsUnion.SetpointsArray, SETPOINTS_FLASH_SECTOR, 0, MENU_SETPOINTS_NUM_ITEMS);
 80036ce:	2319      	movs	r3, #25
 80036d0:	2200      	movs	r2, #0
 80036d2:	210a      	movs	r1, #10
 80036d4:	4842      	ldr	r0, [pc, #264]	; (80037e0 <fnMenuProcess+0x440>)
 80036d6:	f003 f981 	bl	80069dc <W25qxx_WriteSector>
        		flag_empty = false;
 80036da:	2300      	movs	r3, #0
 80036dc:	71fb      	strb	r3, [r7, #7]
        		//tone(BUZZER,500,200);
        	}

          menu_mode = MENU_SETPOINTS;
 80036de:	4b44      	ldr	r3, [pc, #272]	; (80037f0 <fnMenuProcess+0x450>)
 80036e0:	2202      	movs	r2, #2
 80036e2:	701a      	strb	r2, [r3, #0]
        }

        if(btn_state == BTN_ESC){
 80036e4:	4b3f      	ldr	r3, [pc, #252]	; (80037e4 <fnMenuProcess+0x444>)
 80036e6:	881b      	ldrh	r3, [r3, #0]
 80036e8:	2b20      	cmp	r3, #32
 80036ea:	d170      	bne.n	80037ce <fnMenuProcess+0x42e>
		  //  
		  menu_mode = MENU_SETPOINTS;
 80036ec:	4b40      	ldr	r3, [pc, #256]	; (80037f0 <fnMenuProcess+0x450>)
 80036ee:	2202      	movs	r2, #2
 80036f0:	701a      	strb	r2, [r3, #0]
		}

        break;
 80036f2:	e06c      	b.n	80037ce <fnMenuProcess+0x42e>

      case MENU_LOGO_VIEW:

        switch (SetpointsUnion.setpoints_data.logo)
 80036f4:	4b3a      	ldr	r3, [pc, #232]	; (80037e0 <fnMenuProcess+0x440>)
 80036f6:	7d5b      	ldrb	r3, [r3, #21]
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d036      	beq.n	800376a <fnMenuProcess+0x3ca>
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	dc4c      	bgt.n	800379a <fnMenuProcess+0x3fa>
 8003700:	2b00      	cmp	r3, #0
 8003702:	d002      	beq.n	800370a <fnMenuProcess+0x36a>
 8003704:	2b01      	cmp	r3, #1
 8003706:	d018      	beq.n	800373a <fnMenuProcess+0x39a>
 8003708:	e047      	b.n	800379a <fnMenuProcess+0x3fa>
        {
        case 0:
          u8g2_ClearBuffer(&u8g2);
 800370a:	483a      	ldr	r0, [pc, #232]	; (80037f4 <fnMenuProcess+0x454>)
 800370c:	f001 fa67 	bl	8004bde <u8g2_ClearBuffer>
          W25qxx_ReadBytes(imageBuff, IMAGE_LOGO_FK, 1024);
 8003710:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003714:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003718:	4837      	ldr	r0, [pc, #220]	; (80037f8 <fnMenuProcess+0x458>)
 800371a:	f003 f9c1 	bl	8006aa0 <W25qxx_ReadBytes>
          u8g2_DrawXBM(&u8g2,33,5, 64, 55, imageBuff);
 800371e:	4b36      	ldr	r3, [pc, #216]	; (80037f8 <fnMenuProcess+0x458>)
 8003720:	9301      	str	r3, [sp, #4]
 8003722:	2337      	movs	r3, #55	; 0x37
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	2340      	movs	r3, #64	; 0x40
 8003728:	2205      	movs	r2, #5
 800372a:	2121      	movs	r1, #33	; 0x21
 800372c:	4831      	ldr	r0, [pc, #196]	; (80037f4 <fnMenuProcess+0x454>)
 800372e:	f001 f9b7 	bl	8004aa0 <u8g2_DrawXBM>
          u8g2_SendBuffer(&u8g2);
 8003732:	4830      	ldr	r0, [pc, #192]	; (80037f4 <fnMenuProcess+0x454>)
 8003734:	f001 fac6 	bl	8004cc4 <u8g2_SendBuffer>
          break;
 8003738:	e036      	b.n	80037a8 <fnMenuProcess+0x408>

        case 1:
          u8g2_ClearBuffer(&u8g2);
 800373a:	482e      	ldr	r0, [pc, #184]	; (80037f4 <fnMenuProcess+0x454>)
 800373c:	f001 fa4f 	bl	8004bde <u8g2_ClearBuffer>
          W25qxx_ReadBytes(imageBuff, IMAGE_LOGO_2, 1024);
 8003740:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003744:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003748:	482b      	ldr	r0, [pc, #172]	; (80037f8 <fnMenuProcess+0x458>)
 800374a:	f003 f9a9 	bl	8006aa0 <W25qxx_ReadBytes>
          u8g2_DrawXBM(&u8g2,33,5, 64, 55, imageBuff);
 800374e:	4b2a      	ldr	r3, [pc, #168]	; (80037f8 <fnMenuProcess+0x458>)
 8003750:	9301      	str	r3, [sp, #4]
 8003752:	2337      	movs	r3, #55	; 0x37
 8003754:	9300      	str	r3, [sp, #0]
 8003756:	2340      	movs	r3, #64	; 0x40
 8003758:	2205      	movs	r2, #5
 800375a:	2121      	movs	r1, #33	; 0x21
 800375c:	4825      	ldr	r0, [pc, #148]	; (80037f4 <fnMenuProcess+0x454>)
 800375e:	f001 f99f 	bl	8004aa0 <u8g2_DrawXBM>
          u8g2_SendBuffer(&u8g2);
 8003762:	4824      	ldr	r0, [pc, #144]	; (80037f4 <fnMenuProcess+0x454>)
 8003764:	f001 faae 	bl	8004cc4 <u8g2_SendBuffer>
          break;
 8003768:	e01e      	b.n	80037a8 <fnMenuProcess+0x408>

        case 2:
          u8g2_ClearBuffer(&u8g2);
 800376a:	4822      	ldr	r0, [pc, #136]	; (80037f4 <fnMenuProcess+0x454>)
 800376c:	f001 fa37 	bl	8004bde <u8g2_ClearBuffer>
          W25qxx_ReadBytes(imageBuff, IMAGE_LOGO_3, 1024);
 8003770:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003774:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003778:	481f      	ldr	r0, [pc, #124]	; (80037f8 <fnMenuProcess+0x458>)
 800377a:	f003 f991 	bl	8006aa0 <W25qxx_ReadBytes>
          u8g2_DrawXBM(&u8g2,33,5, 64, 55, imageBuff);
 800377e:	4b1e      	ldr	r3, [pc, #120]	; (80037f8 <fnMenuProcess+0x458>)
 8003780:	9301      	str	r3, [sp, #4]
 8003782:	2337      	movs	r3, #55	; 0x37
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	2340      	movs	r3, #64	; 0x40
 8003788:	2205      	movs	r2, #5
 800378a:	2121      	movs	r1, #33	; 0x21
 800378c:	4819      	ldr	r0, [pc, #100]	; (80037f4 <fnMenuProcess+0x454>)
 800378e:	f001 f987 	bl	8004aa0 <u8g2_DrawXBM>
          u8g2_SendBuffer(&u8g2);
 8003792:	4818      	ldr	r0, [pc, #96]	; (80037f4 <fnMenuProcess+0x454>)
 8003794:	f001 fa96 	bl	8004cc4 <u8g2_SendBuffer>
          break;
 8003798:	e006      	b.n	80037a8 <fnMenuProcess+0x408>

		default:
			u8g2_ClearBuffer(&u8g2);
 800379a:	4816      	ldr	r0, [pc, #88]	; (80037f4 <fnMenuProcess+0x454>)
 800379c:	f001 fa1f 	bl	8004bde <u8g2_ClearBuffer>
			//
			u8g2_SendBuffer(&u8g2);
 80037a0:	4814      	ldr	r0, [pc, #80]	; (80037f4 <fnMenuProcess+0x454>)
 80037a2:	f001 fa8f 	bl	8004cc4 <u8g2_SendBuffer>
			break;
 80037a6:	bf00      	nop
        }


        if(btn_state == BTN_ENTER){
 80037a8:	4b0e      	ldr	r3, [pc, #56]	; (80037e4 <fnMenuProcess+0x444>)
 80037aa:	881b      	ldrh	r3, [r3, #0]
 80037ac:	2b10      	cmp	r3, #16
 80037ae:	d110      	bne.n	80037d2 <fnMenuProcess+0x432>
          menu_mode = MENU_MAIN_VIEW;
 80037b0:	4b0f      	ldr	r3, [pc, #60]	; (80037f0 <fnMenuProcess+0x450>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	701a      	strb	r2, [r3, #0]
          menu_current_item = 0;
 80037b6:	4b09      	ldr	r3, [pc, #36]	; (80037dc <fnMenuProcess+0x43c>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	701a      	strb	r2, [r3, #0]
        }

        break;
 80037bc:	e009      	b.n	80037d2 <fnMenuProcess+0x432>

      default:

      break;
 80037be:	bf00      	nop
 80037c0:	e008      	b.n	80037d4 <fnMenuProcess+0x434>
        break;
 80037c2:	bf00      	nop
 80037c4:	e006      	b.n	80037d4 <fnMenuProcess+0x434>
        break;
 80037c6:	bf00      	nop
 80037c8:	e004      	b.n	80037d4 <fnMenuProcess+0x434>
        break;
 80037ca:	bf00      	nop
 80037cc:	e002      	b.n	80037d4 <fnMenuProcess+0x434>
        break;
 80037ce:	bf00      	nop
 80037d0:	e000      	b.n	80037d4 <fnMenuProcess+0x434>
        break;
 80037d2:	bf00      	nop

    }
  //end menu
}
 80037d4:	bf00      	nop
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	2000008c 	.word	0x2000008c
 80037e0:	20000b5c 	.word	0x20000b5c
 80037e4:	20000090 	.word	0x20000090
 80037e8:	20000004 	.word	0x20000004
 80037ec:	20000020 	.word	0x20000020
 80037f0:	2000008e 	.word	0x2000008e
 80037f4:	20000a4c 	.word	0x20000a4c
 80037f8:	200000a8 	.word	0x200000a8

080037fc <fnGetPressKey>:

//***************************************************************************************************************

//
static uint16_t fnGetPressKey(void){
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0

 	static uint16_t key_pressed;

 	 //      
 		  btnStatesArray[BUTTON_UP] = Button_Get_Clicked_Count(&Button_A);  //
 8003800:	485d      	ldr	r0, [pc, #372]	; (8003978 <fnGetPressKey+0x17c>)
 8003802:	f7fe f983 	bl	8001b0c <Button_Get_Clicked_Count>
 8003806:	4603      	mov	r3, r0
 8003808:	461a      	mov	r2, r3
 800380a:	4b5c      	ldr	r3, [pc, #368]	; (800397c <fnGetPressKey+0x180>)
 800380c:	701a      	strb	r2, [r3, #0]
 		  btnStatesArray[BUTTON_DOWN] = Button_Get_Clicked_Count(&Button_B);
 800380e:	485c      	ldr	r0, [pc, #368]	; (8003980 <fnGetPressKey+0x184>)
 8003810:	f7fe f97c 	bl	8001b0c <Button_Get_Clicked_Count>
 8003814:	4603      	mov	r3, r0
 8003816:	461a      	mov	r2, r3
 8003818:	4b58      	ldr	r3, [pc, #352]	; (800397c <fnGetPressKey+0x180>)
 800381a:	705a      	strb	r2, [r3, #1]
 		  btnStatesArray[BUTTON_ENTER] = Button_Get_Clicked_Count(&Button_C);
 800381c:	4859      	ldr	r0, [pc, #356]	; (8003984 <fnGetPressKey+0x188>)
 800381e:	f7fe f975 	bl	8001b0c <Button_Get_Clicked_Count>
 8003822:	4603      	mov	r3, r0
 8003824:	461a      	mov	r2, r3
 8003826:	4b55      	ldr	r3, [pc, #340]	; (800397c <fnGetPressKey+0x180>)
 8003828:	709a      	strb	r2, [r3, #2]
 		  btnStatesArray[BUTTON_ESC] = Button_Get_Clicked_Count(&Button_D);
 800382a:	4857      	ldr	r0, [pc, #348]	; (8003988 <fnGetPressKey+0x18c>)
 800382c:	f7fe f96e 	bl	8001b0c <Button_Get_Clicked_Count>
 8003830:	4603      	mov	r3, r0
 8003832:	461a      	mov	r2, r3
 8003834:	4b51      	ldr	r3, [pc, #324]	; (800397c <fnGetPressKey+0x180>)
 8003836:	70da      	strb	r2, [r3, #3]


 	if(btnStatesArray[BUTTON_UP] == 1)key_pressed |= BTN_UP;
 8003838:	4b50      	ldr	r3, [pc, #320]	; (800397c <fnGetPressKey+0x180>)
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d107      	bne.n	8003850 <fnGetPressKey+0x54>
 8003840:	4b52      	ldr	r3, [pc, #328]	; (800398c <fnGetPressKey+0x190>)
 8003842:	881b      	ldrh	r3, [r3, #0]
 8003844:	f043 0301 	orr.w	r3, r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	4b50      	ldr	r3, [pc, #320]	; (800398c <fnGetPressKey+0x190>)
 800384c:	801a      	strh	r2, [r3, #0]
 800384e:	e006      	b.n	800385e <fnGetPressKey+0x62>
 		else key_pressed &= ~BTN_UP;
 8003850:	4b4e      	ldr	r3, [pc, #312]	; (800398c <fnGetPressKey+0x190>)
 8003852:	881b      	ldrh	r3, [r3, #0]
 8003854:	f023 0301 	bic.w	r3, r3, #1
 8003858:	b29a      	uxth	r2, r3
 800385a:	4b4c      	ldr	r3, [pc, #304]	; (800398c <fnGetPressKey+0x190>)
 800385c:	801a      	strh	r2, [r3, #0]

 	if(btnStatesArray[BUTTON_DOWN] == 1) key_pressed |= BTN_DOWN;    //
 800385e:	4b47      	ldr	r3, [pc, #284]	; (800397c <fnGetPressKey+0x180>)
 8003860:	785b      	ldrb	r3, [r3, #1]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d107      	bne.n	8003876 <fnGetPressKey+0x7a>
 8003866:	4b49      	ldr	r3, [pc, #292]	; (800398c <fnGetPressKey+0x190>)
 8003868:	881b      	ldrh	r3, [r3, #0]
 800386a:	f043 0302 	orr.w	r3, r3, #2
 800386e:	b29a      	uxth	r2, r3
 8003870:	4b46      	ldr	r3, [pc, #280]	; (800398c <fnGetPressKey+0x190>)
 8003872:	801a      	strh	r2, [r3, #0]
 8003874:	e006      	b.n	8003884 <fnGetPressKey+0x88>
 		else key_pressed &= ~BTN_DOWN;
 8003876:	4b45      	ldr	r3, [pc, #276]	; (800398c <fnGetPressKey+0x190>)
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	f023 0302 	bic.w	r3, r3, #2
 800387e:	b29a      	uxth	r2, r3
 8003880:	4b42      	ldr	r3, [pc, #264]	; (800398c <fnGetPressKey+0x190>)
 8003882:	801a      	strh	r2, [r3, #0]

 	if(Button_Get_Status(&Button_A) == Button_Long_Pressed)key_pressed |= BTN_UP_LONG_PRESS;
 8003884:	483c      	ldr	r0, [pc, #240]	; (8003978 <fnGetPressKey+0x17c>)
 8003886:	f7fe f931 	bl	8001aec <Button_Get_Status>
 800388a:	4603      	mov	r3, r0
 800388c:	2b03      	cmp	r3, #3
 800388e:	d107      	bne.n	80038a0 <fnGetPressKey+0xa4>
 8003890:	4b3e      	ldr	r3, [pc, #248]	; (800398c <fnGetPressKey+0x190>)
 8003892:	881b      	ldrh	r3, [r3, #0]
 8003894:	f043 0304 	orr.w	r3, r3, #4
 8003898:	b29a      	uxth	r2, r3
 800389a:	4b3c      	ldr	r3, [pc, #240]	; (800398c <fnGetPressKey+0x190>)
 800389c:	801a      	strh	r2, [r3, #0]
 800389e:	e006      	b.n	80038ae <fnGetPressKey+0xb2>
 	 	else key_pressed &= ~BTN_UP_LONG_PRESS;
 80038a0:	4b3a      	ldr	r3, [pc, #232]	; (800398c <fnGetPressKey+0x190>)
 80038a2:	881b      	ldrh	r3, [r3, #0]
 80038a4:	f023 0304 	bic.w	r3, r3, #4
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	4b38      	ldr	r3, [pc, #224]	; (800398c <fnGetPressKey+0x190>)
 80038ac:	801a      	strh	r2, [r3, #0]

	if(Button_Get_Status(&Button_B) == Button_Long_Pressed)key_pressed |= BTN_DOWN_LONG_PRESS; //
 80038ae:	4834      	ldr	r0, [pc, #208]	; (8003980 <fnGetPressKey+0x184>)
 80038b0:	f7fe f91c 	bl	8001aec <Button_Get_Status>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b03      	cmp	r3, #3
 80038b8:	d107      	bne.n	80038ca <fnGetPressKey+0xce>
 80038ba:	4b34      	ldr	r3, [pc, #208]	; (800398c <fnGetPressKey+0x190>)
 80038bc:	881b      	ldrh	r3, [r3, #0]
 80038be:	f043 0308 	orr.w	r3, r3, #8
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	4b31      	ldr	r3, [pc, #196]	; (800398c <fnGetPressKey+0x190>)
 80038c6:	801a      	strh	r2, [r3, #0]
 80038c8:	e006      	b.n	80038d8 <fnGetPressKey+0xdc>
		else key_pressed &= ~BTN_DOWN_LONG_PRESS;
 80038ca:	4b30      	ldr	r3, [pc, #192]	; (800398c <fnGetPressKey+0x190>)
 80038cc:	881b      	ldrh	r3, [r3, #0]
 80038ce:	f023 0308 	bic.w	r3, r3, #8
 80038d2:	b29a      	uxth	r2, r3
 80038d4:	4b2d      	ldr	r3, [pc, #180]	; (800398c <fnGetPressKey+0x190>)
 80038d6:	801a      	strh	r2, [r3, #0]

 	if(btnStatesArray[BUTTON_ENTER] == 1) key_pressed |= BTN_ENTER;    //
 80038d8:	4b28      	ldr	r3, [pc, #160]	; (800397c <fnGetPressKey+0x180>)
 80038da:	789b      	ldrb	r3, [r3, #2]
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d107      	bne.n	80038f0 <fnGetPressKey+0xf4>
 80038e0:	4b2a      	ldr	r3, [pc, #168]	; (800398c <fnGetPressKey+0x190>)
 80038e2:	881b      	ldrh	r3, [r3, #0]
 80038e4:	f043 0310 	orr.w	r3, r3, #16
 80038e8:	b29a      	uxth	r2, r3
 80038ea:	4b28      	ldr	r3, [pc, #160]	; (800398c <fnGetPressKey+0x190>)
 80038ec:	801a      	strh	r2, [r3, #0]
 80038ee:	e006      	b.n	80038fe <fnGetPressKey+0x102>
 		else key_pressed &= ~BTN_ENTER;
 80038f0:	4b26      	ldr	r3, [pc, #152]	; (800398c <fnGetPressKey+0x190>)
 80038f2:	881b      	ldrh	r3, [r3, #0]
 80038f4:	f023 0310 	bic.w	r3, r3, #16
 80038f8:	b29a      	uxth	r2, r3
 80038fa:	4b24      	ldr	r3, [pc, #144]	; (800398c <fnGetPressKey+0x190>)
 80038fc:	801a      	strh	r2, [r3, #0]

 	if(btnStatesArray[BUTTON_ESC] == 1) key_pressed |= BTN_ESC;  //
 80038fe:	4b1f      	ldr	r3, [pc, #124]	; (800397c <fnGetPressKey+0x180>)
 8003900:	78db      	ldrb	r3, [r3, #3]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d107      	bne.n	8003916 <fnGetPressKey+0x11a>
 8003906:	4b21      	ldr	r3, [pc, #132]	; (800398c <fnGetPressKey+0x190>)
 8003908:	881b      	ldrh	r3, [r3, #0]
 800390a:	f043 0320 	orr.w	r3, r3, #32
 800390e:	b29a      	uxth	r2, r3
 8003910:	4b1e      	ldr	r3, [pc, #120]	; (800398c <fnGetPressKey+0x190>)
 8003912:	801a      	strh	r2, [r3, #0]
 8003914:	e006      	b.n	8003924 <fnGetPressKey+0x128>
 		else key_pressed &= ~BTN_ESC;
 8003916:	4b1d      	ldr	r3, [pc, #116]	; (800398c <fnGetPressKey+0x190>)
 8003918:	881b      	ldrh	r3, [r3, #0]
 800391a:	f023 0320 	bic.w	r3, r3, #32
 800391e:	b29a      	uxth	r2, r3
 8003920:	4b1a      	ldr	r3, [pc, #104]	; (800398c <fnGetPressKey+0x190>)
 8003922:	801a      	strh	r2, [r3, #0]

 	if(btnStatesArray[BUTTON_ENTER] == 255) key_pressed |= BTN_ENTER_LONG_PRESS;  //
 8003924:	4b15      	ldr	r3, [pc, #84]	; (800397c <fnGetPressKey+0x180>)
 8003926:	789b      	ldrb	r3, [r3, #2]
 8003928:	2bff      	cmp	r3, #255	; 0xff
 800392a:	d107      	bne.n	800393c <fnGetPressKey+0x140>
 800392c:	4b17      	ldr	r3, [pc, #92]	; (800398c <fnGetPressKey+0x190>)
 800392e:	881b      	ldrh	r3, [r3, #0]
 8003930:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003934:	b29a      	uxth	r2, r3
 8003936:	4b15      	ldr	r3, [pc, #84]	; (800398c <fnGetPressKey+0x190>)
 8003938:	801a      	strh	r2, [r3, #0]
 800393a:	e006      	b.n	800394a <fnGetPressKey+0x14e>
 		else key_pressed &= ~BTN_ENTER_LONG_PRESS;
 800393c:	4b13      	ldr	r3, [pc, #76]	; (800398c <fnGetPressKey+0x190>)
 800393e:	881b      	ldrh	r3, [r3, #0]
 8003940:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003944:	b29a      	uxth	r2, r3
 8003946:	4b11      	ldr	r3, [pc, #68]	; (800398c <fnGetPressKey+0x190>)
 8003948:	801a      	strh	r2, [r3, #0]

 	if(btnStatesArray[BUTTON_ESC] == 255) key_pressed |= BTN_ESC_LONG_PRESS;  //
 800394a:	4b0c      	ldr	r3, [pc, #48]	; (800397c <fnGetPressKey+0x180>)
 800394c:	78db      	ldrb	r3, [r3, #3]
 800394e:	2bff      	cmp	r3, #255	; 0xff
 8003950:	d107      	bne.n	8003962 <fnGetPressKey+0x166>
 8003952:	4b0e      	ldr	r3, [pc, #56]	; (800398c <fnGetPressKey+0x190>)
 8003954:	881b      	ldrh	r3, [r3, #0]
 8003956:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800395a:	b29a      	uxth	r2, r3
 800395c:	4b0b      	ldr	r3, [pc, #44]	; (800398c <fnGetPressKey+0x190>)
 800395e:	801a      	strh	r2, [r3, #0]
 8003960:	e006      	b.n	8003970 <fnGetPressKey+0x174>
 		else key_pressed &= ~BTN_ESC_LONG_PRESS;
 8003962:	4b0a      	ldr	r3, [pc, #40]	; (800398c <fnGetPressKey+0x190>)
 8003964:	881b      	ldrh	r3, [r3, #0]
 8003966:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800396a:	b29a      	uxth	r2, r3
 800396c:	4b07      	ldr	r3, [pc, #28]	; (800398c <fnGetPressKey+0x190>)
 800396e:	801a      	strh	r2, [r3, #0]

 	return key_pressed;
 8003970:	4b06      	ldr	r3, [pc, #24]	; (800398c <fnGetPressKey+0x190>)
 8003972:	881b      	ldrh	r3, [r3, #0]
 }
 8003974:	4618      	mov	r0, r3
 8003976:	bd80      	pop	{r7, pc}
 8003978:	20000a30 	.word	0x20000a30
 800397c:	20000094 	.word	0x20000094
 8003980:	20000a14 	.word	0x20000a14
 8003984:	200009f8 	.word	0x200009f8
 8003988:	200009dc 	.word	0x200009dc
 800398c:	200004b0 	.word	0x200004b0

08003990 <Button_Get_Tick>:

//*********************************************************************************

//
uint32_t Button_Get_Tick(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
    return HAL_GetTick();
 8003994:	f003 f95c 	bl	8006c50 <HAL_GetTick>
 8003998:	4603      	mov	r3, r0
}
 800399a:	4618      	mov	r0, r3
 800399c:	bd80      	pop	{r7, pc}
	...

080039a0 <Button_A_Read>:
//**********************************************************************************

//
uint8_t Button_A_Read(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(BUTTON_UP_GPIO_Port, BUTTON_UP_Pin) ? 0 : 1;
 80039a4:	2120      	movs	r1, #32
 80039a6:	4805      	ldr	r0, [pc, #20]	; (80039bc <Button_A_Read+0x1c>)
 80039a8:	f004 fc20 	bl	80081ec <HAL_GPIO_ReadPin>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	bf0c      	ite	eq
 80039b2:	2301      	moveq	r3, #1
 80039b4:	2300      	movne	r3, #0
 80039b6:	b2db      	uxtb	r3, r3
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40010c00 	.word	0x40010c00

080039c0 <Button_B_Read>:

uint8_t Button_B_Read(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(BUTTON_DOWN_GPIO_Port, BUTTON_DOWN_Pin) ? 0 : 1;
 80039c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80039c8:	4805      	ldr	r0, [pc, #20]	; (80039e0 <Button_B_Read+0x20>)
 80039ca:	f004 fc0f 	bl	80081ec <HAL_GPIO_ReadPin>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	bf0c      	ite	eq
 80039d4:	2301      	moveq	r3, #1
 80039d6:	2300      	movne	r3, #0
 80039d8:	b2db      	uxtb	r3, r3
}
 80039da:	4618      	mov	r0, r3
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	40010800 	.word	0x40010800

080039e4 <Button_C_Read>:

uint8_t Button_C_Read(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(BUTTON_ENTER_GPIO_Port, BUTTON_ENTER_Pin) ? 0 : 1;
 80039e8:	2108      	movs	r1, #8
 80039ea:	4805      	ldr	r0, [pc, #20]	; (8003a00 <Button_C_Read+0x1c>)
 80039ec:	f004 fbfe 	bl	80081ec <HAL_GPIO_ReadPin>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	bf0c      	ite	eq
 80039f6:	2301      	moveq	r3, #1
 80039f8:	2300      	movne	r3, #0
 80039fa:	b2db      	uxtb	r3, r3
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	40010c00 	.word	0x40010c00

08003a04 <Button_D_Read>:

uint8_t Button_D_Read(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(BUTTON_ESC_GPIO_Port, BUTTON_ESC_Pin) ? 0 : 1;
 8003a08:	2110      	movs	r1, #16
 8003a0a:	4805      	ldr	r0, [pc, #20]	; (8003a20 <Button_D_Read+0x1c>)
 8003a0c:	f004 fbee 	bl	80081ec <HAL_GPIO_ReadPin>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	bf0c      	ite	eq
 8003a16:	2301      	moveq	r3, #1
 8003a18:	2300      	movne	r3, #0
 8003a1a:	b2db      	uxtb	r3, r3
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	40010c00 	.word	0x40010c00

08003a24 <HAL_ADC_ConvCpltCallback>:
//***********************************************************************************

//
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a06      	ldr	r2, [pc, #24]	; (8003a4c <HAL_ADC_ConvCpltCallback+0x28>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d105      	bne.n	8003a42 <HAL_ADC_ConvCpltCallback+0x1e>
	{
		HAL_ADC_Stop(&hadc1);
 8003a36:	4806      	ldr	r0, [pc, #24]	; (8003a50 <HAL_ADC_ConvCpltCallback+0x2c>)
 8003a38:	f003 fa10 	bl	8006e5c <HAL_ADC_Stop>
		flag_adc_complet = true;
 8003a3c:	4b05      	ldr	r3, [pc, #20]	; (8003a54 <HAL_ADC_ConvCpltCallback+0x30>)
 8003a3e:	2201      	movs	r2, #1
 8003a40:	701a      	strb	r2, [r3, #0]
	}
}
 8003a42:	bf00      	nop
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40012400 	.word	0x40012400
 8003a50:	20000b78 	.word	0x20000b78
 8003a54:	2000009e 	.word	0x2000009e

08003a58 <fnEmaFilterBatVolt>:
//************************************************************************************

//       -----------------------------------
uint16_t fnEmaFilterBatVolt(uint16_t new_value)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	4603      	mov	r3, r0
 8003a60:	80fb      	strh	r3, [r7, #6]
	static float k = EMA_FILTER_K;
	static float filtered_value = 0;

	filtered_value += ((float)new_value - filtered_value) * k;
 8003a62:	88fb      	ldrh	r3, [r7, #6]
 8003a64:	4618      	mov	r0, r3
 8003a66:	f7fc fff1 	bl	8000a4c <__aeabi_ui2f>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	4b12      	ldr	r3, [pc, #72]	; (8003ab8 <fnEmaFilterBatVolt+0x60>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4619      	mov	r1, r3
 8003a72:	4610      	mov	r0, r2
 8003a74:	f7fc ff38 	bl	80008e8 <__aeabi_fsub>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	4b0f      	ldr	r3, [pc, #60]	; (8003abc <fnEmaFilterBatVolt+0x64>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4619      	mov	r1, r3
 8003a82:	4610      	mov	r0, r2
 8003a84:	f7fd f83a 	bl	8000afc <__aeabi_fmul>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	4b0a      	ldr	r3, [pc, #40]	; (8003ab8 <fnEmaFilterBatVolt+0x60>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4619      	mov	r1, r3
 8003a92:	4610      	mov	r0, r2
 8003a94:	f7fc ff2a 	bl	80008ec <__addsf3>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	4b06      	ldr	r3, [pc, #24]	; (8003ab8 <fnEmaFilterBatVolt+0x60>)
 8003a9e:	601a      	str	r2, [r3, #0]
	return  filtered_value;
 8003aa0:	4b05      	ldr	r3, [pc, #20]	; (8003ab8 <fnEmaFilterBatVolt+0x60>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7fd f99f 	bl	8000de8 <__aeabi_f2uiz>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	b29b      	uxth	r3, r3
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3708      	adds	r7, #8
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	200004b4 	.word	0x200004b4
 8003abc:	2000003c 	.word	0x2000003c

08003ac0 <fnEmaFilterSensVolt>:

//        ----
uint16_t fnEmaFilterSensVolt(uint16_t new_value)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	80fb      	strh	r3, [r7, #6]
	static float k = EMA_FILTER_K;
	static float filtered_value = 0;

	filtered_value += ((float)new_value - filtered_value) * k;
 8003aca:	88fb      	ldrh	r3, [r7, #6]
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7fc ffbd 	bl	8000a4c <__aeabi_ui2f>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	4b12      	ldr	r3, [pc, #72]	; (8003b20 <fnEmaFilterSensVolt+0x60>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4619      	mov	r1, r3
 8003ada:	4610      	mov	r0, r2
 8003adc:	f7fc ff04 	bl	80008e8 <__aeabi_fsub>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	4b0f      	ldr	r3, [pc, #60]	; (8003b24 <fnEmaFilterSensVolt+0x64>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4619      	mov	r1, r3
 8003aea:	4610      	mov	r0, r2
 8003aec:	f7fd f806 	bl	8000afc <__aeabi_fmul>
 8003af0:	4603      	mov	r3, r0
 8003af2:	461a      	mov	r2, r3
 8003af4:	4b0a      	ldr	r3, [pc, #40]	; (8003b20 <fnEmaFilterSensVolt+0x60>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4619      	mov	r1, r3
 8003afa:	4610      	mov	r0, r2
 8003afc:	f7fc fef6 	bl	80008ec <__addsf3>
 8003b00:	4603      	mov	r3, r0
 8003b02:	461a      	mov	r2, r3
 8003b04:	4b06      	ldr	r3, [pc, #24]	; (8003b20 <fnEmaFilterSensVolt+0x60>)
 8003b06:	601a      	str	r2, [r3, #0]
	return  filtered_value;
 8003b08:	4b05      	ldr	r3, [pc, #20]	; (8003b20 <fnEmaFilterSensVolt+0x60>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7fd f96b 	bl	8000de8 <__aeabi_f2uiz>
 8003b12:	4603      	mov	r3, r0
 8003b14:	b29b      	uxth	r3, r3
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	200004b8 	.word	0x200004b8
 8003b24:	20000040 	.word	0x20000040

08003b28 <fnEmaFilterResSens>:

//       ------
uint16_t fnEmaFilterResSens(uint16_t new_value)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	4603      	mov	r3, r0
 8003b30:	80fb      	strh	r3, [r7, #6]
	static float k = EMA_FILTER_K;
	static float filtered_value = 0;

	filtered_value += ((float)new_value - filtered_value) * k;
 8003b32:	88fb      	ldrh	r3, [r7, #6]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f7fc ff89 	bl	8000a4c <__aeabi_ui2f>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	4b12      	ldr	r3, [pc, #72]	; (8003b88 <fnEmaFilterResSens+0x60>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4619      	mov	r1, r3
 8003b42:	4610      	mov	r0, r2
 8003b44:	f7fc fed0 	bl	80008e8 <__aeabi_fsub>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	4b0f      	ldr	r3, [pc, #60]	; (8003b8c <fnEmaFilterResSens+0x64>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4619      	mov	r1, r3
 8003b52:	4610      	mov	r0, r2
 8003b54:	f7fc ffd2 	bl	8000afc <__aeabi_fmul>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	4b0a      	ldr	r3, [pc, #40]	; (8003b88 <fnEmaFilterResSens+0x60>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4619      	mov	r1, r3
 8003b62:	4610      	mov	r0, r2
 8003b64:	f7fc fec2 	bl	80008ec <__addsf3>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	4b06      	ldr	r3, [pc, #24]	; (8003b88 <fnEmaFilterResSens+0x60>)
 8003b6e:	601a      	str	r2, [r3, #0]
	return  filtered_value;
 8003b70:	4b05      	ldr	r3, [pc, #20]	; (8003b88 <fnEmaFilterResSens+0x60>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4618      	mov	r0, r3
 8003b76:	f7fd f937 	bl	8000de8 <__aeabi_f2uiz>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	b29b      	uxth	r3, r3
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3708      	adds	r7, #8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	200004bc 	.word	0x200004bc
 8003b8c:	20000044 	.word	0x20000044

08003b90 <fnPumpControl>:
//*************************************************************************************

//
void fnPumpControl(struct MyData *data, struct SetpointsStruct *setpoints){
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]

  bool prx_trigged = false;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	73fb      	strb	r3, [r7, #15]
  static bool prx_old_state = false;
  enum fsm_state {off, wait_for_prx,wait_for_T_off};
  static enum fsm_state step = off;

  if((data->proximity_sensor_state == true) && (prx_old_state == false) && (GetGTimer(TIMER_PRX_SENS_FEEDBACK) >= PRX_SENSOR_FEEDBACK_DELAY)){
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	7edb      	ldrb	r3, [r3, #27]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d011      	beq.n	8003bca <fnPumpControl+0x3a>
 8003ba6:	4b4b      	ldr	r3, [pc, #300]	; (8003cd4 <fnPumpControl+0x144>)
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	f083 0301 	eor.w	r3, r3, #1
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00a      	beq.n	8003bca <fnPumpControl+0x3a>
 8003bb4:	2006      	movs	r0, #6
 8003bb6:	f7fd fe6b 	bl	8001890 <GetGTimer>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b09      	cmp	r3, #9
 8003bbe:	d904      	bls.n	8003bca <fnPumpControl+0x3a>


    StartGTimer(TIMER_PRX_SENS_FEEDBACK);
 8003bc0:	2006      	movs	r0, #6
 8003bc2:	f7fd fe8d 	bl	80018e0 <StartGTimer>
    prx_trigged = true;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	73fb      	strb	r3, [r7, #15]
  }

  prx_old_state = data->proximity_sensor_state;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	7eda      	ldrb	r2, [r3, #27]
 8003bce:	4b41      	ldr	r3, [pc, #260]	; (8003cd4 <fnPumpControl+0x144>)
 8003bd0:	701a      	strb	r2, [r3, #0]


  switch (setpoints->pump_out_mode){
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	785b      	ldrb	r3, [r3, #1]
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d00a      	beq.n	8003bf0 <fnPumpControl+0x60>
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	dc75      	bgt.n	8003cca <fnPumpControl+0x13a>
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d002      	beq.n	8003be8 <fnPumpControl+0x58>
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d013      	beq.n	8003c0e <fnPumpControl+0x7e>
      }

      break;

    default:
    break;
 8003be6:	e070      	b.n	8003cca <fnPumpControl+0x13a>
      data->pump_output_state = false;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	77da      	strb	r2, [r3, #31]
      break;
 8003bee:	e06d      	b.n	8003ccc <fnPumpControl+0x13c>
      if(!data->door_switch_state)step = off;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	7e9b      	ldrb	r3, [r3, #26]
 8003bf4:	f083 0301 	eor.w	r3, r3, #1
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <fnPumpControl+0x76>
 8003bfe:	4b36      	ldr	r3, [pc, #216]	; (8003cd8 <fnPumpControl+0x148>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	701a      	strb	r2, [r3, #0]
      break;
 8003c04:	e062      	b.n	8003ccc <fnPumpControl+0x13c>
      else data->pump_output_state = true;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	77da      	strb	r2, [r3, #31]
      break;
 8003c0c:	e05e      	b.n	8003ccc <fnPumpControl+0x13c>
      switch (step)
 8003c0e:	4b32      	ldr	r3, [pc, #200]	; (8003cd8 <fnPumpControl+0x148>)
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d036      	beq.n	8003c84 <fnPumpControl+0xf4>
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	dc4f      	bgt.n	8003cba <fnPumpControl+0x12a>
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d002      	beq.n	8003c24 <fnPumpControl+0x94>
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d019      	beq.n	8003c56 <fnPumpControl+0xc6>
      break;
 8003c22:	e04a      	b.n	8003cba <fnPumpControl+0x12a>
        data->pump_output_state = false;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	77da      	strb	r2, [r3, #31]
        StopGTimer(TIMER_PUMP_OFF);
 8003c2a:	2000      	movs	r0, #0
 8003c2c:	f7fd fe40 	bl	80018b0 <StopGTimer>
        if(data->door_switch_state)step = wait_for_prx;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	7e9b      	ldrb	r3, [r3, #26]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <fnPumpControl+0xb0>
 8003c38:	4b27      	ldr	r3, [pc, #156]	; (8003cd8 <fnPumpControl+0x148>)
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	701a      	strb	r2, [r3, #0]
        break;
 8003c3e:	e03e      	b.n	8003cbe <fnPumpControl+0x12e>
        else if(!data->door_switch_state)step = off;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	7e9b      	ldrb	r3, [r3, #26]
 8003c44:	f083 0301 	eor.w	r3, r3, #1
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d037      	beq.n	8003cbe <fnPumpControl+0x12e>
 8003c4e:	4b22      	ldr	r3, [pc, #136]	; (8003cd8 <fnPumpControl+0x148>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	701a      	strb	r2, [r3, #0]
        break;
 8003c54:	e033      	b.n	8003cbe <fnPumpControl+0x12e>
        if(prx_trigged){
 8003c56:	7bfb      	ldrb	r3, [r7, #15]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d008      	beq.n	8003c6e <fnPumpControl+0xde>
          StartGTimer(TIMER_PUMP_OFF);
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	f7fd fe3f 	bl	80018e0 <StartGTimer>
          data->pump_output_state = true;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2201      	movs	r2, #1
 8003c66:	77da      	strb	r2, [r3, #31]
          step = wait_for_T_off;
 8003c68:	4b1b      	ldr	r3, [pc, #108]	; (8003cd8 <fnPumpControl+0x148>)
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	701a      	strb	r2, [r3, #0]
        if(!data->door_switch_state)step = off;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	7e9b      	ldrb	r3, [r3, #26]
 8003c72:	f083 0301 	eor.w	r3, r3, #1
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d022      	beq.n	8003cc2 <fnPumpControl+0x132>
 8003c7c:	4b16      	ldr	r3, [pc, #88]	; (8003cd8 <fnPumpControl+0x148>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	701a      	strb	r2, [r3, #0]
        break;
 8003c82:	e01e      	b.n	8003cc2 <fnPumpControl+0x132>
        if(!data->door_switch_state || prx_trigged || (GetGTimer(TIMER_PUMP_OFF) >= setpoints->pump_T_off * 1000 ))step = off;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	7e9b      	ldrb	r3, [r3, #26]
 8003c88:	f083 0301 	eor.w	r3, r3, #1
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d10f      	bne.n	8003cb2 <fnPumpControl+0x122>
 8003c92:	7bfb      	ldrb	r3, [r7, #15]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10c      	bne.n	8003cb2 <fnPumpControl+0x122>
 8003c98:	2000      	movs	r0, #0
 8003c9a:	f7fd fdf9 	bl	8001890 <GetGTimer>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003caa:	fb03 f301 	mul.w	r3, r3, r1
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d309      	bcc.n	8003cc6 <fnPumpControl+0x136>
 8003cb2:	4b09      	ldr	r3, [pc, #36]	; (8003cd8 <fnPumpControl+0x148>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	701a      	strb	r2, [r3, #0]
        break;
 8003cb8:	e005      	b.n	8003cc6 <fnPumpControl+0x136>
      break;
 8003cba:	bf00      	nop
 8003cbc:	e006      	b.n	8003ccc <fnPumpControl+0x13c>
        break;
 8003cbe:	bf00      	nop
 8003cc0:	e004      	b.n	8003ccc <fnPumpControl+0x13c>
        break;
 8003cc2:	bf00      	nop
 8003cc4:	e002      	b.n	8003ccc <fnPumpControl+0x13c>
        break;
 8003cc6:	bf00      	nop
      break;
 8003cc8:	e000      	b.n	8003ccc <fnPumpControl+0x13c>
    break;
 8003cca:	bf00      	nop
  }

}
 8003ccc:	bf00      	nop
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	200004c0 	.word	0x200004c0
 8003cd8:	200004c1 	.word	0x200004c1

08003cdc <map>:
//************************************************************************************

//
long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	607a      	str	r2, [r7, #4]
 8003ce8:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	69b9      	ldr	r1, [r7, #24]
 8003cf2:	683a      	ldr	r2, [r7, #0]
 8003cf4:	1a8a      	subs	r2, r1, r2
 8003cf6:	fb02 f203 	mul.w	r2, r2, r3
 8003cfa:	6879      	ldr	r1, [r7, #4]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	1acb      	subs	r3, r1, r3
 8003d00:	fb92 f2f3 	sdiv	r2, r2, r3
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	4413      	add	r3, r2
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3714      	adds	r7, #20
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bc80      	pop	{r7}
 8003d10:	4770      	bx	lr

08003d12 <fnWaterLevelControl>:
//*************************************************************************************

//
// fnWaterLevelControl
void fnWaterLevelControl(struct MyData *data, struct SetpointsStruct *setpoints)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b084      	sub	sp, #16
 8003d16:	af02      	add	r7, sp, #8
 8003d18:	6078      	str	r0, [r7, #4]
 8003d1a:	6039      	str	r1, [r7, #0]
	data->water_level_liter =  map((long)data->res_sensor_resistance, (long)setpoints->water_sens_min,(long)setpoints->water_sens_max,0,(long)setpoints->water_tank_capacity);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	899b      	ldrh	r3, [r3, #12]
 8003d20:	4618      	mov	r0, r3
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	7b9b      	ldrb	r3, [r3, #14]
 8003d26:	4619      	mov	r1, r3
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	7bdb      	ldrb	r3, [r3, #15]
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	7c5b      	ldrb	r3, [r3, #17]
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	2300      	movs	r3, #0
 8003d36:	f7ff ffd1 	bl	8003cdc <map>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	b2da      	uxtb	r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	761a      	strb	r2, [r3, #24]
}
 8003d42:	bf00      	nop
 8003d44:	3708      	adds	r7, #8
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
	...

08003d4c <fnConverterControl>:
//*******************************************************************************************

//convreter control
void fnConverterControl(struct MyData *data, struct SetpointsStruct *setpoints)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]

  uint8_t voltage = (uint8_t)data->battery_voltage * 10;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7fd f844 	bl	8000de8 <__aeabi_f2uiz>
 8003d60:	4603      	mov	r3, r0
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	461a      	mov	r2, r3
 8003d66:	0092      	lsls	r2, r2, #2
 8003d68:	4413      	add	r3, r2
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	73fb      	strb	r3, [r7, #15]
  static bool flag_convOff_due_voltage;    //       
  static bool flag_convOff_due_ign_switch; //          

  static bool state = true; //  ( ) 

  switch (setpoints->conv_out_mode){
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	799b      	ldrb	r3, [r3, #6]
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d010      	beq.n	8003d98 <fnConverterControl+0x4c>
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	dc75      	bgt.n	8003e66 <fnConverterControl+0x11a>
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <fnConverterControl+0x38>
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d014      	beq.n	8003dac <fnConverterControl+0x60>
      }

      break;

    default:
    break;
 8003d82:	e070      	b.n	8003e66 <fnConverterControl+0x11a>
      state = false;
 8003d84:	4b3d      	ldr	r3, [pc, #244]	; (8003e7c <fnConverterControl+0x130>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	701a      	strb	r2, [r3, #0]
      StopGTimer(TIMER_CONV_U_OFF);
 8003d8a:	2001      	movs	r0, #1
 8003d8c:	f7fd fd90 	bl	80018b0 <StopGTimer>
      StopGTimer(TIMER_CONV_IGN_OFF);
 8003d90:	2002      	movs	r0, #2
 8003d92:	f7fd fd8d 	bl	80018b0 <StopGTimer>
      break;
 8003d96:	e069      	b.n	8003e6c <fnConverterControl+0x120>
      state = true;
 8003d98:	4b38      	ldr	r3, [pc, #224]	; (8003e7c <fnConverterControl+0x130>)
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	701a      	strb	r2, [r3, #0]
      StopGTimer(TIMER_CONV_U_OFF);
 8003d9e:	2001      	movs	r0, #1
 8003da0:	f7fd fd86 	bl	80018b0 <StopGTimer>
      StopGTimer(TIMER_CONV_IGN_OFF);
 8003da4:	2002      	movs	r0, #2
 8003da6:	f7fd fd83 	bl	80018b0 <StopGTimer>
      break;
 8003daa:	e05f      	b.n	8003e6c <fnConverterControl+0x120>
      if (voltage >= setpoints->conv_U_on)
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	791b      	ldrb	r3, [r3, #4]
 8003db0:	7bfa      	ldrb	r2, [r7, #15]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d30f      	bcc.n	8003dd6 <fnConverterControl+0x8a>
        if (!flag_convOff_due_ign_switch)state = true; //       
 8003db6:	4b32      	ldr	r3, [pc, #200]	; (8003e80 <fnConverterControl+0x134>)
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	f083 0301 	eor.w	r3, r3, #1
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d002      	beq.n	8003dca <fnConverterControl+0x7e>
 8003dc4:	4b2d      	ldr	r3, [pc, #180]	; (8003e7c <fnConverterControl+0x130>)
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	701a      	strb	r2, [r3, #0]
        flag_convOff_due_voltage = false;    //       
 8003dca:	4b2e      	ldr	r3, [pc, #184]	; (8003e84 <fnConverterControl+0x138>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	701a      	strb	r2, [r3, #0]
        StopGTimer(TIMER_CONV_U_OFF); //   
 8003dd0:	2001      	movs	r0, #1
 8003dd2:	f7fd fd6d 	bl	80018b0 <StopGTimer>
      if (voltage > setpoints->conv_U_on)
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	791b      	ldrb	r3, [r3, #4]
 8003dda:	7bfa      	ldrb	r2, [r7, #15]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d903      	bls.n	8003de8 <fnConverterControl+0x9c>
    	StartGTimer(TIMER_CONV_U_OFF); //    
 8003de0:	2001      	movs	r0, #1
 8003de2:	f7fd fd7d 	bl	80018e0 <StartGTimer>
 8003de6:	e015      	b.n	8003e14 <fnConverterControl+0xc8>
        if (GetGTimer(TIMER_CONV_U_OFF) > (setpoints->conv_T_U_off * SEC))
 8003de8:	2001      	movs	r0, #1
 8003dea:	f7fd fd51 	bl	8001890 <GetGTimer>
 8003dee:	4602      	mov	r2, r0
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	78db      	ldrb	r3, [r3, #3]
 8003df4:	4619      	mov	r1, r3
 8003df6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003dfa:	fb03 f301 	mul.w	r3, r3, r1
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d908      	bls.n	8003e14 <fnConverterControl+0xc8>
          state = false;
 8003e02:	4b1e      	ldr	r3, [pc, #120]	; (8003e7c <fnConverterControl+0x130>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	701a      	strb	r2, [r3, #0]
          flag_convOff_due_voltage = true;   //       
 8003e08:	4b1e      	ldr	r3, [pc, #120]	; (8003e84 <fnConverterControl+0x138>)
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	701a      	strb	r2, [r3, #0]
          StopGTimer(TIMER_CONV_U_OFF); //   
 8003e0e:	2001      	movs	r0, #1
 8003e10:	f7fd fd4e 	bl	80018b0 <StopGTimer>
      if (data->ignition_switch_state)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	7f1b      	ldrb	r3, [r3, #28]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d010      	beq.n	8003e3e <fnConverterControl+0xf2>
        flag_convOff_due_ign_switch = false; //      ignition switch
 8003e1c:	4b18      	ldr	r3, [pc, #96]	; (8003e80 <fnConverterControl+0x134>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	701a      	strb	r2, [r3, #0]
        if (!flag_convOff_due_voltage)state = true;
 8003e22:	4b18      	ldr	r3, [pc, #96]	; (8003e84 <fnConverterControl+0x138>)
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	f083 0301 	eor.w	r3, r3, #1
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d002      	beq.n	8003e36 <fnConverterControl+0xea>
 8003e30:	4b12      	ldr	r3, [pc, #72]	; (8003e7c <fnConverterControl+0x130>)
 8003e32:	2201      	movs	r2, #1
 8003e34:	701a      	strb	r2, [r3, #0]
        StartGTimer(TIMER_CONV_IGN_OFF);
 8003e36:	2002      	movs	r0, #2
 8003e38:	f7fd fd52 	bl	80018e0 <StartGTimer>
      break;
 8003e3c:	e015      	b.n	8003e6a <fnConverterControl+0x11e>
        if (GetGTimer(TIMER_CONV_IGN_OFF) > (setpoints->conv_T_IGN_off * MIN))
 8003e3e:	2002      	movs	r0, #2
 8003e40:	f7fd fd26 	bl	8001890 <GetGTimer>
 8003e44:	4602      	mov	r2, r0
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	795b      	ldrb	r3, [r3, #5]
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003e50:	fb03 f301 	mul.w	r3, r3, r1
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d908      	bls.n	8003e6a <fnConverterControl+0x11e>
          state = false;
 8003e58:	4b08      	ldr	r3, [pc, #32]	; (8003e7c <fnConverterControl+0x130>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	701a      	strb	r2, [r3, #0]
          flag_convOff_due_ign_switch = true; //      ignition switch
 8003e5e:	4b08      	ldr	r3, [pc, #32]	; (8003e80 <fnConverterControl+0x134>)
 8003e60:	2201      	movs	r2, #1
 8003e62:	701a      	strb	r2, [r3, #0]
      break;
 8003e64:	e001      	b.n	8003e6a <fnConverterControl+0x11e>
    break;
 8003e66:	bf00      	nop
 8003e68:	e000      	b.n	8003e6c <fnConverterControl+0x120>
      break;
 8003e6a:	bf00      	nop
  }

  data->converter_output_state = state;
 8003e6c:	4b03      	ldr	r3, [pc, #12]	; (8003e7c <fnConverterControl+0x130>)
 8003e6e:	781a      	ldrb	r2, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	775a      	strb	r2, [r3, #29]
}
 8003e74:	bf00      	nop
 8003e76:	3710      	adds	r7, #16
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	20000048 	.word	0x20000048
 8003e80:	200004c2 	.word	0x200004c2
 8003e84:	200004c3 	.word	0x200004c3

08003e88 <fnFridgeControl>:
//*****************************************************************************************

//convreter control
void fnFridgeControl(struct MyData *data, struct SetpointsStruct *setpoints)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]

  uint8_t voltage = (uint8_t)data->battery_voltage * 10;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	4618      	mov	r0, r3
 8003e98:	f7fc ffa6 	bl	8000de8 <__aeabi_f2uiz>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	0092      	lsls	r2, r2, #2
 8003ea4:	4413      	add	r3, r2
 8003ea6:	005b      	lsls	r3, r3, #1
 8003ea8:	73fb      	strb	r3, [r7, #15]
  static bool flag_fridgeOff_due_voltage;    //       
  static bool flag_fridgeOff_due_ign_switch; //          

  static bool state = true; //  ( ) 

  switch (setpoints->fridge_out_mode){
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	7b5b      	ldrb	r3, [r3, #13]
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d010      	beq.n	8003ed4 <fnFridgeControl+0x4c>
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	dc75      	bgt.n	8003fa2 <fnFridgeControl+0x11a>
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d002      	beq.n	8003ec0 <fnFridgeControl+0x38>
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d014      	beq.n	8003ee8 <fnFridgeControl+0x60>
      }

      break;

    default:
    break;
 8003ebe:	e070      	b.n	8003fa2 <fnFridgeControl+0x11a>
      state = false;
 8003ec0:	4b3d      	ldr	r3, [pc, #244]	; (8003fb8 <fnFridgeControl+0x130>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	701a      	strb	r2, [r3, #0]
      StopGTimer(TIMER_FRIDGE_U_OFF);
 8003ec6:	2003      	movs	r0, #3
 8003ec8:	f7fd fcf2 	bl	80018b0 <StopGTimer>
      StopGTimer(TIMER_FRIDGE_IGN_OFF);
 8003ecc:	2004      	movs	r0, #4
 8003ece:	f7fd fcef 	bl	80018b0 <StopGTimer>
      break;
 8003ed2:	e069      	b.n	8003fa8 <fnFridgeControl+0x120>
      state = true;
 8003ed4:	4b38      	ldr	r3, [pc, #224]	; (8003fb8 <fnFridgeControl+0x130>)
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	701a      	strb	r2, [r3, #0]
      StopGTimer(TIMER_FRIDGE_U_OFF);
 8003eda:	2003      	movs	r0, #3
 8003edc:	f7fd fce8 	bl	80018b0 <StopGTimer>
      StopGTimer(TIMER_FRIDGE_IGN_OFF);
 8003ee0:	2004      	movs	r0, #4
 8003ee2:	f7fd fce5 	bl	80018b0 <StopGTimer>
      break;
 8003ee6:	e05f      	b.n	8003fa8 <fnFridgeControl+0x120>
      if (voltage >= setpoints->fridge_U_on)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	7a5b      	ldrb	r3, [r3, #9]
 8003eec:	7bfa      	ldrb	r2, [r7, #15]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d30f      	bcc.n	8003f12 <fnFridgeControl+0x8a>
        if (!flag_fridgeOff_due_ign_switch)state = true; //       
 8003ef2:	4b32      	ldr	r3, [pc, #200]	; (8003fbc <fnFridgeControl+0x134>)
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	f083 0301 	eor.w	r3, r3, #1
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d002      	beq.n	8003f06 <fnFridgeControl+0x7e>
 8003f00:	4b2d      	ldr	r3, [pc, #180]	; (8003fb8 <fnFridgeControl+0x130>)
 8003f02:	2201      	movs	r2, #1
 8003f04:	701a      	strb	r2, [r3, #0]
        flag_fridgeOff_due_voltage = false;    //       
 8003f06:	4b2e      	ldr	r3, [pc, #184]	; (8003fc0 <fnFridgeControl+0x138>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	701a      	strb	r2, [r3, #0]
        StopGTimer(TIMER_FRIDGE_U_OFF); //   
 8003f0c:	2003      	movs	r0, #3
 8003f0e:	f7fd fccf 	bl	80018b0 <StopGTimer>
      if (voltage > setpoints->fridge_U_on)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	7a5b      	ldrb	r3, [r3, #9]
 8003f16:	7bfa      	ldrb	r2, [r7, #15]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d903      	bls.n	8003f24 <fnFridgeControl+0x9c>
    	StartGTimer(TIMER_FRIDGE_U_OFF); //    
 8003f1c:	2003      	movs	r0, #3
 8003f1e:	f7fd fcdf 	bl	80018e0 <StartGTimer>
 8003f22:	e015      	b.n	8003f50 <fnFridgeControl+0xc8>
        if (GetGTimer(TIMER_FRIDGE_U_OFF) > (setpoints->fridge_T_U_off * SEC))
 8003f24:	2003      	movs	r0, #3
 8003f26:	f7fd fcb3 	bl	8001890 <GetGTimer>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	7a1b      	ldrb	r3, [r3, #8]
 8003f30:	4619      	mov	r1, r3
 8003f32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f36:	fb03 f301 	mul.w	r3, r3, r1
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d908      	bls.n	8003f50 <fnFridgeControl+0xc8>
          state = false;
 8003f3e:	4b1e      	ldr	r3, [pc, #120]	; (8003fb8 <fnFridgeControl+0x130>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	701a      	strb	r2, [r3, #0]
          flag_fridgeOff_due_voltage = true;   //       
 8003f44:	4b1e      	ldr	r3, [pc, #120]	; (8003fc0 <fnFridgeControl+0x138>)
 8003f46:	2201      	movs	r2, #1
 8003f48:	701a      	strb	r2, [r3, #0]
          StopGTimer(TIMER_FRIDGE_U_OFF); //   
 8003f4a:	2003      	movs	r0, #3
 8003f4c:	f7fd fcb0 	bl	80018b0 <StopGTimer>
      if (data->ignition_switch_state)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	7f1b      	ldrb	r3, [r3, #28]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d010      	beq.n	8003f7a <fnFridgeControl+0xf2>
        flag_fridgeOff_due_ign_switch = false; //      ignition switch
 8003f58:	4b18      	ldr	r3, [pc, #96]	; (8003fbc <fnFridgeControl+0x134>)
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	701a      	strb	r2, [r3, #0]
        if (!flag_fridgeOff_due_voltage)state = true;
 8003f5e:	4b18      	ldr	r3, [pc, #96]	; (8003fc0 <fnFridgeControl+0x138>)
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	f083 0301 	eor.w	r3, r3, #1
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d002      	beq.n	8003f72 <fnFridgeControl+0xea>
 8003f6c:	4b12      	ldr	r3, [pc, #72]	; (8003fb8 <fnFridgeControl+0x130>)
 8003f6e:	2201      	movs	r2, #1
 8003f70:	701a      	strb	r2, [r3, #0]
        StartGTimer(TIMER_FRIDGE_IGN_OFF);
 8003f72:	2004      	movs	r0, #4
 8003f74:	f7fd fcb4 	bl	80018e0 <StartGTimer>
      break;
 8003f78:	e015      	b.n	8003fa6 <fnFridgeControl+0x11e>
        if (GetGTimer(TIMER_FRIDGE_IGN_OFF) > (setpoints->fridge_T_IGN_off * MIN))
 8003f7a:	2004      	movs	r0, #4
 8003f7c:	f7fd fc88 	bl	8001890 <GetGTimer>
 8003f80:	4602      	mov	r2, r0
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	7a9b      	ldrb	r3, [r3, #10]
 8003f86:	4619      	mov	r1, r3
 8003f88:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003f8c:	fb03 f301 	mul.w	r3, r3, r1
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d908      	bls.n	8003fa6 <fnFridgeControl+0x11e>
          state = false;
 8003f94:	4b08      	ldr	r3, [pc, #32]	; (8003fb8 <fnFridgeControl+0x130>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	701a      	strb	r2, [r3, #0]
          flag_fridgeOff_due_ign_switch = true; //      ignition switch
 8003f9a:	4b08      	ldr	r3, [pc, #32]	; (8003fbc <fnFridgeControl+0x134>)
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	701a      	strb	r2, [r3, #0]
      break;
 8003fa0:	e001      	b.n	8003fa6 <fnFridgeControl+0x11e>
    break;
 8003fa2:	bf00      	nop
 8003fa4:	e000      	b.n	8003fa8 <fnFridgeControl+0x120>
      break;
 8003fa6:	bf00      	nop
  }

  data->fridge_output_state = state;
 8003fa8:	4b03      	ldr	r3, [pc, #12]	; (8003fb8 <fnFridgeControl+0x130>)
 8003faa:	781a      	ldrb	r2, [r3, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	779a      	strb	r2, [r3, #30]
}
 8003fb0:	bf00      	nop
 8003fb2:	3710      	adds	r7, #16
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	20000049 	.word	0x20000049
 8003fbc:	200004c4 	.word	0x200004c4
 8003fc0:	200004c5 	.word	0x200004c5

08003fc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003fc8:	b672      	cpsid	i
}
 8003fca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003fcc:	e7fe      	b.n	8003fcc <Error_Handler+0x8>

08003fce <mini_strlen>:

#include "mini-printf.h"

static int
mini_strlen(const char *s)
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b085      	sub	sp, #20
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
	int len = 0;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	60fb      	str	r3, [r7, #12]
	while (s[len] != '\0') len++;
 8003fda:	e002      	b.n	8003fe2 <mini_strlen+0x14>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	3301      	adds	r3, #1
 8003fe0:	60fb      	str	r3, [r7, #12]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f6      	bne.n	8003fdc <mini_strlen+0xe>
	return len;
 8003fee:	68fb      	ldr	r3, [r7, #12]
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3714      	adds	r7, #20
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bc80      	pop	{r7}
 8003ff8:	4770      	bx	lr

08003ffa <mini_itoa>:

static int
mini_itoa(long value, unsigned int radix, int uppercase, int unsig,
	 char *buffer)
{
 8003ffa:	b480      	push	{r7}
 8003ffc:	b08b      	sub	sp, #44	; 0x2c
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	60f8      	str	r0, [r7, #12]
 8004002:	60b9      	str	r1, [r7, #8]
 8004004:	607a      	str	r2, [r7, #4]
 8004006:	603b      	str	r3, [r7, #0]
	char	*pbuffer = buffer;
 8004008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800400a:	627b      	str	r3, [r7, #36]	; 0x24
	int	negative = 0;
 800400c:	2300      	movs	r3, #0
 800400e:	623b      	str	r3, [r7, #32]
	int	i, len;

	/* No support for unusual radixes. */
	if (radix > 16)
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	2b10      	cmp	r3, #16
 8004014:	d901      	bls.n	800401a <mini_itoa+0x20>
		return 0;
 8004016:	2300      	movs	r3, #0
 8004018:	e069      	b.n	80040ee <mini_itoa+0xf4>

	if (value < 0 && !unsig) {
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2b00      	cmp	r3, #0
 800401e:	da07      	bge.n	8004030 <mini_itoa+0x36>
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d104      	bne.n	8004030 <mini_itoa+0x36>
		negative = 1;
 8004026:	2301      	movs	r3, #1
 8004028:	623b      	str	r3, [r7, #32]
		value = -value;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	425b      	negs	r3, r3
 800402e:	60fb      	str	r3, [r7, #12]
	}

	/* This builds the string back to front ... */
	do {
		int digit = value % radix;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	fbb3 f2f2 	udiv	r2, r3, r2
 8004038:	68b9      	ldr	r1, [r7, #8]
 800403a:	fb01 f202 	mul.w	r2, r1, r2
 800403e:	1a9b      	subs	r3, r3, r2
 8004040:	61bb      	str	r3, [r7, #24]
		*(pbuffer++) = (digit < 10 ? '0' + digit : (uppercase ? 'A' : 'a') + digit - 10);
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	2b09      	cmp	r3, #9
 8004046:	dc04      	bgt.n	8004052 <mini_itoa+0x58>
 8004048:	69bb      	ldr	r3, [r7, #24]
 800404a:	b2db      	uxtb	r3, r3
 800404c:	3330      	adds	r3, #48	; 0x30
 800404e:	b2da      	uxtb	r2, r3
 8004050:	e00b      	b.n	800406a <mini_itoa+0x70>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d001      	beq.n	800405c <mini_itoa+0x62>
 8004058:	2241      	movs	r2, #65	; 0x41
 800405a:	e000      	b.n	800405e <mini_itoa+0x64>
 800405c:	2261      	movs	r2, #97	; 0x61
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	4413      	add	r3, r2
 8004064:	b2db      	uxtb	r3, r3
 8004066:	3b0a      	subs	r3, #10
 8004068:	b2da      	uxtb	r2, r3
 800406a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406c:	1c59      	adds	r1, r3, #1
 800406e:	6279      	str	r1, [r7, #36]	; 0x24
 8004070:	701a      	strb	r2, [r3, #0]
		value /= radix;
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	fbb2 f3f3 	udiv	r3, r2, r3
 800407a:	60fb      	str	r3, [r7, #12]
	} while (value > 0);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2b00      	cmp	r3, #0
 8004080:	dcd6      	bgt.n	8004030 <mini_itoa+0x36>

	if (negative)
 8004082:	6a3b      	ldr	r3, [r7, #32]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d004      	beq.n	8004092 <mini_itoa+0x98>
		*(pbuffer++) = '-';
 8004088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	627a      	str	r2, [r7, #36]	; 0x24
 800408e:	222d      	movs	r2, #45	; 0x2d
 8004090:	701a      	strb	r2, [r3, #0]

	*(pbuffer) = '\0';
 8004092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004094:	2200      	movs	r2, #0
 8004096:	701a      	strb	r2, [r3, #0]

	/* ... now we reverse it (could do it recursively but will
	 * conserve the stack space) */
	len = (pbuffer - buffer);
 8004098:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800409a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	617b      	str	r3, [r7, #20]
	for (i = 0; i < len / 2; i++) {
 80040a0:	2300      	movs	r3, #0
 80040a2:	61fb      	str	r3, [r7, #28]
 80040a4:	e01a      	b.n	80040dc <mini_itoa+0xe2>
		char j = buffer[i];
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040aa:	4413      	add	r3, r2
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	74fb      	strb	r3, [r7, #19]
		buffer[i] = buffer[len-i-1];
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	3b01      	subs	r3, #1
 80040b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040ba:	441a      	add	r2, r3
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80040c0:	440b      	add	r3, r1
 80040c2:	7812      	ldrb	r2, [r2, #0]
 80040c4:	701a      	strb	r2, [r3, #0]
		buffer[len-i-1] = j;
 80040c6:	697a      	ldr	r2, [r7, #20]
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	3b01      	subs	r3, #1
 80040ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040d0:	4413      	add	r3, r2
 80040d2:	7cfa      	ldrb	r2, [r7, #19]
 80040d4:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < len / 2; i++) {
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	3301      	adds	r3, #1
 80040da:	61fb      	str	r3, [r7, #28]
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	0fda      	lsrs	r2, r3, #31
 80040e0:	4413      	add	r3, r2
 80040e2:	105b      	asrs	r3, r3, #1
 80040e4:	461a      	mov	r2, r3
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	4293      	cmp	r3, r2
 80040ea:	dbdc      	blt.n	80040a6 <mini_itoa+0xac>
	}

	return len;
 80040ec:	697b      	ldr	r3, [r7, #20]
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	372c      	adds	r7, #44	; 0x2c
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bc80      	pop	{r7}
 80040f6:	4770      	bx	lr

080040f8 <mini_pad>:

static int
mini_pad(char* ptr, int len, char pad_char, int pad_to, char *buffer)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b089      	sub	sp, #36	; 0x24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	603b      	str	r3, [r7, #0]
 8004104:	4613      	mov	r3, r2
 8004106:	71fb      	strb	r3, [r7, #7]
	int i;
	int overflow = 0;
 8004108:	2300      	movs	r3, #0
 800410a:	61bb      	str	r3, [r7, #24]
	char * pbuffer = buffer;
 800410c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800410e:	617b      	str	r3, [r7, #20]
	if(pad_to == 0) pad_to = len;
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d101      	bne.n	800411a <mini_pad+0x22>
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	603b      	str	r3, [r7, #0]
	if(len > pad_to) {
 800411a:	68ba      	ldr	r2, [r7, #8]
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	429a      	cmp	r2, r3
 8004120:	dd03      	ble.n	800412a <mini_pad+0x32>
		len = pad_to;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	60bb      	str	r3, [r7, #8]
		overflow = 1;
 8004126:	2301      	movs	r3, #1
 8004128:	61bb      	str	r3, [r7, #24]
	}
	for(i = pad_to - len; i > 0; i --) {
 800412a:	683a      	ldr	r2, [r7, #0]
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	61fb      	str	r3, [r7, #28]
 8004132:	e007      	b.n	8004144 <mini_pad+0x4c>
		*(pbuffer++) = pad_char;
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	1c5a      	adds	r2, r3, #1
 8004138:	617a      	str	r2, [r7, #20]
 800413a:	79fa      	ldrb	r2, [r7, #7]
 800413c:	701a      	strb	r2, [r3, #0]
	for(i = pad_to - len; i > 0; i --) {
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	3b01      	subs	r3, #1
 8004142:	61fb      	str	r3, [r7, #28]
 8004144:	69fb      	ldr	r3, [r7, #28]
 8004146:	2b00      	cmp	r3, #0
 8004148:	dcf4      	bgt.n	8004134 <mini_pad+0x3c>
	}
	for(i = len; i > 0; i --) {
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	61fb      	str	r3, [r7, #28]
 800414e:	e00a      	b.n	8004166 <mini_pad+0x6e>
		*(pbuffer++) = *(ptr++);
 8004150:	68fa      	ldr	r2, [r7, #12]
 8004152:	1c53      	adds	r3, r2, #1
 8004154:	60fb      	str	r3, [r7, #12]
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	1c59      	adds	r1, r3, #1
 800415a:	6179      	str	r1, [r7, #20]
 800415c:	7812      	ldrb	r2, [r2, #0]
 800415e:	701a      	strb	r2, [r3, #0]
	for(i = len; i > 0; i --) {
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	3b01      	subs	r3, #1
 8004164:	61fb      	str	r3, [r7, #28]
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	2b00      	cmp	r3, #0
 800416a:	dcf1      	bgt.n	8004150 <mini_pad+0x58>
	}
	len = pbuffer - buffer;
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	60bb      	str	r3, [r7, #8]
	if(overflow) {
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d012      	beq.n	80041a0 <mini_pad+0xa8>
		for (i = 0; i < 3 && pbuffer > buffer; i ++) {
 800417a:	2300      	movs	r3, #0
 800417c:	61fb      	str	r3, [r7, #28]
 800417e:	e008      	b.n	8004192 <mini_pad+0x9a>
			*(pbuffer-- - 1) = '*';
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	1e5a      	subs	r2, r3, #1
 8004184:	617a      	str	r2, [r7, #20]
 8004186:	3b01      	subs	r3, #1
 8004188:	222a      	movs	r2, #42	; 0x2a
 800418a:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 3 && pbuffer > buffer; i ++) {
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	3301      	adds	r3, #1
 8004190:	61fb      	str	r3, [r7, #28]
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	2b02      	cmp	r3, #2
 8004196:	dc03      	bgt.n	80041a0 <mini_pad+0xa8>
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800419c:	429a      	cmp	r2, r3
 800419e:	d8ef      	bhi.n	8004180 <mini_pad+0x88>
		}
	}
	return len;
 80041a0:	68bb      	ldr	r3, [r7, #8]
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3724      	adds	r7, #36	; 0x24
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bc80      	pop	{r7}
 80041aa:	4770      	bx	lr

080041ac <_puts>:
	unsigned int buffer_len;
};

static int
_puts(char *s, int len, void *buf)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b089      	sub	sp, #36	; 0x24
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
	if(!buf) return len;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <_puts+0x16>
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	e02c      	b.n	800421c <_puts+0x70>
	struct mini_buff *b = buf;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	61bb      	str	r3, [r7, #24]
	char * p0 = b->buffer;
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	617b      	str	r3, [r7, #20]
	int i;
	/* Copy to buffer */
	for (i = 0; i < len; i++) {
 80041cc:	2300      	movs	r3, #0
 80041ce:	61fb      	str	r3, [r7, #28]
 80041d0:	e016      	b.n	8004200 <_puts+0x54>
		if(b->pbuffer == b->buffer + b->buffer_len - 1) {
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	685a      	ldr	r2, [r3, #4]
 80041d6:	69bb      	ldr	r3, [r7, #24]
 80041d8:	6819      	ldr	r1, [r3, #0]
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	3b01      	subs	r3, #1
 80041e0:	440b      	add	r3, r1
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d011      	beq.n	800420a <_puts+0x5e>
			break;
		}
		*(b->pbuffer ++) = s[i];
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	441a      	add	r2, r3
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	1c58      	adds	r0, r3, #1
 80041f2:	69b9      	ldr	r1, [r7, #24]
 80041f4:	6048      	str	r0, [r1, #4]
 80041f6:	7812      	ldrb	r2, [r2, #0]
 80041f8:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < len; i++) {
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	3301      	adds	r3, #1
 80041fe:	61fb      	str	r3, [r7, #28]
 8004200:	69fa      	ldr	r2, [r7, #28]
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	429a      	cmp	r2, r3
 8004206:	dbe4      	blt.n	80041d2 <_puts+0x26>
 8004208:	e000      	b.n	800420c <_puts+0x60>
			break;
 800420a:	bf00      	nop
	}
	*(b->pbuffer) = 0;
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	701a      	strb	r2, [r3, #0]
	return b->pbuffer - p0;
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	1ad3      	subs	r3, r2, r3
}
 800421c:	4618      	mov	r0, r3
 800421e:	3724      	adds	r7, #36	; 0x24
 8004220:	46bd      	mov	sp, r7
 8004222:	bc80      	pop	{r7}
 8004224:	4770      	bx	lr
	...

08004228 <mini_vsnprintf>:
}
#endif

int
mini_vsnprintf(char *buffer, unsigned int buffer_len, const char *fmt, va_list va)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b088      	sub	sp, #32
 800422c:	af00      	add	r7, sp, #0
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	607a      	str	r2, [r7, #4]
 8004234:	603b      	str	r3, [r7, #0]
	struct mini_buff b;
	b.buffer = buffer;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	613b      	str	r3, [r7, #16]
	b.pbuffer = buffer;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	617b      	str	r3, [r7, #20]
	b.buffer_len = buffer_len;
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	61bb      	str	r3, [r7, #24]
	if(buffer_len == 0) buffer = (void*) 0;
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d101      	bne.n	800424c <mini_vsnprintf+0x24>
 8004248:	2300      	movs	r3, #0
 800424a:	60fb      	str	r3, [r7, #12]
	int n = mini_vpprintf(_puts, (buffer != (void*)0)?&b:(void*)0, fmt, va);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d002      	beq.n	8004258 <mini_vsnprintf+0x30>
 8004252:	f107 0110 	add.w	r1, r7, #16
 8004256:	e000      	b.n	800425a <mini_vsnprintf+0x32>
 8004258:	2100      	movs	r1, #0
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	4808      	ldr	r0, [pc, #32]	; (8004280 <mini_vsnprintf+0x58>)
 8004260:	f000 f810 	bl	8004284 <mini_vpprintf>
 8004264:	61f8      	str	r0, [r7, #28]
	if(buffer == (void*) 0) {
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d101      	bne.n	8004270 <mini_vsnprintf+0x48>
		return n;
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	e002      	b.n	8004276 <mini_vsnprintf+0x4e>
	}
	return b.pbuffer - b.buffer;
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
}
 8004276:	4618      	mov	r0, r3
 8004278:	3720      	adds	r7, #32
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	080041ad 	.word	0x080041ad

08004284 <mini_vpprintf>:

int
mini_vpprintf(int (*puts)(char* s, int len, void* buf), void* buf, const char *fmt, va_list va)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b09a      	sub	sp, #104	; 0x68
 8004288:	af02      	add	r7, sp, #8
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
 8004290:	603b      	str	r3, [r7, #0]
	char bf2[24];
	char ch;
#ifdef MINI_PRINTF_ENABLE_OBJECTS
	void* obj;
#endif
	if(puts == (void*)0) {
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d103      	bne.n	80042a0 <mini_vpprintf+0x1c>
		/* run puts in counting mode. */
		puts = _puts; buf = (void*)0;
 8004298:	4bb5      	ldr	r3, [pc, #724]	; (8004570 <mini_vpprintf+0x2ec>)
 800429a:	60fb      	str	r3, [r7, #12]
 800429c:	2300      	movs	r3, #0
 800429e:	60bb      	str	r3, [r7, #8]
	}
	int n = 0;
 80042a0:	2300      	movs	r3, #0
 80042a2:	65fb      	str	r3, [r7, #92]	; 0x5c
	while ((ch=*(fmt++))) {
 80042a4:	e17b      	b.n	800459e <mini_vpprintf+0x31a>
		int len;
		if (ch!='%') {
 80042a6:	7dfb      	ldrb	r3, [r7, #23]
 80042a8:	2b25      	cmp	r3, #37	; 0x25
 80042aa:	d009      	beq.n	80042c0 <mini_vpprintf+0x3c>
			len = 1;
 80042ac:	2301      	movs	r3, #1
 80042ae:	65bb      	str	r3, [r7, #88]	; 0x58
			len = puts(&ch, len, buf);
 80042b0:	f107 0017 	add.w	r0, r7, #23
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	68ba      	ldr	r2, [r7, #8]
 80042b8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80042ba:	4798      	blx	r3
 80042bc:	65b8      	str	r0, [r7, #88]	; 0x58
 80042be:	e16a      	b.n	8004596 <mini_vpprintf+0x312>
		} else {
			char pad_char = ' ';
 80042c0:	2320      	movs	r3, #32
 80042c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			int pad_to = 0;
 80042c6:	2300      	movs	r3, #0
 80042c8:	653b      	str	r3, [r7, #80]	; 0x50
			char l = 0;
 80042ca:	2300      	movs	r3, #0
 80042cc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			char *ptr;

			ch=*(fmt++);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	1c5a      	adds	r2, r3, #1
 80042d4:	607a      	str	r2, [r7, #4]
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	75fb      	strb	r3, [r7, #23]

			/* Zero padding requested */
			if (ch == '0') pad_char = '0';
 80042da:	7dfb      	ldrb	r3, [r7, #23]
 80042dc:	2b30      	cmp	r3, #48	; 0x30
 80042de:	d112      	bne.n	8004306 <mini_vpprintf+0x82>
 80042e0:	2330      	movs	r3, #48	; 0x30
 80042e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			while (ch >= '0' && ch <= '9') {
 80042e6:	e00e      	b.n	8004306 <mini_vpprintf+0x82>
				pad_to = pad_to * 10 + (ch - '0');
 80042e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80042ea:	4613      	mov	r3, r2
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	4413      	add	r3, r2
 80042f0:	005b      	lsls	r3, r3, #1
 80042f2:	461a      	mov	r2, r3
 80042f4:	7dfb      	ldrb	r3, [r7, #23]
 80042f6:	3b30      	subs	r3, #48	; 0x30
 80042f8:	4413      	add	r3, r2
 80042fa:	653b      	str	r3, [r7, #80]	; 0x50
				ch=*(fmt++);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	1c5a      	adds	r2, r3, #1
 8004300:	607a      	str	r2, [r7, #4]
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	75fb      	strb	r3, [r7, #23]
			while (ch >= '0' && ch <= '9') {
 8004306:	7dfb      	ldrb	r3, [r7, #23]
 8004308:	2b2f      	cmp	r3, #47	; 0x2f
 800430a:	d902      	bls.n	8004312 <mini_vpprintf+0x8e>
 800430c:	7dfb      	ldrb	r3, [r7, #23]
 800430e:	2b39      	cmp	r3, #57	; 0x39
 8004310:	d9ea      	bls.n	80042e8 <mini_vpprintf+0x64>
			}
			if(pad_to > (signed int) sizeof(bf)) {
 8004312:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004314:	2b18      	cmp	r3, #24
 8004316:	dd01      	ble.n	800431c <mini_vpprintf+0x98>
				pad_to = sizeof(bf);
 8004318:	2318      	movs	r3, #24
 800431a:	653b      	str	r3, [r7, #80]	; 0x50
			}
			if (ch == 'l') {
 800431c:	7dfb      	ldrb	r3, [r7, #23]
 800431e:	2b6c      	cmp	r3, #108	; 0x6c
 8004320:	d107      	bne.n	8004332 <mini_vpprintf+0xae>
				l = 1;
 8004322:	2301      	movs	r3, #1
 8004324:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
				ch=*(fmt++);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	1c5a      	adds	r2, r3, #1
 800432c:	607a      	str	r2, [r7, #4]
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	75fb      	strb	r3, [r7, #23]
			}

			switch (ch) {
 8004332:	7dfb      	ldrb	r3, [r7, #23]
 8004334:	2b00      	cmp	r3, #0
 8004336:	f000 813c 	beq.w	80045b2 <mini_vpprintf+0x32e>
 800433a:	2b00      	cmp	r3, #0
 800433c:	f2c0 8121 	blt.w	8004582 <mini_vpprintf+0x2fe>
 8004340:	2b78      	cmp	r3, #120	; 0x78
 8004342:	f300 811e 	bgt.w	8004582 <mini_vpprintf+0x2fe>
 8004346:	2b58      	cmp	r3, #88	; 0x58
 8004348:	f2c0 811b 	blt.w	8004582 <mini_vpprintf+0x2fe>
 800434c:	3b58      	subs	r3, #88	; 0x58
 800434e:	2b20      	cmp	r3, #32
 8004350:	f200 8117 	bhi.w	8004582 <mini_vpprintf+0x2fe>
 8004354:	a201      	add	r2, pc, #4	; (adr r2, 800435c <mini_vpprintf+0xd8>)
 8004356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435a:	bf00      	nop
 800435c:	0800447b 	.word	0x0800447b
 8004360:	08004583 	.word	0x08004583
 8004364:	08004583 	.word	0x08004583
 8004368:	08004583 	.word	0x08004583
 800436c:	08004583 	.word	0x08004583
 8004370:	08004583 	.word	0x08004583
 8004374:	08004583 	.word	0x08004583
 8004378:	08004583 	.word	0x08004583
 800437c:	08004583 	.word	0x08004583
 8004380:	08004583 	.word	0x08004583
 8004384:	08004583 	.word	0x08004583
 8004388:	080044fd 	.word	0x080044fd
 800438c:	080043e1 	.word	0x080043e1
 8004390:	08004583 	.word	0x08004583
 8004394:	08004583 	.word	0x08004583
 8004398:	08004583 	.word	0x08004583
 800439c:	08004583 	.word	0x08004583
 80043a0:	08004583 	.word	0x08004583
 80043a4:	08004583 	.word	0x08004583
 80043a8:	08004583 	.word	0x08004583
 80043ac:	08004583 	.word	0x08004583
 80043b0:	08004583 	.word	0x08004583
 80043b4:	08004583 	.word	0x08004583
 80043b8:	08004583 	.word	0x08004583
 80043bc:	08004583 	.word	0x08004583
 80043c0:	08004583 	.word	0x08004583
 80043c4:	08004583 	.word	0x08004583
 80043c8:	08004531 	.word	0x08004531
 80043cc:	08004583 	.word	0x08004583
 80043d0:	080043e1 	.word	0x080043e1
 80043d4:	08004583 	.word	0x08004583
 80043d8:	08004583 	.word	0x08004583
 80043dc:	0800447b 	.word	0x0800447b
				case 0:
					goto end;
				case 'u':
				case 'd':
					if(l) {
 80043e0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d015      	beq.n	8004414 <mini_vpprintf+0x190>
						len = mini_itoa(va_arg(va, unsigned long), 10, 0, (ch=='u'), bf2);
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	1d1a      	adds	r2, r3, #4
 80043ec:	603a      	str	r2, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4618      	mov	r0, r3
 80043f2:	7dfb      	ldrb	r3, [r7, #23]
 80043f4:	2b75      	cmp	r3, #117	; 0x75
 80043f6:	bf0c      	ite	eq
 80043f8:	2301      	moveq	r3, #1
 80043fa:	2300      	movne	r3, #0
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	461a      	mov	r2, r3
 8004400:	f107 0318 	add.w	r3, r7, #24
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	4613      	mov	r3, r2
 8004408:	2200      	movs	r2, #0
 800440a:	210a      	movs	r1, #10
 800440c:	f7ff fdf5 	bl	8003ffa <mini_itoa>
 8004410:	65b8      	str	r0, [r7, #88]	; 0x58
 8004412:	e01e      	b.n	8004452 <mini_vpprintf+0x1ce>
					} else {
						if(ch == 'u') {
 8004414:	7dfb      	ldrb	r3, [r7, #23]
 8004416:	2b75      	cmp	r3, #117	; 0x75
 8004418:	d10e      	bne.n	8004438 <mini_vpprintf+0x1b4>
							len = mini_itoa((unsigned long) va_arg(va, unsigned int), 10, 0, 1, bf2);
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	1d1a      	adds	r2, r3, #4
 800441e:	603a      	str	r2, [r7, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4618      	mov	r0, r3
 8004424:	f107 0318 	add.w	r3, r7, #24
 8004428:	9300      	str	r3, [sp, #0]
 800442a:	2301      	movs	r3, #1
 800442c:	2200      	movs	r2, #0
 800442e:	210a      	movs	r1, #10
 8004430:	f7ff fde3 	bl	8003ffa <mini_itoa>
 8004434:	65b8      	str	r0, [r7, #88]	; 0x58
 8004436:	e00c      	b.n	8004452 <mini_vpprintf+0x1ce>
						} else {
							len = mini_itoa((long) va_arg(va, int), 10, 0, 0, bf2);
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	1d1a      	adds	r2, r3, #4
 800443c:	603a      	str	r2, [r7, #0]
 800443e:	6818      	ldr	r0, [r3, #0]
 8004440:	f107 0318 	add.w	r3, r7, #24
 8004444:	9300      	str	r3, [sp, #0]
 8004446:	2300      	movs	r3, #0
 8004448:	2200      	movs	r2, #0
 800444a:	210a      	movs	r1, #10
 800444c:	f7ff fdd5 	bl	8003ffa <mini_itoa>
 8004450:	65b8      	str	r0, [r7, #88]	; 0x58
						}
					}
					len = mini_pad(bf2, len, pad_char, pad_to, bf);
 8004452:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8004456:	f107 0018 	add.w	r0, r7, #24
 800445a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800445e:	9300      	str	r3, [sp, #0]
 8004460:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004462:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004464:	f7ff fe48 	bl	80040f8 <mini_pad>
 8004468:	65b8      	str	r0, [r7, #88]	; 0x58
					len = puts(bf, len, buf);
 800446a:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004474:	4798      	blx	r3
 8004476:	65b8      	str	r0, [r7, #88]	; 0x58
					break;
 8004478:	e08d      	b.n	8004596 <mini_vpprintf+0x312>

				case 'x':
				case 'X':
					if(l) {
 800447a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800447e:	2b00      	cmp	r3, #0
 8004480:	d014      	beq.n	80044ac <mini_vpprintf+0x228>
						len = mini_itoa(va_arg(va, unsigned long), 16, (ch=='X'), 1, bf2);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	1d1a      	adds	r2, r3, #4
 8004486:	603a      	str	r2, [r7, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4618      	mov	r0, r3
 800448c:	7dfb      	ldrb	r3, [r7, #23]
 800448e:	2b58      	cmp	r3, #88	; 0x58
 8004490:	bf0c      	ite	eq
 8004492:	2301      	moveq	r3, #1
 8004494:	2300      	movne	r3, #0
 8004496:	b2db      	uxtb	r3, r3
 8004498:	461a      	mov	r2, r3
 800449a:	f107 0318 	add.w	r3, r7, #24
 800449e:	9300      	str	r3, [sp, #0]
 80044a0:	2301      	movs	r3, #1
 80044a2:	2110      	movs	r1, #16
 80044a4:	f7ff fda9 	bl	8003ffa <mini_itoa>
 80044a8:	65b8      	str	r0, [r7, #88]	; 0x58
 80044aa:	e013      	b.n	80044d4 <mini_vpprintf+0x250>
					} else {
						len = mini_itoa((unsigned long) va_arg(va, unsigned int), 16, (ch=='X'), 1, bf2);
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	1d1a      	adds	r2, r3, #4
 80044b0:	603a      	str	r2, [r7, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4618      	mov	r0, r3
 80044b6:	7dfb      	ldrb	r3, [r7, #23]
 80044b8:	2b58      	cmp	r3, #88	; 0x58
 80044ba:	bf0c      	ite	eq
 80044bc:	2301      	moveq	r3, #1
 80044be:	2300      	movne	r3, #0
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	461a      	mov	r2, r3
 80044c4:	f107 0318 	add.w	r3, r7, #24
 80044c8:	9300      	str	r3, [sp, #0]
 80044ca:	2301      	movs	r3, #1
 80044cc:	2110      	movs	r1, #16
 80044ce:	f7ff fd94 	bl	8003ffa <mini_itoa>
 80044d2:	65b8      	str	r0, [r7, #88]	; 0x58
					}
					len = mini_pad(bf2, len, pad_char, pad_to, bf);
 80044d4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80044d8:	f107 0018 	add.w	r0, r7, #24
 80044dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80044e0:	9300      	str	r3, [sp, #0]
 80044e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044e4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80044e6:	f7ff fe07 	bl	80040f8 <mini_pad>
 80044ea:	65b8      	str	r0, [r7, #88]	; 0x58
					len = puts(bf, len, buf);
 80044ec:	f107 0030 	add.w	r0, r7, #48	; 0x30
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	68ba      	ldr	r2, [r7, #8]
 80044f4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80044f6:	4798      	blx	r3
 80044f8:	65b8      	str	r0, [r7, #88]	; 0x58
					break;
 80044fa:	e04c      	b.n	8004596 <mini_vpprintf+0x312>

				case 'c' :
					ch = (char)(va_arg(va, int));
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	1d1a      	adds	r2, r3, #4
 8004500:	603a      	str	r2, [r7, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	b2db      	uxtb	r3, r3
 8004506:	75fb      	strb	r3, [r7, #23]
					len = mini_pad(&ch, 1, pad_char, pad_to, bf);
 8004508:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800450c:	f107 0017 	add.w	r0, r7, #23
 8004510:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004514:	9300      	str	r3, [sp, #0]
 8004516:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004518:	2101      	movs	r1, #1
 800451a:	f7ff fded 	bl	80040f8 <mini_pad>
 800451e:	65b8      	str	r0, [r7, #88]	; 0x58
					len = puts(bf, len, buf);
 8004520:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800452a:	4798      	blx	r3
 800452c:	65b8      	str	r0, [r7, #88]	; 0x58
					break;
 800452e:	e032      	b.n	8004596 <mini_vpprintf+0x312>

				case 's' :
					ptr = va_arg(va, char*);
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	1d1a      	adds	r2, r3, #4
 8004534:	603a      	str	r2, [r7, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	64bb      	str	r3, [r7, #72]	; 0x48
					len = mini_strlen(ptr);
 800453a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800453c:	f7ff fd47 	bl	8003fce <mini_strlen>
 8004540:	65b8      	str	r0, [r7, #88]	; 0x58
					if (pad_to > 0) {
 8004542:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004544:	2b00      	cmp	r3, #0
 8004546:	dd15      	ble.n	8004574 <mini_vpprintf+0x2f0>
						len = mini_pad(ptr, len, pad_char, pad_to, bf);
 8004548:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800454c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004554:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004556:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004558:	f7ff fdce 	bl	80040f8 <mini_pad>
 800455c:	65b8      	str	r0, [r7, #88]	; 0x58
						len = puts(bf, len, buf);
 800455e:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	68ba      	ldr	r2, [r7, #8]
 8004566:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004568:	4798      	blx	r3
 800456a:	65b8      	str	r0, [r7, #88]	; 0x58
					} else {
						len = puts(ptr, len, buf);
					}
					break;
 800456c:	e013      	b.n	8004596 <mini_vpprintf+0x312>
 800456e:	bf00      	nop
 8004570:	080041ad 	.word	0x080041ad
						len = puts(ptr, len, buf);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	68ba      	ldr	r2, [r7, #8]
 8004578:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800457a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800457c:	4798      	blx	r3
 800457e:	65b8      	str	r0, [r7, #88]	; 0x58
					break;
 8004580:	e009      	b.n	8004596 <mini_vpprintf+0x312>
					}
					mini_handler_freeor(mini_handler_data, ptr);
					break;
#endif
				default:
					len = 1;
 8004582:	2301      	movs	r3, #1
 8004584:	65bb      	str	r3, [r7, #88]	; 0x58
					len = puts(&ch, len, buf);
 8004586:	f107 0017 	add.w	r0, r7, #23
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	68ba      	ldr	r2, [r7, #8]
 800458e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004590:	4798      	blx	r3
 8004592:	65b8      	str	r0, [r7, #88]	; 0x58
					break;
 8004594:	bf00      	nop
			}
		}
		n = n + len;
 8004596:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004598:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800459a:	4413      	add	r3, r2
 800459c:	65fb      	str	r3, [r7, #92]	; 0x5c
	while ((ch=*(fmt++))) {
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	1c5a      	adds	r2, r3, #1
 80045a2:	607a      	str	r2, [r7, #4]
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	75fb      	strb	r3, [r7, #23]
 80045a8:	7dfb      	ldrb	r3, [r7, #23]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f47f ae7b 	bne.w	80042a6 <mini_vpprintf+0x22>
	}
end:
 80045b0:	e000      	b.n	80045b4 <mini_vpprintf+0x330>
					goto end;
 80045b2:	bf00      	nop
	return n;
 80045b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3760      	adds	r7, #96	; 0x60
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop

080045c0 <mini_snprintf>:


int
mini_snprintf(char* buffer, unsigned int buffer_len, const char *fmt, ...)
{
 80045c0:	b40c      	push	{r2, r3}
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b084      	sub	sp, #16
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
 80045ca:	6039      	str	r1, [r7, #0]
	int ret;
	va_list va;
	va_start(va, fmt);
 80045cc:	f107 031c 	add.w	r3, r7, #28
 80045d0:	60bb      	str	r3, [r7, #8]
	ret = mini_vsnprintf(buffer, buffer_len, fmt, va);
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	69ba      	ldr	r2, [r7, #24]
 80045d6:	6839      	ldr	r1, [r7, #0]
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f7ff fe25 	bl	8004228 <mini_vsnprintf>
 80045de:	60f8      	str	r0, [r7, #12]
	va_end(va);

	return ret;
 80045e0:	68fb      	ldr	r3, [r7, #12]
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3710      	adds	r7, #16
 80045e6:	46bd      	mov	sp, r7
 80045e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80045ec:	b002      	add	sp, #8
 80045ee:	4770      	bx	lr

080045f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b085      	sub	sp, #20
 80045f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80045f6:	4b15      	ldr	r3, [pc, #84]	; (800464c <HAL_MspInit+0x5c>)
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	4a14      	ldr	r2, [pc, #80]	; (800464c <HAL_MspInit+0x5c>)
 80045fc:	f043 0301 	orr.w	r3, r3, #1
 8004600:	6193      	str	r3, [r2, #24]
 8004602:	4b12      	ldr	r3, [pc, #72]	; (800464c <HAL_MspInit+0x5c>)
 8004604:	699b      	ldr	r3, [r3, #24]
 8004606:	f003 0301 	and.w	r3, r3, #1
 800460a:	60bb      	str	r3, [r7, #8]
 800460c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800460e:	4b0f      	ldr	r3, [pc, #60]	; (800464c <HAL_MspInit+0x5c>)
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	4a0e      	ldr	r2, [pc, #56]	; (800464c <HAL_MspInit+0x5c>)
 8004614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004618:	61d3      	str	r3, [r2, #28]
 800461a:	4b0c      	ldr	r3, [pc, #48]	; (800464c <HAL_MspInit+0x5c>)
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004622:	607b      	str	r3, [r7, #4]
 8004624:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004626:	4b0a      	ldr	r3, [pc, #40]	; (8004650 <HAL_MspInit+0x60>)
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	60fb      	str	r3, [r7, #12]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004632:	60fb      	str	r3, [r7, #12]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800463a:	60fb      	str	r3, [r7, #12]
 800463c:	4a04      	ldr	r2, [pc, #16]	; (8004650 <HAL_MspInit+0x60>)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004642:	bf00      	nop
 8004644:	3714      	adds	r7, #20
 8004646:	46bd      	mov	sp, r7
 8004648:	bc80      	pop	{r7}
 800464a:	4770      	bx	lr
 800464c:	40021000 	.word	0x40021000
 8004650:	40010000 	.word	0x40010000

08004654 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b08a      	sub	sp, #40	; 0x28
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800465c:	f107 0318 	add.w	r3, r7, #24
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]
 8004664:	605a      	str	r2, [r3, #4]
 8004666:	609a      	str	r2, [r3, #8]
 8004668:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a37      	ldr	r2, [pc, #220]	; (800474c <HAL_ADC_MspInit+0xf8>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d167      	bne.n	8004744 <HAL_ADC_MspInit+0xf0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004674:	4b36      	ldr	r3, [pc, #216]	; (8004750 <HAL_ADC_MspInit+0xfc>)
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	4a35      	ldr	r2, [pc, #212]	; (8004750 <HAL_ADC_MspInit+0xfc>)
 800467a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800467e:	6193      	str	r3, [r2, #24]
 8004680:	4b33      	ldr	r3, [pc, #204]	; (8004750 <HAL_ADC_MspInit+0xfc>)
 8004682:	699b      	ldr	r3, [r3, #24]
 8004684:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004688:	617b      	str	r3, [r7, #20]
 800468a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800468c:	4b30      	ldr	r3, [pc, #192]	; (8004750 <HAL_ADC_MspInit+0xfc>)
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	4a2f      	ldr	r2, [pc, #188]	; (8004750 <HAL_ADC_MspInit+0xfc>)
 8004692:	f043 0304 	orr.w	r3, r3, #4
 8004696:	6193      	str	r3, [r2, #24]
 8004698:	4b2d      	ldr	r3, [pc, #180]	; (8004750 <HAL_ADC_MspInit+0xfc>)
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	613b      	str	r3, [r7, #16]
 80046a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046a4:	4b2a      	ldr	r3, [pc, #168]	; (8004750 <HAL_ADC_MspInit+0xfc>)
 80046a6:	699b      	ldr	r3, [r3, #24]
 80046a8:	4a29      	ldr	r2, [pc, #164]	; (8004750 <HAL_ADC_MspInit+0xfc>)
 80046aa:	f043 0308 	orr.w	r3, r3, #8
 80046ae:	6193      	str	r3, [r2, #24]
 80046b0:	4b27      	ldr	r3, [pc, #156]	; (8004750 <HAL_ADC_MspInit+0xfc>)
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	f003 0308 	and.w	r3, r3, #8
 80046b8:	60fb      	str	r3, [r7, #12]
 80046ba:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA2     ------> ADC1_IN2
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = RES_SENS_Pin|BAT_VOLT_Pin;
 80046bc:	2305      	movs	r3, #5
 80046be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046c0:	2303      	movs	r3, #3
 80046c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046c4:	f107 0318 	add.w	r3, r7, #24
 80046c8:	4619      	mov	r1, r3
 80046ca:	4822      	ldr	r0, [pc, #136]	; (8004754 <HAL_ADC_MspInit+0x100>)
 80046cc:	f003 fc0a 	bl	8007ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENS_VOLT_Pin;
 80046d0:	2302      	movs	r3, #2
 80046d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046d4:	2303      	movs	r3, #3
 80046d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SENS_VOLT_GPIO_Port, &GPIO_InitStruct);
 80046d8:	f107 0318 	add.w	r3, r7, #24
 80046dc:	4619      	mov	r1, r3
 80046de:	481e      	ldr	r0, [pc, #120]	; (8004758 <HAL_ADC_MspInit+0x104>)
 80046e0:	f003 fc00 	bl	8007ee4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80046e4:	4b1d      	ldr	r3, [pc, #116]	; (800475c <HAL_ADC_MspInit+0x108>)
 80046e6:	4a1e      	ldr	r2, [pc, #120]	; (8004760 <HAL_ADC_MspInit+0x10c>)
 80046e8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046ea:	4b1c      	ldr	r3, [pc, #112]	; (800475c <HAL_ADC_MspInit+0x108>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80046f0:	4b1a      	ldr	r3, [pc, #104]	; (800475c <HAL_ADC_MspInit+0x108>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80046f6:	4b19      	ldr	r3, [pc, #100]	; (800475c <HAL_ADC_MspInit+0x108>)
 80046f8:	2280      	movs	r2, #128	; 0x80
 80046fa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80046fc:	4b17      	ldr	r3, [pc, #92]	; (800475c <HAL_ADC_MspInit+0x108>)
 80046fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004702:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004704:	4b15      	ldr	r3, [pc, #84]	; (800475c <HAL_ADC_MspInit+0x108>)
 8004706:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800470a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800470c:	4b13      	ldr	r3, [pc, #76]	; (800475c <HAL_ADC_MspInit+0x108>)
 800470e:	2220      	movs	r2, #32
 8004710:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004712:	4b12      	ldr	r3, [pc, #72]	; (800475c <HAL_ADC_MspInit+0x108>)
 8004714:	2200      	movs	r2, #0
 8004716:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004718:	4810      	ldr	r0, [pc, #64]	; (800475c <HAL_ADC_MspInit+0x108>)
 800471a:	f003 f945 	bl	80079a8 <HAL_DMA_Init>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8004724:	f7ff fc4e 	bl	8003fc4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a0c      	ldr	r2, [pc, #48]	; (800475c <HAL_ADC_MspInit+0x108>)
 800472c:	621a      	str	r2, [r3, #32]
 800472e:	4a0b      	ldr	r2, [pc, #44]	; (800475c <HAL_ADC_MspInit+0x108>)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8004734:	2200      	movs	r2, #0
 8004736:	2100      	movs	r1, #0
 8004738:	2012      	movs	r0, #18
 800473a:	f003 f8fe 	bl	800793a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800473e:	2012      	movs	r0, #18
 8004740:	f003 f917 	bl	8007972 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004744:	bf00      	nop
 8004746:	3728      	adds	r7, #40	; 0x28
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	40012400 	.word	0x40012400
 8004750:	40021000 	.word	0x40021000
 8004754:	40010800 	.word	0x40010800
 8004758:	40010c00 	.word	0x40010c00
 800475c:	20000ad4 	.word	0x20000ad4
 8004760:	40020008 	.word	0x40020008

08004764 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b088      	sub	sp, #32
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800476c:	f107 0310 	add.w	r3, r7, #16
 8004770:	2200      	movs	r2, #0
 8004772:	601a      	str	r2, [r3, #0]
 8004774:	605a      	str	r2, [r3, #4]
 8004776:	609a      	str	r2, [r3, #8]
 8004778:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a1b      	ldr	r2, [pc, #108]	; (80047ec <HAL_SPI_MspInit+0x88>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d12f      	bne.n	80047e4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004784:	4b1a      	ldr	r3, [pc, #104]	; (80047f0 <HAL_SPI_MspInit+0x8c>)
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	4a19      	ldr	r2, [pc, #100]	; (80047f0 <HAL_SPI_MspInit+0x8c>)
 800478a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800478e:	6193      	str	r3, [r2, #24]
 8004790:	4b17      	ldr	r3, [pc, #92]	; (80047f0 <HAL_SPI_MspInit+0x8c>)
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004798:	60fb      	str	r3, [r7, #12]
 800479a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800479c:	4b14      	ldr	r3, [pc, #80]	; (80047f0 <HAL_SPI_MspInit+0x8c>)
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	4a13      	ldr	r2, [pc, #76]	; (80047f0 <HAL_SPI_MspInit+0x8c>)
 80047a2:	f043 0304 	orr.w	r3, r3, #4
 80047a6:	6193      	str	r3, [r2, #24]
 80047a8:	4b11      	ldr	r3, [pc, #68]	; (80047f0 <HAL_SPI_MspInit+0x8c>)
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	f003 0304 	and.w	r3, r3, #4
 80047b0:	60bb      	str	r3, [r7, #8]
 80047b2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80047b4:	23a0      	movs	r3, #160	; 0xa0
 80047b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047b8:	2302      	movs	r3, #2
 80047ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047bc:	2303      	movs	r3, #3
 80047be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047c0:	f107 0310 	add.w	r3, r7, #16
 80047c4:	4619      	mov	r1, r3
 80047c6:	480b      	ldr	r0, [pc, #44]	; (80047f4 <HAL_SPI_MspInit+0x90>)
 80047c8:	f003 fb8c 	bl	8007ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80047cc:	2340      	movs	r3, #64	; 0x40
 80047ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047d0:	2300      	movs	r3, #0
 80047d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d4:	2300      	movs	r3, #0
 80047d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047d8:	f107 0310 	add.w	r3, r7, #16
 80047dc:	4619      	mov	r1, r3
 80047de:	4805      	ldr	r0, [pc, #20]	; (80047f4 <HAL_SPI_MspInit+0x90>)
 80047e0:	f003 fb80 	bl	8007ee4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80047e4:	bf00      	nop
 80047e6:	3720      	adds	r7, #32
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	40013000 	.word	0x40013000
 80047f0:	40021000 	.word	0x40021000
 80047f4:	40010800 	.word	0x40010800

080047f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004808:	d10b      	bne.n	8004822 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800480a:	4b08      	ldr	r3, [pc, #32]	; (800482c <HAL_TIM_Base_MspInit+0x34>)
 800480c:	69db      	ldr	r3, [r3, #28]
 800480e:	4a07      	ldr	r2, [pc, #28]	; (800482c <HAL_TIM_Base_MspInit+0x34>)
 8004810:	f043 0301 	orr.w	r3, r3, #1
 8004814:	61d3      	str	r3, [r2, #28]
 8004816:	4b05      	ldr	r3, [pc, #20]	; (800482c <HAL_TIM_Base_MspInit+0x34>)
 8004818:	69db      	ldr	r3, [r3, #28]
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	60fb      	str	r3, [r7, #12]
 8004820:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004822:	bf00      	nop
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	bc80      	pop	{r7}
 800482a:	4770      	bx	lr
 800482c:	40021000 	.word	0x40021000

08004830 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b08a      	sub	sp, #40	; 0x28
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004838:	f107 0318 	add.w	r3, r7, #24
 800483c:	2200      	movs	r2, #0
 800483e:	601a      	str	r2, [r3, #0]
 8004840:	605a      	str	r2, [r3, #4]
 8004842:	609a      	str	r2, [r3, #8]
 8004844:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a36      	ldr	r2, [pc, #216]	; (8004924 <HAL_UART_MspInit+0xf4>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d132      	bne.n	80048b6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004850:	4b35      	ldr	r3, [pc, #212]	; (8004928 <HAL_UART_MspInit+0xf8>)
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	4a34      	ldr	r2, [pc, #208]	; (8004928 <HAL_UART_MspInit+0xf8>)
 8004856:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800485a:	6193      	str	r3, [r2, #24]
 800485c:	4b32      	ldr	r3, [pc, #200]	; (8004928 <HAL_UART_MspInit+0xf8>)
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004864:	617b      	str	r3, [r7, #20]
 8004866:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004868:	4b2f      	ldr	r3, [pc, #188]	; (8004928 <HAL_UART_MspInit+0xf8>)
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	4a2e      	ldr	r2, [pc, #184]	; (8004928 <HAL_UART_MspInit+0xf8>)
 800486e:	f043 0304 	orr.w	r3, r3, #4
 8004872:	6193      	str	r3, [r2, #24]
 8004874:	4b2c      	ldr	r3, [pc, #176]	; (8004928 <HAL_UART_MspInit+0xf8>)
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	f003 0304 	and.w	r3, r3, #4
 800487c:	613b      	str	r3, [r7, #16]
 800487e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004880:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004884:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004886:	2302      	movs	r3, #2
 8004888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800488a:	2303      	movs	r3, #3
 800488c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800488e:	f107 0318 	add.w	r3, r7, #24
 8004892:	4619      	mov	r1, r3
 8004894:	4825      	ldr	r0, [pc, #148]	; (800492c <HAL_UART_MspInit+0xfc>)
 8004896:	f003 fb25 	bl	8007ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800489a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800489e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80048a0:	2300      	movs	r3, #0
 80048a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a4:	2300      	movs	r3, #0
 80048a6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048a8:	f107 0318 	add.w	r3, r7, #24
 80048ac:	4619      	mov	r1, r3
 80048ae:	481f      	ldr	r0, [pc, #124]	; (800492c <HAL_UART_MspInit+0xfc>)
 80048b0:	f003 fb18 	bl	8007ee4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80048b4:	e031      	b.n	800491a <HAL_UART_MspInit+0xea>
  else if(huart->Instance==USART3)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a1d      	ldr	r2, [pc, #116]	; (8004930 <HAL_UART_MspInit+0x100>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d12c      	bne.n	800491a <HAL_UART_MspInit+0xea>
    __HAL_RCC_USART3_CLK_ENABLE();
 80048c0:	4b19      	ldr	r3, [pc, #100]	; (8004928 <HAL_UART_MspInit+0xf8>)
 80048c2:	69db      	ldr	r3, [r3, #28]
 80048c4:	4a18      	ldr	r2, [pc, #96]	; (8004928 <HAL_UART_MspInit+0xf8>)
 80048c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048ca:	61d3      	str	r3, [r2, #28]
 80048cc:	4b16      	ldr	r3, [pc, #88]	; (8004928 <HAL_UART_MspInit+0xf8>)
 80048ce:	69db      	ldr	r3, [r3, #28]
 80048d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048d4:	60fb      	str	r3, [r7, #12]
 80048d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048d8:	4b13      	ldr	r3, [pc, #76]	; (8004928 <HAL_UART_MspInit+0xf8>)
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	4a12      	ldr	r2, [pc, #72]	; (8004928 <HAL_UART_MspInit+0xf8>)
 80048de:	f043 0308 	orr.w	r3, r3, #8
 80048e2:	6193      	str	r3, [r2, #24]
 80048e4:	4b10      	ldr	r3, [pc, #64]	; (8004928 <HAL_UART_MspInit+0xf8>)
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	f003 0308 	and.w	r3, r3, #8
 80048ec:	60bb      	str	r3, [r7, #8]
 80048ee:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ONE_WIRE_Pin;
 80048f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048f6:	2312      	movs	r3, #18
 80048f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80048fa:	2303      	movs	r3, #3
 80048fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ONE_WIRE_GPIO_Port, &GPIO_InitStruct);
 80048fe:	f107 0318 	add.w	r3, r7, #24
 8004902:	4619      	mov	r1, r3
 8004904:	480b      	ldr	r0, [pc, #44]	; (8004934 <HAL_UART_MspInit+0x104>)
 8004906:	f003 faed 	bl	8007ee4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800490a:	2200      	movs	r2, #0
 800490c:	2100      	movs	r1, #0
 800490e:	2027      	movs	r0, #39	; 0x27
 8004910:	f003 f813 	bl	800793a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004914:	2027      	movs	r0, #39	; 0x27
 8004916:	f003 f82c 	bl	8007972 <HAL_NVIC_EnableIRQ>
}
 800491a:	bf00      	nop
 800491c:	3728      	adds	r7, #40	; 0x28
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40013800 	.word	0x40013800
 8004928:	40021000 	.word	0x40021000
 800492c:	40010800 	.word	0x40010800
 8004930:	40004800 	.word	0x40004800
 8004934:	40010c00 	.word	0x40010c00

08004938 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004938:	b480      	push	{r7}
 800493a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800493c:	e7fe      	b.n	800493c <NMI_Handler+0x4>

0800493e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800493e:	b480      	push	{r7}
 8004940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004942:	e7fe      	b.n	8004942 <HardFault_Handler+0x4>

08004944 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004944:	b480      	push	{r7}
 8004946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004948:	e7fe      	b.n	8004948 <MemManage_Handler+0x4>

0800494a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800494a:	b480      	push	{r7}
 800494c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800494e:	e7fe      	b.n	800494e <BusFault_Handler+0x4>

08004950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004950:	b480      	push	{r7}
 8004952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004954:	e7fe      	b.n	8004954 <UsageFault_Handler+0x4>

08004956 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004956:	b480      	push	{r7}
 8004958:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800495a:	bf00      	nop
 800495c:	46bd      	mov	sp, r7
 800495e:	bc80      	pop	{r7}
 8004960:	4770      	bx	lr

08004962 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004962:	b480      	push	{r7}
 8004964:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004966:	bf00      	nop
 8004968:	46bd      	mov	sp, r7
 800496a:	bc80      	pop	{r7}
 800496c:	4770      	bx	lr

0800496e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800496e:	b480      	push	{r7}
 8004970:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004972:	bf00      	nop
 8004974:	46bd      	mov	sp, r7
 8004976:	bc80      	pop	{r7}
 8004978:	4770      	bx	lr
	...

0800497c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004980:	f002 f954 	bl	8006c2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  Button_Loop();
 8004984:	f7fc fffe 	bl	8001984 <Button_Loop>
  sys_timer++;
 8004988:	4b03      	ldr	r3, [pc, #12]	; (8004998 <SysTick_Handler+0x1c>)
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	3301      	adds	r3, #1
 800498e:	b2da      	uxtb	r2, r3
 8004990:	4b01      	ldr	r3, [pc, #4]	; (8004998 <SysTick_Handler+0x1c>)
 8004992:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8004994:	bf00      	nop
 8004996:	bd80      	pop	{r7, pc}
 8004998:	200004ac 	.word	0x200004ac

0800499c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80049a0:	4802      	ldr	r0, [pc, #8]	; (80049ac <DMA1_Channel1_IRQHandler+0x10>)
 80049a2:	f003 f96b 	bl	8007c7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80049a6:	bf00      	nop
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	20000ad4 	.word	0x20000ad4

080049b0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80049b4:	4802      	ldr	r0, [pc, #8]	; (80049c0 <ADC1_2_IRQHandler+0x10>)
 80049b6:	f002 fb5b 	bl	8007070 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80049ba:	bf00      	nop
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	20000b78 	.word	0x20000b78

080049c4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	owReadHandler();
 80049c8:	f7fc fabc 	bl	8000f44 <owReadHandler>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80049cc:	4802      	ldr	r0, [pc, #8]	; (80049d8 <USART3_IRQHandler+0x14>)
 80049ce:	f005 fa61 	bl	8009e94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80049d2:	bf00      	nop
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	20000ba8 	.word	0x20000ba8

080049dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80049dc:	b480      	push	{r7}
 80049de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80049e0:	bf00      	nop
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bc80      	pop	{r7}
 80049e6:	4770      	bx	lr

080049e8 <u8g2_DrawHXBM>:
}



void u8g2_DrawHXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, const uint8_t *b)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b088      	sub	sp, #32
 80049ec:	af02      	add	r7, sp, #8
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	4608      	mov	r0, r1
 80049f2:	4611      	mov	r1, r2
 80049f4:	461a      	mov	r2, r3
 80049f6:	4603      	mov	r3, r0
 80049f8:	817b      	strh	r3, [r7, #10]
 80049fa:	460b      	mov	r3, r1
 80049fc:	813b      	strh	r3, [r7, #8]
 80049fe:	4613      	mov	r3, r2
 8004a00:	80fb      	strh	r3, [r7, #6]
  uint8_t mask;
  uint8_t color = u8g2->draw_color;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f893 3083 	ldrb.w	r3, [r3, #131]	; 0x83
 8004a08:	75bb      	strb	r3, [r7, #22]
  uint8_t ncolor = (color == 0 ? 1 : 0);
 8004a0a:	7dbb      	ldrb	r3, [r7, #22]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	bf0c      	ite	eq
 8004a10:	2301      	moveq	r3, #1
 8004a12:	2300      	movne	r3, #0
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	757b      	strb	r3, [r7, #21]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  mask = 1;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	75fb      	strb	r3, [r7, #23]
  while(len > 0) {
 8004a1c:	e035      	b.n	8004a8a <u8g2_DrawHXBM+0xa2>
    if ( *b & mask ) {
 8004a1e:	6a3b      	ldr	r3, [r7, #32]
 8004a20:	781a      	ldrb	r2, [r3, #0]
 8004a22:	7dfb      	ldrb	r3, [r7, #23]
 8004a24:	4013      	ands	r3, r2
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00c      	beq.n	8004a46 <u8g2_DrawHXBM+0x5e>
      u8g2->draw_color = color;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	7dba      	ldrb	r2, [r7, #22]
 8004a30:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8004a34:	893a      	ldrh	r2, [r7, #8]
 8004a36:	8979      	ldrh	r1, [r7, #10]
 8004a38:	2300      	movs	r3, #0
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	68f8      	ldr	r0, [r7, #12]
 8004a40:	f000 fe58 	bl	80056f4 <u8g2_DrawHVLine>
 8004a44:	e010      	b.n	8004a68 <u8g2_DrawHXBM+0x80>
    } else if ( u8g2->bitmap_transparency == 0 ) {
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10b      	bne.n	8004a68 <u8g2_DrawHXBM+0x80>
      u8g2->draw_color = ncolor;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	7d7a      	ldrb	r2, [r7, #21]
 8004a54:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
      u8g2_DrawHVLine(u8g2, x, y, 1, 0);
 8004a58:	893a      	ldrh	r2, [r7, #8]
 8004a5a:	8979      	ldrh	r1, [r7, #10]
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	9300      	str	r3, [sp, #0]
 8004a60:	2301      	movs	r3, #1
 8004a62:	68f8      	ldr	r0, [r7, #12]
 8004a64:	f000 fe46 	bl	80056f4 <u8g2_DrawHVLine>
    }
    x++;
 8004a68:	897b      	ldrh	r3, [r7, #10]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	817b      	strh	r3, [r7, #10]
    mask <<= 1;
 8004a6e:	7dfb      	ldrb	r3, [r7, #23]
 8004a70:	005b      	lsls	r3, r3, #1
 8004a72:	75fb      	strb	r3, [r7, #23]
    if ( mask == 0 )
 8004a74:	7dfb      	ldrb	r3, [r7, #23]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d104      	bne.n	8004a84 <u8g2_DrawHXBM+0x9c>
    {
      mask = 1;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	75fb      	strb	r3, [r7, #23]
      b++;
 8004a7e:	6a3b      	ldr	r3, [r7, #32]
 8004a80:	3301      	adds	r3, #1
 8004a82:	623b      	str	r3, [r7, #32]
    }
    len--;
 8004a84:	88fb      	ldrh	r3, [r7, #6]
 8004a86:	3b01      	subs	r3, #1
 8004a88:	80fb      	strh	r3, [r7, #6]
  while(len > 0) {
 8004a8a:	88fb      	ldrh	r3, [r7, #6]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1c6      	bne.n	8004a1e <u8g2_DrawHXBM+0x36>
  }
  u8g2->draw_color = color;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	7dba      	ldrb	r2, [r7, #22]
 8004a94:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
}
 8004a98:	bf00      	nop
 8004a9a:	3718      	adds	r7, #24
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <u8g2_DrawXBM>:


void u8g2_DrawXBM(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h, const uint8_t *bitmap)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b088      	sub	sp, #32
 8004aa4:	af02      	add	r7, sp, #8
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	4608      	mov	r0, r1
 8004aaa:	4611      	mov	r1, r2
 8004aac:	461a      	mov	r2, r3
 8004aae:	4603      	mov	r3, r0
 8004ab0:	817b      	strh	r3, [r7, #10]
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	813b      	strh	r3, [r7, #8]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t blen;
  blen = w;
 8004aba:	88fb      	ldrh	r3, [r7, #6]
 8004abc:	82fb      	strh	r3, [r7, #22]
  blen += 7;
 8004abe:	8afb      	ldrh	r3, [r7, #22]
 8004ac0:	3307      	adds	r3, #7
 8004ac2:	82fb      	strh	r3, [r7, #22]
  blen >>= 3;
 8004ac4:	8afb      	ldrh	r3, [r7, #22]
 8004ac6:	08db      	lsrs	r3, r3, #3
 8004ac8:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  while( h > 0 )
 8004aca:	e012      	b.n	8004af2 <u8g2_DrawXBM+0x52>
  {
    u8g2_DrawHXBM(u8g2, x, y, w, bitmap);
 8004acc:	88f8      	ldrh	r0, [r7, #6]
 8004ace:	893a      	ldrh	r2, [r7, #8]
 8004ad0:	8979      	ldrh	r1, [r7, #10]
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad4:	9300      	str	r3, [sp, #0]
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f7ff ff85 	bl	80049e8 <u8g2_DrawHXBM>
    bitmap += blen;
 8004ade:	8afb      	ldrh	r3, [r7, #22]
 8004ae0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ae2:	4413      	add	r3, r2
 8004ae4:	627b      	str	r3, [r7, #36]	; 0x24
    y++;
 8004ae6:	893b      	ldrh	r3, [r7, #8]
 8004ae8:	3301      	adds	r3, #1
 8004aea:	813b      	strh	r3, [r7, #8]
    h--;
 8004aec:	8c3b      	ldrh	r3, [r7, #32]
 8004aee:	3b01      	subs	r3, #1
 8004af0:	843b      	strh	r3, [r7, #32]
  while( h > 0 )
 8004af2:	8c3b      	ldrh	r3, [r7, #32]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1e9      	bne.n	8004acc <u8g2_DrawXBM+0x2c>
  }
}
 8004af8:	bf00      	nop
 8004afa:	bf00      	nop
 8004afc:	3718      	adds	r7, #24
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <u8g2_DrawBox>:
/*
  draw a filled box
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8004b02:	b580      	push	{r7, lr}
 8004b04:	b086      	sub	sp, #24
 8004b06:	af02      	add	r7, sp, #8
 8004b08:	60f8      	str	r0, [r7, #12]
 8004b0a:	4608      	mov	r0, r1
 8004b0c:	4611      	mov	r1, r2
 8004b0e:	461a      	mov	r2, r3
 8004b10:	4603      	mov	r3, r0
 8004b12:	817b      	strh	r3, [r7, #10]
 8004b14:	460b      	mov	r3, r1
 8004b16:	813b      	strh	r3, [r7, #8]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
    return;
#endif /* U8G2_WITH_INTERSECTION */
  while( h != 0 )
 8004b1c:	e00d      	b.n	8004b3a <u8g2_DrawBox+0x38>
  { 
    u8g2_DrawHVLine(u8g2, x, y, w, 0);
 8004b1e:	88fb      	ldrh	r3, [r7, #6]
 8004b20:	893a      	ldrh	r2, [r7, #8]
 8004b22:	8979      	ldrh	r1, [r7, #10]
 8004b24:	2000      	movs	r0, #0
 8004b26:	9000      	str	r0, [sp, #0]
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f000 fde3 	bl	80056f4 <u8g2_DrawHVLine>
    y++;    
 8004b2e:	893b      	ldrh	r3, [r7, #8]
 8004b30:	3301      	adds	r3, #1
 8004b32:	813b      	strh	r3, [r7, #8]
    h--;
 8004b34:	8b3b      	ldrh	r3, [r7, #24]
 8004b36:	3b01      	subs	r3, #1
 8004b38:	833b      	strh	r3, [r7, #24]
  while( h != 0 )
 8004b3a:	8b3b      	ldrh	r3, [r7, #24]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d1ee      	bne.n	8004b1e <u8g2_DrawBox+0x1c>
  }
}
 8004b40:	bf00      	nop
 8004b42:	bf00      	nop
 8004b44:	3710      	adds	r7, #16
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}

08004b4a <u8g2_DrawFrame>:
/*
  draw a frame (empty box)
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawFrame(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8004b4a:	b580      	push	{r7, lr}
 8004b4c:	b088      	sub	sp, #32
 8004b4e:	af02      	add	r7, sp, #8
 8004b50:	60f8      	str	r0, [r7, #12]
 8004b52:	4608      	mov	r0, r1
 8004b54:	4611      	mov	r1, r2
 8004b56:	461a      	mov	r2, r3
 8004b58:	4603      	mov	r3, r0
 8004b5a:	817b      	strh	r3, [r7, #10]
 8004b5c:	460b      	mov	r3, r1
 8004b5e:	813b      	strh	r3, [r7, #8]
 8004b60:	4613      	mov	r3, r2
 8004b62:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t xtmp = x;
 8004b64:	897b      	ldrh	r3, [r7, #10]
 8004b66:	82fb      	strh	r3, [r7, #22]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  u8g2_DrawHVLine(u8g2, x, y, w, 0);
 8004b68:	88fb      	ldrh	r3, [r7, #6]
 8004b6a:	893a      	ldrh	r2, [r7, #8]
 8004b6c:	8979      	ldrh	r1, [r7, #10]
 8004b6e:	2000      	movs	r0, #0
 8004b70:	9000      	str	r0, [sp, #0]
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	f000 fdbe 	bl	80056f4 <u8g2_DrawHVLine>
  if (h >= 2) {
 8004b78:	8c3b      	ldrh	r3, [r7, #32]
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d92b      	bls.n	8004bd6 <u8g2_DrawFrame+0x8c>
    h-=2;
 8004b7e:	8c3b      	ldrh	r3, [r7, #32]
 8004b80:	3b02      	subs	r3, #2
 8004b82:	843b      	strh	r3, [r7, #32]
    y++;
 8004b84:	893b      	ldrh	r3, [r7, #8]
 8004b86:	3301      	adds	r3, #1
 8004b88:	813b      	strh	r3, [r7, #8]
    if (h > 0) {
 8004b8a:	8c3b      	ldrh	r3, [r7, #32]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d01a      	beq.n	8004bc6 <u8g2_DrawFrame+0x7c>
      u8g2_DrawHVLine(u8g2, x, y, h, 1);
 8004b90:	8c3b      	ldrh	r3, [r7, #32]
 8004b92:	893a      	ldrh	r2, [r7, #8]
 8004b94:	8979      	ldrh	r1, [r7, #10]
 8004b96:	2001      	movs	r0, #1
 8004b98:	9000      	str	r0, [sp, #0]
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	f000 fdaa 	bl	80056f4 <u8g2_DrawHVLine>
      x+=w;
 8004ba0:	897a      	ldrh	r2, [r7, #10]
 8004ba2:	88fb      	ldrh	r3, [r7, #6]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	817b      	strh	r3, [r7, #10]
      x--;
 8004ba8:	897b      	ldrh	r3, [r7, #10]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	817b      	strh	r3, [r7, #10]
      u8g2_DrawHVLine(u8g2, x, y, h, 1);
 8004bae:	8c3b      	ldrh	r3, [r7, #32]
 8004bb0:	893a      	ldrh	r2, [r7, #8]
 8004bb2:	8979      	ldrh	r1, [r7, #10]
 8004bb4:	2001      	movs	r0, #1
 8004bb6:	9000      	str	r0, [sp, #0]
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f000 fd9b 	bl	80056f4 <u8g2_DrawHVLine>
      y+=h;
 8004bbe:	893a      	ldrh	r2, [r7, #8]
 8004bc0:	8c3b      	ldrh	r3, [r7, #32]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	813b      	strh	r3, [r7, #8]
    }
    u8g2_DrawHVLine(u8g2, xtmp, y, w, 0);
 8004bc6:	88fb      	ldrh	r3, [r7, #6]
 8004bc8:	893a      	ldrh	r2, [r7, #8]
 8004bca:	8af9      	ldrh	r1, [r7, #22]
 8004bcc:	2000      	movs	r0, #0
 8004bce:	9000      	str	r0, [sp, #0]
 8004bd0:	68f8      	ldr	r0, [r7, #12]
 8004bd2:	f000 fd8f 	bl	80056f4 <u8g2_DrawHVLine>
  }
}
 8004bd6:	bf00      	nop
 8004bd8:	3718      	adds	r7, #24
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b084      	sub	sp, #16
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	7c1b      	ldrb	r3, [r3, #16]
 8004bec:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	fb02 f303 	mul.w	r3, r2, r3
 8004bfc:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	00db      	lsls	r3, r3, #3
 8004c02:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f005 fd13 	bl	800a638 <memset>
}
 8004c12:	bf00      	nop
 8004c14:	3710      	adds	r7, #16
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}

08004c1a <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	b086      	sub	sp, #24
 8004c1e:	af02      	add	r7, sp, #8
 8004c20:	6078      	str	r0, [r7, #4]
 8004c22:	460b      	mov	r3, r1
 8004c24:	70fb      	strb	r3, [r7, #3]
 8004c26:	4613      	mov	r3, r2
 8004c28:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	7c1b      	ldrb	r3, [r3, #16]
 8004c30:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 8004c32:	78fb      	ldrb	r3, [r7, #3]
 8004c34:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c3a:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8004c3c:	7bfb      	ldrb	r3, [r7, #15]
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	89ba      	ldrh	r2, [r7, #12]
 8004c42:	fb02 f303 	mul.w	r3, r2, r3
 8004c46:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8004c48:	89bb      	ldrh	r3, [r7, #12]
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8004c4e:	89bb      	ldrh	r3, [r7, #12]
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	4413      	add	r3, r2
 8004c54:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 8004c56:	7bf9      	ldrb	r1, [r7, #15]
 8004c58:	78ba      	ldrb	r2, [r7, #2]
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	460b      	mov	r3, r1
 8004c60:	2100      	movs	r1, #0
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f001 fa2e 	bl	80060c4 <u8x8_DrawTile>
}
 8004c68:	bf00      	nop
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c82:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004c8a:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	7c5b      	ldrb	r3, [r3, #17]
 8004c92:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 8004c94:	7bba      	ldrb	r2, [r7, #14]
 8004c96:	7bfb      	ldrb	r3, [r7, #15]
 8004c98:	4619      	mov	r1, r3
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f7ff ffbd 	bl	8004c1a <u8g2_send_tile_row>
    src_row++;
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 8004ca6:	7bbb      	ldrb	r3, [r7, #14]
 8004ca8:	3301      	adds	r3, #1
 8004caa:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8004cac:	7bfa      	ldrb	r2, [r7, #15]
 8004cae:	7b7b      	ldrb	r3, [r7, #13]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d203      	bcs.n	8004cbc <u8g2_send_buffer+0x4c>
 8004cb4:	7bba      	ldrb	r2, [r7, #14]
 8004cb6:	7b3b      	ldrb	r3, [r7, #12]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d3eb      	bcc.n	8004c94 <u8g2_send_buffer+0x24>
}
 8004cbc:	bf00      	nop
 8004cbe:	3710      	adds	r7, #16
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f7ff ffcf 	bl	8004c70 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f001 fa58 	bl	8006188 <u8x8_RefreshDisplay>
}
 8004cd8:	bf00      	nop
 8004cda:	3708      	adds	r7, #8
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	460b      	mov	r3, r1
 8004cea:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	78fa      	ldrb	r2, [r7, #3]
 8004cf0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  u8g2->cb->update_dimension(u8g2);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	4798      	blx	r3
}
 8004d08:	bf00      	nop
 8004d0a:	3708      	adds	r7, #8
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7ff ff5b 	bl	8004bde <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8004d28:	2100      	movs	r1, #0
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f7ff ffd8 	bl	8004ce0 <u8g2_SetBufferCurrTileRow>
}
 8004d30:	bf00      	nop
 8004d32:	3708      	adds	r7, #8
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f7ff ff95 	bl	8004c70 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004d4c:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8004d54:	7bfb      	ldrb	r3, [r7, #15]
 8004d56:	4413      	add	r3, r2
 8004d58:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	7c5b      	ldrb	r3, [r3, #17]
 8004d60:	7bfa      	ldrb	r2, [r7, #15]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d304      	bcc.n	8004d70 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f001 fa0e 	bl	8006188 <u8x8_RefreshDisplay>
    return 0;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	e00d      	b.n	8004d8c <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d002      	beq.n	8004d80 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f7ff ff2f 	bl	8004bde <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 8004d80:	7bfb      	ldrb	r3, [r7, #15]
 8004d82:	4619      	mov	r1, r3
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f7ff ffab 	bl	8004ce0 <u8g2_SetBufferCurrTileRow>
  return 1;
 8004d8a:	2301      	movs	r3, #1
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3710      	adds	r7, #16
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}

08004d94 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b082      	sub	sp, #8
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f7ff ffb7 	bl	8004d10 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f7ff ffc8 	bl	8004d38 <u8g2_NextPage>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1f9      	bne.n	8004da2 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 8004dae:	2100      	movs	r1, #0
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f7ff ff95 	bl	8004ce0 <u8g2_SetBufferCurrTileRow>
}
 8004db6:	bf00      	nop
 8004db8:	3708      	adds	r7, #8
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
	...

08004dc0 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2208      	movs	r2, #8
 8004dcc:	701a      	strb	r2, [r3, #0]
  return buf;
 8004dce:	4b03      	ldr	r3, [pc, #12]	; (8004ddc <u8g2_m_16_8_f+0x1c>)
  #endif
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bc80      	pop	{r7}
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop
 8004ddc:	200004c8 	.word	0x200004c8

08004de0 <u8g2_Setup_st7565_nhd_c12864_f>:
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_erc12864_alt, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
  buf = u8g2_m_16_8_f(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
void u8g2_Setup_st7565_nhd_c12864_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b088      	sub	sp, #32
 8004de4:	af02      	add	r7, sp, #8
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
 8004dec:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_st7565_nhd_c12864, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	9300      	str	r3, [sp, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a0b      	ldr	r2, [pc, #44]	; (8004e24 <u8g2_Setup_st7565_nhd_c12864_f+0x44>)
 8004df6:	490c      	ldr	r1, [pc, #48]	; (8004e28 <u8g2_Setup_st7565_nhd_c12864_f+0x48>)
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f001 fa25 	bl	8006248 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8004dfe:	f107 0313 	add.w	r3, r7, #19
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7ff ffdc 	bl	8004dc0 <u8g2_m_16_8_f>
 8004e08:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 8004e0a:	7cfa      	ldrb	r2, [r7, #19]
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	9300      	str	r3, [sp, #0]
 8004e10:	4b06      	ldr	r3, [pc, #24]	; (8004e2c <u8g2_Setup_st7565_nhd_c12864_f+0x4c>)
 8004e12:	6979      	ldr	r1, [r7, #20]
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f000 fdc1 	bl	800599c <u8g2_SetupBuffer>
}
 8004e1a:	bf00      	nop
 8004e1c:	3718      	adds	r7, #24
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	08005de1 	.word	0x08005de1
 8004e28:	08005f81 	.word	0x08005f81
 8004e2c:	0800585f 	.word	0x0800585f

08004e30 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	460b      	mov	r3, r1
 8004e3a:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8004e3c:	78fb      	ldrb	r3, [r7, #3]
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	4413      	add	r3, r2
 8004e42:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	781b      	ldrb	r3, [r3, #0]
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bc80      	pop	{r7}
 8004e50:	4770      	bx	lr

08004e52 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b085      	sub	sp, #20
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8004e5e:	78fb      	ldrb	r3, [r7, #3]
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	4413      	add	r3, r2
 8004e64:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	81fb      	strh	r3, [r7, #14]
    font++;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	3301      	adds	r3, #1
 8004e70:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8004e72:	89fb      	ldrh	r3, [r7, #14]
 8004e74:	021b      	lsls	r3, r3, #8
 8004e76:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	b29a      	uxth	r2, r3
 8004e7e:	89fb      	ldrh	r3, [r7, #14]
 8004e80:	4413      	add	r3, r2
 8004e82:	81fb      	strh	r3, [r7, #14]
    return pos;
 8004e84:	89fb      	ldrh	r3, [r7, #14]
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3714      	adds	r7, #20
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bc80      	pop	{r7}
 8004e8e:	4770      	bx	lr

08004e90 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8004e9a:	2100      	movs	r1, #0
 8004e9c:	6838      	ldr	r0, [r7, #0]
 8004e9e:	f7ff ffc7 	bl	8004e30 <u8g2_font_get_byte>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8004eaa:	2101      	movs	r1, #1
 8004eac:	6838      	ldr	r0, [r7, #0]
 8004eae:	f7ff ffbf 	bl	8004e30 <u8g2_font_get_byte>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8004eba:	2102      	movs	r1, #2
 8004ebc:	6838      	ldr	r0, [r7, #0]
 8004ebe:	f7ff ffb7 	bl	8004e30 <u8g2_font_get_byte>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8004eca:	2103      	movs	r1, #3
 8004ecc:	6838      	ldr	r0, [r7, #0]
 8004ece:	f7ff ffaf 	bl	8004e30 <u8g2_font_get_byte>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8004eda:	2104      	movs	r1, #4
 8004edc:	6838      	ldr	r0, [r7, #0]
 8004ede:	f7ff ffa7 	bl	8004e30 <u8g2_font_get_byte>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8004eea:	2105      	movs	r1, #5
 8004eec:	6838      	ldr	r0, [r7, #0]
 8004eee:	f7ff ff9f 	bl	8004e30 <u8g2_font_get_byte>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 8004efa:	2106      	movs	r1, #6
 8004efc:	6838      	ldr	r0, [r7, #0]
 8004efe:	f7ff ff97 	bl	8004e30 <u8g2_font_get_byte>
 8004f02:	4603      	mov	r3, r0
 8004f04:	461a      	mov	r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8004f0a:	2107      	movs	r1, #7
 8004f0c:	6838      	ldr	r0, [r7, #0]
 8004f0e:	f7ff ff8f 	bl	8004e30 <u8g2_font_get_byte>
 8004f12:	4603      	mov	r3, r0
 8004f14:	461a      	mov	r2, r3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8004f1a:	2108      	movs	r1, #8
 8004f1c:	6838      	ldr	r0, [r7, #0]
 8004f1e:	f7ff ff87 	bl	8004e30 <u8g2_font_get_byte>
 8004f22:	4603      	mov	r3, r0
 8004f24:	461a      	mov	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8004f2a:	2109      	movs	r1, #9
 8004f2c:	6838      	ldr	r0, [r7, #0]
 8004f2e:	f7ff ff7f 	bl	8004e30 <u8g2_font_get_byte>
 8004f32:	4603      	mov	r3, r0
 8004f34:	b25a      	sxtb	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8004f3a:	210a      	movs	r1, #10
 8004f3c:	6838      	ldr	r0, [r7, #0]
 8004f3e:	f7ff ff77 	bl	8004e30 <u8g2_font_get_byte>
 8004f42:	4603      	mov	r3, r0
 8004f44:	b25a      	sxtb	r2, r3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8004f4a:	210b      	movs	r1, #11
 8004f4c:	6838      	ldr	r0, [r7, #0]
 8004f4e:	f7ff ff6f 	bl	8004e30 <u8g2_font_get_byte>
 8004f52:	4603      	mov	r3, r0
 8004f54:	b25a      	sxtb	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8004f5a:	210c      	movs	r1, #12
 8004f5c:	6838      	ldr	r0, [r7, #0]
 8004f5e:	f7ff ff67 	bl	8004e30 <u8g2_font_get_byte>
 8004f62:	4603      	mov	r3, r0
 8004f64:	b25a      	sxtb	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8004f6a:	210d      	movs	r1, #13
 8004f6c:	6838      	ldr	r0, [r7, #0]
 8004f6e:	f7ff ff5f 	bl	8004e30 <u8g2_font_get_byte>
 8004f72:	4603      	mov	r3, r0
 8004f74:	b25a      	sxtb	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8004f7a:	210e      	movs	r1, #14
 8004f7c:	6838      	ldr	r0, [r7, #0]
 8004f7e:	f7ff ff57 	bl	8004e30 <u8g2_font_get_byte>
 8004f82:	4603      	mov	r3, r0
 8004f84:	b25a      	sxtb	r2, r3
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8004f8a:	210f      	movs	r1, #15
 8004f8c:	6838      	ldr	r0, [r7, #0]
 8004f8e:	f7ff ff4f 	bl	8004e30 <u8g2_font_get_byte>
 8004f92:	4603      	mov	r3, r0
 8004f94:	b25a      	sxtb	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8004f9a:	2110      	movs	r1, #16
 8004f9c:	6838      	ldr	r0, [r7, #0]
 8004f9e:	f7ff ff47 	bl	8004e30 <u8g2_font_get_byte>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	b25a      	sxtb	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8004faa:	2111      	movs	r1, #17
 8004fac:	6838      	ldr	r0, [r7, #0]
 8004fae:	f7ff ff50 	bl	8004e52 <u8g2_font_get_word>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8004fba:	2113      	movs	r1, #19
 8004fbc:	6838      	ldr	r0, [r7, #0]
 8004fbe:	f7ff ff48 	bl	8004e52 <u8g2_font_get_word>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
#endif
}
 8004fca:	bf00      	nop
 8004fcc:	3708      	adds	r7, #8
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b085      	sub	sp, #20
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
 8004fda:	460b      	mov	r3, r1
 8004fdc:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	7b1b      	ldrb	r3, [r3, #12]
 8004fe2:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	781b      	ldrb	r3, [r3, #0]
 8004fea:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8004fec:	7bfa      	ldrb	r2, [r7, #15]
 8004fee:	7b7b      	ldrb	r3, [r7, #13]
 8004ff0:	fa42 f303 	asr.w	r3, r2, r3
 8004ff4:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8004ff6:	7b7b      	ldrb	r3, [r7, #13]
 8004ff8:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8004ffa:	7bba      	ldrb	r2, [r7, #14]
 8004ffc:	78fb      	ldrb	r3, [r7, #3]
 8004ffe:	4413      	add	r3, r2
 8005000:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8005002:	7bbb      	ldrb	r3, [r7, #14]
 8005004:	2b07      	cmp	r3, #7
 8005006:	d91a      	bls.n	800503e <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8005008:	2308      	movs	r3, #8
 800500a:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 800500c:	7b3a      	ldrb	r2, [r7, #12]
 800500e:	7b7b      	ldrb	r3, [r7, #13]
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	1c5a      	adds	r2, r3, #1
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	461a      	mov	r2, r3
 8005026:	7b3b      	ldrb	r3, [r7, #12]
 8005028:	fa02 f303 	lsl.w	r3, r2, r3
 800502c:	b25a      	sxtb	r2, r3
 800502e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005032:	4313      	orrs	r3, r2
 8005034:	b25b      	sxtb	r3, r3
 8005036:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8005038:	7bbb      	ldrb	r3, [r7, #14]
 800503a:	3b08      	subs	r3, #8
 800503c:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 800503e:	78fb      	ldrb	r3, [r7, #3]
 8005040:	f04f 32ff 	mov.w	r2, #4294967295
 8005044:	fa02 f303 	lsl.w	r3, r2, r3
 8005048:	b2db      	uxtb	r3, r3
 800504a:	43db      	mvns	r3, r3
 800504c:	b2da      	uxtb	r2, r3
 800504e:	7bfb      	ldrb	r3, [r7, #15]
 8005050:	4013      	ands	r3, r2
 8005052:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	7bba      	ldrb	r2, [r7, #14]
 8005058:	731a      	strb	r2, [r3, #12]
  return val;
 800505a:	7bfb      	ldrb	r3, [r7, #15]
}
 800505c:	4618      	mov	r0, r3
 800505e:	3714      	adds	r7, #20
 8005060:	46bd      	mov	sp, r7
 8005062:	bc80      	pop	{r7}
 8005064:	4770      	bx	lr

08005066 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8005066:	b580      	push	{r7, lr}
 8005068:	b084      	sub	sp, #16
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
 800506e:	460b      	mov	r3, r1
 8005070:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8005072:	78fb      	ldrb	r3, [r7, #3]
 8005074:	4619      	mov	r1, r3
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7ff ffab 	bl	8004fd2 <u8g2_font_decode_get_unsigned_bits>
 800507c:	4603      	mov	r3, r0
 800507e:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8005080:	2301      	movs	r3, #1
 8005082:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8005084:	78fb      	ldrb	r3, [r7, #3]
 8005086:	3b01      	subs	r3, #1
 8005088:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 800508a:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800508e:	78fb      	ldrb	r3, [r7, #3]
 8005090:	fa02 f303 	lsl.w	r3, r2, r3
 8005094:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8005096:	7bfa      	ldrb	r2, [r7, #15]
 8005098:	7bbb      	ldrb	r3, [r7, #14]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	b2db      	uxtb	r3, r3
 800509e:	73fb      	strb	r3, [r7, #15]
  return v;
 80050a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3710      	adds	r7, #16
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b088      	sub	sp, #32
 80050b0:	af02      	add	r7, sp, #8
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	460b      	mov	r3, r1
 80050b6:	70fb      	strb	r3, [r7, #3]
 80050b8:	4613      	mov	r3, r2
 80050ba:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	3358      	adds	r3, #88	; 0x58
 80050c0:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80050c2:	78fb      	ldrb	r3, [r7, #3]
 80050c4:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80050cc:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80050d4:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80050dc:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 80050de:	7bfa      	ldrb	r2, [r7, #15]
 80050e0:	7d7b      	ldrb	r3, [r7, #21]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80050e6:	7bfb      	ldrb	r3, [r7, #15]
 80050e8:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 80050ea:	7dfa      	ldrb	r2, [r7, #23]
 80050ec:	7bfb      	ldrb	r3, [r7, #15]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d201      	bcs.n	80050f6 <u8g2_font_decode_len+0x4a>
      current = cnt;
 80050f2:	7dfb      	ldrb	r3, [r7, #23]
 80050f4:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	889b      	ldrh	r3, [r3, #4]
 80050fa:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	88db      	ldrh	r3, [r3, #6]
 8005100:	817b      	strh	r3, [r7, #10]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
    
    //u8g2_add_vector(&x, &y, lx, ly, decode->dir);
    
#else
    x += lx;
 8005102:	7d7b      	ldrb	r3, [r7, #21]
 8005104:	b29a      	uxth	r2, r3
 8005106:	89bb      	ldrh	r3, [r7, #12]
 8005108:	4413      	add	r3, r2
 800510a:	81bb      	strh	r3, [r7, #12]
    y += ly;
 800510c:	7d3b      	ldrb	r3, [r7, #20]
 800510e:	b29a      	uxth	r2, r3
 8005110:	897b      	ldrh	r3, [r7, #10]
 8005112:	4413      	add	r3, r2
 8005114:	817b      	strh	r3, [r7, #10]
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8005116:	78bb      	ldrb	r3, [r7, #2]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00e      	beq.n	800513a <u8g2_font_decode_len+0x8e>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	7b9a      	ldrb	r2, [r3, #14]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
      u8g2_DrawHVLine(u8g2, 
 8005126:	7dbb      	ldrb	r3, [r7, #22]
 8005128:	b29b      	uxth	r3, r3
 800512a:	897a      	ldrh	r2, [r7, #10]
 800512c:	89b9      	ldrh	r1, [r7, #12]
 800512e:	2000      	movs	r0, #0
 8005130:	9000      	str	r0, [sp, #0]
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 fade 	bl	80056f4 <u8g2_DrawHVLine>
 8005138:	e011      	b.n	800515e <u8g2_font_decode_len+0xb2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	7b5b      	ldrb	r3, [r3, #13]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d10d      	bne.n	800515e <u8g2_font_decode_len+0xb2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	7bda      	ldrb	r2, [r3, #15]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
      u8g2_DrawHVLine(u8g2, 
 800514c:	7dbb      	ldrb	r3, [r7, #22]
 800514e:	b29b      	uxth	r3, r3
 8005150:	897a      	ldrh	r2, [r7, #10]
 8005152:	89b9      	ldrh	r1, [r7, #12]
 8005154:	2000      	movs	r0, #0
 8005156:	9000      	str	r0, [sp, #0]
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f000 facb 	bl	80056f4 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 800515e:	7dfa      	ldrb	r2, [r7, #23]
 8005160:	7bfb      	ldrb	r3, [r7, #15]
 8005162:	429a      	cmp	r2, r3
 8005164:	d309      	bcc.n	800517a <u8g2_font_decode_len+0xce>
      break;
    cnt -= rem;
 8005166:	7dfa      	ldrb	r2, [r7, #23]
 8005168:	7bfb      	ldrb	r3, [r7, #15]
 800516a:	1ad3      	subs	r3, r2, r3
 800516c:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 800516e:	2300      	movs	r3, #0
 8005170:	757b      	strb	r3, [r7, #21]
    ly++;
 8005172:	7d3b      	ldrb	r3, [r7, #20]
 8005174:	3301      	adds	r3, #1
 8005176:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8005178:	e7ad      	b.n	80050d6 <u8g2_font_decode_len+0x2a>
      break;
 800517a:	bf00      	nop
  }
  lx += cnt;
 800517c:	7d7a      	ldrb	r2, [r7, #21]
 800517e:	7dfb      	ldrb	r3, [r7, #23]
 8005180:	4413      	add	r3, r2
 8005182:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8005184:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	721a      	strb	r2, [r3, #8]
  decode->y = ly;
 800518c:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	725a      	strb	r2, [r3, #9]
  
}
 8005194:	bf00      	nop
 8005196:	3718      	adds	r7, #24
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	3358      	adds	r3, #88	; 0x58
 80051aa:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	683a      	ldr	r2, [r7, #0]
 80051b0:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80051be:	4619      	mov	r1, r3
 80051c0:	68f8      	ldr	r0, [r7, #12]
 80051c2:	f7ff ff06 	bl	8004fd2 <u8g2_font_decode_get_unsigned_bits>
 80051c6:	4603      	mov	r3, r0
 80051c8:	b25a      	sxtb	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 80051d4:	4619      	mov	r1, r3
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f7ff fefb 	bl	8004fd2 <u8g2_font_decode_get_unsigned_bits>
 80051dc:	4603      	mov	r3, r0
 80051de:	b25a      	sxtb	r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	7b9b      	ldrb	r3, [r3, #14]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	bf0c      	ite	eq
 80051f6:	2301      	moveq	r3, #1
 80051f8:	2300      	movne	r3, #0
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	461a      	mov	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	73da      	strb	r2, [r3, #15]
}
 8005202:	bf00      	nop
 8005204:	3710      	adds	r7, #16
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b086      	sub	sp, #24
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
 8005212:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	3358      	adds	r3, #88	; 0x58
 8005218:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);
 800521a:	6839      	ldr	r1, [r7, #0]
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f7ff ffbd 	bl	800519c <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 3063 	ldrb.w	r3, [r3, #99]	; 0x63
 8005228:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8005230:	4619      	mov	r1, r3
 8005232:	6978      	ldr	r0, [r7, #20]
 8005234:	f7ff ff17 	bl	8005066 <u8g2_font_decode_get_signed_bits>
 8005238:	4603      	mov	r3, r0
 800523a:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8005242:	4619      	mov	r1, r3
 8005244:	6978      	ldr	r0, [r7, #20]
 8005246:	f7ff ff0e 	bl	8005066 <u8g2_font_decode_get_signed_bits>
 800524a:	4603      	mov	r3, r0
 800524c:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005254:	4619      	mov	r1, r3
 8005256:	6978      	ldr	r0, [r7, #20]
 8005258:	f7ff ff05 	bl	8005066 <u8g2_font_decode_get_signed_bits>
 800525c:	4603      	mov	r3, r0
 800525e:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8005266:	2b00      	cmp	r3, #0
 8005268:	dd50      	ble.n	800530c <u8g2_font_decode_glyph+0x102>
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
    
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#else
    decode->target_x += x;
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	889a      	ldrh	r2, [r3, #4]
 800526e:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8005272:	b29b      	uxth	r3, r3
 8005274:	4413      	add	r3, r2
 8005276:	b29a      	uxth	r2, r3
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	809a      	strh	r2, [r3, #4]
    decode->target_y -= h+y;
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	88da      	ldrh	r2, [r3, #6]
 8005280:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8005284:	b219      	sxth	r1, r3
 8005286:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800528a:	b21b      	sxth	r3, r3
 800528c:	440b      	add	r3, r1
 800528e:	b21b      	sxth	r3, r3
 8005290:	b29b      	uxth	r3, r3
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	b29a      	uxth	r2, r3
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	80da      	strh	r2, [r3, #6]
	return d;
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	2200      	movs	r2, #0
 800529e:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	2200      	movs	r2, #0
 80052a4:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 80052ac:	4619      	mov	r1, r3
 80052ae:	6978      	ldr	r0, [r7, #20]
 80052b0:	f7ff fe8f 	bl	8004fd2 <u8g2_font_decode_get_unsigned_bits>
 80052b4:	4603      	mov	r3, r0
 80052b6:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 80052be:	4619      	mov	r1, r3
 80052c0:	6978      	ldr	r0, [r7, #20]
 80052c2:	f7ff fe86 	bl	8004fd2 <u8g2_font_decode_get_unsigned_bits>
 80052c6:	4603      	mov	r3, r0
 80052c8:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 80052ca:	7bfb      	ldrb	r3, [r7, #15]
 80052cc:	2200      	movs	r2, #0
 80052ce:	4619      	mov	r1, r3
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f7ff feeb 	bl	80050ac <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 80052d6:	7bbb      	ldrb	r3, [r7, #14]
 80052d8:	2201      	movs	r2, #1
 80052da:	4619      	mov	r1, r3
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f7ff fee5 	bl	80050ac <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 80052e2:	2101      	movs	r1, #1
 80052e4:	6978      	ldr	r0, [r7, #20]
 80052e6:	f7ff fe74 	bl	8004fd2 <u8g2_font_decode_get_unsigned_bits>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d1ec      	bne.n	80052ca <u8g2_font_decode_glyph+0xc0>

      if ( decode->y >= h )
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80052f6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	dd00      	ble.n	8005300 <u8g2_font_decode_glyph+0xf6>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80052fe:	e7d2      	b.n	80052a6 <u8g2_font_decode_glyph+0x9c>
	break;
 8005300:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	7b9a      	ldrb	r2, [r3, #14]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
  }
  return d;
 800530c:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8005310:	4618      	mov	r0, r3
 8005312:	3718      	adds	r7, #24
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	460b      	mov	r3, r1
 8005322:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005328:	60fb      	str	r3, [r7, #12]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	3317      	adds	r3, #23
 800532e:	60fb      	str	r3, [r7, #12]

  
  if ( encoding <= 255 )
 8005330:	887b      	ldrh	r3, [r7, #2]
 8005332:	2bff      	cmp	r3, #255	; 0xff
 8005334:	d82b      	bhi.n	800538e <u8g2_font_get_glyph_data+0x76>
  {
    if ( encoding >= 'a' )
 8005336:	887b      	ldrh	r3, [r7, #2]
 8005338:	2b60      	cmp	r3, #96	; 0x60
 800533a:	d907      	bls.n	800534c <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8005342:	461a      	mov	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	4413      	add	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]
 800534a:	e009      	b.n	8005360 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 800534c:	887b      	ldrh	r3, [r7, #2]
 800534e:	2b40      	cmp	r3, #64	; 0x40
 8005350:	d906      	bls.n	8005360 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f8b3 307a 	ldrh.w	r3, [r3, #122]	; 0x7a
 8005358:	461a      	mov	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	4413      	add	r3, r2
 800535e:	60fb      	str	r3, [r7, #12]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	3301      	adds	r3, #1
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d010      	beq.n	800538c <u8g2_font_get_glyph_data+0x74>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	b29b      	uxth	r3, r3
 8005370:	887a      	ldrh	r2, [r7, #2]
 8005372:	429a      	cmp	r2, r3
 8005374:	d102      	bne.n	800537c <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	3302      	adds	r3, #2
 800537a:	e009      	b.n	8005390 <u8g2_font_get_glyph_data+0x78>
      }
      font += u8x8_pgm_read( font + 1 );
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	3301      	adds	r3, #1
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	461a      	mov	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	4413      	add	r3, r2
 8005388:	60fb      	str	r3, [r7, #12]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800538a:	e7e9      	b.n	8005360 <u8g2_font_get_glyph_data+0x48>
	break;
 800538c:	bf00      	nop
      font += u8x8_pgm_read( font + 2 );
    }  
  }
#endif
  
  return NULL;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3714      	adds	r7, #20
 8005394:	46bd      	mov	sp, r7
 8005396:	bc80      	pop	{r7}
 8005398:	4770      	bx	lr

0800539a <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b086      	sub	sp, #24
 800539e:	af00      	add	r7, sp, #0
 80053a0:	60f8      	str	r0, [r7, #12]
 80053a2:	4608      	mov	r0, r1
 80053a4:	4611      	mov	r1, r2
 80053a6:	461a      	mov	r2, r3
 80053a8:	4603      	mov	r3, r0
 80053aa:	817b      	strh	r3, [r7, #10]
 80053ac:	460b      	mov	r3, r1
 80053ae:	813b      	strh	r3, [r7, #8]
 80053b0:	4613      	mov	r3, r2
 80053b2:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 80053b4:	2300      	movs	r3, #0
 80053b6:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	897a      	ldrh	r2, [r7, #10]
 80053bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  u8g2->font_decode.target_y = y;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	893a      	ldrh	r2, [r7, #8]
 80053c4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80053c8:	88fb      	ldrh	r3, [r7, #6]
 80053ca:	4619      	mov	r1, r3
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f7ff ffa3 	bl	8005318 <u8g2_font_get_glyph_data>
 80053d2:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d005      	beq.n	80053e6 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 80053da:	6939      	ldr	r1, [r7, #16]
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f7ff ff14 	bl	800520a <u8g2_font_decode_glyph>
 80053e2:	4603      	mov	r3, r0
 80053e4:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 80053e6:	8afb      	ldrh	r3, [r7, #22]
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3718      	adds	r7, #24
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <u8g2_DrawGlyph>:
{
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
}

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	4608      	mov	r0, r1
 80053fa:	4611      	mov	r1, r2
 80053fc:	461a      	mov	r2, r3
 80053fe:	4603      	mov	r3, r0
 8005400:	817b      	strh	r3, [r7, #10]
 8005402:	460b      	mov	r3, r1
 8005404:	813b      	strh	r3, [r7, #8]
 8005406:	4613      	mov	r3, r2
 8005408:	80fb      	strh	r3, [r7, #6]
    case 3:
      x += u8g2->font_calc_vref(u8g2);
      break;
  }
#else
  y += u8g2->font_calc_vref(u8g2);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800540e:	68f8      	ldr	r0, [r7, #12]
 8005410:	4798      	blx	r3
 8005412:	4603      	mov	r3, r0
 8005414:	461a      	mov	r2, r3
 8005416:	893b      	ldrh	r3, [r7, #8]
 8005418:	4413      	add	r3, r2
 800541a:	813b      	strh	r3, [r7, #8]
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 800541c:	88fb      	ldrh	r3, [r7, #6]
 800541e:	893a      	ldrh	r2, [r7, #8]
 8005420:	8979      	ldrh	r1, [r7, #10]
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f7ff ffb9 	bl	800539a <u8g2_font_draw_glyph>
 8005428:	4603      	mov	r3, r0
}
 800542a:	4618      	mov	r0, r3
 800542c:	3710      	adds	r7, #16
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b086      	sub	sp, #24
 8005436:	af00      	add	r7, sp, #0
 8005438:	60f8      	str	r0, [r7, #12]
 800543a:	607b      	str	r3, [r7, #4]
 800543c:	460b      	mov	r3, r1
 800543e:	817b      	strh	r3, [r7, #10]
 8005440:	4613      	mov	r3, r2
 8005442:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8005444:	68f8      	ldr	r0, [r7, #12]
 8005446:	f000 fbc8 	bl	8005bda <u8x8_utf8_init>
  sum = 0;
 800544a:	2300      	movs	r3, #0
 800544c:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	7812      	ldrb	r2, [r2, #0]
 8005456:	4611      	mov	r1, r2
 8005458:	68f8      	ldr	r0, [r7, #12]
 800545a:	4798      	blx	r3
 800545c:	4603      	mov	r3, r0
 800545e:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8005460:	8abb      	ldrh	r3, [r7, #20]
 8005462:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005466:	4293      	cmp	r3, r2
 8005468:	d018      	beq.n	800549c <u8g2_draw_string+0x6a>
      break;
    str++;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	3301      	adds	r3, #1
 800546e:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8005470:	8abb      	ldrh	r3, [r7, #20]
 8005472:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005476:	4293      	cmp	r3, r2
 8005478:	d0e9      	beq.n	800544e <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 800547a:	8abb      	ldrh	r3, [r7, #20]
 800547c:	893a      	ldrh	r2, [r7, #8]
 800547e:	8979      	ldrh	r1, [r7, #10]
 8005480:	68f8      	ldr	r0, [r7, #12]
 8005482:	f7ff ffb5 	bl	80053f0 <u8g2_DrawGlyph>
 8005486:	4603      	mov	r3, r0
 8005488:	827b      	strh	r3, [r7, #18]
      x = u8g2_add_vector_x(x, delta, 0, u8g2->font_decode.dir);
      y = u8g2_add_vector_y(y, delta, 0, u8g2->font_decode.dir);
      */

#else
      x += delta;
 800548a:	897a      	ldrh	r2, [r7, #10]
 800548c:	8a7b      	ldrh	r3, [r7, #18]
 800548e:	4413      	add	r3, r2
 8005490:	817b      	strh	r3, [r7, #10]
#endif

      sum += delta;    
 8005492:	8afa      	ldrh	r2, [r7, #22]
 8005494:	8a7b      	ldrh	r3, [r7, #18]
 8005496:	4413      	add	r3, r2
 8005498:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 800549a:	e7d8      	b.n	800544e <u8g2_draw_string+0x1c>
      break;
 800549c:	bf00      	nop
    }
  }
  return sum;
 800549e:	8afb      	ldrh	r3, [r7, #22]
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3718      	adds	r7, #24
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <u8g2_DrawStr>:

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	607b      	str	r3, [r7, #4]
 80054b2:	460b      	mov	r3, r1
 80054b4:	817b      	strh	r3, [r7, #10]
 80054b6:	4613      	mov	r3, r2
 80054b8:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	4a06      	ldr	r2, [pc, #24]	; (80054d8 <u8g2_DrawStr+0x30>)
 80054be:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 80054c0:	893a      	ldrh	r2, [r7, #8]
 80054c2:	8979      	ldrh	r1, [r7, #10]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	68f8      	ldr	r0, [r7, #12]
 80054c8:	f7ff ffb3 	bl	8005432 <u8g2_draw_string>
 80054cc:	4603      	mov	r3, r0
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3710      	adds	r7, #16
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	bf00      	nop
 80054d8:	08005bf5 	.word	0x08005bf5

080054dc <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d05d      	beq.n	80055a8 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f993 2075 	ldrsb.w	r2, [r3, #117]	; 0x75
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f993 2076 	ldrsb.w	r2, [r3, #118]	; 0x76
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800550a:	2b00      	cmp	r3, #0
 800550c:	d04d      	beq.n	80055aa <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8005514:	2b01      	cmp	r3, #1
 8005516:	d11c      	bne.n	8005552 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f993 207f 	ldrsb.w	r2, [r3, #127]	; 0x7f
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f993 3077 	ldrsb.w	r3, [r3, #119]	; 0x77
 8005524:	429a      	cmp	r2, r3
 8005526:	da05      	bge.n	8005534 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f993 2077 	ldrsb.w	r2, [r3, #119]	; 0x77
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f993 2080 	ldrsb.w	r2, [r3, #128]	; 0x80
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f993 3078 	ldrsb.w	r3, [r3, #120]	; 0x78
 8005540:	429a      	cmp	r2, r3
 8005542:	dd32      	ble.n	80055aa <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f993 2078 	ldrsb.w	r2, [r3, #120]	; 0x78
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8005550:	e02b      	b.n	80055aa <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f993 307f 	ldrsb.w	r3, [r3, #127]	; 0x7f
 8005558:	461a      	mov	r2, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f993 3072 	ldrsb.w	r3, [r3, #114]	; 0x72
 8005560:	4619      	mov	r1, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 8005568:	440b      	add	r3, r1
 800556a:	429a      	cmp	r2, r3
 800556c:	da0d      	bge.n	800558a <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f993 3072 	ldrsb.w	r3, [r3, #114]	; 0x72
 8005574:	b2da      	uxtb	r2, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 800557c:	b2db      	uxtb	r3, r3
 800557e:	4413      	add	r3, r2
 8005580:	b2db      	uxtb	r3, r3
 8005582:	b25a      	sxtb	r2, r3
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f993 2080 	ldrsb.w	r2, [r3, #128]	; 0x80
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f993 3074 	ldrsb.w	r3, [r3, #116]	; 0x74
 8005596:	429a      	cmp	r2, r3
 8005598:	dd07      	ble.n	80055aa <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f993 2074 	ldrsb.w	r2, [r3, #116]	; 0x74
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 80055a6:	e000      	b.n	80055aa <u8g2_UpdateRefHeight+0xce>
    return;
 80055a8:	bf00      	nop
  }  
}
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bc80      	pop	{r7}
 80055b0:	4770      	bx	lr

080055b2 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 80055b2:	b480      	push	{r7}
 80055b4:	b083      	sub	sp, #12
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  return 0;
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bc80      	pop	{r7}
 80055c4:	4770      	bx	lr
	...

080055c8 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a03      	ldr	r2, [pc, #12]	; (80055e0 <u8g2_SetFontPosBaseline+0x18>)
 80055d4:	655a      	str	r2, [r3, #84]	; 0x54
}
 80055d6:	bf00      	nop
 80055d8:	370c      	adds	r7, #12
 80055da:	46bd      	mov	sp, r7
 80055dc:	bc80      	pop	{r7}
 80055de:	4770      	bx	lr
 80055e0:	080055b3 	.word	0x080055b3

080055e4 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055f2:	683a      	ldr	r2, [r7, #0]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d00b      	beq.n	8005610 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	683a      	ldr	r2, [r7, #0]
 80055fc:	651a      	str	r2, [r3, #80]	; 0x50
    u8g2_read_font_info(&(u8g2->font_info), font);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	3368      	adds	r3, #104	; 0x68
 8005602:	6839      	ldr	r1, [r7, #0]
 8005604:	4618      	mov	r0, r3
 8005606:	f7ff fc43 	bl	8004e90 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7ff ff66 	bl	80054dc <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8005610:	bf00      	nop
 8005612:	3708      	adds	r7, #8
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8005618:	b480      	push	{r7}
 800561a:	b087      	sub	sp, #28
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	4611      	mov	r1, r2
 8005624:	461a      	mov	r2, r3
 8005626:	460b      	mov	r3, r1
 8005628:	80fb      	strh	r3, [r7, #6]
 800562a:	4613      	mov	r3, r2
 800562c:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	881b      	ldrh	r3, [r3, #0]
 8005632:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 8005634:	8afb      	ldrh	r3, [r7, #22]
 8005636:	82bb      	strh	r3, [r7, #20]
  b += *len;
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	881a      	ldrh	r2, [r3, #0]
 800563c:	8abb      	ldrh	r3, [r7, #20]
 800563e:	4413      	add	r3, r2
 8005640:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8005642:	8afa      	ldrh	r2, [r7, #22]
 8005644:	8abb      	ldrh	r3, [r7, #20]
 8005646:	429a      	cmp	r2, r3
 8005648:	d90b      	bls.n	8005662 <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 800564a:	8afa      	ldrh	r2, [r7, #22]
 800564c:	88bb      	ldrh	r3, [r7, #4]
 800564e:	429a      	cmp	r2, r3
 8005650:	d205      	bcs.n	800565e <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8005652:	88bb      	ldrh	r3, [r7, #4]
 8005654:	82bb      	strh	r3, [r7, #20]
      b--;
 8005656:	8abb      	ldrh	r3, [r7, #20]
 8005658:	3b01      	subs	r3, #1
 800565a:	82bb      	strh	r3, [r7, #20]
 800565c:	e001      	b.n	8005662 <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 800565e:	88fb      	ldrh	r3, [r7, #6]
 8005660:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8005662:	8afa      	ldrh	r2, [r7, #22]
 8005664:	88bb      	ldrh	r3, [r7, #4]
 8005666:	429a      	cmp	r2, r3
 8005668:	d301      	bcc.n	800566e <u8g2_clip_intersection2+0x56>
    return 0;
 800566a:	2300      	movs	r3, #0
 800566c:	e01c      	b.n	80056a8 <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 800566e:	8aba      	ldrh	r2, [r7, #20]
 8005670:	88fb      	ldrh	r3, [r7, #6]
 8005672:	429a      	cmp	r2, r3
 8005674:	d801      	bhi.n	800567a <u8g2_clip_intersection2+0x62>
    return 0;
 8005676:	2300      	movs	r3, #0
 8005678:	e016      	b.n	80056a8 <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 800567a:	8afa      	ldrh	r2, [r7, #22]
 800567c:	88fb      	ldrh	r3, [r7, #6]
 800567e:	429a      	cmp	r2, r3
 8005680:	d201      	bcs.n	8005686 <u8g2_clip_intersection2+0x6e>
    a = c;
 8005682:	88fb      	ldrh	r3, [r7, #6]
 8005684:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 8005686:	8aba      	ldrh	r2, [r7, #20]
 8005688:	88bb      	ldrh	r3, [r7, #4]
 800568a:	429a      	cmp	r2, r3
 800568c:	d901      	bls.n	8005692 <u8g2_clip_intersection2+0x7a>
    b = d;
 800568e:	88bb      	ldrh	r3, [r7, #4]
 8005690:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	8afa      	ldrh	r2, [r7, #22]
 8005696:	801a      	strh	r2, [r3, #0]
  b -= a;
 8005698:	8aba      	ldrh	r2, [r7, #20]
 800569a:	8afb      	ldrh	r3, [r7, #22]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	82bb      	strh	r3, [r7, #20]
  *len = b;
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	8aba      	ldrh	r2, [r7, #20]
 80056a4:	801a      	strh	r2, [r3, #0]
  return 1;
 80056a6:	2301      	movs	r3, #1
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	371c      	adds	r7, #28
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bc80      	pop	{r7}
 80056b0:	4770      	bx	lr

080056b2 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80056b2:	b590      	push	{r4, r7, lr}
 80056b4:	b087      	sub	sp, #28
 80056b6:	af02      	add	r7, sp, #8
 80056b8:	60f8      	str	r0, [r7, #12]
 80056ba:	4608      	mov	r0, r1
 80056bc:	4611      	mov	r1, r2
 80056be:	461a      	mov	r2, r3
 80056c0:	4603      	mov	r3, r0
 80056c2:	817b      	strh	r3, [r7, #10]
 80056c4:	460b      	mov	r3, r1
 80056c6:	813b      	strh	r3, [r7, #8]
 80056c8:	4613      	mov	r3, r2
 80056ca:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056d0:	893a      	ldrh	r2, [r7, #8]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 80056da:	88f8      	ldrh	r0, [r7, #6]
 80056dc:	893a      	ldrh	r2, [r7, #8]
 80056de:	8979      	ldrh	r1, [r7, #10]
 80056e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80056e4:	9300      	str	r3, [sp, #0]
 80056e6:	4603      	mov	r3, r0
 80056e8:	68f8      	ldr	r0, [r7, #12]
 80056ea:	47a0      	blx	r4
}
 80056ec:	bf00      	nop
 80056ee:	3714      	adds	r7, #20
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd90      	pop	{r4, r7, pc}

080056f4 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80056f4:	b590      	push	{r4, r7, lr}
 80056f6:	b087      	sub	sp, #28
 80056f8:	af02      	add	r7, sp, #8
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	4608      	mov	r0, r1
 80056fe:	4611      	mov	r1, r2
 8005700:	461a      	mov	r2, r3
 8005702:	4603      	mov	r3, r0
 8005704:	817b      	strh	r3, [r7, #10]
 8005706:	460b      	mov	r3, r1
 8005708:	813b      	strh	r3, [r7, #8]
 800570a:	4613      	mov	r3, r2
 800570c:	80fb      	strh	r3, [r7, #6]
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 800570e:	88fb      	ldrh	r3, [r7, #6]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d072      	beq.n	80057fa <u8g2_DrawHVLine+0x106>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8005714:	88fb      	ldrh	r3, [r7, #6]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d91a      	bls.n	8005750 <u8g2_DrawHVLine+0x5c>
      {
	if ( dir == 2 )
 800571a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800571e:	2b02      	cmp	r3, #2
 8005720:	d109      	bne.n	8005736 <u8g2_DrawHVLine+0x42>
	{
	  x -= len;
 8005722:	897a      	ldrh	r2, [r7, #10]
 8005724:	88fb      	ldrh	r3, [r7, #6]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	b29b      	uxth	r3, r3
 800572a:	817b      	strh	r3, [r7, #10]
	  x++;
 800572c:	897b      	ldrh	r3, [r7, #10]
 800572e:	3301      	adds	r3, #1
 8005730:	b29b      	uxth	r3, r3
 8005732:	817b      	strh	r3, [r7, #10]
 8005734:	e00c      	b.n	8005750 <u8g2_DrawHVLine+0x5c>
	}
	else if ( dir == 3 )
 8005736:	f897 3020 	ldrb.w	r3, [r7, #32]
 800573a:	2b03      	cmp	r3, #3
 800573c:	d108      	bne.n	8005750 <u8g2_DrawHVLine+0x5c>
	{
	  y -= len;
 800573e:	893a      	ldrh	r2, [r7, #8]
 8005740:	88fb      	ldrh	r3, [r7, #6]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	b29b      	uxth	r3, r3
 8005746:	813b      	strh	r3, [r7, #8]
	  y++;
 8005748:	893b      	ldrh	r3, [r7, #8]
 800574a:	3301      	adds	r3, #1
 800574c:	b29b      	uxth	r3, r3
 800574e:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 8005750:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005754:	f003 0301 	and.w	r3, r3, #1
 8005758:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 800575c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d11a      	bne.n	800579a <u8g2_DrawHVLine+0xa6>
      {
	if ( y < u8g2->user_y0 )
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 800576a:	893b      	ldrh	r3, [r7, #8]
 800576c:	429a      	cmp	r2, r3
 800576e:	d83b      	bhi.n	80057e8 <u8g2_DrawHVLine+0xf4>
	  return;
	if ( y >= u8g2->user_y1 )
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 8005776:	893b      	ldrh	r3, [r7, #8]
 8005778:	429a      	cmp	r2, r3
 800577a:	d937      	bls.n	80057ec <u8g2_DrawHVLine+0xf8>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8005788:	1db9      	adds	r1, r7, #6
 800578a:	f107 000a 	add.w	r0, r7, #10
 800578e:	f7ff ff43 	bl	8005618 <u8g2_clip_intersection2>
 8005792:	4603      	mov	r3, r0
 8005794:	2b00      	cmp	r3, #0
 8005796:	d11a      	bne.n	80057ce <u8g2_DrawHVLine+0xda>
	  return;
 8005798:	e02f      	b.n	80057fa <u8g2_DrawHVLine+0x106>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80057a0:	897b      	ldrh	r3, [r7, #10]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d824      	bhi.n	80057f0 <u8g2_DrawHVLine+0xfc>
	  return;
	if ( x >= u8g2->user_x1 )
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80057ac:	897b      	ldrh	r3, [r7, #10]
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d920      	bls.n	80057f4 <u8g2_DrawHVLine+0x100>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 80057be:	1db9      	adds	r1, r7, #6
 80057c0:	f107 0008 	add.w	r0, r7, #8
 80057c4:	f7ff ff28 	bl	8005618 <u8g2_clip_intersection2>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d014      	beq.n	80057f8 <u8g2_DrawHVLine+0x104>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d2:	689c      	ldr	r4, [r3, #8]
 80057d4:	8979      	ldrh	r1, [r7, #10]
 80057d6:	893a      	ldrh	r2, [r7, #8]
 80057d8:	88f8      	ldrh	r0, [r7, #6]
 80057da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80057de:	9300      	str	r3, [sp, #0]
 80057e0:	4603      	mov	r3, r0
 80057e2:	68f8      	ldr	r0, [r7, #12]
 80057e4:	47a0      	blx	r4
 80057e6:	e008      	b.n	80057fa <u8g2_DrawHVLine+0x106>
	  return;
 80057e8:	bf00      	nop
 80057ea:	e006      	b.n	80057fa <u8g2_DrawHVLine+0x106>
	  return;
 80057ec:	bf00      	nop
 80057ee:	e004      	b.n	80057fa <u8g2_DrawHVLine+0x106>
	  return;
 80057f0:	bf00      	nop
 80057f2:	e002      	b.n	80057fa <u8g2_DrawHVLine+0x106>
	  return;
 80057f4:	bf00      	nop
 80057f6:	e000      	b.n	80057fa <u8g2_DrawHVLine+0x106>
	  return;
 80057f8:	bf00      	nop
    }
}
 80057fa:	3714      	adds	r7, #20
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd90      	pop	{r4, r7, pc}

08005800 <u8g2_DrawVLine>:
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 0);
}

void u8g2_DrawVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af02      	add	r7, sp, #8
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	4608      	mov	r0, r1
 800580a:	4611      	mov	r1, r2
 800580c:	461a      	mov	r2, r3
 800580e:	4603      	mov	r3, r0
 8005810:	817b      	strh	r3, [r7, #10]
 8005812:	460b      	mov	r3, r1
 8005814:	813b      	strh	r3, [r7, #8]
 8005816:	4613      	mov	r3, r2
 8005818:	80fb      	strh	r3, [r7, #6]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+1, y+len) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
 800581a:	88fb      	ldrh	r3, [r7, #6]
 800581c:	893a      	ldrh	r2, [r7, #8]
 800581e:	8979      	ldrh	r1, [r7, #10]
 8005820:	2001      	movs	r0, #1
 8005822:	9000      	str	r0, [sp, #0]
 8005824:	68f8      	ldr	r0, [r7, #12]
 8005826:	f7ff ff65 	bl	80056f4 <u8g2_DrawHVLine>
}
 800582a:	bf00      	nop
 800582c:	3710      	adds	r7, #16
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <u8g2_SetDrawColor>:

  7 Jan 2017: Allow color value 2 for XOR operation.
  
*/
void u8g2_SetDrawColor(u8g2_t *u8g2, uint8_t color)
{
 8005832:	b480      	push	{r7}
 8005834:	b083      	sub	sp, #12
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	460b      	mov	r3, r1
 800583c:	70fb      	strb	r3, [r7, #3]
  u8g2->draw_color = color;	/* u8g2_SetDrawColor: just assign the argument */ 
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	78fa      	ldrb	r2, [r7, #3]
 8005842:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
  if ( color >= 3 )
 8005846:	78fb      	ldrb	r3, [r7, #3]
 8005848:	2b02      	cmp	r3, #2
 800584a:	d903      	bls.n	8005854 <u8g2_SetDrawColor+0x22>
    u8g2->draw_color = 1;	/* u8g2_SetDrawColor: make color as one if arg is invalid */
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
}
 8005854:	bf00      	nop
 8005856:	370c      	adds	r7, #12
 8005858:	46bd      	mov	sp, r7
 800585a:	bc80      	pop	{r7}
 800585c:	4770      	bx	lr

0800585e <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800585e:	b480      	push	{r7}
 8005860:	b089      	sub	sp, #36	; 0x24
 8005862:	af00      	add	r7, sp, #0
 8005864:	60f8      	str	r0, [r7, #12]
 8005866:	4608      	mov	r0, r1
 8005868:	4611      	mov	r1, r2
 800586a:	461a      	mov	r2, r3
 800586c:	4603      	mov	r3, r0
 800586e:	817b      	strh	r3, [r7, #10]
 8005870:	460b      	mov	r3, r1
 8005872:	813b      	strh	r3, [r7, #8]
 8005874:	4613      	mov	r3, r2
 8005876:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8005878:	893b      	ldrh	r3, [r7, #8]
 800587a:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800587c:	7efb      	ldrb	r3, [r7, #27]
 800587e:	f003 0307 	and.w	r3, r3, #7
 8005882:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8005884:	2301      	movs	r3, #1
 8005886:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8005888:	7e3a      	ldrb	r2, [r7, #24]
 800588a:	7efb      	ldrb	r3, [r7, #27]
 800588c:	fa02 f303 	lsl.w	r3, r2, r3
 8005890:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8005892:	2300      	movs	r3, #0
 8005894:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8005896:	2300      	movs	r3, #0
 8005898:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f893 3083 	ldrb.w	r3, [r3, #131]	; 0x83
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d801      	bhi.n	80058a8 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 80058a4:	7e3b      	ldrb	r3, [r7, #24]
 80058a6:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f893 3083 	ldrb.w	r3, [r3, #131]	; 0x83
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d001      	beq.n	80058b6 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 80058b2:	7e3b      	ldrb	r3, [r7, #24]
 80058b4:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 80058b6:	893b      	ldrh	r3, [r7, #8]
 80058b8:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 80058ba:	8afb      	ldrh	r3, [r7, #22]
 80058bc:	f023 0307 	bic.w	r3, r3, #7
 80058c0:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	7c1b      	ldrb	r3, [r3, #16]
 80058c8:	b29b      	uxth	r3, r3
 80058ca:	8afa      	ldrh	r2, [r7, #22]
 80058cc:	fb02 f303 	mul.w	r3, r2, r3
 80058d0:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058d6:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 80058d8:	8afb      	ldrh	r3, [r7, #22]
 80058da:	69fa      	ldr	r2, [r7, #28]
 80058dc:	4413      	add	r3, r2
 80058de:	61fb      	str	r3, [r7, #28]
  ptr += x;
 80058e0:	897b      	ldrh	r3, [r7, #10]
 80058e2:	69fa      	ldr	r2, [r7, #28]
 80058e4:	4413      	add	r3, r2
 80058e6:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 80058e8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d117      	bne.n	8005920 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	781a      	ldrb	r2, [r3, #0]
 80058f4:	7ebb      	ldrb	r3, [r7, #26]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 80058fe:	69fb      	ldr	r3, [r7, #28]
 8005900:	781a      	ldrb	r2, [r3, #0]
 8005902:	7e7b      	ldrb	r3, [r7, #25]
 8005904:	4053      	eors	r3, r2
 8005906:	b2da      	uxtb	r2, r3
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	701a      	strb	r2, [r3, #0]
	ptr++;
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	3301      	adds	r3, #1
 8005910:	61fb      	str	r3, [r7, #28]
	len--;
 8005912:	88fb      	ldrh	r3, [r7, #6]
 8005914:	3b01      	subs	r3, #1
 8005916:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 8005918:	88fb      	ldrh	r3, [r7, #6]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d1e8      	bne.n	80058f0 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 800591e:	e038      	b.n	8005992 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	781a      	ldrb	r2, [r3, #0]
 8005924:	7ebb      	ldrb	r3, [r7, #26]
 8005926:	4313      	orrs	r3, r2
 8005928:	b2da      	uxtb	r2, r3
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 800592e:	69fb      	ldr	r3, [r7, #28]
 8005930:	781a      	ldrb	r2, [r3, #0]
 8005932:	7e7b      	ldrb	r3, [r7, #25]
 8005934:	4053      	eors	r3, r2
 8005936:	b2da      	uxtb	r2, r3
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 800593c:	7efb      	ldrb	r3, [r7, #27]
 800593e:	3301      	adds	r3, #1
 8005940:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8005942:	7efb      	ldrb	r3, [r7, #27]
 8005944:	f003 0307 	and.w	r3, r3, #7
 8005948:	76fb      	strb	r3, [r7, #27]
      len--;
 800594a:	88fb      	ldrh	r3, [r7, #6]
 800594c:	3b01      	subs	r3, #1
 800594e:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8005950:	7efb      	ldrb	r3, [r7, #27]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d114      	bne.n	8005980 <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800595a:	461a      	mov	r2, r3
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	4413      	add	r3, r2
 8005960:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f893 3083 	ldrb.w	r3, [r3, #131]	; 0x83
 8005968:	2b01      	cmp	r3, #1
 800596a:	d801      	bhi.n	8005970 <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 800596c:	2301      	movs	r3, #1
 800596e:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f893 3083 	ldrb.w	r3, [r3, #131]	; 0x83
 8005976:	2b01      	cmp	r3, #1
 8005978:	d008      	beq.n	800598c <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 800597a:	2301      	movs	r3, #1
 800597c:	767b      	strb	r3, [r7, #25]
 800597e:	e005      	b.n	800598c <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8005980:	7ebb      	ldrb	r3, [r7, #26]
 8005982:	005b      	lsls	r3, r3, #1
 8005984:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 8005986:	7e7b      	ldrb	r3, [r7, #25]
 8005988:	005b      	lsls	r3, r3, #1
 800598a:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 800598c:	88fb      	ldrh	r3, [r7, #6]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d1c6      	bne.n	8005920 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8005992:	bf00      	nop
 8005994:	3724      	adds	r7, #36	; 0x24
 8005996:	46bd      	mov	sp, r7
 8005998:	bc80      	pop	{r7}
 800599a:	4770      	bx	lr

0800599c <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	603b      	str	r3, [r7, #0]
 80059a8:	4613      	mov	r3, r2
 80059aa:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	651a      	str	r2, [r3, #80]	; 0x50
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	683a      	ldr	r2, [r7, #0]
 80059b6:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	68ba      	ldr	r2, [r7, #8]
 80059bc:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	79fa      	ldrb	r2, [r7, #7]
 80059c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  u8g2->tile_curr_row = 0;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
  u8g2->bitmap_transparency = 0;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
  
  u8g2->draw_color = 1;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
  u8g2->is_auto_page_clear = 1;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  
  u8g2->cb = u8g2_cb;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	69ba      	ldr	r2, [r7, #24]
 80059f2:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
#else
  u8g2->cb->update_page_win(u8g2);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	68f8      	ldr	r0, [r7, #12]
 8005a06:	4798      	blx	r3
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8005a08:	68f8      	ldr	r0, [r7, #12]
 8005a0a:	f7ff fddd 	bl	80055c8 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
#endif
}
 8005a0e:	bf00      	nop
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b085      	sub	sp, #20
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a2a:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8005a2c:	89fb      	ldrh	r3, [r7, #14]
 8005a2e:	00db      	lsls	r3, r3, #3
 8005a30:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	89fa      	ldrh	r2, [r7, #14]
 8005a36:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  t = display_info->tile_width;
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	7c1b      	ldrb	r3, [r3, #16]
 8005a3c:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8005a3e:	89fb      	ldrh	r3, [r7, #14]
 8005a40:	00db      	lsls	r3, r3, #3
 8005a42:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	89fa      	ldrh	r2, [r7, #14]
 8005a48:	875a      	strh	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005a50:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8005a52:	89fb      	ldrh	r3, [r7, #14]
 8005a54:	00db      	lsls	r3, r3, #3
 8005a56:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	89fa      	ldrh	r2, [r7, #14]
 8005a5c:	87da      	strh	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_buf_height;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a64:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 8005a66:	89fb      	ldrh	r3, [r7, #14]
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 8005a6e:	4413      	add	r3, r2
 8005a70:	68ba      	ldr	r2, [r7, #8]
 8005a72:	7c52      	ldrb	r2, [r2, #17]
 8005a74:	4293      	cmp	r3, r2
 8005a76:	dd08      	ble.n	8005a8a <u8g2_update_dimension_common+0x74>
    t = display_info->tile_height - u8g2->tile_curr_row;
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	7c5b      	ldrb	r3, [r3, #17]
 8005a7c:	b29a      	uxth	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8005a8a:	89fb      	ldrh	r3, [r7, #14]
 8005a8c:	00db      	lsls	r3, r3, #3
 8005a8e:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 8005aac:	89fb      	ldrh	r3, [r7, #14]
 8005aae:	4413      	add	r3, r2
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	8a9a      	ldrh	r2, [r3, #20]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  u8g2->height = display_info->pixel_height;
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	8ada      	ldrh	r2, [r3, #22]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8005acc:	bf00      	nop
 8005ace:	3714      	adds	r7, #20
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bc80      	pop	{r7}
 8005ad4:	4770      	bx	lr

08005ad6 <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 8005ad6:	b580      	push	{r7, lr}
 8005ad8:	b082      	sub	sp, #8
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f7ff ff99 	bl	8005a16 <u8g2_update_dimension_common>
}
 8005ae4:	bf00      	nop
 8005ae6:	3708      	adds	r7, #8
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d30a      	bcc.n	8005b36 <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	b29a      	uxth	r2, r3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	b29a      	uxth	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bc80      	pop	{r7}
 8005b54:	4770      	bx	lr

08005b56 <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8005b56:	b580      	push	{r7, lr}
 8005b58:	b088      	sub	sp, #32
 8005b5a:	af02      	add	r7, sp, #8
 8005b5c:	60f8      	str	r0, [r7, #12]
 8005b5e:	4608      	mov	r0, r1
 8005b60:	4611      	mov	r1, r2
 8005b62:	461a      	mov	r2, r3
 8005b64:	4603      	mov	r3, r0
 8005b66:	817b      	strh	r3, [r7, #10]
 8005b68:	460b      	mov	r3, r1
 8005b6a:	813b      	strh	r3, [r7, #8]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b76:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 8005b78:	8aba      	ldrh	r2, [r7, #20]
 8005b7a:	893b      	ldrh	r3, [r7, #8]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005b86:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 8005b88:	8afa      	ldrh	r2, [r7, #22]
 8005b8a:	897b      	ldrh	r3, [r7, #10]
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 8005b90:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d107      	bne.n	8005ba8 <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 8005b98:	8abb      	ldrh	r3, [r7, #20]
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 8005b9e:	8afa      	ldrh	r2, [r7, #22]
 8005ba0:	88fb      	ldrh	r3, [r7, #6]
 8005ba2:	1ad3      	subs	r3, r2, r3
 8005ba4:	82fb      	strh	r3, [r7, #22]
 8005ba6:	e00a      	b.n	8005bbe <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 8005ba8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d106      	bne.n	8005bbe <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 8005bb0:	8afb      	ldrh	r3, [r7, #22]
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 8005bb6:	8aba      	ldrh	r2, [r7, #20]
 8005bb8:	88fb      	ldrh	r3, [r7, #6]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 8005bbe:	88f8      	ldrh	r0, [r7, #6]
 8005bc0:	8aba      	ldrh	r2, [r7, #20]
 8005bc2:	8af9      	ldrh	r1, [r7, #22]
 8005bc4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005bc8:	9300      	str	r3, [sp, #0]
 8005bca:	4603      	mov	r3, r0
 8005bcc:	68f8      	ldr	r0, [r7, #12]
 8005bce:	f7ff fd70 	bl	80056b2 <u8g2_draw_hv_line_2dir>
}
 8005bd2:	bf00      	nop
 8005bd4:	3718      	adds	r7, #24
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}

08005bda <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b083      	sub	sp, #12
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8005bea:	bf00      	nop
 8005bec:	370c      	adds	r7, #12
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bc80      	pop	{r7}
 8005bf2:	4770      	bx	lr

08005bf4 <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8005c00:	78fb      	ldrb	r3, [r7, #3]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d002      	beq.n	8005c0c <u8x8_ascii_next+0x18>
 8005c06:	78fb      	ldrb	r3, [r7, #3]
 8005c08:	2b0a      	cmp	r3, #10
 8005c0a:	d102      	bne.n	8005c12 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8005c0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005c10:	e001      	b.n	8005c16 <u8x8_ascii_next+0x22>
  return b;
 8005c12:	78fb      	ldrb	r3, [r7, #3]
 8005c14:	b29b      	uxth	r3, r3
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	370c      	adds	r7, #12
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bc80      	pop	{r7}
 8005c1e:	4770      	bx	lr

08005c20 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8005c20:	b590      	push	{r4, r7, lr}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	460b      	mov	r3, r1
 8005c2a:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	691c      	ldr	r4, [r3, #16]
 8005c30:	78fa      	ldrb	r2, [r7, #3]
 8005c32:	2300      	movs	r3, #0
 8005c34:	2120      	movs	r1, #32
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	47a0      	blx	r4
 8005c3a:	4603      	mov	r3, r0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd90      	pop	{r4, r7, pc}

08005c44 <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8005c44:	b590      	push	{r4, r7, lr}
 8005c46:	b085      	sub	sp, #20
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	607a      	str	r2, [r7, #4]
 8005c50:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	691c      	ldr	r4, [r3, #16]
 8005c56:	7afa      	ldrb	r2, [r7, #11]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2117      	movs	r1, #23
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	47a0      	blx	r4
 8005c60:	4603      	mov	r3, r0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3714      	adds	r7, #20
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd90      	pop	{r4, r7, pc}

08005c6a <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8005c6a:	b580      	push	{r7, lr}
 8005c6c:	b082      	sub	sp, #8
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
 8005c72:	460b      	mov	r3, r1
 8005c74:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8005c76:	1cfb      	adds	r3, r7, #3
 8005c78:	461a      	mov	r2, r3
 8005c7a:	2101      	movs	r1, #1
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f7ff ffe1 	bl	8005c44 <u8x8_byte_SendBytes>
 8005c82:	4603      	mov	r3, r0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3708      	adds	r7, #8
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8005c8c:	b590      	push	{r4, r7, lr}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	460b      	mov	r3, r1
 8005c96:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	68dc      	ldr	r4, [r3, #12]
 8005c9c:	78fa      	ldrb	r2, [r7, #3]
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	2115      	movs	r1, #21
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	47a0      	blx	r4
 8005ca6:	4603      	mov	r3, r0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd90      	pop	{r4, r7, pc}

08005cb0 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8005cb0:	b590      	push	{r4, r7, lr}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	460b      	mov	r3, r1
 8005cba:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	68dc      	ldr	r4, [r3, #12]
 8005cc0:	78fa      	ldrb	r2, [r7, #3]
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	2116      	movs	r1, #22
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	47a0      	blx	r4
 8005cca:	4603      	mov	r3, r0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd90      	pop	{r4, r7, pc}

08005cd4 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8005cd4:	b590      	push	{r4, r7, lr}
 8005cd6:	b085      	sub	sp, #20
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	460b      	mov	r3, r1
 8005cde:	607a      	str	r2, [r7, #4]
 8005ce0:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	68dc      	ldr	r4, [r3, #12]
 8005ce6:	7afa      	ldrb	r2, [r7, #11]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2117      	movs	r1, #23
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	47a0      	blx	r4
 8005cf0:	4603      	mov	r3, r0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3714      	adds	r7, #20
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd90      	pop	{r4, r7, pc}

08005cfa <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8005cfa:	b590      	push	{r4, r7, lr}
 8005cfc:	b083      	sub	sp, #12
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	68dc      	ldr	r4, [r3, #12]
 8005d06:	2300      	movs	r3, #0
 8005d08:	2200      	movs	r2, #0
 8005d0a:	2118      	movs	r1, #24
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	47a0      	blx	r4
 8005d10:	4603      	mov	r3, r0
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	370c      	adds	r7, #12
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd90      	pop	{r4, r7, pc}

08005d1a <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8005d1a:	b590      	push	{r4, r7, lr}
 8005d1c:	b083      	sub	sp, #12
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	68dc      	ldr	r4, [r3, #12]
 8005d26:	2300      	movs	r3, #0
 8005d28:	2200      	movs	r2, #0
 8005d2a:	2119      	movs	r1, #25
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	47a0      	blx	r4
 8005d30:	4603      	mov	r3, r0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	370c      	adds	r7, #12
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd90      	pop	{r4, r7, pc}

08005d3a <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8005d3a:	b590      	push	{r4, r7, lr}
 8005d3c:	b085      	sub	sp, #20
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
 8005d42:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	73fb      	strb	r3, [r7, #15]
    data++;
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	3301      	adds	r3, #1
 8005d4e:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8005d50:	7bfb      	ldrb	r3, [r7, #15]
 8005d52:	2bfe      	cmp	r3, #254	; 0xfe
 8005d54:	d031      	beq.n	8005dba <u8x8_cad_SendSequence+0x80>
 8005d56:	2bfe      	cmp	r3, #254	; 0xfe
 8005d58:	dc3d      	bgt.n	8005dd6 <u8x8_cad_SendSequence+0x9c>
 8005d5a:	2b19      	cmp	r3, #25
 8005d5c:	dc3b      	bgt.n	8005dd6 <u8x8_cad_SendSequence+0x9c>
 8005d5e:	2b18      	cmp	r3, #24
 8005d60:	da23      	bge.n	8005daa <u8x8_cad_SendSequence+0x70>
 8005d62:	2b16      	cmp	r3, #22
 8005d64:	dc02      	bgt.n	8005d6c <u8x8_cad_SendSequence+0x32>
 8005d66:	2b15      	cmp	r3, #21
 8005d68:	da03      	bge.n	8005d72 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8005d6a:	e034      	b.n	8005dd6 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8005d6c:	2b17      	cmp	r3, #23
 8005d6e:	d00e      	beq.n	8005d8e <u8x8_cad_SendSequence+0x54>
	return;
 8005d70:	e031      	b.n	8005dd6 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	68dc      	ldr	r4, [r3, #12]
 8005d7c:	7bba      	ldrb	r2, [r7, #14]
 8005d7e:	7bf9      	ldrb	r1, [r7, #15]
 8005d80:	2300      	movs	r3, #0
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	47a0      	blx	r4
	  data++;
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	3301      	adds	r3, #1
 8005d8a:	603b      	str	r3, [r7, #0]
	  break;
 8005d8c:	e022      	b.n	8005dd4 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	781b      	ldrb	r3, [r3, #0]
 8005d92:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8005d94:	f107 030e 	add.w	r3, r7, #14
 8005d98:	461a      	mov	r2, r3
 8005d9a:	2101      	movs	r1, #1
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f7ff ff99 	bl	8005cd4 <u8x8_cad_SendData>
	  data++;
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	3301      	adds	r3, #1
 8005da6:	603b      	str	r3, [r7, #0]
	  break;
 8005da8:	e014      	b.n	8005dd4 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	68dc      	ldr	r4, [r3, #12]
 8005dae:	7bf9      	ldrb	r1, [r7, #15]
 8005db0:	2300      	movs	r3, #0
 8005db2:	2200      	movs	r2, #0
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	47a0      	blx	r4
	  break;
 8005db8:	e00c      	b.n	8005dd4 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8005dc0:	7bbb      	ldrb	r3, [r7, #14]
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	2129      	movs	r1, #41	; 0x29
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f9ed 	bl	80061a6 <u8x8_gpio_call>
	  data++;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	3301      	adds	r3, #1
 8005dd0:	603b      	str	r3, [r7, #0]
	  break;
 8005dd2:	bf00      	nop
    cmd = *data;
 8005dd4:	e7b6      	b.n	8005d44 <u8x8_cad_SendSequence+0xa>
	return;
 8005dd6:	bf00      	nop
    }
  }
}
 8005dd8:	3714      	adds	r7, #20
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd90      	pop	{r4, r7, pc}
	...

08005de0 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8005de0:	b590      	push	{r4, r7, lr}
 8005de2:	b085      	sub	sp, #20
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	607b      	str	r3, [r7, #4]
 8005dea:	460b      	mov	r3, r1
 8005dec:	72fb      	strb	r3, [r7, #11]
 8005dee:	4613      	mov	r3, r2
 8005df0:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8005df2:	7afb      	ldrb	r3, [r7, #11]
 8005df4:	3b14      	subs	r3, #20
 8005df6:	2b05      	cmp	r3, #5
 8005df8:	d82f      	bhi.n	8005e5a <u8x8_cad_001+0x7a>
 8005dfa:	a201      	add	r2, pc, #4	; (adr r2, 8005e00 <u8x8_cad_001+0x20>)
 8005dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e00:	08005e49 	.word	0x08005e49
 8005e04:	08005e19 	.word	0x08005e19
 8005e08:	08005e2d 	.word	0x08005e2d
 8005e0c:	08005e41 	.word	0x08005e41
 8005e10:	08005e49 	.word	0x08005e49
 8005e14:	08005e49 	.word	0x08005e49
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8005e18:	2100      	movs	r1, #0
 8005e1a:	68f8      	ldr	r0, [r7, #12]
 8005e1c:	f7ff ff00 	bl	8005c20 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8005e20:	7abb      	ldrb	r3, [r7, #10]
 8005e22:	4619      	mov	r1, r3
 8005e24:	68f8      	ldr	r0, [r7, #12]
 8005e26:	f7ff ff20 	bl	8005c6a <u8x8_byte_SendByte>
      break;
 8005e2a:	e018      	b.n	8005e5e <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8005e2c:	2100      	movs	r1, #0
 8005e2e:	68f8      	ldr	r0, [r7, #12]
 8005e30:	f7ff fef6 	bl	8005c20 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8005e34:	7abb      	ldrb	r3, [r7, #10]
 8005e36:	4619      	mov	r1, r3
 8005e38:	68f8      	ldr	r0, [r7, #12]
 8005e3a:	f7ff ff16 	bl	8005c6a <u8x8_byte_SendByte>
      break;
 8005e3e:	e00e      	b.n	8005e5e <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8005e40:	2101      	movs	r1, #1
 8005e42:	68f8      	ldr	r0, [r7, #12]
 8005e44:	f7ff feec 	bl	8005c20 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	691c      	ldr	r4, [r3, #16]
 8005e4c:	7aba      	ldrb	r2, [r7, #10]
 8005e4e:	7af9      	ldrb	r1, [r7, #11]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	47a0      	blx	r4
 8005e56:	4603      	mov	r3, r0
 8005e58:	e002      	b.n	8005e60 <u8x8_cad_001+0x80>
    default:
      return 0;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	e000      	b.n	8005e60 <u8x8_cad_001+0x80>
  }
  return 1;
 8005e5e:	2301      	movs	r3, #1
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3714      	adds	r7, #20
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd90      	pop	{r4, r7, pc}

08005e68 <u8x8_d_st7565_common>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_st7565_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	607b      	str	r3, [r7, #4]
 8005e72:	460b      	mov	r3, r1
 8005e74:	72fb      	strb	r3, [r7, #11]
 8005e76:	4613      	mov	r3, r2
 8005e78:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8005e7a:	7afb      	ldrb	r3, [r7, #11]
 8005e7c:	2b0f      	cmp	r3, #15
 8005e7e:	d006      	beq.n	8005e8e <u8x8_d_st7565_common+0x26>
 8005e80:	2b0f      	cmp	r3, #15
 8005e82:	dc71      	bgt.n	8005f68 <u8x8_d_st7565_common+0x100>
 8005e84:	2b0b      	cmp	r3, #11
 8005e86:	d050      	beq.n	8005f2a <u8x8_d_st7565_common+0xc2>
 8005e88:	2b0e      	cmp	r3, #14
 8005e8a:	d05b      	beq.n	8005f44 <u8x8_d_st7565_common+0xdc>
 8005e8c:	e06c      	b.n	8005f68 <u8x8_d_st7565_common+0x100>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	f7ff ff33 	bl	8005cfa <u8x8_cad_StartTransfer>
    
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	795b      	ldrb	r3, [r3, #5]
 8005e98:	75bb      	strb	r3, [r7, #22]
      x *= 8;
 8005e9a:	7dbb      	ldrb	r3, [r7, #22]
 8005e9c:	00db      	lsls	r3, r3, #3
 8005e9e:	75bb      	strb	r3, [r7, #22]
      x += u8x8->x_offset;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8005ea6:	7dbb      	ldrb	r3, [r7, #22]
 8005ea8:	4413      	add	r3, r2
 8005eaa:	75bb      	strb	r3, [r7, #22]
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8005eac:	7dbb      	ldrb	r3, [r7, #22]
 8005eae:	091b      	lsrs	r3, r3, #4
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	f043 0310 	orr.w	r3, r3, #16
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	4619      	mov	r1, r3
 8005eba:	68f8      	ldr	r0, [r7, #12]
 8005ebc:	f7ff fee6 	bl	8005c8c <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x000 | ((x&15)));
 8005ec0:	7dbb      	ldrb	r3, [r7, #22]
 8005ec2:	f003 030f 	and.w	r3, r3, #15
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	4619      	mov	r1, r3
 8005eca:	68f8      	ldr	r0, [r7, #12]
 8005ecc:	f7ff fede 	bl	8005c8c <u8x8_cad_SendCmd>
      u8x8_cad_SendCmd(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	799b      	ldrb	r3, [r3, #6]
 8005ed4:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	4619      	mov	r1, r3
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f7ff fed5 	bl	8005c8c <u8x8_cad_SendCmd>
    
      c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	791b      	ldrb	r3, [r3, #4]
 8005ee6:	75fb      	strb	r3, [r7, #23]
      c *= 8;
 8005ee8:	7dfb      	ldrb	r3, [r7, #23]
 8005eea:	00db      	lsls	r3, r3, #3
 8005eec:	75fb      	strb	r3, [r7, #23]
      ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	613b      	str	r3, [r7, #16]
      /* 
	The following if condition checks the hardware limits of the st7565 
	controller: It is not allowed to write beyond the display limits.
	This is in fact an issue within flip mode.
      */
      if ( c + x > 132u )
 8005ef4:	7dfa      	ldrb	r2, [r7, #23]
 8005ef6:	7dbb      	ldrb	r3, [r7, #22]
 8005ef8:	4413      	add	r3, r2
 8005efa:	2b84      	cmp	r3, #132	; 0x84
 8005efc:	d905      	bls.n	8005f0a <u8x8_d_st7565_common+0xa2>
      {
	c = 132u;
 8005efe:	2384      	movs	r3, #132	; 0x84
 8005f00:	75fb      	strb	r3, [r7, #23]
	c -= x;
 8005f02:	7dfa      	ldrb	r2, [r7, #23]
 8005f04:	7dbb      	ldrb	r3, [r7, #22]
 8005f06:	1ad3      	subs	r3, r2, r3
 8005f08:	75fb      	strb	r3, [r7, #23]
      }
      do
      {
	u8x8_cad_SendData(u8x8, c, ptr);	/* note: SendData can not handle more than 255 bytes */
 8005f0a:	7dfb      	ldrb	r3, [r7, #23]
 8005f0c:	693a      	ldr	r2, [r7, #16]
 8005f0e:	4619      	mov	r1, r3
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f7ff fedf 	bl	8005cd4 <u8x8_cad_SendData>
	arg_int--;
 8005f16:	7abb      	ldrb	r3, [r7, #10]
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8005f1c:	7abb      	ldrb	r3, [r7, #10]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d1f3      	bne.n	8005f0a <u8x8_d_st7565_common+0xa2>
      
      u8x8_cad_EndTransfer(u8x8);
 8005f22:	68f8      	ldr	r0, [r7, #12]
 8005f24:	f7ff fef9 	bl	8005d1a <u8x8_cad_EndTransfer>
      break;
 8005f28:	e020      	b.n	8005f6c <u8x8_d_st7565_common+0x104>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_uc1701_dogs102_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8005f2a:	7abb      	ldrb	r3, [r7, #10]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d104      	bne.n	8005f3a <u8x8_d_st7565_common+0xd2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave0_seq);
 8005f30:	4911      	ldr	r1, [pc, #68]	; (8005f78 <u8x8_d_st7565_common+0x110>)
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f7ff ff01 	bl	8005d3a <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
      break;
 8005f38:	e018      	b.n	8005f6c <u8x8_d_st7565_common+0x104>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_powersave1_seq);
 8005f3a:	4910      	ldr	r1, [pc, #64]	; (8005f7c <u8x8_d_st7565_common+0x114>)
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f7ff fefc 	bl	8005d3a <u8x8_cad_SendSequence>
      break;
 8005f42:	e013      	b.n	8005f6c <u8x8_d_st7565_common+0x104>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f7ff fed8 	bl	8005cfa <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 8005f4a:	2181      	movs	r1, #129	; 0x81
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f7ff fe9d 	bl	8005c8c <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int >> 2 );	/* st7565 has range from 0 to 63 */
 8005f52:	7abb      	ldrb	r3, [r7, #10]
 8005f54:	089b      	lsrs	r3, r3, #2
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	4619      	mov	r1, r3
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f7ff fea8 	bl	8005cb0 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8005f60:	68f8      	ldr	r0, [r7, #12]
 8005f62:	f7ff feda 	bl	8005d1a <u8x8_cad_EndTransfer>
      break;
 8005f66:	e001      	b.n	8005f6c <u8x8_d_st7565_common+0x104>
#endif
    default:
      return 0;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	e000      	b.n	8005f6e <u8x8_d_st7565_common+0x106>
  }
  return 1;
 8005f6c:	2301      	movs	r3, #1
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3718      	adds	r7, #24
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	0800b778 	.word	0x0800b778
 8005f7c:	0800b780 	.word	0x0800b780

08005f80 <u8x8_d_st7565_nhd_c12864>:
  U8X8_END_TRANSFER(),             	/* disable chip */
  U8X8_END()             			/* end of sequence */
};

uint8_t u8x8_d_st7565_nhd_c12864(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	607b      	str	r3, [r7, #4]
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	72fb      	strb	r3, [r7, #11]
 8005f8e:	4613      	mov	r3, r2
 8005f90:	72bb      	strb	r3, [r7, #10]
  /* call common procedure first and handle messages there */
  if ( u8x8_d_st7565_common(u8x8, msg, arg_int, arg_ptr) == 0 )
 8005f92:	7aba      	ldrb	r2, [r7, #10]
 8005f94:	7af9      	ldrb	r1, [r7, #11]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f7ff ff65 	bl	8005e68 <u8x8_d_st7565_common>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d131      	bne.n	8006008 <u8x8_d_st7565_nhd_c12864+0x88>
  {
    /* msg not handled, then try here */
    switch(msg)
 8005fa4:	7afb      	ldrb	r3, [r7, #11]
 8005fa6:	2b0d      	cmp	r3, #13
 8005fa8:	d013      	beq.n	8005fd2 <u8x8_d_st7565_nhd_c12864+0x52>
 8005faa:	2b0d      	cmp	r3, #13
 8005fac:	dc2a      	bgt.n	8006004 <u8x8_d_st7565_nhd_c12864+0x84>
 8005fae:	2b09      	cmp	r3, #9
 8005fb0:	d002      	beq.n	8005fb8 <u8x8_d_st7565_nhd_c12864+0x38>
 8005fb2:	2b0a      	cmp	r3, #10
 8005fb4:	d005      	beq.n	8005fc2 <u8x8_d_st7565_nhd_c12864+0x42>
 8005fb6:	e025      	b.n	8006004 <u8x8_d_st7565_nhd_c12864+0x84>
    {
      case U8X8_MSG_DISPLAY_SETUP_MEMORY:
	u8x8_d_helper_display_setup_memory(u8x8, &u8x8_st7565_nhd_c12864_display_info);
 8005fb8:	4916      	ldr	r1, [pc, #88]	; (8006014 <u8x8_d_st7565_nhd_c12864+0x94>)
 8005fba:	68f8      	ldr	r0, [r7, #12]
 8005fbc:	f000 f832 	bl	8006024 <u8x8_d_helper_display_setup_memory>
	break;
 8005fc0:	e023      	b.n	800600a <u8x8_d_st7565_nhd_c12864+0x8a>
      case U8X8_MSG_DISPLAY_INIT:
	u8x8_d_helper_display_init(u8x8);
 8005fc2:	68f8      	ldr	r0, [r7, #12]
 8005fc4:	f000 f841 	bl	800604a <u8x8_d_helper_display_init>
	u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_nhd_c12864_init_seq);
 8005fc8:	4913      	ldr	r1, [pc, #76]	; (8006018 <u8x8_d_st7565_nhd_c12864+0x98>)
 8005fca:	68f8      	ldr	r0, [r7, #12]
 8005fcc:	f7ff feb5 	bl	8005d3a <u8x8_cad_SendSequence>
	break;
 8005fd0:	e01b      	b.n	800600a <u8x8_d_st7565_nhd_c12864+0x8a>
      case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
	if ( arg_int == 0 )
 8005fd2:	7abb      	ldrb	r3, [r7, #10]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d10a      	bne.n	8005fee <u8x8_d_st7565_nhd_c12864+0x6e>
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip0_seq);
 8005fd8:	4910      	ldr	r1, [pc, #64]	; (800601c <u8x8_d_st7565_nhd_c12864+0x9c>)
 8005fda:	68f8      	ldr	r0, [r7, #12]
 8005fdc:	f7ff fead 	bl	8005d3a <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->default_x_offset;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	7c9a      	ldrb	r2, [r3, #18]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	else
	{
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
	}	
	break;
 8005fec:	e00d      	b.n	800600a <u8x8_d_st7565_nhd_c12864+0x8a>
	  u8x8_cad_SendSequence(u8x8, u8x8_d_st7565_flip1_seq);
 8005fee:	490c      	ldr	r1, [pc, #48]	; (8006020 <u8x8_d_st7565_nhd_c12864+0xa0>)
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f7ff fea2 	bl	8005d3a <u8x8_cad_SendSequence>
	  u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	7cda      	ldrb	r2, [r3, #19]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	break;
 8006002:	e002      	b.n	800600a <u8x8_d_st7565_nhd_c12864+0x8a>
      default:
	return 0;		/* msg unknown */
 8006004:	2300      	movs	r3, #0
 8006006:	e001      	b.n	800600c <u8x8_d_st7565_nhd_c12864+0x8c>
    }
  }
 8006008:	bf00      	nop
  return 1;
 800600a:	2301      	movs	r3, #1
}
 800600c:	4618      	mov	r0, r3
 800600e:	3710      	adds	r7, #16
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}
 8006014:	0800b798 	.word	0x0800b798
 8006018:	0800b7b0 	.word	0x0800b7b0
 800601c:	0800b788 	.word	0x0800b788
 8006020:	0800b790 	.word	0x0800b790

08006024 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	683a      	ldr	r2, [r7, #0]
 8006032:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	7c9a      	ldrb	r2, [r3, #18]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	bc80      	pop	{r7}
 8006048:	4770      	bx	lr

0800604a <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 800604a:	b590      	push	{r4, r7, lr}
 800604c:	b083      	sub	sp, #12
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	695c      	ldr	r4, [r3, #20]
 8006056:	2300      	movs	r3, #0
 8006058:	2200      	movs	r2, #0
 800605a:	2128      	movs	r1, #40	; 0x28
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	68dc      	ldr	r4, [r3, #12]
 8006064:	2300      	movs	r3, #0
 8006066:	2200      	movs	r2, #0
 8006068:	2114      	movs	r1, #20
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 800606e:	2201      	movs	r2, #1
 8006070:	214b      	movs	r1, #75	; 0x4b
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 f897 	bl	80061a6 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	791b      	ldrb	r3, [r3, #4]
 800607e:	461a      	mov	r2, r3
 8006080:	2129      	movs	r1, #41	; 0x29
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f000 f88f 	bl	80061a6 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8006088:	2200      	movs	r2, #0
 800608a:	214b      	movs	r1, #75	; 0x4b
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f000 f88a 	bl	80061a6 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	791b      	ldrb	r3, [r3, #4]
 8006098:	461a      	mov	r2, r3
 800609a:	2129      	movs	r1, #41	; 0x29
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f000 f882 	bl	80061a6 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80060a2:	2201      	movs	r2, #1
 80060a4:	214b      	movs	r1, #75	; 0x4b
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f000 f87d 	bl	80061a6 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	795b      	ldrb	r3, [r3, #5]
 80060b2:	461a      	mov	r2, r3
 80060b4:	2129      	movs	r1, #41	; 0x29
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f875 	bl	80061a6 <u8x8_gpio_call>
}    
 80060bc:	bf00      	nop
 80060be:	370c      	adds	r7, #12
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd90      	pop	{r4, r7, pc}

080060c4 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80060c4:	b590      	push	{r4, r7, lr}
 80060c6:	b085      	sub	sp, #20
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	4608      	mov	r0, r1
 80060ce:	4611      	mov	r1, r2
 80060d0:	461a      	mov	r2, r3
 80060d2:	4603      	mov	r3, r0
 80060d4:	70fb      	strb	r3, [r7, #3]
 80060d6:	460b      	mov	r3, r1
 80060d8:	70bb      	strb	r3, [r7, #2]
 80060da:	4613      	mov	r3, r2
 80060dc:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 80060de:	78fb      	ldrb	r3, [r7, #3]
 80060e0:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 80060e2:	78bb      	ldrb	r3, [r7, #2]
 80060e4:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 80060e6:	787b      	ldrb	r3, [r7, #1]
 80060e8:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 80060ea:	6a3b      	ldr	r3, [r7, #32]
 80060ec:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	689c      	ldr	r4, [r3, #8]
 80060f2:	f107 0308 	add.w	r3, r7, #8
 80060f6:	2201      	movs	r2, #1
 80060f8:	210f      	movs	r1, #15
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	47a0      	blx	r4
 80060fe:	4603      	mov	r3, r0
}
 8006100:	4618      	mov	r0, r3
 8006102:	3714      	adds	r7, #20
 8006104:	46bd      	mov	sp, r7
 8006106:	bd90      	pop	{r4, r7, pc}

08006108 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8006108:	b590      	push	{r4, r7, lr}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	689c      	ldr	r4, [r3, #8]
 8006114:	2300      	movs	r3, #0
 8006116:	2200      	movs	r2, #0
 8006118:	2109      	movs	r1, #9
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	47a0      	blx	r4
}
 800611e:	bf00      	nop
 8006120:	370c      	adds	r7, #12
 8006122:	46bd      	mov	sp, r7
 8006124:	bd90      	pop	{r4, r7, pc}

08006126 <u8x8_InitDisplay>:

void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8006126:	b590      	push	{r4, r7, lr}
 8006128:	b083      	sub	sp, #12
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);  
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	689c      	ldr	r4, [r3, #8]
 8006132:	2300      	movs	r3, #0
 8006134:	2200      	movs	r2, #0
 8006136:	210a      	movs	r1, #10
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	47a0      	blx	r4
}
 800613c:	bf00      	nop
 800613e:	370c      	adds	r7, #12
 8006140:	46bd      	mov	sp, r7
 8006142:	bd90      	pop	{r4, r7, pc}

08006144 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8006144:	b590      	push	{r4, r7, lr}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	460b      	mov	r3, r1
 800614e:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	689c      	ldr	r4, [r3, #8]
 8006154:	78fa      	ldrb	r2, [r7, #3]
 8006156:	2300      	movs	r3, #0
 8006158:	210b      	movs	r1, #11
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	47a0      	blx	r4
}
 800615e:	bf00      	nop
 8006160:	370c      	adds	r7, #12
 8006162:	46bd      	mov	sp, r7
 8006164:	bd90      	pop	{r4, r7, pc}

08006166 <u8x8_SetContrast>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, mode, NULL);  
}

void u8x8_SetContrast(u8x8_t *u8x8, uint8_t value)
{
 8006166:	b590      	push	{r4, r7, lr}
 8006168:	b083      	sub	sp, #12
 800616a:	af00      	add	r7, sp, #0
 800616c:	6078      	str	r0, [r7, #4]
 800616e:	460b      	mov	r3, r1
 8006170:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	689c      	ldr	r4, [r3, #8]
 8006176:	78fa      	ldrb	r2, [r7, #3]
 8006178:	2300      	movs	r3, #0
 800617a:	210e      	movs	r1, #14
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	47a0      	blx	r4
}
 8006180:	bf00      	nop
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	bd90      	pop	{r4, r7, pc}

08006188 <u8x8_RefreshDisplay>:

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8006188:	b590      	push	{r4, r7, lr}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	689c      	ldr	r4, [r3, #8]
 8006194:	2300      	movs	r3, #0
 8006196:	2200      	movs	r2, #0
 8006198:	2110      	movs	r1, #16
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	47a0      	blx	r4
}
 800619e:	bf00      	nop
 80061a0:	370c      	adds	r7, #12
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd90      	pop	{r4, r7, pc}

080061a6 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80061a6:	b590      	push	{r4, r7, lr}
 80061a8:	b083      	sub	sp, #12
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
 80061ae:	460b      	mov	r3, r1
 80061b0:	70fb      	strb	r3, [r7, #3]
 80061b2:	4613      	mov	r3, r2
 80061b4:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	695c      	ldr	r4, [r3, #20]
 80061ba:	78ba      	ldrb	r2, [r7, #2]
 80061bc:	78f9      	ldrb	r1, [r7, #3]
 80061be:	2300      	movs	r3, #0
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	47a0      	blx	r4
}
 80061c4:	bf00      	nop
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd90      	pop	{r4, r7, pc}

080061cc <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b085      	sub	sp, #20
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	607b      	str	r3, [r7, #4]
 80061d6:	460b      	mov	r3, r1
 80061d8:	72fb      	strb	r3, [r7, #11]
 80061da:	4613      	mov	r3, r2
 80061dc:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3714      	adds	r7, #20
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bc80      	pop	{r7}
 80061e8:	4770      	bx	lr
	...

080061ec <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b083      	sub	sp, #12
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a11      	ldr	r2, [pc, #68]	; (8006244 <u8x8_SetupDefaults+0x58>)
 80061fe:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4a10      	ldr	r2, [pc, #64]	; (8006244 <u8x8_SetupDefaults+0x58>)
 8006204:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a0e      	ldr	r2, [pc, #56]	; (8006244 <u8x8_SetupDefaults+0x58>)
 800620a:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a0d      	ldr	r2, [pc, #52]	; (8006244 <u8x8_SetupDefaults+0x58>)
 8006210:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	22ff      	movs	r2, #255	; 0xff
 800622c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	22ff      	movs	r2, #255	; 0xff
 8006234:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	bc80      	pop	{r7}
 8006240:	4770      	bx	lr
 8006242:	bf00      	nop
 8006244:	080061cd 	.word	0x080061cd

08006248 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
 8006254:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	f7ff ffc8 	bl	80061ec <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	683a      	ldr	r2, [r7, #0]
 800626c:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	69ba      	ldr	r2, [r7, #24]
 8006272:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f7ff ff47 	bl	8006108 <u8x8_SetupMemory>
}
 800627a:	bf00      	nop
 800627c:	3710      	adds	r7, #16
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
	...

08006284 <W25qxx_Spi>:
#else
#define	W25qxx_Delay(delay)		HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t	W25qxx_Spi(uint8_t	Data)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af02      	add	r7, sp, #8
 800628a:	4603      	mov	r3, r0
 800628c:	71fb      	strb	r3, [r7, #7]
	uint8_t	ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI,&Data,&ret,1,100);
 800628e:	f107 020f 	add.w	r2, r7, #15
 8006292:	1df9      	adds	r1, r7, #7
 8006294:	2364      	movs	r3, #100	; 0x64
 8006296:	9300      	str	r3, [sp, #0]
 8006298:	2301      	movs	r3, #1
 800629a:	4804      	ldr	r0, [pc, #16]	; (80062ac <W25qxx_Spi+0x28>)
 800629c:	f003 f853 	bl	8009346 <HAL_SPI_TransmitReceive>
	return ret;	
 80062a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3710      	adds	r7, #16
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	20000960 	.word	0x20000960

080062b0 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
  uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 80062b6:	2300      	movs	r3, #0
 80062b8:	60fb      	str	r3, [r7, #12]
 80062ba:	2300      	movs	r3, #0
 80062bc:	60bb      	str	r3, [r7, #8]
 80062be:	2300      	movs	r3, #0
 80062c0:	607b      	str	r3, [r7, #4]
 80062c2:	2300      	movs	r3, #0
 80062c4:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80062c6:	2200      	movs	r2, #0
 80062c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80062cc:	4813      	ldr	r0, [pc, #76]	; (800631c <W25qxx_ReadID+0x6c>)
 80062ce:	f001 ffa4 	bl	800821a <HAL_GPIO_WritePin>
  W25qxx_Spi(0x9F);
 80062d2:	209f      	movs	r0, #159	; 0x9f
 80062d4:	f7ff ffd6 	bl	8006284 <W25qxx_Spi>
  Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80062d8:	20a5      	movs	r0, #165	; 0xa5
 80062da:	f7ff ffd3 	bl	8006284 <W25qxx_Spi>
 80062de:	4603      	mov	r3, r0
 80062e0:	60bb      	str	r3, [r7, #8]
  Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80062e2:	20a5      	movs	r0, #165	; 0xa5
 80062e4:	f7ff ffce 	bl	8006284 <W25qxx_Spi>
 80062e8:	4603      	mov	r3, r0
 80062ea:	607b      	str	r3, [r7, #4]
  Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80062ec:	20a5      	movs	r0, #165	; 0xa5
 80062ee:	f7ff ffc9 	bl	8006284 <W25qxx_Spi>
 80062f2:	4603      	mov	r3, r0
 80062f4:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80062f6:	2201      	movs	r2, #1
 80062f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80062fc:	4807      	ldr	r0, [pc, #28]	; (800631c <W25qxx_ReadID+0x6c>)
 80062fe:	f001 ff8c 	bl	800821a <HAL_GPIO_WritePin>
  Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	041a      	lsls	r2, r3, #16
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	021b      	lsls	r3, r3, #8
 800630a:	4313      	orrs	r3, r2
 800630c:	683a      	ldr	r2, [r7, #0]
 800630e:	4313      	orrs	r3, r2
 8006310:	60fb      	str	r3, [r7, #12]
  return Temp;
 8006312:	68fb      	ldr	r3, [r7, #12]
}
 8006314:	4618      	mov	r0, r3
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}
 800631c:	40011000 	.word	0x40011000

08006320 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8006320:	b590      	push	{r4, r7, lr}
 8006322:	b083      	sub	sp, #12
 8006324:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8006326:	2200      	movs	r2, #0
 8006328:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800632c:	4816      	ldr	r0, [pc, #88]	; (8006388 <W25qxx_ReadUniqID+0x68>)
 800632e:	f001 ff74 	bl	800821a <HAL_GPIO_WritePin>
  W25qxx_Spi(0x4B);
 8006332:	204b      	movs	r0, #75	; 0x4b
 8006334:	f7ff ffa6 	bl	8006284 <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 8006338:	2300      	movs	r3, #0
 800633a:	71fb      	strb	r3, [r7, #7]
 800633c:	e005      	b.n	800634a <W25qxx_ReadUniqID+0x2a>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800633e:	20a5      	movs	r0, #165	; 0xa5
 8006340:	f7ff ffa0 	bl	8006284 <W25qxx_Spi>
	for(uint8_t	i=0;i<4;i++)
 8006344:	79fb      	ldrb	r3, [r7, #7]
 8006346:	3301      	adds	r3, #1
 8006348:	71fb      	strb	r3, [r7, #7]
 800634a:	79fb      	ldrb	r3, [r7, #7]
 800634c:	2b03      	cmp	r3, #3
 800634e:	d9f6      	bls.n	800633e <W25qxx_ReadUniqID+0x1e>
	for(uint8_t	i=0;i<8;i++)
 8006350:	2300      	movs	r3, #0
 8006352:	71bb      	strb	r3, [r7, #6]
 8006354:	e00b      	b.n	800636e <W25qxx_ReadUniqID+0x4e>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006356:	79bc      	ldrb	r4, [r7, #6]
 8006358:	20a5      	movs	r0, #165	; 0xa5
 800635a:	f7ff ff93 	bl	8006284 <W25qxx_Spi>
 800635e:	4603      	mov	r3, r0
 8006360:	461a      	mov	r2, r3
 8006362:	4b0a      	ldr	r3, [pc, #40]	; (800638c <W25qxx_ReadUniqID+0x6c>)
 8006364:	4423      	add	r3, r4
 8006366:	705a      	strb	r2, [r3, #1]
	for(uint8_t	i=0;i<8;i++)
 8006368:	79bb      	ldrb	r3, [r7, #6]
 800636a:	3301      	adds	r3, #1
 800636c:	71bb      	strb	r3, [r7, #6]
 800636e:	79bb      	ldrb	r3, [r7, #6]
 8006370:	2b07      	cmp	r3, #7
 8006372:	d9f0      	bls.n	8006356 <W25qxx_ReadUniqID+0x36>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8006374:	2201      	movs	r2, #1
 8006376:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800637a:	4803      	ldr	r0, [pc, #12]	; (8006388 <W25qxx_ReadUniqID+0x68>)
 800637c:	f001 ff4d 	bl	800821a <HAL_GPIO_WritePin>
}
 8006380:	bf00      	nop
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	bd90      	pop	{r4, r7, pc}
 8006388:	40011000 	.word	0x40011000
 800638c:	20000c38 	.word	0x20000c38

08006390 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8006394:	2200      	movs	r2, #0
 8006396:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800639a:	4808      	ldr	r0, [pc, #32]	; (80063bc <W25qxx_WriteEnable+0x2c>)
 800639c:	f001 ff3d 	bl	800821a <HAL_GPIO_WritePin>
  W25qxx_Spi(0x06);
 80063a0:	2006      	movs	r0, #6
 80063a2:	f7ff ff6f 	bl	8006284 <W25qxx_Spi>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80063a6:	2201      	movs	r2, #1
 80063a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80063ac:	4803      	ldr	r0, [pc, #12]	; (80063bc <W25qxx_WriteEnable+0x2c>)
 80063ae:	f001 ff34 	bl	800821a <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 80063b2:	2001      	movs	r0, #1
 80063b4:	f000 fc56 	bl	8006c64 <HAL_Delay>
}
 80063b8:	bf00      	nop
 80063ba:	bd80      	pop	{r7, pc}
 80063bc:	40011000 	.word	0x40011000

080063c0 <W25qxx_ReadStatusRegister>:
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t	SelectStatusRegister_1_2_3)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	4603      	mov	r3, r0
 80063c8:	71fb      	strb	r3, [r7, #7]
	uint8_t	status=0;
 80063ca:	2300      	movs	r3, #0
 80063cc:	73fb      	strb	r3, [r7, #15]
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 80063ce:	2200      	movs	r2, #0
 80063d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80063d4:	481c      	ldr	r0, [pc, #112]	; (8006448 <W25qxx_ReadStatusRegister+0x88>)
 80063d6:	f001 ff20 	bl	800821a <HAL_GPIO_WritePin>
	if(SelectStatusRegister_1_2_3==1)
 80063da:	79fb      	ldrb	r3, [r7, #7]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d10c      	bne.n	80063fa <W25qxx_ReadStatusRegister+0x3a>
	{
		W25qxx_Spi(0x05);
 80063e0:	2005      	movs	r0, #5
 80063e2:	f7ff ff4f 	bl	8006284 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 80063e6:	20a5      	movs	r0, #165	; 0xa5
 80063e8:	f7ff ff4c 	bl	8006284 <W25qxx_Spi>
 80063ec:	4603      	mov	r3, r0
 80063ee:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 80063f0:	4a16      	ldr	r2, [pc, #88]	; (800644c <W25qxx_ReadStatusRegister+0x8c>)
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
 80063f4:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80063f8:	e01b      	b.n	8006432 <W25qxx_ReadStatusRegister+0x72>
	}
	else if(SelectStatusRegister_1_2_3==2)
 80063fa:	79fb      	ldrb	r3, [r7, #7]
 80063fc:	2b02      	cmp	r3, #2
 80063fe:	d10c      	bne.n	800641a <W25qxx_ReadStatusRegister+0x5a>
	{
		W25qxx_Spi(0x35);
 8006400:	2035      	movs	r0, #53	; 0x35
 8006402:	f7ff ff3f 	bl	8006284 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 8006406:	20a5      	movs	r0, #165	; 0xa5
 8006408:	f7ff ff3c 	bl	8006284 <W25qxx_Spi>
 800640c:	4603      	mov	r3, r0
 800640e:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8006410:	4a0e      	ldr	r2, [pc, #56]	; (800644c <W25qxx_ReadStatusRegister+0x8c>)
 8006412:	7bfb      	ldrb	r3, [r7, #15]
 8006414:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8006418:	e00b      	b.n	8006432 <W25qxx_ReadStatusRegister+0x72>
	}
	else
	{
		W25qxx_Spi(0x15);
 800641a:	2015      	movs	r0, #21
 800641c:	f7ff ff32 	bl	8006284 <W25qxx_Spi>
		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 8006420:	20a5      	movs	r0, #165	; 0xa5
 8006422:	f7ff ff2f 	bl	8006284 <W25qxx_Spi>
 8006426:	4603      	mov	r3, r0
 8006428:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 800642a:	4a08      	ldr	r2, [pc, #32]	; (800644c <W25qxx_ReadStatusRegister+0x8c>)
 800642c:	7bfb      	ldrb	r3, [r7, #15]
 800642e:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}	
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8006432:	2201      	movs	r2, #1
 8006434:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006438:	4803      	ldr	r0, [pc, #12]	; (8006448 <W25qxx_ReadStatusRegister+0x88>)
 800643a:	f001 feee 	bl	800821a <HAL_GPIO_WritePin>
	return status;
 800643e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006440:	4618      	mov	r0, r3
 8006442:	3710      	adds	r7, #16
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}
 8006448:	40011000 	.word	0x40011000
 800644c:	20000c38 	.word	0x20000c38

08006450 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8006454:	2001      	movs	r0, #1
 8006456:	f000 fc05 	bl	8006c64 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 800645a:	2200      	movs	r2, #0
 800645c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006460:	480f      	ldr	r0, [pc, #60]	; (80064a0 <W25qxx_WaitForWriteEnd+0x50>)
 8006462:	f001 feda 	bl	800821a <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8006466:	2005      	movs	r0, #5
 8006468:	f7ff ff0c 	bl	8006284 <W25qxx_Spi>
  do
  {
    w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800646c:	20a5      	movs	r0, #165	; 0xa5
 800646e:	f7ff ff09 	bl	8006284 <W25qxx_Spi>
 8006472:	4603      	mov	r3, r0
 8006474:	461a      	mov	r2, r3
 8006476:	4b0b      	ldr	r3, [pc, #44]	; (80064a4 <W25qxx_WaitForWriteEnd+0x54>)
 8006478:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 800647c:	2001      	movs	r0, #1
 800647e:	f000 fbf1 	bl	8006c64 <HAL_Delay>
  }
  while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8006482:	4b08      	ldr	r3, [pc, #32]	; (80064a4 <W25qxx_WaitForWriteEnd+0x54>)
 8006484:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006488:	f003 0301 	and.w	r3, r3, #1
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1ed      	bne.n	800646c <W25qxx_WaitForWriteEnd+0x1c>
 HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8006490:	2201      	movs	r2, #1
 8006492:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006496:	4802      	ldr	r0, [pc, #8]	; (80064a0 <W25qxx_WaitForWriteEnd+0x50>)
 8006498:	f001 febf 	bl	800821a <HAL_GPIO_WritePin>
}
 800649c:	bf00      	nop
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	40011000 	.word	0x40011000
 80064a4:	20000c38 	.word	0x20000c38

080064a8 <W25qxx_Init>:
//###################################################################################################################
bool	W25qxx_Init(void)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
	w25qxx.Lock=1;	
 80064ae:	4b60      	ldr	r3, [pc, #384]	; (8006630 <W25qxx_Init+0x188>)
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while(HAL_GetTick()<100)
 80064b6:	e002      	b.n	80064be <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 80064b8:	2001      	movs	r0, #1
 80064ba:	f000 fbd3 	bl	8006c64 <HAL_Delay>
	while(HAL_GetTick()<100)
 80064be:	f000 fbc7 	bl	8006c50 <HAL_GetTick>
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b63      	cmp	r3, #99	; 0x63
 80064c6:	d9f7      	bls.n	80064b8 <W25qxx_Init+0x10>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80064c8:	2201      	movs	r2, #1
 80064ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80064ce:	4859      	ldr	r0, [pc, #356]	; (8006634 <W25qxx_Init+0x18c>)
 80064d0:	f001 fea3 	bl	800821a <HAL_GPIO_WritePin>
  W25qxx_Delay(100);
 80064d4:	2064      	movs	r0, #100	; 0x64
 80064d6:	f000 fbc5 	bl	8006c64 <HAL_Delay>
	uint32_t	id;
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx Init Begin...\r\n");
	#endif
	id=W25qxx_ReadID();
 80064da:	f7ff fee9 	bl	80062b0 <W25qxx_ReadID>
 80064de:	6078      	str	r0, [r7, #4]
	
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx ID:0x%X\r\n",id);
	#endif
	switch(id&0x0000FFFF)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	b29b      	uxth	r3, r3
 80064e4:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80064e8:	3b11      	subs	r3, #17
 80064ea:	2b09      	cmp	r3, #9
 80064ec:	d85f      	bhi.n	80065ae <W25qxx_Init+0x106>
 80064ee:	a201      	add	r2, pc, #4	; (adr r2, 80064f4 <W25qxx_Init+0x4c>)
 80064f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f4:	080065a1 	.word	0x080065a1
 80064f8:	08006593 	.word	0x08006593
 80064fc:	08006585 	.word	0x08006585
 8006500:	08006577 	.word	0x08006577
 8006504:	08006569 	.word	0x08006569
 8006508:	0800655b 	.word	0x0800655b
 800650c:	0800654d 	.word	0x0800654d
 8006510:	0800653d 	.word	0x0800653d
 8006514:	0800652d 	.word	0x0800652d
 8006518:	0800651d 	.word	0x0800651d
	{
		case 0x401A:	// 	w25q512
			w25qxx.ID=W25Q512;
 800651c:	4b44      	ldr	r3, [pc, #272]	; (8006630 <W25qxx_Init+0x188>)
 800651e:	220a      	movs	r2, #10
 8006520:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=1024;
 8006522:	4b43      	ldr	r3, [pc, #268]	; (8006630 <W25qxx_Init+0x188>)
 8006524:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006528:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q512\r\n");
			#endif
		break;
 800652a:	e046      	b.n	80065ba <W25qxx_Init+0x112>
		case 0x4019:	// 	w25q256
			w25qxx.ID=W25Q256;
 800652c:	4b40      	ldr	r3, [pc, #256]	; (8006630 <W25qxx_Init+0x188>)
 800652e:	2209      	movs	r2, #9
 8006530:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=512;
 8006532:	4b3f      	ldr	r3, [pc, #252]	; (8006630 <W25qxx_Init+0x188>)
 8006534:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006538:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q256\r\n");
			#endif
		break;
 800653a:	e03e      	b.n	80065ba <W25qxx_Init+0x112>
		case 0x4018:	// 	w25q128
			w25qxx.ID=W25Q128;
 800653c:	4b3c      	ldr	r3, [pc, #240]	; (8006630 <W25qxx_Init+0x188>)
 800653e:	2208      	movs	r2, #8
 8006540:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=256;
 8006542:	4b3b      	ldr	r3, [pc, #236]	; (8006630 <W25qxx_Init+0x188>)
 8006544:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006548:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q128\r\n");
			#endif
		break;
 800654a:	e036      	b.n	80065ba <W25qxx_Init+0x112>
		case 0x4017:	//	w25q64
			w25qxx.ID=W25Q64;
 800654c:	4b38      	ldr	r3, [pc, #224]	; (8006630 <W25qxx_Init+0x188>)
 800654e:	2207      	movs	r2, #7
 8006550:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=128;
 8006552:	4b37      	ldr	r3, [pc, #220]	; (8006630 <W25qxx_Init+0x188>)
 8006554:	2280      	movs	r2, #128	; 0x80
 8006556:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q64\r\n");
			#endif
		break;
 8006558:	e02f      	b.n	80065ba <W25qxx_Init+0x112>
		case 0x4016:	//	w25q32
			w25qxx.ID=W25Q32;
 800655a:	4b35      	ldr	r3, [pc, #212]	; (8006630 <W25qxx_Init+0x188>)
 800655c:	2206      	movs	r2, #6
 800655e:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=64;
 8006560:	4b33      	ldr	r3, [pc, #204]	; (8006630 <W25qxx_Init+0x188>)
 8006562:	2240      	movs	r2, #64	; 0x40
 8006564:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q32\r\n");
			#endif
		break;
 8006566:	e028      	b.n	80065ba <W25qxx_Init+0x112>
		case 0x4015:	//	w25q16
			w25qxx.ID=W25Q16;
 8006568:	4b31      	ldr	r3, [pc, #196]	; (8006630 <W25qxx_Init+0x188>)
 800656a:	2205      	movs	r2, #5
 800656c:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=32;
 800656e:	4b30      	ldr	r3, [pc, #192]	; (8006630 <W25qxx_Init+0x188>)
 8006570:	2220      	movs	r2, #32
 8006572:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q16\r\n");
			#endif
		break;
 8006574:	e021      	b.n	80065ba <W25qxx_Init+0x112>
		case 0x4014:	//	w25q80
			w25qxx.ID=W25Q80;
 8006576:	4b2e      	ldr	r3, [pc, #184]	; (8006630 <W25qxx_Init+0x188>)
 8006578:	2204      	movs	r2, #4
 800657a:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=16;
 800657c:	4b2c      	ldr	r3, [pc, #176]	; (8006630 <W25qxx_Init+0x188>)
 800657e:	2210      	movs	r2, #16
 8006580:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q80\r\n");
			#endif
		break;
 8006582:	e01a      	b.n	80065ba <W25qxx_Init+0x112>
		case 0x4013:	//	w25q40
			w25qxx.ID=W25Q40;
 8006584:	4b2a      	ldr	r3, [pc, #168]	; (8006630 <W25qxx_Init+0x188>)
 8006586:	2203      	movs	r2, #3
 8006588:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=8;
 800658a:	4b29      	ldr	r3, [pc, #164]	; (8006630 <W25qxx_Init+0x188>)
 800658c:	2208      	movs	r2, #8
 800658e:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q40\r\n");
			#endif
		break;
 8006590:	e013      	b.n	80065ba <W25qxx_Init+0x112>
		case 0x4012:	//	w25q20
			w25qxx.ID=W25Q20;
 8006592:	4b27      	ldr	r3, [pc, #156]	; (8006630 <W25qxx_Init+0x188>)
 8006594:	2202      	movs	r2, #2
 8006596:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=4;
 8006598:	4b25      	ldr	r3, [pc, #148]	; (8006630 <W25qxx_Init+0x188>)
 800659a:	2204      	movs	r2, #4
 800659c:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q20\r\n");
			#endif
		break;
 800659e:	e00c      	b.n	80065ba <W25qxx_Init+0x112>
		case 0x4011:	//	w25q10
			w25qxx.ID=W25Q10;
 80065a0:	4b23      	ldr	r3, [pc, #140]	; (8006630 <W25qxx_Init+0x188>)
 80065a2:	2201      	movs	r2, #1
 80065a4:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=2;
 80065a6:	4b22      	ldr	r3, [pc, #136]	; (8006630 <W25qxx_Init+0x188>)
 80065a8:	2202      	movs	r2, #2
 80065aa:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q10\r\n");
			#endif
		break;
 80065ac:	e005      	b.n	80065ba <W25qxx_Init+0x112>
		default:
				#if (_W25QXX_DEBUG==1)
				printf("w25qxx Unknown ID\r\n");
				#endif
			w25qxx.Lock=0;	
 80065ae:	4b20      	ldr	r3, [pc, #128]	; (8006630 <W25qxx_Init+0x188>)
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			return false;
 80065b6:	2300      	movs	r3, #0
 80065b8:	e036      	b.n	8006628 <W25qxx_Init+0x180>
				
	}		
	w25qxx.PageSize=256;
 80065ba:	4b1d      	ldr	r3, [pc, #116]	; (8006630 <W25qxx_Init+0x188>)
 80065bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80065c0:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize=0x1000;
 80065c2:	4b1b      	ldr	r3, [pc, #108]	; (8006630 <W25qxx_Init+0x188>)
 80065c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80065c8:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount=w25qxx.BlockCount*16;
 80065ca:	4b19      	ldr	r3, [pc, #100]	; (8006630 <W25qxx_Init+0x188>)
 80065cc:	69db      	ldr	r3, [r3, #28]
 80065ce:	011b      	lsls	r3, r3, #4
 80065d0:	4a17      	ldr	r2, [pc, #92]	; (8006630 <W25qxx_Init+0x188>)
 80065d2:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount=(w25qxx.SectorCount*w25qxx.SectorSize)/w25qxx.PageSize;
 80065d4:	4b16      	ldr	r3, [pc, #88]	; (8006630 <W25qxx_Init+0x188>)
 80065d6:	695b      	ldr	r3, [r3, #20]
 80065d8:	4a15      	ldr	r2, [pc, #84]	; (8006630 <W25qxx_Init+0x188>)
 80065da:	6912      	ldr	r2, [r2, #16]
 80065dc:	fb02 f303 	mul.w	r3, r2, r3
 80065e0:	4a13      	ldr	r2, [pc, #76]	; (8006630 <W25qxx_Init+0x188>)
 80065e2:	8952      	ldrh	r2, [r2, #10]
 80065e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80065e8:	4a11      	ldr	r2, [pc, #68]	; (8006630 <W25qxx_Init+0x188>)
 80065ea:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize=w25qxx.SectorSize*16;
 80065ec:	4b10      	ldr	r3, [pc, #64]	; (8006630 <W25qxx_Init+0x188>)
 80065ee:	691b      	ldr	r3, [r3, #16]
 80065f0:	011b      	lsls	r3, r3, #4
 80065f2:	4a0f      	ldr	r2, [pc, #60]	; (8006630 <W25qxx_Init+0x188>)
 80065f4:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte=(w25qxx.SectorCount*w25qxx.SectorSize)/1024;
 80065f6:	4b0e      	ldr	r3, [pc, #56]	; (8006630 <W25qxx_Init+0x188>)
 80065f8:	695b      	ldr	r3, [r3, #20]
 80065fa:	4a0d      	ldr	r2, [pc, #52]	; (8006630 <W25qxx_Init+0x188>)
 80065fc:	6912      	ldr	r2, [r2, #16]
 80065fe:	fb02 f303 	mul.w	r3, r2, r3
 8006602:	0a9b      	lsrs	r3, r3, #10
 8006604:	4a0a      	ldr	r2, [pc, #40]	; (8006630 <W25qxx_Init+0x188>)
 8006606:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8006608:	f7ff fe8a 	bl	8006320 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 800660c:	2001      	movs	r0, #1
 800660e:	f7ff fed7 	bl	80063c0 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8006612:	2002      	movs	r0, #2
 8006614:	f7ff fed4 	bl	80063c0 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8006618:	2003      	movs	r0, #3
 800661a:	f7ff fed1 	bl	80063c0 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n",w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n",w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n",w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
	#endif
	w25qxx.Lock=0;	
 800661e:	4b04      	ldr	r3, [pc, #16]	; (8006630 <W25qxx_Init+0x188>)
 8006620:	2200      	movs	r2, #0
 8006622:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8006626:	2301      	movs	r3, #1
}	
 8006628:	4618      	mov	r0, r3
 800662a:	3708      	adds	r7, #8
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}
 8006630:	20000c38 	.word	0x20000c38
 8006634:	40011000 	.word	0x40011000

08006638 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock=0;	
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
	while(w25qxx.Lock==1)
 8006640:	e002      	b.n	8006648 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8006642:	2001      	movs	r0, #1
 8006644:	f000 fb0e 	bl	8006c64 <HAL_Delay>
	while(w25qxx.Lock==1)
 8006648:	4b24      	ldr	r3, [pc, #144]	; (80066dc <W25qxx_EraseSector+0xa4>)
 800664a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800664e:	2b01      	cmp	r3, #1
 8006650:	d0f7      	beq.n	8006642 <W25qxx_EraseSector+0xa>
	w25qxx.Lock=1;	
 8006652:	4b22      	ldr	r3, [pc, #136]	; (80066dc <W25qxx_EraseSector+0xa4>)
 8006654:	2201      	movs	r2, #1
 8006656:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	#if (_W25QXX_DEBUG==1)
	uint32_t	StartTime=HAL_GetTick();	
	printf("w25qxx EraseSector %d Begin...\r\n",SectorAddr);
	#endif
	W25qxx_WaitForWriteEnd();
 800665a:	f7ff fef9 	bl	8006450 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 800665e:	4b1f      	ldr	r3, [pc, #124]	; (80066dc <W25qxx_EraseSector+0xa4>)
 8006660:	691a      	ldr	r2, [r3, #16]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	fb02 f303 	mul.w	r3, r2, r3
 8006668:	607b      	str	r3, [r7, #4]
  W25qxx_WriteEnable();
 800666a:	f7ff fe91 	bl	8006390 <W25qxx_WriteEnable>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 800666e:	2200      	movs	r2, #0
 8006670:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006674:	481a      	ldr	r0, [pc, #104]	; (80066e0 <W25qxx_EraseSector+0xa8>)
 8006676:	f001 fdd0 	bl	800821a <HAL_GPIO_WritePin>
  W25qxx_Spi(0x20);
 800667a:	2020      	movs	r0, #32
 800667c:	f7ff fe02 	bl	8006284 <W25qxx_Spi>
	if(w25qxx.ID>=W25Q256)
 8006680:	4b16      	ldr	r3, [pc, #88]	; (80066dc <W25qxx_EraseSector+0xa4>)
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	2b08      	cmp	r3, #8
 8006686:	d905      	bls.n	8006694 <W25qxx_EraseSector+0x5c>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	0e1b      	lsrs	r3, r3, #24
 800668c:	b2db      	uxtb	r3, r3
 800668e:	4618      	mov	r0, r3
 8006690:	f7ff fdf8 	bl	8006284 <W25qxx_Spi>
  W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	0c1b      	lsrs	r3, r3, #16
 8006698:	b2db      	uxtb	r3, r3
 800669a:	4618      	mov	r0, r3
 800669c:	f7ff fdf2 	bl	8006284 <W25qxx_Spi>
  W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	0a1b      	lsrs	r3, r3, #8
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	4618      	mov	r0, r3
 80066a8:	f7ff fdec 	bl	8006284 <W25qxx_Spi>
  W25qxx_Spi(SectorAddr & 0xFF);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	b2db      	uxtb	r3, r3
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7ff fde7 	bl	8006284 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80066b6:	2201      	movs	r2, #1
 80066b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80066bc:	4808      	ldr	r0, [pc, #32]	; (80066e0 <W25qxx_EraseSector+0xa8>)
 80066be:	f001 fdac 	bl	800821a <HAL_GPIO_WritePin>
  W25qxx_WaitForWriteEnd();
 80066c2:	f7ff fec5 	bl	8006450 <W25qxx_WaitForWriteEnd>
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx EraseSector done after %d ms\r\n",HAL_GetTick()-StartTime);
	#endif
	W25qxx_Delay(1);
 80066c6:	2001      	movs	r0, #1
 80066c8:	f000 facc 	bl	8006c64 <HAL_Delay>
	w25qxx.Lock=0;
 80066cc:	4b03      	ldr	r3, [pc, #12]	; (80066dc <W25qxx_EraseSector+0xa4>)
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80066d4:	bf00      	nop
 80066d6:	3708      	adds	r7, #8
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}
 80066dc:	20000c38 	.word	0x20000c38
 80066e0:	40011000 	.word	0x40011000

080066e4 <W25qxx_SectorToPage>:
{
	return ((SectorAddress*w25qxx.SectorSize)/w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t	W25qxx_SectorToPage(uint32_t	SectorAddress)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
	return (SectorAddress*w25qxx.SectorSize)/w25qxx.PageSize;
 80066ec:	4b06      	ldr	r3, [pc, #24]	; (8006708 <W25qxx_SectorToPage+0x24>)
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	fb02 f303 	mul.w	r3, r2, r3
 80066f6:	4a04      	ldr	r2, [pc, #16]	; (8006708 <W25qxx_SectorToPage+0x24>)
 80066f8:	8952      	ldrh	r2, [r2, #10]
 80066fa:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80066fe:	4618      	mov	r0, r3
 8006700:	370c      	adds	r7, #12
 8006702:	46bd      	mov	sp, r7
 8006704:	bc80      	pop	{r7}
 8006706:	4770      	bx	lr
 8006708:	20000c38 	.word	0x20000c38

0800670c <W25qxx_IsEmptySector>:
	w25qxx.Lock=0;
	return false;
}
//###################################################################################################################
bool 	W25qxx_IsEmptySector(uint32_t Sector_Address,uint32_t OffsetInByte,uint32_t NumByteToCheck_up_to_SectorSize)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b090      	sub	sp, #64	; 0x40
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
	while(w25qxx.Lock==1)
 8006718:	e002      	b.n	8006720 <W25qxx_IsEmptySector+0x14>
	W25qxx_Delay(1);
 800671a:	2001      	movs	r0, #1
 800671c:	f000 faa2 	bl	8006c64 <HAL_Delay>
	while(w25qxx.Lock==1)
 8006720:	4b6a      	ldr	r3, [pc, #424]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 8006722:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8006726:	2b01      	cmp	r3, #1
 8006728:	d0f7      	beq.n	800671a <W25qxx_IsEmptySector+0xe>
	w25qxx.Lock=1;	
 800672a:	4b68      	ldr	r3, [pc, #416]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 800672c:	2201      	movs	r2, #1
 800672e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if((NumByteToCheck_up_to_SectorSize>w25qxx.SectorSize)||(NumByteToCheck_up_to_SectorSize==0))
 8006732:	4b66      	ldr	r3, [pc, #408]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	429a      	cmp	r2, r3
 800673a:	d802      	bhi.n	8006742 <W25qxx_IsEmptySector+0x36>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d102      	bne.n	8006748 <W25qxx_IsEmptySector+0x3c>
		NumByteToCheck_up_to_SectorSize=w25qxx.SectorSize;
 8006742:	4b62      	ldr	r3, [pc, #392]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	607b      	str	r3, [r7, #4]
	uint32_t	StartTime=HAL_GetTick();
	#endif		
	uint8_t	pBuffer[32];
	uint32_t	WorkAddress;
	uint32_t	i;
	for(i=OffsetInByte; i<w25qxx.SectorSize; i+=sizeof(pBuffer))
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800674c:	e054      	b.n	80067f8 <W25qxx_IsEmptySector+0xec>
	{
		HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 800674e:	2200      	movs	r2, #0
 8006750:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006754:	485e      	ldr	r0, [pc, #376]	; (80068d0 <W25qxx_IsEmptySector+0x1c4>)
 8006756:	f001 fd60 	bl	800821a <HAL_GPIO_WritePin>
		WorkAddress=(i+Sector_Address*w25qxx.SectorSize);
 800675a:	4b5c      	ldr	r3, [pc, #368]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	fb02 f303 	mul.w	r3, r2, r3
 8006764:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006766:	4413      	add	r3, r2
 8006768:	637b      	str	r3, [r7, #52]	; 0x34
		W25qxx_Spi(0x0B);
 800676a:	200b      	movs	r0, #11
 800676c:	f7ff fd8a 	bl	8006284 <W25qxx_Spi>
		if(w25qxx.ID>=W25Q256)
 8006770:	4b56      	ldr	r3, [pc, #344]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	2b08      	cmp	r3, #8
 8006776:	d905      	bls.n	8006784 <W25qxx_IsEmptySector+0x78>
			W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 8006778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800677a:	0e1b      	lsrs	r3, r3, #24
 800677c:	b2db      	uxtb	r3, r3
 800677e:	4618      	mov	r0, r3
 8006780:	f7ff fd80 	bl	8006284 <W25qxx_Spi>
		W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 8006784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006786:	0c1b      	lsrs	r3, r3, #16
 8006788:	b2db      	uxtb	r3, r3
 800678a:	4618      	mov	r0, r3
 800678c:	f7ff fd7a 	bl	8006284 <W25qxx_Spi>
		W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 8006790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006792:	0a1b      	lsrs	r3, r3, #8
 8006794:	b2db      	uxtb	r3, r3
 8006796:	4618      	mov	r0, r3
 8006798:	f7ff fd74 	bl	8006284 <W25qxx_Spi>
		W25qxx_Spi(WorkAddress & 0xFF);
 800679c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7ff fd6f 	bl	8006284 <W25qxx_Spi>
		W25qxx_Spi(0);
 80067a6:	2000      	movs	r0, #0
 80067a8:	f7ff fd6c 	bl	8006284 <W25qxx_Spi>
		HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,sizeof(pBuffer),100);	
 80067ac:	f107 0114 	add.w	r1, r7, #20
 80067b0:	2364      	movs	r3, #100	; 0x64
 80067b2:	2220      	movs	r2, #32
 80067b4:	4847      	ldr	r0, [pc, #284]	; (80068d4 <W25qxx_IsEmptySector+0x1c8>)
 80067b6:	f002 fcb5 	bl	8009124 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);	
 80067ba:	2201      	movs	r2, #1
 80067bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80067c0:	4843      	ldr	r0, [pc, #268]	; (80068d0 <W25qxx_IsEmptySector+0x1c4>)
 80067c2:	f001 fd2a 	bl	800821a <HAL_GPIO_WritePin>
		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 80067c6:	2300      	movs	r3, #0
 80067c8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80067cc:	e00d      	b.n	80067ea <W25qxx_IsEmptySector+0xde>
		{
			if(pBuffer[x]!=0xFF)
 80067ce:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80067d2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80067d6:	4413      	add	r3, r2
 80067d8:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80067dc:	2bff      	cmp	r3, #255	; 0xff
 80067de:	d169      	bne.n	80068b4 <W25qxx_IsEmptySector+0x1a8>
		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 80067e0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80067e4:	3301      	adds	r3, #1
 80067e6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80067ea:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80067ee:	2b1f      	cmp	r3, #31
 80067f0:	d9ed      	bls.n	80067ce <W25qxx_IsEmptySector+0xc2>
	for(i=OffsetInByte; i<w25qxx.SectorSize; i+=sizeof(pBuffer))
 80067f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067f4:	3320      	adds	r3, #32
 80067f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067f8:	4b34      	ldr	r3, [pc, #208]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80067fe:	429a      	cmp	r2, r3
 8006800:	d3a5      	bcc.n	800674e <W25qxx_IsEmptySector+0x42>
				goto NOT_EMPTY;		
		}			
	}	
	if((w25qxx.SectorSize+OffsetInByte)%sizeof(pBuffer)!=0)
 8006802:	4b32      	ldr	r3, [pc, #200]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 8006804:	691a      	ldr	r2, [r3, #16]
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	4413      	add	r3, r2
 800680a:	f003 031f 	and.w	r3, r3, #31
 800680e:	2b00      	cmp	r3, #0
 8006810:	d04a      	beq.n	80068a8 <W25qxx_IsEmptySector+0x19c>
	{
		i-=sizeof(pBuffer);
 8006812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006814:	3b20      	subs	r3, #32
 8006816:	63fb      	str	r3, [r7, #60]	; 0x3c
		for( ; i<w25qxx.SectorSize; i++)
 8006818:	e041      	b.n	800689e <W25qxx_IsEmptySector+0x192>
		{
			HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 800681a:	2200      	movs	r2, #0
 800681c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006820:	482b      	ldr	r0, [pc, #172]	; (80068d0 <W25qxx_IsEmptySector+0x1c4>)
 8006822:	f001 fcfa 	bl	800821a <HAL_GPIO_WritePin>
			WorkAddress=(i+Sector_Address*w25qxx.SectorSize);
 8006826:	4b29      	ldr	r3, [pc, #164]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	fb02 f303 	mul.w	r3, r2, r3
 8006830:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006832:	4413      	add	r3, r2
 8006834:	637b      	str	r3, [r7, #52]	; 0x34
			W25qxx_Spi(0x0B);
 8006836:	200b      	movs	r0, #11
 8006838:	f7ff fd24 	bl	8006284 <W25qxx_Spi>
			if(w25qxx.ID>=W25Q256)
 800683c:	4b23      	ldr	r3, [pc, #140]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 800683e:	781b      	ldrb	r3, [r3, #0]
 8006840:	2b08      	cmp	r3, #8
 8006842:	d905      	bls.n	8006850 <W25qxx_IsEmptySector+0x144>
				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 8006844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006846:	0e1b      	lsrs	r3, r3, #24
 8006848:	b2db      	uxtb	r3, r3
 800684a:	4618      	mov	r0, r3
 800684c:	f7ff fd1a 	bl	8006284 <W25qxx_Spi>
			W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 8006850:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006852:	0c1b      	lsrs	r3, r3, #16
 8006854:	b2db      	uxtb	r3, r3
 8006856:	4618      	mov	r0, r3
 8006858:	f7ff fd14 	bl	8006284 <W25qxx_Spi>
			W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 800685c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800685e:	0a1b      	lsrs	r3, r3, #8
 8006860:	b2db      	uxtb	r3, r3
 8006862:	4618      	mov	r0, r3
 8006864:	f7ff fd0e 	bl	8006284 <W25qxx_Spi>
			W25qxx_Spi(WorkAddress & 0xFF);
 8006868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800686a:	b2db      	uxtb	r3, r3
 800686c:	4618      	mov	r0, r3
 800686e:	f7ff fd09 	bl	8006284 <W25qxx_Spi>
			W25qxx_Spi(0);
 8006872:	2000      	movs	r0, #0
 8006874:	f7ff fd06 	bl	8006284 <W25qxx_Spi>
			HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,1,100);	
 8006878:	f107 0114 	add.w	r1, r7, #20
 800687c:	2364      	movs	r3, #100	; 0x64
 800687e:	2201      	movs	r2, #1
 8006880:	4814      	ldr	r0, [pc, #80]	; (80068d4 <W25qxx_IsEmptySector+0x1c8>)
 8006882:	f002 fc4f 	bl	8009124 <HAL_SPI_Receive>
			HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);	
 8006886:	2201      	movs	r2, #1
 8006888:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800688c:	4810      	ldr	r0, [pc, #64]	; (80068d0 <W25qxx_IsEmptySector+0x1c4>)
 800688e:	f001 fcc4 	bl	800821a <HAL_GPIO_WritePin>
			if(pBuffer[0]!=0xFF)
 8006892:	7d3b      	ldrb	r3, [r7, #20]
 8006894:	2bff      	cmp	r3, #255	; 0xff
 8006896:	d10f      	bne.n	80068b8 <W25qxx_IsEmptySector+0x1ac>
		for( ; i<w25qxx.SectorSize; i++)
 8006898:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800689a:	3301      	adds	r3, #1
 800689c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800689e:	4b0b      	ldr	r3, [pc, #44]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d3b8      	bcc.n	800681a <W25qxx_IsEmptySector+0x10e>
	}	
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx CheckSector is Empty in %d ms\r\n",HAL_GetTick()-StartTime);
	W25qxx_Delay(100);
	#endif	
	w25qxx.Lock=0;
 80068a8:	4b08      	ldr	r3, [pc, #32]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;	
 80068b0:	2301      	movs	r3, #1
 80068b2:	e007      	b.n	80068c4 <W25qxx_IsEmptySector+0x1b8>
				goto NOT_EMPTY;		
 80068b4:	bf00      	nop
 80068b6:	e000      	b.n	80068ba <W25qxx_IsEmptySector+0x1ae>
				goto NOT_EMPTY;
 80068b8:	bf00      	nop
	NOT_EMPTY:
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx CheckSector is Not Empty in %d ms\r\n",HAL_GetTick()-StartTime);
	W25qxx_Delay(100);
	#endif	
	w25qxx.Lock=0;
 80068ba:	4b04      	ldr	r3, [pc, #16]	; (80068cc <W25qxx_IsEmptySector+0x1c0>)
 80068bc:	2200      	movs	r2, #0
 80068be:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return false;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3740      	adds	r7, #64	; 0x40
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	20000c38 	.word	0x20000c38
 80068d0:	40011000 	.word	0x40011000
 80068d4:	20000960 	.word	0x20000960

080068d8 <W25qxx_WritePage>:
	#endif
	w25qxx.Lock=0;
}
//###################################################################################################################
void 	W25qxx_WritePage(uint8_t *pBuffer	,uint32_t Page_Address,uint32_t OffsetInByte,uint32_t NumByteToWrite_up_to_PageSize)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b084      	sub	sp, #16
 80068dc:	af00      	add	r7, sp, #0
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	60b9      	str	r1, [r7, #8]
 80068e2:	607a      	str	r2, [r7, #4]
 80068e4:	603b      	str	r3, [r7, #0]
	while(w25qxx.Lock==1)
 80068e6:	e002      	b.n	80068ee <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 80068e8:	2001      	movs	r0, #1
 80068ea:	f000 f9bb 	bl	8006c64 <HAL_Delay>
	while(w25qxx.Lock==1)
 80068ee:	4b38      	ldr	r3, [pc, #224]	; (80069d0 <W25qxx_WritePage+0xf8>)
 80068f0:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d0f7      	beq.n	80068e8 <W25qxx_WritePage+0x10>
	w25qxx.Lock=1;
 80068f8:	4b35      	ldr	r3, [pc, #212]	; (80069d0 <W25qxx_WritePage+0xf8>)
 80068fa:	2201      	movs	r2, #1
 80068fc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if(((NumByteToWrite_up_to_PageSize+OffsetInByte)>w25qxx.PageSize)||(NumByteToWrite_up_to_PageSize==0))
 8006900:	683a      	ldr	r2, [r7, #0]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4413      	add	r3, r2
 8006906:	4a32      	ldr	r2, [pc, #200]	; (80069d0 <W25qxx_WritePage+0xf8>)
 8006908:	8952      	ldrh	r2, [r2, #10]
 800690a:	4293      	cmp	r3, r2
 800690c:	d802      	bhi.n	8006914 <W25qxx_WritePage+0x3c>
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d105      	bne.n	8006920 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize=w25qxx.PageSize-OffsetInByte;
 8006914:	4b2e      	ldr	r3, [pc, #184]	; (80069d0 <W25qxx_WritePage+0xf8>)
 8006916:	895b      	ldrh	r3, [r3, #10]
 8006918:	461a      	mov	r2, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	1ad3      	subs	r3, r2, r3
 800691e:	603b      	str	r3, [r7, #0]
	if((OffsetInByte+NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	4413      	add	r3, r2
 8006926:	4a2a      	ldr	r2, [pc, #168]	; (80069d0 <W25qxx_WritePage+0xf8>)
 8006928:	8952      	ldrh	r2, [r2, #10]
 800692a:	4293      	cmp	r3, r2
 800692c:	d905      	bls.n	800693a <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize-OffsetInByte;
 800692e:	4b28      	ldr	r3, [pc, #160]	; (80069d0 <W25qxx_WritePage+0xf8>)
 8006930:	895b      	ldrh	r3, [r3, #10]
 8006932:	461a      	mov	r2, r3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	1ad3      	subs	r3, r2, r3
 8006938:	603b      	str	r3, [r7, #0]
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n",Page_Address,OffsetInByte,NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t	StartTime=HAL_GetTick();
	#endif	
	W25qxx_WaitForWriteEnd();
 800693a:	f7ff fd89 	bl	8006450 <W25qxx_WaitForWriteEnd>
  W25qxx_WriteEnable();
 800693e:	f7ff fd27 	bl	8006390 <W25qxx_WriteEnable>
  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8006942:	2200      	movs	r2, #0
 8006944:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006948:	4822      	ldr	r0, [pc, #136]	; (80069d4 <W25qxx_WritePage+0xfc>)
 800694a:	f001 fc66 	bl	800821a <HAL_GPIO_WritePin>
  W25qxx_Spi(0x02);
 800694e:	2002      	movs	r0, #2
 8006950:	f7ff fc98 	bl	8006284 <W25qxx_Spi>
	Page_Address = (Page_Address*w25qxx.PageSize)+OffsetInByte;	
 8006954:	4b1e      	ldr	r3, [pc, #120]	; (80069d0 <W25qxx_WritePage+0xf8>)
 8006956:	895b      	ldrh	r3, [r3, #10]
 8006958:	461a      	mov	r2, r3
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	fb03 f302 	mul.w	r3, r3, r2
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	4413      	add	r3, r2
 8006964:	60bb      	str	r3, [r7, #8]
	if(w25qxx.ID>=W25Q256)
 8006966:	4b1a      	ldr	r3, [pc, #104]	; (80069d0 <W25qxx_WritePage+0xf8>)
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	2b08      	cmp	r3, #8
 800696c:	d905      	bls.n	800697a <W25qxx_WritePage+0xa2>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	0e1b      	lsrs	r3, r3, #24
 8006972:	b2db      	uxtb	r3, r3
 8006974:	4618      	mov	r0, r3
 8006976:	f7ff fc85 	bl	8006284 <W25qxx_Spi>
  W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	0c1b      	lsrs	r3, r3, #16
 800697e:	b2db      	uxtb	r3, r3
 8006980:	4618      	mov	r0, r3
 8006982:	f7ff fc7f 	bl	8006284 <W25qxx_Spi>
  W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	0a1b      	lsrs	r3, r3, #8
 800698a:	b2db      	uxtb	r3, r3
 800698c:	4618      	mov	r0, r3
 800698e:	f7ff fc79 	bl	8006284 <W25qxx_Spi>
  W25qxx_Spi(Page_Address&0xFF);
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	b2db      	uxtb	r3, r3
 8006996:	4618      	mov	r0, r3
 8006998:	f7ff fc74 	bl	8006284 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI,pBuffer,NumByteToWrite_up_to_PageSize,100);	
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	b29a      	uxth	r2, r3
 80069a0:	2364      	movs	r3, #100	; 0x64
 80069a2:	68f9      	ldr	r1, [r7, #12]
 80069a4:	480c      	ldr	r0, [pc, #48]	; (80069d8 <W25qxx_WritePage+0x100>)
 80069a6:	f002 fa81 	bl	8008eac <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 80069aa:	2201      	movs	r2, #1
 80069ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80069b0:	4808      	ldr	r0, [pc, #32]	; (80069d4 <W25qxx_WritePage+0xfc>)
 80069b2:	f001 fc32 	bl	800821a <HAL_GPIO_WritePin>
  W25qxx_WaitForWriteEnd();
 80069b6:	f7ff fd4b 	bl	8006450 <W25qxx_WaitForWriteEnd>
	}	
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n",StartTime);
	W25qxx_Delay(100);
	#endif	
	W25qxx_Delay(1);
 80069ba:	2001      	movs	r0, #1
 80069bc:	f000 f952 	bl	8006c64 <HAL_Delay>
	w25qxx.Lock=0;
 80069c0:	4b03      	ldr	r3, [pc, #12]	; (80069d0 <W25qxx_WritePage+0xf8>)
 80069c2:	2200      	movs	r2, #0
 80069c4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80069c8:	bf00      	nop
 80069ca:	3710      	adds	r7, #16
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	20000c38 	.word	0x20000c38
 80069d4:	40011000 	.word	0x40011000
 80069d8:	20000960 	.word	0x20000960

080069dc <W25qxx_WriteSector>:
//###################################################################################################################
void 	W25qxx_WriteSector(uint8_t *pBuffer	,uint32_t Sector_Address,uint32_t OffsetInByte	,uint32_t NumByteToWrite_up_to_SectorSize)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b088      	sub	sp, #32
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	60b9      	str	r1, [r7, #8]
 80069e6:	607a      	str	r2, [r7, #4]
 80069e8:	603b      	str	r3, [r7, #0]
	if((NumByteToWrite_up_to_SectorSize>w25qxx.SectorSize)||(NumByteToWrite_up_to_SectorSize==0))
 80069ea:	4b2c      	ldr	r3, [pc, #176]	; (8006a9c <W25qxx_WriteSector+0xc0>)
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	683a      	ldr	r2, [r7, #0]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	d802      	bhi.n	80069fa <W25qxx_WriteSector+0x1e>
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d102      	bne.n	8006a00 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize=w25qxx.SectorSize;
 80069fa:	4b28      	ldr	r3, [pc, #160]	; (8006a9c <W25qxx_WriteSector+0xc0>)
 80069fc:	691b      	ldr	r3, [r3, #16]
 80069fe:	603b      	str	r3, [r7, #0]
	#if (_W25QXX_DEBUG==1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n",Sector_Address,OffsetInByte,NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
	#endif	
	if(OffsetInByte>=w25qxx.SectorSize)
 8006a00:	4b26      	ldr	r3, [pc, #152]	; (8006a9c <W25qxx_WriteSector+0xc0>)
 8006a02:	691b      	ldr	r3, [r3, #16]
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d243      	bcs.n	8006a92 <W25qxx_WriteSector+0xb6>
		return;
	}	
	uint32_t	StartPage;
	int32_t		BytesToWrite;
	uint32_t	LocalOffset;	
	if((OffsetInByte+NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	441a      	add	r2, r3
 8006a10:	4b22      	ldr	r3, [pc, #136]	; (8006a9c <W25qxx_WriteSector+0xc0>)
 8006a12:	691b      	ldr	r3, [r3, #16]
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d905      	bls.n	8006a24 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize-OffsetInByte;
 8006a18:	4b20      	ldr	r3, [pc, #128]	; (8006a9c <W25qxx_WriteSector+0xc0>)
 8006a1a:	691a      	ldr	r2, [r3, #16]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	61bb      	str	r3, [r7, #24]
 8006a22:	e001      	b.n	8006a28 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;	
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address)+(OffsetInByte/w25qxx.PageSize);
 8006a28:	68b8      	ldr	r0, [r7, #8]
 8006a2a:	f7ff fe5b 	bl	80066e4 <W25qxx_SectorToPage>
 8006a2e:	4602      	mov	r2, r0
 8006a30:	4b1a      	ldr	r3, [pc, #104]	; (8006a9c <W25qxx_WriteSector+0xc0>)
 8006a32:	895b      	ldrh	r3, [r3, #10]
 8006a34:	4619      	mov	r1, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a3c:	4413      	add	r3, r2
 8006a3e:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte%w25qxx.PageSize;	
 8006a40:	4b16      	ldr	r3, [pc, #88]	; (8006a9c <W25qxx_WriteSector+0xc0>)
 8006a42:	895b      	ldrh	r3, [r3, #10]
 8006a44:	461a      	mov	r2, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	fbb3 f1f2 	udiv	r1, r3, r2
 8006a4c:	fb02 f201 	mul.w	r2, r2, r1
 8006a50:	1a9b      	subs	r3, r3, r2
 8006a52:	617b      	str	r3, [r7, #20]
	do
	{		
		W25qxx_WritePage(pBuffer,StartPage,LocalOffset,BytesToWrite);
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	697a      	ldr	r2, [r7, #20]
 8006a58:	69f9      	ldr	r1, [r7, #28]
 8006a5a:	68f8      	ldr	r0, [r7, #12]
 8006a5c:	f7ff ff3c 	bl	80068d8 <W25qxx_WritePage>
		StartPage++;
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	3301      	adds	r3, #1
 8006a64:	61fb      	str	r3, [r7, #28]
		BytesToWrite-=w25qxx.PageSize-LocalOffset;
 8006a66:	4b0d      	ldr	r3, [pc, #52]	; (8006a9c <W25qxx_WriteSector+0xc0>)
 8006a68:	895b      	ldrh	r3, [r3, #10]
 8006a6a:	461a      	mov	r2, r3
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	1a9a      	subs	r2, r3, r2
 8006a70:	69bb      	ldr	r3, [r7, #24]
 8006a72:	4413      	add	r3, r2
 8006a74:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8006a76:	4b09      	ldr	r3, [pc, #36]	; (8006a9c <W25qxx_WriteSector+0xc0>)
 8006a78:	895b      	ldrh	r3, [r3, #10]
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	1ad3      	subs	r3, r2, r3
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	4413      	add	r3, r2
 8006a84:	60fb      	str	r3, [r7, #12]
		LocalOffset=0;
 8006a86:	2300      	movs	r3, #0
 8006a88:	617b      	str	r3, [r7, #20]
	}while(BytesToWrite>0);		
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	dce1      	bgt.n	8006a54 <W25qxx_WriteSector+0x78>
 8006a90:	e000      	b.n	8006a94 <W25qxx_WriteSector+0xb8>
		return;
 8006a92:	bf00      	nop
	#if (_W25QXX_DEBUG==1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
	#endif	
}
 8006a94:	3720      	adds	r7, #32
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	20000c38 	.word	0x20000c38

08006aa0 <W25qxx_ReadBytes>:
	#endif
	w25qxx.Lock=0;
}
//###################################################################################################################
void W25qxx_ReadBytes(uint8_t* pBuffer, uint32_t ReadAddr, uint32_t NumByteToRead)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	60f8      	str	r0, [r7, #12]
 8006aa8:	60b9      	str	r1, [r7, #8]
 8006aaa:	607a      	str	r2, [r7, #4]
	while(w25qxx.Lock==1)
 8006aac:	e002      	b.n	8006ab4 <W25qxx_ReadBytes+0x14>
		W25qxx_Delay(1);
 8006aae:	2001      	movs	r0, #1
 8006ab0:	f000 f8d8 	bl	8006c64 <HAL_Delay>
	while(w25qxx.Lock==1)
 8006ab4:	4b24      	ldr	r3, [pc, #144]	; (8006b48 <W25qxx_ReadBytes+0xa8>)
 8006ab6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8006aba:	2b01      	cmp	r3, #1
 8006abc:	d0f7      	beq.n	8006aae <W25qxx_ReadBytes+0xe>
	w25qxx.Lock=1;
 8006abe:	4b22      	ldr	r3, [pc, #136]	; (8006b48 <W25qxx_ReadBytes+0xa8>)
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	#if (_W25QXX_DEBUG==1)
	uint32_t	StartTime=HAL_GetTick();
	printf("w25qxx ReadBytes at Address:%d, %d Bytes  begin...\r\n",ReadAddr,NumByteToRead);
	#endif	
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006acc:	481f      	ldr	r0, [pc, #124]	; (8006b4c <W25qxx_ReadBytes+0xac>)
 8006ace:	f001 fba4 	bl	800821a <HAL_GPIO_WritePin>
	W25qxx_Spi(0x0B);
 8006ad2:	200b      	movs	r0, #11
 8006ad4:	f7ff fbd6 	bl	8006284 <W25qxx_Spi>
	if(w25qxx.ID>=W25Q256)
 8006ad8:	4b1b      	ldr	r3, [pc, #108]	; (8006b48 <W25qxx_ReadBytes+0xa8>)
 8006ada:	781b      	ldrb	r3, [r3, #0]
 8006adc:	2b08      	cmp	r3, #8
 8006ade:	d905      	bls.n	8006aec <W25qxx_ReadBytes+0x4c>
		W25qxx_Spi((ReadAddr & 0xFF000000) >> 24);
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	0e1b      	lsrs	r3, r3, #24
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f7ff fbcc 	bl	8006284 <W25qxx_Spi>
  W25qxx_Spi((ReadAddr & 0xFF0000) >> 16);
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	0c1b      	lsrs	r3, r3, #16
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	4618      	mov	r0, r3
 8006af4:	f7ff fbc6 	bl	8006284 <W25qxx_Spi>
  W25qxx_Spi((ReadAddr& 0xFF00) >> 8);
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	0a1b      	lsrs	r3, r3, #8
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7ff fbc0 	bl	8006284 <W25qxx_Spi>
  W25qxx_Spi(ReadAddr & 0xFF);
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	b2db      	uxtb	r3, r3
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f7ff fbbb 	bl	8006284 <W25qxx_Spi>
	W25qxx_Spi(0);
 8006b0e:	2000      	movs	r0, #0
 8006b10:	f7ff fbb8 	bl	8006284 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,NumByteToRead,2000);	
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8006b1c:	68f9      	ldr	r1, [r7, #12]
 8006b1e:	480c      	ldr	r0, [pc, #48]	; (8006b50 <W25qxx_ReadBytes+0xb0>)
 8006b20:	f002 fb00 	bl	8009124 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 8006b24:	2201      	movs	r2, #1
 8006b26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006b2a:	4808      	ldr	r0, [pc, #32]	; (8006b4c <W25qxx_ReadBytes+0xac>)
 8006b2c:	f001 fb75 	bl	800821a <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadBytes done after %d ms\r\n",StartTime);
	W25qxx_Delay(100);
	#endif	
	W25qxx_Delay(1);
 8006b30:	2001      	movs	r0, #1
 8006b32:	f000 f897 	bl	8006c64 <HAL_Delay>
	w25qxx.Lock=0;
 8006b36:	4b04      	ldr	r3, [pc, #16]	; (8006b48 <W25qxx_ReadBytes+0xa8>)
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8006b3e:	bf00      	nop
 8006b40:	3710      	adds	r7, #16
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	20000c38 	.word	0x20000c38
 8006b4c:	40011000 	.word	0x40011000
 8006b50:	20000960 	.word	0x20000960

08006b54 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006b54:	480c      	ldr	r0, [pc, #48]	; (8006b88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006b56:	490d      	ldr	r1, [pc, #52]	; (8006b8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006b58:	4a0d      	ldr	r2, [pc, #52]	; (8006b90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006b5c:	e002      	b.n	8006b64 <LoopCopyDataInit>

08006b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006b62:	3304      	adds	r3, #4

08006b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006b68:	d3f9      	bcc.n	8006b5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006b6a:	4a0a      	ldr	r2, [pc, #40]	; (8006b94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006b6c:	4c0a      	ldr	r4, [pc, #40]	; (8006b98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8006b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006b70:	e001      	b.n	8006b76 <LoopFillZerobss>

08006b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006b74:	3204      	adds	r2, #4

08006b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006b78:	d3fb      	bcc.n	8006b72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006b7a:	f7fd ff2f 	bl	80049dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006b7e:	f003 fd37 	bl	800a5f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006b82:	f7fa ffe1 	bl	8001b48 <main>
  bx lr
 8006b86:	4770      	bx	lr
  ldr r0, =_sdata
 8006b88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006b8c:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8006b90:	0800b7dc 	.word	0x0800b7dc
  ldr r2, =_sbss
 8006b94:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8006b98:	20000c64 	.word	0x20000c64

08006b9c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006b9c:	e7fe      	b.n	8006b9c <CAN1_RX1_IRQHandler>
	...

08006ba0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006ba4:	4b08      	ldr	r3, [pc, #32]	; (8006bc8 <HAL_Init+0x28>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a07      	ldr	r2, [pc, #28]	; (8006bc8 <HAL_Init+0x28>)
 8006baa:	f043 0310 	orr.w	r3, r3, #16
 8006bae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006bb0:	2003      	movs	r0, #3
 8006bb2:	f000 feb7 	bl	8007924 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006bb6:	200f      	movs	r0, #15
 8006bb8:	f000 f808 	bl	8006bcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006bbc:	f7fd fd18 	bl	80045f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop
 8006bc8:	40022000 	.word	0x40022000

08006bcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b082      	sub	sp, #8
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006bd4:	4b12      	ldr	r3, [pc, #72]	; (8006c20 <HAL_InitTick+0x54>)
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	4b12      	ldr	r3, [pc, #72]	; (8006c24 <HAL_InitTick+0x58>)
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	4619      	mov	r1, r3
 8006bde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006be2:	fbb3 f3f1 	udiv	r3, r3, r1
 8006be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bea:	4618      	mov	r0, r3
 8006bec:	f000 fecf 	bl	800798e <HAL_SYSTICK_Config>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d001      	beq.n	8006bfa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e00e      	b.n	8006c18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2b0f      	cmp	r3, #15
 8006bfe:	d80a      	bhi.n	8006c16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006c00:	2200      	movs	r2, #0
 8006c02:	6879      	ldr	r1, [r7, #4]
 8006c04:	f04f 30ff 	mov.w	r0, #4294967295
 8006c08:	f000 fe97 	bl	800793a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006c0c:	4a06      	ldr	r2, [pc, #24]	; (8006c28 <HAL_InitTick+0x5c>)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006c12:	2300      	movs	r3, #0
 8006c14:	e000      	b.n	8006c18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3708      	adds	r7, #8
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}
 8006c20:	2000004c 	.word	0x2000004c
 8006c24:	20000054 	.word	0x20000054
 8006c28:	20000050 	.word	0x20000050

08006c2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006c30:	4b05      	ldr	r3, [pc, #20]	; (8006c48 <HAL_IncTick+0x1c>)
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	461a      	mov	r2, r3
 8006c36:	4b05      	ldr	r3, [pc, #20]	; (8006c4c <HAL_IncTick+0x20>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4413      	add	r3, r2
 8006c3c:	4a03      	ldr	r2, [pc, #12]	; (8006c4c <HAL_IncTick+0x20>)
 8006c3e:	6013      	str	r3, [r2, #0]
}
 8006c40:	bf00      	nop
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bc80      	pop	{r7}
 8006c46:	4770      	bx	lr
 8006c48:	20000054 	.word	0x20000054
 8006c4c:	20000c60 	.word	0x20000c60

08006c50 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006c50:	b480      	push	{r7}
 8006c52:	af00      	add	r7, sp, #0
  return uwTick;
 8006c54:	4b02      	ldr	r3, [pc, #8]	; (8006c60 <HAL_GetTick+0x10>)
 8006c56:	681b      	ldr	r3, [r3, #0]
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bc80      	pop	{r7}
 8006c5e:	4770      	bx	lr
 8006c60:	20000c60 	.word	0x20000c60

08006c64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006c6c:	f7ff fff0 	bl	8006c50 <HAL_GetTick>
 8006c70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c7c:	d005      	beq.n	8006c8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006c7e:	4b0a      	ldr	r3, [pc, #40]	; (8006ca8 <HAL_Delay+0x44>)
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	461a      	mov	r2, r3
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	4413      	add	r3, r2
 8006c88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006c8a:	bf00      	nop
 8006c8c:	f7ff ffe0 	bl	8006c50 <HAL_GetTick>
 8006c90:	4602      	mov	r2, r0
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	1ad3      	subs	r3, r2, r3
 8006c96:	68fa      	ldr	r2, [r7, #12]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d8f7      	bhi.n	8006c8c <HAL_Delay+0x28>
  {
  }
}
 8006c9c:	bf00      	nop
 8006c9e:	bf00      	nop
 8006ca0:	3710      	adds	r7, #16
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	bf00      	nop
 8006ca8:	20000054 	.word	0x20000054

08006cac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b086      	sub	sp, #24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d101      	bne.n	8006cce <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e0be      	b.n	8006e4c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d109      	bne.n	8006cf0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f7fd fcb2 	bl	8004654 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f000 fbed 	bl	80074d0 <ADC_ConversionStop_Disable>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cfe:	f003 0310 	and.w	r3, r3, #16
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f040 8099 	bne.w	8006e3a <HAL_ADC_Init+0x18e>
 8006d08:	7dfb      	ldrb	r3, [r7, #23]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f040 8095 	bne.w	8006e3a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d14:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006d18:	f023 0302 	bic.w	r3, r3, #2
 8006d1c:	f043 0202 	orr.w	r2, r3, #2
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006d2c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	7b1b      	ldrb	r3, [r3, #12]
 8006d32:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006d34:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006d36:	68ba      	ldr	r2, [r7, #8]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d44:	d003      	beq.n	8006d4e <HAL_ADC_Init+0xa2>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d102      	bne.n	8006d54 <HAL_ADC_Init+0xa8>
 8006d4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d52:	e000      	b.n	8006d56 <HAL_ADC_Init+0xaa>
 8006d54:	2300      	movs	r3, #0
 8006d56:	693a      	ldr	r2, [r7, #16]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	7d1b      	ldrb	r3, [r3, #20]
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d119      	bne.n	8006d98 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	7b1b      	ldrb	r3, [r3, #12]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d109      	bne.n	8006d80 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	699b      	ldr	r3, [r3, #24]
 8006d70:	3b01      	subs	r3, #1
 8006d72:	035a      	lsls	r2, r3, #13
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006d7c:	613b      	str	r3, [r7, #16]
 8006d7e:	e00b      	b.n	8006d98 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d84:	f043 0220 	orr.w	r2, r3, #32
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d90:	f043 0201 	orr.w	r2, r3, #1
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	430a      	orrs	r2, r1
 8006daa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	689a      	ldr	r2, [r3, #8]
 8006db2:	4b28      	ldr	r3, [pc, #160]	; (8006e54 <HAL_ADC_Init+0x1a8>)
 8006db4:	4013      	ands	r3, r2
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	6812      	ldr	r2, [r2, #0]
 8006dba:	68b9      	ldr	r1, [r7, #8]
 8006dbc:	430b      	orrs	r3, r1
 8006dbe:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dc8:	d003      	beq.n	8006dd2 <HAL_ADC_Init+0x126>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d104      	bne.n	8006ddc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	691b      	ldr	r3, [r3, #16]
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	051b      	lsls	r3, r3, #20
 8006dda:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	430a      	orrs	r2, r1
 8006dee:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	689a      	ldr	r2, [r3, #8]
 8006df6:	4b18      	ldr	r3, [pc, #96]	; (8006e58 <HAL_ADC_Init+0x1ac>)
 8006df8:	4013      	ands	r3, r2
 8006dfa:	68ba      	ldr	r2, [r7, #8]
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	d10b      	bne.n	8006e18 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2200      	movs	r2, #0
 8006e04:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e0a:	f023 0303 	bic.w	r3, r3, #3
 8006e0e:	f043 0201 	orr.w	r2, r3, #1
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006e16:	e018      	b.n	8006e4a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e1c:	f023 0312 	bic.w	r3, r3, #18
 8006e20:	f043 0210 	orr.w	r2, r3, #16
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e2c:	f043 0201 	orr.w	r2, r3, #1
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006e38:	e007      	b.n	8006e4a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e3e:	f043 0210 	orr.w	r2, r3, #16
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8006e4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3718      	adds	r7, #24
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}
 8006e54:	ffe1f7fd 	.word	0xffe1f7fd
 8006e58:	ff1f0efe 	.word	0xff1f0efe

08006e5c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006e64:	2300      	movs	r3, #0
 8006e66:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006e6e:	2b01      	cmp	r3, #1
 8006e70:	d101      	bne.n	8006e76 <HAL_ADC_Stop+0x1a>
 8006e72:	2302      	movs	r3, #2
 8006e74:	e01a      	b.n	8006eac <HAL_ADC_Stop+0x50>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2201      	movs	r2, #1
 8006e7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f000 fb26 	bl	80074d0 <ADC_ConversionStop_Disable>
 8006e84:	4603      	mov	r3, r0
 8006e86:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006e88:	7bfb      	ldrb	r3, [r7, #15]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d109      	bne.n	8006ea2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e92:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006e96:	f023 0301 	bic.w	r3, r3, #1
 8006e9a:	f043 0201 	orr.w	r2, r3, #1
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3710      	adds	r7, #16
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a64      	ldr	r2, [pc, #400]	; (800705c <HAL_ADC_Start_DMA+0x1a8>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d004      	beq.n	8006ed8 <HAL_ADC_Start_DMA+0x24>
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a63      	ldr	r2, [pc, #396]	; (8007060 <HAL_ADC_Start_DMA+0x1ac>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d106      	bne.n	8006ee6 <HAL_ADC_Start_DMA+0x32>
 8006ed8:	4b60      	ldr	r3, [pc, #384]	; (800705c <HAL_ADC_Start_DMA+0x1a8>)
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	f040 80b3 	bne.w	800704c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d101      	bne.n	8006ef4 <HAL_ADC_Start_DMA+0x40>
 8006ef0:	2302      	movs	r3, #2
 8006ef2:	e0ae      	b.n	8007052 <HAL_ADC_Start_DMA+0x19e>
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f000 fa8d 	bl	800741c <ADC_Enable>
 8006f02:	4603      	mov	r3, r0
 8006f04:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006f06:	7dfb      	ldrb	r3, [r7, #23]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f040 809a 	bne.w	8007042 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f12:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006f16:	f023 0301 	bic.w	r3, r3, #1
 8006f1a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a4e      	ldr	r2, [pc, #312]	; (8007060 <HAL_ADC_Start_DMA+0x1ac>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d105      	bne.n	8006f38 <HAL_ADC_Start_DMA+0x84>
 8006f2c:	4b4b      	ldr	r3, [pc, #300]	; (800705c <HAL_ADC_Start_DMA+0x1a8>)
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d115      	bne.n	8006f64 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f3c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d026      	beq.n	8006fa0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f56:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006f5a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006f62:	e01d      	b.n	8006fa0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f68:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a39      	ldr	r2, [pc, #228]	; (800705c <HAL_ADC_Start_DMA+0x1a8>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d004      	beq.n	8006f84 <HAL_ADC_Start_DMA+0xd0>
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a38      	ldr	r2, [pc, #224]	; (8007060 <HAL_ADC_Start_DMA+0x1ac>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d10d      	bne.n	8006fa0 <HAL_ADC_Start_DMA+0xec>
 8006f84:	4b35      	ldr	r3, [pc, #212]	; (800705c <HAL_ADC_Start_DMA+0x1a8>)
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d007      	beq.n	8006fa0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f94:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006f98:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fa4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d006      	beq.n	8006fba <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fb0:	f023 0206 	bic.w	r2, r3, #6
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	62da      	str	r2, [r3, #44]	; 0x2c
 8006fb8:	e002      	b.n	8006fc0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6a1b      	ldr	r3, [r3, #32]
 8006fcc:	4a25      	ldr	r2, [pc, #148]	; (8007064 <HAL_ADC_Start_DMA+0x1b0>)
 8006fce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6a1b      	ldr	r3, [r3, #32]
 8006fd4:	4a24      	ldr	r2, [pc, #144]	; (8007068 <HAL_ADC_Start_DMA+0x1b4>)
 8006fd6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6a1b      	ldr	r3, [r3, #32]
 8006fdc:	4a23      	ldr	r2, [pc, #140]	; (800706c <HAL_ADC_Start_DMA+0x1b8>)
 8006fde:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f06f 0202 	mvn.w	r2, #2
 8006fe8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	689a      	ldr	r2, [r3, #8]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ff8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6a18      	ldr	r0, [r3, #32]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	334c      	adds	r3, #76	; 0x4c
 8007004:	4619      	mov	r1, r3
 8007006:	68ba      	ldr	r2, [r7, #8]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f000 fd27 	bl	8007a5c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8007018:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800701c:	d108      	bne.n	8007030 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	689a      	ldr	r2, [r3, #8]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800702c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800702e:	e00f      	b.n	8007050 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	689a      	ldr	r2, [r3, #8]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800703e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8007040:	e006      	b.n	8007050 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800704a:	e001      	b.n	8007050 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8007050:	7dfb      	ldrb	r3, [r7, #23]
}
 8007052:	4618      	mov	r0, r3
 8007054:	3718      	adds	r7, #24
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	40012400 	.word	0x40012400
 8007060:	40012800 	.word	0x40012800
 8007064:	08007553 	.word	0x08007553
 8007068:	080075cf 	.word	0x080075cf
 800706c:	080075eb 	.word	0x080075eb

08007070 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b082      	sub	sp, #8
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	f003 0320 	and.w	r3, r3, #32
 8007082:	2b20      	cmp	r3, #32
 8007084:	d140      	bne.n	8007108 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 0302 	and.w	r3, r3, #2
 8007090:	2b02      	cmp	r3, #2
 8007092:	d139      	bne.n	8007108 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007098:	f003 0310 	and.w	r3, r3, #16
 800709c:	2b00      	cmp	r3, #0
 800709e:	d105      	bne.n	80070ac <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070a4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80070b6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80070ba:	d11d      	bne.n	80070f8 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d119      	bne.n	80070f8 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f022 0220 	bic.w	r2, r2, #32
 80070d2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070d8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d105      	bne.n	80070f8 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070f0:	f043 0201 	orr.w	r2, r3, #1
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f7fc fc93 	bl	8003a24 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f06f 0212 	mvn.w	r2, #18
 8007106:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007112:	2b80      	cmp	r3, #128	; 0x80
 8007114:	d14f      	bne.n	80071b6 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0304 	and.w	r3, r3, #4
 8007120:	2b04      	cmp	r3, #4
 8007122:	d148      	bne.n	80071b6 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007128:	f003 0310 	and.w	r3, r3, #16
 800712c:	2b00      	cmp	r3, #0
 800712e:	d105      	bne.n	800713c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007134:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8007146:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800714a:	d012      	beq.n	8007172 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8007156:	2b00      	cmp	r3, #0
 8007158:	d125      	bne.n	80071a6 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8007164:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8007168:	d11d      	bne.n	80071a6 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800716e:	2b00      	cmp	r3, #0
 8007170:	d119      	bne.n	80071a6 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	685a      	ldr	r2, [r3, #4]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007180:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007186:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007196:	2b00      	cmp	r3, #0
 8007198:	d105      	bne.n	80071a6 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800719e:	f043 0201 	orr.w	r2, r3, #1
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fae6 	bl	8007778 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f06f 020c 	mvn.w	r2, #12
 80071b4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071c0:	2b40      	cmp	r3, #64	; 0x40
 80071c2:	d114      	bne.n	80071ee <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 0301 	and.w	r3, r3, #1
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d10d      	bne.n	80071ee <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071d6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 f812 	bl	8007208 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f06f 0201 	mvn.w	r2, #1
 80071ec:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80071ee:	bf00      	nop
 80071f0:	3708      	adds	r7, #8
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}

080071f6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80071f6:	b480      	push	{r7}
 80071f8:	b083      	sub	sp, #12
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80071fe:	bf00      	nop
 8007200:	370c      	adds	r7, #12
 8007202:	46bd      	mov	sp, r7
 8007204:	bc80      	pop	{r7}
 8007206:	4770      	bx	lr

08007208 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8007210:	bf00      	nop
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	bc80      	pop	{r7}
 8007218:	4770      	bx	lr

0800721a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800721a:	b480      	push	{r7}
 800721c:	b083      	sub	sp, #12
 800721e:	af00      	add	r7, sp, #0
 8007220:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8007222:	bf00      	nop
 8007224:	370c      	adds	r7, #12
 8007226:	46bd      	mov	sp, r7
 8007228:	bc80      	pop	{r7}
 800722a:	4770      	bx	lr

0800722c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800722c:	b480      	push	{r7}
 800722e:	b085      	sub	sp, #20
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007236:	2300      	movs	r3, #0
 8007238:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800723a:	2300      	movs	r3, #0
 800723c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007244:	2b01      	cmp	r3, #1
 8007246:	d101      	bne.n	800724c <HAL_ADC_ConfigChannel+0x20>
 8007248:	2302      	movs	r3, #2
 800724a:	e0dc      	b.n	8007406 <HAL_ADC_ConfigChannel+0x1da>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	2b06      	cmp	r3, #6
 800725a:	d81c      	bhi.n	8007296 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	685a      	ldr	r2, [r3, #4]
 8007266:	4613      	mov	r3, r2
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	4413      	add	r3, r2
 800726c:	3b05      	subs	r3, #5
 800726e:	221f      	movs	r2, #31
 8007270:	fa02 f303 	lsl.w	r3, r2, r3
 8007274:	43db      	mvns	r3, r3
 8007276:	4019      	ands	r1, r3
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	6818      	ldr	r0, [r3, #0]
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	685a      	ldr	r2, [r3, #4]
 8007280:	4613      	mov	r3, r2
 8007282:	009b      	lsls	r3, r3, #2
 8007284:	4413      	add	r3, r2
 8007286:	3b05      	subs	r3, #5
 8007288:	fa00 f203 	lsl.w	r2, r0, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	430a      	orrs	r2, r1
 8007292:	635a      	str	r2, [r3, #52]	; 0x34
 8007294:	e03c      	b.n	8007310 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	2b0c      	cmp	r3, #12
 800729c:	d81c      	bhi.n	80072d8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	685a      	ldr	r2, [r3, #4]
 80072a8:	4613      	mov	r3, r2
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	4413      	add	r3, r2
 80072ae:	3b23      	subs	r3, #35	; 0x23
 80072b0:	221f      	movs	r2, #31
 80072b2:	fa02 f303 	lsl.w	r3, r2, r3
 80072b6:	43db      	mvns	r3, r3
 80072b8:	4019      	ands	r1, r3
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	6818      	ldr	r0, [r3, #0]
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	4613      	mov	r3, r2
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	4413      	add	r3, r2
 80072c8:	3b23      	subs	r3, #35	; 0x23
 80072ca:	fa00 f203 	lsl.w	r2, r0, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	430a      	orrs	r2, r1
 80072d4:	631a      	str	r2, [r3, #48]	; 0x30
 80072d6:	e01b      	b.n	8007310 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	685a      	ldr	r2, [r3, #4]
 80072e2:	4613      	mov	r3, r2
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	4413      	add	r3, r2
 80072e8:	3b41      	subs	r3, #65	; 0x41
 80072ea:	221f      	movs	r2, #31
 80072ec:	fa02 f303 	lsl.w	r3, r2, r3
 80072f0:	43db      	mvns	r3, r3
 80072f2:	4019      	ands	r1, r3
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	6818      	ldr	r0, [r3, #0]
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	685a      	ldr	r2, [r3, #4]
 80072fc:	4613      	mov	r3, r2
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4413      	add	r3, r2
 8007302:	3b41      	subs	r3, #65	; 0x41
 8007304:	fa00 f203 	lsl.w	r2, r0, r3
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	430a      	orrs	r2, r1
 800730e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2b09      	cmp	r3, #9
 8007316:	d91c      	bls.n	8007352 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	68d9      	ldr	r1, [r3, #12]
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	4613      	mov	r3, r2
 8007324:	005b      	lsls	r3, r3, #1
 8007326:	4413      	add	r3, r2
 8007328:	3b1e      	subs	r3, #30
 800732a:	2207      	movs	r2, #7
 800732c:	fa02 f303 	lsl.w	r3, r2, r3
 8007330:	43db      	mvns	r3, r3
 8007332:	4019      	ands	r1, r3
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	6898      	ldr	r0, [r3, #8]
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	4613      	mov	r3, r2
 800733e:	005b      	lsls	r3, r3, #1
 8007340:	4413      	add	r3, r2
 8007342:	3b1e      	subs	r3, #30
 8007344:	fa00 f203 	lsl.w	r2, r0, r3
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	430a      	orrs	r2, r1
 800734e:	60da      	str	r2, [r3, #12]
 8007350:	e019      	b.n	8007386 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	6919      	ldr	r1, [r3, #16]
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	4613      	mov	r3, r2
 800735e:	005b      	lsls	r3, r3, #1
 8007360:	4413      	add	r3, r2
 8007362:	2207      	movs	r2, #7
 8007364:	fa02 f303 	lsl.w	r3, r2, r3
 8007368:	43db      	mvns	r3, r3
 800736a:	4019      	ands	r1, r3
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	6898      	ldr	r0, [r3, #8]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	4613      	mov	r3, r2
 8007376:	005b      	lsls	r3, r3, #1
 8007378:	4413      	add	r3, r2
 800737a:	fa00 f203 	lsl.w	r2, r0, r3
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	430a      	orrs	r2, r1
 8007384:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	2b10      	cmp	r3, #16
 800738c:	d003      	beq.n	8007396 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8007392:	2b11      	cmp	r3, #17
 8007394:	d132      	bne.n	80073fc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a1d      	ldr	r2, [pc, #116]	; (8007410 <HAL_ADC_ConfigChannel+0x1e4>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d125      	bne.n	80073ec <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d126      	bne.n	80073fc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	689a      	ldr	r2, [r3, #8]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80073bc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2b10      	cmp	r3, #16
 80073c4:	d11a      	bne.n	80073fc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80073c6:	4b13      	ldr	r3, [pc, #76]	; (8007414 <HAL_ADC_ConfigChannel+0x1e8>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a13      	ldr	r2, [pc, #76]	; (8007418 <HAL_ADC_ConfigChannel+0x1ec>)
 80073cc:	fba2 2303 	umull	r2, r3, r2, r3
 80073d0:	0c9a      	lsrs	r2, r3, #18
 80073d2:	4613      	mov	r3, r2
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	4413      	add	r3, r2
 80073d8:	005b      	lsls	r3, r3, #1
 80073da:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80073dc:	e002      	b.n	80073e4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	3b01      	subs	r3, #1
 80073e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d1f9      	bne.n	80073de <HAL_ADC_ConfigChannel+0x1b2>
 80073ea:	e007      	b.n	80073fc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f0:	f043 0220 	orr.w	r2, r3, #32
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8007404:	7bfb      	ldrb	r3, [r7, #15]
}
 8007406:	4618      	mov	r0, r3
 8007408:	3714      	adds	r7, #20
 800740a:	46bd      	mov	sp, r7
 800740c:	bc80      	pop	{r7}
 800740e:	4770      	bx	lr
 8007410:	40012400 	.word	0x40012400
 8007414:	2000004c 	.word	0x2000004c
 8007418:	431bde83 	.word	0x431bde83

0800741c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007424:	2300      	movs	r3, #0
 8007426:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8007428:	2300      	movs	r3, #0
 800742a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f003 0301 	and.w	r3, r3, #1
 8007436:	2b01      	cmp	r3, #1
 8007438:	d040      	beq.n	80074bc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	689a      	ldr	r2, [r3, #8]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f042 0201 	orr.w	r2, r2, #1
 8007448:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800744a:	4b1f      	ldr	r3, [pc, #124]	; (80074c8 <ADC_Enable+0xac>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a1f      	ldr	r2, [pc, #124]	; (80074cc <ADC_Enable+0xb0>)
 8007450:	fba2 2303 	umull	r2, r3, r2, r3
 8007454:	0c9b      	lsrs	r3, r3, #18
 8007456:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8007458:	e002      	b.n	8007460 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	3b01      	subs	r3, #1
 800745e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1f9      	bne.n	800745a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007466:	f7ff fbf3 	bl	8006c50 <HAL_GetTick>
 800746a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800746c:	e01f      	b.n	80074ae <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800746e:	f7ff fbef 	bl	8006c50 <HAL_GetTick>
 8007472:	4602      	mov	r2, r0
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	1ad3      	subs	r3, r2, r3
 8007478:	2b02      	cmp	r3, #2
 800747a:	d918      	bls.n	80074ae <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	689b      	ldr	r3, [r3, #8]
 8007482:	f003 0301 	and.w	r3, r3, #1
 8007486:	2b01      	cmp	r3, #1
 8007488:	d011      	beq.n	80074ae <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800748e:	f043 0210 	orr.w	r2, r3, #16
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800749a:	f043 0201 	orr.w	r2, r3, #1
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2200      	movs	r2, #0
 80074a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e007      	b.n	80074be <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	f003 0301 	and.w	r3, r3, #1
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d1d8      	bne.n	800746e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3710      	adds	r7, #16
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}
 80074c6:	bf00      	nop
 80074c8:	2000004c 	.word	0x2000004c
 80074cc:	431bde83 	.word	0x431bde83

080074d0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80074d8:	2300      	movs	r3, #0
 80074da:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	f003 0301 	and.w	r3, r3, #1
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d12e      	bne.n	8007548 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	689a      	ldr	r2, [r3, #8]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f022 0201 	bic.w	r2, r2, #1
 80074f8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80074fa:	f7ff fba9 	bl	8006c50 <HAL_GetTick>
 80074fe:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8007500:	e01b      	b.n	800753a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007502:	f7ff fba5 	bl	8006c50 <HAL_GetTick>
 8007506:	4602      	mov	r2, r0
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	1ad3      	subs	r3, r2, r3
 800750c:	2b02      	cmp	r3, #2
 800750e:	d914      	bls.n	800753a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	f003 0301 	and.w	r3, r3, #1
 800751a:	2b01      	cmp	r3, #1
 800751c:	d10d      	bne.n	800753a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007522:	f043 0210 	orr.w	r2, r3, #16
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800752e:	f043 0201 	orr.w	r2, r3, #1
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e007      	b.n	800754a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	f003 0301 	and.w	r3, r3, #1
 8007544:	2b01      	cmp	r3, #1
 8007546:	d0dc      	beq.n	8007502 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8007548:	2300      	movs	r3, #0
}
 800754a:	4618      	mov	r0, r3
 800754c:	3710      	adds	r7, #16
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}

08007552 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007552:	b580      	push	{r7, lr}
 8007554:	b084      	sub	sp, #16
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007564:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007568:	2b00      	cmp	r3, #0
 800756a:	d127      	bne.n	80075bc <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007570:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8007582:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8007586:	d115      	bne.n	80075b4 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800758c:	2b00      	cmp	r3, #0
 800758e:	d111      	bne.n	80075b4 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007594:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d105      	bne.n	80075b4 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ac:	f043 0201 	orr.w	r2, r3, #1
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80075b4:	68f8      	ldr	r0, [r7, #12]
 80075b6:	f7fc fa35 	bl	8003a24 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80075ba:	e004      	b.n	80075c6 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6a1b      	ldr	r3, [r3, #32]
 80075c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	4798      	blx	r3
}
 80075c6:	bf00      	nop
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}

080075ce <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80075ce:	b580      	push	{r7, lr}
 80075d0:	b084      	sub	sp, #16
 80075d2:	af00      	add	r7, sp, #0
 80075d4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075da:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80075dc:	68f8      	ldr	r0, [r7, #12]
 80075de:	f7ff fe0a 	bl	80071f6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80075e2:	bf00      	nop
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}

080075ea <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b084      	sub	sp, #16
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075f6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075fc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007608:	f043 0204 	orr.w	r2, r3, #4
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007610:	68f8      	ldr	r0, [r7, #12]
 8007612:	f7ff fe02 	bl	800721a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007616:	bf00      	nop
 8007618:	3710      	adds	r7, #16
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
	...

08007620 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8007620:	b590      	push	{r4, r7, lr}
 8007622:	b087      	sub	sp, #28
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007628:	2300      	movs	r3, #0
 800762a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800762c:	2300      	movs	r3, #0
 800762e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007636:	2b01      	cmp	r3, #1
 8007638:	d101      	bne.n	800763e <HAL_ADCEx_Calibration_Start+0x1e>
 800763a:	2302      	movs	r3, #2
 800763c:	e095      	b.n	800776a <HAL_ADCEx_Calibration_Start+0x14a>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f7ff ff42 	bl	80074d0 <ADC_ConversionStop_Disable>
 800764c:	4603      	mov	r3, r0
 800764e:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007650:	7dfb      	ldrb	r3, [r7, #23]
 8007652:	2b00      	cmp	r3, #0
 8007654:	f040 8084 	bne.w	8007760 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800765c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007660:	f023 0302 	bic.w	r3, r3, #2
 8007664:	f043 0202 	orr.w	r2, r3, #2
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800766c:	4b41      	ldr	r3, [pc, #260]	; (8007774 <HAL_ADCEx_Calibration_Start+0x154>)
 800766e:	681c      	ldr	r4, [r3, #0]
 8007670:	2002      	movs	r0, #2
 8007672:	f001 fad3 	bl	8008c1c <HAL_RCCEx_GetPeriphCLKFreq>
 8007676:	4603      	mov	r3, r0
 8007678:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800767c:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800767e:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8007680:	e002      	b.n	8007688 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	3b01      	subs	r3, #1
 8007686:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d1f9      	bne.n	8007682 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f7ff fec4 	bl	800741c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	689a      	ldr	r2, [r3, #8]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f042 0208 	orr.w	r2, r2, #8
 80076a2:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80076a4:	f7ff fad4 	bl	8006c50 <HAL_GetTick>
 80076a8:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80076aa:	e01b      	b.n	80076e4 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80076ac:	f7ff fad0 	bl	8006c50 <HAL_GetTick>
 80076b0:	4602      	mov	r2, r0
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	1ad3      	subs	r3, r2, r3
 80076b6:	2b0a      	cmp	r3, #10
 80076b8:	d914      	bls.n	80076e4 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	f003 0308 	and.w	r3, r3, #8
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00d      	beq.n	80076e4 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076cc:	f023 0312 	bic.w	r3, r3, #18
 80076d0:	f043 0210 	orr.w	r2, r3, #16
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2200      	movs	r2, #0
 80076dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	e042      	b.n	800776a <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	f003 0308 	and.w	r3, r3, #8
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1dc      	bne.n	80076ac <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	689a      	ldr	r2, [r3, #8]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f042 0204 	orr.w	r2, r2, #4
 8007700:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8007702:	f7ff faa5 	bl	8006c50 <HAL_GetTick>
 8007706:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8007708:	e01b      	b.n	8007742 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800770a:	f7ff faa1 	bl	8006c50 <HAL_GetTick>
 800770e:	4602      	mov	r2, r0
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	1ad3      	subs	r3, r2, r3
 8007714:	2b0a      	cmp	r3, #10
 8007716:	d914      	bls.n	8007742 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	f003 0304 	and.w	r3, r3, #4
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00d      	beq.n	8007742 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800772a:	f023 0312 	bic.w	r3, r3, #18
 800772e:	f043 0210 	orr.w	r2, r3, #16
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2200      	movs	r2, #0
 800773a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e013      	b.n	800776a <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	f003 0304 	and.w	r3, r3, #4
 800774c:	2b00      	cmp	r3, #0
 800774e:	d1dc      	bne.n	800770a <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007754:	f023 0303 	bic.w	r3, r3, #3
 8007758:	f043 0201 	orr.w	r2, r3, #1
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8007768:	7dfb      	ldrb	r3, [r7, #23]
}
 800776a:	4618      	mov	r0, r3
 800776c:	371c      	adds	r7, #28
 800776e:	46bd      	mov	sp, r7
 8007770:	bd90      	pop	{r4, r7, pc}
 8007772:	bf00      	nop
 8007774:	2000004c 	.word	0x2000004c

08007778 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8007780:	bf00      	nop
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	bc80      	pop	{r7}
 8007788:	4770      	bx	lr
	...

0800778c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800778c:	b480      	push	{r7}
 800778e:	b085      	sub	sp, #20
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f003 0307 	and.w	r3, r3, #7
 800779a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800779c:	4b0c      	ldr	r3, [pc, #48]	; (80077d0 <__NVIC_SetPriorityGrouping+0x44>)
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80077a2:	68ba      	ldr	r2, [r7, #8]
 80077a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80077a8:	4013      	ands	r3, r2
 80077aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80077b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80077b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80077be:	4a04      	ldr	r2, [pc, #16]	; (80077d0 <__NVIC_SetPriorityGrouping+0x44>)
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	60d3      	str	r3, [r2, #12]
}
 80077c4:	bf00      	nop
 80077c6:	3714      	adds	r7, #20
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bc80      	pop	{r7}
 80077cc:	4770      	bx	lr
 80077ce:	bf00      	nop
 80077d0:	e000ed00 	.word	0xe000ed00

080077d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80077d4:	b480      	push	{r7}
 80077d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80077d8:	4b04      	ldr	r3, [pc, #16]	; (80077ec <__NVIC_GetPriorityGrouping+0x18>)
 80077da:	68db      	ldr	r3, [r3, #12]
 80077dc:	0a1b      	lsrs	r3, r3, #8
 80077de:	f003 0307 	and.w	r3, r3, #7
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bc80      	pop	{r7}
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop
 80077ec:	e000ed00 	.word	0xe000ed00

080077f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b083      	sub	sp, #12
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	4603      	mov	r3, r0
 80077f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80077fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	db0b      	blt.n	800781a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007802:	79fb      	ldrb	r3, [r7, #7]
 8007804:	f003 021f 	and.w	r2, r3, #31
 8007808:	4906      	ldr	r1, [pc, #24]	; (8007824 <__NVIC_EnableIRQ+0x34>)
 800780a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800780e:	095b      	lsrs	r3, r3, #5
 8007810:	2001      	movs	r0, #1
 8007812:	fa00 f202 	lsl.w	r2, r0, r2
 8007816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800781a:	bf00      	nop
 800781c:	370c      	adds	r7, #12
 800781e:	46bd      	mov	sp, r7
 8007820:	bc80      	pop	{r7}
 8007822:	4770      	bx	lr
 8007824:	e000e100 	.word	0xe000e100

08007828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	4603      	mov	r3, r0
 8007830:	6039      	str	r1, [r7, #0]
 8007832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007838:	2b00      	cmp	r3, #0
 800783a:	db0a      	blt.n	8007852 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	b2da      	uxtb	r2, r3
 8007840:	490c      	ldr	r1, [pc, #48]	; (8007874 <__NVIC_SetPriority+0x4c>)
 8007842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007846:	0112      	lsls	r2, r2, #4
 8007848:	b2d2      	uxtb	r2, r2
 800784a:	440b      	add	r3, r1
 800784c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007850:	e00a      	b.n	8007868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	b2da      	uxtb	r2, r3
 8007856:	4908      	ldr	r1, [pc, #32]	; (8007878 <__NVIC_SetPriority+0x50>)
 8007858:	79fb      	ldrb	r3, [r7, #7]
 800785a:	f003 030f 	and.w	r3, r3, #15
 800785e:	3b04      	subs	r3, #4
 8007860:	0112      	lsls	r2, r2, #4
 8007862:	b2d2      	uxtb	r2, r2
 8007864:	440b      	add	r3, r1
 8007866:	761a      	strb	r2, [r3, #24]
}
 8007868:	bf00      	nop
 800786a:	370c      	adds	r7, #12
 800786c:	46bd      	mov	sp, r7
 800786e:	bc80      	pop	{r7}
 8007870:	4770      	bx	lr
 8007872:	bf00      	nop
 8007874:	e000e100 	.word	0xe000e100
 8007878:	e000ed00 	.word	0xe000ed00

0800787c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800787c:	b480      	push	{r7}
 800787e:	b089      	sub	sp, #36	; 0x24
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f003 0307 	and.w	r3, r3, #7
 800788e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	f1c3 0307 	rsb	r3, r3, #7
 8007896:	2b04      	cmp	r3, #4
 8007898:	bf28      	it	cs
 800789a:	2304      	movcs	r3, #4
 800789c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	3304      	adds	r3, #4
 80078a2:	2b06      	cmp	r3, #6
 80078a4:	d902      	bls.n	80078ac <NVIC_EncodePriority+0x30>
 80078a6:	69fb      	ldr	r3, [r7, #28]
 80078a8:	3b03      	subs	r3, #3
 80078aa:	e000      	b.n	80078ae <NVIC_EncodePriority+0x32>
 80078ac:	2300      	movs	r3, #0
 80078ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078b0:	f04f 32ff 	mov.w	r2, #4294967295
 80078b4:	69bb      	ldr	r3, [r7, #24]
 80078b6:	fa02 f303 	lsl.w	r3, r2, r3
 80078ba:	43da      	mvns	r2, r3
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	401a      	ands	r2, r3
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80078c4:	f04f 31ff 	mov.w	r1, #4294967295
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	fa01 f303 	lsl.w	r3, r1, r3
 80078ce:	43d9      	mvns	r1, r3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078d4:	4313      	orrs	r3, r2
         );
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3724      	adds	r7, #36	; 0x24
 80078da:	46bd      	mov	sp, r7
 80078dc:	bc80      	pop	{r7}
 80078de:	4770      	bx	lr

080078e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b082      	sub	sp, #8
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	3b01      	subs	r3, #1
 80078ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80078f0:	d301      	bcc.n	80078f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80078f2:	2301      	movs	r3, #1
 80078f4:	e00f      	b.n	8007916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80078f6:	4a0a      	ldr	r2, [pc, #40]	; (8007920 <SysTick_Config+0x40>)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	3b01      	subs	r3, #1
 80078fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80078fe:	210f      	movs	r1, #15
 8007900:	f04f 30ff 	mov.w	r0, #4294967295
 8007904:	f7ff ff90 	bl	8007828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007908:	4b05      	ldr	r3, [pc, #20]	; (8007920 <SysTick_Config+0x40>)
 800790a:	2200      	movs	r2, #0
 800790c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800790e:	4b04      	ldr	r3, [pc, #16]	; (8007920 <SysTick_Config+0x40>)
 8007910:	2207      	movs	r2, #7
 8007912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	3708      	adds	r7, #8
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	e000e010 	.word	0xe000e010

08007924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b082      	sub	sp, #8
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f7ff ff2d 	bl	800778c <__NVIC_SetPriorityGrouping>
}
 8007932:	bf00      	nop
 8007934:	3708      	adds	r7, #8
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}

0800793a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800793a:	b580      	push	{r7, lr}
 800793c:	b086      	sub	sp, #24
 800793e:	af00      	add	r7, sp, #0
 8007940:	4603      	mov	r3, r0
 8007942:	60b9      	str	r1, [r7, #8]
 8007944:	607a      	str	r2, [r7, #4]
 8007946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007948:	2300      	movs	r3, #0
 800794a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800794c:	f7ff ff42 	bl	80077d4 <__NVIC_GetPriorityGrouping>
 8007950:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	68b9      	ldr	r1, [r7, #8]
 8007956:	6978      	ldr	r0, [r7, #20]
 8007958:	f7ff ff90 	bl	800787c <NVIC_EncodePriority>
 800795c:	4602      	mov	r2, r0
 800795e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007962:	4611      	mov	r1, r2
 8007964:	4618      	mov	r0, r3
 8007966:	f7ff ff5f 	bl	8007828 <__NVIC_SetPriority>
}
 800796a:	bf00      	nop
 800796c:	3718      	adds	r7, #24
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}

08007972 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007972:	b580      	push	{r7, lr}
 8007974:	b082      	sub	sp, #8
 8007976:	af00      	add	r7, sp, #0
 8007978:	4603      	mov	r3, r0
 800797a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800797c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007980:	4618      	mov	r0, r3
 8007982:	f7ff ff35 	bl	80077f0 <__NVIC_EnableIRQ>
}
 8007986:	bf00      	nop
 8007988:	3708      	adds	r7, #8
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}

0800798e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800798e:	b580      	push	{r7, lr}
 8007990:	b082      	sub	sp, #8
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f7ff ffa2 	bl	80078e0 <SysTick_Config>
 800799c:	4603      	mov	r3, r0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3708      	adds	r7, #8
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
	...

080079a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b085      	sub	sp, #20
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80079b0:	2300      	movs	r3, #0
 80079b2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d101      	bne.n	80079be <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	e043      	b.n	8007a46 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	461a      	mov	r2, r3
 80079c4:	4b22      	ldr	r3, [pc, #136]	; (8007a50 <HAL_DMA_Init+0xa8>)
 80079c6:	4413      	add	r3, r2
 80079c8:	4a22      	ldr	r2, [pc, #136]	; (8007a54 <HAL_DMA_Init+0xac>)
 80079ca:	fba2 2303 	umull	r2, r3, r2, r3
 80079ce:	091b      	lsrs	r3, r3, #4
 80079d0:	009a      	lsls	r2, r3, #2
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a1f      	ldr	r2, [pc, #124]	; (8007a58 <HAL_DMA_Init+0xb0>)
 80079da:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2202      	movs	r2, #2
 80079e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80079f2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80079f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8007a00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	68db      	ldr	r3, [r3, #12]
 8007a06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007a0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	695b      	ldr	r3, [r3, #20]
 8007a12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007a18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	69db      	ldr	r3, [r3, #28]
 8007a1e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2200      	movs	r2, #0
 8007a32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2201      	movs	r2, #1
 8007a38:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007a44:	2300      	movs	r3, #0
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3714      	adds	r7, #20
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bc80      	pop	{r7}
 8007a4e:	4770      	bx	lr
 8007a50:	bffdfff8 	.word	0xbffdfff8
 8007a54:	cccccccd 	.word	0xcccccccd
 8007a58:	40020000 	.word	0x40020000

08007a5c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b086      	sub	sp, #24
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
 8007a68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d101      	bne.n	8007a7c <HAL_DMA_Start_IT+0x20>
 8007a78:	2302      	movs	r3, #2
 8007a7a:	e04a      	b.n	8007b12 <HAL_DMA_Start_IT+0xb6>
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d13a      	bne.n	8007b04 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2202      	movs	r2, #2
 8007a92:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f022 0201 	bic.w	r2, r2, #1
 8007aaa:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	68b9      	ldr	r1, [r7, #8]
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	f000 f9e8 	bl	8007e88 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d008      	beq.n	8007ad2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f042 020e 	orr.w	r2, r2, #14
 8007ace:	601a      	str	r2, [r3, #0]
 8007ad0:	e00f      	b.n	8007af2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f022 0204 	bic.w	r2, r2, #4
 8007ae0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f042 020a 	orr.w	r2, r2, #10
 8007af0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f042 0201 	orr.w	r2, r2, #1
 8007b00:	601a      	str	r2, [r3, #0]
 8007b02:	e005      	b.n	8007b10 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8007b0c:	2302      	movs	r3, #2
 8007b0e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8007b10:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3718      	adds	r7, #24
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}

08007b1a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007b1a:	b480      	push	{r7}
 8007b1c:	b085      	sub	sp, #20
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b22:	2300      	movs	r3, #0
 8007b24:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	d008      	beq.n	8007b42 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2204      	movs	r2, #4
 8007b34:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e020      	b.n	8007b84 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f022 020e 	bic.w	r2, r2, #14
 8007b50:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	681a      	ldr	r2, [r3, #0]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f022 0201 	bic.w	r2, r2, #1
 8007b60:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b6a:	2101      	movs	r1, #1
 8007b6c:	fa01 f202 	lsl.w	r2, r1, r2
 8007b70:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2201      	movs	r2, #1
 8007b76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8007b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3714      	adds	r7, #20
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bc80      	pop	{r7}
 8007b8c:	4770      	bx	lr
	...

08007b90 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b084      	sub	sp, #16
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007ba2:	2b02      	cmp	r3, #2
 8007ba4:	d005      	beq.n	8007bb2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2204      	movs	r2, #4
 8007baa:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8007bac:	2301      	movs	r3, #1
 8007bae:	73fb      	strb	r3, [r7, #15]
 8007bb0:	e051      	b.n	8007c56 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f022 020e 	bic.w	r2, r2, #14
 8007bc0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f022 0201 	bic.w	r2, r2, #1
 8007bd0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a22      	ldr	r2, [pc, #136]	; (8007c60 <HAL_DMA_Abort_IT+0xd0>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d029      	beq.n	8007c30 <HAL_DMA_Abort_IT+0xa0>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a20      	ldr	r2, [pc, #128]	; (8007c64 <HAL_DMA_Abort_IT+0xd4>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d022      	beq.n	8007c2c <HAL_DMA_Abort_IT+0x9c>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a1f      	ldr	r2, [pc, #124]	; (8007c68 <HAL_DMA_Abort_IT+0xd8>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d01a      	beq.n	8007c26 <HAL_DMA_Abort_IT+0x96>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a1d      	ldr	r2, [pc, #116]	; (8007c6c <HAL_DMA_Abort_IT+0xdc>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d012      	beq.n	8007c20 <HAL_DMA_Abort_IT+0x90>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a1c      	ldr	r2, [pc, #112]	; (8007c70 <HAL_DMA_Abort_IT+0xe0>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d00a      	beq.n	8007c1a <HAL_DMA_Abort_IT+0x8a>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a1a      	ldr	r2, [pc, #104]	; (8007c74 <HAL_DMA_Abort_IT+0xe4>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d102      	bne.n	8007c14 <HAL_DMA_Abort_IT+0x84>
 8007c0e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c12:	e00e      	b.n	8007c32 <HAL_DMA_Abort_IT+0xa2>
 8007c14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007c18:	e00b      	b.n	8007c32 <HAL_DMA_Abort_IT+0xa2>
 8007c1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007c1e:	e008      	b.n	8007c32 <HAL_DMA_Abort_IT+0xa2>
 8007c20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c24:	e005      	b.n	8007c32 <HAL_DMA_Abort_IT+0xa2>
 8007c26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c2a:	e002      	b.n	8007c32 <HAL_DMA_Abort_IT+0xa2>
 8007c2c:	2310      	movs	r3, #16
 8007c2e:	e000      	b.n	8007c32 <HAL_DMA_Abort_IT+0xa2>
 8007c30:	2301      	movs	r3, #1
 8007c32:	4a11      	ldr	r2, [pc, #68]	; (8007c78 <HAL_DMA_Abort_IT+0xe8>)
 8007c34:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d003      	beq.n	8007c56 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	4798      	blx	r3
    } 
  }
  return status;
 8007c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3710      	adds	r7, #16
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	40020008 	.word	0x40020008
 8007c64:	4002001c 	.word	0x4002001c
 8007c68:	40020030 	.word	0x40020030
 8007c6c:	40020044 	.word	0x40020044
 8007c70:	40020058 	.word	0x40020058
 8007c74:	4002006c 	.word	0x4002006c
 8007c78:	40020000 	.word	0x40020000

08007c7c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b084      	sub	sp, #16
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c98:	2204      	movs	r2, #4
 8007c9a:	409a      	lsls	r2, r3
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	4013      	ands	r3, r2
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d04f      	beq.n	8007d44 <HAL_DMA_IRQHandler+0xc8>
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	f003 0304 	and.w	r3, r3, #4
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d04a      	beq.n	8007d44 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f003 0320 	and.w	r3, r3, #32
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d107      	bne.n	8007ccc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f022 0204 	bic.w	r2, r2, #4
 8007cca:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a66      	ldr	r2, [pc, #408]	; (8007e6c <HAL_DMA_IRQHandler+0x1f0>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d029      	beq.n	8007d2a <HAL_DMA_IRQHandler+0xae>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a65      	ldr	r2, [pc, #404]	; (8007e70 <HAL_DMA_IRQHandler+0x1f4>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d022      	beq.n	8007d26 <HAL_DMA_IRQHandler+0xaa>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a63      	ldr	r2, [pc, #396]	; (8007e74 <HAL_DMA_IRQHandler+0x1f8>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d01a      	beq.n	8007d20 <HAL_DMA_IRQHandler+0xa4>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a62      	ldr	r2, [pc, #392]	; (8007e78 <HAL_DMA_IRQHandler+0x1fc>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d012      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x9e>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a60      	ldr	r2, [pc, #384]	; (8007e7c <HAL_DMA_IRQHandler+0x200>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d00a      	beq.n	8007d14 <HAL_DMA_IRQHandler+0x98>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a5f      	ldr	r2, [pc, #380]	; (8007e80 <HAL_DMA_IRQHandler+0x204>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d102      	bne.n	8007d0e <HAL_DMA_IRQHandler+0x92>
 8007d08:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007d0c:	e00e      	b.n	8007d2c <HAL_DMA_IRQHandler+0xb0>
 8007d0e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007d12:	e00b      	b.n	8007d2c <HAL_DMA_IRQHandler+0xb0>
 8007d14:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007d18:	e008      	b.n	8007d2c <HAL_DMA_IRQHandler+0xb0>
 8007d1a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007d1e:	e005      	b.n	8007d2c <HAL_DMA_IRQHandler+0xb0>
 8007d20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d24:	e002      	b.n	8007d2c <HAL_DMA_IRQHandler+0xb0>
 8007d26:	2340      	movs	r3, #64	; 0x40
 8007d28:	e000      	b.n	8007d2c <HAL_DMA_IRQHandler+0xb0>
 8007d2a:	2304      	movs	r3, #4
 8007d2c:	4a55      	ldr	r2, [pc, #340]	; (8007e84 <HAL_DMA_IRQHandler+0x208>)
 8007d2e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	f000 8094 	beq.w	8007e62 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8007d42:	e08e      	b.n	8007e62 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d48:	2202      	movs	r2, #2
 8007d4a:	409a      	lsls	r2, r3
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	4013      	ands	r3, r2
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d056      	beq.n	8007e02 <HAL_DMA_IRQHandler+0x186>
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	f003 0302 	and.w	r3, r3, #2
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d051      	beq.n	8007e02 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f003 0320 	and.w	r3, r3, #32
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d10b      	bne.n	8007d84 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681a      	ldr	r2, [r3, #0]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f022 020a 	bic.w	r2, r2, #10
 8007d7a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a38      	ldr	r2, [pc, #224]	; (8007e6c <HAL_DMA_IRQHandler+0x1f0>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d029      	beq.n	8007de2 <HAL_DMA_IRQHandler+0x166>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a37      	ldr	r2, [pc, #220]	; (8007e70 <HAL_DMA_IRQHandler+0x1f4>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d022      	beq.n	8007dde <HAL_DMA_IRQHandler+0x162>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a35      	ldr	r2, [pc, #212]	; (8007e74 <HAL_DMA_IRQHandler+0x1f8>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d01a      	beq.n	8007dd8 <HAL_DMA_IRQHandler+0x15c>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a34      	ldr	r2, [pc, #208]	; (8007e78 <HAL_DMA_IRQHandler+0x1fc>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d012      	beq.n	8007dd2 <HAL_DMA_IRQHandler+0x156>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a32      	ldr	r2, [pc, #200]	; (8007e7c <HAL_DMA_IRQHandler+0x200>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d00a      	beq.n	8007dcc <HAL_DMA_IRQHandler+0x150>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a31      	ldr	r2, [pc, #196]	; (8007e80 <HAL_DMA_IRQHandler+0x204>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d102      	bne.n	8007dc6 <HAL_DMA_IRQHandler+0x14a>
 8007dc0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007dc4:	e00e      	b.n	8007de4 <HAL_DMA_IRQHandler+0x168>
 8007dc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007dca:	e00b      	b.n	8007de4 <HAL_DMA_IRQHandler+0x168>
 8007dcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007dd0:	e008      	b.n	8007de4 <HAL_DMA_IRQHandler+0x168>
 8007dd2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007dd6:	e005      	b.n	8007de4 <HAL_DMA_IRQHandler+0x168>
 8007dd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ddc:	e002      	b.n	8007de4 <HAL_DMA_IRQHandler+0x168>
 8007dde:	2320      	movs	r3, #32
 8007de0:	e000      	b.n	8007de4 <HAL_DMA_IRQHandler+0x168>
 8007de2:	2302      	movs	r3, #2
 8007de4:	4a27      	ldr	r2, [pc, #156]	; (8007e84 <HAL_DMA_IRQHandler+0x208>)
 8007de6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d034      	beq.n	8007e62 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007e00:	e02f      	b.n	8007e62 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e06:	2208      	movs	r2, #8
 8007e08:	409a      	lsls	r2, r3
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	4013      	ands	r3, r2
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d028      	beq.n	8007e64 <HAL_DMA_IRQHandler+0x1e8>
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	f003 0308 	and.w	r3, r3, #8
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d023      	beq.n	8007e64 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f022 020e 	bic.w	r2, r2, #14
 8007e2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e34:	2101      	movs	r1, #1
 8007e36:	fa01 f202 	lsl.w	r2, r1, r2
 8007e3a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2201      	movs	r2, #1
 8007e46:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d004      	beq.n	8007e64 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	4798      	blx	r3
    }
  }
  return;
 8007e62:	bf00      	nop
 8007e64:	bf00      	nop
}
 8007e66:	3710      	adds	r7, #16
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}
 8007e6c:	40020008 	.word	0x40020008
 8007e70:	4002001c 	.word	0x4002001c
 8007e74:	40020030 	.word	0x40020030
 8007e78:	40020044 	.word	0x40020044
 8007e7c:	40020058 	.word	0x40020058
 8007e80:	4002006c 	.word	0x4002006c
 8007e84:	40020000 	.word	0x40020000

08007e88 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	607a      	str	r2, [r7, #4]
 8007e94:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e9e:	2101      	movs	r1, #1
 8007ea0:	fa01 f202 	lsl.w	r2, r1, r2
 8007ea4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	683a      	ldr	r2, [r7, #0]
 8007eac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	2b10      	cmp	r3, #16
 8007eb4:	d108      	bne.n	8007ec8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	68ba      	ldr	r2, [r7, #8]
 8007ec4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007ec6:	e007      	b.n	8007ed8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68ba      	ldr	r2, [r7, #8]
 8007ece:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	60da      	str	r2, [r3, #12]
}
 8007ed8:	bf00      	nop
 8007eda:	3714      	adds	r7, #20
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bc80      	pop	{r7}
 8007ee0:	4770      	bx	lr
	...

08007ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b08b      	sub	sp, #44	; 0x2c
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007ef6:	e169      	b.n	80081cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8007ef8:	2201      	movs	r2, #1
 8007efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007efc:	fa02 f303 	lsl.w	r3, r2, r3
 8007f00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	69fa      	ldr	r2, [r7, #28]
 8007f08:	4013      	ands	r3, r2
 8007f0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8007f0c:	69ba      	ldr	r2, [r7, #24]
 8007f0e:	69fb      	ldr	r3, [r7, #28]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	f040 8158 	bne.w	80081c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	4a9a      	ldr	r2, [pc, #616]	; (8008184 <HAL_GPIO_Init+0x2a0>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d05e      	beq.n	8007fde <HAL_GPIO_Init+0xfa>
 8007f20:	4a98      	ldr	r2, [pc, #608]	; (8008184 <HAL_GPIO_Init+0x2a0>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d875      	bhi.n	8008012 <HAL_GPIO_Init+0x12e>
 8007f26:	4a98      	ldr	r2, [pc, #608]	; (8008188 <HAL_GPIO_Init+0x2a4>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d058      	beq.n	8007fde <HAL_GPIO_Init+0xfa>
 8007f2c:	4a96      	ldr	r2, [pc, #600]	; (8008188 <HAL_GPIO_Init+0x2a4>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d86f      	bhi.n	8008012 <HAL_GPIO_Init+0x12e>
 8007f32:	4a96      	ldr	r2, [pc, #600]	; (800818c <HAL_GPIO_Init+0x2a8>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d052      	beq.n	8007fde <HAL_GPIO_Init+0xfa>
 8007f38:	4a94      	ldr	r2, [pc, #592]	; (800818c <HAL_GPIO_Init+0x2a8>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d869      	bhi.n	8008012 <HAL_GPIO_Init+0x12e>
 8007f3e:	4a94      	ldr	r2, [pc, #592]	; (8008190 <HAL_GPIO_Init+0x2ac>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d04c      	beq.n	8007fde <HAL_GPIO_Init+0xfa>
 8007f44:	4a92      	ldr	r2, [pc, #584]	; (8008190 <HAL_GPIO_Init+0x2ac>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d863      	bhi.n	8008012 <HAL_GPIO_Init+0x12e>
 8007f4a:	4a92      	ldr	r2, [pc, #584]	; (8008194 <HAL_GPIO_Init+0x2b0>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d046      	beq.n	8007fde <HAL_GPIO_Init+0xfa>
 8007f50:	4a90      	ldr	r2, [pc, #576]	; (8008194 <HAL_GPIO_Init+0x2b0>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d85d      	bhi.n	8008012 <HAL_GPIO_Init+0x12e>
 8007f56:	2b12      	cmp	r3, #18
 8007f58:	d82a      	bhi.n	8007fb0 <HAL_GPIO_Init+0xcc>
 8007f5a:	2b12      	cmp	r3, #18
 8007f5c:	d859      	bhi.n	8008012 <HAL_GPIO_Init+0x12e>
 8007f5e:	a201      	add	r2, pc, #4	; (adr r2, 8007f64 <HAL_GPIO_Init+0x80>)
 8007f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f64:	08007fdf 	.word	0x08007fdf
 8007f68:	08007fb9 	.word	0x08007fb9
 8007f6c:	08007fcb 	.word	0x08007fcb
 8007f70:	0800800d 	.word	0x0800800d
 8007f74:	08008013 	.word	0x08008013
 8007f78:	08008013 	.word	0x08008013
 8007f7c:	08008013 	.word	0x08008013
 8007f80:	08008013 	.word	0x08008013
 8007f84:	08008013 	.word	0x08008013
 8007f88:	08008013 	.word	0x08008013
 8007f8c:	08008013 	.word	0x08008013
 8007f90:	08008013 	.word	0x08008013
 8007f94:	08008013 	.word	0x08008013
 8007f98:	08008013 	.word	0x08008013
 8007f9c:	08008013 	.word	0x08008013
 8007fa0:	08008013 	.word	0x08008013
 8007fa4:	08008013 	.word	0x08008013
 8007fa8:	08007fc1 	.word	0x08007fc1
 8007fac:	08007fd5 	.word	0x08007fd5
 8007fb0:	4a79      	ldr	r2, [pc, #484]	; (8008198 <HAL_GPIO_Init+0x2b4>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d013      	beq.n	8007fde <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8007fb6:	e02c      	b.n	8008012 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	623b      	str	r3, [r7, #32]
          break;
 8007fbe:	e029      	b.n	8008014 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	68db      	ldr	r3, [r3, #12]
 8007fc4:	3304      	adds	r3, #4
 8007fc6:	623b      	str	r3, [r7, #32]
          break;
 8007fc8:	e024      	b.n	8008014 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	68db      	ldr	r3, [r3, #12]
 8007fce:	3308      	adds	r3, #8
 8007fd0:	623b      	str	r3, [r7, #32]
          break;
 8007fd2:	e01f      	b.n	8008014 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	330c      	adds	r3, #12
 8007fda:	623b      	str	r3, [r7, #32]
          break;
 8007fdc:	e01a      	b.n	8008014 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	689b      	ldr	r3, [r3, #8]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d102      	bne.n	8007fec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8007fe6:	2304      	movs	r3, #4
 8007fe8:	623b      	str	r3, [r7, #32]
          break;
 8007fea:	e013      	b.n	8008014 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	689b      	ldr	r3, [r3, #8]
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d105      	bne.n	8008000 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007ff4:	2308      	movs	r3, #8
 8007ff6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	69fa      	ldr	r2, [r7, #28]
 8007ffc:	611a      	str	r2, [r3, #16]
          break;
 8007ffe:	e009      	b.n	8008014 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8008000:	2308      	movs	r3, #8
 8008002:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	69fa      	ldr	r2, [r7, #28]
 8008008:	615a      	str	r2, [r3, #20]
          break;
 800800a:	e003      	b.n	8008014 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800800c:	2300      	movs	r3, #0
 800800e:	623b      	str	r3, [r7, #32]
          break;
 8008010:	e000      	b.n	8008014 <HAL_GPIO_Init+0x130>
          break;
 8008012:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	2bff      	cmp	r3, #255	; 0xff
 8008018:	d801      	bhi.n	800801e <HAL_GPIO_Init+0x13a>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	e001      	b.n	8008022 <HAL_GPIO_Init+0x13e>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	3304      	adds	r3, #4
 8008022:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8008024:	69bb      	ldr	r3, [r7, #24]
 8008026:	2bff      	cmp	r3, #255	; 0xff
 8008028:	d802      	bhi.n	8008030 <HAL_GPIO_Init+0x14c>
 800802a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	e002      	b.n	8008036 <HAL_GPIO_Init+0x152>
 8008030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008032:	3b08      	subs	r3, #8
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	681a      	ldr	r2, [r3, #0]
 800803c:	210f      	movs	r1, #15
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	fa01 f303 	lsl.w	r3, r1, r3
 8008044:	43db      	mvns	r3, r3
 8008046:	401a      	ands	r2, r3
 8008048:	6a39      	ldr	r1, [r7, #32]
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	fa01 f303 	lsl.w	r3, r1, r3
 8008050:	431a      	orrs	r2, r3
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800805e:	2b00      	cmp	r3, #0
 8008060:	f000 80b1 	beq.w	80081c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8008064:	4b4d      	ldr	r3, [pc, #308]	; (800819c <HAL_GPIO_Init+0x2b8>)
 8008066:	699b      	ldr	r3, [r3, #24]
 8008068:	4a4c      	ldr	r2, [pc, #304]	; (800819c <HAL_GPIO_Init+0x2b8>)
 800806a:	f043 0301 	orr.w	r3, r3, #1
 800806e:	6193      	str	r3, [r2, #24]
 8008070:	4b4a      	ldr	r3, [pc, #296]	; (800819c <HAL_GPIO_Init+0x2b8>)
 8008072:	699b      	ldr	r3, [r3, #24]
 8008074:	f003 0301 	and.w	r3, r3, #1
 8008078:	60bb      	str	r3, [r7, #8]
 800807a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800807c:	4a48      	ldr	r2, [pc, #288]	; (80081a0 <HAL_GPIO_Init+0x2bc>)
 800807e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008080:	089b      	lsrs	r3, r3, #2
 8008082:	3302      	adds	r3, #2
 8008084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008088:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800808a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800808c:	f003 0303 	and.w	r3, r3, #3
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	220f      	movs	r2, #15
 8008094:	fa02 f303 	lsl.w	r3, r2, r3
 8008098:	43db      	mvns	r3, r3
 800809a:	68fa      	ldr	r2, [r7, #12]
 800809c:	4013      	ands	r3, r2
 800809e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	4a40      	ldr	r2, [pc, #256]	; (80081a4 <HAL_GPIO_Init+0x2c0>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d013      	beq.n	80080d0 <HAL_GPIO_Init+0x1ec>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	4a3f      	ldr	r2, [pc, #252]	; (80081a8 <HAL_GPIO_Init+0x2c4>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d00d      	beq.n	80080cc <HAL_GPIO_Init+0x1e8>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	4a3e      	ldr	r2, [pc, #248]	; (80081ac <HAL_GPIO_Init+0x2c8>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d007      	beq.n	80080c8 <HAL_GPIO_Init+0x1e4>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4a3d      	ldr	r2, [pc, #244]	; (80081b0 <HAL_GPIO_Init+0x2cc>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d101      	bne.n	80080c4 <HAL_GPIO_Init+0x1e0>
 80080c0:	2303      	movs	r3, #3
 80080c2:	e006      	b.n	80080d2 <HAL_GPIO_Init+0x1ee>
 80080c4:	2304      	movs	r3, #4
 80080c6:	e004      	b.n	80080d2 <HAL_GPIO_Init+0x1ee>
 80080c8:	2302      	movs	r3, #2
 80080ca:	e002      	b.n	80080d2 <HAL_GPIO_Init+0x1ee>
 80080cc:	2301      	movs	r3, #1
 80080ce:	e000      	b.n	80080d2 <HAL_GPIO_Init+0x1ee>
 80080d0:	2300      	movs	r3, #0
 80080d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080d4:	f002 0203 	and.w	r2, r2, #3
 80080d8:	0092      	lsls	r2, r2, #2
 80080da:	4093      	lsls	r3, r2
 80080dc:	68fa      	ldr	r2, [r7, #12]
 80080de:	4313      	orrs	r3, r2
 80080e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80080e2:	492f      	ldr	r1, [pc, #188]	; (80081a0 <HAL_GPIO_Init+0x2bc>)
 80080e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e6:	089b      	lsrs	r3, r3, #2
 80080e8:	3302      	adds	r3, #2
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d006      	beq.n	800810a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80080fc:	4b2d      	ldr	r3, [pc, #180]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 80080fe:	681a      	ldr	r2, [r3, #0]
 8008100:	492c      	ldr	r1, [pc, #176]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 8008102:	69bb      	ldr	r3, [r7, #24]
 8008104:	4313      	orrs	r3, r2
 8008106:	600b      	str	r3, [r1, #0]
 8008108:	e006      	b.n	8008118 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800810a:	4b2a      	ldr	r3, [pc, #168]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	69bb      	ldr	r3, [r7, #24]
 8008110:	43db      	mvns	r3, r3
 8008112:	4928      	ldr	r1, [pc, #160]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 8008114:	4013      	ands	r3, r2
 8008116:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008120:	2b00      	cmp	r3, #0
 8008122:	d006      	beq.n	8008132 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8008124:	4b23      	ldr	r3, [pc, #140]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 8008126:	685a      	ldr	r2, [r3, #4]
 8008128:	4922      	ldr	r1, [pc, #136]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 800812a:	69bb      	ldr	r3, [r7, #24]
 800812c:	4313      	orrs	r3, r2
 800812e:	604b      	str	r3, [r1, #4]
 8008130:	e006      	b.n	8008140 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8008132:	4b20      	ldr	r3, [pc, #128]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 8008134:	685a      	ldr	r2, [r3, #4]
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	43db      	mvns	r3, r3
 800813a:	491e      	ldr	r1, [pc, #120]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 800813c:	4013      	ands	r3, r2
 800813e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008148:	2b00      	cmp	r3, #0
 800814a:	d006      	beq.n	800815a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800814c:	4b19      	ldr	r3, [pc, #100]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 800814e:	689a      	ldr	r2, [r3, #8]
 8008150:	4918      	ldr	r1, [pc, #96]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	4313      	orrs	r3, r2
 8008156:	608b      	str	r3, [r1, #8]
 8008158:	e006      	b.n	8008168 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800815a:	4b16      	ldr	r3, [pc, #88]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 800815c:	689a      	ldr	r2, [r3, #8]
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	43db      	mvns	r3, r3
 8008162:	4914      	ldr	r1, [pc, #80]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 8008164:	4013      	ands	r3, r2
 8008166:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008170:	2b00      	cmp	r3, #0
 8008172:	d021      	beq.n	80081b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8008174:	4b0f      	ldr	r3, [pc, #60]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 8008176:	68da      	ldr	r2, [r3, #12]
 8008178:	490e      	ldr	r1, [pc, #56]	; (80081b4 <HAL_GPIO_Init+0x2d0>)
 800817a:	69bb      	ldr	r3, [r7, #24]
 800817c:	4313      	orrs	r3, r2
 800817e:	60cb      	str	r3, [r1, #12]
 8008180:	e021      	b.n	80081c6 <HAL_GPIO_Init+0x2e2>
 8008182:	bf00      	nop
 8008184:	10320000 	.word	0x10320000
 8008188:	10310000 	.word	0x10310000
 800818c:	10220000 	.word	0x10220000
 8008190:	10210000 	.word	0x10210000
 8008194:	10120000 	.word	0x10120000
 8008198:	10110000 	.word	0x10110000
 800819c:	40021000 	.word	0x40021000
 80081a0:	40010000 	.word	0x40010000
 80081a4:	40010800 	.word	0x40010800
 80081a8:	40010c00 	.word	0x40010c00
 80081ac:	40011000 	.word	0x40011000
 80081b0:	40011400 	.word	0x40011400
 80081b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80081b8:	4b0b      	ldr	r3, [pc, #44]	; (80081e8 <HAL_GPIO_Init+0x304>)
 80081ba:	68da      	ldr	r2, [r3, #12]
 80081bc:	69bb      	ldr	r3, [r7, #24]
 80081be:	43db      	mvns	r3, r3
 80081c0:	4909      	ldr	r1, [pc, #36]	; (80081e8 <HAL_GPIO_Init+0x304>)
 80081c2:	4013      	ands	r3, r2
 80081c4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80081c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081c8:	3301      	adds	r3, #1
 80081ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d2:	fa22 f303 	lsr.w	r3, r2, r3
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	f47f ae8e 	bne.w	8007ef8 <HAL_GPIO_Init+0x14>
  }
}
 80081dc:	bf00      	nop
 80081de:	bf00      	nop
 80081e0:	372c      	adds	r7, #44	; 0x2c
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bc80      	pop	{r7}
 80081e6:	4770      	bx	lr
 80081e8:	40010400 	.word	0x40010400

080081ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b085      	sub	sp, #20
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	460b      	mov	r3, r1
 80081f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	689a      	ldr	r2, [r3, #8]
 80081fc:	887b      	ldrh	r3, [r7, #2]
 80081fe:	4013      	ands	r3, r2
 8008200:	2b00      	cmp	r3, #0
 8008202:	d002      	beq.n	800820a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008204:	2301      	movs	r3, #1
 8008206:	73fb      	strb	r3, [r7, #15]
 8008208:	e001      	b.n	800820e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800820a:	2300      	movs	r3, #0
 800820c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800820e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008210:	4618      	mov	r0, r3
 8008212:	3714      	adds	r7, #20
 8008214:	46bd      	mov	sp, r7
 8008216:	bc80      	pop	{r7}
 8008218:	4770      	bx	lr

0800821a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800821a:	b480      	push	{r7}
 800821c:	b083      	sub	sp, #12
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
 8008222:	460b      	mov	r3, r1
 8008224:	807b      	strh	r3, [r7, #2]
 8008226:	4613      	mov	r3, r2
 8008228:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800822a:	787b      	ldrb	r3, [r7, #1]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d003      	beq.n	8008238 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008230:	887a      	ldrh	r2, [r7, #2]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8008236:	e003      	b.n	8008240 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8008238:	887b      	ldrh	r3, [r7, #2]
 800823a:	041a      	lsls	r2, r3, #16
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	611a      	str	r2, [r3, #16]
}
 8008240:	bf00      	nop
 8008242:	370c      	adds	r7, #12
 8008244:	46bd      	mov	sp, r7
 8008246:	bc80      	pop	{r7}
 8008248:	4770      	bx	lr

0800824a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800824a:	b480      	push	{r7}
 800824c:	b085      	sub	sp, #20
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
 8008252:	460b      	mov	r3, r1
 8008254:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	68db      	ldr	r3, [r3, #12]
 800825a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800825c:	887a      	ldrh	r2, [r7, #2]
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	4013      	ands	r3, r2
 8008262:	041a      	lsls	r2, r3, #16
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	43d9      	mvns	r1, r3
 8008268:	887b      	ldrh	r3, [r7, #2]
 800826a:	400b      	ands	r3, r1
 800826c:	431a      	orrs	r2, r3
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	611a      	str	r2, [r3, #16]
}
 8008272:	bf00      	nop
 8008274:	3714      	adds	r7, #20
 8008276:	46bd      	mov	sp, r7
 8008278:	bc80      	pop	{r7}
 800827a:	4770      	bx	lr

0800827c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b086      	sub	sp, #24
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d101      	bne.n	800828e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800828a:	2301      	movs	r3, #1
 800828c:	e26c      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f003 0301 	and.w	r3, r3, #1
 8008296:	2b00      	cmp	r3, #0
 8008298:	f000 8087 	beq.w	80083aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800829c:	4b92      	ldr	r3, [pc, #584]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	f003 030c 	and.w	r3, r3, #12
 80082a4:	2b04      	cmp	r3, #4
 80082a6:	d00c      	beq.n	80082c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80082a8:	4b8f      	ldr	r3, [pc, #572]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	f003 030c 	and.w	r3, r3, #12
 80082b0:	2b08      	cmp	r3, #8
 80082b2:	d112      	bne.n	80082da <HAL_RCC_OscConfig+0x5e>
 80082b4:	4b8c      	ldr	r3, [pc, #560]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082c0:	d10b      	bne.n	80082da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082c2:	4b89      	ldr	r3, [pc, #548]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d06c      	beq.n	80083a8 <HAL_RCC_OscConfig+0x12c>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d168      	bne.n	80083a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e246      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082e2:	d106      	bne.n	80082f2 <HAL_RCC_OscConfig+0x76>
 80082e4:	4b80      	ldr	r3, [pc, #512]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a7f      	ldr	r2, [pc, #508]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80082ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082ee:	6013      	str	r3, [r2, #0]
 80082f0:	e02e      	b.n	8008350 <HAL_RCC_OscConfig+0xd4>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d10c      	bne.n	8008314 <HAL_RCC_OscConfig+0x98>
 80082fa:	4b7b      	ldr	r3, [pc, #492]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a7a      	ldr	r2, [pc, #488]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 8008300:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008304:	6013      	str	r3, [r2, #0]
 8008306:	4b78      	ldr	r3, [pc, #480]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a77      	ldr	r2, [pc, #476]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 800830c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008310:	6013      	str	r3, [r2, #0]
 8008312:	e01d      	b.n	8008350 <HAL_RCC_OscConfig+0xd4>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800831c:	d10c      	bne.n	8008338 <HAL_RCC_OscConfig+0xbc>
 800831e:	4b72      	ldr	r3, [pc, #456]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a71      	ldr	r2, [pc, #452]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 8008324:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008328:	6013      	str	r3, [r2, #0]
 800832a:	4b6f      	ldr	r3, [pc, #444]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a6e      	ldr	r2, [pc, #440]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 8008330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008334:	6013      	str	r3, [r2, #0]
 8008336:	e00b      	b.n	8008350 <HAL_RCC_OscConfig+0xd4>
 8008338:	4b6b      	ldr	r3, [pc, #428]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a6a      	ldr	r2, [pc, #424]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 800833e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008342:	6013      	str	r3, [r2, #0]
 8008344:	4b68      	ldr	r3, [pc, #416]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a67      	ldr	r2, [pc, #412]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 800834a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800834e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d013      	beq.n	8008380 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008358:	f7fe fc7a 	bl	8006c50 <HAL_GetTick>
 800835c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800835e:	e008      	b.n	8008372 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008360:	f7fe fc76 	bl	8006c50 <HAL_GetTick>
 8008364:	4602      	mov	r2, r0
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	1ad3      	subs	r3, r2, r3
 800836a:	2b64      	cmp	r3, #100	; 0x64
 800836c:	d901      	bls.n	8008372 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800836e:	2303      	movs	r3, #3
 8008370:	e1fa      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008372:	4b5d      	ldr	r3, [pc, #372]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800837a:	2b00      	cmp	r3, #0
 800837c:	d0f0      	beq.n	8008360 <HAL_RCC_OscConfig+0xe4>
 800837e:	e014      	b.n	80083aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008380:	f7fe fc66 	bl	8006c50 <HAL_GetTick>
 8008384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008386:	e008      	b.n	800839a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008388:	f7fe fc62 	bl	8006c50 <HAL_GetTick>
 800838c:	4602      	mov	r2, r0
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	1ad3      	subs	r3, r2, r3
 8008392:	2b64      	cmp	r3, #100	; 0x64
 8008394:	d901      	bls.n	800839a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008396:	2303      	movs	r3, #3
 8008398:	e1e6      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800839a:	4b53      	ldr	r3, [pc, #332]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d1f0      	bne.n	8008388 <HAL_RCC_OscConfig+0x10c>
 80083a6:	e000      	b.n	80083aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f003 0302 	and.w	r3, r3, #2
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d063      	beq.n	800847e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80083b6:	4b4c      	ldr	r3, [pc, #304]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	f003 030c 	and.w	r3, r3, #12
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d00b      	beq.n	80083da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80083c2:	4b49      	ldr	r3, [pc, #292]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	f003 030c 	and.w	r3, r3, #12
 80083ca:	2b08      	cmp	r3, #8
 80083cc:	d11c      	bne.n	8008408 <HAL_RCC_OscConfig+0x18c>
 80083ce:	4b46      	ldr	r3, [pc, #280]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d116      	bne.n	8008408 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80083da:	4b43      	ldr	r3, [pc, #268]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f003 0302 	and.w	r3, r3, #2
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d005      	beq.n	80083f2 <HAL_RCC_OscConfig+0x176>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	691b      	ldr	r3, [r3, #16]
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d001      	beq.n	80083f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80083ee:	2301      	movs	r3, #1
 80083f0:	e1ba      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80083f2:	4b3d      	ldr	r3, [pc, #244]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	695b      	ldr	r3, [r3, #20]
 80083fe:	00db      	lsls	r3, r3, #3
 8008400:	4939      	ldr	r1, [pc, #228]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 8008402:	4313      	orrs	r3, r2
 8008404:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008406:	e03a      	b.n	800847e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	691b      	ldr	r3, [r3, #16]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d020      	beq.n	8008452 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008410:	4b36      	ldr	r3, [pc, #216]	; (80084ec <HAL_RCC_OscConfig+0x270>)
 8008412:	2201      	movs	r2, #1
 8008414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008416:	f7fe fc1b 	bl	8006c50 <HAL_GetTick>
 800841a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800841c:	e008      	b.n	8008430 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800841e:	f7fe fc17 	bl	8006c50 <HAL_GetTick>
 8008422:	4602      	mov	r2, r0
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	1ad3      	subs	r3, r2, r3
 8008428:	2b02      	cmp	r3, #2
 800842a:	d901      	bls.n	8008430 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800842c:	2303      	movs	r3, #3
 800842e:	e19b      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008430:	4b2d      	ldr	r3, [pc, #180]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f003 0302 	and.w	r3, r3, #2
 8008438:	2b00      	cmp	r3, #0
 800843a:	d0f0      	beq.n	800841e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800843c:	4b2a      	ldr	r3, [pc, #168]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	695b      	ldr	r3, [r3, #20]
 8008448:	00db      	lsls	r3, r3, #3
 800844a:	4927      	ldr	r1, [pc, #156]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 800844c:	4313      	orrs	r3, r2
 800844e:	600b      	str	r3, [r1, #0]
 8008450:	e015      	b.n	800847e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008452:	4b26      	ldr	r3, [pc, #152]	; (80084ec <HAL_RCC_OscConfig+0x270>)
 8008454:	2200      	movs	r2, #0
 8008456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008458:	f7fe fbfa 	bl	8006c50 <HAL_GetTick>
 800845c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800845e:	e008      	b.n	8008472 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008460:	f7fe fbf6 	bl	8006c50 <HAL_GetTick>
 8008464:	4602      	mov	r2, r0
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	2b02      	cmp	r3, #2
 800846c:	d901      	bls.n	8008472 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800846e:	2303      	movs	r3, #3
 8008470:	e17a      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008472:	4b1d      	ldr	r3, [pc, #116]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f003 0302 	and.w	r3, r3, #2
 800847a:	2b00      	cmp	r3, #0
 800847c:	d1f0      	bne.n	8008460 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f003 0308 	and.w	r3, r3, #8
 8008486:	2b00      	cmp	r3, #0
 8008488:	d03a      	beq.n	8008500 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	699b      	ldr	r3, [r3, #24]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d019      	beq.n	80084c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008492:	4b17      	ldr	r3, [pc, #92]	; (80084f0 <HAL_RCC_OscConfig+0x274>)
 8008494:	2201      	movs	r2, #1
 8008496:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008498:	f7fe fbda 	bl	8006c50 <HAL_GetTick>
 800849c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800849e:	e008      	b.n	80084b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084a0:	f7fe fbd6 	bl	8006c50 <HAL_GetTick>
 80084a4:	4602      	mov	r2, r0
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	1ad3      	subs	r3, r2, r3
 80084aa:	2b02      	cmp	r3, #2
 80084ac:	d901      	bls.n	80084b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80084ae:	2303      	movs	r3, #3
 80084b0:	e15a      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084b2:	4b0d      	ldr	r3, [pc, #52]	; (80084e8 <HAL_RCC_OscConfig+0x26c>)
 80084b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084b6:	f003 0302 	and.w	r3, r3, #2
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d0f0      	beq.n	80084a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80084be:	2001      	movs	r0, #1
 80084c0:	f000 fad8 	bl	8008a74 <RCC_Delay>
 80084c4:	e01c      	b.n	8008500 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80084c6:	4b0a      	ldr	r3, [pc, #40]	; (80084f0 <HAL_RCC_OscConfig+0x274>)
 80084c8:	2200      	movs	r2, #0
 80084ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80084cc:	f7fe fbc0 	bl	8006c50 <HAL_GetTick>
 80084d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80084d2:	e00f      	b.n	80084f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084d4:	f7fe fbbc 	bl	8006c50 <HAL_GetTick>
 80084d8:	4602      	mov	r2, r0
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	1ad3      	subs	r3, r2, r3
 80084de:	2b02      	cmp	r3, #2
 80084e0:	d908      	bls.n	80084f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80084e2:	2303      	movs	r3, #3
 80084e4:	e140      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
 80084e6:	bf00      	nop
 80084e8:	40021000 	.word	0x40021000
 80084ec:	42420000 	.word	0x42420000
 80084f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80084f4:	4b9e      	ldr	r3, [pc, #632]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80084f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084f8:	f003 0302 	and.w	r3, r3, #2
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d1e9      	bne.n	80084d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f003 0304 	and.w	r3, r3, #4
 8008508:	2b00      	cmp	r3, #0
 800850a:	f000 80a6 	beq.w	800865a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800850e:	2300      	movs	r3, #0
 8008510:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008512:	4b97      	ldr	r3, [pc, #604]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008514:	69db      	ldr	r3, [r3, #28]
 8008516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10d      	bne.n	800853a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800851e:	4b94      	ldr	r3, [pc, #592]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008520:	69db      	ldr	r3, [r3, #28]
 8008522:	4a93      	ldr	r2, [pc, #588]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008528:	61d3      	str	r3, [r2, #28]
 800852a:	4b91      	ldr	r3, [pc, #580]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 800852c:	69db      	ldr	r3, [r3, #28]
 800852e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008532:	60bb      	str	r3, [r7, #8]
 8008534:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008536:	2301      	movs	r3, #1
 8008538:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800853a:	4b8e      	ldr	r3, [pc, #568]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008542:	2b00      	cmp	r3, #0
 8008544:	d118      	bne.n	8008578 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008546:	4b8b      	ldr	r3, [pc, #556]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a8a      	ldr	r2, [pc, #552]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 800854c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008550:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008552:	f7fe fb7d 	bl	8006c50 <HAL_GetTick>
 8008556:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008558:	e008      	b.n	800856c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800855a:	f7fe fb79 	bl	8006c50 <HAL_GetTick>
 800855e:	4602      	mov	r2, r0
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	1ad3      	subs	r3, r2, r3
 8008564:	2b64      	cmp	r3, #100	; 0x64
 8008566:	d901      	bls.n	800856c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008568:	2303      	movs	r3, #3
 800856a:	e0fd      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800856c:	4b81      	ldr	r3, [pc, #516]	; (8008774 <HAL_RCC_OscConfig+0x4f8>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008574:	2b00      	cmp	r3, #0
 8008576:	d0f0      	beq.n	800855a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	68db      	ldr	r3, [r3, #12]
 800857c:	2b01      	cmp	r3, #1
 800857e:	d106      	bne.n	800858e <HAL_RCC_OscConfig+0x312>
 8008580:	4b7b      	ldr	r3, [pc, #492]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008582:	6a1b      	ldr	r3, [r3, #32]
 8008584:	4a7a      	ldr	r2, [pc, #488]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008586:	f043 0301 	orr.w	r3, r3, #1
 800858a:	6213      	str	r3, [r2, #32]
 800858c:	e02d      	b.n	80085ea <HAL_RCC_OscConfig+0x36e>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	68db      	ldr	r3, [r3, #12]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d10c      	bne.n	80085b0 <HAL_RCC_OscConfig+0x334>
 8008596:	4b76      	ldr	r3, [pc, #472]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008598:	6a1b      	ldr	r3, [r3, #32]
 800859a:	4a75      	ldr	r2, [pc, #468]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 800859c:	f023 0301 	bic.w	r3, r3, #1
 80085a0:	6213      	str	r3, [r2, #32]
 80085a2:	4b73      	ldr	r3, [pc, #460]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80085a4:	6a1b      	ldr	r3, [r3, #32]
 80085a6:	4a72      	ldr	r2, [pc, #456]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80085a8:	f023 0304 	bic.w	r3, r3, #4
 80085ac:	6213      	str	r3, [r2, #32]
 80085ae:	e01c      	b.n	80085ea <HAL_RCC_OscConfig+0x36e>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	2b05      	cmp	r3, #5
 80085b6:	d10c      	bne.n	80085d2 <HAL_RCC_OscConfig+0x356>
 80085b8:	4b6d      	ldr	r3, [pc, #436]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80085ba:	6a1b      	ldr	r3, [r3, #32]
 80085bc:	4a6c      	ldr	r2, [pc, #432]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80085be:	f043 0304 	orr.w	r3, r3, #4
 80085c2:	6213      	str	r3, [r2, #32]
 80085c4:	4b6a      	ldr	r3, [pc, #424]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80085c6:	6a1b      	ldr	r3, [r3, #32]
 80085c8:	4a69      	ldr	r2, [pc, #420]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80085ca:	f043 0301 	orr.w	r3, r3, #1
 80085ce:	6213      	str	r3, [r2, #32]
 80085d0:	e00b      	b.n	80085ea <HAL_RCC_OscConfig+0x36e>
 80085d2:	4b67      	ldr	r3, [pc, #412]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80085d4:	6a1b      	ldr	r3, [r3, #32]
 80085d6:	4a66      	ldr	r2, [pc, #408]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80085d8:	f023 0301 	bic.w	r3, r3, #1
 80085dc:	6213      	str	r3, [r2, #32]
 80085de:	4b64      	ldr	r3, [pc, #400]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80085e0:	6a1b      	ldr	r3, [r3, #32]
 80085e2:	4a63      	ldr	r2, [pc, #396]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80085e4:	f023 0304 	bic.w	r3, r3, #4
 80085e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	68db      	ldr	r3, [r3, #12]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d015      	beq.n	800861e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80085f2:	f7fe fb2d 	bl	8006c50 <HAL_GetTick>
 80085f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085f8:	e00a      	b.n	8008610 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085fa:	f7fe fb29 	bl	8006c50 <HAL_GetTick>
 80085fe:	4602      	mov	r2, r0
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	1ad3      	subs	r3, r2, r3
 8008604:	f241 3288 	movw	r2, #5000	; 0x1388
 8008608:	4293      	cmp	r3, r2
 800860a:	d901      	bls.n	8008610 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800860c:	2303      	movs	r3, #3
 800860e:	e0ab      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008610:	4b57      	ldr	r3, [pc, #348]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008612:	6a1b      	ldr	r3, [r3, #32]
 8008614:	f003 0302 	and.w	r3, r3, #2
 8008618:	2b00      	cmp	r3, #0
 800861a:	d0ee      	beq.n	80085fa <HAL_RCC_OscConfig+0x37e>
 800861c:	e014      	b.n	8008648 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800861e:	f7fe fb17 	bl	8006c50 <HAL_GetTick>
 8008622:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008624:	e00a      	b.n	800863c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008626:	f7fe fb13 	bl	8006c50 <HAL_GetTick>
 800862a:	4602      	mov	r2, r0
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	1ad3      	subs	r3, r2, r3
 8008630:	f241 3288 	movw	r2, #5000	; 0x1388
 8008634:	4293      	cmp	r3, r2
 8008636:	d901      	bls.n	800863c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008638:	2303      	movs	r3, #3
 800863a:	e095      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800863c:	4b4c      	ldr	r3, [pc, #304]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 800863e:	6a1b      	ldr	r3, [r3, #32]
 8008640:	f003 0302 	and.w	r3, r3, #2
 8008644:	2b00      	cmp	r3, #0
 8008646:	d1ee      	bne.n	8008626 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008648:	7dfb      	ldrb	r3, [r7, #23]
 800864a:	2b01      	cmp	r3, #1
 800864c:	d105      	bne.n	800865a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800864e:	4b48      	ldr	r3, [pc, #288]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008650:	69db      	ldr	r3, [r3, #28]
 8008652:	4a47      	ldr	r2, [pc, #284]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008654:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008658:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	69db      	ldr	r3, [r3, #28]
 800865e:	2b00      	cmp	r3, #0
 8008660:	f000 8081 	beq.w	8008766 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008664:	4b42      	ldr	r3, [pc, #264]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	f003 030c 	and.w	r3, r3, #12
 800866c:	2b08      	cmp	r3, #8
 800866e:	d061      	beq.n	8008734 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	69db      	ldr	r3, [r3, #28]
 8008674:	2b02      	cmp	r3, #2
 8008676:	d146      	bne.n	8008706 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008678:	4b3f      	ldr	r3, [pc, #252]	; (8008778 <HAL_RCC_OscConfig+0x4fc>)
 800867a:	2200      	movs	r2, #0
 800867c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800867e:	f7fe fae7 	bl	8006c50 <HAL_GetTick>
 8008682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008684:	e008      	b.n	8008698 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008686:	f7fe fae3 	bl	8006c50 <HAL_GetTick>
 800868a:	4602      	mov	r2, r0
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	1ad3      	subs	r3, r2, r3
 8008690:	2b02      	cmp	r3, #2
 8008692:	d901      	bls.n	8008698 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008694:	2303      	movs	r3, #3
 8008696:	e067      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008698:	4b35      	ldr	r3, [pc, #212]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d1f0      	bne.n	8008686 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6a1b      	ldr	r3, [r3, #32]
 80086a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086ac:	d108      	bne.n	80086c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80086ae:	4b30      	ldr	r3, [pc, #192]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	492d      	ldr	r1, [pc, #180]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80086bc:	4313      	orrs	r3, r2
 80086be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80086c0:	4b2b      	ldr	r3, [pc, #172]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6a19      	ldr	r1, [r3, #32]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d0:	430b      	orrs	r3, r1
 80086d2:	4927      	ldr	r1, [pc, #156]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80086d4:	4313      	orrs	r3, r2
 80086d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80086d8:	4b27      	ldr	r3, [pc, #156]	; (8008778 <HAL_RCC_OscConfig+0x4fc>)
 80086da:	2201      	movs	r2, #1
 80086dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086de:	f7fe fab7 	bl	8006c50 <HAL_GetTick>
 80086e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80086e4:	e008      	b.n	80086f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086e6:	f7fe fab3 	bl	8006c50 <HAL_GetTick>
 80086ea:	4602      	mov	r2, r0
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	1ad3      	subs	r3, r2, r3
 80086f0:	2b02      	cmp	r3, #2
 80086f2:	d901      	bls.n	80086f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80086f4:	2303      	movs	r3, #3
 80086f6:	e037      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80086f8:	4b1d      	ldr	r3, [pc, #116]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008700:	2b00      	cmp	r3, #0
 8008702:	d0f0      	beq.n	80086e6 <HAL_RCC_OscConfig+0x46a>
 8008704:	e02f      	b.n	8008766 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008706:	4b1c      	ldr	r3, [pc, #112]	; (8008778 <HAL_RCC_OscConfig+0x4fc>)
 8008708:	2200      	movs	r2, #0
 800870a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800870c:	f7fe faa0 	bl	8006c50 <HAL_GetTick>
 8008710:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008712:	e008      	b.n	8008726 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008714:	f7fe fa9c 	bl	8006c50 <HAL_GetTick>
 8008718:	4602      	mov	r2, r0
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	1ad3      	subs	r3, r2, r3
 800871e:	2b02      	cmp	r3, #2
 8008720:	d901      	bls.n	8008726 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008722:	2303      	movs	r3, #3
 8008724:	e020      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008726:	4b12      	ldr	r3, [pc, #72]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800872e:	2b00      	cmp	r3, #0
 8008730:	d1f0      	bne.n	8008714 <HAL_RCC_OscConfig+0x498>
 8008732:	e018      	b.n	8008766 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	69db      	ldr	r3, [r3, #28]
 8008738:	2b01      	cmp	r3, #1
 800873a:	d101      	bne.n	8008740 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	e013      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008740:	4b0b      	ldr	r3, [pc, #44]	; (8008770 <HAL_RCC_OscConfig+0x4f4>)
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6a1b      	ldr	r3, [r3, #32]
 8008750:	429a      	cmp	r2, r3
 8008752:	d106      	bne.n	8008762 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800875e:	429a      	cmp	r2, r3
 8008760:	d001      	beq.n	8008766 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8008762:	2301      	movs	r3, #1
 8008764:	e000      	b.n	8008768 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8008766:	2300      	movs	r3, #0
}
 8008768:	4618      	mov	r0, r3
 800876a:	3718      	adds	r7, #24
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}
 8008770:	40021000 	.word	0x40021000
 8008774:	40007000 	.word	0x40007000
 8008778:	42420060 	.word	0x42420060

0800877c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b084      	sub	sp, #16
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d101      	bne.n	8008790 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800878c:	2301      	movs	r3, #1
 800878e:	e0d0      	b.n	8008932 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008790:	4b6a      	ldr	r3, [pc, #424]	; (800893c <HAL_RCC_ClockConfig+0x1c0>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f003 0307 	and.w	r3, r3, #7
 8008798:	683a      	ldr	r2, [r7, #0]
 800879a:	429a      	cmp	r2, r3
 800879c:	d910      	bls.n	80087c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800879e:	4b67      	ldr	r3, [pc, #412]	; (800893c <HAL_RCC_ClockConfig+0x1c0>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f023 0207 	bic.w	r2, r3, #7
 80087a6:	4965      	ldr	r1, [pc, #404]	; (800893c <HAL_RCC_ClockConfig+0x1c0>)
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087ae:	4b63      	ldr	r3, [pc, #396]	; (800893c <HAL_RCC_ClockConfig+0x1c0>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f003 0307 	and.w	r3, r3, #7
 80087b6:	683a      	ldr	r2, [r7, #0]
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d001      	beq.n	80087c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80087bc:	2301      	movs	r3, #1
 80087be:	e0b8      	b.n	8008932 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f003 0302 	and.w	r3, r3, #2
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d020      	beq.n	800880e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 0304 	and.w	r3, r3, #4
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d005      	beq.n	80087e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80087d8:	4b59      	ldr	r3, [pc, #356]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	4a58      	ldr	r2, [pc, #352]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 80087de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80087e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f003 0308 	and.w	r3, r3, #8
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d005      	beq.n	80087fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80087f0:	4b53      	ldr	r3, [pc, #332]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	4a52      	ldr	r2, [pc, #328]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 80087f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80087fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80087fc:	4b50      	ldr	r3, [pc, #320]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	494d      	ldr	r1, [pc, #308]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 800880a:	4313      	orrs	r3, r2
 800880c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f003 0301 	and.w	r3, r3, #1
 8008816:	2b00      	cmp	r3, #0
 8008818:	d040      	beq.n	800889c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	2b01      	cmp	r3, #1
 8008820:	d107      	bne.n	8008832 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008822:	4b47      	ldr	r3, [pc, #284]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800882a:	2b00      	cmp	r3, #0
 800882c:	d115      	bne.n	800885a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800882e:	2301      	movs	r3, #1
 8008830:	e07f      	b.n	8008932 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	2b02      	cmp	r3, #2
 8008838:	d107      	bne.n	800884a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800883a:	4b41      	ldr	r3, [pc, #260]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008842:	2b00      	cmp	r3, #0
 8008844:	d109      	bne.n	800885a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008846:	2301      	movs	r3, #1
 8008848:	e073      	b.n	8008932 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800884a:	4b3d      	ldr	r3, [pc, #244]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f003 0302 	and.w	r3, r3, #2
 8008852:	2b00      	cmp	r3, #0
 8008854:	d101      	bne.n	800885a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	e06b      	b.n	8008932 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800885a:	4b39      	ldr	r3, [pc, #228]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	f023 0203 	bic.w	r2, r3, #3
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	4936      	ldr	r1, [pc, #216]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 8008868:	4313      	orrs	r3, r2
 800886a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800886c:	f7fe f9f0 	bl	8006c50 <HAL_GetTick>
 8008870:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008872:	e00a      	b.n	800888a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008874:	f7fe f9ec 	bl	8006c50 <HAL_GetTick>
 8008878:	4602      	mov	r2, r0
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	1ad3      	subs	r3, r2, r3
 800887e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008882:	4293      	cmp	r3, r2
 8008884:	d901      	bls.n	800888a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008886:	2303      	movs	r3, #3
 8008888:	e053      	b.n	8008932 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800888a:	4b2d      	ldr	r3, [pc, #180]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	f003 020c 	and.w	r2, r3, #12
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	009b      	lsls	r3, r3, #2
 8008898:	429a      	cmp	r2, r3
 800889a:	d1eb      	bne.n	8008874 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800889c:	4b27      	ldr	r3, [pc, #156]	; (800893c <HAL_RCC_ClockConfig+0x1c0>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f003 0307 	and.w	r3, r3, #7
 80088a4:	683a      	ldr	r2, [r7, #0]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d210      	bcs.n	80088cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088aa:	4b24      	ldr	r3, [pc, #144]	; (800893c <HAL_RCC_ClockConfig+0x1c0>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f023 0207 	bic.w	r2, r3, #7
 80088b2:	4922      	ldr	r1, [pc, #136]	; (800893c <HAL_RCC_ClockConfig+0x1c0>)
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	4313      	orrs	r3, r2
 80088b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088ba:	4b20      	ldr	r3, [pc, #128]	; (800893c <HAL_RCC_ClockConfig+0x1c0>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f003 0307 	and.w	r3, r3, #7
 80088c2:	683a      	ldr	r2, [r7, #0]
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d001      	beq.n	80088cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80088c8:	2301      	movs	r3, #1
 80088ca:	e032      	b.n	8008932 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f003 0304 	and.w	r3, r3, #4
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d008      	beq.n	80088ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80088d8:	4b19      	ldr	r3, [pc, #100]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	68db      	ldr	r3, [r3, #12]
 80088e4:	4916      	ldr	r1, [pc, #88]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 80088e6:	4313      	orrs	r3, r2
 80088e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f003 0308 	and.w	r3, r3, #8
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d009      	beq.n	800890a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80088f6:	4b12      	ldr	r3, [pc, #72]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 80088f8:	685b      	ldr	r3, [r3, #4]
 80088fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	691b      	ldr	r3, [r3, #16]
 8008902:	00db      	lsls	r3, r3, #3
 8008904:	490e      	ldr	r1, [pc, #56]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 8008906:	4313      	orrs	r3, r2
 8008908:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800890a:	f000 f821 	bl	8008950 <HAL_RCC_GetSysClockFreq>
 800890e:	4602      	mov	r2, r0
 8008910:	4b0b      	ldr	r3, [pc, #44]	; (8008940 <HAL_RCC_ClockConfig+0x1c4>)
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	091b      	lsrs	r3, r3, #4
 8008916:	f003 030f 	and.w	r3, r3, #15
 800891a:	490a      	ldr	r1, [pc, #40]	; (8008944 <HAL_RCC_ClockConfig+0x1c8>)
 800891c:	5ccb      	ldrb	r3, [r1, r3]
 800891e:	fa22 f303 	lsr.w	r3, r2, r3
 8008922:	4a09      	ldr	r2, [pc, #36]	; (8008948 <HAL_RCC_ClockConfig+0x1cc>)
 8008924:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008926:	4b09      	ldr	r3, [pc, #36]	; (800894c <HAL_RCC_ClockConfig+0x1d0>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4618      	mov	r0, r3
 800892c:	f7fe f94e 	bl	8006bcc <HAL_InitTick>

  return HAL_OK;
 8008930:	2300      	movs	r3, #0
}
 8008932:	4618      	mov	r0, r3
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}
 800893a:	bf00      	nop
 800893c:	40022000 	.word	0x40022000
 8008940:	40021000 	.word	0x40021000
 8008944:	0800a9d4 	.word	0x0800a9d4
 8008948:	2000004c 	.word	0x2000004c
 800894c:	20000050 	.word	0x20000050

08008950 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008950:	b490      	push	{r4, r7}
 8008952:	b08a      	sub	sp, #40	; 0x28
 8008954:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008956:	4b2a      	ldr	r3, [pc, #168]	; (8008a00 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008958:	1d3c      	adds	r4, r7, #4
 800895a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800895c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008960:	f240 2301 	movw	r3, #513	; 0x201
 8008964:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008966:	2300      	movs	r3, #0
 8008968:	61fb      	str	r3, [r7, #28]
 800896a:	2300      	movs	r3, #0
 800896c:	61bb      	str	r3, [r7, #24]
 800896e:	2300      	movs	r3, #0
 8008970:	627b      	str	r3, [r7, #36]	; 0x24
 8008972:	2300      	movs	r3, #0
 8008974:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8008976:	2300      	movs	r3, #0
 8008978:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800897a:	4b22      	ldr	r3, [pc, #136]	; (8008a04 <HAL_RCC_GetSysClockFreq+0xb4>)
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	f003 030c 	and.w	r3, r3, #12
 8008986:	2b04      	cmp	r3, #4
 8008988:	d002      	beq.n	8008990 <HAL_RCC_GetSysClockFreq+0x40>
 800898a:	2b08      	cmp	r3, #8
 800898c:	d003      	beq.n	8008996 <HAL_RCC_GetSysClockFreq+0x46>
 800898e:	e02d      	b.n	80089ec <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008990:	4b1d      	ldr	r3, [pc, #116]	; (8008a08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008992:	623b      	str	r3, [r7, #32]
      break;
 8008994:	e02d      	b.n	80089f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008996:	69fb      	ldr	r3, [r7, #28]
 8008998:	0c9b      	lsrs	r3, r3, #18
 800899a:	f003 030f 	and.w	r3, r3, #15
 800899e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80089a2:	4413      	add	r3, r2
 80089a4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80089a8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80089aa:	69fb      	ldr	r3, [r7, #28]
 80089ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d013      	beq.n	80089dc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80089b4:	4b13      	ldr	r3, [pc, #76]	; (8008a04 <HAL_RCC_GetSysClockFreq+0xb4>)
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	0c5b      	lsrs	r3, r3, #17
 80089ba:	f003 0301 	and.w	r3, r3, #1
 80089be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80089c2:	4413      	add	r3, r2
 80089c4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80089c8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	4a0e      	ldr	r2, [pc, #56]	; (8008a08 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089ce:	fb02 f203 	mul.w	r2, r2, r3
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80089d8:	627b      	str	r3, [r7, #36]	; 0x24
 80089da:	e004      	b.n	80089e6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	4a0b      	ldr	r2, [pc, #44]	; (8008a0c <HAL_RCC_GetSysClockFreq+0xbc>)
 80089e0:	fb02 f303 	mul.w	r3, r2, r3
 80089e4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80089e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e8:	623b      	str	r3, [r7, #32]
      break;
 80089ea:	e002      	b.n	80089f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80089ec:	4b06      	ldr	r3, [pc, #24]	; (8008a08 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089ee:	623b      	str	r3, [r7, #32]
      break;
 80089f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80089f2:	6a3b      	ldr	r3, [r7, #32]
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3728      	adds	r7, #40	; 0x28
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bc90      	pop	{r4, r7}
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop
 8008a00:	0800a6f8 	.word	0x0800a6f8
 8008a04:	40021000 	.word	0x40021000
 8008a08:	007a1200 	.word	0x007a1200
 8008a0c:	003d0900 	.word	0x003d0900

08008a10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a10:	b480      	push	{r7}
 8008a12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008a14:	4b02      	ldr	r3, [pc, #8]	; (8008a20 <HAL_RCC_GetHCLKFreq+0x10>)
 8008a16:	681b      	ldr	r3, [r3, #0]
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bc80      	pop	{r7}
 8008a1e:	4770      	bx	lr
 8008a20:	2000004c 	.word	0x2000004c

08008a24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008a28:	f7ff fff2 	bl	8008a10 <HAL_RCC_GetHCLKFreq>
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	4b05      	ldr	r3, [pc, #20]	; (8008a44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008a30:	685b      	ldr	r3, [r3, #4]
 8008a32:	0a1b      	lsrs	r3, r3, #8
 8008a34:	f003 0307 	and.w	r3, r3, #7
 8008a38:	4903      	ldr	r1, [pc, #12]	; (8008a48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008a3a:	5ccb      	ldrb	r3, [r1, r3]
 8008a3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	bd80      	pop	{r7, pc}
 8008a44:	40021000 	.word	0x40021000
 8008a48:	0800a9e4 	.word	0x0800a9e4

08008a4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008a50:	f7ff ffde 	bl	8008a10 <HAL_RCC_GetHCLKFreq>
 8008a54:	4602      	mov	r2, r0
 8008a56:	4b05      	ldr	r3, [pc, #20]	; (8008a6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	0adb      	lsrs	r3, r3, #11
 8008a5c:	f003 0307 	and.w	r3, r3, #7
 8008a60:	4903      	ldr	r1, [pc, #12]	; (8008a70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008a62:	5ccb      	ldrb	r3, [r1, r3]
 8008a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	bd80      	pop	{r7, pc}
 8008a6c:	40021000 	.word	0x40021000
 8008a70:	0800a9e4 	.word	0x0800a9e4

08008a74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b085      	sub	sp, #20
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008a7c:	4b0a      	ldr	r3, [pc, #40]	; (8008aa8 <RCC_Delay+0x34>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a0a      	ldr	r2, [pc, #40]	; (8008aac <RCC_Delay+0x38>)
 8008a82:	fba2 2303 	umull	r2, r3, r2, r3
 8008a86:	0a5b      	lsrs	r3, r3, #9
 8008a88:	687a      	ldr	r2, [r7, #4]
 8008a8a:	fb02 f303 	mul.w	r3, r2, r3
 8008a8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008a90:	bf00      	nop
  }
  while (Delay --);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	1e5a      	subs	r2, r3, #1
 8008a96:	60fa      	str	r2, [r7, #12]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d1f9      	bne.n	8008a90 <RCC_Delay+0x1c>
}
 8008a9c:	bf00      	nop
 8008a9e:	bf00      	nop
 8008aa0:	3714      	adds	r7, #20
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bc80      	pop	{r7}
 8008aa6:	4770      	bx	lr
 8008aa8:	2000004c 	.word	0x2000004c
 8008aac:	10624dd3 	.word	0x10624dd3

08008ab0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b086      	sub	sp, #24
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	613b      	str	r3, [r7, #16]
 8008abc:	2300      	movs	r3, #0
 8008abe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f003 0301 	and.w	r3, r3, #1
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d07d      	beq.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8008acc:	2300      	movs	r3, #0
 8008ace:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008ad0:	4b4f      	ldr	r3, [pc, #316]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ad2:	69db      	ldr	r3, [r3, #28]
 8008ad4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d10d      	bne.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008adc:	4b4c      	ldr	r3, [pc, #304]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ade:	69db      	ldr	r3, [r3, #28]
 8008ae0:	4a4b      	ldr	r2, [pc, #300]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ae2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ae6:	61d3      	str	r3, [r2, #28]
 8008ae8:	4b49      	ldr	r3, [pc, #292]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008aea:	69db      	ldr	r3, [r3, #28]
 8008aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008af0:	60bb      	str	r3, [r7, #8]
 8008af2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008af4:	2301      	movs	r3, #1
 8008af6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008af8:	4b46      	ldr	r3, [pc, #280]	; (8008c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d118      	bne.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008b04:	4b43      	ldr	r3, [pc, #268]	; (8008c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	4a42      	ldr	r2, [pc, #264]	; (8008c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b10:	f7fe f89e 	bl	8006c50 <HAL_GetTick>
 8008b14:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b16:	e008      	b.n	8008b2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b18:	f7fe f89a 	bl	8006c50 <HAL_GetTick>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	1ad3      	subs	r3, r2, r3
 8008b22:	2b64      	cmp	r3, #100	; 0x64
 8008b24:	d901      	bls.n	8008b2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008b26:	2303      	movs	r3, #3
 8008b28:	e06d      	b.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b2a:	4b3a      	ldr	r3, [pc, #232]	; (8008c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d0f0      	beq.n	8008b18 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008b36:	4b36      	ldr	r3, [pc, #216]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b38:	6a1b      	ldr	r3, [r3, #32]
 8008b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b3e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d02e      	beq.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b4e:	68fa      	ldr	r2, [r7, #12]
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d027      	beq.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008b54:	4b2e      	ldr	r3, [pc, #184]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b56:	6a1b      	ldr	r3, [r3, #32]
 8008b58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b5c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008b5e:	4b2e      	ldr	r3, [pc, #184]	; (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008b60:	2201      	movs	r2, #1
 8008b62:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008b64:	4b2c      	ldr	r3, [pc, #176]	; (8008c18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008b66:	2200      	movs	r2, #0
 8008b68:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008b6a:	4a29      	ldr	r2, [pc, #164]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f003 0301 	and.w	r3, r3, #1
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d014      	beq.n	8008ba4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b7a:	f7fe f869 	bl	8006c50 <HAL_GetTick>
 8008b7e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b80:	e00a      	b.n	8008b98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b82:	f7fe f865 	bl	8006c50 <HAL_GetTick>
 8008b86:	4602      	mov	r2, r0
 8008b88:	693b      	ldr	r3, [r7, #16]
 8008b8a:	1ad3      	subs	r3, r2, r3
 8008b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d901      	bls.n	8008b98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8008b94:	2303      	movs	r3, #3
 8008b96:	e036      	b.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b98:	4b1d      	ldr	r3, [pc, #116]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b9a:	6a1b      	ldr	r3, [r3, #32]
 8008b9c:	f003 0302 	and.w	r3, r3, #2
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d0ee      	beq.n	8008b82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008ba4:	4b1a      	ldr	r3, [pc, #104]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ba6:	6a1b      	ldr	r3, [r3, #32]
 8008ba8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	4917      	ldr	r1, [pc, #92]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008bb6:	7dfb      	ldrb	r3, [r7, #23]
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	d105      	bne.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008bbc:	4b14      	ldr	r3, [pc, #80]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bbe:	69db      	ldr	r3, [r3, #28]
 8008bc0:	4a13      	ldr	r2, [pc, #76]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008bc6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f003 0302 	and.w	r3, r3, #2
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d008      	beq.n	8008be6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008bd4:	4b0e      	ldr	r3, [pc, #56]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	689b      	ldr	r3, [r3, #8]
 8008be0:	490b      	ldr	r1, [pc, #44]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008be2:	4313      	orrs	r3, r2
 8008be4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f003 0310 	and.w	r3, r3, #16
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d008      	beq.n	8008c04 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008bf2:	4b07      	ldr	r3, [pc, #28]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	68db      	ldr	r3, [r3, #12]
 8008bfe:	4904      	ldr	r1, [pc, #16]	; (8008c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c00:	4313      	orrs	r3, r2
 8008c02:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008c04:	2300      	movs	r3, #0
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3718      	adds	r7, #24
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	bf00      	nop
 8008c10:	40021000 	.word	0x40021000
 8008c14:	40007000 	.word	0x40007000
 8008c18:	42420440 	.word	0x42420440

08008c1c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008c1c:	b590      	push	{r4, r7, lr}
 8008c1e:	b08d      	sub	sp, #52	; 0x34
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008c24:	4b5a      	ldr	r3, [pc, #360]	; (8008d90 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8008c26:	f107 040c 	add.w	r4, r7, #12
 8008c2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008c2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008c30:	f240 2301 	movw	r3, #513	; 0x201
 8008c34:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8008c36:	2300      	movs	r3, #0
 8008c38:	627b      	str	r3, [r7, #36]	; 0x24
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c3e:	2300      	movs	r3, #0
 8008c40:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8008c42:	2300      	movs	r3, #0
 8008c44:	61fb      	str	r3, [r7, #28]
 8008c46:	2300      	movs	r3, #0
 8008c48:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2b10      	cmp	r3, #16
 8008c4e:	d00a      	beq.n	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2b10      	cmp	r3, #16
 8008c54:	f200 8091 	bhi.w	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2b01      	cmp	r3, #1
 8008c5c:	d04c      	beq.n	8008cf8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2b02      	cmp	r3, #2
 8008c62:	d07c      	beq.n	8008d5e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8008c64:	e089      	b.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8008c66:	4b4b      	ldr	r3, [pc, #300]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8008c6c:	4b49      	ldr	r3, [pc, #292]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	f000 8082 	beq.w	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008c7a:	69fb      	ldr	r3, [r7, #28]
 8008c7c:	0c9b      	lsrs	r3, r3, #18
 8008c7e:	f003 030f 	and.w	r3, r3, #15
 8008c82:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008c86:	4413      	add	r3, r2
 8008c88:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008c8c:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008c8e:	69fb      	ldr	r3, [r7, #28]
 8008c90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d018      	beq.n	8008cca <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008c98:	4b3e      	ldr	r3, [pc, #248]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	0c5b      	lsrs	r3, r3, #17
 8008c9e:	f003 0301 	and.w	r3, r3, #1
 8008ca2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008ca6:	4413      	add	r3, r2
 8008ca8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008cac:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00d      	beq.n	8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8008cb8:	4a37      	ldr	r2, [pc, #220]	; (8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8008cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8008cc0:	6a3b      	ldr	r3, [r7, #32]
 8008cc2:	fb02 f303 	mul.w	r3, r2, r3
 8008cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008cc8:	e004      	b.n	8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008cca:	6a3b      	ldr	r3, [r7, #32]
 8008ccc:	4a33      	ldr	r2, [pc, #204]	; (8008d9c <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8008cce:	fb02 f303 	mul.w	r3, r2, r3
 8008cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8008cd4:	4b2f      	ldr	r3, [pc, #188]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008cdc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008ce0:	d102      	bne.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8008ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ce4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008ce6:	e04a      	b.n	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8008ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cea:	005b      	lsls	r3, r3, #1
 8008cec:	4a2c      	ldr	r2, [pc, #176]	; (8008da0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8008cee:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf2:	085b      	lsrs	r3, r3, #1
 8008cf4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008cf6:	e042      	b.n	8008d7e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8008cf8:	4b26      	ldr	r3, [pc, #152]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008cfa:	6a1b      	ldr	r3, [r3, #32]
 8008cfc:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8008cfe:	69fb      	ldr	r3, [r7, #28]
 8008d00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d08:	d108      	bne.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8008d0a:	69fb      	ldr	r3, [r7, #28]
 8008d0c:	f003 0302 	and.w	r3, r3, #2
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d003      	beq.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8008d14:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d18:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d1a:	e01f      	b.n	8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008d1c:	69fb      	ldr	r3, [r7, #28]
 8008d1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d26:	d109      	bne.n	8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8008d28:	4b1a      	ldr	r3, [pc, #104]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d2c:	f003 0302 	and.w	r3, r3, #2
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d003      	beq.n	8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8008d34:	f649 4340 	movw	r3, #40000	; 0x9c40
 8008d38:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d3a:	e00f      	b.n	8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008d3c:	69fb      	ldr	r3, [r7, #28]
 8008d3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008d46:	d11c      	bne.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8008d48:	4b12      	ldr	r3, [pc, #72]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d016      	beq.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8008d54:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008d58:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008d5a:	e012      	b.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8008d5c:	e011      	b.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8008d5e:	f7ff fe75 	bl	8008a4c <HAL_RCC_GetPCLK2Freq>
 8008d62:	4602      	mov	r2, r0
 8008d64:	4b0b      	ldr	r3, [pc, #44]	; (8008d94 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	0b9b      	lsrs	r3, r3, #14
 8008d6a:	f003 0303 	and.w	r3, r3, #3
 8008d6e:	3301      	adds	r3, #1
 8008d70:	005b      	lsls	r3, r3, #1
 8008d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d76:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008d78:	e004      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8008d7a:	bf00      	nop
 8008d7c:	e002      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8008d7e:	bf00      	nop
 8008d80:	e000      	b.n	8008d84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8008d82:	bf00      	nop
    }
  }
  return (frequency);
 8008d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3734      	adds	r7, #52	; 0x34
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd90      	pop	{r4, r7, pc}
 8008d8e:	bf00      	nop
 8008d90:	0800a708 	.word	0x0800a708
 8008d94:	40021000 	.word	0x40021000
 8008d98:	007a1200 	.word	0x007a1200
 8008d9c:	003d0900 	.word	0x003d0900
 8008da0:	aaaaaaab 	.word	0xaaaaaaab

08008da4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d101      	bne.n	8008db6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	e076      	b.n	8008ea4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d108      	bne.n	8008dd0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	685b      	ldr	r3, [r3, #4]
 8008dc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008dc6:	d009      	beq.n	8008ddc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	61da      	str	r2, [r3, #28]
 8008dce:	e005      	b.n	8008ddc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d106      	bne.n	8008dfc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f7fb fcb4 	bl	8004764 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2202      	movs	r2, #2
 8008e00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	681a      	ldr	r2, [r3, #0]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e12:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	685b      	ldr	r3, [r3, #4]
 8008e18:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	689b      	ldr	r3, [r3, #8]
 8008e20:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008e24:	431a      	orrs	r2, r3
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e2e:	431a      	orrs	r2, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	691b      	ldr	r3, [r3, #16]
 8008e34:	f003 0302 	and.w	r3, r3, #2
 8008e38:	431a      	orrs	r2, r3
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	695b      	ldr	r3, [r3, #20]
 8008e3e:	f003 0301 	and.w	r3, r3, #1
 8008e42:	431a      	orrs	r2, r3
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	699b      	ldr	r3, [r3, #24]
 8008e48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e4c:	431a      	orrs	r2, r3
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	69db      	ldr	r3, [r3, #28]
 8008e52:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008e56:	431a      	orrs	r2, r3
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a1b      	ldr	r3, [r3, #32]
 8008e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e60:	ea42 0103 	orr.w	r1, r2, r3
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e68:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	430a      	orrs	r2, r1
 8008e72:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	699b      	ldr	r3, [r3, #24]
 8008e78:	0c1a      	lsrs	r2, r3, #16
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f002 0204 	and.w	r2, r2, #4
 8008e82:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	69da      	ldr	r2, [r3, #28]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008e92:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2200      	movs	r2, #0
 8008e98:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008ea2:	2300      	movs	r3, #0
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3708      	adds	r7, #8
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b088      	sub	sp, #32
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	60f8      	str	r0, [r7, #12]
 8008eb4:	60b9      	str	r1, [r7, #8]
 8008eb6:	603b      	str	r3, [r7, #0]
 8008eb8:	4613      	mov	r3, r2
 8008eba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008ec6:	2b01      	cmp	r3, #1
 8008ec8:	d101      	bne.n	8008ece <HAL_SPI_Transmit+0x22>
 8008eca:	2302      	movs	r3, #2
 8008ecc:	e126      	b.n	800911c <HAL_SPI_Transmit+0x270>
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ed6:	f7fd febb 	bl	8006c50 <HAL_GetTick>
 8008eda:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008edc:	88fb      	ldrh	r3, [r7, #6]
 8008ede:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d002      	beq.n	8008ef2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008eec:	2302      	movs	r3, #2
 8008eee:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008ef0:	e10b      	b.n	800910a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d002      	beq.n	8008efe <HAL_SPI_Transmit+0x52>
 8008ef8:	88fb      	ldrh	r3, [r7, #6]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d102      	bne.n	8008f04 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
 8008f00:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008f02:	e102      	b.n	800910a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	2203      	movs	r2, #3
 8008f08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	68ba      	ldr	r2, [r7, #8]
 8008f16:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	88fa      	ldrh	r2, [r7, #6]
 8008f1c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	88fa      	ldrh	r2, [r7, #6]
 8008f22:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2200      	movs	r2, #0
 8008f28:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2200      	movs	r2, #0
 8008f34:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f4a:	d10f      	bne.n	8008f6c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	681a      	ldr	r2, [r3, #0]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008f6a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f76:	2b40      	cmp	r3, #64	; 0x40
 8008f78:	d007      	beq.n	8008f8a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	68db      	ldr	r3, [r3, #12]
 8008f8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f92:	d14b      	bne.n	800902c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d002      	beq.n	8008fa2 <HAL_SPI_Transmit+0xf6>
 8008f9c:	8afb      	ldrh	r3, [r7, #22]
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d13e      	bne.n	8009020 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fa6:	881a      	ldrh	r2, [r3, #0]
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fb2:	1c9a      	adds	r2, r3, #2
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	3b01      	subs	r3, #1
 8008fc0:	b29a      	uxth	r2, r3
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008fc6:	e02b      	b.n	8009020 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	f003 0302 	and.w	r3, r3, #2
 8008fd2:	2b02      	cmp	r3, #2
 8008fd4:	d112      	bne.n	8008ffc <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fda:	881a      	ldrh	r2, [r3, #0]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fe6:	1c9a      	adds	r2, r3, #2
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ff0:	b29b      	uxth	r3, r3
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	b29a      	uxth	r2, r3
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	86da      	strh	r2, [r3, #54]	; 0x36
 8008ffa:	e011      	b.n	8009020 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ffc:	f7fd fe28 	bl	8006c50 <HAL_GetTick>
 8009000:	4602      	mov	r2, r0
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	1ad3      	subs	r3, r2, r3
 8009006:	683a      	ldr	r2, [r7, #0]
 8009008:	429a      	cmp	r2, r3
 800900a:	d803      	bhi.n	8009014 <HAL_SPI_Transmit+0x168>
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009012:	d102      	bne.n	800901a <HAL_SPI_Transmit+0x16e>
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d102      	bne.n	8009020 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800901a:	2303      	movs	r3, #3
 800901c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800901e:	e074      	b.n	800910a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009024:	b29b      	uxth	r3, r3
 8009026:	2b00      	cmp	r3, #0
 8009028:	d1ce      	bne.n	8008fc8 <HAL_SPI_Transmit+0x11c>
 800902a:	e04c      	b.n	80090c6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d002      	beq.n	800903a <HAL_SPI_Transmit+0x18e>
 8009034:	8afb      	ldrh	r3, [r7, #22]
 8009036:	2b01      	cmp	r3, #1
 8009038:	d140      	bne.n	80090bc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	330c      	adds	r3, #12
 8009044:	7812      	ldrb	r2, [r2, #0]
 8009046:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800904c:	1c5a      	adds	r2, r3, #1
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009056:	b29b      	uxth	r3, r3
 8009058:	3b01      	subs	r3, #1
 800905a:	b29a      	uxth	r2, r3
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009060:	e02c      	b.n	80090bc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	689b      	ldr	r3, [r3, #8]
 8009068:	f003 0302 	and.w	r3, r3, #2
 800906c:	2b02      	cmp	r3, #2
 800906e:	d113      	bne.n	8009098 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	330c      	adds	r3, #12
 800907a:	7812      	ldrb	r2, [r2, #0]
 800907c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009082:	1c5a      	adds	r2, r3, #1
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800908c:	b29b      	uxth	r3, r3
 800908e:	3b01      	subs	r3, #1
 8009090:	b29a      	uxth	r2, r3
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	86da      	strh	r2, [r3, #54]	; 0x36
 8009096:	e011      	b.n	80090bc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009098:	f7fd fdda 	bl	8006c50 <HAL_GetTick>
 800909c:	4602      	mov	r2, r0
 800909e:	69bb      	ldr	r3, [r7, #24]
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	683a      	ldr	r2, [r7, #0]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d803      	bhi.n	80090b0 <HAL_SPI_Transmit+0x204>
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090ae:	d102      	bne.n	80090b6 <HAL_SPI_Transmit+0x20a>
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d102      	bne.n	80090bc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80090b6:	2303      	movs	r3, #3
 80090b8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80090ba:	e026      	b.n	800910a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090c0:	b29b      	uxth	r3, r3
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d1cd      	bne.n	8009062 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80090c6:	69ba      	ldr	r2, [r7, #24]
 80090c8:	6839      	ldr	r1, [r7, #0]
 80090ca:	68f8      	ldr	r0, [r7, #12]
 80090cc:	f000 fbb8 	bl	8009840 <SPI_EndRxTxTransaction>
 80090d0:	4603      	mov	r3, r0
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d002      	beq.n	80090dc <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2220      	movs	r2, #32
 80090da:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	689b      	ldr	r3, [r3, #8]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d10a      	bne.n	80090fa <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80090e4:	2300      	movs	r3, #0
 80090e6:	613b      	str	r3, [r7, #16]
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	68db      	ldr	r3, [r3, #12]
 80090ee:	613b      	str	r3, [r7, #16]
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	689b      	ldr	r3, [r3, #8]
 80090f6:	613b      	str	r3, [r7, #16]
 80090f8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d002      	beq.n	8009108 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009102:	2301      	movs	r3, #1
 8009104:	77fb      	strb	r3, [r7, #31]
 8009106:	e000      	b.n	800910a <HAL_SPI_Transmit+0x25e>
  }

error:
 8009108:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2201      	movs	r2, #1
 800910e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2200      	movs	r2, #0
 8009116:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800911a:	7ffb      	ldrb	r3, [r7, #31]
}
 800911c:	4618      	mov	r0, r3
 800911e:	3720      	adds	r7, #32
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b088      	sub	sp, #32
 8009128:	af02      	add	r7, sp, #8
 800912a:	60f8      	str	r0, [r7, #12]
 800912c:	60b9      	str	r1, [r7, #8]
 800912e:	603b      	str	r3, [r7, #0]
 8009130:	4613      	mov	r3, r2
 8009132:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009134:	2300      	movs	r3, #0
 8009136:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009140:	d112      	bne.n	8009168 <HAL_SPI_Receive+0x44>
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	689b      	ldr	r3, [r3, #8]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d10e      	bne.n	8009168 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	2204      	movs	r2, #4
 800914e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009152:	88fa      	ldrh	r2, [r7, #6]
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	9300      	str	r3, [sp, #0]
 8009158:	4613      	mov	r3, r2
 800915a:	68ba      	ldr	r2, [r7, #8]
 800915c:	68b9      	ldr	r1, [r7, #8]
 800915e:	68f8      	ldr	r0, [r7, #12]
 8009160:	f000 f8f1 	bl	8009346 <HAL_SPI_TransmitReceive>
 8009164:	4603      	mov	r3, r0
 8009166:	e0ea      	b.n	800933e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800916e:	2b01      	cmp	r3, #1
 8009170:	d101      	bne.n	8009176 <HAL_SPI_Receive+0x52>
 8009172:	2302      	movs	r3, #2
 8009174:	e0e3      	b.n	800933e <HAL_SPI_Receive+0x21a>
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2201      	movs	r2, #1
 800917a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800917e:	f7fd fd67 	bl	8006c50 <HAL_GetTick>
 8009182:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800918a:	b2db      	uxtb	r3, r3
 800918c:	2b01      	cmp	r3, #1
 800918e:	d002      	beq.n	8009196 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8009190:	2302      	movs	r3, #2
 8009192:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009194:	e0ca      	b.n	800932c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d002      	beq.n	80091a2 <HAL_SPI_Receive+0x7e>
 800919c:	88fb      	ldrh	r3, [r7, #6]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d102      	bne.n	80091a8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80091a6:	e0c1      	b.n	800932c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	2204      	movs	r2, #4
 80091ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2200      	movs	r2, #0
 80091b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	88fa      	ldrh	r2, [r7, #6]
 80091c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	88fa      	ldrh	r2, [r7, #6]
 80091c6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2200      	movs	r2, #0
 80091cc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2200      	movs	r2, #0
 80091d2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2200      	movs	r2, #0
 80091d8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2200      	movs	r2, #0
 80091de:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2200      	movs	r2, #0
 80091e4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	689b      	ldr	r3, [r3, #8]
 80091ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091ee:	d10f      	bne.n	8009210 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80091fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800920e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800921a:	2b40      	cmp	r3, #64	; 0x40
 800921c:	d007      	beq.n	800922e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800922c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	68db      	ldr	r3, [r3, #12]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d162      	bne.n	80092fc <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009236:	e02e      	b.n	8009296 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	f003 0301 	and.w	r3, r3, #1
 8009242:	2b01      	cmp	r3, #1
 8009244:	d115      	bne.n	8009272 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f103 020c 	add.w	r2, r3, #12
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009252:	7812      	ldrb	r2, [r2, #0]
 8009254:	b2d2      	uxtb	r2, r2
 8009256:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800925c:	1c5a      	adds	r2, r3, #1
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009266:	b29b      	uxth	r3, r3
 8009268:	3b01      	subs	r3, #1
 800926a:	b29a      	uxth	r2, r3
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009270:	e011      	b.n	8009296 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009272:	f7fd fced 	bl	8006c50 <HAL_GetTick>
 8009276:	4602      	mov	r2, r0
 8009278:	693b      	ldr	r3, [r7, #16]
 800927a:	1ad3      	subs	r3, r2, r3
 800927c:	683a      	ldr	r2, [r7, #0]
 800927e:	429a      	cmp	r2, r3
 8009280:	d803      	bhi.n	800928a <HAL_SPI_Receive+0x166>
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009288:	d102      	bne.n	8009290 <HAL_SPI_Receive+0x16c>
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d102      	bne.n	8009296 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8009290:	2303      	movs	r3, #3
 8009292:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009294:	e04a      	b.n	800932c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800929a:	b29b      	uxth	r3, r3
 800929c:	2b00      	cmp	r3, #0
 800929e:	d1cb      	bne.n	8009238 <HAL_SPI_Receive+0x114>
 80092a0:	e031      	b.n	8009306 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	f003 0301 	and.w	r3, r3, #1
 80092ac:	2b01      	cmp	r3, #1
 80092ae:	d113      	bne.n	80092d8 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	68da      	ldr	r2, [r3, #12]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092ba:	b292      	uxth	r2, r2
 80092bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092c2:	1c9a      	adds	r2, r3, #2
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	3b01      	subs	r3, #1
 80092d0:	b29a      	uxth	r2, r3
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80092d6:	e011      	b.n	80092fc <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092d8:	f7fd fcba 	bl	8006c50 <HAL_GetTick>
 80092dc:	4602      	mov	r2, r0
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	1ad3      	subs	r3, r2, r3
 80092e2:	683a      	ldr	r2, [r7, #0]
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d803      	bhi.n	80092f0 <HAL_SPI_Receive+0x1cc>
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ee:	d102      	bne.n	80092f6 <HAL_SPI_Receive+0x1d2>
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d102      	bne.n	80092fc <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80092f6:	2303      	movs	r3, #3
 80092f8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80092fa:	e017      	b.n	800932c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009300:	b29b      	uxth	r3, r3
 8009302:	2b00      	cmp	r3, #0
 8009304:	d1cd      	bne.n	80092a2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009306:	693a      	ldr	r2, [r7, #16]
 8009308:	6839      	ldr	r1, [r7, #0]
 800930a:	68f8      	ldr	r0, [r7, #12]
 800930c:	f000 fa46 	bl	800979c <SPI_EndRxTransaction>
 8009310:	4603      	mov	r3, r0
 8009312:	2b00      	cmp	r3, #0
 8009314:	d002      	beq.n	800931c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2220      	movs	r2, #32
 800931a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009320:	2b00      	cmp	r3, #0
 8009322:	d002      	beq.n	800932a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8009324:	2301      	movs	r3, #1
 8009326:	75fb      	strb	r3, [r7, #23]
 8009328:	e000      	b.n	800932c <HAL_SPI_Receive+0x208>
  }

error :
 800932a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2201      	movs	r2, #1
 8009330:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2200      	movs	r2, #0
 8009338:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800933c:	7dfb      	ldrb	r3, [r7, #23]
}
 800933e:	4618      	mov	r0, r3
 8009340:	3718      	adds	r7, #24
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009346:	b580      	push	{r7, lr}
 8009348:	b08c      	sub	sp, #48	; 0x30
 800934a:	af00      	add	r7, sp, #0
 800934c:	60f8      	str	r0, [r7, #12]
 800934e:	60b9      	str	r1, [r7, #8]
 8009350:	607a      	str	r2, [r7, #4]
 8009352:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009354:	2301      	movs	r3, #1
 8009356:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009358:	2300      	movs	r3, #0
 800935a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009364:	2b01      	cmp	r3, #1
 8009366:	d101      	bne.n	800936c <HAL_SPI_TransmitReceive+0x26>
 8009368:	2302      	movs	r3, #2
 800936a:	e18a      	b.n	8009682 <HAL_SPI_TransmitReceive+0x33c>
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2201      	movs	r2, #1
 8009370:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009374:	f7fd fc6c 	bl	8006c50 <HAL_GetTick>
 8009378:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009380:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800938a:	887b      	ldrh	r3, [r7, #2]
 800938c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800938e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009392:	2b01      	cmp	r3, #1
 8009394:	d00f      	beq.n	80093b6 <HAL_SPI_TransmitReceive+0x70>
 8009396:	69fb      	ldr	r3, [r7, #28]
 8009398:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800939c:	d107      	bne.n	80093ae <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	689b      	ldr	r3, [r3, #8]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d103      	bne.n	80093ae <HAL_SPI_TransmitReceive+0x68>
 80093a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80093aa:	2b04      	cmp	r3, #4
 80093ac:	d003      	beq.n	80093b6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80093ae:	2302      	movs	r3, #2
 80093b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80093b4:	e15b      	b.n	800966e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d005      	beq.n	80093c8 <HAL_SPI_TransmitReceive+0x82>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d002      	beq.n	80093c8 <HAL_SPI_TransmitReceive+0x82>
 80093c2:	887b      	ldrh	r3, [r7, #2]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d103      	bne.n	80093d0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80093c8:	2301      	movs	r3, #1
 80093ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80093ce:	e14e      	b.n	800966e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80093d6:	b2db      	uxtb	r3, r3
 80093d8:	2b04      	cmp	r3, #4
 80093da:	d003      	beq.n	80093e4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	2205      	movs	r2, #5
 80093e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	2200      	movs	r2, #0
 80093e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	687a      	ldr	r2, [r7, #4]
 80093ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	887a      	ldrh	r2, [r7, #2]
 80093f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	887a      	ldrh	r2, [r7, #2]
 80093fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	68ba      	ldr	r2, [r7, #8]
 8009400:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	887a      	ldrh	r2, [r7, #2]
 8009406:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	887a      	ldrh	r2, [r7, #2]
 800940c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	2200      	movs	r2, #0
 8009412:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2200      	movs	r2, #0
 8009418:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009424:	2b40      	cmp	r3, #64	; 0x40
 8009426:	d007      	beq.n	8009438 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	681a      	ldr	r2, [r3, #0]
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009436:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	68db      	ldr	r3, [r3, #12]
 800943c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009440:	d178      	bne.n	8009534 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d002      	beq.n	8009450 <HAL_SPI_TransmitReceive+0x10a>
 800944a:	8b7b      	ldrh	r3, [r7, #26]
 800944c:	2b01      	cmp	r3, #1
 800944e:	d166      	bne.n	800951e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009454:	881a      	ldrh	r2, [r3, #0]
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009460:	1c9a      	adds	r2, r3, #2
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800946a:	b29b      	uxth	r3, r3
 800946c:	3b01      	subs	r3, #1
 800946e:	b29a      	uxth	r2, r3
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009474:	e053      	b.n	800951e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	f003 0302 	and.w	r3, r3, #2
 8009480:	2b02      	cmp	r3, #2
 8009482:	d11b      	bne.n	80094bc <HAL_SPI_TransmitReceive+0x176>
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009488:	b29b      	uxth	r3, r3
 800948a:	2b00      	cmp	r3, #0
 800948c:	d016      	beq.n	80094bc <HAL_SPI_TransmitReceive+0x176>
 800948e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009490:	2b01      	cmp	r3, #1
 8009492:	d113      	bne.n	80094bc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009498:	881a      	ldrh	r2, [r3, #0]
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094a4:	1c9a      	adds	r2, r3, #2
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	3b01      	subs	r3, #1
 80094b2:	b29a      	uxth	r2, r3
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80094b8:	2300      	movs	r3, #0
 80094ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	689b      	ldr	r3, [r3, #8]
 80094c2:	f003 0301 	and.w	r3, r3, #1
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d119      	bne.n	80094fe <HAL_SPI_TransmitReceive+0x1b8>
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094ce:	b29b      	uxth	r3, r3
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d014      	beq.n	80094fe <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	68da      	ldr	r2, [r3, #12]
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094de:	b292      	uxth	r2, r2
 80094e0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094e6:	1c9a      	adds	r2, r3, #2
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	3b01      	subs	r3, #1
 80094f4:	b29a      	uxth	r2, r3
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80094fa:	2301      	movs	r3, #1
 80094fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80094fe:	f7fd fba7 	bl	8006c50 <HAL_GetTick>
 8009502:	4602      	mov	r2, r0
 8009504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009506:	1ad3      	subs	r3, r2, r3
 8009508:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800950a:	429a      	cmp	r2, r3
 800950c:	d807      	bhi.n	800951e <HAL_SPI_TransmitReceive+0x1d8>
 800950e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009514:	d003      	beq.n	800951e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009516:	2303      	movs	r3, #3
 8009518:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800951c:	e0a7      	b.n	800966e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009522:	b29b      	uxth	r3, r3
 8009524:	2b00      	cmp	r3, #0
 8009526:	d1a6      	bne.n	8009476 <HAL_SPI_TransmitReceive+0x130>
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800952c:	b29b      	uxth	r3, r3
 800952e:	2b00      	cmp	r3, #0
 8009530:	d1a1      	bne.n	8009476 <HAL_SPI_TransmitReceive+0x130>
 8009532:	e07c      	b.n	800962e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d002      	beq.n	8009542 <HAL_SPI_TransmitReceive+0x1fc>
 800953c:	8b7b      	ldrh	r3, [r7, #26]
 800953e:	2b01      	cmp	r3, #1
 8009540:	d16b      	bne.n	800961a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	330c      	adds	r3, #12
 800954c:	7812      	ldrb	r2, [r2, #0]
 800954e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009554:	1c5a      	adds	r2, r3, #1
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800955e:	b29b      	uxth	r3, r3
 8009560:	3b01      	subs	r3, #1
 8009562:	b29a      	uxth	r2, r3
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009568:	e057      	b.n	800961a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	689b      	ldr	r3, [r3, #8]
 8009570:	f003 0302 	and.w	r3, r3, #2
 8009574:	2b02      	cmp	r3, #2
 8009576:	d11c      	bne.n	80095b2 <HAL_SPI_TransmitReceive+0x26c>
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800957c:	b29b      	uxth	r3, r3
 800957e:	2b00      	cmp	r3, #0
 8009580:	d017      	beq.n	80095b2 <HAL_SPI_TransmitReceive+0x26c>
 8009582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009584:	2b01      	cmp	r3, #1
 8009586:	d114      	bne.n	80095b2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	330c      	adds	r3, #12
 8009592:	7812      	ldrb	r2, [r2, #0]
 8009594:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800959a:	1c5a      	adds	r2, r3, #1
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095a4:	b29b      	uxth	r3, r3
 80095a6:	3b01      	subs	r3, #1
 80095a8:	b29a      	uxth	r2, r3
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80095ae:	2300      	movs	r3, #0
 80095b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	689b      	ldr	r3, [r3, #8]
 80095b8:	f003 0301 	and.w	r3, r3, #1
 80095bc:	2b01      	cmp	r3, #1
 80095be:	d119      	bne.n	80095f4 <HAL_SPI_TransmitReceive+0x2ae>
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d014      	beq.n	80095f4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	68da      	ldr	r2, [r3, #12]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d4:	b2d2      	uxtb	r2, r2
 80095d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095dc:	1c5a      	adds	r2, r3, #1
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	3b01      	subs	r3, #1
 80095ea:	b29a      	uxth	r2, r3
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80095f0:	2301      	movs	r3, #1
 80095f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80095f4:	f7fd fb2c 	bl	8006c50 <HAL_GetTick>
 80095f8:	4602      	mov	r2, r0
 80095fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095fc:	1ad3      	subs	r3, r2, r3
 80095fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009600:	429a      	cmp	r2, r3
 8009602:	d803      	bhi.n	800960c <HAL_SPI_TransmitReceive+0x2c6>
 8009604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800960a:	d102      	bne.n	8009612 <HAL_SPI_TransmitReceive+0x2cc>
 800960c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800960e:	2b00      	cmp	r3, #0
 8009610:	d103      	bne.n	800961a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009612:	2303      	movs	r3, #3
 8009614:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009618:	e029      	b.n	800966e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800961e:	b29b      	uxth	r3, r3
 8009620:	2b00      	cmp	r3, #0
 8009622:	d1a2      	bne.n	800956a <HAL_SPI_TransmitReceive+0x224>
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009628:	b29b      	uxth	r3, r3
 800962a:	2b00      	cmp	r3, #0
 800962c:	d19d      	bne.n	800956a <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800962e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009630:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009632:	68f8      	ldr	r0, [r7, #12]
 8009634:	f000 f904 	bl	8009840 <SPI_EndRxTxTransaction>
 8009638:	4603      	mov	r3, r0
 800963a:	2b00      	cmp	r3, #0
 800963c:	d006      	beq.n	800964c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800963e:	2301      	movs	r3, #1
 8009640:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2220      	movs	r2, #32
 8009648:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800964a:	e010      	b.n	800966e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	689b      	ldr	r3, [r3, #8]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d10b      	bne.n	800966c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009654:	2300      	movs	r3, #0
 8009656:	617b      	str	r3, [r7, #20]
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	68db      	ldr	r3, [r3, #12]
 800965e:	617b      	str	r3, [r7, #20]
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	689b      	ldr	r3, [r3, #8]
 8009666:	617b      	str	r3, [r7, #20]
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	e000      	b.n	800966e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800966c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2201      	movs	r2, #1
 8009672:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2200      	movs	r2, #0
 800967a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800967e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009682:	4618      	mov	r0, r3
 8009684:	3730      	adds	r7, #48	; 0x30
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
	...

0800968c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b088      	sub	sp, #32
 8009690:	af00      	add	r7, sp, #0
 8009692:	60f8      	str	r0, [r7, #12]
 8009694:	60b9      	str	r1, [r7, #8]
 8009696:	603b      	str	r3, [r7, #0]
 8009698:	4613      	mov	r3, r2
 800969a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800969c:	f7fd fad8 	bl	8006c50 <HAL_GetTick>
 80096a0:	4602      	mov	r2, r0
 80096a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a4:	1a9b      	subs	r3, r3, r2
 80096a6:	683a      	ldr	r2, [r7, #0]
 80096a8:	4413      	add	r3, r2
 80096aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80096ac:	f7fd fad0 	bl	8006c50 <HAL_GetTick>
 80096b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80096b2:	4b39      	ldr	r3, [pc, #228]	; (8009798 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	015b      	lsls	r3, r3, #5
 80096b8:	0d1b      	lsrs	r3, r3, #20
 80096ba:	69fa      	ldr	r2, [r7, #28]
 80096bc:	fb02 f303 	mul.w	r3, r2, r3
 80096c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096c2:	e054      	b.n	800976e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ca:	d050      	beq.n	800976e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80096cc:	f7fd fac0 	bl	8006c50 <HAL_GetTick>
 80096d0:	4602      	mov	r2, r0
 80096d2:	69bb      	ldr	r3, [r7, #24]
 80096d4:	1ad3      	subs	r3, r2, r3
 80096d6:	69fa      	ldr	r2, [r7, #28]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d902      	bls.n	80096e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80096dc:	69fb      	ldr	r3, [r7, #28]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d13d      	bne.n	800975e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	685a      	ldr	r2, [r3, #4]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80096f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80096fa:	d111      	bne.n	8009720 <SPI_WaitFlagStateUntilTimeout+0x94>
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	689b      	ldr	r3, [r3, #8]
 8009700:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009704:	d004      	beq.n	8009710 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	689b      	ldr	r3, [r3, #8]
 800970a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800970e:	d107      	bne.n	8009720 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	681a      	ldr	r2, [r3, #0]
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800971e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009724:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009728:	d10f      	bne.n	800974a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009738:	601a      	str	r2, [r3, #0]
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	681a      	ldr	r2, [r3, #0]
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009748:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2201      	movs	r2, #1
 800974e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2200      	movs	r2, #0
 8009756:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800975a:	2303      	movs	r3, #3
 800975c:	e017      	b.n	800978e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800975e:	697b      	ldr	r3, [r7, #20]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d101      	bne.n	8009768 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009764:	2300      	movs	r3, #0
 8009766:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	3b01      	subs	r3, #1
 800976c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	689a      	ldr	r2, [r3, #8]
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	4013      	ands	r3, r2
 8009778:	68ba      	ldr	r2, [r7, #8]
 800977a:	429a      	cmp	r2, r3
 800977c:	bf0c      	ite	eq
 800977e:	2301      	moveq	r3, #1
 8009780:	2300      	movne	r3, #0
 8009782:	b2db      	uxtb	r3, r3
 8009784:	461a      	mov	r2, r3
 8009786:	79fb      	ldrb	r3, [r7, #7]
 8009788:	429a      	cmp	r2, r3
 800978a:	d19b      	bne.n	80096c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800978c:	2300      	movs	r3, #0
}
 800978e:	4618      	mov	r0, r3
 8009790:	3720      	adds	r7, #32
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop
 8009798:	2000004c 	.word	0x2000004c

0800979c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af02      	add	r7, sp, #8
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	60b9      	str	r1, [r7, #8]
 80097a6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80097b0:	d111      	bne.n	80097d6 <SPI_EndRxTransaction+0x3a>
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	689b      	ldr	r3, [r3, #8]
 80097b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097ba:	d004      	beq.n	80097c6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097c4:	d107      	bne.n	80097d6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	681a      	ldr	r2, [r3, #0]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097d4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80097de:	d117      	bne.n	8009810 <SPI_EndRxTransaction+0x74>
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097e8:	d112      	bne.n	8009810 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	9300      	str	r3, [sp, #0]
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	2200      	movs	r2, #0
 80097f2:	2101      	movs	r1, #1
 80097f4:	68f8      	ldr	r0, [r7, #12]
 80097f6:	f7ff ff49 	bl	800968c <SPI_WaitFlagStateUntilTimeout>
 80097fa:	4603      	mov	r3, r0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d01a      	beq.n	8009836 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009804:	f043 0220 	orr.w	r2, r3, #32
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800980c:	2303      	movs	r3, #3
 800980e:	e013      	b.n	8009838 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	9300      	str	r3, [sp, #0]
 8009814:	68bb      	ldr	r3, [r7, #8]
 8009816:	2200      	movs	r2, #0
 8009818:	2180      	movs	r1, #128	; 0x80
 800981a:	68f8      	ldr	r0, [r7, #12]
 800981c:	f7ff ff36 	bl	800968c <SPI_WaitFlagStateUntilTimeout>
 8009820:	4603      	mov	r3, r0
 8009822:	2b00      	cmp	r3, #0
 8009824:	d007      	beq.n	8009836 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800982a:	f043 0220 	orr.w	r2, r3, #32
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009832:	2303      	movs	r3, #3
 8009834:	e000      	b.n	8009838 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8009836:	2300      	movs	r3, #0
}
 8009838:	4618      	mov	r0, r3
 800983a:	3710      	adds	r7, #16
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b086      	sub	sp, #24
 8009844:	af02      	add	r7, sp, #8
 8009846:	60f8      	str	r0, [r7, #12]
 8009848:	60b9      	str	r1, [r7, #8]
 800984a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	9300      	str	r3, [sp, #0]
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	2200      	movs	r2, #0
 8009854:	2180      	movs	r1, #128	; 0x80
 8009856:	68f8      	ldr	r0, [r7, #12]
 8009858:	f7ff ff18 	bl	800968c <SPI_WaitFlagStateUntilTimeout>
 800985c:	4603      	mov	r3, r0
 800985e:	2b00      	cmp	r3, #0
 8009860:	d007      	beq.n	8009872 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009866:	f043 0220 	orr.w	r2, r3, #32
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800986e:	2303      	movs	r3, #3
 8009870:	e000      	b.n	8009874 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	3710      	adds	r7, #16
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b082      	sub	sp, #8
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d101      	bne.n	800988e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800988a:	2301      	movs	r3, #1
 800988c:	e041      	b.n	8009912 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009894:	b2db      	uxtb	r3, r3
 8009896:	2b00      	cmp	r3, #0
 8009898:	d106      	bne.n	80098a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2200      	movs	r2, #0
 800989e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f7fa ffa8 	bl	80047f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2202      	movs	r2, #2
 80098ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681a      	ldr	r2, [r3, #0]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	3304      	adds	r3, #4
 80098b8:	4619      	mov	r1, r3
 80098ba:	4610      	mov	r0, r2
 80098bc:	f000 f8f2 	bl	8009aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2201      	movs	r2, #1
 80098c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2201      	movs	r2, #1
 80098cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2201      	movs	r2, #1
 80098d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2201      	movs	r2, #1
 80098dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2201      	movs	r2, #1
 80098e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2201      	movs	r2, #1
 80098ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2201      	movs	r2, #1
 80098f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2201      	movs	r2, #1
 80098fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2201      	movs	r2, #1
 8009904:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2201      	movs	r2, #1
 800990c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009910:	2300      	movs	r3, #0
}
 8009912:	4618      	mov	r0, r3
 8009914:	3708      	adds	r7, #8
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}

0800991a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800991a:	b580      	push	{r7, lr}
 800991c:	b084      	sub	sp, #16
 800991e:	af00      	add	r7, sp, #0
 8009920:	6078      	str	r0, [r7, #4]
 8009922:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800992a:	2b01      	cmp	r3, #1
 800992c:	d101      	bne.n	8009932 <HAL_TIM_ConfigClockSource+0x18>
 800992e:	2302      	movs	r3, #2
 8009930:	e0b3      	b.n	8009a9a <HAL_TIM_ConfigClockSource+0x180>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2201      	movs	r2, #1
 8009936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2202      	movs	r2, #2
 800993e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009950:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009958:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	68fa      	ldr	r2, [r7, #12]
 8009960:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800996a:	d03e      	beq.n	80099ea <HAL_TIM_ConfigClockSource+0xd0>
 800996c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009970:	f200 8087 	bhi.w	8009a82 <HAL_TIM_ConfigClockSource+0x168>
 8009974:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009978:	f000 8085 	beq.w	8009a86 <HAL_TIM_ConfigClockSource+0x16c>
 800997c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009980:	d87f      	bhi.n	8009a82 <HAL_TIM_ConfigClockSource+0x168>
 8009982:	2b70      	cmp	r3, #112	; 0x70
 8009984:	d01a      	beq.n	80099bc <HAL_TIM_ConfigClockSource+0xa2>
 8009986:	2b70      	cmp	r3, #112	; 0x70
 8009988:	d87b      	bhi.n	8009a82 <HAL_TIM_ConfigClockSource+0x168>
 800998a:	2b60      	cmp	r3, #96	; 0x60
 800998c:	d050      	beq.n	8009a30 <HAL_TIM_ConfigClockSource+0x116>
 800998e:	2b60      	cmp	r3, #96	; 0x60
 8009990:	d877      	bhi.n	8009a82 <HAL_TIM_ConfigClockSource+0x168>
 8009992:	2b50      	cmp	r3, #80	; 0x50
 8009994:	d03c      	beq.n	8009a10 <HAL_TIM_ConfigClockSource+0xf6>
 8009996:	2b50      	cmp	r3, #80	; 0x50
 8009998:	d873      	bhi.n	8009a82 <HAL_TIM_ConfigClockSource+0x168>
 800999a:	2b40      	cmp	r3, #64	; 0x40
 800999c:	d058      	beq.n	8009a50 <HAL_TIM_ConfigClockSource+0x136>
 800999e:	2b40      	cmp	r3, #64	; 0x40
 80099a0:	d86f      	bhi.n	8009a82 <HAL_TIM_ConfigClockSource+0x168>
 80099a2:	2b30      	cmp	r3, #48	; 0x30
 80099a4:	d064      	beq.n	8009a70 <HAL_TIM_ConfigClockSource+0x156>
 80099a6:	2b30      	cmp	r3, #48	; 0x30
 80099a8:	d86b      	bhi.n	8009a82 <HAL_TIM_ConfigClockSource+0x168>
 80099aa:	2b20      	cmp	r3, #32
 80099ac:	d060      	beq.n	8009a70 <HAL_TIM_ConfigClockSource+0x156>
 80099ae:	2b20      	cmp	r3, #32
 80099b0:	d867      	bhi.n	8009a82 <HAL_TIM_ConfigClockSource+0x168>
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d05c      	beq.n	8009a70 <HAL_TIM_ConfigClockSource+0x156>
 80099b6:	2b10      	cmp	r3, #16
 80099b8:	d05a      	beq.n	8009a70 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80099ba:	e062      	b.n	8009a82 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6818      	ldr	r0, [r3, #0]
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	6899      	ldr	r1, [r3, #8]
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	685a      	ldr	r2, [r3, #4]
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	68db      	ldr	r3, [r3, #12]
 80099cc:	f000 f943 	bl	8009c56 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	689b      	ldr	r3, [r3, #8]
 80099d6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80099de:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	68fa      	ldr	r2, [r7, #12]
 80099e6:	609a      	str	r2, [r3, #8]
      break;
 80099e8:	e04e      	b.n	8009a88 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6818      	ldr	r0, [r3, #0]
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	6899      	ldr	r1, [r3, #8]
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	685a      	ldr	r2, [r3, #4]
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	68db      	ldr	r3, [r3, #12]
 80099fa:	f000 f92c 	bl	8009c56 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	689a      	ldr	r2, [r3, #8]
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009a0c:	609a      	str	r2, [r3, #8]
      break;
 8009a0e:	e03b      	b.n	8009a88 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6818      	ldr	r0, [r3, #0]
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	6859      	ldr	r1, [r3, #4]
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	461a      	mov	r2, r3
 8009a1e:	f000 f8a3 	bl	8009b68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	2150      	movs	r1, #80	; 0x50
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f000 f8fa 	bl	8009c22 <TIM_ITRx_SetConfig>
      break;
 8009a2e:	e02b      	b.n	8009a88 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6818      	ldr	r0, [r3, #0]
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	6859      	ldr	r1, [r3, #4]
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	68db      	ldr	r3, [r3, #12]
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	f000 f8c1 	bl	8009bc4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	2160      	movs	r1, #96	; 0x60
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f000 f8ea 	bl	8009c22 <TIM_ITRx_SetConfig>
      break;
 8009a4e:	e01b      	b.n	8009a88 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	6818      	ldr	r0, [r3, #0]
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	6859      	ldr	r1, [r3, #4]
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	68db      	ldr	r3, [r3, #12]
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	f000 f883 	bl	8009b68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	2140      	movs	r1, #64	; 0x40
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f000 f8da 	bl	8009c22 <TIM_ITRx_SetConfig>
      break;
 8009a6e:	e00b      	b.n	8009a88 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681a      	ldr	r2, [r3, #0]
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4619      	mov	r1, r3
 8009a7a:	4610      	mov	r0, r2
 8009a7c:	f000 f8d1 	bl	8009c22 <TIM_ITRx_SetConfig>
        break;
 8009a80:	e002      	b.n	8009a88 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009a82:	bf00      	nop
 8009a84:	e000      	b.n	8009a88 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009a86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2200      	movs	r2, #0
 8009a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009a98:	2300      	movs	r3, #0
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3710      	adds	r7, #16
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}
	...

08009aa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
 8009aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	4a29      	ldr	r2, [pc, #164]	; (8009b5c <TIM_Base_SetConfig+0xb8>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d00b      	beq.n	8009ad4 <TIM_Base_SetConfig+0x30>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ac2:	d007      	beq.n	8009ad4 <TIM_Base_SetConfig+0x30>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	4a26      	ldr	r2, [pc, #152]	; (8009b60 <TIM_Base_SetConfig+0xbc>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d003      	beq.n	8009ad4 <TIM_Base_SetConfig+0x30>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	4a25      	ldr	r2, [pc, #148]	; (8009b64 <TIM_Base_SetConfig+0xc0>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d108      	bne.n	8009ae6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ada:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	68fa      	ldr	r2, [r7, #12]
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	4a1c      	ldr	r2, [pc, #112]	; (8009b5c <TIM_Base_SetConfig+0xb8>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d00b      	beq.n	8009b06 <TIM_Base_SetConfig+0x62>
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009af4:	d007      	beq.n	8009b06 <TIM_Base_SetConfig+0x62>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	4a19      	ldr	r2, [pc, #100]	; (8009b60 <TIM_Base_SetConfig+0xbc>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d003      	beq.n	8009b06 <TIM_Base_SetConfig+0x62>
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	4a18      	ldr	r2, [pc, #96]	; (8009b64 <TIM_Base_SetConfig+0xc0>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d108      	bne.n	8009b18 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	68db      	ldr	r3, [r3, #12]
 8009b12:	68fa      	ldr	r2, [r7, #12]
 8009b14:	4313      	orrs	r3, r2
 8009b16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	695b      	ldr	r3, [r3, #20]
 8009b22:	4313      	orrs	r3, r2
 8009b24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	68fa      	ldr	r2, [r7, #12]
 8009b2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	689a      	ldr	r2, [r3, #8]
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	681a      	ldr	r2, [r3, #0]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	4a07      	ldr	r2, [pc, #28]	; (8009b5c <TIM_Base_SetConfig+0xb8>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d103      	bne.n	8009b4c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	691a      	ldr	r2, [r3, #16]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2201      	movs	r2, #1
 8009b50:	615a      	str	r2, [r3, #20]
}
 8009b52:	bf00      	nop
 8009b54:	3714      	adds	r7, #20
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bc80      	pop	{r7}
 8009b5a:	4770      	bx	lr
 8009b5c:	40012c00 	.word	0x40012c00
 8009b60:	40000400 	.word	0x40000400
 8009b64:	40000800 	.word	0x40000800

08009b68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b087      	sub	sp, #28
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	60f8      	str	r0, [r7, #12]
 8009b70:	60b9      	str	r1, [r7, #8]
 8009b72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	6a1b      	ldr	r3, [r3, #32]
 8009b78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	6a1b      	ldr	r3, [r3, #32]
 8009b7e:	f023 0201 	bic.w	r2, r3, #1
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	699b      	ldr	r3, [r3, #24]
 8009b8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009b92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	011b      	lsls	r3, r3, #4
 8009b98:	693a      	ldr	r2, [r7, #16]
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009b9e:	697b      	ldr	r3, [r7, #20]
 8009ba0:	f023 030a 	bic.w	r3, r3, #10
 8009ba4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009ba6:	697a      	ldr	r2, [r7, #20]
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	4313      	orrs	r3, r2
 8009bac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	693a      	ldr	r2, [r7, #16]
 8009bb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	697a      	ldr	r2, [r7, #20]
 8009bb8:	621a      	str	r2, [r3, #32]
}
 8009bba:	bf00      	nop
 8009bbc:	371c      	adds	r7, #28
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bc80      	pop	{r7}
 8009bc2:	4770      	bx	lr

08009bc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b087      	sub	sp, #28
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	60f8      	str	r0, [r7, #12]
 8009bcc:	60b9      	str	r1, [r7, #8]
 8009bce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6a1b      	ldr	r3, [r3, #32]
 8009bd4:	f023 0210 	bic.w	r2, r3, #16
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	699b      	ldr	r3, [r3, #24]
 8009be0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	6a1b      	ldr	r3, [r3, #32]
 8009be6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009bee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	031b      	lsls	r3, r3, #12
 8009bf4:	697a      	ldr	r2, [r7, #20]
 8009bf6:	4313      	orrs	r3, r2
 8009bf8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009c00:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	011b      	lsls	r3, r3, #4
 8009c06:	693a      	ldr	r2, [r7, #16]
 8009c08:	4313      	orrs	r3, r2
 8009c0a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	697a      	ldr	r2, [r7, #20]
 8009c10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	693a      	ldr	r2, [r7, #16]
 8009c16:	621a      	str	r2, [r3, #32]
}
 8009c18:	bf00      	nop
 8009c1a:	371c      	adds	r7, #28
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bc80      	pop	{r7}
 8009c20:	4770      	bx	lr

08009c22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c22:	b480      	push	{r7}
 8009c24:	b085      	sub	sp, #20
 8009c26:	af00      	add	r7, sp, #0
 8009c28:	6078      	str	r0, [r7, #4]
 8009c2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009c3a:	683a      	ldr	r2, [r7, #0]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	f043 0307 	orr.w	r3, r3, #7
 8009c44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	68fa      	ldr	r2, [r7, #12]
 8009c4a:	609a      	str	r2, [r3, #8]
}
 8009c4c:	bf00      	nop
 8009c4e:	3714      	adds	r7, #20
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bc80      	pop	{r7}
 8009c54:	4770      	bx	lr

08009c56 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009c56:	b480      	push	{r7}
 8009c58:	b087      	sub	sp, #28
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	60f8      	str	r0, [r7, #12]
 8009c5e:	60b9      	str	r1, [r7, #8]
 8009c60:	607a      	str	r2, [r7, #4]
 8009c62:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	689b      	ldr	r3, [r3, #8]
 8009c68:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009c70:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	021a      	lsls	r2, r3, #8
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	431a      	orrs	r2, r3
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	4313      	orrs	r3, r2
 8009c7e:	697a      	ldr	r2, [r7, #20]
 8009c80:	4313      	orrs	r3, r2
 8009c82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	697a      	ldr	r2, [r7, #20]
 8009c88:	609a      	str	r2, [r3, #8]
}
 8009c8a:	bf00      	nop
 8009c8c:	371c      	adds	r7, #28
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bc80      	pop	{r7}
 8009c92:	4770      	bx	lr

08009c94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c94:	b480      	push	{r7}
 8009c96:	b085      	sub	sp, #20
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
 8009c9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d101      	bne.n	8009cac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009ca8:	2302      	movs	r3, #2
 8009caa:	e046      	b.n	8009d3a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2201      	movs	r2, #1
 8009cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2202      	movs	r2, #2
 8009cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	685b      	ldr	r3, [r3, #4]
 8009cc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	689b      	ldr	r3, [r3, #8]
 8009cca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	68fa      	ldr	r2, [r7, #12]
 8009cda:	4313      	orrs	r3, r2
 8009cdc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	68fa      	ldr	r2, [r7, #12]
 8009ce4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a16      	ldr	r2, [pc, #88]	; (8009d44 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d00e      	beq.n	8009d0e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cf8:	d009      	beq.n	8009d0e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a12      	ldr	r2, [pc, #72]	; (8009d48 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d004      	beq.n	8009d0e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a10      	ldr	r2, [pc, #64]	; (8009d4c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d10c      	bne.n	8009d28 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	68ba      	ldr	r2, [r7, #8]
 8009d1c:	4313      	orrs	r3, r2
 8009d1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	68ba      	ldr	r2, [r7, #8]
 8009d26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2200      	movs	r2, #0
 8009d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d38:	2300      	movs	r3, #0
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3714      	adds	r7, #20
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bc80      	pop	{r7}
 8009d42:	4770      	bx	lr
 8009d44:	40012c00 	.word	0x40012c00
 8009d48:	40000400 	.word	0x40000400
 8009d4c:	40000800 	.word	0x40000800

08009d50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d101      	bne.n	8009d62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d5e:	2301      	movs	r3, #1
 8009d60:	e03f      	b.n	8009de2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d106      	bne.n	8009d7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2200      	movs	r2, #0
 8009d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f7fa fd5a 	bl	8004830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2224      	movs	r2, #36	; 0x24
 8009d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	68da      	ldr	r2, [r3, #12]
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009d92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f000 fb9d 	bl	800a4d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	691a      	ldr	r2, [r3, #16]
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009da8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	695a      	ldr	r2, [r3, #20]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009db8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	68da      	ldr	r2, [r3, #12]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009dc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	2200      	movs	r2, #0
 8009dce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2220      	movs	r2, #32
 8009dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2220      	movs	r2, #32
 8009ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009de0:	2300      	movs	r3, #0
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3708      	adds	r7, #8
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}

08009dea <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8009dea:	b580      	push	{r7, lr}
 8009dec:	b082      	sub	sp, #8
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d101      	bne.n	8009dfc <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8009df8:	2301      	movs	r3, #1
 8009dfa:	e047      	b.n	8009e8c <HAL_HalfDuplex_Init+0xa2>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e02:	b2db      	uxtb	r3, r3
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d106      	bne.n	8009e16 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f7fa fd0d 	bl	8004830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2224      	movs	r2, #36	; 0x24
 8009e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	68da      	ldr	r2, [r3, #12]
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009e2c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f000 fb50 	bl	800a4d4 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	691a      	ldr	r2, [r3, #16]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009e42:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	695a      	ldr	r2, [r3, #20]
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8009e52:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	695a      	ldr	r2, [r3, #20]
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f042 0208 	orr.w	r2, r2, #8
 8009e62:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	68da      	ldr	r2, [r3, #12]
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009e72:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2200      	movs	r2, #0
 8009e78:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2220      	movs	r2, #32
 8009e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2220      	movs	r2, #32
 8009e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009e8a:	2300      	movs	r3, #0
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3708      	adds	r7, #8
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bd80      	pop	{r7, pc}

08009e94 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b08a      	sub	sp, #40	; 0x28
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	68db      	ldr	r3, [r3, #12]
 8009eaa:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	695b      	ldr	r3, [r3, #20]
 8009eb2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ebe:	f003 030f 	and.w	r3, r3, #15
 8009ec2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8009ec4:	69bb      	ldr	r3, [r7, #24]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d10d      	bne.n	8009ee6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ecc:	f003 0320 	and.w	r3, r3, #32
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d008      	beq.n	8009ee6 <HAL_UART_IRQHandler+0x52>
 8009ed4:	6a3b      	ldr	r3, [r7, #32]
 8009ed6:	f003 0320 	and.w	r3, r3, #32
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d003      	beq.n	8009ee6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 fa4f 	bl	800a382 <UART_Receive_IT>
      return;
 8009ee4:	e17b      	b.n	800a1de <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009ee6:	69bb      	ldr	r3, [r7, #24]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	f000 80b1 	beq.w	800a050 <HAL_UART_IRQHandler+0x1bc>
 8009eee:	69fb      	ldr	r3, [r7, #28]
 8009ef0:	f003 0301 	and.w	r3, r3, #1
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d105      	bne.n	8009f04 <HAL_UART_IRQHandler+0x70>
 8009ef8:	6a3b      	ldr	r3, [r7, #32]
 8009efa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	f000 80a6 	beq.w	800a050 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f06:	f003 0301 	and.w	r3, r3, #1
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d00a      	beq.n	8009f24 <HAL_UART_IRQHandler+0x90>
 8009f0e:	6a3b      	ldr	r3, [r7, #32]
 8009f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d005      	beq.n	8009f24 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f1c:	f043 0201 	orr.w	r2, r3, #1
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f26:	f003 0304 	and.w	r3, r3, #4
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d00a      	beq.n	8009f44 <HAL_UART_IRQHandler+0xb0>
 8009f2e:	69fb      	ldr	r3, [r7, #28]
 8009f30:	f003 0301 	and.w	r3, r3, #1
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d005      	beq.n	8009f44 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f3c:	f043 0202 	orr.w	r2, r3, #2
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f46:	f003 0302 	and.w	r3, r3, #2
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d00a      	beq.n	8009f64 <HAL_UART_IRQHandler+0xd0>
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	f003 0301 	and.w	r3, r3, #1
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d005      	beq.n	8009f64 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f5c:	f043 0204 	orr.w	r2, r3, #4
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f66:	f003 0308 	and.w	r3, r3, #8
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d00f      	beq.n	8009f8e <HAL_UART_IRQHandler+0xfa>
 8009f6e:	6a3b      	ldr	r3, [r7, #32]
 8009f70:	f003 0320 	and.w	r3, r3, #32
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d104      	bne.n	8009f82 <HAL_UART_IRQHandler+0xee>
 8009f78:	69fb      	ldr	r3, [r7, #28]
 8009f7a:	f003 0301 	and.w	r3, r3, #1
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d005      	beq.n	8009f8e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f86:	f043 0208 	orr.w	r2, r3, #8
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f000 811e 	beq.w	800a1d4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f9a:	f003 0320 	and.w	r3, r3, #32
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d007      	beq.n	8009fb2 <HAL_UART_IRQHandler+0x11e>
 8009fa2:	6a3b      	ldr	r3, [r7, #32]
 8009fa4:	f003 0320 	and.w	r3, r3, #32
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d002      	beq.n	8009fb2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f000 f9e8 	bl	800a382 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	bf14      	ite	ne
 8009fc0:	2301      	movne	r3, #1
 8009fc2:	2300      	moveq	r3, #0
 8009fc4:	b2db      	uxtb	r3, r3
 8009fc6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fcc:	f003 0308 	and.w	r3, r3, #8
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d102      	bne.n	8009fda <HAL_UART_IRQHandler+0x146>
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d031      	beq.n	800a03e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f000 f92a 	bl	800a234 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	695b      	ldr	r3, [r3, #20]
 8009fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d023      	beq.n	800a036 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	695a      	ldr	r2, [r3, #20]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ffc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a002:	2b00      	cmp	r3, #0
 800a004:	d013      	beq.n	800a02e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a00a:	4a76      	ldr	r2, [pc, #472]	; (800a1e4 <HAL_UART_IRQHandler+0x350>)
 800a00c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a012:	4618      	mov	r0, r3
 800a014:	f7fd fdbc 	bl	8007b90 <HAL_DMA_Abort_IT>
 800a018:	4603      	mov	r3, r0
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d016      	beq.n	800a04c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a024:	687a      	ldr	r2, [r7, #4]
 800a026:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a028:	4610      	mov	r0, r2
 800a02a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a02c:	e00e      	b.n	800a04c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	f000 f8ec 	bl	800a20c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a034:	e00a      	b.n	800a04c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f000 f8e8 	bl	800a20c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a03c:	e006      	b.n	800a04c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f000 f8e4 	bl	800a20c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2200      	movs	r2, #0
 800a048:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a04a:	e0c3      	b.n	800a1d4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a04c:	bf00      	nop
    return;
 800a04e:	e0c1      	b.n	800a1d4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a054:	2b01      	cmp	r3, #1
 800a056:	f040 80a1 	bne.w	800a19c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800a05a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a05c:	f003 0310 	and.w	r3, r3, #16
 800a060:	2b00      	cmp	r3, #0
 800a062:	f000 809b 	beq.w	800a19c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800a066:	6a3b      	ldr	r3, [r7, #32]
 800a068:	f003 0310 	and.w	r3, r3, #16
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	f000 8095 	beq.w	800a19c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a072:	2300      	movs	r3, #0
 800a074:	60fb      	str	r3, [r7, #12]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	60fb      	str	r3, [r7, #12]
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	60fb      	str	r3, [r7, #12]
 800a086:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	695b      	ldr	r3, [r3, #20]
 800a08e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a092:	2b00      	cmp	r3, #0
 800a094:	d04e      	beq.n	800a134 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800a0a0:	8a3b      	ldrh	r3, [r7, #16]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	f000 8098 	beq.w	800a1d8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a0ac:	8a3a      	ldrh	r2, [r7, #16]
 800a0ae:	429a      	cmp	r2, r3
 800a0b0:	f080 8092 	bcs.w	800a1d8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	8a3a      	ldrh	r2, [r7, #16]
 800a0b8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0be:	699b      	ldr	r3, [r3, #24]
 800a0c0:	2b20      	cmp	r3, #32
 800a0c2:	d02b      	beq.n	800a11c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	68da      	ldr	r2, [r3, #12]
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a0d2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	695a      	ldr	r2, [r3, #20]
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f022 0201 	bic.w	r2, r2, #1
 800a0e2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	695a      	ldr	r2, [r3, #20]
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a0f2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2220      	movs	r2, #32
 800a0f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2200      	movs	r2, #0
 800a100:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	68da      	ldr	r2, [r3, #12]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f022 0210 	bic.w	r2, r2, #16
 800a110:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a116:	4618      	mov	r0, r3
 800a118:	f7fd fcff 	bl	8007b1a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a124:	b29b      	uxth	r3, r3
 800a126:	1ad3      	subs	r3, r2, r3
 800a128:	b29b      	uxth	r3, r3
 800a12a:	4619      	mov	r1, r3
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f000 f876 	bl	800a21e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800a132:	e051      	b.n	800a1d8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	1ad3      	subs	r3, r2, r3
 800a140:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a146:	b29b      	uxth	r3, r3
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d047      	beq.n	800a1dc <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800a14c:	8a7b      	ldrh	r3, [r7, #18]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d044      	beq.n	800a1dc <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	68da      	ldr	r2, [r3, #12]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a160:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	695a      	ldr	r2, [r3, #20]
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	f022 0201 	bic.w	r2, r2, #1
 800a170:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2220      	movs	r2, #32
 800a176:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2200      	movs	r2, #0
 800a17e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	68da      	ldr	r2, [r3, #12]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f022 0210 	bic.w	r2, r2, #16
 800a18e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a190:	8a7b      	ldrh	r3, [r7, #18]
 800a192:	4619      	mov	r1, r3
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f000 f842 	bl	800a21e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800a19a:	e01f      	b.n	800a1dc <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a19e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d008      	beq.n	800a1b8 <HAL_UART_IRQHandler+0x324>
 800a1a6:	6a3b      	ldr	r3, [r7, #32]
 800a1a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d003      	beq.n	800a1b8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f000 f87f 	bl	800a2b4 <UART_Transmit_IT>
    return;
 800a1b6:	e012      	b.n	800a1de <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d00d      	beq.n	800a1de <HAL_UART_IRQHandler+0x34a>
 800a1c2:	6a3b      	ldr	r3, [r7, #32]
 800a1c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d008      	beq.n	800a1de <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 f8c0 	bl	800a352 <UART_EndTransmit_IT>
    return;
 800a1d2:	e004      	b.n	800a1de <HAL_UART_IRQHandler+0x34a>
    return;
 800a1d4:	bf00      	nop
 800a1d6:	e002      	b.n	800a1de <HAL_UART_IRQHandler+0x34a>
      return;
 800a1d8:	bf00      	nop
 800a1da:	e000      	b.n	800a1de <HAL_UART_IRQHandler+0x34a>
      return;
 800a1dc:	bf00      	nop
  }
}
 800a1de:	3728      	adds	r7, #40	; 0x28
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	0800a28d 	.word	0x0800a28d

0800a1e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b083      	sub	sp, #12
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a1f0:	bf00      	nop
 800a1f2:	370c      	adds	r7, #12
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bc80      	pop	{r7}
 800a1f8:	4770      	bx	lr

0800a1fa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a1fa:	b480      	push	{r7}
 800a1fc:	b083      	sub	sp, #12
 800a1fe:	af00      	add	r7, sp, #0
 800a200:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a202:	bf00      	nop
 800a204:	370c      	adds	r7, #12
 800a206:	46bd      	mov	sp, r7
 800a208:	bc80      	pop	{r7}
 800a20a:	4770      	bx	lr

0800a20c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a20c:	b480      	push	{r7}
 800a20e:	b083      	sub	sp, #12
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a214:	bf00      	nop
 800a216:	370c      	adds	r7, #12
 800a218:	46bd      	mov	sp, r7
 800a21a:	bc80      	pop	{r7}
 800a21c:	4770      	bx	lr

0800a21e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a21e:	b480      	push	{r7}
 800a220:	b083      	sub	sp, #12
 800a222:	af00      	add	r7, sp, #0
 800a224:	6078      	str	r0, [r7, #4]
 800a226:	460b      	mov	r3, r1
 800a228:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a22a:	bf00      	nop
 800a22c:	370c      	adds	r7, #12
 800a22e:	46bd      	mov	sp, r7
 800a230:	bc80      	pop	{r7}
 800a232:	4770      	bx	lr

0800a234 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a234:	b480      	push	{r7}
 800a236:	b083      	sub	sp, #12
 800a238:	af00      	add	r7, sp, #0
 800a23a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	68da      	ldr	r2, [r3, #12]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a24a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	695a      	ldr	r2, [r3, #20]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	f022 0201 	bic.w	r2, r2, #1
 800a25a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a260:	2b01      	cmp	r3, #1
 800a262:	d107      	bne.n	800a274 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	68da      	ldr	r2, [r3, #12]
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f022 0210 	bic.w	r2, r2, #16
 800a272:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2220      	movs	r2, #32
 800a278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2200      	movs	r2, #0
 800a280:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a282:	bf00      	nop
 800a284:	370c      	adds	r7, #12
 800a286:	46bd      	mov	sp, r7
 800a288:	bc80      	pop	{r7}
 800a28a:	4770      	bx	lr

0800a28c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a298:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2200      	movs	r2, #0
 800a29e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a2a6:	68f8      	ldr	r0, [r7, #12]
 800a2a8:	f7ff ffb0 	bl	800a20c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2ac:	bf00      	nop
 800a2ae:	3710      	adds	r7, #16
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}

0800a2b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b085      	sub	sp, #20
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a2c2:	b2db      	uxtb	r3, r3
 800a2c4:	2b21      	cmp	r3, #33	; 0x21
 800a2c6:	d13e      	bne.n	800a346 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	689b      	ldr	r3, [r3, #8]
 800a2cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2d0:	d114      	bne.n	800a2fc <UART_Transmit_IT+0x48>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	691b      	ldr	r3, [r3, #16]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d110      	bne.n	800a2fc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6a1b      	ldr	r3, [r3, #32]
 800a2de:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	881b      	ldrh	r3, [r3, #0]
 800a2e4:	461a      	mov	r2, r3
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a2ee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	6a1b      	ldr	r3, [r3, #32]
 800a2f4:	1c9a      	adds	r2, r3, #2
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	621a      	str	r2, [r3, #32]
 800a2fa:	e008      	b.n	800a30e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6a1b      	ldr	r3, [r3, #32]
 800a300:	1c59      	adds	r1, r3, #1
 800a302:	687a      	ldr	r2, [r7, #4]
 800a304:	6211      	str	r1, [r2, #32]
 800a306:	781a      	ldrb	r2, [r3, #0]
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a312:	b29b      	uxth	r3, r3
 800a314:	3b01      	subs	r3, #1
 800a316:	b29b      	uxth	r3, r3
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	4619      	mov	r1, r3
 800a31c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d10f      	bne.n	800a342 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	68da      	ldr	r2, [r3, #12]
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a330:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	68da      	ldr	r2, [r3, #12]
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a340:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a342:	2300      	movs	r3, #0
 800a344:	e000      	b.n	800a348 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a346:	2302      	movs	r3, #2
  }
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3714      	adds	r7, #20
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bc80      	pop	{r7}
 800a350:	4770      	bx	lr

0800a352 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a352:	b580      	push	{r7, lr}
 800a354:	b082      	sub	sp, #8
 800a356:	af00      	add	r7, sp, #0
 800a358:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	68da      	ldr	r2, [r3, #12]
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a368:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2220      	movs	r2, #32
 800a36e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f7ff ff38 	bl	800a1e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a378:	2300      	movs	r3, #0
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3708      	adds	r7, #8
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}

0800a382 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a382:	b580      	push	{r7, lr}
 800a384:	b086      	sub	sp, #24
 800a386:	af00      	add	r7, sp, #0
 800a388:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a390:	b2db      	uxtb	r3, r3
 800a392:	2b22      	cmp	r3, #34	; 0x22
 800a394:	f040 8099 	bne.w	800a4ca <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	689b      	ldr	r3, [r3, #8]
 800a39c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3a0:	d117      	bne.n	800a3d2 <UART_Receive_IT+0x50>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	691b      	ldr	r3, [r3, #16]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d113      	bne.n	800a3d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3b2:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	b29b      	uxth	r3, r3
 800a3bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3c0:	b29a      	uxth	r2, r3
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ca:	1c9a      	adds	r2, r3, #2
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	629a      	str	r2, [r3, #40]	; 0x28
 800a3d0:	e026      	b.n	800a420 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3d6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800a3d8:	2300      	movs	r3, #0
 800a3da:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	689b      	ldr	r3, [r3, #8]
 800a3e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3e4:	d007      	beq.n	800a3f6 <UART_Receive_IT+0x74>
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d10a      	bne.n	800a404 <UART_Receive_IT+0x82>
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	691b      	ldr	r3, [r3, #16]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d106      	bne.n	800a404 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	b2da      	uxtb	r2, r3
 800a3fe:	697b      	ldr	r3, [r7, #20]
 800a400:	701a      	strb	r2, [r3, #0]
 800a402:	e008      	b.n	800a416 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	685b      	ldr	r3, [r3, #4]
 800a40a:	b2db      	uxtb	r3, r3
 800a40c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a410:	b2da      	uxtb	r2, r3
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a41a:	1c5a      	adds	r2, r3, #1
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a424:	b29b      	uxth	r3, r3
 800a426:	3b01      	subs	r3, #1
 800a428:	b29b      	uxth	r3, r3
 800a42a:	687a      	ldr	r2, [r7, #4]
 800a42c:	4619      	mov	r1, r3
 800a42e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a430:	2b00      	cmp	r3, #0
 800a432:	d148      	bne.n	800a4c6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	68da      	ldr	r2, [r3, #12]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f022 0220 	bic.w	r2, r2, #32
 800a442:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	68da      	ldr	r2, [r3, #12]
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a452:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	695a      	ldr	r2, [r3, #20]
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f022 0201 	bic.w	r2, r2, #1
 800a462:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2220      	movs	r2, #32
 800a468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a470:	2b01      	cmp	r3, #1
 800a472:	d123      	bne.n	800a4bc <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2200      	movs	r2, #0
 800a478:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	68da      	ldr	r2, [r3, #12]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f022 0210 	bic.w	r2, r2, #16
 800a488:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f003 0310 	and.w	r3, r3, #16
 800a494:	2b10      	cmp	r3, #16
 800a496:	d10a      	bne.n	800a4ae <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a498:	2300      	movs	r3, #0
 800a49a:	60fb      	str	r3, [r7, #12]
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	60fb      	str	r3, [r7, #12]
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	685b      	ldr	r3, [r3, #4]
 800a4aa:	60fb      	str	r3, [r7, #12]
 800a4ac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a4b2:	4619      	mov	r1, r3
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f7ff feb2 	bl	800a21e <HAL_UARTEx_RxEventCallback>
 800a4ba:	e002      	b.n	800a4c2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f7ff fe9c 	bl	800a1fa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	e002      	b.n	800a4cc <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	e000      	b.n	800a4cc <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800a4ca:	2302      	movs	r3, #2
  }
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3718      	adds	r7, #24
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b084      	sub	sp, #16
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	691b      	ldr	r3, [r3, #16]
 800a4e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	68da      	ldr	r2, [r3, #12]
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	430a      	orrs	r2, r1
 800a4f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	689a      	ldr	r2, [r3, #8]
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	691b      	ldr	r3, [r3, #16]
 800a4fa:	431a      	orrs	r2, r3
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	695b      	ldr	r3, [r3, #20]
 800a500:	4313      	orrs	r3, r2
 800a502:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	68db      	ldr	r3, [r3, #12]
 800a50a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a50e:	f023 030c 	bic.w	r3, r3, #12
 800a512:	687a      	ldr	r2, [r7, #4]
 800a514:	6812      	ldr	r2, [r2, #0]
 800a516:	68b9      	ldr	r1, [r7, #8]
 800a518:	430b      	orrs	r3, r1
 800a51a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	695b      	ldr	r3, [r3, #20]
 800a522:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	699a      	ldr	r2, [r3, #24]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	430a      	orrs	r2, r1
 800a530:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	4a2c      	ldr	r2, [pc, #176]	; (800a5e8 <UART_SetConfig+0x114>)
 800a538:	4293      	cmp	r3, r2
 800a53a:	d103      	bne.n	800a544 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a53c:	f7fe fa86 	bl	8008a4c <HAL_RCC_GetPCLK2Freq>
 800a540:	60f8      	str	r0, [r7, #12]
 800a542:	e002      	b.n	800a54a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a544:	f7fe fa6e 	bl	8008a24 <HAL_RCC_GetPCLK1Freq>
 800a548:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a54a:	68fa      	ldr	r2, [r7, #12]
 800a54c:	4613      	mov	r3, r2
 800a54e:	009b      	lsls	r3, r3, #2
 800a550:	4413      	add	r3, r2
 800a552:	009a      	lsls	r2, r3, #2
 800a554:	441a      	add	r2, r3
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	685b      	ldr	r3, [r3, #4]
 800a55a:	009b      	lsls	r3, r3, #2
 800a55c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a560:	4a22      	ldr	r2, [pc, #136]	; (800a5ec <UART_SetConfig+0x118>)
 800a562:	fba2 2303 	umull	r2, r3, r2, r3
 800a566:	095b      	lsrs	r3, r3, #5
 800a568:	0119      	lsls	r1, r3, #4
 800a56a:	68fa      	ldr	r2, [r7, #12]
 800a56c:	4613      	mov	r3, r2
 800a56e:	009b      	lsls	r3, r3, #2
 800a570:	4413      	add	r3, r2
 800a572:	009a      	lsls	r2, r3, #2
 800a574:	441a      	add	r2, r3
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	009b      	lsls	r3, r3, #2
 800a57c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a580:	4b1a      	ldr	r3, [pc, #104]	; (800a5ec <UART_SetConfig+0x118>)
 800a582:	fba3 0302 	umull	r0, r3, r3, r2
 800a586:	095b      	lsrs	r3, r3, #5
 800a588:	2064      	movs	r0, #100	; 0x64
 800a58a:	fb00 f303 	mul.w	r3, r0, r3
 800a58e:	1ad3      	subs	r3, r2, r3
 800a590:	011b      	lsls	r3, r3, #4
 800a592:	3332      	adds	r3, #50	; 0x32
 800a594:	4a15      	ldr	r2, [pc, #84]	; (800a5ec <UART_SetConfig+0x118>)
 800a596:	fba2 2303 	umull	r2, r3, r2, r3
 800a59a:	095b      	lsrs	r3, r3, #5
 800a59c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a5a0:	4419      	add	r1, r3
 800a5a2:	68fa      	ldr	r2, [r7, #12]
 800a5a4:	4613      	mov	r3, r2
 800a5a6:	009b      	lsls	r3, r3, #2
 800a5a8:	4413      	add	r3, r2
 800a5aa:	009a      	lsls	r2, r3, #2
 800a5ac:	441a      	add	r2, r3
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	009b      	lsls	r3, r3, #2
 800a5b4:	fbb2 f2f3 	udiv	r2, r2, r3
 800a5b8:	4b0c      	ldr	r3, [pc, #48]	; (800a5ec <UART_SetConfig+0x118>)
 800a5ba:	fba3 0302 	umull	r0, r3, r3, r2
 800a5be:	095b      	lsrs	r3, r3, #5
 800a5c0:	2064      	movs	r0, #100	; 0x64
 800a5c2:	fb00 f303 	mul.w	r3, r0, r3
 800a5c6:	1ad3      	subs	r3, r2, r3
 800a5c8:	011b      	lsls	r3, r3, #4
 800a5ca:	3332      	adds	r3, #50	; 0x32
 800a5cc:	4a07      	ldr	r2, [pc, #28]	; (800a5ec <UART_SetConfig+0x118>)
 800a5ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a5d2:	095b      	lsrs	r3, r3, #5
 800a5d4:	f003 020f 	and.w	r2, r3, #15
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	440a      	add	r2, r1
 800a5de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a5e0:	bf00      	nop
 800a5e2:	3710      	adds	r7, #16
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}
 800a5e8:	40013800 	.word	0x40013800
 800a5ec:	51eb851f 	.word	0x51eb851f

0800a5f0 <__libc_init_array>:
 800a5f0:	b570      	push	{r4, r5, r6, lr}
 800a5f2:	2600      	movs	r6, #0
 800a5f4:	4d0c      	ldr	r5, [pc, #48]	; (800a628 <__libc_init_array+0x38>)
 800a5f6:	4c0d      	ldr	r4, [pc, #52]	; (800a62c <__libc_init_array+0x3c>)
 800a5f8:	1b64      	subs	r4, r4, r5
 800a5fa:	10a4      	asrs	r4, r4, #2
 800a5fc:	42a6      	cmp	r6, r4
 800a5fe:	d109      	bne.n	800a614 <__libc_init_array+0x24>
 800a600:	f000 f822 	bl	800a648 <_init>
 800a604:	2600      	movs	r6, #0
 800a606:	4d0a      	ldr	r5, [pc, #40]	; (800a630 <__libc_init_array+0x40>)
 800a608:	4c0a      	ldr	r4, [pc, #40]	; (800a634 <__libc_init_array+0x44>)
 800a60a:	1b64      	subs	r4, r4, r5
 800a60c:	10a4      	asrs	r4, r4, #2
 800a60e:	42a6      	cmp	r6, r4
 800a610:	d105      	bne.n	800a61e <__libc_init_array+0x2e>
 800a612:	bd70      	pop	{r4, r5, r6, pc}
 800a614:	f855 3b04 	ldr.w	r3, [r5], #4
 800a618:	4798      	blx	r3
 800a61a:	3601      	adds	r6, #1
 800a61c:	e7ee      	b.n	800a5fc <__libc_init_array+0xc>
 800a61e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a622:	4798      	blx	r3
 800a624:	3601      	adds	r6, #1
 800a626:	e7f2      	b.n	800a60e <__libc_init_array+0x1e>
 800a628:	0800b7d4 	.word	0x0800b7d4
 800a62c:	0800b7d4 	.word	0x0800b7d4
 800a630:	0800b7d4 	.word	0x0800b7d4
 800a634:	0800b7d8 	.word	0x0800b7d8

0800a638 <memset>:
 800a638:	4603      	mov	r3, r0
 800a63a:	4402      	add	r2, r0
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d100      	bne.n	800a642 <memset+0xa>
 800a640:	4770      	bx	lr
 800a642:	f803 1b01 	strb.w	r1, [r3], #1
 800a646:	e7f9      	b.n	800a63c <memset+0x4>

0800a648 <_init>:
 800a648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a64a:	bf00      	nop
 800a64c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a64e:	bc08      	pop	{r3}
 800a650:	469e      	mov	lr, r3
 800a652:	4770      	bx	lr

0800a654 <_fini>:
 800a654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a656:	bf00      	nop
 800a658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a65a:	bc08      	pop	{r3}
 800a65c:	469e      	mov	lr, r3
 800a65e:	4770      	bx	lr
