0.6
2018.3
Dec  7 2018
00:33:28
C:/git/RLE/src/RLE.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/git/RLE/src/RLE.srcs/sim_1/new/nucleo_end_tb.sv,1620401136,systemVerilog,,,,nucleo_enc_tb,,,../../../../RLE.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/git/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv,1620214519,systemVerilog,,,,rle_enc_dna_tb,,,,,,,,
C:/git/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_encoder_dna.sv,1620213639,systemVerilog,,C:/git/RLE/src/RLE.srcs/sources_1/imports/Desktop/rle_enc_dna_tb.sv,,rle_encoder_dna,,,,,,,,
C:/git/RLE/src/RLE.srcs/sources_1/new/nucleo_encoder.sv,1620401363,systemVerilog,,C:/git/RLE/src/RLE.srcs/sim_1/new/nucleo_end_tb.sv,,nucleo_encoder,,,../../../../RLE.srcs/sources_1/ip/clk_wiz_0,,,,,
