# Reading D:/00_IC_tool/03_Questasim/tcl/vsim/pref.tcl 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile E:/thovo_project/project/00_RISCV_design/03_sim/test_program/test_run/testbench_wav.wlf 
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r0 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r1 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r2 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r3 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r4 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r5 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r6 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r7 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r8 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r9 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r10
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r11 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r12 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r13 \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r14
add wave -position insertpoint  \
testbench_wav:/testbench/clk
add wave -position insertpoint  \
testbench_wav:/testbench/inst_name
add wave -position 15  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r15
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath/u_regs
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath/u_regs
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath/u_regs
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath/u_regs
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath/u_regs
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/r16
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath/u_regs
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath/u_regs
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_pc/pc_reg
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/addr_a
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/addr_b
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/addr_d
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/data_d
add wave -position 22  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/reg_wen
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/inst_w
add wave -position 24  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/addr_d_reg
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_wbmux/wbsel
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_alu/out
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_alumux_1/asel
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_alumux_2/bsel
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_alumux_1/alumux1_out
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_imem/inst
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_imm_gen/imm_out
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_pc/selpc
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_branch_com/rs1
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_branch_com/rs2
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_branch_com/BrUn
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_branch_com/BrLT
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_alu/out
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath/u_alu
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath/u_alu
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/data_d
add wave -position insertpoint  \
testbench_wav:/testbench/u_riscv/u_datapath/u_regs/addr_d_reg
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_alu/in2
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_alu/in1
add wave -position 23  testbench_wav:/testbench/u_riscv/u_datapath/u_alu/alu_sel
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_alu/out
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_alu/imm
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_alu/in1
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_alu/in2
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_alumux_1/asel
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/addr_a
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/addr_b
add wave -position 26  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/reg_wen
add wave -position 23  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/addr_d_reg
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/data_a_reg
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_regs/data_b_reg
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath/u_regs
dataset reload -f testbench_wav
# testbench_wav:/testbench/u_riscv/u_datapath/u_branch_com
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_dmem/mem_wen
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_dmem/data_r
add wave -position end  testbench_wav:/testbench/u_riscv/u_datapath/u_dmem/addr
