Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Sep 17 13:01:37 2025
| Host         : DESKTOP-NQSBP28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_nn_timing_summary_routed.rpt -pb top_nn_timing_summary_routed.pb -rpx top_nn_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                    113         
TIMING-18  Warning   Missing input or output delay                6           
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.414        0.000                      0                23830        0.047        0.000                      0                23830        4.500        0.000                       0                 11931  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.414        0.000                      0                23830        0.047        0.000                      0                23830        4.500        0.000                       0                 11931  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 U_fc1/neuron_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/acc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.560ns  (logic 10.042ns (54.107%)  route 8.518ns (45.893%))
  Logic Levels:           11  (DSP48E1=2 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 24.779 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.554     5.075    U_fc1/clk_IBUF_BUFG
    SLICE_X52Y64         FDCE                                         r  U_fc1/neuron_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  U_fc1/neuron_reg[2]/Q
                         net (fo=5, routed)           0.820     6.373    U_fc1/neuron_reg[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      4.012    10.385 r  U_fc1/acc3/P[0]
                         net (fo=3136, routed)        2.839    13.223    U_fc1/acc3_n_105
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  U_fc1/g238_b0/O
                         net (fo=1, routed)           0.000    13.347    U_fc1/g238_b0_n_0
    SLICE_X42Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    13.556 r  U_fc1/acc0_i_4968/O
                         net (fo=1, routed)           0.000    13.556    U_fc1/acc0_i_4968_n_0
    SLICE_X42Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    13.644 r  U_fc1/acc0_i_2175/O
                         net (fo=1, routed)           0.987    14.631    U_fc1/acc0_i_2175_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.319    14.950 r  U_fc1/acc0_i_797/O
                         net (fo=1, routed)           0.000    14.950    U_fc1/acc0_i_797_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    15.159 r  U_fc1/acc0_i_362/O
                         net (fo=1, routed)           0.000    15.159    U_fc1/acc0_i_362_n_0
    SLICE_X38Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    15.247 r  U_fc1/acc0_i_144/O
                         net (fo=1, routed)           1.031    16.278    U_fc1/acc0_i_144_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.319    16.597 r  U_fc1/acc0_i_37/O
                         net (fo=1, routed)           0.000    16.597    U_fc1/acc0_i_37_n_0
    SLICE_X37Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    16.809 r  U_fc1/acc0_i_8/O
                         net (fo=1, routed)           1.851    18.660    U_fc1/acc0_i_8_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.831    22.491 r  U_fc1/acc0/P[23]
                         net (fo=1, routed)           0.991    23.481    U_fc1/acc0_n_82
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.153    23.634 r  U_fc1/acc[23]_i_1/O
                         net (fo=1, routed)           0.000    23.634    U_fc1/p_1_in[23]
    SLICE_X12Y60         FDCE                                         r  U_fc1/acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.438    24.779    U_fc1/clk_IBUF_BUFG
    SLICE_X12Y60         FDCE                                         r  U_fc1/acc_reg[23]/C
                         clock pessimism              0.187    24.966    
                         clock uncertainty           -0.035    24.930    
    SLICE_X12Y60         FDCE (Setup_fdce_C_D)        0.118    25.048    U_fc1/acc_reg[23]
  -------------------------------------------------------------------
                         required time                         25.048    
                         arrival time                         -23.634    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 U_fc1/neuron_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.514ns  (logic 10.013ns (54.084%)  route 8.501ns (45.916%))
  Logic Levels:           11  (DSP48E1=2 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 24.779 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.554     5.075    U_fc1/clk_IBUF_BUFG
    SLICE_X52Y64         FDCE                                         r  U_fc1/neuron_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  U_fc1/neuron_reg[2]/Q
                         net (fo=5, routed)           0.820     6.373    U_fc1/neuron_reg[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      4.012    10.385 r  U_fc1/acc3/P[0]
                         net (fo=3136, routed)        2.839    13.223    U_fc1/acc3_n_105
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  U_fc1/g238_b0/O
                         net (fo=1, routed)           0.000    13.347    U_fc1/g238_b0_n_0
    SLICE_X42Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    13.556 r  U_fc1/acc0_i_4968/O
                         net (fo=1, routed)           0.000    13.556    U_fc1/acc0_i_4968_n_0
    SLICE_X42Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    13.644 r  U_fc1/acc0_i_2175/O
                         net (fo=1, routed)           0.987    14.631    U_fc1/acc0_i_2175_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.319    14.950 r  U_fc1/acc0_i_797/O
                         net (fo=1, routed)           0.000    14.950    U_fc1/acc0_i_797_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    15.159 r  U_fc1/acc0_i_362/O
                         net (fo=1, routed)           0.000    15.159    U_fc1/acc0_i_362_n_0
    SLICE_X38Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    15.247 r  U_fc1/acc0_i_144/O
                         net (fo=1, routed)           1.031    16.278    U_fc1/acc0_i_144_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.319    16.597 r  U_fc1/acc0_i_37/O
                         net (fo=1, routed)           0.000    16.597    U_fc1/acc0_i_37_n_0
    SLICE_X37Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    16.809 r  U_fc1/acc0_i_8/O
                         net (fo=1, routed)           1.851    18.660    U_fc1/acc0_i_8_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.831    22.491 r  U_fc1/acc0/P[2]
                         net (fo=1, routed)           0.974    23.465    U_fc1/acc0_n_103
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.124    23.589 r  U_fc1/acc[2]_i_1/O
                         net (fo=1, routed)           0.000    23.589    U_fc1/p_1_in[2]
    SLICE_X12Y60         FDCE                                         r  U_fc1/acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.438    24.779    U_fc1/clk_IBUF_BUFG
    SLICE_X12Y60         FDCE                                         r  U_fc1/acc_reg[2]/C
                         clock pessimism              0.187    24.966    
                         clock uncertainty           -0.035    24.930    
    SLICE_X12Y60         FDCE (Setup_fdce_C_D)        0.079    25.009    U_fc1/acc_reg[2]
  -------------------------------------------------------------------
                         required time                         25.009    
                         arrival time                         -23.589    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 U_fc1/neuron_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/acc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.497ns  (logic 10.013ns (54.134%)  route 8.484ns (45.866%))
  Logic Levels:           11  (DSP48E1=2 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 24.777 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.554     5.075    U_fc1/clk_IBUF_BUFG
    SLICE_X52Y64         FDCE                                         r  U_fc1/neuron_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  U_fc1/neuron_reg[2]/Q
                         net (fo=5, routed)           0.820     6.373    U_fc1/neuron_reg[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      4.012    10.385 r  U_fc1/acc3/P[0]
                         net (fo=3136, routed)        2.839    13.223    U_fc1/acc3_n_105
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  U_fc1/g238_b0/O
                         net (fo=1, routed)           0.000    13.347    U_fc1/g238_b0_n_0
    SLICE_X42Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    13.556 r  U_fc1/acc0_i_4968/O
                         net (fo=1, routed)           0.000    13.556    U_fc1/acc0_i_4968_n_0
    SLICE_X42Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    13.644 r  U_fc1/acc0_i_2175/O
                         net (fo=1, routed)           0.987    14.631    U_fc1/acc0_i_2175_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.319    14.950 r  U_fc1/acc0_i_797/O
                         net (fo=1, routed)           0.000    14.950    U_fc1/acc0_i_797_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    15.159 r  U_fc1/acc0_i_362/O
                         net (fo=1, routed)           0.000    15.159    U_fc1/acc0_i_362_n_0
    SLICE_X38Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    15.247 r  U_fc1/acc0_i_144/O
                         net (fo=1, routed)           1.031    16.278    U_fc1/acc0_i_144_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.319    16.597 r  U_fc1/acc0_i_37/O
                         net (fo=1, routed)           0.000    16.597    U_fc1/acc0_i_37_n_0
    SLICE_X37Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    16.809 r  U_fc1/acc0_i_8/O
                         net (fo=1, routed)           1.851    18.660    U_fc1/acc0_i_8_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[30])
                                                      3.831    22.491 r  U_fc1/acc0/P[30]
                         net (fo=1, routed)           0.957    23.448    U_fc1/acc0_n_75
    SLICE_X12Y62         LUT4 (Prop_lut4_I0_O)        0.124    23.572 r  U_fc1/acc[30]_i_1/O
                         net (fo=1, routed)           0.000    23.572    U_fc1/p_1_in[30]
    SLICE_X12Y62         FDCE                                         r  U_fc1/acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.436    24.777    U_fc1/clk_IBUF_BUFG
    SLICE_X12Y62         FDCE                                         r  U_fc1/acc_reg[30]/C
                         clock pessimism              0.187    24.964    
                         clock uncertainty           -0.035    24.928    
    SLICE_X12Y62         FDCE (Setup_fdce_C_D)        0.079    25.007    U_fc1/acc_reg[30]
  -------------------------------------------------------------------
                         required time                         25.007    
                         arrival time                         -23.572    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 U_fc1/neuron_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.525ns  (logic 10.039ns (54.191%)  route 8.486ns (45.809%))
  Logic Levels:           11  (DSP48E1=2 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 24.779 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.554     5.075    U_fc1/clk_IBUF_BUFG
    SLICE_X52Y64         FDCE                                         r  U_fc1/neuron_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  U_fc1/neuron_reg[2]/Q
                         net (fo=5, routed)           0.820     6.373    U_fc1/neuron_reg[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      4.012    10.385 r  U_fc1/acc3/P[0]
                         net (fo=3136, routed)        2.839    13.223    U_fc1/acc3_n_105
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  U_fc1/g238_b0/O
                         net (fo=1, routed)           0.000    13.347    U_fc1/g238_b0_n_0
    SLICE_X42Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    13.556 r  U_fc1/acc0_i_4968/O
                         net (fo=1, routed)           0.000    13.556    U_fc1/acc0_i_4968_n_0
    SLICE_X42Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    13.644 r  U_fc1/acc0_i_2175/O
                         net (fo=1, routed)           0.987    14.631    U_fc1/acc0_i_2175_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.319    14.950 r  U_fc1/acc0_i_797/O
                         net (fo=1, routed)           0.000    14.950    U_fc1/acc0_i_797_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    15.159 r  U_fc1/acc0_i_362/O
                         net (fo=1, routed)           0.000    15.159    U_fc1/acc0_i_362_n_0
    SLICE_X38Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    15.247 r  U_fc1/acc0_i_144/O
                         net (fo=1, routed)           1.031    16.278    U_fc1/acc0_i_144_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.319    16.597 r  U_fc1/acc0_i_37/O
                         net (fo=1, routed)           0.000    16.597    U_fc1/acc0_i_37_n_0
    SLICE_X37Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    16.809 r  U_fc1/acc0_i_8/O
                         net (fo=1, routed)           1.851    18.660    U_fc1/acc0_i_8_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.831    22.491 r  U_fc1/acc0/P[1]
                         net (fo=1, routed)           0.959    23.450    U_fc1/acc0_n_104
    SLICE_X12Y60         LUT4 (Prop_lut4_I0_O)        0.150    23.600 r  U_fc1/acc[1]_i_1/O
                         net (fo=1, routed)           0.000    23.600    U_fc1/p_1_in[1]
    SLICE_X12Y60         FDCE                                         r  U_fc1/acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.438    24.779    U_fc1/clk_IBUF_BUFG
    SLICE_X12Y60         FDCE                                         r  U_fc1/acc_reg[1]/C
                         clock pessimism              0.187    24.966    
                         clock uncertainty           -0.035    24.930    
    SLICE_X12Y60         FDCE (Setup_fdce_C_D)        0.118    25.048    U_fc1/acc_reg[1]
  -------------------------------------------------------------------
                         required time                         25.048    
                         arrival time                         -23.600    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 U_fc1/neuron_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/acc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.416ns  (logic 10.013ns (54.370%)  route 8.403ns (45.630%))
  Logic Levels:           11  (DSP48E1=2 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.554     5.075    U_fc1/clk_IBUF_BUFG
    SLICE_X52Y64         FDCE                                         r  U_fc1/neuron_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  U_fc1/neuron_reg[2]/Q
                         net (fo=5, routed)           0.820     6.373    U_fc1/neuron_reg[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      4.012    10.385 r  U_fc1/acc3/P[0]
                         net (fo=3136, routed)        2.839    13.223    U_fc1/acc3_n_105
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  U_fc1/g238_b0/O
                         net (fo=1, routed)           0.000    13.347    U_fc1/g238_b0_n_0
    SLICE_X42Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    13.556 r  U_fc1/acc0_i_4968/O
                         net (fo=1, routed)           0.000    13.556    U_fc1/acc0_i_4968_n_0
    SLICE_X42Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    13.644 r  U_fc1/acc0_i_2175/O
                         net (fo=1, routed)           0.987    14.631    U_fc1/acc0_i_2175_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.319    14.950 r  U_fc1/acc0_i_797/O
                         net (fo=1, routed)           0.000    14.950    U_fc1/acc0_i_797_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    15.159 r  U_fc1/acc0_i_362/O
                         net (fo=1, routed)           0.000    15.159    U_fc1/acc0_i_362_n_0
    SLICE_X38Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    15.247 r  U_fc1/acc0_i_144/O
                         net (fo=1, routed)           1.031    16.278    U_fc1/acc0_i_144_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.319    16.597 r  U_fc1/acc0_i_37/O
                         net (fo=1, routed)           0.000    16.597    U_fc1/acc0_i_37_n_0
    SLICE_X37Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    16.809 r  U_fc1/acc0_i_8/O
                         net (fo=1, routed)           1.851    18.660    U_fc1/acc0_i_8_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[6])
                                                      3.831    22.491 r  U_fc1/acc0/P[6]
                         net (fo=1, routed)           0.876    23.367    U_fc1/acc0_n_99
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.124    23.491 r  U_fc1/acc[6]_i_1/O
                         net (fo=1, routed)           0.000    23.491    U_fc1/p_1_in[6]
    SLICE_X12Y61         FDCE                                         r  U_fc1/acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.437    24.778    U_fc1/clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  U_fc1/acc_reg[6]/C
                         clock pessimism              0.187    24.965    
                         clock uncertainty           -0.035    24.929    
    SLICE_X12Y61         FDCE (Setup_fdce_C_D)        0.079    25.008    U_fc1/acc_reg[6]
  -------------------------------------------------------------------
                         required time                         25.008    
                         arrival time                         -23.491    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 U_fc1/neuron_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/acc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.436ns  (logic 10.037ns (54.443%)  route 8.399ns (45.557%))
  Logic Levels:           11  (DSP48E1=2 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.554     5.075    U_fc1/clk_IBUF_BUFG
    SLICE_X52Y64         FDCE                                         r  U_fc1/neuron_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  U_fc1/neuron_reg[2]/Q
                         net (fo=5, routed)           0.820     6.373    U_fc1/neuron_reg[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      4.012    10.385 r  U_fc1/acc3/P[0]
                         net (fo=3136, routed)        2.839    13.223    U_fc1/acc3_n_105
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  U_fc1/g238_b0/O
                         net (fo=1, routed)           0.000    13.347    U_fc1/g238_b0_n_0
    SLICE_X42Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    13.556 r  U_fc1/acc0_i_4968/O
                         net (fo=1, routed)           0.000    13.556    U_fc1/acc0_i_4968_n_0
    SLICE_X42Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    13.644 r  U_fc1/acc0_i_2175/O
                         net (fo=1, routed)           0.987    14.631    U_fc1/acc0_i_2175_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.319    14.950 r  U_fc1/acc0_i_797/O
                         net (fo=1, routed)           0.000    14.950    U_fc1/acc0_i_797_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    15.159 r  U_fc1/acc0_i_362/O
                         net (fo=1, routed)           0.000    15.159    U_fc1/acc0_i_362_n_0
    SLICE_X38Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    15.247 r  U_fc1/acc0_i_144/O
                         net (fo=1, routed)           1.031    16.278    U_fc1/acc0_i_144_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.319    16.597 r  U_fc1/acc0_i_37/O
                         net (fo=1, routed)           0.000    16.597    U_fc1/acc0_i_37_n_0
    SLICE_X37Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    16.809 r  U_fc1/acc0_i_8/O
                         net (fo=1, routed)           1.851    18.660    U_fc1/acc0_i_8_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[13])
                                                      3.831    22.491 r  U_fc1/acc0/P[13]
                         net (fo=1, routed)           0.872    23.363    U_fc1/acc0_n_92
    SLICE_X12Y63         LUT4 (Prop_lut4_I0_O)        0.148    23.511 r  U_fc1/acc[13]_i_1/O
                         net (fo=1, routed)           0.000    23.511    U_fc1/p_1_in[13]
    SLICE_X12Y63         FDCE                                         r  U_fc1/acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.435    24.776    U_fc1/clk_IBUF_BUFG
    SLICE_X12Y63         FDCE                                         r  U_fc1/acc_reg[13]/C
                         clock pessimism              0.187    24.963    
                         clock uncertainty           -0.035    24.927    
    SLICE_X12Y63         FDCE (Setup_fdce_C_D)        0.118    25.045    U_fc1/acc_reg[13]
  -------------------------------------------------------------------
                         required time                         25.045    
                         arrival time                         -23.511    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 U_fc1/neuron_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/acc_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.436ns  (logic 10.037ns (54.443%)  route 8.399ns (45.557%))
  Logic Levels:           11  (DSP48E1=2 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.554     5.075    U_fc1/clk_IBUF_BUFG
    SLICE_X52Y64         FDCE                                         r  U_fc1/neuron_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  U_fc1/neuron_reg[2]/Q
                         net (fo=5, routed)           0.820     6.373    U_fc1/neuron_reg[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      4.012    10.385 r  U_fc1/acc3/P[0]
                         net (fo=3136, routed)        2.839    13.223    U_fc1/acc3_n_105
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  U_fc1/g238_b0/O
                         net (fo=1, routed)           0.000    13.347    U_fc1/g238_b0_n_0
    SLICE_X42Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    13.556 r  U_fc1/acc0_i_4968/O
                         net (fo=1, routed)           0.000    13.556    U_fc1/acc0_i_4968_n_0
    SLICE_X42Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    13.644 r  U_fc1/acc0_i_2175/O
                         net (fo=1, routed)           0.987    14.631    U_fc1/acc0_i_2175_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.319    14.950 r  U_fc1/acc0_i_797/O
                         net (fo=1, routed)           0.000    14.950    U_fc1/acc0_i_797_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    15.159 r  U_fc1/acc0_i_362/O
                         net (fo=1, routed)           0.000    15.159    U_fc1/acc0_i_362_n_0
    SLICE_X38Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    15.247 r  U_fc1/acc0_i_144/O
                         net (fo=1, routed)           1.031    16.278    U_fc1/acc0_i_144_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.319    16.597 r  U_fc1/acc0_i_37/O
                         net (fo=1, routed)           0.000    16.597    U_fc1/acc0_i_37_n_0
    SLICE_X37Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    16.809 r  U_fc1/acc0_i_8/O
                         net (fo=1, routed)           1.851    18.660    U_fc1/acc0_i_8_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[17])
                                                      3.831    22.491 r  U_fc1/acc0/P[17]
                         net (fo=1, routed)           0.872    23.363    U_fc1/acc0_n_88
    SLICE_X12Y64         LUT4 (Prop_lut4_I0_O)        0.148    23.511 r  U_fc1/acc[17]_i_1/O
                         net (fo=1, routed)           0.000    23.511    U_fc1/p_1_in[17]
    SLICE_X12Y64         FDCE                                         r  U_fc1/acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.435    24.776    U_fc1/clk_IBUF_BUFG
    SLICE_X12Y64         FDCE                                         r  U_fc1/acc_reg[17]/C
                         clock pessimism              0.187    24.963    
                         clock uncertainty           -0.035    24.927    
    SLICE_X12Y64         FDCE (Setup_fdce_C_D)        0.118    25.045    U_fc1/acc_reg[17]
  -------------------------------------------------------------------
                         required time                         25.045    
                         arrival time                         -23.511    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 U_fc1/neuron_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/acc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.436ns  (logic 10.037ns (54.443%)  route 8.399ns (45.557%))
  Logic Levels:           11  (DSP48E1=2 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.554     5.075    U_fc1/clk_IBUF_BUFG
    SLICE_X52Y64         FDCE                                         r  U_fc1/neuron_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  U_fc1/neuron_reg[2]/Q
                         net (fo=5, routed)           0.820     6.373    U_fc1/neuron_reg[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      4.012    10.385 r  U_fc1/acc3/P[0]
                         net (fo=3136, routed)        2.839    13.223    U_fc1/acc3_n_105
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  U_fc1/g238_b0/O
                         net (fo=1, routed)           0.000    13.347    U_fc1/g238_b0_n_0
    SLICE_X42Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    13.556 r  U_fc1/acc0_i_4968/O
                         net (fo=1, routed)           0.000    13.556    U_fc1/acc0_i_4968_n_0
    SLICE_X42Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    13.644 r  U_fc1/acc0_i_2175/O
                         net (fo=1, routed)           0.987    14.631    U_fc1/acc0_i_2175_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.319    14.950 r  U_fc1/acc0_i_797/O
                         net (fo=1, routed)           0.000    14.950    U_fc1/acc0_i_797_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    15.159 r  U_fc1/acc0_i_362/O
                         net (fo=1, routed)           0.000    15.159    U_fc1/acc0_i_362_n_0
    SLICE_X38Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    15.247 r  U_fc1/acc0_i_144/O
                         net (fo=1, routed)           1.031    16.278    U_fc1/acc0_i_144_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.319    16.597 r  U_fc1/acc0_i_37/O
                         net (fo=1, routed)           0.000    16.597    U_fc1/acc0_i_37_n_0
    SLICE_X37Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    16.809 r  U_fc1/acc0_i_8/O
                         net (fo=1, routed)           1.851    18.660    U_fc1/acc0_i_8_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[25])
                                                      3.831    22.491 r  U_fc1/acc0/P[25]
                         net (fo=1, routed)           0.872    23.363    U_fc1/acc0_n_80
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.148    23.511 r  U_fc1/acc[25]_i_1/O
                         net (fo=1, routed)           0.000    23.511    U_fc1/p_1_in[25]
    SLICE_X12Y61         FDCE                                         r  U_fc1/acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.437    24.778    U_fc1/clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  U_fc1/acc_reg[25]/C
                         clock pessimism              0.187    24.965    
                         clock uncertainty           -0.035    24.929    
    SLICE_X12Y61         FDCE (Setup_fdce_C_D)        0.118    25.047    U_fc1/acc_reg[25]
  -------------------------------------------------------------------
                         required time                         25.047    
                         arrival time                         -23.511    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 U_fc1/neuron_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/acc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.366ns  (logic 10.013ns (54.519%)  route 8.353ns (45.481%))
  Logic Levels:           11  (DSP48E1=2 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 24.776 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.554     5.075    U_fc1/clk_IBUF_BUFG
    SLICE_X52Y64         FDCE                                         r  U_fc1/neuron_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  U_fc1/neuron_reg[2]/Q
                         net (fo=5, routed)           0.820     6.373    U_fc1/neuron_reg[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      4.012    10.385 r  U_fc1/acc3/P[0]
                         net (fo=3136, routed)        2.839    13.223    U_fc1/acc3_n_105
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  U_fc1/g238_b0/O
                         net (fo=1, routed)           0.000    13.347    U_fc1/g238_b0_n_0
    SLICE_X42Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    13.556 r  U_fc1/acc0_i_4968/O
                         net (fo=1, routed)           0.000    13.556    U_fc1/acc0_i_4968_n_0
    SLICE_X42Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    13.644 r  U_fc1/acc0_i_2175/O
                         net (fo=1, routed)           0.987    14.631    U_fc1/acc0_i_2175_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.319    14.950 r  U_fc1/acc0_i_797/O
                         net (fo=1, routed)           0.000    14.950    U_fc1/acc0_i_797_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    15.159 r  U_fc1/acc0_i_362/O
                         net (fo=1, routed)           0.000    15.159    U_fc1/acc0_i_362_n_0
    SLICE_X38Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    15.247 r  U_fc1/acc0_i_144/O
                         net (fo=1, routed)           1.031    16.278    U_fc1/acc0_i_144_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.319    16.597 r  U_fc1/acc0_i_37/O
                         net (fo=1, routed)           0.000    16.597    U_fc1/acc0_i_37_n_0
    SLICE_X37Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    16.809 r  U_fc1/acc0_i_8/O
                         net (fo=1, routed)           1.851    18.660    U_fc1/acc0_i_8_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[18])
                                                      3.831    22.491 r  U_fc1/acc0/P[18]
                         net (fo=1, routed)           0.826    23.317    U_fc1/acc0_n_87
    SLICE_X12Y64         LUT4 (Prop_lut4_I0_O)        0.124    23.441 r  U_fc1/acc[18]_i_1/O
                         net (fo=1, routed)           0.000    23.441    U_fc1/p_1_in[18]
    SLICE_X12Y64         FDCE                                         r  U_fc1/acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.435    24.776    U_fc1/clk_IBUF_BUFG
    SLICE_X12Y64         FDCE                                         r  U_fc1/acc_reg[18]/C
                         clock pessimism              0.187    24.963    
                         clock uncertainty           -0.035    24.927    
    SLICE_X12Y64         FDCE (Setup_fdce_C_D)        0.081    25.008    U_fc1/acc_reg[18]
  -------------------------------------------------------------------
                         required time                         25.008    
                         arrival time                         -23.441    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 U_fc1/neuron_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/acc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.366ns  (logic 10.013ns (54.519%)  route 8.353ns (45.481%))
  Logic Levels:           11  (DSP48E1=2 LUT4=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.554     5.075    U_fc1/clk_IBUF_BUFG
    SLICE_X52Y64         FDCE                                         r  U_fc1/neuron_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  U_fc1/neuron_reg[2]/Q
                         net (fo=5, routed)           0.820     6.373    U_fc1/neuron_reg[2]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      4.012    10.385 r  U_fc1/acc3/P[0]
                         net (fo=3136, routed)        2.839    13.223    U_fc1/acc3_n_105
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  U_fc1/g238_b0/O
                         net (fo=1, routed)           0.000    13.347    U_fc1/g238_b0_n_0
    SLICE_X42Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    13.556 r  U_fc1/acc0_i_4968/O
                         net (fo=1, routed)           0.000    13.556    U_fc1/acc0_i_4968_n_0
    SLICE_X42Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    13.644 r  U_fc1/acc0_i_2175/O
                         net (fo=1, routed)           0.987    14.631    U_fc1/acc0_i_2175_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I0_O)        0.319    14.950 r  U_fc1/acc0_i_797/O
                         net (fo=1, routed)           0.000    14.950    U_fc1/acc0_i_797_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    15.159 r  U_fc1/acc0_i_362/O
                         net (fo=1, routed)           0.000    15.159    U_fc1/acc0_i_362_n_0
    SLICE_X38Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    15.247 r  U_fc1/acc0_i_144/O
                         net (fo=1, routed)           1.031    16.278    U_fc1/acc0_i_144_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.319    16.597 r  U_fc1/acc0_i_37/O
                         net (fo=1, routed)           0.000    16.597    U_fc1/acc0_i_37_n_0
    SLICE_X37Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    16.809 r  U_fc1/acc0_i_8/O
                         net (fo=1, routed)           1.851    18.660    U_fc1/acc0_i_8_n_0
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[0]_P[26])
                                                      3.831    22.491 r  U_fc1/acc0/P[26]
                         net (fo=1, routed)           0.826    23.317    U_fc1/acc0_n_79
    SLICE_X12Y61         LUT4 (Prop_lut4_I0_O)        0.124    23.441 r  U_fc1/acc[26]_i_1/O
                         net (fo=1, routed)           0.000    23.441    U_fc1/p_1_in[26]
    SLICE_X12Y61         FDCE                                         r  U_fc1/acc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.437    24.778    U_fc1/clk_IBUF_BUFG
    SLICE_X12Y61         FDCE                                         r  U_fc1/acc_reg[26]/C
                         clock pessimism              0.187    24.965    
                         clock uncertainty           -0.035    24.929    
    SLICE_X12Y61         FDCE (Setup_fdce_C_D)        0.081    25.010    U_fc1/acc_reg[26]
  -------------------------------------------------------------------
                         required time                         25.010    
                         arrival time                         -23.441    
  -------------------------------------------------------------------
                         slack                                  1.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U_flat/pixel_out_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/in_mem_reg[753][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.413%)  route 0.189ns (59.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.556     1.439    U_flat/clk_IBUF_BUFG
    SLICE_X37Y66         FDCE                                         r  U_flat/pixel_out_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  U_flat/pixel_out_reg[5]_rep/Q
                         net (fo=64, routed)          0.189     1.756    U_fc1/D[5]
    SLICE_X34Y67         FDRE                                         r  U_fc1/in_mem_reg[753][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.820     1.948    U_fc1/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  U_fc1/in_mem_reg[753][5]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.010     1.709    U_fc1/in_mem_reg[753][5]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_flat/pixel_out_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/in_mem_reg[759][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.796%)  route 0.220ns (63.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.556     1.439    U_flat/clk_IBUF_BUFG
    SLICE_X37Y66         FDCE                                         r  U_flat/pixel_out_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  U_flat/pixel_out_reg[7]_rep/Q
                         net (fo=64, routed)          0.220     1.787    U_fc1/D[6]
    SLICE_X35Y66         FDRE                                         r  U_fc1/in_mem_reg[759][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.822     1.949    U_fc1/clk_IBUF_BUFG
    SLICE_X35Y66         FDRE                                         r  U_fc1/in_mem_reg[759][7]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y66         FDRE (Hold_fdre_C_D)         0.022     1.722    U_fc1/in_mem_reg[759][7]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_flat/pixel_out_reg[8]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/in_mem_reg[755][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.222%)  route 0.248ns (63.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.557     1.440    U_flat/clk_IBUF_BUFG
    SLICE_X43Y64         FDCE                                         r  U_flat/pixel_out_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_flat/pixel_out_reg[8]_rep/Q
                         net (fo=64, routed)          0.248     1.829    U_fc1/D[7]
    SLICE_X34Y65         FDRE                                         r  U_fc1/in_mem_reg[755][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.822     1.950    U_fc1/clk_IBUF_BUFG
    SLICE_X34Y65         FDRE                                         r  U_fc1/in_mem_reg[755][8]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.063     1.764    U_fc1/in_mem_reg[755][8]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_flat/pixel_out_reg[8]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/in_mem_reg[641][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.683%)  route 0.199ns (57.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.562     1.445    U_flat/clk_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  U_flat/pixel_out_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_flat/pixel_out_reg[8]_rep__0/Q
                         net (fo=64, routed)          0.199     1.792    U_fc1/in_mem_reg[641][14]_0[7]
    SLICE_X36Y51         FDRE                                         r  U_fc1/in_mem_reg[641][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.830     1.958    U_fc1/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  U_fc1/in_mem_reg[641][8]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.017     1.726    U_fc1/in_mem_reg[641][8]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U_flat/pixel_out_reg[12]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/in_mem_reg[345][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.223%)  route 0.259ns (64.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.562     1.445    U_flat/clk_IBUF_BUFG
    SLICE_X28Y9          FDCE                                         r  U_flat/pixel_out_reg[12]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_flat/pixel_out_reg[12]_rep__5/Q
                         net (fo=64, routed)          0.259     1.845    U_fc1/in_mem_reg[321][14]_0[11]
    SLICE_X37Y10         FDRE                                         r  U_fc1/in_mem_reg[345][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.830     1.957    U_fc1/clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  U_fc1/in_mem_reg[345][12]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y10         FDRE (Hold_fdre_C_D)         0.066     1.774    U_fc1/in_mem_reg[345][12]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_flat/pixel_out_reg[7]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/in_mem_reg[653][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.224%)  route 0.271ns (65.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.561     1.444    U_flat/clk_IBUF_BUFG
    SLICE_X31Y54         FDCE                                         r  U_flat/pixel_out_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_flat/pixel_out_reg[7]_rep__0/Q
                         net (fo=64, routed)          0.271     1.856    U_fc1/in_mem_reg[641][14]_0[6]
    SLICE_X36Y52         FDRE                                         r  U_fc1/in_mem_reg[653][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.830     1.958    U_fc1/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  U_fc1/in_mem_reg[653][7]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.070     1.779    U_fc1/in_mem_reg[653][7]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 U_flat/pixel_out_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/in_mem_reg[569][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.949%)  route 0.274ns (66.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.567     1.450    U_flat/clk_IBUF_BUFG
    SLICE_X53Y47         FDCE                                         r  U_flat/pixel_out_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_flat/pixel_out_reg[2]_rep__2/Q
                         net (fo=64, routed)          0.274     1.865    U_fc1/in_mem_reg[513][14]_0[2]
    SLICE_X53Y55         FDRE                                         r  U_fc1/in_mem_reg[569][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.834     1.962    U_fc1/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  U_fc1/in_mem_reg[569][2]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.070     1.788    U_fc1/in_mem_reg[569][2]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 U_flat/pixel_out_reg[9]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/in_mem_reg[640][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.156%)  route 0.236ns (64.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.561     1.444    U_flat/clk_IBUF_BUFG
    SLICE_X33Y54         FDCE                                         r  U_flat/pixel_out_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  U_flat/pixel_out_reg[9]_rep__0/Q
                         net (fo=64, routed)          0.236     1.808    U_fc1/in_mem_reg[641][14]_0[8]
    SLICE_X39Y53         FDRE                                         r  U_fc1/in_mem_reg[640][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.829     1.957    U_fc1/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  U_fc1/in_mem_reg[640][9]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.022     1.730    U_fc1/in_mem_reg[640][9]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_flat/pixel_out_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/in_mem_reg[752][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.925%)  route 0.219ns (63.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.556     1.439    U_flat/clk_IBUF_BUFG
    SLICE_X37Y66         FDCE                                         r  U_flat/pixel_out_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  U_flat/pixel_out_reg[7]_rep/Q
                         net (fo=64, routed)          0.219     1.786    U_fc1/D[6]
    SLICE_X34Y68         FDRE                                         r  U_fc1/in_mem_reg[752][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.819     1.947    U_fc1/clk_IBUF_BUFG
    SLICE_X34Y68         FDRE                                         r  U_fc1/in_mem_reg[752][7]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.007     1.705    U_fc1/in_mem_reg[752][7]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_flat/pixel_out_reg[7]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            U_fc1/in_mem_reg[641][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.954%)  route 0.274ns (66.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.561     1.444    U_flat/clk_IBUF_BUFG
    SLICE_X31Y54         FDCE                                         r  U_flat/pixel_out_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_flat/pixel_out_reg[7]_rep__0/Q
                         net (fo=64, routed)          0.274     1.859    U_fc1/in_mem_reg[641][14]_0[6]
    SLICE_X36Y51         FDRE                                         r  U_fc1/in_mem_reg[641][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.830     1.958    U_fc1/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  U_fc1/in_mem_reg[641][7]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.066     1.775    U_fc1/in_mem_reg[641][7]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X8Y44    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X8Y44    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X8Y44    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X8Y44    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X8Y44    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X8Y44    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y44    arg_start_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X9Y44    fc1_start_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X9Y44    fc2_start_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         15.000      14.500     SLICE_X8Y44    FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         15.000      14.500     SLICE_X8Y44    FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y44    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y44    FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y44    FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y44    FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y44    FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y44    FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y44    FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y44    FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_arg/max_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            digit_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.748ns  (logic 3.965ns (51.172%)  route 3.783ns (48.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.613     5.134    U_arg/clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  U_arg/max_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.456     5.590 r  U_arg/max_index_reg[3]/Q
                         net (fo=1, routed)           3.783     9.373    digit_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.882 r  digit_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.882    digit_out[3]
    V19                                                               r  digit_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_arg/max_index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            digit_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.739ns  (logic 3.957ns (51.130%)  route 3.782ns (48.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.613     5.134    U_arg/clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  U_arg/max_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.456     5.590 r  U_arg/max_index_reg[2]/Q
                         net (fo=1, routed)           3.782     9.372    digit_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.873 r  digit_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.873    digit_out[2]
    U19                                                               r  digit_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_arg/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            valid_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.727ns  (logic 4.027ns (52.112%)  route 3.700ns (47.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.613     5.134    U_arg/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  U_arg/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.518     5.652 r  U_arg/done_reg/Q
                         net (fo=4, routed)           3.700     9.352    valid_out_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.861 r  valid_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.861    valid_out
    W18                                                               r  valid_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_arg/max_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            digit_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.553ns  (logic 3.961ns (52.436%)  route 3.593ns (47.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.613     5.134    U_arg/clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  U_arg/max_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.456     5.590 r  U_arg/max_index_reg[0]/Q
                         net (fo=1, routed)           3.593     9.183    digit_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.687 r  digit_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.687    digit_out[0]
    U16                                                               r  digit_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_arg/max_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            digit_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.760ns  (logic 3.986ns (58.964%)  route 2.774ns (41.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.613     5.134    U_arg/clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  U_arg/max_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.456     5.590 r  U_arg/max_index_reg[1]/Q
                         net (fo=1, routed)           2.774     8.364    digit_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.893 r  digit_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.893    digit_out[1]
    E19                                                               r  digit_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_arg/max_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            digit_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.372ns (62.418%)  route 0.826ns (37.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.584     1.467    U_arg/clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  U_arg/max_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_arg/max_index_reg[1]/Q
                         net (fo=1, routed)           0.826     2.434    digit_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.665 r  digit_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.665    digit_out[1]
    E19                                                               r  digit_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_arg/max_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            digit_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.347ns (55.392%)  route 1.085ns (44.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.584     1.467    U_arg/clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  U_arg/max_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_arg/max_index_reg[0]/Q
                         net (fo=1, routed)           1.085     2.693    digit_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.899 r  digit_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.899    digit_out[0]
    U16                                                               r  digit_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_arg/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            valid_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.374ns (53.391%)  route 1.199ns (46.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.584     1.467    U_arg/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  U_arg/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_arg/done_reg/Q
                         net (fo=4, routed)           1.199     2.830    valid_out_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.040 r  valid_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.040    valid_out
    W18                                                               r  valid_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_arg/max_index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            digit_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.343ns (51.400%)  route 1.270ns (48.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.584     1.467    U_arg/clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  U_arg/max_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_arg/max_index_reg[2]/Q
                         net (fo=1, routed)           1.270     2.878    digit_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.080 r  digit_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.080    digit_out[2]
    U19                                                               r  digit_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_arg/max_index_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            digit_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.351ns (51.520%)  route 1.271ns (48.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.584     1.467    U_arg/clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  U_arg/max_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_arg/max_index_reg[3]/Q
                         net (fo=1, routed)           1.271     2.880    digit_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.090 r  digit_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.090    digit_out[3]
    V19                                                               r  digit_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         11916 Endpoints
Min Delay         11916 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fc1/in_mem_reg[287][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.893ns  (logic 1.841ns (9.746%)  route 17.052ns (90.254%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=456, routed)         9.185    10.626    U_fc1/reset_IBUF
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124    10.750 r  U_fc1/in_mem[783][14]_i_3/O
                         net (fo=70, routed)          4.006    14.756    U_fc1/in_mem[783][14]_i_3_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.880 r  U_fc1/in_mem[319][14]_i_2/O
                         net (fo=37, routed)          2.317    17.197    U_fc1/in_mem[319][14]_i_2_n_0
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.152    17.349 r  U_fc1/in_mem[287][14]_i_1/O
                         net (fo=14, routed)          1.544    18.893    U_fc1/in_mem[287][14]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  U_fc1/in_mem_reg[287][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.502     4.843    U_fc1/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  U_fc1/in_mem_reg[287][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fc1/in_mem_reg[287][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.734ns  (logic 1.841ns (9.829%)  route 16.893ns (90.171%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=456, routed)         9.185    10.626    U_fc1/reset_IBUF
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124    10.750 r  U_fc1/in_mem[783][14]_i_3/O
                         net (fo=70, routed)          4.006    14.756    U_fc1/in_mem[783][14]_i_3_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.880 r  U_fc1/in_mem[319][14]_i_2/O
                         net (fo=37, routed)          2.317    17.197    U_fc1/in_mem[319][14]_i_2_n_0
    SLICE_X11Y19         LUT5 (Prop_lut5_I0_O)        0.152    17.349 r  U_fc1/in_mem[287][14]_i_1/O
                         net (fo=14, routed)          1.385    18.734    U_fc1/in_mem[287][14]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  U_fc1/in_mem_reg[287][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.502     4.843    U_fc1/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  U_fc1/in_mem_reg[287][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fc1/in_mem_reg[319][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.716ns  (logic 1.841ns (9.838%)  route 16.875ns (90.162%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=456, routed)         9.185    10.626    U_fc1/reset_IBUF
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124    10.750 r  U_fc1/in_mem[783][14]_i_3/O
                         net (fo=70, routed)          4.006    14.756    U_fc1/in_mem[783][14]_i_3_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.880 r  U_fc1/in_mem[319][14]_i_2/O
                         net (fo=37, routed)          1.862    16.743    U_fc1/in_mem[319][14]_i_2_n_0
    SLICE_X38Y4          LUT5 (Prop_lut5_I4_O)        0.152    16.895 r  U_fc1/in_mem[319][14]_i_1/O
                         net (fo=14, routed)          1.822    18.716    U_fc1/in_mem[319][14]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  U_fc1/in_mem_reg[319][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.452     4.793    U_fc1/clk_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  U_fc1/in_mem_reg[319][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fc1/in_mem_reg[312][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.708ns  (logic 1.813ns (9.693%)  route 16.894ns (90.307%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=456, routed)         9.185    10.626    U_fc1/reset_IBUF
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124    10.750 r  U_fc1/in_mem[783][14]_i_3/O
                         net (fo=70, routed)          4.006    14.756    U_fc1/in_mem[783][14]_i_3_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.880 r  U_fc1/in_mem[319][14]_i_2/O
                         net (fo=37, routed)          1.872    16.753    U_fc1/in_mem[319][14]_i_2_n_0
    SLICE_X38Y4          LUT5 (Prop_lut5_I0_O)        0.124    16.877 r  U_fc1/in_mem[312][14]_i_1/O
                         net (fo=14, routed)          1.831    18.708    U_fc1/in_mem[312][14]_i_1_n_0
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.450     4.791    U_fc1/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fc1/in_mem_reg[312][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.708ns  (logic 1.813ns (9.693%)  route 16.894ns (90.307%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=456, routed)         9.185    10.626    U_fc1/reset_IBUF
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124    10.750 r  U_fc1/in_mem[783][14]_i_3/O
                         net (fo=70, routed)          4.006    14.756    U_fc1/in_mem[783][14]_i_3_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.880 r  U_fc1/in_mem[319][14]_i_2/O
                         net (fo=37, routed)          1.872    16.753    U_fc1/in_mem[319][14]_i_2_n_0
    SLICE_X38Y4          LUT5 (Prop_lut5_I0_O)        0.124    16.877 r  U_fc1/in_mem[312][14]_i_1/O
                         net (fo=14, routed)          1.831    18.708    U_fc1/in_mem[312][14]_i_1_n_0
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.450     4.791    U_fc1/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fc1/in_mem_reg[312][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.708ns  (logic 1.813ns (9.693%)  route 16.894ns (90.307%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=456, routed)         9.185    10.626    U_fc1/reset_IBUF
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124    10.750 r  U_fc1/in_mem[783][14]_i_3/O
                         net (fo=70, routed)          4.006    14.756    U_fc1/in_mem[783][14]_i_3_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.880 r  U_fc1/in_mem[319][14]_i_2/O
                         net (fo=37, routed)          1.872    16.753    U_fc1/in_mem[319][14]_i_2_n_0
    SLICE_X38Y4          LUT5 (Prop_lut5_I0_O)        0.124    16.877 r  U_fc1/in_mem[312][14]_i_1/O
                         net (fo=14, routed)          1.831    18.708    U_fc1/in_mem[312][14]_i_1_n_0
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.450     4.791    U_fc1/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fc1/in_mem_reg[312][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.708ns  (logic 1.813ns (9.693%)  route 16.894ns (90.307%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=456, routed)         9.185    10.626    U_fc1/reset_IBUF
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124    10.750 r  U_fc1/in_mem[783][14]_i_3/O
                         net (fo=70, routed)          4.006    14.756    U_fc1/in_mem[783][14]_i_3_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.880 r  U_fc1/in_mem[319][14]_i_2/O
                         net (fo=37, routed)          1.872    16.753    U_fc1/in_mem[319][14]_i_2_n_0
    SLICE_X38Y4          LUT5 (Prop_lut5_I0_O)        0.124    16.877 r  U_fc1/in_mem[312][14]_i_1/O
                         net (fo=14, routed)          1.831    18.708    U_fc1/in_mem[312][14]_i_1_n_0
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.450     4.791    U_fc1/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fc1/in_mem_reg[312][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.708ns  (logic 1.813ns (9.693%)  route 16.894ns (90.307%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=456, routed)         9.185    10.626    U_fc1/reset_IBUF
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124    10.750 r  U_fc1/in_mem[783][14]_i_3/O
                         net (fo=70, routed)          4.006    14.756    U_fc1/in_mem[783][14]_i_3_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.880 r  U_fc1/in_mem[319][14]_i_2/O
                         net (fo=37, routed)          1.872    16.753    U_fc1/in_mem[319][14]_i_2_n_0
    SLICE_X38Y4          LUT5 (Prop_lut5_I0_O)        0.124    16.877 r  U_fc1/in_mem[312][14]_i_1/O
                         net (fo=14, routed)          1.831    18.708    U_fc1/in_mem[312][14]_i_1_n_0
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.450     4.791    U_fc1/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fc1/in_mem_reg[312][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.708ns  (logic 1.813ns (9.693%)  route 16.894ns (90.307%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=456, routed)         9.185    10.626    U_fc1/reset_IBUF
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124    10.750 r  U_fc1/in_mem[783][14]_i_3/O
                         net (fo=70, routed)          4.006    14.756    U_fc1/in_mem[783][14]_i_3_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.880 r  U_fc1/in_mem[319][14]_i_2/O
                         net (fo=37, routed)          1.872    16.753    U_fc1/in_mem[319][14]_i_2_n_0
    SLICE_X38Y4          LUT5 (Prop_lut5_I0_O)        0.124    16.877 r  U_fc1/in_mem[312][14]_i_1/O
                         net (fo=14, routed)          1.831    18.708    U_fc1/in_mem[312][14]_i_1_n_0
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.450     4.791    U_fc1/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  U_fc1/in_mem_reg[312][9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fc1/in_mem_reg[313][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.655ns  (logic 1.813ns (9.720%)  route 16.842ns (90.280%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=456, routed)         9.185    10.626    U_fc1/reset_IBUF
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124    10.750 r  U_fc1/in_mem[783][14]_i_3/O
                         net (fo=70, routed)          4.006    14.756    U_fc1/in_mem[783][14]_i_3_n_0
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.124    14.880 r  U_fc1/in_mem[319][14]_i_2/O
                         net (fo=37, routed)          1.862    16.743    U_fc1/in_mem[319][14]_i_2_n_0
    SLICE_X38Y4          LUT5 (Prop_lut5_I0_O)        0.124    16.867 r  U_fc1/in_mem[313][14]_i_1/O
                         net (fo=14, routed)          1.788    18.655    U_fc1/in_mem[313][14]_i_1_n_0
    SLICE_X13Y6          FDRE                                         r  U_fc1/in_mem_reg[313][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       1.450     4.791    U_fc1/clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  U_fc1/in_mem_reg[313][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_flat/addr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.438%)  route 0.502ns (70.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=456, routed)         0.502     0.712    U_flat/reset_IBUF
    SLICE_X3Y7           FDCE                                         f  U_flat/addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.865     1.992    U_flat/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  U_flat/addr_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_flat/addr_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.438%)  route 0.502ns (70.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=456, routed)         0.502     0.712    U_flat/reset_IBUF
    SLICE_X3Y7           FDCE                                         f  U_flat/addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.865     1.992    U_flat/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  U_flat/addr_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_flat/addr_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.438%)  route 0.502ns (70.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=456, routed)         0.502     0.712    U_flat/reset_IBUF
    SLICE_X2Y7           FDCE                                         f  U_flat/addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.865     1.992    U_flat/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  U_flat/addr_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_flat/addr_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.438%)  route 0.502ns (70.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=456, routed)         0.502     0.712    U_flat/reset_IBUF
    SLICE_X2Y7           FDCE                                         f  U_flat/addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.865     1.992    U_flat/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  U_flat/addr_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_flat/addr_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.210ns (29.438%)  route 0.502ns (70.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=456, routed)         0.502     0.712    U_flat/reset_IBUF
    SLICE_X2Y7           FDCE                                         f  U_flat/addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.865     1.992    U_flat/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  U_flat/addr_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_flat/done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.210ns (29.109%)  route 0.510ns (70.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=456, routed)         0.510     0.720    U_flat/reset_IBUF
    SLICE_X5Y8           FDCE                                         f  U_flat/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.863     1.990    U_flat/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  U_flat/done_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_flat/pixel_valid_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.210ns (29.109%)  route 0.510ns (70.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=456, routed)         0.510     0.720    U_flat/reset_IBUF
    SLICE_X5Y8           FDCE                                         f  U_flat/pixel_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.863     1.990    U_flat/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  U_flat/pixel_valid_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_flat/running_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.210ns (29.109%)  route 0.510ns (70.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=456, routed)         0.510     0.720    U_flat/reset_IBUF
    SLICE_X5Y8           FDCE                                         f  U_flat/running_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.863     1.990    U_flat/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  U_flat/running_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_flat/pixel_out_reg[9]_rep__6/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.210ns (27.098%)  route 0.564ns (72.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=456, routed)         0.564     0.773    U_flat/reset_IBUF
    SLICE_X5Y9           FDCE                                         f  U_flat/pixel_out_reg[9]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.863     1.990    U_flat/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  U_flat/pixel_out_reg[9]_rep__6/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_flat/addr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.210ns (27.032%)  route 0.566ns (72.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=456, routed)         0.566     0.775    U_flat/reset_IBUF
    SLICE_X2Y8           FDCE                                         f  U_flat/addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11930, routed)       0.865     1.992    U_flat/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  U_flat/addr_reg[0]/C





