LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY comp2 IS
	PORT
	(
		clock, reset : IN STD_LOGIC;
		salida1 : OUT STD_LOGIC
	);
END comp2;

ARCHITECTURE compa2 OF comp2 IS
	SIGNAL cuenta : unsigned(12 downto 0) := (others => '0');
BEGIN

	process (clock, reset)
	begin
		if reset = '0' then
			cuenta <= (others => '0');
		elsif rising_edge(clock) then
			cuenta <= cuenta + 1;
		end if;
	end process;

	salida1 <= '1' when cuenta < to_unsigned(5000, 13) else '0';  ---NO TOCARRR
	

END compa2;