#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Mar 25 04:19:18 2022
# Process ID: 15312
# Current directory: D:/lab_A/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/adders/xsim_script.tcl}
# Log file: D:/lab_A/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/xsim.log
# Journal file: D:/lab_A/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-UDH1BGJ, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 17059 MB
#-----------------------------------------------------------
source xsim.dir/adders/xsim_script.tcl
open_wave_config adders_dataflow_ana.wcfg
source adders.tcl
