// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matchedfilteringp1,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.419000,HLS_SYN_LAT=659755,HLS_SYN_TPT=none,HLS_SYN_MEM=512,HLS_SYN_DSP=5,HLS_SYN_FF=4339,HLS_SYN_LUT=17603,HLS_VERSION=2020_1}" *)

module matchedfilteringp1 (
        ap_clk,
        ap_rst_n,
        rxmat_stream_TDATA,
        rxmat_stream_TVALID,
        rxmat_stream_TREADY,
        rxmat_stream_TKEEP,
        rxmat_stream_TSTRB,
        rxmat_stream_TLAST,
        xmat_stream_TDATA,
        xmat_stream_TVALID,
        xmat_stream_TREADY,
        xmat_stream_TKEEP,
        xmat_stream_TSTRB,
        xmat_stream_TLAST,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] rxmat_stream_TDATA;
input   rxmat_stream_TVALID;
output   rxmat_stream_TREADY;
input  [3:0] rxmat_stream_TKEEP;
input  [3:0] rxmat_stream_TSTRB;
input  [0:0] rxmat_stream_TLAST;
input  [31:0] xmat_stream_TDATA;
input   xmat_stream_TVALID;
output   xmat_stream_TREADY;
input  [3:0] xmat_stream_TKEEP;
input  [3:0] xmat_stream_TSTRB;
input  [0:0] xmat_stream_TLAST;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;
output  [7:0] out_stream_TKEEP;
output  [7:0] out_stream_TSTRB;
output  [0:0] out_stream_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg rxmat_stream_TREADY;
reg xmat_stream_TREADY;
reg out_stream_TVALID;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] transaction_number;
reg   [31:0] out_vector_M_real_0;
reg   [31:0] out_vector_M_real_0_1;
reg   [31:0] out_vector_M_real_1;
reg   [31:0] out_vector_M_real_1_1;
reg   [31:0] out_vector_M_real_2;
reg   [31:0] out_vector_M_real_2_1;
reg   [31:0] out_vector_M_real_3;
reg   [31:0] out_vector_M_real_3_1;
reg   [31:0] out_vector_M_real_4;
reg   [31:0] out_vector_M_real_4_1;
reg   [31:0] out_vector_M_real_5;
reg   [31:0] out_vector_M_real_5_1;
reg   [31:0] out_vector_M_real_6;
reg   [31:0] out_vector_M_real_6_1;
reg   [31:0] out_vector_M_real_7;
reg   [31:0] out_vector_M_real_7_1;
reg   [31:0] out_vector_M_imag_0;
reg   [31:0] out_vector_M_imag_0_1;
reg   [31:0] out_vector_M_imag_1;
reg   [31:0] out_vector_M_imag_1_1;
reg   [31:0] out_vector_M_imag_2;
reg   [31:0] out_vector_M_imag_2_1;
reg   [31:0] out_vector_M_imag_3;
reg   [31:0] out_vector_M_imag_3_1;
reg   [31:0] out_vector_M_imag_4;
reg   [31:0] out_vector_M_imag_4_1;
reg   [31:0] out_vector_M_imag_5;
reg   [31:0] out_vector_M_imag_5_1;
reg   [31:0] out_vector_M_imag_6;
reg   [31:0] out_vector_M_imag_6_1;
reg   [31:0] out_vector_M_imag_7;
reg   [31:0] out_vector_M_imag_7_1;
reg    rxmat_stream_TDATA_blk_n;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln98_fu_7388_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln108_fu_7606_p2;
reg    xmat_stream_TDATA_blk_n;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln121_fu_7824_p2;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln131_fu_8042_p2;
reg    out_stream_TDATA_blk_n;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln145_fu_8745_p2;
reg   [31:0] transaction_number_r_reg_8848;
wire   [3:0] add_ln85_fu_7031_p2;
reg   [3:0] add_ln85_reg_8853;
wire    ap_CS_fsm_state2;
wire   [11:0] add_ln85_1_fu_7037_p2;
wire    ap_CS_fsm_state3;
wire   [11:0] add_ln88_fu_7211_p2;
reg   [11:0] add_ln88_reg_8872;
wire    ap_CS_fsm_state4;
wire   [5:0] trunc_ln1027_1_fu_7217_p1;
reg   [5:0] trunc_ln1027_1_reg_8877;
reg   [5:0] tmp_2_reg_8881;
wire   [3:0] add_ln88_1_fu_7231_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln88_fu_7376_p2;
wire   [0:0] icmp_ln88_1_fu_7382_p2;
wire   [16:0] add_ln98_fu_7394_p2;
reg    ap_block_state6;
wire   [4:0] select_ln103_1_fu_7420_p3;
wire   [12:0] j_fu_7600_p2;
wire   [16:0] add_ln108_fu_7612_p2;
reg    ap_block_state8;
wire   [4:0] select_ln113_1_fu_7638_p3;
wire   [12:0] j_1_fu_7818_p2;
wire   [16:0] add_ln121_fu_7830_p2;
reg    ap_block_state10;
wire   [12:0] select_ln126_1_fu_7856_p3;
wire   [4:0] j_2_fu_8036_p2;
wire   [16:0] add_ln131_fu_8048_p2;
reg    ap_block_state12;
wire   [12:0] select_ln136_1_fu_8074_p3;
wire   [4:0] j_3_fu_8254_p2;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln155_fu_8420_p2;
reg   [0:0] icmp_ln155_reg_9149;
reg   [31:0] out_vector_M_real_0_4_reg_9154;
wire    ap_CS_fsm_state14;
wire    grp_kernel_mmult_fu_6731_ap_ready;
wire    grp_kernel_mmult_fu_6731_ap_done;
reg   [31:0] out_vector_M_real_0_5_reg_9159;
reg   [31:0] out_vector_M_real_1_4_reg_9164;
reg   [31:0] out_vector_M_real_1_5_reg_9169;
reg   [31:0] out_vector_M_real_2_4_reg_9174;
reg   [31:0] out_vector_M_real_2_5_reg_9179;
reg   [31:0] out_vector_M_real_3_4_reg_9184;
reg   [31:0] out_vector_M_real_3_5_reg_9189;
reg   [31:0] out_vector_M_real_4_4_reg_9194;
reg   [31:0] out_vector_M_real_4_5_reg_9199;
reg   [31:0] out_vector_M_real_5_4_reg_9204;
reg   [31:0] out_vector_M_real_5_5_reg_9209;
reg   [31:0] out_vector_M_real_6_4_reg_9214;
reg   [31:0] out_vector_M_real_6_5_reg_9219;
reg   [31:0] out_vector_M_real_7_4_reg_9224;
reg   [31:0] out_vector_M_real_7_5_reg_9229;
reg   [31:0] out_vector_M_imag_0_4_reg_9234;
reg   [31:0] out_vector_M_imag_0_5_reg_9239;
reg   [31:0] out_vector_M_imag_1_4_reg_9244;
reg   [31:0] out_vector_M_imag_1_5_reg_9249;
reg   [31:0] out_vector_M_imag_2_4_reg_9254;
reg   [31:0] out_vector_M_imag_2_5_reg_9259;
reg   [31:0] out_vector_M_imag_3_4_reg_9264;
reg   [31:0] out_vector_M_imag_3_5_reg_9269;
reg   [31:0] out_vector_M_imag_4_4_reg_9274;
reg   [31:0] out_vector_M_imag_4_5_reg_9279;
reg   [31:0] out_vector_M_imag_5_4_reg_9284;
reg   [31:0] out_vector_M_imag_5_5_reg_9289;
reg   [31:0] out_vector_M_imag_6_4_reg_9294;
reg   [31:0] out_vector_M_imag_6_5_reg_9299;
reg   [31:0] out_vector_M_imag_7_4_reg_9304;
reg   [31:0] out_vector_M_imag_7_5_reg_9309;
wire   [4:0] i_4_fu_8751_p2;
reg    ap_block_state15_io;
reg   [9:0] rxmat_M_real_0_address0;
reg    rxmat_M_real_0_ce0;
reg    rxmat_M_real_0_we0;
reg   [31:0] rxmat_M_real_0_d0;
wire   [31:0] rxmat_M_real_0_q0;
reg   [9:0] rxmat_M_real_1_address0;
reg    rxmat_M_real_1_ce0;
reg    rxmat_M_real_1_we0;
reg   [31:0] rxmat_M_real_1_d0;
wire   [31:0] rxmat_M_real_1_q0;
reg   [9:0] rxmat_M_real_2_address0;
reg    rxmat_M_real_2_ce0;
reg    rxmat_M_real_2_we0;
reg   [31:0] rxmat_M_real_2_d0;
wire   [31:0] rxmat_M_real_2_q0;
reg   [9:0] rxmat_M_real_3_address0;
reg    rxmat_M_real_3_ce0;
reg    rxmat_M_real_3_we0;
reg   [31:0] rxmat_M_real_3_d0;
wire   [31:0] rxmat_M_real_3_q0;
reg   [9:0] rxmat_M_real_4_address0;
reg    rxmat_M_real_4_ce0;
reg    rxmat_M_real_4_we0;
reg   [31:0] rxmat_M_real_4_d0;
wire   [31:0] rxmat_M_real_4_q0;
reg   [9:0] rxmat_M_real_5_address0;
reg    rxmat_M_real_5_ce0;
reg    rxmat_M_real_5_we0;
reg   [31:0] rxmat_M_real_5_d0;
wire   [31:0] rxmat_M_real_5_q0;
reg   [9:0] rxmat_M_real_6_address0;
reg    rxmat_M_real_6_ce0;
reg    rxmat_M_real_6_we0;
reg   [31:0] rxmat_M_real_6_d0;
wire   [31:0] rxmat_M_real_6_q0;
reg   [9:0] rxmat_M_real_7_address0;
reg    rxmat_M_real_7_ce0;
reg    rxmat_M_real_7_we0;
reg   [31:0] rxmat_M_real_7_d0;
wire   [31:0] rxmat_M_real_7_q0;
reg   [9:0] rxmat_M_real_8_address0;
reg    rxmat_M_real_8_ce0;
reg    rxmat_M_real_8_we0;
reg   [31:0] rxmat_M_real_8_d0;
wire   [31:0] rxmat_M_real_8_q0;
reg   [9:0] rxmat_M_real_9_address0;
reg    rxmat_M_real_9_ce0;
reg    rxmat_M_real_9_we0;
reg   [31:0] rxmat_M_real_9_d0;
wire   [31:0] rxmat_M_real_9_q0;
reg   [9:0] rxmat_M_real_10_address0;
reg    rxmat_M_real_10_ce0;
reg    rxmat_M_real_10_we0;
reg   [31:0] rxmat_M_real_10_d0;
wire   [31:0] rxmat_M_real_10_q0;
reg   [9:0] rxmat_M_real_11_address0;
reg    rxmat_M_real_11_ce0;
reg    rxmat_M_real_11_we0;
reg   [31:0] rxmat_M_real_11_d0;
wire   [31:0] rxmat_M_real_11_q0;
reg   [9:0] rxmat_M_real_12_address0;
reg    rxmat_M_real_12_ce0;
reg    rxmat_M_real_12_we0;
reg   [31:0] rxmat_M_real_12_d0;
wire   [31:0] rxmat_M_real_12_q0;
reg   [9:0] rxmat_M_real_13_address0;
reg    rxmat_M_real_13_ce0;
reg    rxmat_M_real_13_we0;
reg   [31:0] rxmat_M_real_13_d0;
wire   [31:0] rxmat_M_real_13_q0;
reg   [9:0] rxmat_M_real_14_address0;
reg    rxmat_M_real_14_ce0;
reg    rxmat_M_real_14_we0;
reg   [31:0] rxmat_M_real_14_d0;
wire   [31:0] rxmat_M_real_14_q0;
reg   [9:0] rxmat_M_real_15_address0;
reg    rxmat_M_real_15_ce0;
reg    rxmat_M_real_15_we0;
reg   [31:0] rxmat_M_real_15_d0;
wire   [31:0] rxmat_M_real_15_q0;
reg   [9:0] rxmat_M_real_16_address0;
reg    rxmat_M_real_16_ce0;
reg    rxmat_M_real_16_we0;
reg   [31:0] rxmat_M_real_16_d0;
wire   [31:0] rxmat_M_real_16_q0;
reg   [9:0] rxmat_M_real_17_address0;
reg    rxmat_M_real_17_ce0;
reg    rxmat_M_real_17_we0;
reg   [31:0] rxmat_M_real_17_d0;
wire   [31:0] rxmat_M_real_17_q0;
reg   [9:0] rxmat_M_real_18_address0;
reg    rxmat_M_real_18_ce0;
reg    rxmat_M_real_18_we0;
reg   [31:0] rxmat_M_real_18_d0;
wire   [31:0] rxmat_M_real_18_q0;
reg   [9:0] rxmat_M_real_19_address0;
reg    rxmat_M_real_19_ce0;
reg    rxmat_M_real_19_we0;
reg   [31:0] rxmat_M_real_19_d0;
wire   [31:0] rxmat_M_real_19_q0;
reg   [9:0] rxmat_M_real_20_address0;
reg    rxmat_M_real_20_ce0;
reg    rxmat_M_real_20_we0;
reg   [31:0] rxmat_M_real_20_d0;
wire   [31:0] rxmat_M_real_20_q0;
reg   [9:0] rxmat_M_real_21_address0;
reg    rxmat_M_real_21_ce0;
reg    rxmat_M_real_21_we0;
reg   [31:0] rxmat_M_real_21_d0;
wire   [31:0] rxmat_M_real_21_q0;
reg   [9:0] rxmat_M_real_22_address0;
reg    rxmat_M_real_22_ce0;
reg    rxmat_M_real_22_we0;
reg   [31:0] rxmat_M_real_22_d0;
wire   [31:0] rxmat_M_real_22_q0;
reg   [9:0] rxmat_M_real_23_address0;
reg    rxmat_M_real_23_ce0;
reg    rxmat_M_real_23_we0;
reg   [31:0] rxmat_M_real_23_d0;
wire   [31:0] rxmat_M_real_23_q0;
reg   [9:0] rxmat_M_real_24_address0;
reg    rxmat_M_real_24_ce0;
reg    rxmat_M_real_24_we0;
reg   [31:0] rxmat_M_real_24_d0;
wire   [31:0] rxmat_M_real_24_q0;
reg   [9:0] rxmat_M_real_25_address0;
reg    rxmat_M_real_25_ce0;
reg    rxmat_M_real_25_we0;
reg   [31:0] rxmat_M_real_25_d0;
wire   [31:0] rxmat_M_real_25_q0;
reg   [9:0] rxmat_M_real_26_address0;
reg    rxmat_M_real_26_ce0;
reg    rxmat_M_real_26_we0;
reg   [31:0] rxmat_M_real_26_d0;
wire   [31:0] rxmat_M_real_26_q0;
reg   [9:0] rxmat_M_real_27_address0;
reg    rxmat_M_real_27_ce0;
reg    rxmat_M_real_27_we0;
reg   [31:0] rxmat_M_real_27_d0;
wire   [31:0] rxmat_M_real_27_q0;
reg   [9:0] rxmat_M_real_28_address0;
reg    rxmat_M_real_28_ce0;
reg    rxmat_M_real_28_we0;
reg   [31:0] rxmat_M_real_28_d0;
wire   [31:0] rxmat_M_real_28_q0;
reg   [9:0] rxmat_M_real_29_address0;
reg    rxmat_M_real_29_ce0;
reg    rxmat_M_real_29_we0;
reg   [31:0] rxmat_M_real_29_d0;
wire   [31:0] rxmat_M_real_29_q0;
reg   [9:0] rxmat_M_real_30_address0;
reg    rxmat_M_real_30_ce0;
reg    rxmat_M_real_30_we0;
reg   [31:0] rxmat_M_real_30_d0;
wire   [31:0] rxmat_M_real_30_q0;
reg   [9:0] rxmat_M_real_31_address0;
reg    rxmat_M_real_31_ce0;
reg    rxmat_M_real_31_we0;
reg   [31:0] rxmat_M_real_31_d0;
wire   [31:0] rxmat_M_real_31_q0;
reg   [9:0] rxmat_M_real_32_address0;
reg    rxmat_M_real_32_ce0;
reg    rxmat_M_real_32_we0;
reg   [31:0] rxmat_M_real_32_d0;
wire   [31:0] rxmat_M_real_32_q0;
reg   [9:0] rxmat_M_real_33_address0;
reg    rxmat_M_real_33_ce0;
reg    rxmat_M_real_33_we0;
reg   [31:0] rxmat_M_real_33_d0;
wire   [31:0] rxmat_M_real_33_q0;
reg   [9:0] rxmat_M_real_34_address0;
reg    rxmat_M_real_34_ce0;
reg    rxmat_M_real_34_we0;
reg   [31:0] rxmat_M_real_34_d0;
wire   [31:0] rxmat_M_real_34_q0;
reg   [9:0] rxmat_M_real_35_address0;
reg    rxmat_M_real_35_ce0;
reg    rxmat_M_real_35_we0;
reg   [31:0] rxmat_M_real_35_d0;
wire   [31:0] rxmat_M_real_35_q0;
reg   [9:0] rxmat_M_real_36_address0;
reg    rxmat_M_real_36_ce0;
reg    rxmat_M_real_36_we0;
reg   [31:0] rxmat_M_real_36_d0;
wire   [31:0] rxmat_M_real_36_q0;
reg   [9:0] rxmat_M_real_37_address0;
reg    rxmat_M_real_37_ce0;
reg    rxmat_M_real_37_we0;
reg   [31:0] rxmat_M_real_37_d0;
wire   [31:0] rxmat_M_real_37_q0;
reg   [9:0] rxmat_M_real_38_address0;
reg    rxmat_M_real_38_ce0;
reg    rxmat_M_real_38_we0;
reg   [31:0] rxmat_M_real_38_d0;
wire   [31:0] rxmat_M_real_38_q0;
reg   [9:0] rxmat_M_real_39_address0;
reg    rxmat_M_real_39_ce0;
reg    rxmat_M_real_39_we0;
reg   [31:0] rxmat_M_real_39_d0;
wire   [31:0] rxmat_M_real_39_q0;
reg   [9:0] rxmat_M_real_40_address0;
reg    rxmat_M_real_40_ce0;
reg    rxmat_M_real_40_we0;
reg   [31:0] rxmat_M_real_40_d0;
wire   [31:0] rxmat_M_real_40_q0;
reg   [9:0] rxmat_M_real_41_address0;
reg    rxmat_M_real_41_ce0;
reg    rxmat_M_real_41_we0;
reg   [31:0] rxmat_M_real_41_d0;
wire   [31:0] rxmat_M_real_41_q0;
reg   [9:0] rxmat_M_real_42_address0;
reg    rxmat_M_real_42_ce0;
reg    rxmat_M_real_42_we0;
reg   [31:0] rxmat_M_real_42_d0;
wire   [31:0] rxmat_M_real_42_q0;
reg   [9:0] rxmat_M_real_43_address0;
reg    rxmat_M_real_43_ce0;
reg    rxmat_M_real_43_we0;
reg   [31:0] rxmat_M_real_43_d0;
wire   [31:0] rxmat_M_real_43_q0;
reg   [9:0] rxmat_M_real_44_address0;
reg    rxmat_M_real_44_ce0;
reg    rxmat_M_real_44_we0;
reg   [31:0] rxmat_M_real_44_d0;
wire   [31:0] rxmat_M_real_44_q0;
reg   [9:0] rxmat_M_real_45_address0;
reg    rxmat_M_real_45_ce0;
reg    rxmat_M_real_45_we0;
reg   [31:0] rxmat_M_real_45_d0;
wire   [31:0] rxmat_M_real_45_q0;
reg   [9:0] rxmat_M_real_46_address0;
reg    rxmat_M_real_46_ce0;
reg    rxmat_M_real_46_we0;
reg   [31:0] rxmat_M_real_46_d0;
wire   [31:0] rxmat_M_real_46_q0;
reg   [9:0] rxmat_M_real_47_address0;
reg    rxmat_M_real_47_ce0;
reg    rxmat_M_real_47_we0;
reg   [31:0] rxmat_M_real_47_d0;
wire   [31:0] rxmat_M_real_47_q0;
reg   [9:0] rxmat_M_real_48_address0;
reg    rxmat_M_real_48_ce0;
reg    rxmat_M_real_48_we0;
reg   [31:0] rxmat_M_real_48_d0;
wire   [31:0] rxmat_M_real_48_q0;
reg   [9:0] rxmat_M_real_49_address0;
reg    rxmat_M_real_49_ce0;
reg    rxmat_M_real_49_we0;
reg   [31:0] rxmat_M_real_49_d0;
wire   [31:0] rxmat_M_real_49_q0;
reg   [9:0] rxmat_M_real_50_address0;
reg    rxmat_M_real_50_ce0;
reg    rxmat_M_real_50_we0;
reg   [31:0] rxmat_M_real_50_d0;
wire   [31:0] rxmat_M_real_50_q0;
reg   [9:0] rxmat_M_real_51_address0;
reg    rxmat_M_real_51_ce0;
reg    rxmat_M_real_51_we0;
reg   [31:0] rxmat_M_real_51_d0;
wire   [31:0] rxmat_M_real_51_q0;
reg   [9:0] rxmat_M_real_52_address0;
reg    rxmat_M_real_52_ce0;
reg    rxmat_M_real_52_we0;
reg   [31:0] rxmat_M_real_52_d0;
wire   [31:0] rxmat_M_real_52_q0;
reg   [9:0] rxmat_M_real_53_address0;
reg    rxmat_M_real_53_ce0;
reg    rxmat_M_real_53_we0;
reg   [31:0] rxmat_M_real_53_d0;
wire   [31:0] rxmat_M_real_53_q0;
reg   [9:0] rxmat_M_real_54_address0;
reg    rxmat_M_real_54_ce0;
reg    rxmat_M_real_54_we0;
reg   [31:0] rxmat_M_real_54_d0;
wire   [31:0] rxmat_M_real_54_q0;
reg   [9:0] rxmat_M_real_55_address0;
reg    rxmat_M_real_55_ce0;
reg    rxmat_M_real_55_we0;
reg   [31:0] rxmat_M_real_55_d0;
wire   [31:0] rxmat_M_real_55_q0;
reg   [9:0] rxmat_M_real_56_address0;
reg    rxmat_M_real_56_ce0;
reg    rxmat_M_real_56_we0;
reg   [31:0] rxmat_M_real_56_d0;
wire   [31:0] rxmat_M_real_56_q0;
reg   [9:0] rxmat_M_real_57_address0;
reg    rxmat_M_real_57_ce0;
reg    rxmat_M_real_57_we0;
reg   [31:0] rxmat_M_real_57_d0;
wire   [31:0] rxmat_M_real_57_q0;
reg   [9:0] rxmat_M_real_58_address0;
reg    rxmat_M_real_58_ce0;
reg    rxmat_M_real_58_we0;
reg   [31:0] rxmat_M_real_58_d0;
wire   [31:0] rxmat_M_real_58_q0;
reg   [9:0] rxmat_M_real_59_address0;
reg    rxmat_M_real_59_ce0;
reg    rxmat_M_real_59_we0;
reg   [31:0] rxmat_M_real_59_d0;
wire   [31:0] rxmat_M_real_59_q0;
reg   [9:0] rxmat_M_real_60_address0;
reg    rxmat_M_real_60_ce0;
reg    rxmat_M_real_60_we0;
reg   [31:0] rxmat_M_real_60_d0;
wire   [31:0] rxmat_M_real_60_q0;
reg   [9:0] rxmat_M_real_61_address0;
reg    rxmat_M_real_61_ce0;
reg    rxmat_M_real_61_we0;
reg   [31:0] rxmat_M_real_61_d0;
wire   [31:0] rxmat_M_real_61_q0;
reg   [9:0] rxmat_M_real_62_address0;
reg    rxmat_M_real_62_ce0;
reg    rxmat_M_real_62_we0;
reg   [31:0] rxmat_M_real_62_d0;
wire   [31:0] rxmat_M_real_62_q0;
reg   [9:0] rxmat_M_real_63_address0;
reg    rxmat_M_real_63_ce0;
reg    rxmat_M_real_63_we0;
reg   [31:0] rxmat_M_real_63_d0;
wire   [31:0] rxmat_M_real_63_q0;
reg   [9:0] rxmat_M_imag_0_address0;
reg    rxmat_M_imag_0_ce0;
reg    rxmat_M_imag_0_we0;
reg   [31:0] rxmat_M_imag_0_d0;
wire   [31:0] rxmat_M_imag_0_q0;
reg   [9:0] rxmat_M_imag_1_address0;
reg    rxmat_M_imag_1_ce0;
reg    rxmat_M_imag_1_we0;
reg   [31:0] rxmat_M_imag_1_d0;
wire   [31:0] rxmat_M_imag_1_q0;
reg   [9:0] rxmat_M_imag_2_address0;
reg    rxmat_M_imag_2_ce0;
reg    rxmat_M_imag_2_we0;
reg   [31:0] rxmat_M_imag_2_d0;
wire   [31:0] rxmat_M_imag_2_q0;
reg   [9:0] rxmat_M_imag_3_address0;
reg    rxmat_M_imag_3_ce0;
reg    rxmat_M_imag_3_we0;
reg   [31:0] rxmat_M_imag_3_d0;
wire   [31:0] rxmat_M_imag_3_q0;
reg   [9:0] rxmat_M_imag_4_address0;
reg    rxmat_M_imag_4_ce0;
reg    rxmat_M_imag_4_we0;
reg   [31:0] rxmat_M_imag_4_d0;
wire   [31:0] rxmat_M_imag_4_q0;
reg   [9:0] rxmat_M_imag_5_address0;
reg    rxmat_M_imag_5_ce0;
reg    rxmat_M_imag_5_we0;
reg   [31:0] rxmat_M_imag_5_d0;
wire   [31:0] rxmat_M_imag_5_q0;
reg   [9:0] rxmat_M_imag_6_address0;
reg    rxmat_M_imag_6_ce0;
reg    rxmat_M_imag_6_we0;
reg   [31:0] rxmat_M_imag_6_d0;
wire   [31:0] rxmat_M_imag_6_q0;
reg   [9:0] rxmat_M_imag_7_address0;
reg    rxmat_M_imag_7_ce0;
reg    rxmat_M_imag_7_we0;
reg   [31:0] rxmat_M_imag_7_d0;
wire   [31:0] rxmat_M_imag_7_q0;
reg   [9:0] rxmat_M_imag_8_address0;
reg    rxmat_M_imag_8_ce0;
reg    rxmat_M_imag_8_we0;
reg   [31:0] rxmat_M_imag_8_d0;
wire   [31:0] rxmat_M_imag_8_q0;
reg   [9:0] rxmat_M_imag_9_address0;
reg    rxmat_M_imag_9_ce0;
reg    rxmat_M_imag_9_we0;
reg   [31:0] rxmat_M_imag_9_d0;
wire   [31:0] rxmat_M_imag_9_q0;
reg   [9:0] rxmat_M_imag_10_address0;
reg    rxmat_M_imag_10_ce0;
reg    rxmat_M_imag_10_we0;
reg   [31:0] rxmat_M_imag_10_d0;
wire   [31:0] rxmat_M_imag_10_q0;
reg   [9:0] rxmat_M_imag_11_address0;
reg    rxmat_M_imag_11_ce0;
reg    rxmat_M_imag_11_we0;
reg   [31:0] rxmat_M_imag_11_d0;
wire   [31:0] rxmat_M_imag_11_q0;
reg   [9:0] rxmat_M_imag_12_address0;
reg    rxmat_M_imag_12_ce0;
reg    rxmat_M_imag_12_we0;
reg   [31:0] rxmat_M_imag_12_d0;
wire   [31:0] rxmat_M_imag_12_q0;
reg   [9:0] rxmat_M_imag_13_address0;
reg    rxmat_M_imag_13_ce0;
reg    rxmat_M_imag_13_we0;
reg   [31:0] rxmat_M_imag_13_d0;
wire   [31:0] rxmat_M_imag_13_q0;
reg   [9:0] rxmat_M_imag_14_address0;
reg    rxmat_M_imag_14_ce0;
reg    rxmat_M_imag_14_we0;
reg   [31:0] rxmat_M_imag_14_d0;
wire   [31:0] rxmat_M_imag_14_q0;
reg   [9:0] rxmat_M_imag_15_address0;
reg    rxmat_M_imag_15_ce0;
reg    rxmat_M_imag_15_we0;
reg   [31:0] rxmat_M_imag_15_d0;
wire   [31:0] rxmat_M_imag_15_q0;
reg   [9:0] rxmat_M_imag_16_address0;
reg    rxmat_M_imag_16_ce0;
reg    rxmat_M_imag_16_we0;
reg   [31:0] rxmat_M_imag_16_d0;
wire   [31:0] rxmat_M_imag_16_q0;
reg   [9:0] rxmat_M_imag_17_address0;
reg    rxmat_M_imag_17_ce0;
reg    rxmat_M_imag_17_we0;
reg   [31:0] rxmat_M_imag_17_d0;
wire   [31:0] rxmat_M_imag_17_q0;
reg   [9:0] rxmat_M_imag_18_address0;
reg    rxmat_M_imag_18_ce0;
reg    rxmat_M_imag_18_we0;
reg   [31:0] rxmat_M_imag_18_d0;
wire   [31:0] rxmat_M_imag_18_q0;
reg   [9:0] rxmat_M_imag_19_address0;
reg    rxmat_M_imag_19_ce0;
reg    rxmat_M_imag_19_we0;
reg   [31:0] rxmat_M_imag_19_d0;
wire   [31:0] rxmat_M_imag_19_q0;
reg   [9:0] rxmat_M_imag_20_address0;
reg    rxmat_M_imag_20_ce0;
reg    rxmat_M_imag_20_we0;
reg   [31:0] rxmat_M_imag_20_d0;
wire   [31:0] rxmat_M_imag_20_q0;
reg   [9:0] rxmat_M_imag_21_address0;
reg    rxmat_M_imag_21_ce0;
reg    rxmat_M_imag_21_we0;
reg   [31:0] rxmat_M_imag_21_d0;
wire   [31:0] rxmat_M_imag_21_q0;
reg   [9:0] rxmat_M_imag_22_address0;
reg    rxmat_M_imag_22_ce0;
reg    rxmat_M_imag_22_we0;
reg   [31:0] rxmat_M_imag_22_d0;
wire   [31:0] rxmat_M_imag_22_q0;
reg   [9:0] rxmat_M_imag_23_address0;
reg    rxmat_M_imag_23_ce0;
reg    rxmat_M_imag_23_we0;
reg   [31:0] rxmat_M_imag_23_d0;
wire   [31:0] rxmat_M_imag_23_q0;
reg   [9:0] rxmat_M_imag_24_address0;
reg    rxmat_M_imag_24_ce0;
reg    rxmat_M_imag_24_we0;
reg   [31:0] rxmat_M_imag_24_d0;
wire   [31:0] rxmat_M_imag_24_q0;
reg   [9:0] rxmat_M_imag_25_address0;
reg    rxmat_M_imag_25_ce0;
reg    rxmat_M_imag_25_we0;
reg   [31:0] rxmat_M_imag_25_d0;
wire   [31:0] rxmat_M_imag_25_q0;
reg   [9:0] rxmat_M_imag_26_address0;
reg    rxmat_M_imag_26_ce0;
reg    rxmat_M_imag_26_we0;
reg   [31:0] rxmat_M_imag_26_d0;
wire   [31:0] rxmat_M_imag_26_q0;
reg   [9:0] rxmat_M_imag_27_address0;
reg    rxmat_M_imag_27_ce0;
reg    rxmat_M_imag_27_we0;
reg   [31:0] rxmat_M_imag_27_d0;
wire   [31:0] rxmat_M_imag_27_q0;
reg   [9:0] rxmat_M_imag_28_address0;
reg    rxmat_M_imag_28_ce0;
reg    rxmat_M_imag_28_we0;
reg   [31:0] rxmat_M_imag_28_d0;
wire   [31:0] rxmat_M_imag_28_q0;
reg   [9:0] rxmat_M_imag_29_address0;
reg    rxmat_M_imag_29_ce0;
reg    rxmat_M_imag_29_we0;
reg   [31:0] rxmat_M_imag_29_d0;
wire   [31:0] rxmat_M_imag_29_q0;
reg   [9:0] rxmat_M_imag_30_address0;
reg    rxmat_M_imag_30_ce0;
reg    rxmat_M_imag_30_we0;
reg   [31:0] rxmat_M_imag_30_d0;
wire   [31:0] rxmat_M_imag_30_q0;
reg   [9:0] rxmat_M_imag_31_address0;
reg    rxmat_M_imag_31_ce0;
reg    rxmat_M_imag_31_we0;
reg   [31:0] rxmat_M_imag_31_d0;
wire   [31:0] rxmat_M_imag_31_q0;
reg   [9:0] rxmat_M_imag_32_address0;
reg    rxmat_M_imag_32_ce0;
reg    rxmat_M_imag_32_we0;
reg   [31:0] rxmat_M_imag_32_d0;
wire   [31:0] rxmat_M_imag_32_q0;
reg   [9:0] rxmat_M_imag_33_address0;
reg    rxmat_M_imag_33_ce0;
reg    rxmat_M_imag_33_we0;
reg   [31:0] rxmat_M_imag_33_d0;
wire   [31:0] rxmat_M_imag_33_q0;
reg   [9:0] rxmat_M_imag_34_address0;
reg    rxmat_M_imag_34_ce0;
reg    rxmat_M_imag_34_we0;
reg   [31:0] rxmat_M_imag_34_d0;
wire   [31:0] rxmat_M_imag_34_q0;
reg   [9:0] rxmat_M_imag_35_address0;
reg    rxmat_M_imag_35_ce0;
reg    rxmat_M_imag_35_we0;
reg   [31:0] rxmat_M_imag_35_d0;
wire   [31:0] rxmat_M_imag_35_q0;
reg   [9:0] rxmat_M_imag_36_address0;
reg    rxmat_M_imag_36_ce0;
reg    rxmat_M_imag_36_we0;
reg   [31:0] rxmat_M_imag_36_d0;
wire   [31:0] rxmat_M_imag_36_q0;
reg   [9:0] rxmat_M_imag_37_address0;
reg    rxmat_M_imag_37_ce0;
reg    rxmat_M_imag_37_we0;
reg   [31:0] rxmat_M_imag_37_d0;
wire   [31:0] rxmat_M_imag_37_q0;
reg   [9:0] rxmat_M_imag_38_address0;
reg    rxmat_M_imag_38_ce0;
reg    rxmat_M_imag_38_we0;
reg   [31:0] rxmat_M_imag_38_d0;
wire   [31:0] rxmat_M_imag_38_q0;
reg   [9:0] rxmat_M_imag_39_address0;
reg    rxmat_M_imag_39_ce0;
reg    rxmat_M_imag_39_we0;
reg   [31:0] rxmat_M_imag_39_d0;
wire   [31:0] rxmat_M_imag_39_q0;
reg   [9:0] rxmat_M_imag_40_address0;
reg    rxmat_M_imag_40_ce0;
reg    rxmat_M_imag_40_we0;
reg   [31:0] rxmat_M_imag_40_d0;
wire   [31:0] rxmat_M_imag_40_q0;
reg   [9:0] rxmat_M_imag_41_address0;
reg    rxmat_M_imag_41_ce0;
reg    rxmat_M_imag_41_we0;
reg   [31:0] rxmat_M_imag_41_d0;
wire   [31:0] rxmat_M_imag_41_q0;
reg   [9:0] rxmat_M_imag_42_address0;
reg    rxmat_M_imag_42_ce0;
reg    rxmat_M_imag_42_we0;
reg   [31:0] rxmat_M_imag_42_d0;
wire   [31:0] rxmat_M_imag_42_q0;
reg   [9:0] rxmat_M_imag_43_address0;
reg    rxmat_M_imag_43_ce0;
reg    rxmat_M_imag_43_we0;
reg   [31:0] rxmat_M_imag_43_d0;
wire   [31:0] rxmat_M_imag_43_q0;
reg   [9:0] rxmat_M_imag_44_address0;
reg    rxmat_M_imag_44_ce0;
reg    rxmat_M_imag_44_we0;
reg   [31:0] rxmat_M_imag_44_d0;
wire   [31:0] rxmat_M_imag_44_q0;
reg   [9:0] rxmat_M_imag_45_address0;
reg    rxmat_M_imag_45_ce0;
reg    rxmat_M_imag_45_we0;
reg   [31:0] rxmat_M_imag_45_d0;
wire   [31:0] rxmat_M_imag_45_q0;
reg   [9:0] rxmat_M_imag_46_address0;
reg    rxmat_M_imag_46_ce0;
reg    rxmat_M_imag_46_we0;
reg   [31:0] rxmat_M_imag_46_d0;
wire   [31:0] rxmat_M_imag_46_q0;
reg   [9:0] rxmat_M_imag_47_address0;
reg    rxmat_M_imag_47_ce0;
reg    rxmat_M_imag_47_we0;
reg   [31:0] rxmat_M_imag_47_d0;
wire   [31:0] rxmat_M_imag_47_q0;
reg   [9:0] rxmat_M_imag_48_address0;
reg    rxmat_M_imag_48_ce0;
reg    rxmat_M_imag_48_we0;
reg   [31:0] rxmat_M_imag_48_d0;
wire   [31:0] rxmat_M_imag_48_q0;
reg   [9:0] rxmat_M_imag_49_address0;
reg    rxmat_M_imag_49_ce0;
reg    rxmat_M_imag_49_we0;
reg   [31:0] rxmat_M_imag_49_d0;
wire   [31:0] rxmat_M_imag_49_q0;
reg   [9:0] rxmat_M_imag_50_address0;
reg    rxmat_M_imag_50_ce0;
reg    rxmat_M_imag_50_we0;
reg   [31:0] rxmat_M_imag_50_d0;
wire   [31:0] rxmat_M_imag_50_q0;
reg   [9:0] rxmat_M_imag_51_address0;
reg    rxmat_M_imag_51_ce0;
reg    rxmat_M_imag_51_we0;
reg   [31:0] rxmat_M_imag_51_d0;
wire   [31:0] rxmat_M_imag_51_q0;
reg   [9:0] rxmat_M_imag_52_address0;
reg    rxmat_M_imag_52_ce0;
reg    rxmat_M_imag_52_we0;
reg   [31:0] rxmat_M_imag_52_d0;
wire   [31:0] rxmat_M_imag_52_q0;
reg   [9:0] rxmat_M_imag_53_address0;
reg    rxmat_M_imag_53_ce0;
reg    rxmat_M_imag_53_we0;
reg   [31:0] rxmat_M_imag_53_d0;
wire   [31:0] rxmat_M_imag_53_q0;
reg   [9:0] rxmat_M_imag_54_address0;
reg    rxmat_M_imag_54_ce0;
reg    rxmat_M_imag_54_we0;
reg   [31:0] rxmat_M_imag_54_d0;
wire   [31:0] rxmat_M_imag_54_q0;
reg   [9:0] rxmat_M_imag_55_address0;
reg    rxmat_M_imag_55_ce0;
reg    rxmat_M_imag_55_we0;
reg   [31:0] rxmat_M_imag_55_d0;
wire   [31:0] rxmat_M_imag_55_q0;
reg   [9:0] rxmat_M_imag_56_address0;
reg    rxmat_M_imag_56_ce0;
reg    rxmat_M_imag_56_we0;
reg   [31:0] rxmat_M_imag_56_d0;
wire   [31:0] rxmat_M_imag_56_q0;
reg   [9:0] rxmat_M_imag_57_address0;
reg    rxmat_M_imag_57_ce0;
reg    rxmat_M_imag_57_we0;
reg   [31:0] rxmat_M_imag_57_d0;
wire   [31:0] rxmat_M_imag_57_q0;
reg   [9:0] rxmat_M_imag_58_address0;
reg    rxmat_M_imag_58_ce0;
reg    rxmat_M_imag_58_we0;
reg   [31:0] rxmat_M_imag_58_d0;
wire   [31:0] rxmat_M_imag_58_q0;
reg   [9:0] rxmat_M_imag_59_address0;
reg    rxmat_M_imag_59_ce0;
reg    rxmat_M_imag_59_we0;
reg   [31:0] rxmat_M_imag_59_d0;
wire   [31:0] rxmat_M_imag_59_q0;
reg   [9:0] rxmat_M_imag_60_address0;
reg    rxmat_M_imag_60_ce0;
reg    rxmat_M_imag_60_we0;
reg   [31:0] rxmat_M_imag_60_d0;
wire   [31:0] rxmat_M_imag_60_q0;
reg   [9:0] rxmat_M_imag_61_address0;
reg    rxmat_M_imag_61_ce0;
reg    rxmat_M_imag_61_we0;
reg   [31:0] rxmat_M_imag_61_d0;
wire   [31:0] rxmat_M_imag_61_q0;
reg   [9:0] rxmat_M_imag_62_address0;
reg    rxmat_M_imag_62_ce0;
reg    rxmat_M_imag_62_we0;
reg   [31:0] rxmat_M_imag_62_d0;
wire   [31:0] rxmat_M_imag_62_q0;
reg   [9:0] rxmat_M_imag_63_address0;
reg    rxmat_M_imag_63_ce0;
reg    rxmat_M_imag_63_we0;
reg   [31:0] rxmat_M_imag_63_d0;
wire   [31:0] rxmat_M_imag_63_q0;
reg   [9:0] xmat_M_real_0_address0;
reg    xmat_M_real_0_ce0;
reg    xmat_M_real_0_we0;
reg   [31:0] xmat_M_real_0_d0;
wire   [31:0] xmat_M_real_0_q0;
reg   [9:0] xmat_M_real_1_address0;
reg    xmat_M_real_1_ce0;
reg    xmat_M_real_1_we0;
reg   [31:0] xmat_M_real_1_d0;
wire   [31:0] xmat_M_real_1_q0;
reg   [9:0] xmat_M_real_2_address0;
reg    xmat_M_real_2_ce0;
reg    xmat_M_real_2_we0;
reg   [31:0] xmat_M_real_2_d0;
wire   [31:0] xmat_M_real_2_q0;
reg   [9:0] xmat_M_real_3_address0;
reg    xmat_M_real_3_ce0;
reg    xmat_M_real_3_we0;
reg   [31:0] xmat_M_real_3_d0;
wire   [31:0] xmat_M_real_3_q0;
reg   [9:0] xmat_M_real_4_address0;
reg    xmat_M_real_4_ce0;
reg    xmat_M_real_4_we0;
reg   [31:0] xmat_M_real_4_d0;
wire   [31:0] xmat_M_real_4_q0;
reg   [9:0] xmat_M_real_5_address0;
reg    xmat_M_real_5_ce0;
reg    xmat_M_real_5_we0;
reg   [31:0] xmat_M_real_5_d0;
wire   [31:0] xmat_M_real_5_q0;
reg   [9:0] xmat_M_real_6_address0;
reg    xmat_M_real_6_ce0;
reg    xmat_M_real_6_we0;
reg   [31:0] xmat_M_real_6_d0;
wire   [31:0] xmat_M_real_6_q0;
reg   [9:0] xmat_M_real_7_address0;
reg    xmat_M_real_7_ce0;
reg    xmat_M_real_7_we0;
reg   [31:0] xmat_M_real_7_d0;
wire   [31:0] xmat_M_real_7_q0;
reg   [9:0] xmat_M_real_8_address0;
reg    xmat_M_real_8_ce0;
reg    xmat_M_real_8_we0;
reg   [31:0] xmat_M_real_8_d0;
wire   [31:0] xmat_M_real_8_q0;
reg   [9:0] xmat_M_real_9_address0;
reg    xmat_M_real_9_ce0;
reg    xmat_M_real_9_we0;
reg   [31:0] xmat_M_real_9_d0;
wire   [31:0] xmat_M_real_9_q0;
reg   [9:0] xmat_M_real_10_address0;
reg    xmat_M_real_10_ce0;
reg    xmat_M_real_10_we0;
reg   [31:0] xmat_M_real_10_d0;
wire   [31:0] xmat_M_real_10_q0;
reg   [9:0] xmat_M_real_11_address0;
reg    xmat_M_real_11_ce0;
reg    xmat_M_real_11_we0;
reg   [31:0] xmat_M_real_11_d0;
wire   [31:0] xmat_M_real_11_q0;
reg   [9:0] xmat_M_real_12_address0;
reg    xmat_M_real_12_ce0;
reg    xmat_M_real_12_we0;
reg   [31:0] xmat_M_real_12_d0;
wire   [31:0] xmat_M_real_12_q0;
reg   [9:0] xmat_M_real_13_address0;
reg    xmat_M_real_13_ce0;
reg    xmat_M_real_13_we0;
reg   [31:0] xmat_M_real_13_d0;
wire   [31:0] xmat_M_real_13_q0;
reg   [9:0] xmat_M_real_14_address0;
reg    xmat_M_real_14_ce0;
reg    xmat_M_real_14_we0;
reg   [31:0] xmat_M_real_14_d0;
wire   [31:0] xmat_M_real_14_q0;
reg   [9:0] xmat_M_real_15_address0;
reg    xmat_M_real_15_ce0;
reg    xmat_M_real_15_we0;
reg   [31:0] xmat_M_real_15_d0;
wire   [31:0] xmat_M_real_15_q0;
reg   [9:0] xmat_M_real_16_address0;
reg    xmat_M_real_16_ce0;
reg    xmat_M_real_16_we0;
reg   [31:0] xmat_M_real_16_d0;
wire   [31:0] xmat_M_real_16_q0;
reg   [9:0] xmat_M_real_17_address0;
reg    xmat_M_real_17_ce0;
reg    xmat_M_real_17_we0;
reg   [31:0] xmat_M_real_17_d0;
wire   [31:0] xmat_M_real_17_q0;
reg   [9:0] xmat_M_real_18_address0;
reg    xmat_M_real_18_ce0;
reg    xmat_M_real_18_we0;
reg   [31:0] xmat_M_real_18_d0;
wire   [31:0] xmat_M_real_18_q0;
reg   [9:0] xmat_M_real_19_address0;
reg    xmat_M_real_19_ce0;
reg    xmat_M_real_19_we0;
reg   [31:0] xmat_M_real_19_d0;
wire   [31:0] xmat_M_real_19_q0;
reg   [9:0] xmat_M_real_20_address0;
reg    xmat_M_real_20_ce0;
reg    xmat_M_real_20_we0;
reg   [31:0] xmat_M_real_20_d0;
wire   [31:0] xmat_M_real_20_q0;
reg   [9:0] xmat_M_real_21_address0;
reg    xmat_M_real_21_ce0;
reg    xmat_M_real_21_we0;
reg   [31:0] xmat_M_real_21_d0;
wire   [31:0] xmat_M_real_21_q0;
reg   [9:0] xmat_M_real_22_address0;
reg    xmat_M_real_22_ce0;
reg    xmat_M_real_22_we0;
reg   [31:0] xmat_M_real_22_d0;
wire   [31:0] xmat_M_real_22_q0;
reg   [9:0] xmat_M_real_23_address0;
reg    xmat_M_real_23_ce0;
reg    xmat_M_real_23_we0;
reg   [31:0] xmat_M_real_23_d0;
wire   [31:0] xmat_M_real_23_q0;
reg   [9:0] xmat_M_real_24_address0;
reg    xmat_M_real_24_ce0;
reg    xmat_M_real_24_we0;
reg   [31:0] xmat_M_real_24_d0;
wire   [31:0] xmat_M_real_24_q0;
reg   [9:0] xmat_M_real_25_address0;
reg    xmat_M_real_25_ce0;
reg    xmat_M_real_25_we0;
reg   [31:0] xmat_M_real_25_d0;
wire   [31:0] xmat_M_real_25_q0;
reg   [9:0] xmat_M_real_26_address0;
reg    xmat_M_real_26_ce0;
reg    xmat_M_real_26_we0;
reg   [31:0] xmat_M_real_26_d0;
wire   [31:0] xmat_M_real_26_q0;
reg   [9:0] xmat_M_real_27_address0;
reg    xmat_M_real_27_ce0;
reg    xmat_M_real_27_we0;
reg   [31:0] xmat_M_real_27_d0;
wire   [31:0] xmat_M_real_27_q0;
reg   [9:0] xmat_M_real_28_address0;
reg    xmat_M_real_28_ce0;
reg    xmat_M_real_28_we0;
reg   [31:0] xmat_M_real_28_d0;
wire   [31:0] xmat_M_real_28_q0;
reg   [9:0] xmat_M_real_29_address0;
reg    xmat_M_real_29_ce0;
reg    xmat_M_real_29_we0;
reg   [31:0] xmat_M_real_29_d0;
wire   [31:0] xmat_M_real_29_q0;
reg   [9:0] xmat_M_real_30_address0;
reg    xmat_M_real_30_ce0;
reg    xmat_M_real_30_we0;
reg   [31:0] xmat_M_real_30_d0;
wire   [31:0] xmat_M_real_30_q0;
reg   [9:0] xmat_M_real_31_address0;
reg    xmat_M_real_31_ce0;
reg    xmat_M_real_31_we0;
reg   [31:0] xmat_M_real_31_d0;
wire   [31:0] xmat_M_real_31_q0;
reg   [9:0] xmat_M_real_32_address0;
reg    xmat_M_real_32_ce0;
reg    xmat_M_real_32_we0;
reg   [31:0] xmat_M_real_32_d0;
wire   [31:0] xmat_M_real_32_q0;
reg   [9:0] xmat_M_real_33_address0;
reg    xmat_M_real_33_ce0;
reg    xmat_M_real_33_we0;
reg   [31:0] xmat_M_real_33_d0;
wire   [31:0] xmat_M_real_33_q0;
reg   [9:0] xmat_M_real_34_address0;
reg    xmat_M_real_34_ce0;
reg    xmat_M_real_34_we0;
reg   [31:0] xmat_M_real_34_d0;
wire   [31:0] xmat_M_real_34_q0;
reg   [9:0] xmat_M_real_35_address0;
reg    xmat_M_real_35_ce0;
reg    xmat_M_real_35_we0;
reg   [31:0] xmat_M_real_35_d0;
wire   [31:0] xmat_M_real_35_q0;
reg   [9:0] xmat_M_real_36_address0;
reg    xmat_M_real_36_ce0;
reg    xmat_M_real_36_we0;
reg   [31:0] xmat_M_real_36_d0;
wire   [31:0] xmat_M_real_36_q0;
reg   [9:0] xmat_M_real_37_address0;
reg    xmat_M_real_37_ce0;
reg    xmat_M_real_37_we0;
reg   [31:0] xmat_M_real_37_d0;
wire   [31:0] xmat_M_real_37_q0;
reg   [9:0] xmat_M_real_38_address0;
reg    xmat_M_real_38_ce0;
reg    xmat_M_real_38_we0;
reg   [31:0] xmat_M_real_38_d0;
wire   [31:0] xmat_M_real_38_q0;
reg   [9:0] xmat_M_real_39_address0;
reg    xmat_M_real_39_ce0;
reg    xmat_M_real_39_we0;
reg   [31:0] xmat_M_real_39_d0;
wire   [31:0] xmat_M_real_39_q0;
reg   [9:0] xmat_M_real_40_address0;
reg    xmat_M_real_40_ce0;
reg    xmat_M_real_40_we0;
reg   [31:0] xmat_M_real_40_d0;
wire   [31:0] xmat_M_real_40_q0;
reg   [9:0] xmat_M_real_41_address0;
reg    xmat_M_real_41_ce0;
reg    xmat_M_real_41_we0;
reg   [31:0] xmat_M_real_41_d0;
wire   [31:0] xmat_M_real_41_q0;
reg   [9:0] xmat_M_real_42_address0;
reg    xmat_M_real_42_ce0;
reg    xmat_M_real_42_we0;
reg   [31:0] xmat_M_real_42_d0;
wire   [31:0] xmat_M_real_42_q0;
reg   [9:0] xmat_M_real_43_address0;
reg    xmat_M_real_43_ce0;
reg    xmat_M_real_43_we0;
reg   [31:0] xmat_M_real_43_d0;
wire   [31:0] xmat_M_real_43_q0;
reg   [9:0] xmat_M_real_44_address0;
reg    xmat_M_real_44_ce0;
reg    xmat_M_real_44_we0;
reg   [31:0] xmat_M_real_44_d0;
wire   [31:0] xmat_M_real_44_q0;
reg   [9:0] xmat_M_real_45_address0;
reg    xmat_M_real_45_ce0;
reg    xmat_M_real_45_we0;
reg   [31:0] xmat_M_real_45_d0;
wire   [31:0] xmat_M_real_45_q0;
reg   [9:0] xmat_M_real_46_address0;
reg    xmat_M_real_46_ce0;
reg    xmat_M_real_46_we0;
reg   [31:0] xmat_M_real_46_d0;
wire   [31:0] xmat_M_real_46_q0;
reg   [9:0] xmat_M_real_47_address0;
reg    xmat_M_real_47_ce0;
reg    xmat_M_real_47_we0;
reg   [31:0] xmat_M_real_47_d0;
wire   [31:0] xmat_M_real_47_q0;
reg   [9:0] xmat_M_real_48_address0;
reg    xmat_M_real_48_ce0;
reg    xmat_M_real_48_we0;
reg   [31:0] xmat_M_real_48_d0;
wire   [31:0] xmat_M_real_48_q0;
reg   [9:0] xmat_M_real_49_address0;
reg    xmat_M_real_49_ce0;
reg    xmat_M_real_49_we0;
reg   [31:0] xmat_M_real_49_d0;
wire   [31:0] xmat_M_real_49_q0;
reg   [9:0] xmat_M_real_50_address0;
reg    xmat_M_real_50_ce0;
reg    xmat_M_real_50_we0;
reg   [31:0] xmat_M_real_50_d0;
wire   [31:0] xmat_M_real_50_q0;
reg   [9:0] xmat_M_real_51_address0;
reg    xmat_M_real_51_ce0;
reg    xmat_M_real_51_we0;
reg   [31:0] xmat_M_real_51_d0;
wire   [31:0] xmat_M_real_51_q0;
reg   [9:0] xmat_M_real_52_address0;
reg    xmat_M_real_52_ce0;
reg    xmat_M_real_52_we0;
reg   [31:0] xmat_M_real_52_d0;
wire   [31:0] xmat_M_real_52_q0;
reg   [9:0] xmat_M_real_53_address0;
reg    xmat_M_real_53_ce0;
reg    xmat_M_real_53_we0;
reg   [31:0] xmat_M_real_53_d0;
wire   [31:0] xmat_M_real_53_q0;
reg   [9:0] xmat_M_real_54_address0;
reg    xmat_M_real_54_ce0;
reg    xmat_M_real_54_we0;
reg   [31:0] xmat_M_real_54_d0;
wire   [31:0] xmat_M_real_54_q0;
reg   [9:0] xmat_M_real_55_address0;
reg    xmat_M_real_55_ce0;
reg    xmat_M_real_55_we0;
reg   [31:0] xmat_M_real_55_d0;
wire   [31:0] xmat_M_real_55_q0;
reg   [9:0] xmat_M_real_56_address0;
reg    xmat_M_real_56_ce0;
reg    xmat_M_real_56_we0;
reg   [31:0] xmat_M_real_56_d0;
wire   [31:0] xmat_M_real_56_q0;
reg   [9:0] xmat_M_real_57_address0;
reg    xmat_M_real_57_ce0;
reg    xmat_M_real_57_we0;
reg   [31:0] xmat_M_real_57_d0;
wire   [31:0] xmat_M_real_57_q0;
reg   [9:0] xmat_M_real_58_address0;
reg    xmat_M_real_58_ce0;
reg    xmat_M_real_58_we0;
reg   [31:0] xmat_M_real_58_d0;
wire   [31:0] xmat_M_real_58_q0;
reg   [9:0] xmat_M_real_59_address0;
reg    xmat_M_real_59_ce0;
reg    xmat_M_real_59_we0;
reg   [31:0] xmat_M_real_59_d0;
wire   [31:0] xmat_M_real_59_q0;
reg   [9:0] xmat_M_real_60_address0;
reg    xmat_M_real_60_ce0;
reg    xmat_M_real_60_we0;
reg   [31:0] xmat_M_real_60_d0;
wire   [31:0] xmat_M_real_60_q0;
reg   [9:0] xmat_M_real_61_address0;
reg    xmat_M_real_61_ce0;
reg    xmat_M_real_61_we0;
reg   [31:0] xmat_M_real_61_d0;
wire   [31:0] xmat_M_real_61_q0;
reg   [9:0] xmat_M_real_62_address0;
reg    xmat_M_real_62_ce0;
reg    xmat_M_real_62_we0;
reg   [31:0] xmat_M_real_62_d0;
wire   [31:0] xmat_M_real_62_q0;
reg   [9:0] xmat_M_real_63_address0;
reg    xmat_M_real_63_ce0;
reg    xmat_M_real_63_we0;
reg   [31:0] xmat_M_real_63_d0;
wire   [31:0] xmat_M_real_63_q0;
reg   [9:0] xmat_M_imag_0_address0;
reg    xmat_M_imag_0_ce0;
reg    xmat_M_imag_0_we0;
reg   [31:0] xmat_M_imag_0_d0;
wire   [31:0] xmat_M_imag_0_q0;
reg   [9:0] xmat_M_imag_1_address0;
reg    xmat_M_imag_1_ce0;
reg    xmat_M_imag_1_we0;
reg   [31:0] xmat_M_imag_1_d0;
wire   [31:0] xmat_M_imag_1_q0;
reg   [9:0] xmat_M_imag_2_address0;
reg    xmat_M_imag_2_ce0;
reg    xmat_M_imag_2_we0;
reg   [31:0] xmat_M_imag_2_d0;
wire   [31:0] xmat_M_imag_2_q0;
reg   [9:0] xmat_M_imag_3_address0;
reg    xmat_M_imag_3_ce0;
reg    xmat_M_imag_3_we0;
reg   [31:0] xmat_M_imag_3_d0;
wire   [31:0] xmat_M_imag_3_q0;
reg   [9:0] xmat_M_imag_4_address0;
reg    xmat_M_imag_4_ce0;
reg    xmat_M_imag_4_we0;
reg   [31:0] xmat_M_imag_4_d0;
wire   [31:0] xmat_M_imag_4_q0;
reg   [9:0] xmat_M_imag_5_address0;
reg    xmat_M_imag_5_ce0;
reg    xmat_M_imag_5_we0;
reg   [31:0] xmat_M_imag_5_d0;
wire   [31:0] xmat_M_imag_5_q0;
reg   [9:0] xmat_M_imag_6_address0;
reg    xmat_M_imag_6_ce0;
reg    xmat_M_imag_6_we0;
reg   [31:0] xmat_M_imag_6_d0;
wire   [31:0] xmat_M_imag_6_q0;
reg   [9:0] xmat_M_imag_7_address0;
reg    xmat_M_imag_7_ce0;
reg    xmat_M_imag_7_we0;
reg   [31:0] xmat_M_imag_7_d0;
wire   [31:0] xmat_M_imag_7_q0;
reg   [9:0] xmat_M_imag_8_address0;
reg    xmat_M_imag_8_ce0;
reg    xmat_M_imag_8_we0;
reg   [31:0] xmat_M_imag_8_d0;
wire   [31:0] xmat_M_imag_8_q0;
reg   [9:0] xmat_M_imag_9_address0;
reg    xmat_M_imag_9_ce0;
reg    xmat_M_imag_9_we0;
reg   [31:0] xmat_M_imag_9_d0;
wire   [31:0] xmat_M_imag_9_q0;
reg   [9:0] xmat_M_imag_10_address0;
reg    xmat_M_imag_10_ce0;
reg    xmat_M_imag_10_we0;
reg   [31:0] xmat_M_imag_10_d0;
wire   [31:0] xmat_M_imag_10_q0;
reg   [9:0] xmat_M_imag_11_address0;
reg    xmat_M_imag_11_ce0;
reg    xmat_M_imag_11_we0;
reg   [31:0] xmat_M_imag_11_d0;
wire   [31:0] xmat_M_imag_11_q0;
reg   [9:0] xmat_M_imag_12_address0;
reg    xmat_M_imag_12_ce0;
reg    xmat_M_imag_12_we0;
reg   [31:0] xmat_M_imag_12_d0;
wire   [31:0] xmat_M_imag_12_q0;
reg   [9:0] xmat_M_imag_13_address0;
reg    xmat_M_imag_13_ce0;
reg    xmat_M_imag_13_we0;
reg   [31:0] xmat_M_imag_13_d0;
wire   [31:0] xmat_M_imag_13_q0;
reg   [9:0] xmat_M_imag_14_address0;
reg    xmat_M_imag_14_ce0;
reg    xmat_M_imag_14_we0;
reg   [31:0] xmat_M_imag_14_d0;
wire   [31:0] xmat_M_imag_14_q0;
reg   [9:0] xmat_M_imag_15_address0;
reg    xmat_M_imag_15_ce0;
reg    xmat_M_imag_15_we0;
reg   [31:0] xmat_M_imag_15_d0;
wire   [31:0] xmat_M_imag_15_q0;
reg   [9:0] xmat_M_imag_16_address0;
reg    xmat_M_imag_16_ce0;
reg    xmat_M_imag_16_we0;
reg   [31:0] xmat_M_imag_16_d0;
wire   [31:0] xmat_M_imag_16_q0;
reg   [9:0] xmat_M_imag_17_address0;
reg    xmat_M_imag_17_ce0;
reg    xmat_M_imag_17_we0;
reg   [31:0] xmat_M_imag_17_d0;
wire   [31:0] xmat_M_imag_17_q0;
reg   [9:0] xmat_M_imag_18_address0;
reg    xmat_M_imag_18_ce0;
reg    xmat_M_imag_18_we0;
reg   [31:0] xmat_M_imag_18_d0;
wire   [31:0] xmat_M_imag_18_q0;
reg   [9:0] xmat_M_imag_19_address0;
reg    xmat_M_imag_19_ce0;
reg    xmat_M_imag_19_we0;
reg   [31:0] xmat_M_imag_19_d0;
wire   [31:0] xmat_M_imag_19_q0;
reg   [9:0] xmat_M_imag_20_address0;
reg    xmat_M_imag_20_ce0;
reg    xmat_M_imag_20_we0;
reg   [31:0] xmat_M_imag_20_d0;
wire   [31:0] xmat_M_imag_20_q0;
reg   [9:0] xmat_M_imag_21_address0;
reg    xmat_M_imag_21_ce0;
reg    xmat_M_imag_21_we0;
reg   [31:0] xmat_M_imag_21_d0;
wire   [31:0] xmat_M_imag_21_q0;
reg   [9:0] xmat_M_imag_22_address0;
reg    xmat_M_imag_22_ce0;
reg    xmat_M_imag_22_we0;
reg   [31:0] xmat_M_imag_22_d0;
wire   [31:0] xmat_M_imag_22_q0;
reg   [9:0] xmat_M_imag_23_address0;
reg    xmat_M_imag_23_ce0;
reg    xmat_M_imag_23_we0;
reg   [31:0] xmat_M_imag_23_d0;
wire   [31:0] xmat_M_imag_23_q0;
reg   [9:0] xmat_M_imag_24_address0;
reg    xmat_M_imag_24_ce0;
reg    xmat_M_imag_24_we0;
reg   [31:0] xmat_M_imag_24_d0;
wire   [31:0] xmat_M_imag_24_q0;
reg   [9:0] xmat_M_imag_25_address0;
reg    xmat_M_imag_25_ce0;
reg    xmat_M_imag_25_we0;
reg   [31:0] xmat_M_imag_25_d0;
wire   [31:0] xmat_M_imag_25_q0;
reg   [9:0] xmat_M_imag_26_address0;
reg    xmat_M_imag_26_ce0;
reg    xmat_M_imag_26_we0;
reg   [31:0] xmat_M_imag_26_d0;
wire   [31:0] xmat_M_imag_26_q0;
reg   [9:0] xmat_M_imag_27_address0;
reg    xmat_M_imag_27_ce0;
reg    xmat_M_imag_27_we0;
reg   [31:0] xmat_M_imag_27_d0;
wire   [31:0] xmat_M_imag_27_q0;
reg   [9:0] xmat_M_imag_28_address0;
reg    xmat_M_imag_28_ce0;
reg    xmat_M_imag_28_we0;
reg   [31:0] xmat_M_imag_28_d0;
wire   [31:0] xmat_M_imag_28_q0;
reg   [9:0] xmat_M_imag_29_address0;
reg    xmat_M_imag_29_ce0;
reg    xmat_M_imag_29_we0;
reg   [31:0] xmat_M_imag_29_d0;
wire   [31:0] xmat_M_imag_29_q0;
reg   [9:0] xmat_M_imag_30_address0;
reg    xmat_M_imag_30_ce0;
reg    xmat_M_imag_30_we0;
reg   [31:0] xmat_M_imag_30_d0;
wire   [31:0] xmat_M_imag_30_q0;
reg   [9:0] xmat_M_imag_31_address0;
reg    xmat_M_imag_31_ce0;
reg    xmat_M_imag_31_we0;
reg   [31:0] xmat_M_imag_31_d0;
wire   [31:0] xmat_M_imag_31_q0;
reg   [9:0] xmat_M_imag_32_address0;
reg    xmat_M_imag_32_ce0;
reg    xmat_M_imag_32_we0;
reg   [31:0] xmat_M_imag_32_d0;
wire   [31:0] xmat_M_imag_32_q0;
reg   [9:0] xmat_M_imag_33_address0;
reg    xmat_M_imag_33_ce0;
reg    xmat_M_imag_33_we0;
reg   [31:0] xmat_M_imag_33_d0;
wire   [31:0] xmat_M_imag_33_q0;
reg   [9:0] xmat_M_imag_34_address0;
reg    xmat_M_imag_34_ce0;
reg    xmat_M_imag_34_we0;
reg   [31:0] xmat_M_imag_34_d0;
wire   [31:0] xmat_M_imag_34_q0;
reg   [9:0] xmat_M_imag_35_address0;
reg    xmat_M_imag_35_ce0;
reg    xmat_M_imag_35_we0;
reg   [31:0] xmat_M_imag_35_d0;
wire   [31:0] xmat_M_imag_35_q0;
reg   [9:0] xmat_M_imag_36_address0;
reg    xmat_M_imag_36_ce0;
reg    xmat_M_imag_36_we0;
reg   [31:0] xmat_M_imag_36_d0;
wire   [31:0] xmat_M_imag_36_q0;
reg   [9:0] xmat_M_imag_37_address0;
reg    xmat_M_imag_37_ce0;
reg    xmat_M_imag_37_we0;
reg   [31:0] xmat_M_imag_37_d0;
wire   [31:0] xmat_M_imag_37_q0;
reg   [9:0] xmat_M_imag_38_address0;
reg    xmat_M_imag_38_ce0;
reg    xmat_M_imag_38_we0;
reg   [31:0] xmat_M_imag_38_d0;
wire   [31:0] xmat_M_imag_38_q0;
reg   [9:0] xmat_M_imag_39_address0;
reg    xmat_M_imag_39_ce0;
reg    xmat_M_imag_39_we0;
reg   [31:0] xmat_M_imag_39_d0;
wire   [31:0] xmat_M_imag_39_q0;
reg   [9:0] xmat_M_imag_40_address0;
reg    xmat_M_imag_40_ce0;
reg    xmat_M_imag_40_we0;
reg   [31:0] xmat_M_imag_40_d0;
wire   [31:0] xmat_M_imag_40_q0;
reg   [9:0] xmat_M_imag_41_address0;
reg    xmat_M_imag_41_ce0;
reg    xmat_M_imag_41_we0;
reg   [31:0] xmat_M_imag_41_d0;
wire   [31:0] xmat_M_imag_41_q0;
reg   [9:0] xmat_M_imag_42_address0;
reg    xmat_M_imag_42_ce0;
reg    xmat_M_imag_42_we0;
reg   [31:0] xmat_M_imag_42_d0;
wire   [31:0] xmat_M_imag_42_q0;
reg   [9:0] xmat_M_imag_43_address0;
reg    xmat_M_imag_43_ce0;
reg    xmat_M_imag_43_we0;
reg   [31:0] xmat_M_imag_43_d0;
wire   [31:0] xmat_M_imag_43_q0;
reg   [9:0] xmat_M_imag_44_address0;
reg    xmat_M_imag_44_ce0;
reg    xmat_M_imag_44_we0;
reg   [31:0] xmat_M_imag_44_d0;
wire   [31:0] xmat_M_imag_44_q0;
reg   [9:0] xmat_M_imag_45_address0;
reg    xmat_M_imag_45_ce0;
reg    xmat_M_imag_45_we0;
reg   [31:0] xmat_M_imag_45_d0;
wire   [31:0] xmat_M_imag_45_q0;
reg   [9:0] xmat_M_imag_46_address0;
reg    xmat_M_imag_46_ce0;
reg    xmat_M_imag_46_we0;
reg   [31:0] xmat_M_imag_46_d0;
wire   [31:0] xmat_M_imag_46_q0;
reg   [9:0] xmat_M_imag_47_address0;
reg    xmat_M_imag_47_ce0;
reg    xmat_M_imag_47_we0;
reg   [31:0] xmat_M_imag_47_d0;
wire   [31:0] xmat_M_imag_47_q0;
reg   [9:0] xmat_M_imag_48_address0;
reg    xmat_M_imag_48_ce0;
reg    xmat_M_imag_48_we0;
reg   [31:0] xmat_M_imag_48_d0;
wire   [31:0] xmat_M_imag_48_q0;
reg   [9:0] xmat_M_imag_49_address0;
reg    xmat_M_imag_49_ce0;
reg    xmat_M_imag_49_we0;
reg   [31:0] xmat_M_imag_49_d0;
wire   [31:0] xmat_M_imag_49_q0;
reg   [9:0] xmat_M_imag_50_address0;
reg    xmat_M_imag_50_ce0;
reg    xmat_M_imag_50_we0;
reg   [31:0] xmat_M_imag_50_d0;
wire   [31:0] xmat_M_imag_50_q0;
reg   [9:0] xmat_M_imag_51_address0;
reg    xmat_M_imag_51_ce0;
reg    xmat_M_imag_51_we0;
reg   [31:0] xmat_M_imag_51_d0;
wire   [31:0] xmat_M_imag_51_q0;
reg   [9:0] xmat_M_imag_52_address0;
reg    xmat_M_imag_52_ce0;
reg    xmat_M_imag_52_we0;
reg   [31:0] xmat_M_imag_52_d0;
wire   [31:0] xmat_M_imag_52_q0;
reg   [9:0] xmat_M_imag_53_address0;
reg    xmat_M_imag_53_ce0;
reg    xmat_M_imag_53_we0;
reg   [31:0] xmat_M_imag_53_d0;
wire   [31:0] xmat_M_imag_53_q0;
reg   [9:0] xmat_M_imag_54_address0;
reg    xmat_M_imag_54_ce0;
reg    xmat_M_imag_54_we0;
reg   [31:0] xmat_M_imag_54_d0;
wire   [31:0] xmat_M_imag_54_q0;
reg   [9:0] xmat_M_imag_55_address0;
reg    xmat_M_imag_55_ce0;
reg    xmat_M_imag_55_we0;
reg   [31:0] xmat_M_imag_55_d0;
wire   [31:0] xmat_M_imag_55_q0;
reg   [9:0] xmat_M_imag_56_address0;
reg    xmat_M_imag_56_ce0;
reg    xmat_M_imag_56_we0;
reg   [31:0] xmat_M_imag_56_d0;
wire   [31:0] xmat_M_imag_56_q0;
reg   [9:0] xmat_M_imag_57_address0;
reg    xmat_M_imag_57_ce0;
reg    xmat_M_imag_57_we0;
reg   [31:0] xmat_M_imag_57_d0;
wire   [31:0] xmat_M_imag_57_q0;
reg   [9:0] xmat_M_imag_58_address0;
reg    xmat_M_imag_58_ce0;
reg    xmat_M_imag_58_we0;
reg   [31:0] xmat_M_imag_58_d0;
wire   [31:0] xmat_M_imag_58_q0;
reg   [9:0] xmat_M_imag_59_address0;
reg    xmat_M_imag_59_ce0;
reg    xmat_M_imag_59_we0;
reg   [31:0] xmat_M_imag_59_d0;
wire   [31:0] xmat_M_imag_59_q0;
reg   [9:0] xmat_M_imag_60_address0;
reg    xmat_M_imag_60_ce0;
reg    xmat_M_imag_60_we0;
reg   [31:0] xmat_M_imag_60_d0;
wire   [31:0] xmat_M_imag_60_q0;
reg   [9:0] xmat_M_imag_61_address0;
reg    xmat_M_imag_61_ce0;
reg    xmat_M_imag_61_we0;
reg   [31:0] xmat_M_imag_61_d0;
wire   [31:0] xmat_M_imag_61_q0;
reg   [9:0] xmat_M_imag_62_address0;
reg    xmat_M_imag_62_ce0;
reg    xmat_M_imag_62_we0;
reg   [31:0] xmat_M_imag_62_d0;
wire   [31:0] xmat_M_imag_62_q0;
reg   [9:0] xmat_M_imag_63_address0;
reg    xmat_M_imag_63_ce0;
reg    xmat_M_imag_63_we0;
reg   [31:0] xmat_M_imag_63_d0;
wire   [31:0] xmat_M_imag_63_q0;
wire    grp_kernel_mmult_fu_6731_ap_start;
wire    grp_kernel_mmult_fu_6731_ap_idle;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real1_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real1_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real2_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real2_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real3_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real3_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real4_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real4_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real5_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real5_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real6_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real6_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real7_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real7_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real8_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real8_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real9_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real9_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real10_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real10_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real11_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real11_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real12_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real12_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real13_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real13_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real14_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real14_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real15_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real15_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real16_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real16_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real17_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real17_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real18_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real18_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real19_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real19_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real20_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real20_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real21_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real21_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real22_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real22_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real23_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real23_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real24_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real24_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real25_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real25_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real26_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real26_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real27_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real27_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real28_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real28_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real29_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real29_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real30_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real30_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real31_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real31_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real32_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real32_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real33_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real33_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real34_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real34_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real35_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real35_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real36_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real36_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real37_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real37_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real38_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real38_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real39_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real39_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real40_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real40_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real41_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real41_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real42_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real42_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real43_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real43_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real44_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real44_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real45_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real45_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real46_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real46_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real47_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real47_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real48_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real48_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real49_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real49_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real50_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real50_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real51_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real51_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real52_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real52_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real53_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real53_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real54_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real54_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real55_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real55_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real56_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real56_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real57_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real57_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real58_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real58_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real59_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real59_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real60_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real60_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real61_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real61_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real62_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real62_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_real63_address0;
wire    grp_kernel_mmult_fu_6731_a_M_real63_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag64_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag64_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag65_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag65_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag66_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag66_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag67_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag67_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag68_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag68_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag69_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag69_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag70_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag70_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag71_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag71_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag72_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag72_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag73_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag73_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag74_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag74_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag75_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag75_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag76_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag76_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag77_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag77_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag78_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag78_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag79_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag79_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag80_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag80_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag81_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag81_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag82_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag82_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag83_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag83_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag84_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag84_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag85_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag85_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag86_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag86_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag87_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag87_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag88_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag88_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag89_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag89_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag90_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag90_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag91_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag91_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag92_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag92_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag93_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag93_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag94_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag94_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag95_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag95_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag96_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag96_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag97_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag97_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag98_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag98_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag99_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag99_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag100_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag100_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag101_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag101_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag102_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag102_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag103_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag103_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag104_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag104_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag105_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag105_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag106_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag106_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag107_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag107_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag108_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag108_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag109_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag109_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag110_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag110_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag111_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag111_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag112_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag112_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag113_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag113_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag114_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag114_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag115_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag115_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag116_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag116_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag117_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag117_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag118_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag118_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag119_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag119_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag120_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag120_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag121_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag121_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag122_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag122_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag123_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag123_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag124_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag124_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag125_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag125_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_a_M_imag126_address0;
wire    grp_kernel_mmult_fu_6731_a_M_imag126_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_0_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_0_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_1_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_1_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_2_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_2_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_3_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_3_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_4_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_4_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_5_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_5_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_6_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_6_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_7_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_7_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_8_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_8_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_9_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_9_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_10_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_10_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_11_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_11_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_12_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_12_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_13_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_13_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_14_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_14_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_15_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_15_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_16_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_16_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_17_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_17_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_18_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_18_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_19_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_19_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_20_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_20_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_21_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_21_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_22_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_22_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_23_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_23_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_24_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_24_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_25_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_25_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_26_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_26_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_27_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_27_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_28_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_28_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_29_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_29_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_30_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_30_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_31_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_31_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_32_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_32_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_33_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_33_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_34_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_34_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_35_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_35_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_36_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_36_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_37_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_37_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_38_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_38_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_39_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_39_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_40_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_40_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_41_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_41_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_42_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_42_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_43_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_43_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_44_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_44_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_45_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_45_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_46_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_46_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_47_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_47_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_48_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_48_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_49_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_49_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_50_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_50_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_51_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_51_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_52_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_52_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_53_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_53_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_54_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_54_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_55_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_55_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_56_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_56_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_57_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_57_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_58_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_58_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_59_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_59_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_60_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_60_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_61_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_61_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_62_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_62_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_real_63_address0;
wire    grp_kernel_mmult_fu_6731_b_M_real_63_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_0_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_0_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_1_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_1_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_2_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_2_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_3_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_3_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_4_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_4_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_5_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_5_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_6_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_6_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_7_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_7_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_8_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_8_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_9_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_9_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_10_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_10_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_11_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_11_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_12_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_12_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_13_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_13_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_14_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_14_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_15_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_15_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_16_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_16_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_17_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_17_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_18_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_18_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_19_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_19_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_20_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_20_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_21_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_21_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_22_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_22_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_23_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_23_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_24_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_24_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_25_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_25_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_26_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_26_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_27_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_27_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_28_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_28_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_29_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_29_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_30_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_30_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_31_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_31_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_32_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_32_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_33_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_33_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_34_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_34_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_35_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_35_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_36_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_36_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_37_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_37_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_38_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_38_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_39_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_39_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_40_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_40_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_41_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_41_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_42_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_42_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_43_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_43_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_44_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_44_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_45_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_45_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_46_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_46_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_47_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_47_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_48_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_48_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_49_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_49_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_50_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_50_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_51_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_51_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_52_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_52_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_53_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_53_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_54_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_54_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_55_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_55_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_56_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_56_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_57_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_57_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_58_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_58_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_59_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_59_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_60_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_60_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_61_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_61_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_62_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_62_ce0;
wire   [9:0] grp_kernel_mmult_fu_6731_b_M_imag_63_address0;
wire    grp_kernel_mmult_fu_6731_b_M_imag_63_ce0;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_0;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_1;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_2;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_3;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_4;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_5;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_6;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_7;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_8;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_9;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_10;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_11;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_12;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_13;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_14;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_15;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_16;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_17;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_18;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_19;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_20;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_21;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_22;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_23;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_24;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_25;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_26;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_27;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_28;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_29;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_30;
wire   [31:0] grp_kernel_mmult_fu_6731_ap_return_31;
reg   [3:0] phi_ln85_reg_6542;
wire   [0:0] icmp_ln85_fu_7199_p2;
wire   [0:0] icmp_ln85_1_fu_7205_p2;
reg   [11:0] phi_ln85_1_reg_6554;
reg   [11:0] phi_ln88_reg_6565;
reg   [3:0] phi_ln88_1_reg_6577;
reg   [16:0] indvar_flatten_reg_6588;
reg   [4:0] i_0_reg_6599;
reg   [12:0] j_0_reg_6610;
reg   [16:0] indvar_flatten11_reg_6621;
wire    ap_CS_fsm_state7;
reg   [4:0] i9_0_reg_6632;
reg   [12:0] j10_0_reg_6643;
reg   [16:0] indvar_flatten23_reg_6654;
wire    ap_CS_fsm_state9;
reg   [12:0] i12_0_reg_6665;
reg   [4:0] j13_0_reg_6676;
reg   [16:0] indvar_flatten35_reg_6687;
wire    ap_CS_fsm_state11;
reg   [12:0] i15_0_reg_6698;
reg   [4:0] j16_0_reg_6709;
reg   [4:0] i18_0_reg_6720;
reg    grp_kernel_mmult_fu_6731_ap_start_reg;
wire   [63:0] zext_ln1027_fu_7067_p1;
wire   [63:0] zext_ln1027_1_fu_7244_p1;
wire   [63:0] zext_ln103_1_fu_7464_p1;
wire   [63:0] zext_ln113_1_fu_7682_p1;
wire   [63:0] zext_ln126_1_fu_7900_p1;
wire   [63:0] zext_ln136_1_fu_8118_p1;
reg   [0:0] tmp_last_V_fu_1370;
wire   [0:0] tmp_last_V_1_fu_8835_p3;
wire   [5:0] trunc_ln1027_fu_7043_p1;
wire   [5:0] trunc_ln103_fu_7440_p1;
wire   [31:0] bitcast_ln103_fu_7532_p1;
wire   [5:0] trunc_ln113_fu_7658_p1;
wire   [31:0] bitcast_ln113_fu_7750_p1;
wire   [5:0] trunc_ln126_fu_7864_p1;
wire   [31:0] bitcast_ln126_fu_7968_p1;
wire   [5:0] trunc_ln136_fu_8082_p1;
wire   [31:0] bitcast_ln136_fu_8186_p1;
wire   [5:0] tmp_fu_7047_p4;
wire   [11:0] tmp_1_fu_7057_p4;
wire   [9:0] tmp_8_fu_7237_p3;
wire   [0:0] icmp_ln99_fu_7406_p2;
wire   [4:0] i_fu_7400_p2;
wire   [10:0] tmp_4_fu_7428_p3;
wire   [12:0] select_ln103_fu_7412_p3;
wire   [6:0] tmp_11_fu_7444_p4;
wire   [11:0] zext_ln99_fu_7436_p1;
wire   [11:0] zext_ln103_fu_7454_p1;
wire   [11:0] add_ln103_fu_7458_p2;
wire   [0:0] icmp_ln109_fu_7624_p2;
wire   [4:0] i_1_fu_7618_p2;
wire   [10:0] tmp_7_fu_7646_p3;
wire   [12:0] select_ln113_fu_7630_p3;
wire   [6:0] tmp_14_fu_7662_p4;
wire   [11:0] zext_ln109_fu_7654_p1;
wire   [11:0] zext_ln113_fu_7672_p1;
wire   [11:0] add_ln113_fu_7676_p2;
wire   [0:0] icmp_ln122_fu_7842_p2;
wire   [12:0] i_2_fu_7836_p2;
wire   [6:0] zext_ln126_1_mid2_v_fu_7868_p4;
wire   [10:0] tmp_12_fu_7878_p3;
wire   [4:0] select_ln126_fu_7848_p3;
wire   [11:0] zext_ln122_fu_7886_p1;
wire   [11:0] zext_ln126_fu_7890_p1;
wire   [11:0] add_ln126_fu_7894_p2;
wire   [0:0] icmp_ln132_fu_8060_p2;
wire   [12:0] i_3_fu_8054_p2;
wire   [6:0] zext_ln136_1_mid2_v_fu_8086_p4;
wire   [10:0] tmp_13_fu_8096_p3;
wire   [4:0] select_ln136_fu_8066_p3;
wire   [11:0] zext_ln132_fu_8104_p1;
wire   [11:0] zext_ln136_fu_8108_p1;
wire   [11:0] add_ln136_fu_8112_p2;
wire   [3:0] trunc_ln147_fu_8760_p1;
wire   [4:0] zext_ln147_fu_8764_p1;
wire   [31:0] tmp_s_fu_8768_p18;
wire   [31:0] tmp_10_fu_8794_p18;
wire   [31:0] bitcast_ln147_fu_8790_p1;
wire   [31:0] bitcast_ln150_fu_8816_p1;
wire   [0:0] temp_last_V_fu_8829_p2;
reg   [14:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 out_vector_M_real_0 = 32'd0;
#0 out_vector_M_real_0_1 = 32'd0;
#0 out_vector_M_real_1 = 32'd0;
#0 out_vector_M_real_1_1 = 32'd0;
#0 out_vector_M_real_2 = 32'd0;
#0 out_vector_M_real_2_1 = 32'd0;
#0 out_vector_M_real_3 = 32'd0;
#0 out_vector_M_real_3_1 = 32'd0;
#0 out_vector_M_real_4 = 32'd0;
#0 out_vector_M_real_4_1 = 32'd0;
#0 out_vector_M_real_5 = 32'd0;
#0 out_vector_M_real_5_1 = 32'd0;
#0 out_vector_M_real_6 = 32'd0;
#0 out_vector_M_real_6_1 = 32'd0;
#0 out_vector_M_real_7 = 32'd0;
#0 out_vector_M_real_7_1 = 32'd0;
#0 out_vector_M_imag_0 = 32'd0;
#0 out_vector_M_imag_0_1 = 32'd0;
#0 out_vector_M_imag_1 = 32'd0;
#0 out_vector_M_imag_1_1 = 32'd0;
#0 out_vector_M_imag_2 = 32'd0;
#0 out_vector_M_imag_2_1 = 32'd0;
#0 out_vector_M_imag_3 = 32'd0;
#0 out_vector_M_imag_3_1 = 32'd0;
#0 out_vector_M_imag_4 = 32'd0;
#0 out_vector_M_imag_4_1 = 32'd0;
#0 out_vector_M_imag_5 = 32'd0;
#0 out_vector_M_imag_5_1 = 32'd0;
#0 out_vector_M_imag_6 = 32'd0;
#0 out_vector_M_imag_6_1 = 32'd0;
#0 out_vector_M_imag_7 = 32'd0;
#0 out_vector_M_imag_7_1 = 32'd0;
#0 grp_kernel_mmult_fu_6731_ap_start_reg = 1'b0;
end

matchedfilteringp1_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
matchedfilteringp1_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .transaction_number(transaction_number)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_0_address0),
    .ce0(rxmat_M_real_0_ce0),
    .we0(rxmat_M_real_0_we0),
    .d0(rxmat_M_real_0_d0),
    .q0(rxmat_M_real_0_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_1_address0),
    .ce0(rxmat_M_real_1_ce0),
    .we0(rxmat_M_real_1_we0),
    .d0(rxmat_M_real_1_d0),
    .q0(rxmat_M_real_1_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_2_address0),
    .ce0(rxmat_M_real_2_ce0),
    .we0(rxmat_M_real_2_we0),
    .d0(rxmat_M_real_2_d0),
    .q0(rxmat_M_real_2_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_3_address0),
    .ce0(rxmat_M_real_3_ce0),
    .we0(rxmat_M_real_3_we0),
    .d0(rxmat_M_real_3_d0),
    .q0(rxmat_M_real_3_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_4_address0),
    .ce0(rxmat_M_real_4_ce0),
    .we0(rxmat_M_real_4_we0),
    .d0(rxmat_M_real_4_d0),
    .q0(rxmat_M_real_4_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_5_address0),
    .ce0(rxmat_M_real_5_ce0),
    .we0(rxmat_M_real_5_we0),
    .d0(rxmat_M_real_5_d0),
    .q0(rxmat_M_real_5_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_6_address0),
    .ce0(rxmat_M_real_6_ce0),
    .we0(rxmat_M_real_6_we0),
    .d0(rxmat_M_real_6_d0),
    .q0(rxmat_M_real_6_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_7_address0),
    .ce0(rxmat_M_real_7_ce0),
    .we0(rxmat_M_real_7_we0),
    .d0(rxmat_M_real_7_d0),
    .q0(rxmat_M_real_7_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_8_address0),
    .ce0(rxmat_M_real_8_ce0),
    .we0(rxmat_M_real_8_we0),
    .d0(rxmat_M_real_8_d0),
    .q0(rxmat_M_real_8_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_9_address0),
    .ce0(rxmat_M_real_9_ce0),
    .we0(rxmat_M_real_9_we0),
    .d0(rxmat_M_real_9_d0),
    .q0(rxmat_M_real_9_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_10_address0),
    .ce0(rxmat_M_real_10_ce0),
    .we0(rxmat_M_real_10_we0),
    .d0(rxmat_M_real_10_d0),
    .q0(rxmat_M_real_10_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_11_address0),
    .ce0(rxmat_M_real_11_ce0),
    .we0(rxmat_M_real_11_we0),
    .d0(rxmat_M_real_11_d0),
    .q0(rxmat_M_real_11_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_12_address0),
    .ce0(rxmat_M_real_12_ce0),
    .we0(rxmat_M_real_12_we0),
    .d0(rxmat_M_real_12_d0),
    .q0(rxmat_M_real_12_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_13_address0),
    .ce0(rxmat_M_real_13_ce0),
    .we0(rxmat_M_real_13_we0),
    .d0(rxmat_M_real_13_d0),
    .q0(rxmat_M_real_13_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_14_address0),
    .ce0(rxmat_M_real_14_ce0),
    .we0(rxmat_M_real_14_we0),
    .d0(rxmat_M_real_14_d0),
    .q0(rxmat_M_real_14_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_15_address0),
    .ce0(rxmat_M_real_15_ce0),
    .we0(rxmat_M_real_15_we0),
    .d0(rxmat_M_real_15_d0),
    .q0(rxmat_M_real_15_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_16_address0),
    .ce0(rxmat_M_real_16_ce0),
    .we0(rxmat_M_real_16_we0),
    .d0(rxmat_M_real_16_d0),
    .q0(rxmat_M_real_16_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_17_address0),
    .ce0(rxmat_M_real_17_ce0),
    .we0(rxmat_M_real_17_we0),
    .d0(rxmat_M_real_17_d0),
    .q0(rxmat_M_real_17_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_18_address0),
    .ce0(rxmat_M_real_18_ce0),
    .we0(rxmat_M_real_18_we0),
    .d0(rxmat_M_real_18_d0),
    .q0(rxmat_M_real_18_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_19_address0),
    .ce0(rxmat_M_real_19_ce0),
    .we0(rxmat_M_real_19_we0),
    .d0(rxmat_M_real_19_d0),
    .q0(rxmat_M_real_19_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_20_address0),
    .ce0(rxmat_M_real_20_ce0),
    .we0(rxmat_M_real_20_we0),
    .d0(rxmat_M_real_20_d0),
    .q0(rxmat_M_real_20_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_21_address0),
    .ce0(rxmat_M_real_21_ce0),
    .we0(rxmat_M_real_21_we0),
    .d0(rxmat_M_real_21_d0),
    .q0(rxmat_M_real_21_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_22_address0),
    .ce0(rxmat_M_real_22_ce0),
    .we0(rxmat_M_real_22_we0),
    .d0(rxmat_M_real_22_d0),
    .q0(rxmat_M_real_22_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_23_address0),
    .ce0(rxmat_M_real_23_ce0),
    .we0(rxmat_M_real_23_we0),
    .d0(rxmat_M_real_23_d0),
    .q0(rxmat_M_real_23_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_24_address0),
    .ce0(rxmat_M_real_24_ce0),
    .we0(rxmat_M_real_24_we0),
    .d0(rxmat_M_real_24_d0),
    .q0(rxmat_M_real_24_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_25_address0),
    .ce0(rxmat_M_real_25_ce0),
    .we0(rxmat_M_real_25_we0),
    .d0(rxmat_M_real_25_d0),
    .q0(rxmat_M_real_25_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_26_address0),
    .ce0(rxmat_M_real_26_ce0),
    .we0(rxmat_M_real_26_we0),
    .d0(rxmat_M_real_26_d0),
    .q0(rxmat_M_real_26_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_27_address0),
    .ce0(rxmat_M_real_27_ce0),
    .we0(rxmat_M_real_27_we0),
    .d0(rxmat_M_real_27_d0),
    .q0(rxmat_M_real_27_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_28_address0),
    .ce0(rxmat_M_real_28_ce0),
    .we0(rxmat_M_real_28_we0),
    .d0(rxmat_M_real_28_d0),
    .q0(rxmat_M_real_28_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_29_address0),
    .ce0(rxmat_M_real_29_ce0),
    .we0(rxmat_M_real_29_we0),
    .d0(rxmat_M_real_29_d0),
    .q0(rxmat_M_real_29_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_30_address0),
    .ce0(rxmat_M_real_30_ce0),
    .we0(rxmat_M_real_30_we0),
    .d0(rxmat_M_real_30_d0),
    .q0(rxmat_M_real_30_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_31_address0),
    .ce0(rxmat_M_real_31_ce0),
    .we0(rxmat_M_real_31_we0),
    .d0(rxmat_M_real_31_d0),
    .q0(rxmat_M_real_31_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_32_address0),
    .ce0(rxmat_M_real_32_ce0),
    .we0(rxmat_M_real_32_we0),
    .d0(rxmat_M_real_32_d0),
    .q0(rxmat_M_real_32_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_33_address0),
    .ce0(rxmat_M_real_33_ce0),
    .we0(rxmat_M_real_33_we0),
    .d0(rxmat_M_real_33_d0),
    .q0(rxmat_M_real_33_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_34_address0),
    .ce0(rxmat_M_real_34_ce0),
    .we0(rxmat_M_real_34_we0),
    .d0(rxmat_M_real_34_d0),
    .q0(rxmat_M_real_34_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_35_address0),
    .ce0(rxmat_M_real_35_ce0),
    .we0(rxmat_M_real_35_we0),
    .d0(rxmat_M_real_35_d0),
    .q0(rxmat_M_real_35_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_36_address0),
    .ce0(rxmat_M_real_36_ce0),
    .we0(rxmat_M_real_36_we0),
    .d0(rxmat_M_real_36_d0),
    .q0(rxmat_M_real_36_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_37_address0),
    .ce0(rxmat_M_real_37_ce0),
    .we0(rxmat_M_real_37_we0),
    .d0(rxmat_M_real_37_d0),
    .q0(rxmat_M_real_37_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_38_address0),
    .ce0(rxmat_M_real_38_ce0),
    .we0(rxmat_M_real_38_we0),
    .d0(rxmat_M_real_38_d0),
    .q0(rxmat_M_real_38_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_39_address0),
    .ce0(rxmat_M_real_39_ce0),
    .we0(rxmat_M_real_39_we0),
    .d0(rxmat_M_real_39_d0),
    .q0(rxmat_M_real_39_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_40_address0),
    .ce0(rxmat_M_real_40_ce0),
    .we0(rxmat_M_real_40_we0),
    .d0(rxmat_M_real_40_d0),
    .q0(rxmat_M_real_40_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_41_address0),
    .ce0(rxmat_M_real_41_ce0),
    .we0(rxmat_M_real_41_we0),
    .d0(rxmat_M_real_41_d0),
    .q0(rxmat_M_real_41_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_42_address0),
    .ce0(rxmat_M_real_42_ce0),
    .we0(rxmat_M_real_42_we0),
    .d0(rxmat_M_real_42_d0),
    .q0(rxmat_M_real_42_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_43_address0),
    .ce0(rxmat_M_real_43_ce0),
    .we0(rxmat_M_real_43_we0),
    .d0(rxmat_M_real_43_d0),
    .q0(rxmat_M_real_43_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_44_address0),
    .ce0(rxmat_M_real_44_ce0),
    .we0(rxmat_M_real_44_we0),
    .d0(rxmat_M_real_44_d0),
    .q0(rxmat_M_real_44_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_45_address0),
    .ce0(rxmat_M_real_45_ce0),
    .we0(rxmat_M_real_45_we0),
    .d0(rxmat_M_real_45_d0),
    .q0(rxmat_M_real_45_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_46_address0),
    .ce0(rxmat_M_real_46_ce0),
    .we0(rxmat_M_real_46_we0),
    .d0(rxmat_M_real_46_d0),
    .q0(rxmat_M_real_46_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_47_address0),
    .ce0(rxmat_M_real_47_ce0),
    .we0(rxmat_M_real_47_we0),
    .d0(rxmat_M_real_47_d0),
    .q0(rxmat_M_real_47_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_48_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_48_address0),
    .ce0(rxmat_M_real_48_ce0),
    .we0(rxmat_M_real_48_we0),
    .d0(rxmat_M_real_48_d0),
    .q0(rxmat_M_real_48_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_49_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_49_address0),
    .ce0(rxmat_M_real_49_ce0),
    .we0(rxmat_M_real_49_we0),
    .d0(rxmat_M_real_49_d0),
    .q0(rxmat_M_real_49_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_50_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_50_address0),
    .ce0(rxmat_M_real_50_ce0),
    .we0(rxmat_M_real_50_we0),
    .d0(rxmat_M_real_50_d0),
    .q0(rxmat_M_real_50_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_51_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_51_address0),
    .ce0(rxmat_M_real_51_ce0),
    .we0(rxmat_M_real_51_we0),
    .d0(rxmat_M_real_51_d0),
    .q0(rxmat_M_real_51_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_52_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_52_address0),
    .ce0(rxmat_M_real_52_ce0),
    .we0(rxmat_M_real_52_we0),
    .d0(rxmat_M_real_52_d0),
    .q0(rxmat_M_real_52_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_53_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_53_address0),
    .ce0(rxmat_M_real_53_ce0),
    .we0(rxmat_M_real_53_we0),
    .d0(rxmat_M_real_53_d0),
    .q0(rxmat_M_real_53_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_54_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_54_address0),
    .ce0(rxmat_M_real_54_ce0),
    .we0(rxmat_M_real_54_we0),
    .d0(rxmat_M_real_54_d0),
    .q0(rxmat_M_real_54_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_55_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_55_address0),
    .ce0(rxmat_M_real_55_ce0),
    .we0(rxmat_M_real_55_we0),
    .d0(rxmat_M_real_55_d0),
    .q0(rxmat_M_real_55_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_56_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_56_address0),
    .ce0(rxmat_M_real_56_ce0),
    .we0(rxmat_M_real_56_we0),
    .d0(rxmat_M_real_56_d0),
    .q0(rxmat_M_real_56_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_57_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_57_address0),
    .ce0(rxmat_M_real_57_ce0),
    .we0(rxmat_M_real_57_we0),
    .d0(rxmat_M_real_57_d0),
    .q0(rxmat_M_real_57_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_58_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_58_address0),
    .ce0(rxmat_M_real_58_ce0),
    .we0(rxmat_M_real_58_we0),
    .d0(rxmat_M_real_58_d0),
    .q0(rxmat_M_real_58_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_59_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_59_address0),
    .ce0(rxmat_M_real_59_ce0),
    .we0(rxmat_M_real_59_we0),
    .d0(rxmat_M_real_59_d0),
    .q0(rxmat_M_real_59_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_60_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_60_address0),
    .ce0(rxmat_M_real_60_ce0),
    .we0(rxmat_M_real_60_we0),
    .d0(rxmat_M_real_60_d0),
    .q0(rxmat_M_real_60_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_61_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_61_address0),
    .ce0(rxmat_M_real_61_ce0),
    .we0(rxmat_M_real_61_we0),
    .d0(rxmat_M_real_61_d0),
    .q0(rxmat_M_real_61_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_62_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_62_address0),
    .ce0(rxmat_M_real_62_ce0),
    .we0(rxmat_M_real_62_we0),
    .d0(rxmat_M_real_62_d0),
    .q0(rxmat_M_real_62_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_real_63_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_real_63_address0),
    .ce0(rxmat_M_real_63_ce0),
    .we0(rxmat_M_real_63_we0),
    .d0(rxmat_M_real_63_d0),
    .q0(rxmat_M_real_63_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_0_address0),
    .ce0(rxmat_M_imag_0_ce0),
    .we0(rxmat_M_imag_0_we0),
    .d0(rxmat_M_imag_0_d0),
    .q0(rxmat_M_imag_0_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_1_address0),
    .ce0(rxmat_M_imag_1_ce0),
    .we0(rxmat_M_imag_1_we0),
    .d0(rxmat_M_imag_1_d0),
    .q0(rxmat_M_imag_1_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_2_address0),
    .ce0(rxmat_M_imag_2_ce0),
    .we0(rxmat_M_imag_2_we0),
    .d0(rxmat_M_imag_2_d0),
    .q0(rxmat_M_imag_2_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_3_address0),
    .ce0(rxmat_M_imag_3_ce0),
    .we0(rxmat_M_imag_3_we0),
    .d0(rxmat_M_imag_3_d0),
    .q0(rxmat_M_imag_3_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_4_address0),
    .ce0(rxmat_M_imag_4_ce0),
    .we0(rxmat_M_imag_4_we0),
    .d0(rxmat_M_imag_4_d0),
    .q0(rxmat_M_imag_4_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_5_address0),
    .ce0(rxmat_M_imag_5_ce0),
    .we0(rxmat_M_imag_5_we0),
    .d0(rxmat_M_imag_5_d0),
    .q0(rxmat_M_imag_5_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_6_address0),
    .ce0(rxmat_M_imag_6_ce0),
    .we0(rxmat_M_imag_6_we0),
    .d0(rxmat_M_imag_6_d0),
    .q0(rxmat_M_imag_6_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_7_address0),
    .ce0(rxmat_M_imag_7_ce0),
    .we0(rxmat_M_imag_7_we0),
    .d0(rxmat_M_imag_7_d0),
    .q0(rxmat_M_imag_7_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_8_address0),
    .ce0(rxmat_M_imag_8_ce0),
    .we0(rxmat_M_imag_8_we0),
    .d0(rxmat_M_imag_8_d0),
    .q0(rxmat_M_imag_8_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_9_address0),
    .ce0(rxmat_M_imag_9_ce0),
    .we0(rxmat_M_imag_9_we0),
    .d0(rxmat_M_imag_9_d0),
    .q0(rxmat_M_imag_9_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_10_address0),
    .ce0(rxmat_M_imag_10_ce0),
    .we0(rxmat_M_imag_10_we0),
    .d0(rxmat_M_imag_10_d0),
    .q0(rxmat_M_imag_10_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_11_address0),
    .ce0(rxmat_M_imag_11_ce0),
    .we0(rxmat_M_imag_11_we0),
    .d0(rxmat_M_imag_11_d0),
    .q0(rxmat_M_imag_11_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_12_address0),
    .ce0(rxmat_M_imag_12_ce0),
    .we0(rxmat_M_imag_12_we0),
    .d0(rxmat_M_imag_12_d0),
    .q0(rxmat_M_imag_12_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_13_address0),
    .ce0(rxmat_M_imag_13_ce0),
    .we0(rxmat_M_imag_13_we0),
    .d0(rxmat_M_imag_13_d0),
    .q0(rxmat_M_imag_13_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_14_address0),
    .ce0(rxmat_M_imag_14_ce0),
    .we0(rxmat_M_imag_14_we0),
    .d0(rxmat_M_imag_14_d0),
    .q0(rxmat_M_imag_14_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_15_address0),
    .ce0(rxmat_M_imag_15_ce0),
    .we0(rxmat_M_imag_15_we0),
    .d0(rxmat_M_imag_15_d0),
    .q0(rxmat_M_imag_15_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_16_address0),
    .ce0(rxmat_M_imag_16_ce0),
    .we0(rxmat_M_imag_16_we0),
    .d0(rxmat_M_imag_16_d0),
    .q0(rxmat_M_imag_16_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_17_address0),
    .ce0(rxmat_M_imag_17_ce0),
    .we0(rxmat_M_imag_17_we0),
    .d0(rxmat_M_imag_17_d0),
    .q0(rxmat_M_imag_17_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_18_address0),
    .ce0(rxmat_M_imag_18_ce0),
    .we0(rxmat_M_imag_18_we0),
    .d0(rxmat_M_imag_18_d0),
    .q0(rxmat_M_imag_18_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_19_address0),
    .ce0(rxmat_M_imag_19_ce0),
    .we0(rxmat_M_imag_19_we0),
    .d0(rxmat_M_imag_19_d0),
    .q0(rxmat_M_imag_19_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_20_address0),
    .ce0(rxmat_M_imag_20_ce0),
    .we0(rxmat_M_imag_20_we0),
    .d0(rxmat_M_imag_20_d0),
    .q0(rxmat_M_imag_20_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_21_address0),
    .ce0(rxmat_M_imag_21_ce0),
    .we0(rxmat_M_imag_21_we0),
    .d0(rxmat_M_imag_21_d0),
    .q0(rxmat_M_imag_21_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_22_address0),
    .ce0(rxmat_M_imag_22_ce0),
    .we0(rxmat_M_imag_22_we0),
    .d0(rxmat_M_imag_22_d0),
    .q0(rxmat_M_imag_22_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_23_address0),
    .ce0(rxmat_M_imag_23_ce0),
    .we0(rxmat_M_imag_23_we0),
    .d0(rxmat_M_imag_23_d0),
    .q0(rxmat_M_imag_23_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_24_address0),
    .ce0(rxmat_M_imag_24_ce0),
    .we0(rxmat_M_imag_24_we0),
    .d0(rxmat_M_imag_24_d0),
    .q0(rxmat_M_imag_24_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_25_address0),
    .ce0(rxmat_M_imag_25_ce0),
    .we0(rxmat_M_imag_25_we0),
    .d0(rxmat_M_imag_25_d0),
    .q0(rxmat_M_imag_25_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_26_address0),
    .ce0(rxmat_M_imag_26_ce0),
    .we0(rxmat_M_imag_26_we0),
    .d0(rxmat_M_imag_26_d0),
    .q0(rxmat_M_imag_26_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_27_address0),
    .ce0(rxmat_M_imag_27_ce0),
    .we0(rxmat_M_imag_27_we0),
    .d0(rxmat_M_imag_27_d0),
    .q0(rxmat_M_imag_27_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_28_address0),
    .ce0(rxmat_M_imag_28_ce0),
    .we0(rxmat_M_imag_28_we0),
    .d0(rxmat_M_imag_28_d0),
    .q0(rxmat_M_imag_28_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_29_address0),
    .ce0(rxmat_M_imag_29_ce0),
    .we0(rxmat_M_imag_29_we0),
    .d0(rxmat_M_imag_29_d0),
    .q0(rxmat_M_imag_29_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_30_address0),
    .ce0(rxmat_M_imag_30_ce0),
    .we0(rxmat_M_imag_30_we0),
    .d0(rxmat_M_imag_30_d0),
    .q0(rxmat_M_imag_30_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_31_address0),
    .ce0(rxmat_M_imag_31_ce0),
    .we0(rxmat_M_imag_31_we0),
    .d0(rxmat_M_imag_31_d0),
    .q0(rxmat_M_imag_31_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_32_address0),
    .ce0(rxmat_M_imag_32_ce0),
    .we0(rxmat_M_imag_32_we0),
    .d0(rxmat_M_imag_32_d0),
    .q0(rxmat_M_imag_32_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_33_address0),
    .ce0(rxmat_M_imag_33_ce0),
    .we0(rxmat_M_imag_33_we0),
    .d0(rxmat_M_imag_33_d0),
    .q0(rxmat_M_imag_33_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_34_address0),
    .ce0(rxmat_M_imag_34_ce0),
    .we0(rxmat_M_imag_34_we0),
    .d0(rxmat_M_imag_34_d0),
    .q0(rxmat_M_imag_34_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_35_address0),
    .ce0(rxmat_M_imag_35_ce0),
    .we0(rxmat_M_imag_35_we0),
    .d0(rxmat_M_imag_35_d0),
    .q0(rxmat_M_imag_35_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_36_address0),
    .ce0(rxmat_M_imag_36_ce0),
    .we0(rxmat_M_imag_36_we0),
    .d0(rxmat_M_imag_36_d0),
    .q0(rxmat_M_imag_36_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_37_address0),
    .ce0(rxmat_M_imag_37_ce0),
    .we0(rxmat_M_imag_37_we0),
    .d0(rxmat_M_imag_37_d0),
    .q0(rxmat_M_imag_37_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_38_address0),
    .ce0(rxmat_M_imag_38_ce0),
    .we0(rxmat_M_imag_38_we0),
    .d0(rxmat_M_imag_38_d0),
    .q0(rxmat_M_imag_38_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_39_address0),
    .ce0(rxmat_M_imag_39_ce0),
    .we0(rxmat_M_imag_39_we0),
    .d0(rxmat_M_imag_39_d0),
    .q0(rxmat_M_imag_39_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_40_address0),
    .ce0(rxmat_M_imag_40_ce0),
    .we0(rxmat_M_imag_40_we0),
    .d0(rxmat_M_imag_40_d0),
    .q0(rxmat_M_imag_40_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_41_address0),
    .ce0(rxmat_M_imag_41_ce0),
    .we0(rxmat_M_imag_41_we0),
    .d0(rxmat_M_imag_41_d0),
    .q0(rxmat_M_imag_41_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_42_address0),
    .ce0(rxmat_M_imag_42_ce0),
    .we0(rxmat_M_imag_42_we0),
    .d0(rxmat_M_imag_42_d0),
    .q0(rxmat_M_imag_42_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_43_address0),
    .ce0(rxmat_M_imag_43_ce0),
    .we0(rxmat_M_imag_43_we0),
    .d0(rxmat_M_imag_43_d0),
    .q0(rxmat_M_imag_43_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_44_address0),
    .ce0(rxmat_M_imag_44_ce0),
    .we0(rxmat_M_imag_44_we0),
    .d0(rxmat_M_imag_44_d0),
    .q0(rxmat_M_imag_44_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_45_address0),
    .ce0(rxmat_M_imag_45_ce0),
    .we0(rxmat_M_imag_45_we0),
    .d0(rxmat_M_imag_45_d0),
    .q0(rxmat_M_imag_45_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_46_address0),
    .ce0(rxmat_M_imag_46_ce0),
    .we0(rxmat_M_imag_46_we0),
    .d0(rxmat_M_imag_46_d0),
    .q0(rxmat_M_imag_46_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_47_address0),
    .ce0(rxmat_M_imag_47_ce0),
    .we0(rxmat_M_imag_47_we0),
    .d0(rxmat_M_imag_47_d0),
    .q0(rxmat_M_imag_47_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_48_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_48_address0),
    .ce0(rxmat_M_imag_48_ce0),
    .we0(rxmat_M_imag_48_we0),
    .d0(rxmat_M_imag_48_d0),
    .q0(rxmat_M_imag_48_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_49_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_49_address0),
    .ce0(rxmat_M_imag_49_ce0),
    .we0(rxmat_M_imag_49_we0),
    .d0(rxmat_M_imag_49_d0),
    .q0(rxmat_M_imag_49_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_50_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_50_address0),
    .ce0(rxmat_M_imag_50_ce0),
    .we0(rxmat_M_imag_50_we0),
    .d0(rxmat_M_imag_50_d0),
    .q0(rxmat_M_imag_50_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_51_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_51_address0),
    .ce0(rxmat_M_imag_51_ce0),
    .we0(rxmat_M_imag_51_we0),
    .d0(rxmat_M_imag_51_d0),
    .q0(rxmat_M_imag_51_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_52_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_52_address0),
    .ce0(rxmat_M_imag_52_ce0),
    .we0(rxmat_M_imag_52_we0),
    .d0(rxmat_M_imag_52_d0),
    .q0(rxmat_M_imag_52_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_53_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_53_address0),
    .ce0(rxmat_M_imag_53_ce0),
    .we0(rxmat_M_imag_53_we0),
    .d0(rxmat_M_imag_53_d0),
    .q0(rxmat_M_imag_53_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_54_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_54_address0),
    .ce0(rxmat_M_imag_54_ce0),
    .we0(rxmat_M_imag_54_we0),
    .d0(rxmat_M_imag_54_d0),
    .q0(rxmat_M_imag_54_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_55_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_55_address0),
    .ce0(rxmat_M_imag_55_ce0),
    .we0(rxmat_M_imag_55_we0),
    .d0(rxmat_M_imag_55_d0),
    .q0(rxmat_M_imag_55_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_56_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_56_address0),
    .ce0(rxmat_M_imag_56_ce0),
    .we0(rxmat_M_imag_56_we0),
    .d0(rxmat_M_imag_56_d0),
    .q0(rxmat_M_imag_56_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_57_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_57_address0),
    .ce0(rxmat_M_imag_57_ce0),
    .we0(rxmat_M_imag_57_we0),
    .d0(rxmat_M_imag_57_d0),
    .q0(rxmat_M_imag_57_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_58_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_58_address0),
    .ce0(rxmat_M_imag_58_ce0),
    .we0(rxmat_M_imag_58_we0),
    .d0(rxmat_M_imag_58_d0),
    .q0(rxmat_M_imag_58_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_59_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_59_address0),
    .ce0(rxmat_M_imag_59_ce0),
    .we0(rxmat_M_imag_59_we0),
    .d0(rxmat_M_imag_59_d0),
    .q0(rxmat_M_imag_59_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_60_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_60_address0),
    .ce0(rxmat_M_imag_60_ce0),
    .we0(rxmat_M_imag_60_we0),
    .d0(rxmat_M_imag_60_d0),
    .q0(rxmat_M_imag_60_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_61_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_61_address0),
    .ce0(rxmat_M_imag_61_ce0),
    .we0(rxmat_M_imag_61_we0),
    .d0(rxmat_M_imag_61_d0),
    .q0(rxmat_M_imag_61_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_62_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_62_address0),
    .ce0(rxmat_M_imag_62_ce0),
    .we0(rxmat_M_imag_62_we0),
    .d0(rxmat_M_imag_62_d0),
    .q0(rxmat_M_imag_62_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
rxmat_M_imag_63_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rxmat_M_imag_63_address0),
    .ce0(rxmat_M_imag_63_ce0),
    .we0(rxmat_M_imag_63_we0),
    .d0(rxmat_M_imag_63_d0),
    .q0(rxmat_M_imag_63_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_0_address0),
    .ce0(xmat_M_real_0_ce0),
    .we0(xmat_M_real_0_we0),
    .d0(xmat_M_real_0_d0),
    .q0(xmat_M_real_0_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_1_address0),
    .ce0(xmat_M_real_1_ce0),
    .we0(xmat_M_real_1_we0),
    .d0(xmat_M_real_1_d0),
    .q0(xmat_M_real_1_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_2_address0),
    .ce0(xmat_M_real_2_ce0),
    .we0(xmat_M_real_2_we0),
    .d0(xmat_M_real_2_d0),
    .q0(xmat_M_real_2_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_3_address0),
    .ce0(xmat_M_real_3_ce0),
    .we0(xmat_M_real_3_we0),
    .d0(xmat_M_real_3_d0),
    .q0(xmat_M_real_3_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_4_address0),
    .ce0(xmat_M_real_4_ce0),
    .we0(xmat_M_real_4_we0),
    .d0(xmat_M_real_4_d0),
    .q0(xmat_M_real_4_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_5_address0),
    .ce0(xmat_M_real_5_ce0),
    .we0(xmat_M_real_5_we0),
    .d0(xmat_M_real_5_d0),
    .q0(xmat_M_real_5_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_6_address0),
    .ce0(xmat_M_real_6_ce0),
    .we0(xmat_M_real_6_we0),
    .d0(xmat_M_real_6_d0),
    .q0(xmat_M_real_6_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_7_address0),
    .ce0(xmat_M_real_7_ce0),
    .we0(xmat_M_real_7_we0),
    .d0(xmat_M_real_7_d0),
    .q0(xmat_M_real_7_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_8_address0),
    .ce0(xmat_M_real_8_ce0),
    .we0(xmat_M_real_8_we0),
    .d0(xmat_M_real_8_d0),
    .q0(xmat_M_real_8_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_9_address0),
    .ce0(xmat_M_real_9_ce0),
    .we0(xmat_M_real_9_we0),
    .d0(xmat_M_real_9_d0),
    .q0(xmat_M_real_9_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_10_address0),
    .ce0(xmat_M_real_10_ce0),
    .we0(xmat_M_real_10_we0),
    .d0(xmat_M_real_10_d0),
    .q0(xmat_M_real_10_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_11_address0),
    .ce0(xmat_M_real_11_ce0),
    .we0(xmat_M_real_11_we0),
    .d0(xmat_M_real_11_d0),
    .q0(xmat_M_real_11_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_12_address0),
    .ce0(xmat_M_real_12_ce0),
    .we0(xmat_M_real_12_we0),
    .d0(xmat_M_real_12_d0),
    .q0(xmat_M_real_12_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_13_address0),
    .ce0(xmat_M_real_13_ce0),
    .we0(xmat_M_real_13_we0),
    .d0(xmat_M_real_13_d0),
    .q0(xmat_M_real_13_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_14_address0),
    .ce0(xmat_M_real_14_ce0),
    .we0(xmat_M_real_14_we0),
    .d0(xmat_M_real_14_d0),
    .q0(xmat_M_real_14_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_15_address0),
    .ce0(xmat_M_real_15_ce0),
    .we0(xmat_M_real_15_we0),
    .d0(xmat_M_real_15_d0),
    .q0(xmat_M_real_15_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_16_address0),
    .ce0(xmat_M_real_16_ce0),
    .we0(xmat_M_real_16_we0),
    .d0(xmat_M_real_16_d0),
    .q0(xmat_M_real_16_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_17_address0),
    .ce0(xmat_M_real_17_ce0),
    .we0(xmat_M_real_17_we0),
    .d0(xmat_M_real_17_d0),
    .q0(xmat_M_real_17_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_18_address0),
    .ce0(xmat_M_real_18_ce0),
    .we0(xmat_M_real_18_we0),
    .d0(xmat_M_real_18_d0),
    .q0(xmat_M_real_18_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_19_address0),
    .ce0(xmat_M_real_19_ce0),
    .we0(xmat_M_real_19_we0),
    .d0(xmat_M_real_19_d0),
    .q0(xmat_M_real_19_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_20_address0),
    .ce0(xmat_M_real_20_ce0),
    .we0(xmat_M_real_20_we0),
    .d0(xmat_M_real_20_d0),
    .q0(xmat_M_real_20_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_21_address0),
    .ce0(xmat_M_real_21_ce0),
    .we0(xmat_M_real_21_we0),
    .d0(xmat_M_real_21_d0),
    .q0(xmat_M_real_21_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_22_address0),
    .ce0(xmat_M_real_22_ce0),
    .we0(xmat_M_real_22_we0),
    .d0(xmat_M_real_22_d0),
    .q0(xmat_M_real_22_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_23_address0),
    .ce0(xmat_M_real_23_ce0),
    .we0(xmat_M_real_23_we0),
    .d0(xmat_M_real_23_d0),
    .q0(xmat_M_real_23_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_24_address0),
    .ce0(xmat_M_real_24_ce0),
    .we0(xmat_M_real_24_we0),
    .d0(xmat_M_real_24_d0),
    .q0(xmat_M_real_24_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_25_address0),
    .ce0(xmat_M_real_25_ce0),
    .we0(xmat_M_real_25_we0),
    .d0(xmat_M_real_25_d0),
    .q0(xmat_M_real_25_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_26_address0),
    .ce0(xmat_M_real_26_ce0),
    .we0(xmat_M_real_26_we0),
    .d0(xmat_M_real_26_d0),
    .q0(xmat_M_real_26_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_27_address0),
    .ce0(xmat_M_real_27_ce0),
    .we0(xmat_M_real_27_we0),
    .d0(xmat_M_real_27_d0),
    .q0(xmat_M_real_27_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_28_address0),
    .ce0(xmat_M_real_28_ce0),
    .we0(xmat_M_real_28_we0),
    .d0(xmat_M_real_28_d0),
    .q0(xmat_M_real_28_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_29_address0),
    .ce0(xmat_M_real_29_ce0),
    .we0(xmat_M_real_29_we0),
    .d0(xmat_M_real_29_d0),
    .q0(xmat_M_real_29_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_30_address0),
    .ce0(xmat_M_real_30_ce0),
    .we0(xmat_M_real_30_we0),
    .d0(xmat_M_real_30_d0),
    .q0(xmat_M_real_30_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_31_address0),
    .ce0(xmat_M_real_31_ce0),
    .we0(xmat_M_real_31_we0),
    .d0(xmat_M_real_31_d0),
    .q0(xmat_M_real_31_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_32_address0),
    .ce0(xmat_M_real_32_ce0),
    .we0(xmat_M_real_32_we0),
    .d0(xmat_M_real_32_d0),
    .q0(xmat_M_real_32_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_33_address0),
    .ce0(xmat_M_real_33_ce0),
    .we0(xmat_M_real_33_we0),
    .d0(xmat_M_real_33_d0),
    .q0(xmat_M_real_33_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_34_address0),
    .ce0(xmat_M_real_34_ce0),
    .we0(xmat_M_real_34_we0),
    .d0(xmat_M_real_34_d0),
    .q0(xmat_M_real_34_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_35_address0),
    .ce0(xmat_M_real_35_ce0),
    .we0(xmat_M_real_35_we0),
    .d0(xmat_M_real_35_d0),
    .q0(xmat_M_real_35_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_36_address0),
    .ce0(xmat_M_real_36_ce0),
    .we0(xmat_M_real_36_we0),
    .d0(xmat_M_real_36_d0),
    .q0(xmat_M_real_36_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_37_address0),
    .ce0(xmat_M_real_37_ce0),
    .we0(xmat_M_real_37_we0),
    .d0(xmat_M_real_37_d0),
    .q0(xmat_M_real_37_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_38_address0),
    .ce0(xmat_M_real_38_ce0),
    .we0(xmat_M_real_38_we0),
    .d0(xmat_M_real_38_d0),
    .q0(xmat_M_real_38_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_39_address0),
    .ce0(xmat_M_real_39_ce0),
    .we0(xmat_M_real_39_we0),
    .d0(xmat_M_real_39_d0),
    .q0(xmat_M_real_39_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_40_address0),
    .ce0(xmat_M_real_40_ce0),
    .we0(xmat_M_real_40_we0),
    .d0(xmat_M_real_40_d0),
    .q0(xmat_M_real_40_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_41_address0),
    .ce0(xmat_M_real_41_ce0),
    .we0(xmat_M_real_41_we0),
    .d0(xmat_M_real_41_d0),
    .q0(xmat_M_real_41_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_42_address0),
    .ce0(xmat_M_real_42_ce0),
    .we0(xmat_M_real_42_we0),
    .d0(xmat_M_real_42_d0),
    .q0(xmat_M_real_42_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_43_address0),
    .ce0(xmat_M_real_43_ce0),
    .we0(xmat_M_real_43_we0),
    .d0(xmat_M_real_43_d0),
    .q0(xmat_M_real_43_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_44_address0),
    .ce0(xmat_M_real_44_ce0),
    .we0(xmat_M_real_44_we0),
    .d0(xmat_M_real_44_d0),
    .q0(xmat_M_real_44_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_45_address0),
    .ce0(xmat_M_real_45_ce0),
    .we0(xmat_M_real_45_we0),
    .d0(xmat_M_real_45_d0),
    .q0(xmat_M_real_45_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_46_address0),
    .ce0(xmat_M_real_46_ce0),
    .we0(xmat_M_real_46_we0),
    .d0(xmat_M_real_46_d0),
    .q0(xmat_M_real_46_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_47_address0),
    .ce0(xmat_M_real_47_ce0),
    .we0(xmat_M_real_47_we0),
    .d0(xmat_M_real_47_d0),
    .q0(xmat_M_real_47_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_48_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_48_address0),
    .ce0(xmat_M_real_48_ce0),
    .we0(xmat_M_real_48_we0),
    .d0(xmat_M_real_48_d0),
    .q0(xmat_M_real_48_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_49_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_49_address0),
    .ce0(xmat_M_real_49_ce0),
    .we0(xmat_M_real_49_we0),
    .d0(xmat_M_real_49_d0),
    .q0(xmat_M_real_49_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_50_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_50_address0),
    .ce0(xmat_M_real_50_ce0),
    .we0(xmat_M_real_50_we0),
    .d0(xmat_M_real_50_d0),
    .q0(xmat_M_real_50_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_51_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_51_address0),
    .ce0(xmat_M_real_51_ce0),
    .we0(xmat_M_real_51_we0),
    .d0(xmat_M_real_51_d0),
    .q0(xmat_M_real_51_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_52_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_52_address0),
    .ce0(xmat_M_real_52_ce0),
    .we0(xmat_M_real_52_we0),
    .d0(xmat_M_real_52_d0),
    .q0(xmat_M_real_52_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_53_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_53_address0),
    .ce0(xmat_M_real_53_ce0),
    .we0(xmat_M_real_53_we0),
    .d0(xmat_M_real_53_d0),
    .q0(xmat_M_real_53_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_54_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_54_address0),
    .ce0(xmat_M_real_54_ce0),
    .we0(xmat_M_real_54_we0),
    .d0(xmat_M_real_54_d0),
    .q0(xmat_M_real_54_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_55_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_55_address0),
    .ce0(xmat_M_real_55_ce0),
    .we0(xmat_M_real_55_we0),
    .d0(xmat_M_real_55_d0),
    .q0(xmat_M_real_55_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_56_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_56_address0),
    .ce0(xmat_M_real_56_ce0),
    .we0(xmat_M_real_56_we0),
    .d0(xmat_M_real_56_d0),
    .q0(xmat_M_real_56_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_57_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_57_address0),
    .ce0(xmat_M_real_57_ce0),
    .we0(xmat_M_real_57_we0),
    .d0(xmat_M_real_57_d0),
    .q0(xmat_M_real_57_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_58_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_58_address0),
    .ce0(xmat_M_real_58_ce0),
    .we0(xmat_M_real_58_we0),
    .d0(xmat_M_real_58_d0),
    .q0(xmat_M_real_58_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_59_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_59_address0),
    .ce0(xmat_M_real_59_ce0),
    .we0(xmat_M_real_59_we0),
    .d0(xmat_M_real_59_d0),
    .q0(xmat_M_real_59_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_60_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_60_address0),
    .ce0(xmat_M_real_60_ce0),
    .we0(xmat_M_real_60_we0),
    .d0(xmat_M_real_60_d0),
    .q0(xmat_M_real_60_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_61_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_61_address0),
    .ce0(xmat_M_real_61_ce0),
    .we0(xmat_M_real_61_we0),
    .d0(xmat_M_real_61_d0),
    .q0(xmat_M_real_61_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_62_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_62_address0),
    .ce0(xmat_M_real_62_ce0),
    .we0(xmat_M_real_62_we0),
    .d0(xmat_M_real_62_d0),
    .q0(xmat_M_real_62_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_real_63_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_real_63_address0),
    .ce0(xmat_M_real_63_ce0),
    .we0(xmat_M_real_63_we0),
    .d0(xmat_M_real_63_d0),
    .q0(xmat_M_real_63_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_0_address0),
    .ce0(xmat_M_imag_0_ce0),
    .we0(xmat_M_imag_0_we0),
    .d0(xmat_M_imag_0_d0),
    .q0(xmat_M_imag_0_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_1_address0),
    .ce0(xmat_M_imag_1_ce0),
    .we0(xmat_M_imag_1_we0),
    .d0(xmat_M_imag_1_d0),
    .q0(xmat_M_imag_1_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_2_address0),
    .ce0(xmat_M_imag_2_ce0),
    .we0(xmat_M_imag_2_we0),
    .d0(xmat_M_imag_2_d0),
    .q0(xmat_M_imag_2_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_3_address0),
    .ce0(xmat_M_imag_3_ce0),
    .we0(xmat_M_imag_3_we0),
    .d0(xmat_M_imag_3_d0),
    .q0(xmat_M_imag_3_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_4_address0),
    .ce0(xmat_M_imag_4_ce0),
    .we0(xmat_M_imag_4_we0),
    .d0(xmat_M_imag_4_d0),
    .q0(xmat_M_imag_4_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_5_address0),
    .ce0(xmat_M_imag_5_ce0),
    .we0(xmat_M_imag_5_we0),
    .d0(xmat_M_imag_5_d0),
    .q0(xmat_M_imag_5_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_6_address0),
    .ce0(xmat_M_imag_6_ce0),
    .we0(xmat_M_imag_6_we0),
    .d0(xmat_M_imag_6_d0),
    .q0(xmat_M_imag_6_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_7_address0),
    .ce0(xmat_M_imag_7_ce0),
    .we0(xmat_M_imag_7_we0),
    .d0(xmat_M_imag_7_d0),
    .q0(xmat_M_imag_7_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_8_address0),
    .ce0(xmat_M_imag_8_ce0),
    .we0(xmat_M_imag_8_we0),
    .d0(xmat_M_imag_8_d0),
    .q0(xmat_M_imag_8_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_9_address0),
    .ce0(xmat_M_imag_9_ce0),
    .we0(xmat_M_imag_9_we0),
    .d0(xmat_M_imag_9_d0),
    .q0(xmat_M_imag_9_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_10_address0),
    .ce0(xmat_M_imag_10_ce0),
    .we0(xmat_M_imag_10_we0),
    .d0(xmat_M_imag_10_d0),
    .q0(xmat_M_imag_10_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_11_address0),
    .ce0(xmat_M_imag_11_ce0),
    .we0(xmat_M_imag_11_we0),
    .d0(xmat_M_imag_11_d0),
    .q0(xmat_M_imag_11_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_12_address0),
    .ce0(xmat_M_imag_12_ce0),
    .we0(xmat_M_imag_12_we0),
    .d0(xmat_M_imag_12_d0),
    .q0(xmat_M_imag_12_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_13_address0),
    .ce0(xmat_M_imag_13_ce0),
    .we0(xmat_M_imag_13_we0),
    .d0(xmat_M_imag_13_d0),
    .q0(xmat_M_imag_13_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_14_address0),
    .ce0(xmat_M_imag_14_ce0),
    .we0(xmat_M_imag_14_we0),
    .d0(xmat_M_imag_14_d0),
    .q0(xmat_M_imag_14_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_15_address0),
    .ce0(xmat_M_imag_15_ce0),
    .we0(xmat_M_imag_15_we0),
    .d0(xmat_M_imag_15_d0),
    .q0(xmat_M_imag_15_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_16_address0),
    .ce0(xmat_M_imag_16_ce0),
    .we0(xmat_M_imag_16_we0),
    .d0(xmat_M_imag_16_d0),
    .q0(xmat_M_imag_16_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_17_address0),
    .ce0(xmat_M_imag_17_ce0),
    .we0(xmat_M_imag_17_we0),
    .d0(xmat_M_imag_17_d0),
    .q0(xmat_M_imag_17_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_18_address0),
    .ce0(xmat_M_imag_18_ce0),
    .we0(xmat_M_imag_18_we0),
    .d0(xmat_M_imag_18_d0),
    .q0(xmat_M_imag_18_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_19_address0),
    .ce0(xmat_M_imag_19_ce0),
    .we0(xmat_M_imag_19_we0),
    .d0(xmat_M_imag_19_d0),
    .q0(xmat_M_imag_19_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_20_address0),
    .ce0(xmat_M_imag_20_ce0),
    .we0(xmat_M_imag_20_we0),
    .d0(xmat_M_imag_20_d0),
    .q0(xmat_M_imag_20_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_21_address0),
    .ce0(xmat_M_imag_21_ce0),
    .we0(xmat_M_imag_21_we0),
    .d0(xmat_M_imag_21_d0),
    .q0(xmat_M_imag_21_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_22_address0),
    .ce0(xmat_M_imag_22_ce0),
    .we0(xmat_M_imag_22_we0),
    .d0(xmat_M_imag_22_d0),
    .q0(xmat_M_imag_22_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_23_address0),
    .ce0(xmat_M_imag_23_ce0),
    .we0(xmat_M_imag_23_we0),
    .d0(xmat_M_imag_23_d0),
    .q0(xmat_M_imag_23_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_24_address0),
    .ce0(xmat_M_imag_24_ce0),
    .we0(xmat_M_imag_24_we0),
    .d0(xmat_M_imag_24_d0),
    .q0(xmat_M_imag_24_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_25_address0),
    .ce0(xmat_M_imag_25_ce0),
    .we0(xmat_M_imag_25_we0),
    .d0(xmat_M_imag_25_d0),
    .q0(xmat_M_imag_25_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_26_address0),
    .ce0(xmat_M_imag_26_ce0),
    .we0(xmat_M_imag_26_we0),
    .d0(xmat_M_imag_26_d0),
    .q0(xmat_M_imag_26_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_27_address0),
    .ce0(xmat_M_imag_27_ce0),
    .we0(xmat_M_imag_27_we0),
    .d0(xmat_M_imag_27_d0),
    .q0(xmat_M_imag_27_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_28_address0),
    .ce0(xmat_M_imag_28_ce0),
    .we0(xmat_M_imag_28_we0),
    .d0(xmat_M_imag_28_d0),
    .q0(xmat_M_imag_28_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_29_address0),
    .ce0(xmat_M_imag_29_ce0),
    .we0(xmat_M_imag_29_we0),
    .d0(xmat_M_imag_29_d0),
    .q0(xmat_M_imag_29_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_30_address0),
    .ce0(xmat_M_imag_30_ce0),
    .we0(xmat_M_imag_30_we0),
    .d0(xmat_M_imag_30_d0),
    .q0(xmat_M_imag_30_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_31_address0),
    .ce0(xmat_M_imag_31_ce0),
    .we0(xmat_M_imag_31_we0),
    .d0(xmat_M_imag_31_d0),
    .q0(xmat_M_imag_31_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_32_address0),
    .ce0(xmat_M_imag_32_ce0),
    .we0(xmat_M_imag_32_we0),
    .d0(xmat_M_imag_32_d0),
    .q0(xmat_M_imag_32_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_33_address0),
    .ce0(xmat_M_imag_33_ce0),
    .we0(xmat_M_imag_33_we0),
    .d0(xmat_M_imag_33_d0),
    .q0(xmat_M_imag_33_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_34_address0),
    .ce0(xmat_M_imag_34_ce0),
    .we0(xmat_M_imag_34_we0),
    .d0(xmat_M_imag_34_d0),
    .q0(xmat_M_imag_34_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_35_address0),
    .ce0(xmat_M_imag_35_ce0),
    .we0(xmat_M_imag_35_we0),
    .d0(xmat_M_imag_35_d0),
    .q0(xmat_M_imag_35_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_36_address0),
    .ce0(xmat_M_imag_36_ce0),
    .we0(xmat_M_imag_36_we0),
    .d0(xmat_M_imag_36_d0),
    .q0(xmat_M_imag_36_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_37_address0),
    .ce0(xmat_M_imag_37_ce0),
    .we0(xmat_M_imag_37_we0),
    .d0(xmat_M_imag_37_d0),
    .q0(xmat_M_imag_37_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_38_address0),
    .ce0(xmat_M_imag_38_ce0),
    .we0(xmat_M_imag_38_we0),
    .d0(xmat_M_imag_38_d0),
    .q0(xmat_M_imag_38_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_39_address0),
    .ce0(xmat_M_imag_39_ce0),
    .we0(xmat_M_imag_39_we0),
    .d0(xmat_M_imag_39_d0),
    .q0(xmat_M_imag_39_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_40_address0),
    .ce0(xmat_M_imag_40_ce0),
    .we0(xmat_M_imag_40_we0),
    .d0(xmat_M_imag_40_d0),
    .q0(xmat_M_imag_40_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_41_address0),
    .ce0(xmat_M_imag_41_ce0),
    .we0(xmat_M_imag_41_we0),
    .d0(xmat_M_imag_41_d0),
    .q0(xmat_M_imag_41_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_42_address0),
    .ce0(xmat_M_imag_42_ce0),
    .we0(xmat_M_imag_42_we0),
    .d0(xmat_M_imag_42_d0),
    .q0(xmat_M_imag_42_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_43_address0),
    .ce0(xmat_M_imag_43_ce0),
    .we0(xmat_M_imag_43_we0),
    .d0(xmat_M_imag_43_d0),
    .q0(xmat_M_imag_43_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_44_address0),
    .ce0(xmat_M_imag_44_ce0),
    .we0(xmat_M_imag_44_we0),
    .d0(xmat_M_imag_44_d0),
    .q0(xmat_M_imag_44_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_45_address0),
    .ce0(xmat_M_imag_45_ce0),
    .we0(xmat_M_imag_45_we0),
    .d0(xmat_M_imag_45_d0),
    .q0(xmat_M_imag_45_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_46_address0),
    .ce0(xmat_M_imag_46_ce0),
    .we0(xmat_M_imag_46_we0),
    .d0(xmat_M_imag_46_d0),
    .q0(xmat_M_imag_46_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_47_address0),
    .ce0(xmat_M_imag_47_ce0),
    .we0(xmat_M_imag_47_we0),
    .d0(xmat_M_imag_47_d0),
    .q0(xmat_M_imag_47_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_48_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_48_address0),
    .ce0(xmat_M_imag_48_ce0),
    .we0(xmat_M_imag_48_we0),
    .d0(xmat_M_imag_48_d0),
    .q0(xmat_M_imag_48_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_49_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_49_address0),
    .ce0(xmat_M_imag_49_ce0),
    .we0(xmat_M_imag_49_we0),
    .d0(xmat_M_imag_49_d0),
    .q0(xmat_M_imag_49_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_50_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_50_address0),
    .ce0(xmat_M_imag_50_ce0),
    .we0(xmat_M_imag_50_we0),
    .d0(xmat_M_imag_50_d0),
    .q0(xmat_M_imag_50_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_51_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_51_address0),
    .ce0(xmat_M_imag_51_ce0),
    .we0(xmat_M_imag_51_we0),
    .d0(xmat_M_imag_51_d0),
    .q0(xmat_M_imag_51_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_52_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_52_address0),
    .ce0(xmat_M_imag_52_ce0),
    .we0(xmat_M_imag_52_we0),
    .d0(xmat_M_imag_52_d0),
    .q0(xmat_M_imag_52_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_53_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_53_address0),
    .ce0(xmat_M_imag_53_ce0),
    .we0(xmat_M_imag_53_we0),
    .d0(xmat_M_imag_53_d0),
    .q0(xmat_M_imag_53_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_54_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_54_address0),
    .ce0(xmat_M_imag_54_ce0),
    .we0(xmat_M_imag_54_we0),
    .d0(xmat_M_imag_54_d0),
    .q0(xmat_M_imag_54_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_55_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_55_address0),
    .ce0(xmat_M_imag_55_ce0),
    .we0(xmat_M_imag_55_we0),
    .d0(xmat_M_imag_55_d0),
    .q0(xmat_M_imag_55_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_56_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_56_address0),
    .ce0(xmat_M_imag_56_ce0),
    .we0(xmat_M_imag_56_we0),
    .d0(xmat_M_imag_56_d0),
    .q0(xmat_M_imag_56_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_57_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_57_address0),
    .ce0(xmat_M_imag_57_ce0),
    .we0(xmat_M_imag_57_we0),
    .d0(xmat_M_imag_57_d0),
    .q0(xmat_M_imag_57_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_58_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_58_address0),
    .ce0(xmat_M_imag_58_ce0),
    .we0(xmat_M_imag_58_we0),
    .d0(xmat_M_imag_58_d0),
    .q0(xmat_M_imag_58_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_59_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_59_address0),
    .ce0(xmat_M_imag_59_ce0),
    .we0(xmat_M_imag_59_we0),
    .d0(xmat_M_imag_59_d0),
    .q0(xmat_M_imag_59_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_60_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_60_address0),
    .ce0(xmat_M_imag_60_ce0),
    .we0(xmat_M_imag_60_we0),
    .d0(xmat_M_imag_60_d0),
    .q0(xmat_M_imag_60_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_61_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_61_address0),
    .ce0(xmat_M_imag_61_ce0),
    .we0(xmat_M_imag_61_we0),
    .d0(xmat_M_imag_61_d0),
    .q0(xmat_M_imag_61_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_62_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_62_address0),
    .ce0(xmat_M_imag_62_ce0),
    .we0(xmat_M_imag_62_we0),
    .d0(xmat_M_imag_62_d0),
    .q0(xmat_M_imag_62_q0)
);

matchedfilteringpeOg #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
xmat_M_imag_63_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(xmat_M_imag_63_address0),
    .ce0(xmat_M_imag_63_ce0),
    .we0(xmat_M_imag_63_we0),
    .d0(xmat_M_imag_63_d0),
    .q0(xmat_M_imag_63_q0)
);

kernel_mmult grp_kernel_mmult_fu_6731(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_mmult_fu_6731_ap_start),
    .ap_done(grp_kernel_mmult_fu_6731_ap_done),
    .ap_idle(grp_kernel_mmult_fu_6731_ap_idle),
    .ap_ready(grp_kernel_mmult_fu_6731_ap_ready),
    .a_M_real_address0(grp_kernel_mmult_fu_6731_a_M_real_address0),
    .a_M_real_ce0(grp_kernel_mmult_fu_6731_a_M_real_ce0),
    .a_M_real_q0(rxmat_M_real_0_q0),
    .a_M_real1_address0(grp_kernel_mmult_fu_6731_a_M_real1_address0),
    .a_M_real1_ce0(grp_kernel_mmult_fu_6731_a_M_real1_ce0),
    .a_M_real1_q0(rxmat_M_real_1_q0),
    .a_M_real2_address0(grp_kernel_mmult_fu_6731_a_M_real2_address0),
    .a_M_real2_ce0(grp_kernel_mmult_fu_6731_a_M_real2_ce0),
    .a_M_real2_q0(rxmat_M_real_2_q0),
    .a_M_real3_address0(grp_kernel_mmult_fu_6731_a_M_real3_address0),
    .a_M_real3_ce0(grp_kernel_mmult_fu_6731_a_M_real3_ce0),
    .a_M_real3_q0(rxmat_M_real_3_q0),
    .a_M_real4_address0(grp_kernel_mmult_fu_6731_a_M_real4_address0),
    .a_M_real4_ce0(grp_kernel_mmult_fu_6731_a_M_real4_ce0),
    .a_M_real4_q0(rxmat_M_real_4_q0),
    .a_M_real5_address0(grp_kernel_mmult_fu_6731_a_M_real5_address0),
    .a_M_real5_ce0(grp_kernel_mmult_fu_6731_a_M_real5_ce0),
    .a_M_real5_q0(rxmat_M_real_5_q0),
    .a_M_real6_address0(grp_kernel_mmult_fu_6731_a_M_real6_address0),
    .a_M_real6_ce0(grp_kernel_mmult_fu_6731_a_M_real6_ce0),
    .a_M_real6_q0(rxmat_M_real_6_q0),
    .a_M_real7_address0(grp_kernel_mmult_fu_6731_a_M_real7_address0),
    .a_M_real7_ce0(grp_kernel_mmult_fu_6731_a_M_real7_ce0),
    .a_M_real7_q0(rxmat_M_real_7_q0),
    .a_M_real8_address0(grp_kernel_mmult_fu_6731_a_M_real8_address0),
    .a_M_real8_ce0(grp_kernel_mmult_fu_6731_a_M_real8_ce0),
    .a_M_real8_q0(rxmat_M_real_8_q0),
    .a_M_real9_address0(grp_kernel_mmult_fu_6731_a_M_real9_address0),
    .a_M_real9_ce0(grp_kernel_mmult_fu_6731_a_M_real9_ce0),
    .a_M_real9_q0(rxmat_M_real_9_q0),
    .a_M_real10_address0(grp_kernel_mmult_fu_6731_a_M_real10_address0),
    .a_M_real10_ce0(grp_kernel_mmult_fu_6731_a_M_real10_ce0),
    .a_M_real10_q0(rxmat_M_real_10_q0),
    .a_M_real11_address0(grp_kernel_mmult_fu_6731_a_M_real11_address0),
    .a_M_real11_ce0(grp_kernel_mmult_fu_6731_a_M_real11_ce0),
    .a_M_real11_q0(rxmat_M_real_11_q0),
    .a_M_real12_address0(grp_kernel_mmult_fu_6731_a_M_real12_address0),
    .a_M_real12_ce0(grp_kernel_mmult_fu_6731_a_M_real12_ce0),
    .a_M_real12_q0(rxmat_M_real_12_q0),
    .a_M_real13_address0(grp_kernel_mmult_fu_6731_a_M_real13_address0),
    .a_M_real13_ce0(grp_kernel_mmult_fu_6731_a_M_real13_ce0),
    .a_M_real13_q0(rxmat_M_real_13_q0),
    .a_M_real14_address0(grp_kernel_mmult_fu_6731_a_M_real14_address0),
    .a_M_real14_ce0(grp_kernel_mmult_fu_6731_a_M_real14_ce0),
    .a_M_real14_q0(rxmat_M_real_14_q0),
    .a_M_real15_address0(grp_kernel_mmult_fu_6731_a_M_real15_address0),
    .a_M_real15_ce0(grp_kernel_mmult_fu_6731_a_M_real15_ce0),
    .a_M_real15_q0(rxmat_M_real_15_q0),
    .a_M_real16_address0(grp_kernel_mmult_fu_6731_a_M_real16_address0),
    .a_M_real16_ce0(grp_kernel_mmult_fu_6731_a_M_real16_ce0),
    .a_M_real16_q0(rxmat_M_real_16_q0),
    .a_M_real17_address0(grp_kernel_mmult_fu_6731_a_M_real17_address0),
    .a_M_real17_ce0(grp_kernel_mmult_fu_6731_a_M_real17_ce0),
    .a_M_real17_q0(rxmat_M_real_17_q0),
    .a_M_real18_address0(grp_kernel_mmult_fu_6731_a_M_real18_address0),
    .a_M_real18_ce0(grp_kernel_mmult_fu_6731_a_M_real18_ce0),
    .a_M_real18_q0(rxmat_M_real_18_q0),
    .a_M_real19_address0(grp_kernel_mmult_fu_6731_a_M_real19_address0),
    .a_M_real19_ce0(grp_kernel_mmult_fu_6731_a_M_real19_ce0),
    .a_M_real19_q0(rxmat_M_real_19_q0),
    .a_M_real20_address0(grp_kernel_mmult_fu_6731_a_M_real20_address0),
    .a_M_real20_ce0(grp_kernel_mmult_fu_6731_a_M_real20_ce0),
    .a_M_real20_q0(rxmat_M_real_20_q0),
    .a_M_real21_address0(grp_kernel_mmult_fu_6731_a_M_real21_address0),
    .a_M_real21_ce0(grp_kernel_mmult_fu_6731_a_M_real21_ce0),
    .a_M_real21_q0(rxmat_M_real_21_q0),
    .a_M_real22_address0(grp_kernel_mmult_fu_6731_a_M_real22_address0),
    .a_M_real22_ce0(grp_kernel_mmult_fu_6731_a_M_real22_ce0),
    .a_M_real22_q0(rxmat_M_real_22_q0),
    .a_M_real23_address0(grp_kernel_mmult_fu_6731_a_M_real23_address0),
    .a_M_real23_ce0(grp_kernel_mmult_fu_6731_a_M_real23_ce0),
    .a_M_real23_q0(rxmat_M_real_23_q0),
    .a_M_real24_address0(grp_kernel_mmult_fu_6731_a_M_real24_address0),
    .a_M_real24_ce0(grp_kernel_mmult_fu_6731_a_M_real24_ce0),
    .a_M_real24_q0(rxmat_M_real_24_q0),
    .a_M_real25_address0(grp_kernel_mmult_fu_6731_a_M_real25_address0),
    .a_M_real25_ce0(grp_kernel_mmult_fu_6731_a_M_real25_ce0),
    .a_M_real25_q0(rxmat_M_real_25_q0),
    .a_M_real26_address0(grp_kernel_mmult_fu_6731_a_M_real26_address0),
    .a_M_real26_ce0(grp_kernel_mmult_fu_6731_a_M_real26_ce0),
    .a_M_real26_q0(rxmat_M_real_26_q0),
    .a_M_real27_address0(grp_kernel_mmult_fu_6731_a_M_real27_address0),
    .a_M_real27_ce0(grp_kernel_mmult_fu_6731_a_M_real27_ce0),
    .a_M_real27_q0(rxmat_M_real_27_q0),
    .a_M_real28_address0(grp_kernel_mmult_fu_6731_a_M_real28_address0),
    .a_M_real28_ce0(grp_kernel_mmult_fu_6731_a_M_real28_ce0),
    .a_M_real28_q0(rxmat_M_real_28_q0),
    .a_M_real29_address0(grp_kernel_mmult_fu_6731_a_M_real29_address0),
    .a_M_real29_ce0(grp_kernel_mmult_fu_6731_a_M_real29_ce0),
    .a_M_real29_q0(rxmat_M_real_29_q0),
    .a_M_real30_address0(grp_kernel_mmult_fu_6731_a_M_real30_address0),
    .a_M_real30_ce0(grp_kernel_mmult_fu_6731_a_M_real30_ce0),
    .a_M_real30_q0(rxmat_M_real_30_q0),
    .a_M_real31_address0(grp_kernel_mmult_fu_6731_a_M_real31_address0),
    .a_M_real31_ce0(grp_kernel_mmult_fu_6731_a_M_real31_ce0),
    .a_M_real31_q0(rxmat_M_real_31_q0),
    .a_M_real32_address0(grp_kernel_mmult_fu_6731_a_M_real32_address0),
    .a_M_real32_ce0(grp_kernel_mmult_fu_6731_a_M_real32_ce0),
    .a_M_real32_q0(rxmat_M_real_32_q0),
    .a_M_real33_address0(grp_kernel_mmult_fu_6731_a_M_real33_address0),
    .a_M_real33_ce0(grp_kernel_mmult_fu_6731_a_M_real33_ce0),
    .a_M_real33_q0(rxmat_M_real_33_q0),
    .a_M_real34_address0(grp_kernel_mmult_fu_6731_a_M_real34_address0),
    .a_M_real34_ce0(grp_kernel_mmult_fu_6731_a_M_real34_ce0),
    .a_M_real34_q0(rxmat_M_real_34_q0),
    .a_M_real35_address0(grp_kernel_mmult_fu_6731_a_M_real35_address0),
    .a_M_real35_ce0(grp_kernel_mmult_fu_6731_a_M_real35_ce0),
    .a_M_real35_q0(rxmat_M_real_35_q0),
    .a_M_real36_address0(grp_kernel_mmult_fu_6731_a_M_real36_address0),
    .a_M_real36_ce0(grp_kernel_mmult_fu_6731_a_M_real36_ce0),
    .a_M_real36_q0(rxmat_M_real_36_q0),
    .a_M_real37_address0(grp_kernel_mmult_fu_6731_a_M_real37_address0),
    .a_M_real37_ce0(grp_kernel_mmult_fu_6731_a_M_real37_ce0),
    .a_M_real37_q0(rxmat_M_real_37_q0),
    .a_M_real38_address0(grp_kernel_mmult_fu_6731_a_M_real38_address0),
    .a_M_real38_ce0(grp_kernel_mmult_fu_6731_a_M_real38_ce0),
    .a_M_real38_q0(rxmat_M_real_38_q0),
    .a_M_real39_address0(grp_kernel_mmult_fu_6731_a_M_real39_address0),
    .a_M_real39_ce0(grp_kernel_mmult_fu_6731_a_M_real39_ce0),
    .a_M_real39_q0(rxmat_M_real_39_q0),
    .a_M_real40_address0(grp_kernel_mmult_fu_6731_a_M_real40_address0),
    .a_M_real40_ce0(grp_kernel_mmult_fu_6731_a_M_real40_ce0),
    .a_M_real40_q0(rxmat_M_real_40_q0),
    .a_M_real41_address0(grp_kernel_mmult_fu_6731_a_M_real41_address0),
    .a_M_real41_ce0(grp_kernel_mmult_fu_6731_a_M_real41_ce0),
    .a_M_real41_q0(rxmat_M_real_41_q0),
    .a_M_real42_address0(grp_kernel_mmult_fu_6731_a_M_real42_address0),
    .a_M_real42_ce0(grp_kernel_mmult_fu_6731_a_M_real42_ce0),
    .a_M_real42_q0(rxmat_M_real_42_q0),
    .a_M_real43_address0(grp_kernel_mmult_fu_6731_a_M_real43_address0),
    .a_M_real43_ce0(grp_kernel_mmult_fu_6731_a_M_real43_ce0),
    .a_M_real43_q0(rxmat_M_real_43_q0),
    .a_M_real44_address0(grp_kernel_mmult_fu_6731_a_M_real44_address0),
    .a_M_real44_ce0(grp_kernel_mmult_fu_6731_a_M_real44_ce0),
    .a_M_real44_q0(rxmat_M_real_44_q0),
    .a_M_real45_address0(grp_kernel_mmult_fu_6731_a_M_real45_address0),
    .a_M_real45_ce0(grp_kernel_mmult_fu_6731_a_M_real45_ce0),
    .a_M_real45_q0(rxmat_M_real_45_q0),
    .a_M_real46_address0(grp_kernel_mmult_fu_6731_a_M_real46_address0),
    .a_M_real46_ce0(grp_kernel_mmult_fu_6731_a_M_real46_ce0),
    .a_M_real46_q0(rxmat_M_real_46_q0),
    .a_M_real47_address0(grp_kernel_mmult_fu_6731_a_M_real47_address0),
    .a_M_real47_ce0(grp_kernel_mmult_fu_6731_a_M_real47_ce0),
    .a_M_real47_q0(rxmat_M_real_47_q0),
    .a_M_real48_address0(grp_kernel_mmult_fu_6731_a_M_real48_address0),
    .a_M_real48_ce0(grp_kernel_mmult_fu_6731_a_M_real48_ce0),
    .a_M_real48_q0(rxmat_M_real_48_q0),
    .a_M_real49_address0(grp_kernel_mmult_fu_6731_a_M_real49_address0),
    .a_M_real49_ce0(grp_kernel_mmult_fu_6731_a_M_real49_ce0),
    .a_M_real49_q0(rxmat_M_real_49_q0),
    .a_M_real50_address0(grp_kernel_mmult_fu_6731_a_M_real50_address0),
    .a_M_real50_ce0(grp_kernel_mmult_fu_6731_a_M_real50_ce0),
    .a_M_real50_q0(rxmat_M_real_50_q0),
    .a_M_real51_address0(grp_kernel_mmult_fu_6731_a_M_real51_address0),
    .a_M_real51_ce0(grp_kernel_mmult_fu_6731_a_M_real51_ce0),
    .a_M_real51_q0(rxmat_M_real_51_q0),
    .a_M_real52_address0(grp_kernel_mmult_fu_6731_a_M_real52_address0),
    .a_M_real52_ce0(grp_kernel_mmult_fu_6731_a_M_real52_ce0),
    .a_M_real52_q0(rxmat_M_real_52_q0),
    .a_M_real53_address0(grp_kernel_mmult_fu_6731_a_M_real53_address0),
    .a_M_real53_ce0(grp_kernel_mmult_fu_6731_a_M_real53_ce0),
    .a_M_real53_q0(rxmat_M_real_53_q0),
    .a_M_real54_address0(grp_kernel_mmult_fu_6731_a_M_real54_address0),
    .a_M_real54_ce0(grp_kernel_mmult_fu_6731_a_M_real54_ce0),
    .a_M_real54_q0(rxmat_M_real_54_q0),
    .a_M_real55_address0(grp_kernel_mmult_fu_6731_a_M_real55_address0),
    .a_M_real55_ce0(grp_kernel_mmult_fu_6731_a_M_real55_ce0),
    .a_M_real55_q0(rxmat_M_real_55_q0),
    .a_M_real56_address0(grp_kernel_mmult_fu_6731_a_M_real56_address0),
    .a_M_real56_ce0(grp_kernel_mmult_fu_6731_a_M_real56_ce0),
    .a_M_real56_q0(rxmat_M_real_56_q0),
    .a_M_real57_address0(grp_kernel_mmult_fu_6731_a_M_real57_address0),
    .a_M_real57_ce0(grp_kernel_mmult_fu_6731_a_M_real57_ce0),
    .a_M_real57_q0(rxmat_M_real_57_q0),
    .a_M_real58_address0(grp_kernel_mmult_fu_6731_a_M_real58_address0),
    .a_M_real58_ce0(grp_kernel_mmult_fu_6731_a_M_real58_ce0),
    .a_M_real58_q0(rxmat_M_real_58_q0),
    .a_M_real59_address0(grp_kernel_mmult_fu_6731_a_M_real59_address0),
    .a_M_real59_ce0(grp_kernel_mmult_fu_6731_a_M_real59_ce0),
    .a_M_real59_q0(rxmat_M_real_59_q0),
    .a_M_real60_address0(grp_kernel_mmult_fu_6731_a_M_real60_address0),
    .a_M_real60_ce0(grp_kernel_mmult_fu_6731_a_M_real60_ce0),
    .a_M_real60_q0(rxmat_M_real_60_q0),
    .a_M_real61_address0(grp_kernel_mmult_fu_6731_a_M_real61_address0),
    .a_M_real61_ce0(grp_kernel_mmult_fu_6731_a_M_real61_ce0),
    .a_M_real61_q0(rxmat_M_real_61_q0),
    .a_M_real62_address0(grp_kernel_mmult_fu_6731_a_M_real62_address0),
    .a_M_real62_ce0(grp_kernel_mmult_fu_6731_a_M_real62_ce0),
    .a_M_real62_q0(rxmat_M_real_62_q0),
    .a_M_real63_address0(grp_kernel_mmult_fu_6731_a_M_real63_address0),
    .a_M_real63_ce0(grp_kernel_mmult_fu_6731_a_M_real63_ce0),
    .a_M_real63_q0(rxmat_M_real_63_q0),
    .a_M_imag_address0(grp_kernel_mmult_fu_6731_a_M_imag_address0),
    .a_M_imag_ce0(grp_kernel_mmult_fu_6731_a_M_imag_ce0),
    .a_M_imag_q0(rxmat_M_imag_0_q0),
    .a_M_imag64_address0(grp_kernel_mmult_fu_6731_a_M_imag64_address0),
    .a_M_imag64_ce0(grp_kernel_mmult_fu_6731_a_M_imag64_ce0),
    .a_M_imag64_q0(rxmat_M_imag_1_q0),
    .a_M_imag65_address0(grp_kernel_mmult_fu_6731_a_M_imag65_address0),
    .a_M_imag65_ce0(grp_kernel_mmult_fu_6731_a_M_imag65_ce0),
    .a_M_imag65_q0(rxmat_M_imag_2_q0),
    .a_M_imag66_address0(grp_kernel_mmult_fu_6731_a_M_imag66_address0),
    .a_M_imag66_ce0(grp_kernel_mmult_fu_6731_a_M_imag66_ce0),
    .a_M_imag66_q0(rxmat_M_imag_3_q0),
    .a_M_imag67_address0(grp_kernel_mmult_fu_6731_a_M_imag67_address0),
    .a_M_imag67_ce0(grp_kernel_mmult_fu_6731_a_M_imag67_ce0),
    .a_M_imag67_q0(rxmat_M_imag_4_q0),
    .a_M_imag68_address0(grp_kernel_mmult_fu_6731_a_M_imag68_address0),
    .a_M_imag68_ce0(grp_kernel_mmult_fu_6731_a_M_imag68_ce0),
    .a_M_imag68_q0(rxmat_M_imag_5_q0),
    .a_M_imag69_address0(grp_kernel_mmult_fu_6731_a_M_imag69_address0),
    .a_M_imag69_ce0(grp_kernel_mmult_fu_6731_a_M_imag69_ce0),
    .a_M_imag69_q0(rxmat_M_imag_6_q0),
    .a_M_imag70_address0(grp_kernel_mmult_fu_6731_a_M_imag70_address0),
    .a_M_imag70_ce0(grp_kernel_mmult_fu_6731_a_M_imag70_ce0),
    .a_M_imag70_q0(rxmat_M_imag_7_q0),
    .a_M_imag71_address0(grp_kernel_mmult_fu_6731_a_M_imag71_address0),
    .a_M_imag71_ce0(grp_kernel_mmult_fu_6731_a_M_imag71_ce0),
    .a_M_imag71_q0(rxmat_M_imag_8_q0),
    .a_M_imag72_address0(grp_kernel_mmult_fu_6731_a_M_imag72_address0),
    .a_M_imag72_ce0(grp_kernel_mmult_fu_6731_a_M_imag72_ce0),
    .a_M_imag72_q0(rxmat_M_imag_9_q0),
    .a_M_imag73_address0(grp_kernel_mmult_fu_6731_a_M_imag73_address0),
    .a_M_imag73_ce0(grp_kernel_mmult_fu_6731_a_M_imag73_ce0),
    .a_M_imag73_q0(rxmat_M_imag_10_q0),
    .a_M_imag74_address0(grp_kernel_mmult_fu_6731_a_M_imag74_address0),
    .a_M_imag74_ce0(grp_kernel_mmult_fu_6731_a_M_imag74_ce0),
    .a_M_imag74_q0(rxmat_M_imag_11_q0),
    .a_M_imag75_address0(grp_kernel_mmult_fu_6731_a_M_imag75_address0),
    .a_M_imag75_ce0(grp_kernel_mmult_fu_6731_a_M_imag75_ce0),
    .a_M_imag75_q0(rxmat_M_imag_12_q0),
    .a_M_imag76_address0(grp_kernel_mmult_fu_6731_a_M_imag76_address0),
    .a_M_imag76_ce0(grp_kernel_mmult_fu_6731_a_M_imag76_ce0),
    .a_M_imag76_q0(rxmat_M_imag_13_q0),
    .a_M_imag77_address0(grp_kernel_mmult_fu_6731_a_M_imag77_address0),
    .a_M_imag77_ce0(grp_kernel_mmult_fu_6731_a_M_imag77_ce0),
    .a_M_imag77_q0(rxmat_M_imag_14_q0),
    .a_M_imag78_address0(grp_kernel_mmult_fu_6731_a_M_imag78_address0),
    .a_M_imag78_ce0(grp_kernel_mmult_fu_6731_a_M_imag78_ce0),
    .a_M_imag78_q0(rxmat_M_imag_15_q0),
    .a_M_imag79_address0(grp_kernel_mmult_fu_6731_a_M_imag79_address0),
    .a_M_imag79_ce0(grp_kernel_mmult_fu_6731_a_M_imag79_ce0),
    .a_M_imag79_q0(rxmat_M_imag_16_q0),
    .a_M_imag80_address0(grp_kernel_mmult_fu_6731_a_M_imag80_address0),
    .a_M_imag80_ce0(grp_kernel_mmult_fu_6731_a_M_imag80_ce0),
    .a_M_imag80_q0(rxmat_M_imag_17_q0),
    .a_M_imag81_address0(grp_kernel_mmult_fu_6731_a_M_imag81_address0),
    .a_M_imag81_ce0(grp_kernel_mmult_fu_6731_a_M_imag81_ce0),
    .a_M_imag81_q0(rxmat_M_imag_18_q0),
    .a_M_imag82_address0(grp_kernel_mmult_fu_6731_a_M_imag82_address0),
    .a_M_imag82_ce0(grp_kernel_mmult_fu_6731_a_M_imag82_ce0),
    .a_M_imag82_q0(rxmat_M_imag_19_q0),
    .a_M_imag83_address0(grp_kernel_mmult_fu_6731_a_M_imag83_address0),
    .a_M_imag83_ce0(grp_kernel_mmult_fu_6731_a_M_imag83_ce0),
    .a_M_imag83_q0(rxmat_M_imag_20_q0),
    .a_M_imag84_address0(grp_kernel_mmult_fu_6731_a_M_imag84_address0),
    .a_M_imag84_ce0(grp_kernel_mmult_fu_6731_a_M_imag84_ce0),
    .a_M_imag84_q0(rxmat_M_imag_21_q0),
    .a_M_imag85_address0(grp_kernel_mmult_fu_6731_a_M_imag85_address0),
    .a_M_imag85_ce0(grp_kernel_mmult_fu_6731_a_M_imag85_ce0),
    .a_M_imag85_q0(rxmat_M_imag_22_q0),
    .a_M_imag86_address0(grp_kernel_mmult_fu_6731_a_M_imag86_address0),
    .a_M_imag86_ce0(grp_kernel_mmult_fu_6731_a_M_imag86_ce0),
    .a_M_imag86_q0(rxmat_M_imag_23_q0),
    .a_M_imag87_address0(grp_kernel_mmult_fu_6731_a_M_imag87_address0),
    .a_M_imag87_ce0(grp_kernel_mmult_fu_6731_a_M_imag87_ce0),
    .a_M_imag87_q0(rxmat_M_imag_24_q0),
    .a_M_imag88_address0(grp_kernel_mmult_fu_6731_a_M_imag88_address0),
    .a_M_imag88_ce0(grp_kernel_mmult_fu_6731_a_M_imag88_ce0),
    .a_M_imag88_q0(rxmat_M_imag_25_q0),
    .a_M_imag89_address0(grp_kernel_mmult_fu_6731_a_M_imag89_address0),
    .a_M_imag89_ce0(grp_kernel_mmult_fu_6731_a_M_imag89_ce0),
    .a_M_imag89_q0(rxmat_M_imag_26_q0),
    .a_M_imag90_address0(grp_kernel_mmult_fu_6731_a_M_imag90_address0),
    .a_M_imag90_ce0(grp_kernel_mmult_fu_6731_a_M_imag90_ce0),
    .a_M_imag90_q0(rxmat_M_imag_27_q0),
    .a_M_imag91_address0(grp_kernel_mmult_fu_6731_a_M_imag91_address0),
    .a_M_imag91_ce0(grp_kernel_mmult_fu_6731_a_M_imag91_ce0),
    .a_M_imag91_q0(rxmat_M_imag_28_q0),
    .a_M_imag92_address0(grp_kernel_mmult_fu_6731_a_M_imag92_address0),
    .a_M_imag92_ce0(grp_kernel_mmult_fu_6731_a_M_imag92_ce0),
    .a_M_imag92_q0(rxmat_M_imag_29_q0),
    .a_M_imag93_address0(grp_kernel_mmult_fu_6731_a_M_imag93_address0),
    .a_M_imag93_ce0(grp_kernel_mmult_fu_6731_a_M_imag93_ce0),
    .a_M_imag93_q0(rxmat_M_imag_30_q0),
    .a_M_imag94_address0(grp_kernel_mmult_fu_6731_a_M_imag94_address0),
    .a_M_imag94_ce0(grp_kernel_mmult_fu_6731_a_M_imag94_ce0),
    .a_M_imag94_q0(rxmat_M_imag_31_q0),
    .a_M_imag95_address0(grp_kernel_mmult_fu_6731_a_M_imag95_address0),
    .a_M_imag95_ce0(grp_kernel_mmult_fu_6731_a_M_imag95_ce0),
    .a_M_imag95_q0(rxmat_M_imag_32_q0),
    .a_M_imag96_address0(grp_kernel_mmult_fu_6731_a_M_imag96_address0),
    .a_M_imag96_ce0(grp_kernel_mmult_fu_6731_a_M_imag96_ce0),
    .a_M_imag96_q0(rxmat_M_imag_33_q0),
    .a_M_imag97_address0(grp_kernel_mmult_fu_6731_a_M_imag97_address0),
    .a_M_imag97_ce0(grp_kernel_mmult_fu_6731_a_M_imag97_ce0),
    .a_M_imag97_q0(rxmat_M_imag_34_q0),
    .a_M_imag98_address0(grp_kernel_mmult_fu_6731_a_M_imag98_address0),
    .a_M_imag98_ce0(grp_kernel_mmult_fu_6731_a_M_imag98_ce0),
    .a_M_imag98_q0(rxmat_M_imag_35_q0),
    .a_M_imag99_address0(grp_kernel_mmult_fu_6731_a_M_imag99_address0),
    .a_M_imag99_ce0(grp_kernel_mmult_fu_6731_a_M_imag99_ce0),
    .a_M_imag99_q0(rxmat_M_imag_36_q0),
    .a_M_imag100_address0(grp_kernel_mmult_fu_6731_a_M_imag100_address0),
    .a_M_imag100_ce0(grp_kernel_mmult_fu_6731_a_M_imag100_ce0),
    .a_M_imag100_q0(rxmat_M_imag_37_q0),
    .a_M_imag101_address0(grp_kernel_mmult_fu_6731_a_M_imag101_address0),
    .a_M_imag101_ce0(grp_kernel_mmult_fu_6731_a_M_imag101_ce0),
    .a_M_imag101_q0(rxmat_M_imag_38_q0),
    .a_M_imag102_address0(grp_kernel_mmult_fu_6731_a_M_imag102_address0),
    .a_M_imag102_ce0(grp_kernel_mmult_fu_6731_a_M_imag102_ce0),
    .a_M_imag102_q0(rxmat_M_imag_39_q0),
    .a_M_imag103_address0(grp_kernel_mmult_fu_6731_a_M_imag103_address0),
    .a_M_imag103_ce0(grp_kernel_mmult_fu_6731_a_M_imag103_ce0),
    .a_M_imag103_q0(rxmat_M_imag_40_q0),
    .a_M_imag104_address0(grp_kernel_mmult_fu_6731_a_M_imag104_address0),
    .a_M_imag104_ce0(grp_kernel_mmult_fu_6731_a_M_imag104_ce0),
    .a_M_imag104_q0(rxmat_M_imag_41_q0),
    .a_M_imag105_address0(grp_kernel_mmult_fu_6731_a_M_imag105_address0),
    .a_M_imag105_ce0(grp_kernel_mmult_fu_6731_a_M_imag105_ce0),
    .a_M_imag105_q0(rxmat_M_imag_42_q0),
    .a_M_imag106_address0(grp_kernel_mmult_fu_6731_a_M_imag106_address0),
    .a_M_imag106_ce0(grp_kernel_mmult_fu_6731_a_M_imag106_ce0),
    .a_M_imag106_q0(rxmat_M_imag_43_q0),
    .a_M_imag107_address0(grp_kernel_mmult_fu_6731_a_M_imag107_address0),
    .a_M_imag107_ce0(grp_kernel_mmult_fu_6731_a_M_imag107_ce0),
    .a_M_imag107_q0(rxmat_M_imag_44_q0),
    .a_M_imag108_address0(grp_kernel_mmult_fu_6731_a_M_imag108_address0),
    .a_M_imag108_ce0(grp_kernel_mmult_fu_6731_a_M_imag108_ce0),
    .a_M_imag108_q0(rxmat_M_imag_45_q0),
    .a_M_imag109_address0(grp_kernel_mmult_fu_6731_a_M_imag109_address0),
    .a_M_imag109_ce0(grp_kernel_mmult_fu_6731_a_M_imag109_ce0),
    .a_M_imag109_q0(rxmat_M_imag_46_q0),
    .a_M_imag110_address0(grp_kernel_mmult_fu_6731_a_M_imag110_address0),
    .a_M_imag110_ce0(grp_kernel_mmult_fu_6731_a_M_imag110_ce0),
    .a_M_imag110_q0(rxmat_M_imag_47_q0),
    .a_M_imag111_address0(grp_kernel_mmult_fu_6731_a_M_imag111_address0),
    .a_M_imag111_ce0(grp_kernel_mmult_fu_6731_a_M_imag111_ce0),
    .a_M_imag111_q0(rxmat_M_imag_48_q0),
    .a_M_imag112_address0(grp_kernel_mmult_fu_6731_a_M_imag112_address0),
    .a_M_imag112_ce0(grp_kernel_mmult_fu_6731_a_M_imag112_ce0),
    .a_M_imag112_q0(rxmat_M_imag_49_q0),
    .a_M_imag113_address0(grp_kernel_mmult_fu_6731_a_M_imag113_address0),
    .a_M_imag113_ce0(grp_kernel_mmult_fu_6731_a_M_imag113_ce0),
    .a_M_imag113_q0(rxmat_M_imag_50_q0),
    .a_M_imag114_address0(grp_kernel_mmult_fu_6731_a_M_imag114_address0),
    .a_M_imag114_ce0(grp_kernel_mmult_fu_6731_a_M_imag114_ce0),
    .a_M_imag114_q0(rxmat_M_imag_51_q0),
    .a_M_imag115_address0(grp_kernel_mmult_fu_6731_a_M_imag115_address0),
    .a_M_imag115_ce0(grp_kernel_mmult_fu_6731_a_M_imag115_ce0),
    .a_M_imag115_q0(rxmat_M_imag_52_q0),
    .a_M_imag116_address0(grp_kernel_mmult_fu_6731_a_M_imag116_address0),
    .a_M_imag116_ce0(grp_kernel_mmult_fu_6731_a_M_imag116_ce0),
    .a_M_imag116_q0(rxmat_M_imag_53_q0),
    .a_M_imag117_address0(grp_kernel_mmult_fu_6731_a_M_imag117_address0),
    .a_M_imag117_ce0(grp_kernel_mmult_fu_6731_a_M_imag117_ce0),
    .a_M_imag117_q0(rxmat_M_imag_54_q0),
    .a_M_imag118_address0(grp_kernel_mmult_fu_6731_a_M_imag118_address0),
    .a_M_imag118_ce0(grp_kernel_mmult_fu_6731_a_M_imag118_ce0),
    .a_M_imag118_q0(rxmat_M_imag_55_q0),
    .a_M_imag119_address0(grp_kernel_mmult_fu_6731_a_M_imag119_address0),
    .a_M_imag119_ce0(grp_kernel_mmult_fu_6731_a_M_imag119_ce0),
    .a_M_imag119_q0(rxmat_M_imag_56_q0),
    .a_M_imag120_address0(grp_kernel_mmult_fu_6731_a_M_imag120_address0),
    .a_M_imag120_ce0(grp_kernel_mmult_fu_6731_a_M_imag120_ce0),
    .a_M_imag120_q0(rxmat_M_imag_57_q0),
    .a_M_imag121_address0(grp_kernel_mmult_fu_6731_a_M_imag121_address0),
    .a_M_imag121_ce0(grp_kernel_mmult_fu_6731_a_M_imag121_ce0),
    .a_M_imag121_q0(rxmat_M_imag_58_q0),
    .a_M_imag122_address0(grp_kernel_mmult_fu_6731_a_M_imag122_address0),
    .a_M_imag122_ce0(grp_kernel_mmult_fu_6731_a_M_imag122_ce0),
    .a_M_imag122_q0(rxmat_M_imag_59_q0),
    .a_M_imag123_address0(grp_kernel_mmult_fu_6731_a_M_imag123_address0),
    .a_M_imag123_ce0(grp_kernel_mmult_fu_6731_a_M_imag123_ce0),
    .a_M_imag123_q0(rxmat_M_imag_60_q0),
    .a_M_imag124_address0(grp_kernel_mmult_fu_6731_a_M_imag124_address0),
    .a_M_imag124_ce0(grp_kernel_mmult_fu_6731_a_M_imag124_ce0),
    .a_M_imag124_q0(rxmat_M_imag_61_q0),
    .a_M_imag125_address0(grp_kernel_mmult_fu_6731_a_M_imag125_address0),
    .a_M_imag125_ce0(grp_kernel_mmult_fu_6731_a_M_imag125_ce0),
    .a_M_imag125_q0(rxmat_M_imag_62_q0),
    .a_M_imag126_address0(grp_kernel_mmult_fu_6731_a_M_imag126_address0),
    .a_M_imag126_ce0(grp_kernel_mmult_fu_6731_a_M_imag126_ce0),
    .a_M_imag126_q0(rxmat_M_imag_63_q0),
    .b_M_real_0_address0(grp_kernel_mmult_fu_6731_b_M_real_0_address0),
    .b_M_real_0_ce0(grp_kernel_mmult_fu_6731_b_M_real_0_ce0),
    .b_M_real_0_q0(xmat_M_real_0_q0),
    .b_M_real_1_address0(grp_kernel_mmult_fu_6731_b_M_real_1_address0),
    .b_M_real_1_ce0(grp_kernel_mmult_fu_6731_b_M_real_1_ce0),
    .b_M_real_1_q0(xmat_M_real_1_q0),
    .b_M_real_2_address0(grp_kernel_mmult_fu_6731_b_M_real_2_address0),
    .b_M_real_2_ce0(grp_kernel_mmult_fu_6731_b_M_real_2_ce0),
    .b_M_real_2_q0(xmat_M_real_2_q0),
    .b_M_real_3_address0(grp_kernel_mmult_fu_6731_b_M_real_3_address0),
    .b_M_real_3_ce0(grp_kernel_mmult_fu_6731_b_M_real_3_ce0),
    .b_M_real_3_q0(xmat_M_real_3_q0),
    .b_M_real_4_address0(grp_kernel_mmult_fu_6731_b_M_real_4_address0),
    .b_M_real_4_ce0(grp_kernel_mmult_fu_6731_b_M_real_4_ce0),
    .b_M_real_4_q0(xmat_M_real_4_q0),
    .b_M_real_5_address0(grp_kernel_mmult_fu_6731_b_M_real_5_address0),
    .b_M_real_5_ce0(grp_kernel_mmult_fu_6731_b_M_real_5_ce0),
    .b_M_real_5_q0(xmat_M_real_5_q0),
    .b_M_real_6_address0(grp_kernel_mmult_fu_6731_b_M_real_6_address0),
    .b_M_real_6_ce0(grp_kernel_mmult_fu_6731_b_M_real_6_ce0),
    .b_M_real_6_q0(xmat_M_real_6_q0),
    .b_M_real_7_address0(grp_kernel_mmult_fu_6731_b_M_real_7_address0),
    .b_M_real_7_ce0(grp_kernel_mmult_fu_6731_b_M_real_7_ce0),
    .b_M_real_7_q0(xmat_M_real_7_q0),
    .b_M_real_8_address0(grp_kernel_mmult_fu_6731_b_M_real_8_address0),
    .b_M_real_8_ce0(grp_kernel_mmult_fu_6731_b_M_real_8_ce0),
    .b_M_real_8_q0(xmat_M_real_8_q0),
    .b_M_real_9_address0(grp_kernel_mmult_fu_6731_b_M_real_9_address0),
    .b_M_real_9_ce0(grp_kernel_mmult_fu_6731_b_M_real_9_ce0),
    .b_M_real_9_q0(xmat_M_real_9_q0),
    .b_M_real_10_address0(grp_kernel_mmult_fu_6731_b_M_real_10_address0),
    .b_M_real_10_ce0(grp_kernel_mmult_fu_6731_b_M_real_10_ce0),
    .b_M_real_10_q0(xmat_M_real_10_q0),
    .b_M_real_11_address0(grp_kernel_mmult_fu_6731_b_M_real_11_address0),
    .b_M_real_11_ce0(grp_kernel_mmult_fu_6731_b_M_real_11_ce0),
    .b_M_real_11_q0(xmat_M_real_11_q0),
    .b_M_real_12_address0(grp_kernel_mmult_fu_6731_b_M_real_12_address0),
    .b_M_real_12_ce0(grp_kernel_mmult_fu_6731_b_M_real_12_ce0),
    .b_M_real_12_q0(xmat_M_real_12_q0),
    .b_M_real_13_address0(grp_kernel_mmult_fu_6731_b_M_real_13_address0),
    .b_M_real_13_ce0(grp_kernel_mmult_fu_6731_b_M_real_13_ce0),
    .b_M_real_13_q0(xmat_M_real_13_q0),
    .b_M_real_14_address0(grp_kernel_mmult_fu_6731_b_M_real_14_address0),
    .b_M_real_14_ce0(grp_kernel_mmult_fu_6731_b_M_real_14_ce0),
    .b_M_real_14_q0(xmat_M_real_14_q0),
    .b_M_real_15_address0(grp_kernel_mmult_fu_6731_b_M_real_15_address0),
    .b_M_real_15_ce0(grp_kernel_mmult_fu_6731_b_M_real_15_ce0),
    .b_M_real_15_q0(xmat_M_real_15_q0),
    .b_M_real_16_address0(grp_kernel_mmult_fu_6731_b_M_real_16_address0),
    .b_M_real_16_ce0(grp_kernel_mmult_fu_6731_b_M_real_16_ce0),
    .b_M_real_16_q0(xmat_M_real_16_q0),
    .b_M_real_17_address0(grp_kernel_mmult_fu_6731_b_M_real_17_address0),
    .b_M_real_17_ce0(grp_kernel_mmult_fu_6731_b_M_real_17_ce0),
    .b_M_real_17_q0(xmat_M_real_17_q0),
    .b_M_real_18_address0(grp_kernel_mmult_fu_6731_b_M_real_18_address0),
    .b_M_real_18_ce0(grp_kernel_mmult_fu_6731_b_M_real_18_ce0),
    .b_M_real_18_q0(xmat_M_real_18_q0),
    .b_M_real_19_address0(grp_kernel_mmult_fu_6731_b_M_real_19_address0),
    .b_M_real_19_ce0(grp_kernel_mmult_fu_6731_b_M_real_19_ce0),
    .b_M_real_19_q0(xmat_M_real_19_q0),
    .b_M_real_20_address0(grp_kernel_mmult_fu_6731_b_M_real_20_address0),
    .b_M_real_20_ce0(grp_kernel_mmult_fu_6731_b_M_real_20_ce0),
    .b_M_real_20_q0(xmat_M_real_20_q0),
    .b_M_real_21_address0(grp_kernel_mmult_fu_6731_b_M_real_21_address0),
    .b_M_real_21_ce0(grp_kernel_mmult_fu_6731_b_M_real_21_ce0),
    .b_M_real_21_q0(xmat_M_real_21_q0),
    .b_M_real_22_address0(grp_kernel_mmult_fu_6731_b_M_real_22_address0),
    .b_M_real_22_ce0(grp_kernel_mmult_fu_6731_b_M_real_22_ce0),
    .b_M_real_22_q0(xmat_M_real_22_q0),
    .b_M_real_23_address0(grp_kernel_mmult_fu_6731_b_M_real_23_address0),
    .b_M_real_23_ce0(grp_kernel_mmult_fu_6731_b_M_real_23_ce0),
    .b_M_real_23_q0(xmat_M_real_23_q0),
    .b_M_real_24_address0(grp_kernel_mmult_fu_6731_b_M_real_24_address0),
    .b_M_real_24_ce0(grp_kernel_mmult_fu_6731_b_M_real_24_ce0),
    .b_M_real_24_q0(xmat_M_real_24_q0),
    .b_M_real_25_address0(grp_kernel_mmult_fu_6731_b_M_real_25_address0),
    .b_M_real_25_ce0(grp_kernel_mmult_fu_6731_b_M_real_25_ce0),
    .b_M_real_25_q0(xmat_M_real_25_q0),
    .b_M_real_26_address0(grp_kernel_mmult_fu_6731_b_M_real_26_address0),
    .b_M_real_26_ce0(grp_kernel_mmult_fu_6731_b_M_real_26_ce0),
    .b_M_real_26_q0(xmat_M_real_26_q0),
    .b_M_real_27_address0(grp_kernel_mmult_fu_6731_b_M_real_27_address0),
    .b_M_real_27_ce0(grp_kernel_mmult_fu_6731_b_M_real_27_ce0),
    .b_M_real_27_q0(xmat_M_real_27_q0),
    .b_M_real_28_address0(grp_kernel_mmult_fu_6731_b_M_real_28_address0),
    .b_M_real_28_ce0(grp_kernel_mmult_fu_6731_b_M_real_28_ce0),
    .b_M_real_28_q0(xmat_M_real_28_q0),
    .b_M_real_29_address0(grp_kernel_mmult_fu_6731_b_M_real_29_address0),
    .b_M_real_29_ce0(grp_kernel_mmult_fu_6731_b_M_real_29_ce0),
    .b_M_real_29_q0(xmat_M_real_29_q0),
    .b_M_real_30_address0(grp_kernel_mmult_fu_6731_b_M_real_30_address0),
    .b_M_real_30_ce0(grp_kernel_mmult_fu_6731_b_M_real_30_ce0),
    .b_M_real_30_q0(xmat_M_real_30_q0),
    .b_M_real_31_address0(grp_kernel_mmult_fu_6731_b_M_real_31_address0),
    .b_M_real_31_ce0(grp_kernel_mmult_fu_6731_b_M_real_31_ce0),
    .b_M_real_31_q0(xmat_M_real_31_q0),
    .b_M_real_32_address0(grp_kernel_mmult_fu_6731_b_M_real_32_address0),
    .b_M_real_32_ce0(grp_kernel_mmult_fu_6731_b_M_real_32_ce0),
    .b_M_real_32_q0(xmat_M_real_32_q0),
    .b_M_real_33_address0(grp_kernel_mmult_fu_6731_b_M_real_33_address0),
    .b_M_real_33_ce0(grp_kernel_mmult_fu_6731_b_M_real_33_ce0),
    .b_M_real_33_q0(xmat_M_real_33_q0),
    .b_M_real_34_address0(grp_kernel_mmult_fu_6731_b_M_real_34_address0),
    .b_M_real_34_ce0(grp_kernel_mmult_fu_6731_b_M_real_34_ce0),
    .b_M_real_34_q0(xmat_M_real_34_q0),
    .b_M_real_35_address0(grp_kernel_mmult_fu_6731_b_M_real_35_address0),
    .b_M_real_35_ce0(grp_kernel_mmult_fu_6731_b_M_real_35_ce0),
    .b_M_real_35_q0(xmat_M_real_35_q0),
    .b_M_real_36_address0(grp_kernel_mmult_fu_6731_b_M_real_36_address0),
    .b_M_real_36_ce0(grp_kernel_mmult_fu_6731_b_M_real_36_ce0),
    .b_M_real_36_q0(xmat_M_real_36_q0),
    .b_M_real_37_address0(grp_kernel_mmult_fu_6731_b_M_real_37_address0),
    .b_M_real_37_ce0(grp_kernel_mmult_fu_6731_b_M_real_37_ce0),
    .b_M_real_37_q0(xmat_M_real_37_q0),
    .b_M_real_38_address0(grp_kernel_mmult_fu_6731_b_M_real_38_address0),
    .b_M_real_38_ce0(grp_kernel_mmult_fu_6731_b_M_real_38_ce0),
    .b_M_real_38_q0(xmat_M_real_38_q0),
    .b_M_real_39_address0(grp_kernel_mmult_fu_6731_b_M_real_39_address0),
    .b_M_real_39_ce0(grp_kernel_mmult_fu_6731_b_M_real_39_ce0),
    .b_M_real_39_q0(xmat_M_real_39_q0),
    .b_M_real_40_address0(grp_kernel_mmult_fu_6731_b_M_real_40_address0),
    .b_M_real_40_ce0(grp_kernel_mmult_fu_6731_b_M_real_40_ce0),
    .b_M_real_40_q0(xmat_M_real_40_q0),
    .b_M_real_41_address0(grp_kernel_mmult_fu_6731_b_M_real_41_address0),
    .b_M_real_41_ce0(grp_kernel_mmult_fu_6731_b_M_real_41_ce0),
    .b_M_real_41_q0(xmat_M_real_41_q0),
    .b_M_real_42_address0(grp_kernel_mmult_fu_6731_b_M_real_42_address0),
    .b_M_real_42_ce0(grp_kernel_mmult_fu_6731_b_M_real_42_ce0),
    .b_M_real_42_q0(xmat_M_real_42_q0),
    .b_M_real_43_address0(grp_kernel_mmult_fu_6731_b_M_real_43_address0),
    .b_M_real_43_ce0(grp_kernel_mmult_fu_6731_b_M_real_43_ce0),
    .b_M_real_43_q0(xmat_M_real_43_q0),
    .b_M_real_44_address0(grp_kernel_mmult_fu_6731_b_M_real_44_address0),
    .b_M_real_44_ce0(grp_kernel_mmult_fu_6731_b_M_real_44_ce0),
    .b_M_real_44_q0(xmat_M_real_44_q0),
    .b_M_real_45_address0(grp_kernel_mmult_fu_6731_b_M_real_45_address0),
    .b_M_real_45_ce0(grp_kernel_mmult_fu_6731_b_M_real_45_ce0),
    .b_M_real_45_q0(xmat_M_real_45_q0),
    .b_M_real_46_address0(grp_kernel_mmult_fu_6731_b_M_real_46_address0),
    .b_M_real_46_ce0(grp_kernel_mmult_fu_6731_b_M_real_46_ce0),
    .b_M_real_46_q0(xmat_M_real_46_q0),
    .b_M_real_47_address0(grp_kernel_mmult_fu_6731_b_M_real_47_address0),
    .b_M_real_47_ce0(grp_kernel_mmult_fu_6731_b_M_real_47_ce0),
    .b_M_real_47_q0(xmat_M_real_47_q0),
    .b_M_real_48_address0(grp_kernel_mmult_fu_6731_b_M_real_48_address0),
    .b_M_real_48_ce0(grp_kernel_mmult_fu_6731_b_M_real_48_ce0),
    .b_M_real_48_q0(xmat_M_real_48_q0),
    .b_M_real_49_address0(grp_kernel_mmult_fu_6731_b_M_real_49_address0),
    .b_M_real_49_ce0(grp_kernel_mmult_fu_6731_b_M_real_49_ce0),
    .b_M_real_49_q0(xmat_M_real_49_q0),
    .b_M_real_50_address0(grp_kernel_mmult_fu_6731_b_M_real_50_address0),
    .b_M_real_50_ce0(grp_kernel_mmult_fu_6731_b_M_real_50_ce0),
    .b_M_real_50_q0(xmat_M_real_50_q0),
    .b_M_real_51_address0(grp_kernel_mmult_fu_6731_b_M_real_51_address0),
    .b_M_real_51_ce0(grp_kernel_mmult_fu_6731_b_M_real_51_ce0),
    .b_M_real_51_q0(xmat_M_real_51_q0),
    .b_M_real_52_address0(grp_kernel_mmult_fu_6731_b_M_real_52_address0),
    .b_M_real_52_ce0(grp_kernel_mmult_fu_6731_b_M_real_52_ce0),
    .b_M_real_52_q0(xmat_M_real_52_q0),
    .b_M_real_53_address0(grp_kernel_mmult_fu_6731_b_M_real_53_address0),
    .b_M_real_53_ce0(grp_kernel_mmult_fu_6731_b_M_real_53_ce0),
    .b_M_real_53_q0(xmat_M_real_53_q0),
    .b_M_real_54_address0(grp_kernel_mmult_fu_6731_b_M_real_54_address0),
    .b_M_real_54_ce0(grp_kernel_mmult_fu_6731_b_M_real_54_ce0),
    .b_M_real_54_q0(xmat_M_real_54_q0),
    .b_M_real_55_address0(grp_kernel_mmult_fu_6731_b_M_real_55_address0),
    .b_M_real_55_ce0(grp_kernel_mmult_fu_6731_b_M_real_55_ce0),
    .b_M_real_55_q0(xmat_M_real_55_q0),
    .b_M_real_56_address0(grp_kernel_mmult_fu_6731_b_M_real_56_address0),
    .b_M_real_56_ce0(grp_kernel_mmult_fu_6731_b_M_real_56_ce0),
    .b_M_real_56_q0(xmat_M_real_56_q0),
    .b_M_real_57_address0(grp_kernel_mmult_fu_6731_b_M_real_57_address0),
    .b_M_real_57_ce0(grp_kernel_mmult_fu_6731_b_M_real_57_ce0),
    .b_M_real_57_q0(xmat_M_real_57_q0),
    .b_M_real_58_address0(grp_kernel_mmult_fu_6731_b_M_real_58_address0),
    .b_M_real_58_ce0(grp_kernel_mmult_fu_6731_b_M_real_58_ce0),
    .b_M_real_58_q0(xmat_M_real_58_q0),
    .b_M_real_59_address0(grp_kernel_mmult_fu_6731_b_M_real_59_address0),
    .b_M_real_59_ce0(grp_kernel_mmult_fu_6731_b_M_real_59_ce0),
    .b_M_real_59_q0(xmat_M_real_59_q0),
    .b_M_real_60_address0(grp_kernel_mmult_fu_6731_b_M_real_60_address0),
    .b_M_real_60_ce0(grp_kernel_mmult_fu_6731_b_M_real_60_ce0),
    .b_M_real_60_q0(xmat_M_real_60_q0),
    .b_M_real_61_address0(grp_kernel_mmult_fu_6731_b_M_real_61_address0),
    .b_M_real_61_ce0(grp_kernel_mmult_fu_6731_b_M_real_61_ce0),
    .b_M_real_61_q0(xmat_M_real_61_q0),
    .b_M_real_62_address0(grp_kernel_mmult_fu_6731_b_M_real_62_address0),
    .b_M_real_62_ce0(grp_kernel_mmult_fu_6731_b_M_real_62_ce0),
    .b_M_real_62_q0(xmat_M_real_62_q0),
    .b_M_real_63_address0(grp_kernel_mmult_fu_6731_b_M_real_63_address0),
    .b_M_real_63_ce0(grp_kernel_mmult_fu_6731_b_M_real_63_ce0),
    .b_M_real_63_q0(xmat_M_real_63_q0),
    .b_M_imag_0_address0(grp_kernel_mmult_fu_6731_b_M_imag_0_address0),
    .b_M_imag_0_ce0(grp_kernel_mmult_fu_6731_b_M_imag_0_ce0),
    .b_M_imag_0_q0(xmat_M_imag_0_q0),
    .b_M_imag_1_address0(grp_kernel_mmult_fu_6731_b_M_imag_1_address0),
    .b_M_imag_1_ce0(grp_kernel_mmult_fu_6731_b_M_imag_1_ce0),
    .b_M_imag_1_q0(xmat_M_imag_1_q0),
    .b_M_imag_2_address0(grp_kernel_mmult_fu_6731_b_M_imag_2_address0),
    .b_M_imag_2_ce0(grp_kernel_mmult_fu_6731_b_M_imag_2_ce0),
    .b_M_imag_2_q0(xmat_M_imag_2_q0),
    .b_M_imag_3_address0(grp_kernel_mmult_fu_6731_b_M_imag_3_address0),
    .b_M_imag_3_ce0(grp_kernel_mmult_fu_6731_b_M_imag_3_ce0),
    .b_M_imag_3_q0(xmat_M_imag_3_q0),
    .b_M_imag_4_address0(grp_kernel_mmult_fu_6731_b_M_imag_4_address0),
    .b_M_imag_4_ce0(grp_kernel_mmult_fu_6731_b_M_imag_4_ce0),
    .b_M_imag_4_q0(xmat_M_imag_4_q0),
    .b_M_imag_5_address0(grp_kernel_mmult_fu_6731_b_M_imag_5_address0),
    .b_M_imag_5_ce0(grp_kernel_mmult_fu_6731_b_M_imag_5_ce0),
    .b_M_imag_5_q0(xmat_M_imag_5_q0),
    .b_M_imag_6_address0(grp_kernel_mmult_fu_6731_b_M_imag_6_address0),
    .b_M_imag_6_ce0(grp_kernel_mmult_fu_6731_b_M_imag_6_ce0),
    .b_M_imag_6_q0(xmat_M_imag_6_q0),
    .b_M_imag_7_address0(grp_kernel_mmult_fu_6731_b_M_imag_7_address0),
    .b_M_imag_7_ce0(grp_kernel_mmult_fu_6731_b_M_imag_7_ce0),
    .b_M_imag_7_q0(xmat_M_imag_7_q0),
    .b_M_imag_8_address0(grp_kernel_mmult_fu_6731_b_M_imag_8_address0),
    .b_M_imag_8_ce0(grp_kernel_mmult_fu_6731_b_M_imag_8_ce0),
    .b_M_imag_8_q0(xmat_M_imag_8_q0),
    .b_M_imag_9_address0(grp_kernel_mmult_fu_6731_b_M_imag_9_address0),
    .b_M_imag_9_ce0(grp_kernel_mmult_fu_6731_b_M_imag_9_ce0),
    .b_M_imag_9_q0(xmat_M_imag_9_q0),
    .b_M_imag_10_address0(grp_kernel_mmult_fu_6731_b_M_imag_10_address0),
    .b_M_imag_10_ce0(grp_kernel_mmult_fu_6731_b_M_imag_10_ce0),
    .b_M_imag_10_q0(xmat_M_imag_10_q0),
    .b_M_imag_11_address0(grp_kernel_mmult_fu_6731_b_M_imag_11_address0),
    .b_M_imag_11_ce0(grp_kernel_mmult_fu_6731_b_M_imag_11_ce0),
    .b_M_imag_11_q0(xmat_M_imag_11_q0),
    .b_M_imag_12_address0(grp_kernel_mmult_fu_6731_b_M_imag_12_address0),
    .b_M_imag_12_ce0(grp_kernel_mmult_fu_6731_b_M_imag_12_ce0),
    .b_M_imag_12_q0(xmat_M_imag_12_q0),
    .b_M_imag_13_address0(grp_kernel_mmult_fu_6731_b_M_imag_13_address0),
    .b_M_imag_13_ce0(grp_kernel_mmult_fu_6731_b_M_imag_13_ce0),
    .b_M_imag_13_q0(xmat_M_imag_13_q0),
    .b_M_imag_14_address0(grp_kernel_mmult_fu_6731_b_M_imag_14_address0),
    .b_M_imag_14_ce0(grp_kernel_mmult_fu_6731_b_M_imag_14_ce0),
    .b_M_imag_14_q0(xmat_M_imag_14_q0),
    .b_M_imag_15_address0(grp_kernel_mmult_fu_6731_b_M_imag_15_address0),
    .b_M_imag_15_ce0(grp_kernel_mmult_fu_6731_b_M_imag_15_ce0),
    .b_M_imag_15_q0(xmat_M_imag_15_q0),
    .b_M_imag_16_address0(grp_kernel_mmult_fu_6731_b_M_imag_16_address0),
    .b_M_imag_16_ce0(grp_kernel_mmult_fu_6731_b_M_imag_16_ce0),
    .b_M_imag_16_q0(xmat_M_imag_16_q0),
    .b_M_imag_17_address0(grp_kernel_mmult_fu_6731_b_M_imag_17_address0),
    .b_M_imag_17_ce0(grp_kernel_mmult_fu_6731_b_M_imag_17_ce0),
    .b_M_imag_17_q0(xmat_M_imag_17_q0),
    .b_M_imag_18_address0(grp_kernel_mmult_fu_6731_b_M_imag_18_address0),
    .b_M_imag_18_ce0(grp_kernel_mmult_fu_6731_b_M_imag_18_ce0),
    .b_M_imag_18_q0(xmat_M_imag_18_q0),
    .b_M_imag_19_address0(grp_kernel_mmult_fu_6731_b_M_imag_19_address0),
    .b_M_imag_19_ce0(grp_kernel_mmult_fu_6731_b_M_imag_19_ce0),
    .b_M_imag_19_q0(xmat_M_imag_19_q0),
    .b_M_imag_20_address0(grp_kernel_mmult_fu_6731_b_M_imag_20_address0),
    .b_M_imag_20_ce0(grp_kernel_mmult_fu_6731_b_M_imag_20_ce0),
    .b_M_imag_20_q0(xmat_M_imag_20_q0),
    .b_M_imag_21_address0(grp_kernel_mmult_fu_6731_b_M_imag_21_address0),
    .b_M_imag_21_ce0(grp_kernel_mmult_fu_6731_b_M_imag_21_ce0),
    .b_M_imag_21_q0(xmat_M_imag_21_q0),
    .b_M_imag_22_address0(grp_kernel_mmult_fu_6731_b_M_imag_22_address0),
    .b_M_imag_22_ce0(grp_kernel_mmult_fu_6731_b_M_imag_22_ce0),
    .b_M_imag_22_q0(xmat_M_imag_22_q0),
    .b_M_imag_23_address0(grp_kernel_mmult_fu_6731_b_M_imag_23_address0),
    .b_M_imag_23_ce0(grp_kernel_mmult_fu_6731_b_M_imag_23_ce0),
    .b_M_imag_23_q0(xmat_M_imag_23_q0),
    .b_M_imag_24_address0(grp_kernel_mmult_fu_6731_b_M_imag_24_address0),
    .b_M_imag_24_ce0(grp_kernel_mmult_fu_6731_b_M_imag_24_ce0),
    .b_M_imag_24_q0(xmat_M_imag_24_q0),
    .b_M_imag_25_address0(grp_kernel_mmult_fu_6731_b_M_imag_25_address0),
    .b_M_imag_25_ce0(grp_kernel_mmult_fu_6731_b_M_imag_25_ce0),
    .b_M_imag_25_q0(xmat_M_imag_25_q0),
    .b_M_imag_26_address0(grp_kernel_mmult_fu_6731_b_M_imag_26_address0),
    .b_M_imag_26_ce0(grp_kernel_mmult_fu_6731_b_M_imag_26_ce0),
    .b_M_imag_26_q0(xmat_M_imag_26_q0),
    .b_M_imag_27_address0(grp_kernel_mmult_fu_6731_b_M_imag_27_address0),
    .b_M_imag_27_ce0(grp_kernel_mmult_fu_6731_b_M_imag_27_ce0),
    .b_M_imag_27_q0(xmat_M_imag_27_q0),
    .b_M_imag_28_address0(grp_kernel_mmult_fu_6731_b_M_imag_28_address0),
    .b_M_imag_28_ce0(grp_kernel_mmult_fu_6731_b_M_imag_28_ce0),
    .b_M_imag_28_q0(xmat_M_imag_28_q0),
    .b_M_imag_29_address0(grp_kernel_mmult_fu_6731_b_M_imag_29_address0),
    .b_M_imag_29_ce0(grp_kernel_mmult_fu_6731_b_M_imag_29_ce0),
    .b_M_imag_29_q0(xmat_M_imag_29_q0),
    .b_M_imag_30_address0(grp_kernel_mmult_fu_6731_b_M_imag_30_address0),
    .b_M_imag_30_ce0(grp_kernel_mmult_fu_6731_b_M_imag_30_ce0),
    .b_M_imag_30_q0(xmat_M_imag_30_q0),
    .b_M_imag_31_address0(grp_kernel_mmult_fu_6731_b_M_imag_31_address0),
    .b_M_imag_31_ce0(grp_kernel_mmult_fu_6731_b_M_imag_31_ce0),
    .b_M_imag_31_q0(xmat_M_imag_31_q0),
    .b_M_imag_32_address0(grp_kernel_mmult_fu_6731_b_M_imag_32_address0),
    .b_M_imag_32_ce0(grp_kernel_mmult_fu_6731_b_M_imag_32_ce0),
    .b_M_imag_32_q0(xmat_M_imag_32_q0),
    .b_M_imag_33_address0(grp_kernel_mmult_fu_6731_b_M_imag_33_address0),
    .b_M_imag_33_ce0(grp_kernel_mmult_fu_6731_b_M_imag_33_ce0),
    .b_M_imag_33_q0(xmat_M_imag_33_q0),
    .b_M_imag_34_address0(grp_kernel_mmult_fu_6731_b_M_imag_34_address0),
    .b_M_imag_34_ce0(grp_kernel_mmult_fu_6731_b_M_imag_34_ce0),
    .b_M_imag_34_q0(xmat_M_imag_34_q0),
    .b_M_imag_35_address0(grp_kernel_mmult_fu_6731_b_M_imag_35_address0),
    .b_M_imag_35_ce0(grp_kernel_mmult_fu_6731_b_M_imag_35_ce0),
    .b_M_imag_35_q0(xmat_M_imag_35_q0),
    .b_M_imag_36_address0(grp_kernel_mmult_fu_6731_b_M_imag_36_address0),
    .b_M_imag_36_ce0(grp_kernel_mmult_fu_6731_b_M_imag_36_ce0),
    .b_M_imag_36_q0(xmat_M_imag_36_q0),
    .b_M_imag_37_address0(grp_kernel_mmult_fu_6731_b_M_imag_37_address0),
    .b_M_imag_37_ce0(grp_kernel_mmult_fu_6731_b_M_imag_37_ce0),
    .b_M_imag_37_q0(xmat_M_imag_37_q0),
    .b_M_imag_38_address0(grp_kernel_mmult_fu_6731_b_M_imag_38_address0),
    .b_M_imag_38_ce0(grp_kernel_mmult_fu_6731_b_M_imag_38_ce0),
    .b_M_imag_38_q0(xmat_M_imag_38_q0),
    .b_M_imag_39_address0(grp_kernel_mmult_fu_6731_b_M_imag_39_address0),
    .b_M_imag_39_ce0(grp_kernel_mmult_fu_6731_b_M_imag_39_ce0),
    .b_M_imag_39_q0(xmat_M_imag_39_q0),
    .b_M_imag_40_address0(grp_kernel_mmult_fu_6731_b_M_imag_40_address0),
    .b_M_imag_40_ce0(grp_kernel_mmult_fu_6731_b_M_imag_40_ce0),
    .b_M_imag_40_q0(xmat_M_imag_40_q0),
    .b_M_imag_41_address0(grp_kernel_mmult_fu_6731_b_M_imag_41_address0),
    .b_M_imag_41_ce0(grp_kernel_mmult_fu_6731_b_M_imag_41_ce0),
    .b_M_imag_41_q0(xmat_M_imag_41_q0),
    .b_M_imag_42_address0(grp_kernel_mmult_fu_6731_b_M_imag_42_address0),
    .b_M_imag_42_ce0(grp_kernel_mmult_fu_6731_b_M_imag_42_ce0),
    .b_M_imag_42_q0(xmat_M_imag_42_q0),
    .b_M_imag_43_address0(grp_kernel_mmult_fu_6731_b_M_imag_43_address0),
    .b_M_imag_43_ce0(grp_kernel_mmult_fu_6731_b_M_imag_43_ce0),
    .b_M_imag_43_q0(xmat_M_imag_43_q0),
    .b_M_imag_44_address0(grp_kernel_mmult_fu_6731_b_M_imag_44_address0),
    .b_M_imag_44_ce0(grp_kernel_mmult_fu_6731_b_M_imag_44_ce0),
    .b_M_imag_44_q0(xmat_M_imag_44_q0),
    .b_M_imag_45_address0(grp_kernel_mmult_fu_6731_b_M_imag_45_address0),
    .b_M_imag_45_ce0(grp_kernel_mmult_fu_6731_b_M_imag_45_ce0),
    .b_M_imag_45_q0(xmat_M_imag_45_q0),
    .b_M_imag_46_address0(grp_kernel_mmult_fu_6731_b_M_imag_46_address0),
    .b_M_imag_46_ce0(grp_kernel_mmult_fu_6731_b_M_imag_46_ce0),
    .b_M_imag_46_q0(xmat_M_imag_46_q0),
    .b_M_imag_47_address0(grp_kernel_mmult_fu_6731_b_M_imag_47_address0),
    .b_M_imag_47_ce0(grp_kernel_mmult_fu_6731_b_M_imag_47_ce0),
    .b_M_imag_47_q0(xmat_M_imag_47_q0),
    .b_M_imag_48_address0(grp_kernel_mmult_fu_6731_b_M_imag_48_address0),
    .b_M_imag_48_ce0(grp_kernel_mmult_fu_6731_b_M_imag_48_ce0),
    .b_M_imag_48_q0(xmat_M_imag_48_q0),
    .b_M_imag_49_address0(grp_kernel_mmult_fu_6731_b_M_imag_49_address0),
    .b_M_imag_49_ce0(grp_kernel_mmult_fu_6731_b_M_imag_49_ce0),
    .b_M_imag_49_q0(xmat_M_imag_49_q0),
    .b_M_imag_50_address0(grp_kernel_mmult_fu_6731_b_M_imag_50_address0),
    .b_M_imag_50_ce0(grp_kernel_mmult_fu_6731_b_M_imag_50_ce0),
    .b_M_imag_50_q0(xmat_M_imag_50_q0),
    .b_M_imag_51_address0(grp_kernel_mmult_fu_6731_b_M_imag_51_address0),
    .b_M_imag_51_ce0(grp_kernel_mmult_fu_6731_b_M_imag_51_ce0),
    .b_M_imag_51_q0(xmat_M_imag_51_q0),
    .b_M_imag_52_address0(grp_kernel_mmult_fu_6731_b_M_imag_52_address0),
    .b_M_imag_52_ce0(grp_kernel_mmult_fu_6731_b_M_imag_52_ce0),
    .b_M_imag_52_q0(xmat_M_imag_52_q0),
    .b_M_imag_53_address0(grp_kernel_mmult_fu_6731_b_M_imag_53_address0),
    .b_M_imag_53_ce0(grp_kernel_mmult_fu_6731_b_M_imag_53_ce0),
    .b_M_imag_53_q0(xmat_M_imag_53_q0),
    .b_M_imag_54_address0(grp_kernel_mmult_fu_6731_b_M_imag_54_address0),
    .b_M_imag_54_ce0(grp_kernel_mmult_fu_6731_b_M_imag_54_ce0),
    .b_M_imag_54_q0(xmat_M_imag_54_q0),
    .b_M_imag_55_address0(grp_kernel_mmult_fu_6731_b_M_imag_55_address0),
    .b_M_imag_55_ce0(grp_kernel_mmult_fu_6731_b_M_imag_55_ce0),
    .b_M_imag_55_q0(xmat_M_imag_55_q0),
    .b_M_imag_56_address0(grp_kernel_mmult_fu_6731_b_M_imag_56_address0),
    .b_M_imag_56_ce0(grp_kernel_mmult_fu_6731_b_M_imag_56_ce0),
    .b_M_imag_56_q0(xmat_M_imag_56_q0),
    .b_M_imag_57_address0(grp_kernel_mmult_fu_6731_b_M_imag_57_address0),
    .b_M_imag_57_ce0(grp_kernel_mmult_fu_6731_b_M_imag_57_ce0),
    .b_M_imag_57_q0(xmat_M_imag_57_q0),
    .b_M_imag_58_address0(grp_kernel_mmult_fu_6731_b_M_imag_58_address0),
    .b_M_imag_58_ce0(grp_kernel_mmult_fu_6731_b_M_imag_58_ce0),
    .b_M_imag_58_q0(xmat_M_imag_58_q0),
    .b_M_imag_59_address0(grp_kernel_mmult_fu_6731_b_M_imag_59_address0),
    .b_M_imag_59_ce0(grp_kernel_mmult_fu_6731_b_M_imag_59_ce0),
    .b_M_imag_59_q0(xmat_M_imag_59_q0),
    .b_M_imag_60_address0(grp_kernel_mmult_fu_6731_b_M_imag_60_address0),
    .b_M_imag_60_ce0(grp_kernel_mmult_fu_6731_b_M_imag_60_ce0),
    .b_M_imag_60_q0(xmat_M_imag_60_q0),
    .b_M_imag_61_address0(grp_kernel_mmult_fu_6731_b_M_imag_61_address0),
    .b_M_imag_61_ce0(grp_kernel_mmult_fu_6731_b_M_imag_61_ce0),
    .b_M_imag_61_q0(xmat_M_imag_61_q0),
    .b_M_imag_62_address0(grp_kernel_mmult_fu_6731_b_M_imag_62_address0),
    .b_M_imag_62_ce0(grp_kernel_mmult_fu_6731_b_M_imag_62_ce0),
    .b_M_imag_62_q0(xmat_M_imag_62_q0),
    .b_M_imag_63_address0(grp_kernel_mmult_fu_6731_b_M_imag_63_address0),
    .b_M_imag_63_ce0(grp_kernel_mmult_fu_6731_b_M_imag_63_ce0),
    .b_M_imag_63_q0(xmat_M_imag_63_q0),
    .out_M_real_0_0_read(out_vector_M_real_0),
    .out_M_real_0_1_read(out_vector_M_real_0_1),
    .out_M_real_1_0_read(out_vector_M_real_1),
    .out_M_real_1_1_read(out_vector_M_real_1_1),
    .out_M_real_2_0_read(out_vector_M_real_2),
    .out_M_real_2_1_read(out_vector_M_real_2_1),
    .out_M_real_3_0_read(out_vector_M_real_3),
    .out_M_real_3_1_read(out_vector_M_real_3_1),
    .out_M_real_4_0_read(out_vector_M_real_4),
    .out_M_real_4_1_read(out_vector_M_real_4_1),
    .out_M_real_5_0_read(out_vector_M_real_5),
    .out_M_real_5_1_read(out_vector_M_real_5_1),
    .out_M_real_6_0_read(out_vector_M_real_6),
    .out_M_real_6_1_read(out_vector_M_real_6_1),
    .out_M_real_7_0_read(out_vector_M_real_7),
    .out_M_real_7_1_read(out_vector_M_real_7_1),
    .out_M_imag_0_0_read(out_vector_M_imag_0),
    .out_M_imag_0_1_read(out_vector_M_imag_0_1),
    .out_M_imag_1_0_read(out_vector_M_imag_1),
    .out_M_imag_1_1_read(out_vector_M_imag_1_1),
    .out_M_imag_2_0_read(out_vector_M_imag_2),
    .out_M_imag_2_1_read(out_vector_M_imag_2_1),
    .out_M_imag_3_0_read(out_vector_M_imag_3),
    .out_M_imag_3_1_read(out_vector_M_imag_3_1),
    .out_M_imag_4_0_read(out_vector_M_imag_4),
    .out_M_imag_4_1_read(out_vector_M_imag_4_1),
    .out_M_imag_5_0_read(out_vector_M_imag_5),
    .out_M_imag_5_1_read(out_vector_M_imag_5_1),
    .out_M_imag_6_0_read(out_vector_M_imag_6),
    .out_M_imag_6_1_read(out_vector_M_imag_6_1),
    .out_M_imag_7_0_read(out_vector_M_imag_7),
    .out_M_imag_7_1_read(out_vector_M_imag_7_1),
    .ap_return_0(grp_kernel_mmult_fu_6731_ap_return_0),
    .ap_return_1(grp_kernel_mmult_fu_6731_ap_return_1),
    .ap_return_2(grp_kernel_mmult_fu_6731_ap_return_2),
    .ap_return_3(grp_kernel_mmult_fu_6731_ap_return_3),
    .ap_return_4(grp_kernel_mmult_fu_6731_ap_return_4),
    .ap_return_5(grp_kernel_mmult_fu_6731_ap_return_5),
    .ap_return_6(grp_kernel_mmult_fu_6731_ap_return_6),
    .ap_return_7(grp_kernel_mmult_fu_6731_ap_return_7),
    .ap_return_8(grp_kernel_mmult_fu_6731_ap_return_8),
    .ap_return_9(grp_kernel_mmult_fu_6731_ap_return_9),
    .ap_return_10(grp_kernel_mmult_fu_6731_ap_return_10),
    .ap_return_11(grp_kernel_mmult_fu_6731_ap_return_11),
    .ap_return_12(grp_kernel_mmult_fu_6731_ap_return_12),
    .ap_return_13(grp_kernel_mmult_fu_6731_ap_return_13),
    .ap_return_14(grp_kernel_mmult_fu_6731_ap_return_14),
    .ap_return_15(grp_kernel_mmult_fu_6731_ap_return_15),
    .ap_return_16(grp_kernel_mmult_fu_6731_ap_return_16),
    .ap_return_17(grp_kernel_mmult_fu_6731_ap_return_17),
    .ap_return_18(grp_kernel_mmult_fu_6731_ap_return_18),
    .ap_return_19(grp_kernel_mmult_fu_6731_ap_return_19),
    .ap_return_20(grp_kernel_mmult_fu_6731_ap_return_20),
    .ap_return_21(grp_kernel_mmult_fu_6731_ap_return_21),
    .ap_return_22(grp_kernel_mmult_fu_6731_ap_return_22),
    .ap_return_23(grp_kernel_mmult_fu_6731_ap_return_23),
    .ap_return_24(grp_kernel_mmult_fu_6731_ap_return_24),
    .ap_return_25(grp_kernel_mmult_fu_6731_ap_return_25),
    .ap_return_26(grp_kernel_mmult_fu_6731_ap_return_26),
    .ap_return_27(grp_kernel_mmult_fu_6731_ap_return_27),
    .ap_return_28(grp_kernel_mmult_fu_6731_ap_return_28),
    .ap_return_29(grp_kernel_mmult_fu_6731_ap_return_29),
    .ap_return_30(grp_kernel_mmult_fu_6731_ap_return_30),
    .ap_return_31(grp_kernel_mmult_fu_6731_ap_return_31)
);

matchedfilteringpemP #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
matchedfilteringpemP_U298(
    .din0(out_vector_M_imag_0_4_reg_9234),
    .din1(out_vector_M_imag_0_5_reg_9239),
    .din2(out_vector_M_imag_1_4_reg_9244),
    .din3(out_vector_M_imag_1_5_reg_9249),
    .din4(out_vector_M_imag_2_4_reg_9254),
    .din5(out_vector_M_imag_2_5_reg_9259),
    .din6(out_vector_M_imag_3_4_reg_9264),
    .din7(out_vector_M_imag_3_5_reg_9269),
    .din8(out_vector_M_imag_4_4_reg_9274),
    .din9(out_vector_M_imag_4_5_reg_9279),
    .din10(out_vector_M_imag_5_4_reg_9284),
    .din11(out_vector_M_imag_5_5_reg_9289),
    .din12(out_vector_M_imag_6_4_reg_9294),
    .din13(out_vector_M_imag_6_5_reg_9299),
    .din14(out_vector_M_imag_7_4_reg_9304),
    .din15(out_vector_M_imag_7_5_reg_9309),
    .din16(zext_ln147_fu_8764_p1),
    .dout(tmp_s_fu_8768_p18)
);

matchedfilteringpemP #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
matchedfilteringpemP_U299(
    .din0(out_vector_M_real_0_4_reg_9154),
    .din1(out_vector_M_real_0_5_reg_9159),
    .din2(out_vector_M_real_1_4_reg_9164),
    .din3(out_vector_M_real_1_5_reg_9169),
    .din4(out_vector_M_real_2_4_reg_9174),
    .din5(out_vector_M_real_2_5_reg_9179),
    .din6(out_vector_M_real_3_4_reg_9184),
    .din7(out_vector_M_real_3_5_reg_9189),
    .din8(out_vector_M_real_4_4_reg_9194),
    .din9(out_vector_M_real_4_5_reg_9199),
    .din10(out_vector_M_real_5_4_reg_9204),
    .din11(out_vector_M_real_5_5_reg_9209),
    .din12(out_vector_M_real_6_4_reg_9214),
    .din13(out_vector_M_real_6_5_reg_9219),
    .din14(out_vector_M_real_7_4_reg_9224),
    .din15(out_vector_M_real_7_5_reg_9229),
    .din16(zext_ln147_fu_8764_p1),
    .dout(tmp_10_fu_8794_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_mmult_fu_6731_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_kernel_mmult_fu_6731_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_mmult_fu_6731_ap_ready == 1'b1)) begin
            grp_kernel_mmult_fu_6731_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i12_0_reg_6665 <= 13'd0;
    end else if ((~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        i12_0_reg_6665 <= select_ln126_1_fu_7856_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i15_0_reg_6698 <= 13'd0;
    end else if ((~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        i15_0_reg_6698 <= select_ln136_1_fu_8074_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_fu_8745_p2 == 1'd0) & (1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15))) begin
        i18_0_reg_6720 <= i_4_fu_8751_p2;
    end else if (((grp_kernel_mmult_fu_6731_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        i18_0_reg_6720 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i9_0_reg_6632 <= 5'd0;
    end else if ((~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i9_0_reg_6632 <= select_ln113_1_fu_7638_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_1_fu_7382_p2 == 1'd1) & (icmp_ln88_fu_7376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        i_0_reg_6599 <= 5'd0;
    end else if ((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_0_reg_6599 <= select_ln103_1_fu_7420_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_flatten11_reg_6621 <= 17'd0;
    end else if ((~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten11_reg_6621 <= add_ln108_fu_7612_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten23_reg_6654 <= 17'd0;
    end else if ((~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        indvar_flatten23_reg_6654 <= add_ln121_fu_7830_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten35_reg_6687 <= 17'd0;
    end else if ((~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        indvar_flatten35_reg_6687 <= add_ln131_fu_8048_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_1_fu_7382_p2 == 1'd1) & (icmp_ln88_fu_7376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        indvar_flatten_reg_6588 <= 17'd0;
    end else if ((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten_reg_6588 <= add_ln98_fu_7394_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j10_0_reg_6643 <= 13'd0;
    end else if ((~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        j10_0_reg_6643 <= j_1_fu_7818_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        j13_0_reg_6676 <= 5'd0;
    end else if ((~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        j13_0_reg_6676 <= j_2_fu_8036_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        j16_0_reg_6709 <= 5'd0;
    end else if ((~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        j16_0_reg_6709 <= j_3_fu_8254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_1_fu_7382_p2 == 1'd1) & (icmp_ln88_fu_7376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        j_0_reg_6610 <= 13'd0;
    end else if ((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        j_0_reg_6610 <= j_fu_7600_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln85_fu_7199_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln85_1_reg_6554 <= add_ln85_1_fu_7037_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        phi_ln85_1_reg_6554 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln85_1_fu_7205_p2 == 1'd0) & (icmp_ln85_fu_7199_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln85_reg_6542 <= add_ln85_reg_8853;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln85_reg_6542 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_fu_7376_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_ln88_1_reg_6577 <= add_ln88_1_fu_7231_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_ln88_1_reg_6577 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln85_1_fu_7205_p2 == 1'd1) & (icmp_ln85_fu_7199_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln88_reg_6565 <= 12'd0;
    end else if (((icmp_ln88_1_fu_7382_p2 == 1'd0) & (icmp_ln88_fu_7376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        phi_ln88_reg_6565 <= add_ln88_reg_8872;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln85_reg_8853 <= add_ln85_fu_7031_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln88_reg_8872 <= add_ln88_fu_7211_p2;
        tmp_2_reg_8881 <= {{phi_ln88_reg_6565[11:6]}};
        trunc_ln1027_1_reg_8877 <= trunc_ln1027_1_fu_7217_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        icmp_ln155_reg_9149 <= icmp_ln155_fu_8420_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_kernel_mmult_fu_6731_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        out_vector_M_imag_0 <= grp_kernel_mmult_fu_6731_ap_return_16;
        out_vector_M_imag_0_1 <= grp_kernel_mmult_fu_6731_ap_return_17;
        out_vector_M_imag_0_4_reg_9234 <= grp_kernel_mmult_fu_6731_ap_return_16;
        out_vector_M_imag_0_5_reg_9239 <= grp_kernel_mmult_fu_6731_ap_return_17;
        out_vector_M_imag_1 <= grp_kernel_mmult_fu_6731_ap_return_18;
        out_vector_M_imag_1_1 <= grp_kernel_mmult_fu_6731_ap_return_19;
        out_vector_M_imag_1_4_reg_9244 <= grp_kernel_mmult_fu_6731_ap_return_18;
        out_vector_M_imag_1_5_reg_9249 <= grp_kernel_mmult_fu_6731_ap_return_19;
        out_vector_M_imag_2 <= grp_kernel_mmult_fu_6731_ap_return_20;
        out_vector_M_imag_2_1 <= grp_kernel_mmult_fu_6731_ap_return_21;
        out_vector_M_imag_2_4_reg_9254 <= grp_kernel_mmult_fu_6731_ap_return_20;
        out_vector_M_imag_2_5_reg_9259 <= grp_kernel_mmult_fu_6731_ap_return_21;
        out_vector_M_imag_3 <= grp_kernel_mmult_fu_6731_ap_return_22;
        out_vector_M_imag_3_1 <= grp_kernel_mmult_fu_6731_ap_return_23;
        out_vector_M_imag_3_4_reg_9264 <= grp_kernel_mmult_fu_6731_ap_return_22;
        out_vector_M_imag_3_5_reg_9269 <= grp_kernel_mmult_fu_6731_ap_return_23;
        out_vector_M_imag_4 <= grp_kernel_mmult_fu_6731_ap_return_24;
        out_vector_M_imag_4_1 <= grp_kernel_mmult_fu_6731_ap_return_25;
        out_vector_M_imag_4_4_reg_9274 <= grp_kernel_mmult_fu_6731_ap_return_24;
        out_vector_M_imag_4_5_reg_9279 <= grp_kernel_mmult_fu_6731_ap_return_25;
        out_vector_M_imag_5 <= grp_kernel_mmult_fu_6731_ap_return_26;
        out_vector_M_imag_5_1 <= grp_kernel_mmult_fu_6731_ap_return_27;
        out_vector_M_imag_5_4_reg_9284 <= grp_kernel_mmult_fu_6731_ap_return_26;
        out_vector_M_imag_5_5_reg_9289 <= grp_kernel_mmult_fu_6731_ap_return_27;
        out_vector_M_imag_6 <= grp_kernel_mmult_fu_6731_ap_return_28;
        out_vector_M_imag_6_1 <= grp_kernel_mmult_fu_6731_ap_return_29;
        out_vector_M_imag_6_4_reg_9294 <= grp_kernel_mmult_fu_6731_ap_return_28;
        out_vector_M_imag_6_5_reg_9299 <= grp_kernel_mmult_fu_6731_ap_return_29;
        out_vector_M_imag_7 <= grp_kernel_mmult_fu_6731_ap_return_30;
        out_vector_M_imag_7_1 <= grp_kernel_mmult_fu_6731_ap_return_31;
        out_vector_M_imag_7_4_reg_9304 <= grp_kernel_mmult_fu_6731_ap_return_30;
        out_vector_M_imag_7_5_reg_9309 <= grp_kernel_mmult_fu_6731_ap_return_31;
        out_vector_M_real_0 <= grp_kernel_mmult_fu_6731_ap_return_0;
        out_vector_M_real_0_1 <= grp_kernel_mmult_fu_6731_ap_return_1;
        out_vector_M_real_0_4_reg_9154 <= grp_kernel_mmult_fu_6731_ap_return_0;
        out_vector_M_real_0_5_reg_9159 <= grp_kernel_mmult_fu_6731_ap_return_1;
        out_vector_M_real_1 <= grp_kernel_mmult_fu_6731_ap_return_2;
        out_vector_M_real_1_1 <= grp_kernel_mmult_fu_6731_ap_return_3;
        out_vector_M_real_1_4_reg_9164 <= grp_kernel_mmult_fu_6731_ap_return_2;
        out_vector_M_real_1_5_reg_9169 <= grp_kernel_mmult_fu_6731_ap_return_3;
        out_vector_M_real_2 <= grp_kernel_mmult_fu_6731_ap_return_4;
        out_vector_M_real_2_1 <= grp_kernel_mmult_fu_6731_ap_return_5;
        out_vector_M_real_2_4_reg_9174 <= grp_kernel_mmult_fu_6731_ap_return_4;
        out_vector_M_real_2_5_reg_9179 <= grp_kernel_mmult_fu_6731_ap_return_5;
        out_vector_M_real_3 <= grp_kernel_mmult_fu_6731_ap_return_6;
        out_vector_M_real_3_1 <= grp_kernel_mmult_fu_6731_ap_return_7;
        out_vector_M_real_3_4_reg_9184 <= grp_kernel_mmult_fu_6731_ap_return_6;
        out_vector_M_real_3_5_reg_9189 <= grp_kernel_mmult_fu_6731_ap_return_7;
        out_vector_M_real_4 <= grp_kernel_mmult_fu_6731_ap_return_8;
        out_vector_M_real_4_1 <= grp_kernel_mmult_fu_6731_ap_return_9;
        out_vector_M_real_4_4_reg_9194 <= grp_kernel_mmult_fu_6731_ap_return_8;
        out_vector_M_real_4_5_reg_9199 <= grp_kernel_mmult_fu_6731_ap_return_9;
        out_vector_M_real_5 <= grp_kernel_mmult_fu_6731_ap_return_10;
        out_vector_M_real_5_1 <= grp_kernel_mmult_fu_6731_ap_return_11;
        out_vector_M_real_5_4_reg_9204 <= grp_kernel_mmult_fu_6731_ap_return_10;
        out_vector_M_real_5_5_reg_9209 <= grp_kernel_mmult_fu_6731_ap_return_11;
        out_vector_M_real_6 <= grp_kernel_mmult_fu_6731_ap_return_12;
        out_vector_M_real_6_1 <= grp_kernel_mmult_fu_6731_ap_return_13;
        out_vector_M_real_6_4_reg_9214 <= grp_kernel_mmult_fu_6731_ap_return_12;
        out_vector_M_real_6_5_reg_9219 <= grp_kernel_mmult_fu_6731_ap_return_13;
        out_vector_M_real_7 <= grp_kernel_mmult_fu_6731_ap_return_14;
        out_vector_M_real_7_1 <= grp_kernel_mmult_fu_6731_ap_return_15;
        out_vector_M_real_7_4_reg_9224 <= grp_kernel_mmult_fu_6731_ap_return_14;
        out_vector_M_real_7_5_reg_9229 <= grp_kernel_mmult_fu_6731_ap_return_15;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_fu_8745_p2 == 1'd0) & (1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15))) begin
        tmp_last_V_fu_1370 <= tmp_last_V_1_fu_8835_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        transaction_number_r_reg_8848 <= transaction_number;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (icmp_ln145_fu_8745_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (icmp_ln145_fu_8745_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln145_fu_8745_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln145_fu_8745_p2 == 1'd0) & (1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_0_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_0_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_0_address0 = grp_kernel_mmult_fu_6731_a_M_imag_address0;
    end else begin
        rxmat_M_imag_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_0_ce0 = grp_kernel_mmult_fu_6731_a_M_imag_ce0;
    end else begin
        rxmat_M_imag_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_0_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_0_d0 = 32'd0;
    end else begin
        rxmat_M_imag_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd0) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_0_we0 = 1'b1;
    end else begin
        rxmat_M_imag_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_10_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_10_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_10_address0 = grp_kernel_mmult_fu_6731_a_M_imag73_address0;
    end else begin
        rxmat_M_imag_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_10_ce0 = grp_kernel_mmult_fu_6731_a_M_imag73_ce0;
    end else begin
        rxmat_M_imag_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_10_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_10_d0 = 32'd0;
    end else begin
        rxmat_M_imag_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd10) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd10) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_10_we0 = 1'b1;
    end else begin
        rxmat_M_imag_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_11_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_11_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_11_address0 = grp_kernel_mmult_fu_6731_a_M_imag74_address0;
    end else begin
        rxmat_M_imag_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_11_ce0 = grp_kernel_mmult_fu_6731_a_M_imag74_ce0;
    end else begin
        rxmat_M_imag_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_11_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_11_d0 = 32'd0;
    end else begin
        rxmat_M_imag_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd11) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd11) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_11_we0 = 1'b1;
    end else begin
        rxmat_M_imag_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_12_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_12_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_12_address0 = grp_kernel_mmult_fu_6731_a_M_imag75_address0;
    end else begin
        rxmat_M_imag_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_12_ce0 = grp_kernel_mmult_fu_6731_a_M_imag75_ce0;
    end else begin
        rxmat_M_imag_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_12_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_12_d0 = 32'd0;
    end else begin
        rxmat_M_imag_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd12) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd12) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_12_we0 = 1'b1;
    end else begin
        rxmat_M_imag_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_13_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_13_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_13_address0 = grp_kernel_mmult_fu_6731_a_M_imag76_address0;
    end else begin
        rxmat_M_imag_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_13_ce0 = grp_kernel_mmult_fu_6731_a_M_imag76_ce0;
    end else begin
        rxmat_M_imag_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_13_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_13_d0 = 32'd0;
    end else begin
        rxmat_M_imag_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd13) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd13) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_13_we0 = 1'b1;
    end else begin
        rxmat_M_imag_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_14_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_14_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_14_address0 = grp_kernel_mmult_fu_6731_a_M_imag77_address0;
    end else begin
        rxmat_M_imag_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_14_ce0 = grp_kernel_mmult_fu_6731_a_M_imag77_ce0;
    end else begin
        rxmat_M_imag_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_14_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_14_d0 = 32'd0;
    end else begin
        rxmat_M_imag_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd14) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd14) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_14_we0 = 1'b1;
    end else begin
        rxmat_M_imag_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_15_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_15_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_15_address0 = grp_kernel_mmult_fu_6731_a_M_imag78_address0;
    end else begin
        rxmat_M_imag_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_15_ce0 = grp_kernel_mmult_fu_6731_a_M_imag78_ce0;
    end else begin
        rxmat_M_imag_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_15_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_15_d0 = 32'd0;
    end else begin
        rxmat_M_imag_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd15) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd15) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_15_we0 = 1'b1;
    end else begin
        rxmat_M_imag_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_16_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_16_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_16_address0 = grp_kernel_mmult_fu_6731_a_M_imag79_address0;
    end else begin
        rxmat_M_imag_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_16_ce0 = grp_kernel_mmult_fu_6731_a_M_imag79_ce0;
    end else begin
        rxmat_M_imag_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_16_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_16_d0 = 32'd0;
    end else begin
        rxmat_M_imag_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd16) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd16) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_16_we0 = 1'b1;
    end else begin
        rxmat_M_imag_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_17_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_17_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_17_address0 = grp_kernel_mmult_fu_6731_a_M_imag80_address0;
    end else begin
        rxmat_M_imag_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_17_ce0 = grp_kernel_mmult_fu_6731_a_M_imag80_ce0;
    end else begin
        rxmat_M_imag_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_17_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_17_d0 = 32'd0;
    end else begin
        rxmat_M_imag_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd17) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd17) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_17_we0 = 1'b1;
    end else begin
        rxmat_M_imag_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_18_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_18_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_18_address0 = grp_kernel_mmult_fu_6731_a_M_imag81_address0;
    end else begin
        rxmat_M_imag_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_18_ce0 = grp_kernel_mmult_fu_6731_a_M_imag81_ce0;
    end else begin
        rxmat_M_imag_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_18_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_18_d0 = 32'd0;
    end else begin
        rxmat_M_imag_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd18) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd18) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_18_we0 = 1'b1;
    end else begin
        rxmat_M_imag_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_19_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_19_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_19_address0 = grp_kernel_mmult_fu_6731_a_M_imag82_address0;
    end else begin
        rxmat_M_imag_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_19_ce0 = grp_kernel_mmult_fu_6731_a_M_imag82_ce0;
    end else begin
        rxmat_M_imag_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_19_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_19_d0 = 32'd0;
    end else begin
        rxmat_M_imag_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd19) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd19) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_19_we0 = 1'b1;
    end else begin
        rxmat_M_imag_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_1_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_1_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_1_address0 = grp_kernel_mmult_fu_6731_a_M_imag64_address0;
    end else begin
        rxmat_M_imag_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_1_ce0 = grp_kernel_mmult_fu_6731_a_M_imag64_ce0;
    end else begin
        rxmat_M_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_1_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_1_d0 = 32'd0;
    end else begin
        rxmat_M_imag_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd1) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_1_we0 = 1'b1;
    end else begin
        rxmat_M_imag_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_20_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_20_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_20_address0 = grp_kernel_mmult_fu_6731_a_M_imag83_address0;
    end else begin
        rxmat_M_imag_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_20_ce0 = grp_kernel_mmult_fu_6731_a_M_imag83_ce0;
    end else begin
        rxmat_M_imag_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_20_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_20_d0 = 32'd0;
    end else begin
        rxmat_M_imag_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd20) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd20) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_20_we0 = 1'b1;
    end else begin
        rxmat_M_imag_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_21_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_21_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_21_address0 = grp_kernel_mmult_fu_6731_a_M_imag84_address0;
    end else begin
        rxmat_M_imag_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_21_ce0 = grp_kernel_mmult_fu_6731_a_M_imag84_ce0;
    end else begin
        rxmat_M_imag_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_21_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_21_d0 = 32'd0;
    end else begin
        rxmat_M_imag_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd21) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd21) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_21_we0 = 1'b1;
    end else begin
        rxmat_M_imag_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_22_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_22_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_22_address0 = grp_kernel_mmult_fu_6731_a_M_imag85_address0;
    end else begin
        rxmat_M_imag_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_22_ce0 = grp_kernel_mmult_fu_6731_a_M_imag85_ce0;
    end else begin
        rxmat_M_imag_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_22_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_22_d0 = 32'd0;
    end else begin
        rxmat_M_imag_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd22) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd22) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_22_we0 = 1'b1;
    end else begin
        rxmat_M_imag_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_23_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_23_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_23_address0 = grp_kernel_mmult_fu_6731_a_M_imag86_address0;
    end else begin
        rxmat_M_imag_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_23_ce0 = grp_kernel_mmult_fu_6731_a_M_imag86_ce0;
    end else begin
        rxmat_M_imag_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_23_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_23_d0 = 32'd0;
    end else begin
        rxmat_M_imag_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd23) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd23) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_23_we0 = 1'b1;
    end else begin
        rxmat_M_imag_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_24_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_24_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_24_address0 = grp_kernel_mmult_fu_6731_a_M_imag87_address0;
    end else begin
        rxmat_M_imag_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_24_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_24_ce0 = grp_kernel_mmult_fu_6731_a_M_imag87_ce0;
    end else begin
        rxmat_M_imag_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_24_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_24_d0 = 32'd0;
    end else begin
        rxmat_M_imag_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd24) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd24) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_24_we0 = 1'b1;
    end else begin
        rxmat_M_imag_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_25_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_25_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_25_address0 = grp_kernel_mmult_fu_6731_a_M_imag88_address0;
    end else begin
        rxmat_M_imag_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_25_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_25_ce0 = grp_kernel_mmult_fu_6731_a_M_imag88_ce0;
    end else begin
        rxmat_M_imag_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_25_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_25_d0 = 32'd0;
    end else begin
        rxmat_M_imag_25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd25) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd25) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_25_we0 = 1'b1;
    end else begin
        rxmat_M_imag_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_26_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_26_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_26_address0 = grp_kernel_mmult_fu_6731_a_M_imag89_address0;
    end else begin
        rxmat_M_imag_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_26_ce0 = grp_kernel_mmult_fu_6731_a_M_imag89_ce0;
    end else begin
        rxmat_M_imag_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_26_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_26_d0 = 32'd0;
    end else begin
        rxmat_M_imag_26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd26) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd26) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_26_we0 = 1'b1;
    end else begin
        rxmat_M_imag_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_27_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_27_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_27_address0 = grp_kernel_mmult_fu_6731_a_M_imag90_address0;
    end else begin
        rxmat_M_imag_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_27_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_27_ce0 = grp_kernel_mmult_fu_6731_a_M_imag90_ce0;
    end else begin
        rxmat_M_imag_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_27_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_27_d0 = 32'd0;
    end else begin
        rxmat_M_imag_27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd27) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd27) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_27_we0 = 1'b1;
    end else begin
        rxmat_M_imag_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_28_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_28_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_28_address0 = grp_kernel_mmult_fu_6731_a_M_imag91_address0;
    end else begin
        rxmat_M_imag_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_28_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_28_ce0 = grp_kernel_mmult_fu_6731_a_M_imag91_ce0;
    end else begin
        rxmat_M_imag_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_28_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_28_d0 = 32'd0;
    end else begin
        rxmat_M_imag_28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd28) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd28) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_28_we0 = 1'b1;
    end else begin
        rxmat_M_imag_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_29_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_29_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_29_address0 = grp_kernel_mmult_fu_6731_a_M_imag92_address0;
    end else begin
        rxmat_M_imag_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_29_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_29_ce0 = grp_kernel_mmult_fu_6731_a_M_imag92_ce0;
    end else begin
        rxmat_M_imag_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_29_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_29_d0 = 32'd0;
    end else begin
        rxmat_M_imag_29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd29) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd29) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_29_we0 = 1'b1;
    end else begin
        rxmat_M_imag_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_2_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_2_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_2_address0 = grp_kernel_mmult_fu_6731_a_M_imag65_address0;
    end else begin
        rxmat_M_imag_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_2_ce0 = grp_kernel_mmult_fu_6731_a_M_imag65_ce0;
    end else begin
        rxmat_M_imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_2_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_2_d0 = 32'd0;
    end else begin
        rxmat_M_imag_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd2) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd2) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_2_we0 = 1'b1;
    end else begin
        rxmat_M_imag_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_30_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_30_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_30_address0 = grp_kernel_mmult_fu_6731_a_M_imag93_address0;
    end else begin
        rxmat_M_imag_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_30_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_30_ce0 = grp_kernel_mmult_fu_6731_a_M_imag93_ce0;
    end else begin
        rxmat_M_imag_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_30_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_30_d0 = 32'd0;
    end else begin
        rxmat_M_imag_30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd30) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd30) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_30_we0 = 1'b1;
    end else begin
        rxmat_M_imag_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_31_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_31_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_31_address0 = grp_kernel_mmult_fu_6731_a_M_imag94_address0;
    end else begin
        rxmat_M_imag_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_31_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_31_ce0 = grp_kernel_mmult_fu_6731_a_M_imag94_ce0;
    end else begin
        rxmat_M_imag_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_31_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_31_d0 = 32'd0;
    end else begin
        rxmat_M_imag_31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd31) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd31) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_31_we0 = 1'b1;
    end else begin
        rxmat_M_imag_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_32_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_32_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_32_address0 = grp_kernel_mmult_fu_6731_a_M_imag95_address0;
    end else begin
        rxmat_M_imag_32_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_32_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_32_ce0 = grp_kernel_mmult_fu_6731_a_M_imag95_ce0;
    end else begin
        rxmat_M_imag_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_32_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_32_d0 = 32'd0;
    end else begin
        rxmat_M_imag_32_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd32) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd32) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_32_we0 = 1'b1;
    end else begin
        rxmat_M_imag_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_33_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_33_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_33_address0 = grp_kernel_mmult_fu_6731_a_M_imag96_address0;
    end else begin
        rxmat_M_imag_33_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_33_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_33_ce0 = grp_kernel_mmult_fu_6731_a_M_imag96_ce0;
    end else begin
        rxmat_M_imag_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_33_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_33_d0 = 32'd0;
    end else begin
        rxmat_M_imag_33_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd33) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd33) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_33_we0 = 1'b1;
    end else begin
        rxmat_M_imag_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_34_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_34_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_34_address0 = grp_kernel_mmult_fu_6731_a_M_imag97_address0;
    end else begin
        rxmat_M_imag_34_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_34_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_34_ce0 = grp_kernel_mmult_fu_6731_a_M_imag97_ce0;
    end else begin
        rxmat_M_imag_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_34_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_34_d0 = 32'd0;
    end else begin
        rxmat_M_imag_34_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd34) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd34) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_34_we0 = 1'b1;
    end else begin
        rxmat_M_imag_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_35_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_35_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_35_address0 = grp_kernel_mmult_fu_6731_a_M_imag98_address0;
    end else begin
        rxmat_M_imag_35_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_35_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_35_ce0 = grp_kernel_mmult_fu_6731_a_M_imag98_ce0;
    end else begin
        rxmat_M_imag_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_35_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_35_d0 = 32'd0;
    end else begin
        rxmat_M_imag_35_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd35) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd35) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_35_we0 = 1'b1;
    end else begin
        rxmat_M_imag_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_36_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_36_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_36_address0 = grp_kernel_mmult_fu_6731_a_M_imag99_address0;
    end else begin
        rxmat_M_imag_36_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_36_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_36_ce0 = grp_kernel_mmult_fu_6731_a_M_imag99_ce0;
    end else begin
        rxmat_M_imag_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_36_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_36_d0 = 32'd0;
    end else begin
        rxmat_M_imag_36_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd36) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd36) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_36_we0 = 1'b1;
    end else begin
        rxmat_M_imag_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_37_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_37_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_37_address0 = grp_kernel_mmult_fu_6731_a_M_imag100_address0;
    end else begin
        rxmat_M_imag_37_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_37_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_37_ce0 = grp_kernel_mmult_fu_6731_a_M_imag100_ce0;
    end else begin
        rxmat_M_imag_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_37_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_37_d0 = 32'd0;
    end else begin
        rxmat_M_imag_37_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd37) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd37) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_37_we0 = 1'b1;
    end else begin
        rxmat_M_imag_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_38_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_38_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_38_address0 = grp_kernel_mmult_fu_6731_a_M_imag101_address0;
    end else begin
        rxmat_M_imag_38_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_38_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_38_ce0 = grp_kernel_mmult_fu_6731_a_M_imag101_ce0;
    end else begin
        rxmat_M_imag_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_38_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_38_d0 = 32'd0;
    end else begin
        rxmat_M_imag_38_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd38) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd38) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_38_we0 = 1'b1;
    end else begin
        rxmat_M_imag_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_39_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_39_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_39_address0 = grp_kernel_mmult_fu_6731_a_M_imag102_address0;
    end else begin
        rxmat_M_imag_39_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_39_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_39_ce0 = grp_kernel_mmult_fu_6731_a_M_imag102_ce0;
    end else begin
        rxmat_M_imag_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_39_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_39_d0 = 32'd0;
    end else begin
        rxmat_M_imag_39_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd39) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd39) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_39_we0 = 1'b1;
    end else begin
        rxmat_M_imag_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_3_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_3_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_3_address0 = grp_kernel_mmult_fu_6731_a_M_imag66_address0;
    end else begin
        rxmat_M_imag_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_3_ce0 = grp_kernel_mmult_fu_6731_a_M_imag66_ce0;
    end else begin
        rxmat_M_imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_3_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_3_d0 = 32'd0;
    end else begin
        rxmat_M_imag_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd3) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd3) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_3_we0 = 1'b1;
    end else begin
        rxmat_M_imag_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_40_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_40_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_40_address0 = grp_kernel_mmult_fu_6731_a_M_imag103_address0;
    end else begin
        rxmat_M_imag_40_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_40_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_40_ce0 = grp_kernel_mmult_fu_6731_a_M_imag103_ce0;
    end else begin
        rxmat_M_imag_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_40_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_40_d0 = 32'd0;
    end else begin
        rxmat_M_imag_40_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd40) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd40) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_40_we0 = 1'b1;
    end else begin
        rxmat_M_imag_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_41_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_41_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_41_address0 = grp_kernel_mmult_fu_6731_a_M_imag104_address0;
    end else begin
        rxmat_M_imag_41_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_41_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_41_ce0 = grp_kernel_mmult_fu_6731_a_M_imag104_ce0;
    end else begin
        rxmat_M_imag_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_41_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_41_d0 = 32'd0;
    end else begin
        rxmat_M_imag_41_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd41) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd41) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_41_we0 = 1'b1;
    end else begin
        rxmat_M_imag_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_42_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_42_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_42_address0 = grp_kernel_mmult_fu_6731_a_M_imag105_address0;
    end else begin
        rxmat_M_imag_42_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_42_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_42_ce0 = grp_kernel_mmult_fu_6731_a_M_imag105_ce0;
    end else begin
        rxmat_M_imag_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_42_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_42_d0 = 32'd0;
    end else begin
        rxmat_M_imag_42_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd42) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd42) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_42_we0 = 1'b1;
    end else begin
        rxmat_M_imag_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_43_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_43_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_43_address0 = grp_kernel_mmult_fu_6731_a_M_imag106_address0;
    end else begin
        rxmat_M_imag_43_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_43_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_43_ce0 = grp_kernel_mmult_fu_6731_a_M_imag106_ce0;
    end else begin
        rxmat_M_imag_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_43_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_43_d0 = 32'd0;
    end else begin
        rxmat_M_imag_43_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd43) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd43) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_43_we0 = 1'b1;
    end else begin
        rxmat_M_imag_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_44_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_44_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_44_address0 = grp_kernel_mmult_fu_6731_a_M_imag107_address0;
    end else begin
        rxmat_M_imag_44_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_44_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_44_ce0 = grp_kernel_mmult_fu_6731_a_M_imag107_ce0;
    end else begin
        rxmat_M_imag_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_44_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_44_d0 = 32'd0;
    end else begin
        rxmat_M_imag_44_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd44) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd44) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_44_we0 = 1'b1;
    end else begin
        rxmat_M_imag_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_45_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_45_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_45_address0 = grp_kernel_mmult_fu_6731_a_M_imag108_address0;
    end else begin
        rxmat_M_imag_45_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_45_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_45_ce0 = grp_kernel_mmult_fu_6731_a_M_imag108_ce0;
    end else begin
        rxmat_M_imag_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_45_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_45_d0 = 32'd0;
    end else begin
        rxmat_M_imag_45_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd45) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd45) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_45_we0 = 1'b1;
    end else begin
        rxmat_M_imag_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_46_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_46_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_46_address0 = grp_kernel_mmult_fu_6731_a_M_imag109_address0;
    end else begin
        rxmat_M_imag_46_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_46_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_46_ce0 = grp_kernel_mmult_fu_6731_a_M_imag109_ce0;
    end else begin
        rxmat_M_imag_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_46_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_46_d0 = 32'd0;
    end else begin
        rxmat_M_imag_46_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd46) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd46) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_46_we0 = 1'b1;
    end else begin
        rxmat_M_imag_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_47_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_47_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_47_address0 = grp_kernel_mmult_fu_6731_a_M_imag110_address0;
    end else begin
        rxmat_M_imag_47_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_47_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_47_ce0 = grp_kernel_mmult_fu_6731_a_M_imag110_ce0;
    end else begin
        rxmat_M_imag_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_47_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_47_d0 = 32'd0;
    end else begin
        rxmat_M_imag_47_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd47) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd47) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_47_we0 = 1'b1;
    end else begin
        rxmat_M_imag_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_48_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_48_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_48_address0 = grp_kernel_mmult_fu_6731_a_M_imag111_address0;
    end else begin
        rxmat_M_imag_48_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_48_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_48_ce0 = grp_kernel_mmult_fu_6731_a_M_imag111_ce0;
    end else begin
        rxmat_M_imag_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_48_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_48_d0 = 32'd0;
    end else begin
        rxmat_M_imag_48_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd48) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd48) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_48_we0 = 1'b1;
    end else begin
        rxmat_M_imag_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_49_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_49_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_49_address0 = grp_kernel_mmult_fu_6731_a_M_imag112_address0;
    end else begin
        rxmat_M_imag_49_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_49_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_49_ce0 = grp_kernel_mmult_fu_6731_a_M_imag112_ce0;
    end else begin
        rxmat_M_imag_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_49_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_49_d0 = 32'd0;
    end else begin
        rxmat_M_imag_49_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd49) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd49) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_49_we0 = 1'b1;
    end else begin
        rxmat_M_imag_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_4_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_4_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_4_address0 = grp_kernel_mmult_fu_6731_a_M_imag67_address0;
    end else begin
        rxmat_M_imag_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_4_ce0 = grp_kernel_mmult_fu_6731_a_M_imag67_ce0;
    end else begin
        rxmat_M_imag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_4_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_4_d0 = 32'd0;
    end else begin
        rxmat_M_imag_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd4) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd4) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_4_we0 = 1'b1;
    end else begin
        rxmat_M_imag_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_50_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_50_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_50_address0 = grp_kernel_mmult_fu_6731_a_M_imag113_address0;
    end else begin
        rxmat_M_imag_50_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_50_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_50_ce0 = grp_kernel_mmult_fu_6731_a_M_imag113_ce0;
    end else begin
        rxmat_M_imag_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_50_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_50_d0 = 32'd0;
    end else begin
        rxmat_M_imag_50_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd50) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd50) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_50_we0 = 1'b1;
    end else begin
        rxmat_M_imag_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_51_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_51_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_51_address0 = grp_kernel_mmult_fu_6731_a_M_imag114_address0;
    end else begin
        rxmat_M_imag_51_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_51_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_51_ce0 = grp_kernel_mmult_fu_6731_a_M_imag114_ce0;
    end else begin
        rxmat_M_imag_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_51_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_51_d0 = 32'd0;
    end else begin
        rxmat_M_imag_51_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd51) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd51) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_51_we0 = 1'b1;
    end else begin
        rxmat_M_imag_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_52_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_52_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_52_address0 = grp_kernel_mmult_fu_6731_a_M_imag115_address0;
    end else begin
        rxmat_M_imag_52_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_52_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_52_ce0 = grp_kernel_mmult_fu_6731_a_M_imag115_ce0;
    end else begin
        rxmat_M_imag_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_52_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_52_d0 = 32'd0;
    end else begin
        rxmat_M_imag_52_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd52) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd52) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_52_we0 = 1'b1;
    end else begin
        rxmat_M_imag_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_53_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_53_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_53_address0 = grp_kernel_mmult_fu_6731_a_M_imag116_address0;
    end else begin
        rxmat_M_imag_53_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_53_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_53_ce0 = grp_kernel_mmult_fu_6731_a_M_imag116_ce0;
    end else begin
        rxmat_M_imag_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_53_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_53_d0 = 32'd0;
    end else begin
        rxmat_M_imag_53_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd53) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd53) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_53_we0 = 1'b1;
    end else begin
        rxmat_M_imag_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_54_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_54_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_54_address0 = grp_kernel_mmult_fu_6731_a_M_imag117_address0;
    end else begin
        rxmat_M_imag_54_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_54_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_54_ce0 = grp_kernel_mmult_fu_6731_a_M_imag117_ce0;
    end else begin
        rxmat_M_imag_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_54_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_54_d0 = 32'd0;
    end else begin
        rxmat_M_imag_54_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd54) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd54) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_54_we0 = 1'b1;
    end else begin
        rxmat_M_imag_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_55_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_55_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_55_address0 = grp_kernel_mmult_fu_6731_a_M_imag118_address0;
    end else begin
        rxmat_M_imag_55_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_55_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_55_ce0 = grp_kernel_mmult_fu_6731_a_M_imag118_ce0;
    end else begin
        rxmat_M_imag_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_55_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_55_d0 = 32'd0;
    end else begin
        rxmat_M_imag_55_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd55) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd55) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_55_we0 = 1'b1;
    end else begin
        rxmat_M_imag_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_56_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_56_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_56_address0 = grp_kernel_mmult_fu_6731_a_M_imag119_address0;
    end else begin
        rxmat_M_imag_56_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_56_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_56_ce0 = grp_kernel_mmult_fu_6731_a_M_imag119_ce0;
    end else begin
        rxmat_M_imag_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_56_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_56_d0 = 32'd0;
    end else begin
        rxmat_M_imag_56_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd56) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd56) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_56_we0 = 1'b1;
    end else begin
        rxmat_M_imag_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_57_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_57_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_57_address0 = grp_kernel_mmult_fu_6731_a_M_imag120_address0;
    end else begin
        rxmat_M_imag_57_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_57_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_57_ce0 = grp_kernel_mmult_fu_6731_a_M_imag120_ce0;
    end else begin
        rxmat_M_imag_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_57_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_57_d0 = 32'd0;
    end else begin
        rxmat_M_imag_57_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd57) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd57) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_57_we0 = 1'b1;
    end else begin
        rxmat_M_imag_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_58_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_58_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_58_address0 = grp_kernel_mmult_fu_6731_a_M_imag121_address0;
    end else begin
        rxmat_M_imag_58_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_58_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_58_ce0 = grp_kernel_mmult_fu_6731_a_M_imag121_ce0;
    end else begin
        rxmat_M_imag_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_58_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_58_d0 = 32'd0;
    end else begin
        rxmat_M_imag_58_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd58) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd58) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_58_we0 = 1'b1;
    end else begin
        rxmat_M_imag_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_59_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_59_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_59_address0 = grp_kernel_mmult_fu_6731_a_M_imag122_address0;
    end else begin
        rxmat_M_imag_59_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_59_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_59_ce0 = grp_kernel_mmult_fu_6731_a_M_imag122_ce0;
    end else begin
        rxmat_M_imag_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_59_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_59_d0 = 32'd0;
    end else begin
        rxmat_M_imag_59_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd59) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd59) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_59_we0 = 1'b1;
    end else begin
        rxmat_M_imag_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_5_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_5_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_5_address0 = grp_kernel_mmult_fu_6731_a_M_imag68_address0;
    end else begin
        rxmat_M_imag_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_5_ce0 = grp_kernel_mmult_fu_6731_a_M_imag68_ce0;
    end else begin
        rxmat_M_imag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_5_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_5_d0 = 32'd0;
    end else begin
        rxmat_M_imag_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd5) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd5) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_5_we0 = 1'b1;
    end else begin
        rxmat_M_imag_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_60_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_60_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_60_address0 = grp_kernel_mmult_fu_6731_a_M_imag123_address0;
    end else begin
        rxmat_M_imag_60_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_60_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_60_ce0 = grp_kernel_mmult_fu_6731_a_M_imag123_ce0;
    end else begin
        rxmat_M_imag_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_60_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_60_d0 = 32'd0;
    end else begin
        rxmat_M_imag_60_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd60) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd60) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_60_we0 = 1'b1;
    end else begin
        rxmat_M_imag_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_61_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_61_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_61_address0 = grp_kernel_mmult_fu_6731_a_M_imag124_address0;
    end else begin
        rxmat_M_imag_61_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_61_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_61_ce0 = grp_kernel_mmult_fu_6731_a_M_imag124_ce0;
    end else begin
        rxmat_M_imag_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_61_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_61_d0 = 32'd0;
    end else begin
        rxmat_M_imag_61_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd61) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd61) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_61_we0 = 1'b1;
    end else begin
        rxmat_M_imag_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_62_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_62_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_62_address0 = grp_kernel_mmult_fu_6731_a_M_imag125_address0;
    end else begin
        rxmat_M_imag_62_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_62_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_62_ce0 = grp_kernel_mmult_fu_6731_a_M_imag125_ce0;
    end else begin
        rxmat_M_imag_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_62_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_62_d0 = 32'd0;
    end else begin
        rxmat_M_imag_62_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd62) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd62) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_62_we0 = 1'b1;
    end else begin
        rxmat_M_imag_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_63_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_63_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_63_address0 = grp_kernel_mmult_fu_6731_a_M_imag126_address0;
    end else begin
        rxmat_M_imag_63_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_63_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_63_ce0 = grp_kernel_mmult_fu_6731_a_M_imag126_ce0;
    end else begin
        rxmat_M_imag_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_63_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_63_d0 = 32'd0;
    end else begin
        rxmat_M_imag_63_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd63) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd63) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_63_we0 = 1'b1;
    end else begin
        rxmat_M_imag_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_6_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_6_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_6_address0 = grp_kernel_mmult_fu_6731_a_M_imag69_address0;
    end else begin
        rxmat_M_imag_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_6_ce0 = grp_kernel_mmult_fu_6731_a_M_imag69_ce0;
    end else begin
        rxmat_M_imag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_6_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_6_d0 = 32'd0;
    end else begin
        rxmat_M_imag_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd6) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd6) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_6_we0 = 1'b1;
    end else begin
        rxmat_M_imag_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_7_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_7_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_7_address0 = grp_kernel_mmult_fu_6731_a_M_imag70_address0;
    end else begin
        rxmat_M_imag_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_7_ce0 = grp_kernel_mmult_fu_6731_a_M_imag70_ce0;
    end else begin
        rxmat_M_imag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_7_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_7_d0 = 32'd0;
    end else begin
        rxmat_M_imag_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd7) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd7) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_7_we0 = 1'b1;
    end else begin
        rxmat_M_imag_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_8_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_8_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_8_address0 = grp_kernel_mmult_fu_6731_a_M_imag71_address0;
    end else begin
        rxmat_M_imag_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_8_ce0 = grp_kernel_mmult_fu_6731_a_M_imag71_ce0;
    end else begin
        rxmat_M_imag_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_8_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_8_d0 = 32'd0;
    end else begin
        rxmat_M_imag_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd8) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd8) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_8_we0 = 1'b1;
    end else begin
        rxmat_M_imag_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_9_address0 = zext_ln113_1_fu_7682_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_9_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_9_address0 = grp_kernel_mmult_fu_6731_a_M_imag72_address0;
    end else begin
        rxmat_M_imag_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_imag_9_ce0 = grp_kernel_mmult_fu_6731_a_M_imag72_ce0;
    end else begin
        rxmat_M_imag_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        rxmat_M_imag_9_d0 = bitcast_ln113_fu_7750_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_imag_9_d0 = 32'd0;
    end else begin
        rxmat_M_imag_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln1027_fu_7043_p1 == 6'd9) & (1'b1 == ap_CS_fsm_state3)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (trunc_ln113_fu_7658_p1 == 6'd9) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_M_imag_9_we0 = 1'b1;
    end else begin
        rxmat_M_imag_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_0_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_0_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_0_address0 = grp_kernel_mmult_fu_6731_a_M_real_address0;
    end else begin
        rxmat_M_real_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_0_ce0 = grp_kernel_mmult_fu_6731_a_M_real_ce0;
    end else begin
        rxmat_M_real_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_0_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_0_d0 = 32'd0;
    end else begin
        rxmat_M_real_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd0) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_0_we0 = 1'b1;
    end else begin
        rxmat_M_real_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_10_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_10_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_10_address0 = grp_kernel_mmult_fu_6731_a_M_real10_address0;
    end else begin
        rxmat_M_real_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_10_ce0 = grp_kernel_mmult_fu_6731_a_M_real10_ce0;
    end else begin
        rxmat_M_real_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_10_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_10_d0 = 32'd0;
    end else begin
        rxmat_M_real_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd10) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd10) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_10_we0 = 1'b1;
    end else begin
        rxmat_M_real_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_11_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_11_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_11_address0 = grp_kernel_mmult_fu_6731_a_M_real11_address0;
    end else begin
        rxmat_M_real_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_11_ce0 = grp_kernel_mmult_fu_6731_a_M_real11_ce0;
    end else begin
        rxmat_M_real_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_11_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_11_d0 = 32'd0;
    end else begin
        rxmat_M_real_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd11) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd11) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_11_we0 = 1'b1;
    end else begin
        rxmat_M_real_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_12_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_12_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_12_address0 = grp_kernel_mmult_fu_6731_a_M_real12_address0;
    end else begin
        rxmat_M_real_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_12_ce0 = grp_kernel_mmult_fu_6731_a_M_real12_ce0;
    end else begin
        rxmat_M_real_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_12_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_12_d0 = 32'd0;
    end else begin
        rxmat_M_real_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd12) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd12) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_12_we0 = 1'b1;
    end else begin
        rxmat_M_real_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_13_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_13_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_13_address0 = grp_kernel_mmult_fu_6731_a_M_real13_address0;
    end else begin
        rxmat_M_real_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_13_ce0 = grp_kernel_mmult_fu_6731_a_M_real13_ce0;
    end else begin
        rxmat_M_real_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_13_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_13_d0 = 32'd0;
    end else begin
        rxmat_M_real_13_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd13) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd13) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_13_we0 = 1'b1;
    end else begin
        rxmat_M_real_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_14_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_14_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_14_address0 = grp_kernel_mmult_fu_6731_a_M_real14_address0;
    end else begin
        rxmat_M_real_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_14_ce0 = grp_kernel_mmult_fu_6731_a_M_real14_ce0;
    end else begin
        rxmat_M_real_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_14_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_14_d0 = 32'd0;
    end else begin
        rxmat_M_real_14_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd14) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd14) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_14_we0 = 1'b1;
    end else begin
        rxmat_M_real_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_15_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_15_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_15_address0 = grp_kernel_mmult_fu_6731_a_M_real15_address0;
    end else begin
        rxmat_M_real_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_15_ce0 = grp_kernel_mmult_fu_6731_a_M_real15_ce0;
    end else begin
        rxmat_M_real_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_15_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_15_d0 = 32'd0;
    end else begin
        rxmat_M_real_15_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd15) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd15) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_15_we0 = 1'b1;
    end else begin
        rxmat_M_real_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_16_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_16_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_16_address0 = grp_kernel_mmult_fu_6731_a_M_real16_address0;
    end else begin
        rxmat_M_real_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_16_ce0 = grp_kernel_mmult_fu_6731_a_M_real16_ce0;
    end else begin
        rxmat_M_real_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_16_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_16_d0 = 32'd0;
    end else begin
        rxmat_M_real_16_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd16) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd16) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_16_we0 = 1'b1;
    end else begin
        rxmat_M_real_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_17_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_17_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_17_address0 = grp_kernel_mmult_fu_6731_a_M_real17_address0;
    end else begin
        rxmat_M_real_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_17_ce0 = grp_kernel_mmult_fu_6731_a_M_real17_ce0;
    end else begin
        rxmat_M_real_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_17_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_17_d0 = 32'd0;
    end else begin
        rxmat_M_real_17_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd17) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd17) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_17_we0 = 1'b1;
    end else begin
        rxmat_M_real_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_18_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_18_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_18_address0 = grp_kernel_mmult_fu_6731_a_M_real18_address0;
    end else begin
        rxmat_M_real_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_18_ce0 = grp_kernel_mmult_fu_6731_a_M_real18_ce0;
    end else begin
        rxmat_M_real_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_18_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_18_d0 = 32'd0;
    end else begin
        rxmat_M_real_18_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd18) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd18) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_18_we0 = 1'b1;
    end else begin
        rxmat_M_real_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_19_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_19_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_19_address0 = grp_kernel_mmult_fu_6731_a_M_real19_address0;
    end else begin
        rxmat_M_real_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_19_ce0 = grp_kernel_mmult_fu_6731_a_M_real19_ce0;
    end else begin
        rxmat_M_real_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_19_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_19_d0 = 32'd0;
    end else begin
        rxmat_M_real_19_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd19) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd19) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_19_we0 = 1'b1;
    end else begin
        rxmat_M_real_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_1_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_1_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_1_address0 = grp_kernel_mmult_fu_6731_a_M_real1_address0;
    end else begin
        rxmat_M_real_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_1_ce0 = grp_kernel_mmult_fu_6731_a_M_real1_ce0;
    end else begin
        rxmat_M_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_1_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_1_d0 = 32'd0;
    end else begin
        rxmat_M_real_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd1) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_1_we0 = 1'b1;
    end else begin
        rxmat_M_real_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_20_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_20_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_20_address0 = grp_kernel_mmult_fu_6731_a_M_real20_address0;
    end else begin
        rxmat_M_real_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_20_ce0 = grp_kernel_mmult_fu_6731_a_M_real20_ce0;
    end else begin
        rxmat_M_real_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_20_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_20_d0 = 32'd0;
    end else begin
        rxmat_M_real_20_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd20) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd20) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_20_we0 = 1'b1;
    end else begin
        rxmat_M_real_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_21_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_21_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_21_address0 = grp_kernel_mmult_fu_6731_a_M_real21_address0;
    end else begin
        rxmat_M_real_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_21_ce0 = grp_kernel_mmult_fu_6731_a_M_real21_ce0;
    end else begin
        rxmat_M_real_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_21_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_21_d0 = 32'd0;
    end else begin
        rxmat_M_real_21_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd21) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd21) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_21_we0 = 1'b1;
    end else begin
        rxmat_M_real_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_22_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_22_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_22_address0 = grp_kernel_mmult_fu_6731_a_M_real22_address0;
    end else begin
        rxmat_M_real_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_22_ce0 = grp_kernel_mmult_fu_6731_a_M_real22_ce0;
    end else begin
        rxmat_M_real_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_22_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_22_d0 = 32'd0;
    end else begin
        rxmat_M_real_22_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd22) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd22) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_22_we0 = 1'b1;
    end else begin
        rxmat_M_real_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_23_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_23_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_23_address0 = grp_kernel_mmult_fu_6731_a_M_real23_address0;
    end else begin
        rxmat_M_real_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_23_ce0 = grp_kernel_mmult_fu_6731_a_M_real23_ce0;
    end else begin
        rxmat_M_real_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_23_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_23_d0 = 32'd0;
    end else begin
        rxmat_M_real_23_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd23) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd23) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_23_we0 = 1'b1;
    end else begin
        rxmat_M_real_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_24_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_24_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_24_address0 = grp_kernel_mmult_fu_6731_a_M_real24_address0;
    end else begin
        rxmat_M_real_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_24_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_24_ce0 = grp_kernel_mmult_fu_6731_a_M_real24_ce0;
    end else begin
        rxmat_M_real_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_24_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_24_d0 = 32'd0;
    end else begin
        rxmat_M_real_24_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd24) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd24) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_24_we0 = 1'b1;
    end else begin
        rxmat_M_real_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_25_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_25_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_25_address0 = grp_kernel_mmult_fu_6731_a_M_real25_address0;
    end else begin
        rxmat_M_real_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_25_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_25_ce0 = grp_kernel_mmult_fu_6731_a_M_real25_ce0;
    end else begin
        rxmat_M_real_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_25_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_25_d0 = 32'd0;
    end else begin
        rxmat_M_real_25_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd25) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd25) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_25_we0 = 1'b1;
    end else begin
        rxmat_M_real_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_26_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_26_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_26_address0 = grp_kernel_mmult_fu_6731_a_M_real26_address0;
    end else begin
        rxmat_M_real_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_26_ce0 = grp_kernel_mmult_fu_6731_a_M_real26_ce0;
    end else begin
        rxmat_M_real_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_26_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_26_d0 = 32'd0;
    end else begin
        rxmat_M_real_26_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd26) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd26) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_26_we0 = 1'b1;
    end else begin
        rxmat_M_real_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_27_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_27_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_27_address0 = grp_kernel_mmult_fu_6731_a_M_real27_address0;
    end else begin
        rxmat_M_real_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_27_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_27_ce0 = grp_kernel_mmult_fu_6731_a_M_real27_ce0;
    end else begin
        rxmat_M_real_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_27_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_27_d0 = 32'd0;
    end else begin
        rxmat_M_real_27_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd27) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd27) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_27_we0 = 1'b1;
    end else begin
        rxmat_M_real_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_28_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_28_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_28_address0 = grp_kernel_mmult_fu_6731_a_M_real28_address0;
    end else begin
        rxmat_M_real_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_28_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_28_ce0 = grp_kernel_mmult_fu_6731_a_M_real28_ce0;
    end else begin
        rxmat_M_real_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_28_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_28_d0 = 32'd0;
    end else begin
        rxmat_M_real_28_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd28) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd28) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_28_we0 = 1'b1;
    end else begin
        rxmat_M_real_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_29_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_29_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_29_address0 = grp_kernel_mmult_fu_6731_a_M_real29_address0;
    end else begin
        rxmat_M_real_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_29_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_29_ce0 = grp_kernel_mmult_fu_6731_a_M_real29_ce0;
    end else begin
        rxmat_M_real_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_29_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_29_d0 = 32'd0;
    end else begin
        rxmat_M_real_29_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd29) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd29) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_29_we0 = 1'b1;
    end else begin
        rxmat_M_real_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_2_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_2_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_2_address0 = grp_kernel_mmult_fu_6731_a_M_real2_address0;
    end else begin
        rxmat_M_real_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_2_ce0 = grp_kernel_mmult_fu_6731_a_M_real2_ce0;
    end else begin
        rxmat_M_real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_2_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_2_d0 = 32'd0;
    end else begin
        rxmat_M_real_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd2) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd2) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_2_we0 = 1'b1;
    end else begin
        rxmat_M_real_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_30_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_30_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_30_address0 = grp_kernel_mmult_fu_6731_a_M_real30_address0;
    end else begin
        rxmat_M_real_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_30_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_30_ce0 = grp_kernel_mmult_fu_6731_a_M_real30_ce0;
    end else begin
        rxmat_M_real_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_30_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_30_d0 = 32'd0;
    end else begin
        rxmat_M_real_30_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd30) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd30) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_30_we0 = 1'b1;
    end else begin
        rxmat_M_real_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_31_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_31_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_31_address0 = grp_kernel_mmult_fu_6731_a_M_real31_address0;
    end else begin
        rxmat_M_real_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_31_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_31_ce0 = grp_kernel_mmult_fu_6731_a_M_real31_ce0;
    end else begin
        rxmat_M_real_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_31_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_31_d0 = 32'd0;
    end else begin
        rxmat_M_real_31_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd31) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd31) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_31_we0 = 1'b1;
    end else begin
        rxmat_M_real_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_32_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_32_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_32_address0 = grp_kernel_mmult_fu_6731_a_M_real32_address0;
    end else begin
        rxmat_M_real_32_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_32_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_32_ce0 = grp_kernel_mmult_fu_6731_a_M_real32_ce0;
    end else begin
        rxmat_M_real_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_32_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_32_d0 = 32'd0;
    end else begin
        rxmat_M_real_32_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd32) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd32) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_32_we0 = 1'b1;
    end else begin
        rxmat_M_real_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_33_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_33_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_33_address0 = grp_kernel_mmult_fu_6731_a_M_real33_address0;
    end else begin
        rxmat_M_real_33_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_33_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_33_ce0 = grp_kernel_mmult_fu_6731_a_M_real33_ce0;
    end else begin
        rxmat_M_real_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_33_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_33_d0 = 32'd0;
    end else begin
        rxmat_M_real_33_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd33) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd33) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_33_we0 = 1'b1;
    end else begin
        rxmat_M_real_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_34_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_34_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_34_address0 = grp_kernel_mmult_fu_6731_a_M_real34_address0;
    end else begin
        rxmat_M_real_34_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_34_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_34_ce0 = grp_kernel_mmult_fu_6731_a_M_real34_ce0;
    end else begin
        rxmat_M_real_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_34_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_34_d0 = 32'd0;
    end else begin
        rxmat_M_real_34_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd34) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd34) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_34_we0 = 1'b1;
    end else begin
        rxmat_M_real_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_35_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_35_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_35_address0 = grp_kernel_mmult_fu_6731_a_M_real35_address0;
    end else begin
        rxmat_M_real_35_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_35_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_35_ce0 = grp_kernel_mmult_fu_6731_a_M_real35_ce0;
    end else begin
        rxmat_M_real_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_35_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_35_d0 = 32'd0;
    end else begin
        rxmat_M_real_35_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd35) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd35) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_35_we0 = 1'b1;
    end else begin
        rxmat_M_real_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_36_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_36_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_36_address0 = grp_kernel_mmult_fu_6731_a_M_real36_address0;
    end else begin
        rxmat_M_real_36_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_36_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_36_ce0 = grp_kernel_mmult_fu_6731_a_M_real36_ce0;
    end else begin
        rxmat_M_real_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_36_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_36_d0 = 32'd0;
    end else begin
        rxmat_M_real_36_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd36) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd36) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_36_we0 = 1'b1;
    end else begin
        rxmat_M_real_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_37_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_37_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_37_address0 = grp_kernel_mmult_fu_6731_a_M_real37_address0;
    end else begin
        rxmat_M_real_37_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_37_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_37_ce0 = grp_kernel_mmult_fu_6731_a_M_real37_ce0;
    end else begin
        rxmat_M_real_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_37_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_37_d0 = 32'd0;
    end else begin
        rxmat_M_real_37_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd37) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd37) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_37_we0 = 1'b1;
    end else begin
        rxmat_M_real_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_38_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_38_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_38_address0 = grp_kernel_mmult_fu_6731_a_M_real38_address0;
    end else begin
        rxmat_M_real_38_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_38_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_38_ce0 = grp_kernel_mmult_fu_6731_a_M_real38_ce0;
    end else begin
        rxmat_M_real_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_38_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_38_d0 = 32'd0;
    end else begin
        rxmat_M_real_38_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd38) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd38) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_38_we0 = 1'b1;
    end else begin
        rxmat_M_real_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_39_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_39_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_39_address0 = grp_kernel_mmult_fu_6731_a_M_real39_address0;
    end else begin
        rxmat_M_real_39_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_39_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_39_ce0 = grp_kernel_mmult_fu_6731_a_M_real39_ce0;
    end else begin
        rxmat_M_real_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_39_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_39_d0 = 32'd0;
    end else begin
        rxmat_M_real_39_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd39) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd39) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_39_we0 = 1'b1;
    end else begin
        rxmat_M_real_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_3_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_3_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_3_address0 = grp_kernel_mmult_fu_6731_a_M_real3_address0;
    end else begin
        rxmat_M_real_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_3_ce0 = grp_kernel_mmult_fu_6731_a_M_real3_ce0;
    end else begin
        rxmat_M_real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_3_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_3_d0 = 32'd0;
    end else begin
        rxmat_M_real_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd3) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd3) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_3_we0 = 1'b1;
    end else begin
        rxmat_M_real_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_40_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_40_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_40_address0 = grp_kernel_mmult_fu_6731_a_M_real40_address0;
    end else begin
        rxmat_M_real_40_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_40_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_40_ce0 = grp_kernel_mmult_fu_6731_a_M_real40_ce0;
    end else begin
        rxmat_M_real_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_40_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_40_d0 = 32'd0;
    end else begin
        rxmat_M_real_40_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd40) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd40) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_40_we0 = 1'b1;
    end else begin
        rxmat_M_real_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_41_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_41_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_41_address0 = grp_kernel_mmult_fu_6731_a_M_real41_address0;
    end else begin
        rxmat_M_real_41_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_41_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_41_ce0 = grp_kernel_mmult_fu_6731_a_M_real41_ce0;
    end else begin
        rxmat_M_real_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_41_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_41_d0 = 32'd0;
    end else begin
        rxmat_M_real_41_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd41) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd41) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_41_we0 = 1'b1;
    end else begin
        rxmat_M_real_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_42_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_42_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_42_address0 = grp_kernel_mmult_fu_6731_a_M_real42_address0;
    end else begin
        rxmat_M_real_42_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_42_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_42_ce0 = grp_kernel_mmult_fu_6731_a_M_real42_ce0;
    end else begin
        rxmat_M_real_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_42_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_42_d0 = 32'd0;
    end else begin
        rxmat_M_real_42_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd42) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd42) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_42_we0 = 1'b1;
    end else begin
        rxmat_M_real_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_43_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_43_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_43_address0 = grp_kernel_mmult_fu_6731_a_M_real43_address0;
    end else begin
        rxmat_M_real_43_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_43_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_43_ce0 = grp_kernel_mmult_fu_6731_a_M_real43_ce0;
    end else begin
        rxmat_M_real_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_43_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_43_d0 = 32'd0;
    end else begin
        rxmat_M_real_43_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd43) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd43) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_43_we0 = 1'b1;
    end else begin
        rxmat_M_real_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_44_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_44_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_44_address0 = grp_kernel_mmult_fu_6731_a_M_real44_address0;
    end else begin
        rxmat_M_real_44_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_44_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_44_ce0 = grp_kernel_mmult_fu_6731_a_M_real44_ce0;
    end else begin
        rxmat_M_real_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_44_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_44_d0 = 32'd0;
    end else begin
        rxmat_M_real_44_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd44) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd44) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_44_we0 = 1'b1;
    end else begin
        rxmat_M_real_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_45_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_45_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_45_address0 = grp_kernel_mmult_fu_6731_a_M_real45_address0;
    end else begin
        rxmat_M_real_45_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_45_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_45_ce0 = grp_kernel_mmult_fu_6731_a_M_real45_ce0;
    end else begin
        rxmat_M_real_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_45_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_45_d0 = 32'd0;
    end else begin
        rxmat_M_real_45_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd45) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd45) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_45_we0 = 1'b1;
    end else begin
        rxmat_M_real_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_46_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_46_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_46_address0 = grp_kernel_mmult_fu_6731_a_M_real46_address0;
    end else begin
        rxmat_M_real_46_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_46_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_46_ce0 = grp_kernel_mmult_fu_6731_a_M_real46_ce0;
    end else begin
        rxmat_M_real_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_46_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_46_d0 = 32'd0;
    end else begin
        rxmat_M_real_46_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd46) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd46) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_46_we0 = 1'b1;
    end else begin
        rxmat_M_real_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_47_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_47_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_47_address0 = grp_kernel_mmult_fu_6731_a_M_real47_address0;
    end else begin
        rxmat_M_real_47_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_47_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_47_ce0 = grp_kernel_mmult_fu_6731_a_M_real47_ce0;
    end else begin
        rxmat_M_real_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_47_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_47_d0 = 32'd0;
    end else begin
        rxmat_M_real_47_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd47) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd47) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_47_we0 = 1'b1;
    end else begin
        rxmat_M_real_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_48_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_48_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_48_address0 = grp_kernel_mmult_fu_6731_a_M_real48_address0;
    end else begin
        rxmat_M_real_48_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_48_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_48_ce0 = grp_kernel_mmult_fu_6731_a_M_real48_ce0;
    end else begin
        rxmat_M_real_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_48_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_48_d0 = 32'd0;
    end else begin
        rxmat_M_real_48_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd48) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd48) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_48_we0 = 1'b1;
    end else begin
        rxmat_M_real_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_49_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_49_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_49_address0 = grp_kernel_mmult_fu_6731_a_M_real49_address0;
    end else begin
        rxmat_M_real_49_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_49_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_49_ce0 = grp_kernel_mmult_fu_6731_a_M_real49_ce0;
    end else begin
        rxmat_M_real_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_49_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_49_d0 = 32'd0;
    end else begin
        rxmat_M_real_49_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd49) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd49) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_49_we0 = 1'b1;
    end else begin
        rxmat_M_real_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_4_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_4_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_4_address0 = grp_kernel_mmult_fu_6731_a_M_real4_address0;
    end else begin
        rxmat_M_real_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_4_ce0 = grp_kernel_mmult_fu_6731_a_M_real4_ce0;
    end else begin
        rxmat_M_real_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_4_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_4_d0 = 32'd0;
    end else begin
        rxmat_M_real_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd4) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd4) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_4_we0 = 1'b1;
    end else begin
        rxmat_M_real_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_50_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_50_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_50_address0 = grp_kernel_mmult_fu_6731_a_M_real50_address0;
    end else begin
        rxmat_M_real_50_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_50_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_50_ce0 = grp_kernel_mmult_fu_6731_a_M_real50_ce0;
    end else begin
        rxmat_M_real_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_50_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_50_d0 = 32'd0;
    end else begin
        rxmat_M_real_50_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd50) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd50) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_50_we0 = 1'b1;
    end else begin
        rxmat_M_real_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_51_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_51_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_51_address0 = grp_kernel_mmult_fu_6731_a_M_real51_address0;
    end else begin
        rxmat_M_real_51_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_51_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_51_ce0 = grp_kernel_mmult_fu_6731_a_M_real51_ce0;
    end else begin
        rxmat_M_real_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_51_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_51_d0 = 32'd0;
    end else begin
        rxmat_M_real_51_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd51) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd51) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_51_we0 = 1'b1;
    end else begin
        rxmat_M_real_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_52_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_52_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_52_address0 = grp_kernel_mmult_fu_6731_a_M_real52_address0;
    end else begin
        rxmat_M_real_52_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_52_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_52_ce0 = grp_kernel_mmult_fu_6731_a_M_real52_ce0;
    end else begin
        rxmat_M_real_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_52_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_52_d0 = 32'd0;
    end else begin
        rxmat_M_real_52_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd52) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd52) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_52_we0 = 1'b1;
    end else begin
        rxmat_M_real_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_53_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_53_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_53_address0 = grp_kernel_mmult_fu_6731_a_M_real53_address0;
    end else begin
        rxmat_M_real_53_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_53_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_53_ce0 = grp_kernel_mmult_fu_6731_a_M_real53_ce0;
    end else begin
        rxmat_M_real_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_53_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_53_d0 = 32'd0;
    end else begin
        rxmat_M_real_53_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd53) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd53) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_53_we0 = 1'b1;
    end else begin
        rxmat_M_real_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_54_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_54_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_54_address0 = grp_kernel_mmult_fu_6731_a_M_real54_address0;
    end else begin
        rxmat_M_real_54_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_54_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_54_ce0 = grp_kernel_mmult_fu_6731_a_M_real54_ce0;
    end else begin
        rxmat_M_real_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_54_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_54_d0 = 32'd0;
    end else begin
        rxmat_M_real_54_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd54) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd54) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_54_we0 = 1'b1;
    end else begin
        rxmat_M_real_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_55_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_55_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_55_address0 = grp_kernel_mmult_fu_6731_a_M_real55_address0;
    end else begin
        rxmat_M_real_55_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_55_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_55_ce0 = grp_kernel_mmult_fu_6731_a_M_real55_ce0;
    end else begin
        rxmat_M_real_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_55_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_55_d0 = 32'd0;
    end else begin
        rxmat_M_real_55_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd55) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd55) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_55_we0 = 1'b1;
    end else begin
        rxmat_M_real_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_56_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_56_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_56_address0 = grp_kernel_mmult_fu_6731_a_M_real56_address0;
    end else begin
        rxmat_M_real_56_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_56_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_56_ce0 = grp_kernel_mmult_fu_6731_a_M_real56_ce0;
    end else begin
        rxmat_M_real_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_56_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_56_d0 = 32'd0;
    end else begin
        rxmat_M_real_56_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd56) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd56) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_56_we0 = 1'b1;
    end else begin
        rxmat_M_real_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_57_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_57_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_57_address0 = grp_kernel_mmult_fu_6731_a_M_real57_address0;
    end else begin
        rxmat_M_real_57_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_57_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_57_ce0 = grp_kernel_mmult_fu_6731_a_M_real57_ce0;
    end else begin
        rxmat_M_real_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_57_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_57_d0 = 32'd0;
    end else begin
        rxmat_M_real_57_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd57) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd57) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_57_we0 = 1'b1;
    end else begin
        rxmat_M_real_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_58_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_58_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_58_address0 = grp_kernel_mmult_fu_6731_a_M_real58_address0;
    end else begin
        rxmat_M_real_58_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_58_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_58_ce0 = grp_kernel_mmult_fu_6731_a_M_real58_ce0;
    end else begin
        rxmat_M_real_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_58_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_58_d0 = 32'd0;
    end else begin
        rxmat_M_real_58_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd58) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd58) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_58_we0 = 1'b1;
    end else begin
        rxmat_M_real_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_59_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_59_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_59_address0 = grp_kernel_mmult_fu_6731_a_M_real59_address0;
    end else begin
        rxmat_M_real_59_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_59_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_59_ce0 = grp_kernel_mmult_fu_6731_a_M_real59_ce0;
    end else begin
        rxmat_M_real_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_59_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_59_d0 = 32'd0;
    end else begin
        rxmat_M_real_59_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd59) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd59) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_59_we0 = 1'b1;
    end else begin
        rxmat_M_real_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_5_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_5_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_5_address0 = grp_kernel_mmult_fu_6731_a_M_real5_address0;
    end else begin
        rxmat_M_real_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_5_ce0 = grp_kernel_mmult_fu_6731_a_M_real5_ce0;
    end else begin
        rxmat_M_real_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_5_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_5_d0 = 32'd0;
    end else begin
        rxmat_M_real_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd5) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd5) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_5_we0 = 1'b1;
    end else begin
        rxmat_M_real_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_60_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_60_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_60_address0 = grp_kernel_mmult_fu_6731_a_M_real60_address0;
    end else begin
        rxmat_M_real_60_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_60_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_60_ce0 = grp_kernel_mmult_fu_6731_a_M_real60_ce0;
    end else begin
        rxmat_M_real_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_60_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_60_d0 = 32'd0;
    end else begin
        rxmat_M_real_60_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd60) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd60) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_60_we0 = 1'b1;
    end else begin
        rxmat_M_real_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_61_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_61_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_61_address0 = grp_kernel_mmult_fu_6731_a_M_real61_address0;
    end else begin
        rxmat_M_real_61_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_61_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_61_ce0 = grp_kernel_mmult_fu_6731_a_M_real61_ce0;
    end else begin
        rxmat_M_real_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_61_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_61_d0 = 32'd0;
    end else begin
        rxmat_M_real_61_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd61) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd61) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_61_we0 = 1'b1;
    end else begin
        rxmat_M_real_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_62_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_62_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_62_address0 = grp_kernel_mmult_fu_6731_a_M_real62_address0;
    end else begin
        rxmat_M_real_62_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_62_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_62_ce0 = grp_kernel_mmult_fu_6731_a_M_real62_ce0;
    end else begin
        rxmat_M_real_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_62_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_62_d0 = 32'd0;
    end else begin
        rxmat_M_real_62_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd62) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd62) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_62_we0 = 1'b1;
    end else begin
        rxmat_M_real_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_63_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_63_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_63_address0 = grp_kernel_mmult_fu_6731_a_M_real63_address0;
    end else begin
        rxmat_M_real_63_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_63_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_63_ce0 = grp_kernel_mmult_fu_6731_a_M_real63_ce0;
    end else begin
        rxmat_M_real_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_63_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_63_d0 = 32'd0;
    end else begin
        rxmat_M_real_63_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd63) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd63) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_63_we0 = 1'b1;
    end else begin
        rxmat_M_real_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_6_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_6_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_6_address0 = grp_kernel_mmult_fu_6731_a_M_real6_address0;
    end else begin
        rxmat_M_real_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_6_ce0 = grp_kernel_mmult_fu_6731_a_M_real6_ce0;
    end else begin
        rxmat_M_real_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_6_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_6_d0 = 32'd0;
    end else begin
        rxmat_M_real_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd6) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd6) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_6_we0 = 1'b1;
    end else begin
        rxmat_M_real_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_7_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_7_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_7_address0 = grp_kernel_mmult_fu_6731_a_M_real7_address0;
    end else begin
        rxmat_M_real_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_7_ce0 = grp_kernel_mmult_fu_6731_a_M_real7_ce0;
    end else begin
        rxmat_M_real_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_7_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_7_d0 = 32'd0;
    end else begin
        rxmat_M_real_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd7) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd7) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_7_we0 = 1'b1;
    end else begin
        rxmat_M_real_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_8_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_8_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_8_address0 = grp_kernel_mmult_fu_6731_a_M_real8_address0;
    end else begin
        rxmat_M_real_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_8_ce0 = grp_kernel_mmult_fu_6731_a_M_real8_ce0;
    end else begin
        rxmat_M_real_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_8_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_8_d0 = 32'd0;
    end else begin
        rxmat_M_real_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd8) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd8) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_8_we0 = 1'b1;
    end else begin
        rxmat_M_real_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_9_address0 = zext_ln103_1_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_9_address0 = zext_ln1027_fu_7067_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_9_address0 = grp_kernel_mmult_fu_6731_a_M_real9_address0;
    end else begin
        rxmat_M_real_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        rxmat_M_real_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        rxmat_M_real_9_ce0 = grp_kernel_mmult_fu_6731_a_M_real9_ce0;
    end else begin
        rxmat_M_real_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rxmat_M_real_9_d0 = bitcast_ln103_fu_7532_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        rxmat_M_real_9_d0 = 32'd0;
    end else begin
        rxmat_M_real_9_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (trunc_ln103_fu_7440_p1 == 6'd9) & (1'b1 == ap_CS_fsm_state6)) | ((trunc_ln1027_fu_7043_p1 == 6'd9) & (1'b1 == ap_CS_fsm_state3)))) begin
        rxmat_M_real_9_we0 = 1'b1;
    end else begin
        rxmat_M_real_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln98_fu_7388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((icmp_ln108_fu_7606_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_stream_TDATA_blk_n = rxmat_stream_TVALID;
    end else begin
        rxmat_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | (~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        rxmat_stream_TREADY = 1'b1;
    end else begin
        rxmat_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_0_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_0_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_0_address0 = grp_kernel_mmult_fu_6731_b_M_imag_0_address0;
    end else begin
        xmat_M_imag_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_0_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_0_ce0;
    end else begin
        xmat_M_imag_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_0_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_0_d0 = 32'd0;
    end else begin
        xmat_M_imag_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd0)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd0) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_0_we0 = 1'b1;
    end else begin
        xmat_M_imag_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_10_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_10_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_10_address0 = grp_kernel_mmult_fu_6731_b_M_imag_10_address0;
    end else begin
        xmat_M_imag_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_10_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_10_ce0;
    end else begin
        xmat_M_imag_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_10_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_10_d0 = 32'd0;
    end else begin
        xmat_M_imag_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd10)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd10) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_10_we0 = 1'b1;
    end else begin
        xmat_M_imag_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_11_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_11_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_11_address0 = grp_kernel_mmult_fu_6731_b_M_imag_11_address0;
    end else begin
        xmat_M_imag_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_11_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_11_ce0;
    end else begin
        xmat_M_imag_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_11_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_11_d0 = 32'd0;
    end else begin
        xmat_M_imag_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd11)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd11) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_11_we0 = 1'b1;
    end else begin
        xmat_M_imag_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_12_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_12_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_12_address0 = grp_kernel_mmult_fu_6731_b_M_imag_12_address0;
    end else begin
        xmat_M_imag_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_12_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_12_ce0;
    end else begin
        xmat_M_imag_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_12_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_12_d0 = 32'd0;
    end else begin
        xmat_M_imag_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd12)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd12) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_12_we0 = 1'b1;
    end else begin
        xmat_M_imag_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_13_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_13_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_13_address0 = grp_kernel_mmult_fu_6731_b_M_imag_13_address0;
    end else begin
        xmat_M_imag_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_13_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_13_ce0;
    end else begin
        xmat_M_imag_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_13_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_13_d0 = 32'd0;
    end else begin
        xmat_M_imag_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd13)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd13) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_13_we0 = 1'b1;
    end else begin
        xmat_M_imag_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_14_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_14_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_14_address0 = grp_kernel_mmult_fu_6731_b_M_imag_14_address0;
    end else begin
        xmat_M_imag_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_14_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_14_ce0;
    end else begin
        xmat_M_imag_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_14_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_14_d0 = 32'd0;
    end else begin
        xmat_M_imag_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd14)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd14) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_14_we0 = 1'b1;
    end else begin
        xmat_M_imag_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_15_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_15_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_15_address0 = grp_kernel_mmult_fu_6731_b_M_imag_15_address0;
    end else begin
        xmat_M_imag_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_15_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_15_ce0;
    end else begin
        xmat_M_imag_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_15_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_15_d0 = 32'd0;
    end else begin
        xmat_M_imag_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd15)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd15) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_15_we0 = 1'b1;
    end else begin
        xmat_M_imag_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_16_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_16_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_16_address0 = grp_kernel_mmult_fu_6731_b_M_imag_16_address0;
    end else begin
        xmat_M_imag_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_16_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_16_ce0;
    end else begin
        xmat_M_imag_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_16_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_16_d0 = 32'd0;
    end else begin
        xmat_M_imag_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd16)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd16) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_16_we0 = 1'b1;
    end else begin
        xmat_M_imag_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_17_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_17_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_17_address0 = grp_kernel_mmult_fu_6731_b_M_imag_17_address0;
    end else begin
        xmat_M_imag_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_17_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_17_ce0;
    end else begin
        xmat_M_imag_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_17_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_17_d0 = 32'd0;
    end else begin
        xmat_M_imag_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd17)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd17) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_17_we0 = 1'b1;
    end else begin
        xmat_M_imag_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_18_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_18_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_18_address0 = grp_kernel_mmult_fu_6731_b_M_imag_18_address0;
    end else begin
        xmat_M_imag_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_18_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_18_ce0;
    end else begin
        xmat_M_imag_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_18_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_18_d0 = 32'd0;
    end else begin
        xmat_M_imag_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd18)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd18) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_18_we0 = 1'b1;
    end else begin
        xmat_M_imag_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_19_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_19_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_19_address0 = grp_kernel_mmult_fu_6731_b_M_imag_19_address0;
    end else begin
        xmat_M_imag_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_19_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_19_ce0;
    end else begin
        xmat_M_imag_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_19_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_19_d0 = 32'd0;
    end else begin
        xmat_M_imag_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd19)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd19) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_19_we0 = 1'b1;
    end else begin
        xmat_M_imag_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_1_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_1_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_1_address0 = grp_kernel_mmult_fu_6731_b_M_imag_1_address0;
    end else begin
        xmat_M_imag_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_1_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_1_ce0;
    end else begin
        xmat_M_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_1_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_1_d0 = 32'd0;
    end else begin
        xmat_M_imag_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd1)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd1) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_1_we0 = 1'b1;
    end else begin
        xmat_M_imag_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_20_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_20_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_20_address0 = grp_kernel_mmult_fu_6731_b_M_imag_20_address0;
    end else begin
        xmat_M_imag_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_20_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_20_ce0;
    end else begin
        xmat_M_imag_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_20_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_20_d0 = 32'd0;
    end else begin
        xmat_M_imag_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd20)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd20) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_20_we0 = 1'b1;
    end else begin
        xmat_M_imag_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_21_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_21_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_21_address0 = grp_kernel_mmult_fu_6731_b_M_imag_21_address0;
    end else begin
        xmat_M_imag_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_21_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_21_ce0;
    end else begin
        xmat_M_imag_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_21_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_21_d0 = 32'd0;
    end else begin
        xmat_M_imag_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd21)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd21) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_21_we0 = 1'b1;
    end else begin
        xmat_M_imag_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_22_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_22_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_22_address0 = grp_kernel_mmult_fu_6731_b_M_imag_22_address0;
    end else begin
        xmat_M_imag_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_22_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_22_ce0;
    end else begin
        xmat_M_imag_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_22_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_22_d0 = 32'd0;
    end else begin
        xmat_M_imag_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd22)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd22) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_22_we0 = 1'b1;
    end else begin
        xmat_M_imag_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_23_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_23_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_23_address0 = grp_kernel_mmult_fu_6731_b_M_imag_23_address0;
    end else begin
        xmat_M_imag_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_23_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_23_ce0;
    end else begin
        xmat_M_imag_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_23_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_23_d0 = 32'd0;
    end else begin
        xmat_M_imag_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd23)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd23) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_23_we0 = 1'b1;
    end else begin
        xmat_M_imag_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_24_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_24_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_24_address0 = grp_kernel_mmult_fu_6731_b_M_imag_24_address0;
    end else begin
        xmat_M_imag_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_24_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_24_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_24_ce0;
    end else begin
        xmat_M_imag_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_24_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_24_d0 = 32'd0;
    end else begin
        xmat_M_imag_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd24)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd24) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_24_we0 = 1'b1;
    end else begin
        xmat_M_imag_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_25_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_25_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_25_address0 = grp_kernel_mmult_fu_6731_b_M_imag_25_address0;
    end else begin
        xmat_M_imag_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_25_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_25_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_25_ce0;
    end else begin
        xmat_M_imag_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_25_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_25_d0 = 32'd0;
    end else begin
        xmat_M_imag_25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd25)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd25) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_25_we0 = 1'b1;
    end else begin
        xmat_M_imag_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_26_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_26_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_26_address0 = grp_kernel_mmult_fu_6731_b_M_imag_26_address0;
    end else begin
        xmat_M_imag_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_26_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_26_ce0;
    end else begin
        xmat_M_imag_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_26_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_26_d0 = 32'd0;
    end else begin
        xmat_M_imag_26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd26)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd26) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_26_we0 = 1'b1;
    end else begin
        xmat_M_imag_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_27_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_27_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_27_address0 = grp_kernel_mmult_fu_6731_b_M_imag_27_address0;
    end else begin
        xmat_M_imag_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_27_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_27_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_27_ce0;
    end else begin
        xmat_M_imag_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_27_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_27_d0 = 32'd0;
    end else begin
        xmat_M_imag_27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd27)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd27) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_27_we0 = 1'b1;
    end else begin
        xmat_M_imag_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_28_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_28_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_28_address0 = grp_kernel_mmult_fu_6731_b_M_imag_28_address0;
    end else begin
        xmat_M_imag_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_28_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_28_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_28_ce0;
    end else begin
        xmat_M_imag_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_28_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_28_d0 = 32'd0;
    end else begin
        xmat_M_imag_28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd28)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd28) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_28_we0 = 1'b1;
    end else begin
        xmat_M_imag_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_29_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_29_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_29_address0 = grp_kernel_mmult_fu_6731_b_M_imag_29_address0;
    end else begin
        xmat_M_imag_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_29_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_29_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_29_ce0;
    end else begin
        xmat_M_imag_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_29_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_29_d0 = 32'd0;
    end else begin
        xmat_M_imag_29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd29)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd29) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_29_we0 = 1'b1;
    end else begin
        xmat_M_imag_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_2_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_2_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_2_address0 = grp_kernel_mmult_fu_6731_b_M_imag_2_address0;
    end else begin
        xmat_M_imag_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_2_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_2_ce0;
    end else begin
        xmat_M_imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_2_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_2_d0 = 32'd0;
    end else begin
        xmat_M_imag_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd2)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd2) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_2_we0 = 1'b1;
    end else begin
        xmat_M_imag_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_30_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_30_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_30_address0 = grp_kernel_mmult_fu_6731_b_M_imag_30_address0;
    end else begin
        xmat_M_imag_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_30_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_30_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_30_ce0;
    end else begin
        xmat_M_imag_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_30_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_30_d0 = 32'd0;
    end else begin
        xmat_M_imag_30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd30)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd30) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_30_we0 = 1'b1;
    end else begin
        xmat_M_imag_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_31_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_31_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_31_address0 = grp_kernel_mmult_fu_6731_b_M_imag_31_address0;
    end else begin
        xmat_M_imag_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_31_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_31_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_31_ce0;
    end else begin
        xmat_M_imag_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_31_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_31_d0 = 32'd0;
    end else begin
        xmat_M_imag_31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd31)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd31) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_31_we0 = 1'b1;
    end else begin
        xmat_M_imag_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_32_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_32_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_32_address0 = grp_kernel_mmult_fu_6731_b_M_imag_32_address0;
    end else begin
        xmat_M_imag_32_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_32_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_32_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_32_ce0;
    end else begin
        xmat_M_imag_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_32_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_32_d0 = 32'd0;
    end else begin
        xmat_M_imag_32_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd32)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd32) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_32_we0 = 1'b1;
    end else begin
        xmat_M_imag_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_33_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_33_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_33_address0 = grp_kernel_mmult_fu_6731_b_M_imag_33_address0;
    end else begin
        xmat_M_imag_33_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_33_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_33_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_33_ce0;
    end else begin
        xmat_M_imag_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_33_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_33_d0 = 32'd0;
    end else begin
        xmat_M_imag_33_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd33)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd33) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_33_we0 = 1'b1;
    end else begin
        xmat_M_imag_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_34_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_34_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_34_address0 = grp_kernel_mmult_fu_6731_b_M_imag_34_address0;
    end else begin
        xmat_M_imag_34_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_34_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_34_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_34_ce0;
    end else begin
        xmat_M_imag_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_34_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_34_d0 = 32'd0;
    end else begin
        xmat_M_imag_34_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd34)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd34) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_34_we0 = 1'b1;
    end else begin
        xmat_M_imag_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_35_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_35_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_35_address0 = grp_kernel_mmult_fu_6731_b_M_imag_35_address0;
    end else begin
        xmat_M_imag_35_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_35_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_35_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_35_ce0;
    end else begin
        xmat_M_imag_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_35_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_35_d0 = 32'd0;
    end else begin
        xmat_M_imag_35_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd35)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd35) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_35_we0 = 1'b1;
    end else begin
        xmat_M_imag_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_36_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_36_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_36_address0 = grp_kernel_mmult_fu_6731_b_M_imag_36_address0;
    end else begin
        xmat_M_imag_36_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_36_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_36_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_36_ce0;
    end else begin
        xmat_M_imag_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_36_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_36_d0 = 32'd0;
    end else begin
        xmat_M_imag_36_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd36)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd36) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_36_we0 = 1'b1;
    end else begin
        xmat_M_imag_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_37_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_37_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_37_address0 = grp_kernel_mmult_fu_6731_b_M_imag_37_address0;
    end else begin
        xmat_M_imag_37_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_37_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_37_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_37_ce0;
    end else begin
        xmat_M_imag_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_37_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_37_d0 = 32'd0;
    end else begin
        xmat_M_imag_37_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd37)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd37) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_37_we0 = 1'b1;
    end else begin
        xmat_M_imag_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_38_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_38_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_38_address0 = grp_kernel_mmult_fu_6731_b_M_imag_38_address0;
    end else begin
        xmat_M_imag_38_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_38_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_38_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_38_ce0;
    end else begin
        xmat_M_imag_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_38_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_38_d0 = 32'd0;
    end else begin
        xmat_M_imag_38_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd38)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd38) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_38_we0 = 1'b1;
    end else begin
        xmat_M_imag_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_39_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_39_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_39_address0 = grp_kernel_mmult_fu_6731_b_M_imag_39_address0;
    end else begin
        xmat_M_imag_39_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_39_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_39_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_39_ce0;
    end else begin
        xmat_M_imag_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_39_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_39_d0 = 32'd0;
    end else begin
        xmat_M_imag_39_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd39)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd39) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_39_we0 = 1'b1;
    end else begin
        xmat_M_imag_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_3_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_3_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_3_address0 = grp_kernel_mmult_fu_6731_b_M_imag_3_address0;
    end else begin
        xmat_M_imag_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_3_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_3_ce0;
    end else begin
        xmat_M_imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_3_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_3_d0 = 32'd0;
    end else begin
        xmat_M_imag_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd3)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd3) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_3_we0 = 1'b1;
    end else begin
        xmat_M_imag_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_40_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_40_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_40_address0 = grp_kernel_mmult_fu_6731_b_M_imag_40_address0;
    end else begin
        xmat_M_imag_40_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_40_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_40_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_40_ce0;
    end else begin
        xmat_M_imag_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_40_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_40_d0 = 32'd0;
    end else begin
        xmat_M_imag_40_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd40)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd40) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_40_we0 = 1'b1;
    end else begin
        xmat_M_imag_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_41_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_41_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_41_address0 = grp_kernel_mmult_fu_6731_b_M_imag_41_address0;
    end else begin
        xmat_M_imag_41_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_41_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_41_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_41_ce0;
    end else begin
        xmat_M_imag_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_41_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_41_d0 = 32'd0;
    end else begin
        xmat_M_imag_41_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd41)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd41) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_41_we0 = 1'b1;
    end else begin
        xmat_M_imag_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_42_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_42_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_42_address0 = grp_kernel_mmult_fu_6731_b_M_imag_42_address0;
    end else begin
        xmat_M_imag_42_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_42_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_42_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_42_ce0;
    end else begin
        xmat_M_imag_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_42_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_42_d0 = 32'd0;
    end else begin
        xmat_M_imag_42_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd42)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd42) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_42_we0 = 1'b1;
    end else begin
        xmat_M_imag_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_43_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_43_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_43_address0 = grp_kernel_mmult_fu_6731_b_M_imag_43_address0;
    end else begin
        xmat_M_imag_43_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_43_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_43_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_43_ce0;
    end else begin
        xmat_M_imag_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_43_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_43_d0 = 32'd0;
    end else begin
        xmat_M_imag_43_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd43)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd43) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_43_we0 = 1'b1;
    end else begin
        xmat_M_imag_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_44_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_44_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_44_address0 = grp_kernel_mmult_fu_6731_b_M_imag_44_address0;
    end else begin
        xmat_M_imag_44_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_44_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_44_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_44_ce0;
    end else begin
        xmat_M_imag_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_44_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_44_d0 = 32'd0;
    end else begin
        xmat_M_imag_44_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd44)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd44) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_44_we0 = 1'b1;
    end else begin
        xmat_M_imag_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_45_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_45_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_45_address0 = grp_kernel_mmult_fu_6731_b_M_imag_45_address0;
    end else begin
        xmat_M_imag_45_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_45_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_45_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_45_ce0;
    end else begin
        xmat_M_imag_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_45_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_45_d0 = 32'd0;
    end else begin
        xmat_M_imag_45_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd45)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd45) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_45_we0 = 1'b1;
    end else begin
        xmat_M_imag_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_46_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_46_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_46_address0 = grp_kernel_mmult_fu_6731_b_M_imag_46_address0;
    end else begin
        xmat_M_imag_46_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_46_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_46_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_46_ce0;
    end else begin
        xmat_M_imag_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_46_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_46_d0 = 32'd0;
    end else begin
        xmat_M_imag_46_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd46)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd46) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_46_we0 = 1'b1;
    end else begin
        xmat_M_imag_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_47_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_47_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_47_address0 = grp_kernel_mmult_fu_6731_b_M_imag_47_address0;
    end else begin
        xmat_M_imag_47_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_47_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_47_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_47_ce0;
    end else begin
        xmat_M_imag_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_47_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_47_d0 = 32'd0;
    end else begin
        xmat_M_imag_47_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd47)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd47) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_47_we0 = 1'b1;
    end else begin
        xmat_M_imag_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_48_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_48_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_48_address0 = grp_kernel_mmult_fu_6731_b_M_imag_48_address0;
    end else begin
        xmat_M_imag_48_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_48_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_48_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_48_ce0;
    end else begin
        xmat_M_imag_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_48_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_48_d0 = 32'd0;
    end else begin
        xmat_M_imag_48_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd48)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd48) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_48_we0 = 1'b1;
    end else begin
        xmat_M_imag_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_49_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_49_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_49_address0 = grp_kernel_mmult_fu_6731_b_M_imag_49_address0;
    end else begin
        xmat_M_imag_49_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_49_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_49_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_49_ce0;
    end else begin
        xmat_M_imag_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_49_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_49_d0 = 32'd0;
    end else begin
        xmat_M_imag_49_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd49)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd49) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_49_we0 = 1'b1;
    end else begin
        xmat_M_imag_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_4_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_4_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_4_address0 = grp_kernel_mmult_fu_6731_b_M_imag_4_address0;
    end else begin
        xmat_M_imag_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_4_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_4_ce0;
    end else begin
        xmat_M_imag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_4_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_4_d0 = 32'd0;
    end else begin
        xmat_M_imag_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd4)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd4) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_4_we0 = 1'b1;
    end else begin
        xmat_M_imag_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_50_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_50_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_50_address0 = grp_kernel_mmult_fu_6731_b_M_imag_50_address0;
    end else begin
        xmat_M_imag_50_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_50_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_50_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_50_ce0;
    end else begin
        xmat_M_imag_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_50_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_50_d0 = 32'd0;
    end else begin
        xmat_M_imag_50_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd50)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd50) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_50_we0 = 1'b1;
    end else begin
        xmat_M_imag_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_51_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_51_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_51_address0 = grp_kernel_mmult_fu_6731_b_M_imag_51_address0;
    end else begin
        xmat_M_imag_51_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_51_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_51_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_51_ce0;
    end else begin
        xmat_M_imag_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_51_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_51_d0 = 32'd0;
    end else begin
        xmat_M_imag_51_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd51)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd51) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_51_we0 = 1'b1;
    end else begin
        xmat_M_imag_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_52_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_52_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_52_address0 = grp_kernel_mmult_fu_6731_b_M_imag_52_address0;
    end else begin
        xmat_M_imag_52_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_52_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_52_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_52_ce0;
    end else begin
        xmat_M_imag_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_52_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_52_d0 = 32'd0;
    end else begin
        xmat_M_imag_52_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd52)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd52) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_52_we0 = 1'b1;
    end else begin
        xmat_M_imag_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_53_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_53_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_53_address0 = grp_kernel_mmult_fu_6731_b_M_imag_53_address0;
    end else begin
        xmat_M_imag_53_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_53_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_53_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_53_ce0;
    end else begin
        xmat_M_imag_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_53_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_53_d0 = 32'd0;
    end else begin
        xmat_M_imag_53_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd53)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd53) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_53_we0 = 1'b1;
    end else begin
        xmat_M_imag_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_54_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_54_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_54_address0 = grp_kernel_mmult_fu_6731_b_M_imag_54_address0;
    end else begin
        xmat_M_imag_54_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_54_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_54_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_54_ce0;
    end else begin
        xmat_M_imag_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_54_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_54_d0 = 32'd0;
    end else begin
        xmat_M_imag_54_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd54)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd54) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_54_we0 = 1'b1;
    end else begin
        xmat_M_imag_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_55_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_55_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_55_address0 = grp_kernel_mmult_fu_6731_b_M_imag_55_address0;
    end else begin
        xmat_M_imag_55_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_55_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_55_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_55_ce0;
    end else begin
        xmat_M_imag_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_55_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_55_d0 = 32'd0;
    end else begin
        xmat_M_imag_55_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd55)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd55) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_55_we0 = 1'b1;
    end else begin
        xmat_M_imag_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_56_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_56_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_56_address0 = grp_kernel_mmult_fu_6731_b_M_imag_56_address0;
    end else begin
        xmat_M_imag_56_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_56_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_56_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_56_ce0;
    end else begin
        xmat_M_imag_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_56_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_56_d0 = 32'd0;
    end else begin
        xmat_M_imag_56_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd56)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd56) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_56_we0 = 1'b1;
    end else begin
        xmat_M_imag_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_57_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_57_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_57_address0 = grp_kernel_mmult_fu_6731_b_M_imag_57_address0;
    end else begin
        xmat_M_imag_57_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_57_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_57_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_57_ce0;
    end else begin
        xmat_M_imag_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_57_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_57_d0 = 32'd0;
    end else begin
        xmat_M_imag_57_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd57)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd57) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_57_we0 = 1'b1;
    end else begin
        xmat_M_imag_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_58_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_58_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_58_address0 = grp_kernel_mmult_fu_6731_b_M_imag_58_address0;
    end else begin
        xmat_M_imag_58_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_58_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_58_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_58_ce0;
    end else begin
        xmat_M_imag_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_58_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_58_d0 = 32'd0;
    end else begin
        xmat_M_imag_58_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd58)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd58) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_58_we0 = 1'b1;
    end else begin
        xmat_M_imag_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_59_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_59_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_59_address0 = grp_kernel_mmult_fu_6731_b_M_imag_59_address0;
    end else begin
        xmat_M_imag_59_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_59_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_59_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_59_ce0;
    end else begin
        xmat_M_imag_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_59_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_59_d0 = 32'd0;
    end else begin
        xmat_M_imag_59_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd59)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd59) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_59_we0 = 1'b1;
    end else begin
        xmat_M_imag_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_5_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_5_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_5_address0 = grp_kernel_mmult_fu_6731_b_M_imag_5_address0;
    end else begin
        xmat_M_imag_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_5_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_5_ce0;
    end else begin
        xmat_M_imag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_5_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_5_d0 = 32'd0;
    end else begin
        xmat_M_imag_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd5)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd5) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_5_we0 = 1'b1;
    end else begin
        xmat_M_imag_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_60_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_60_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_60_address0 = grp_kernel_mmult_fu_6731_b_M_imag_60_address0;
    end else begin
        xmat_M_imag_60_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_60_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_60_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_60_ce0;
    end else begin
        xmat_M_imag_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_60_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_60_d0 = 32'd0;
    end else begin
        xmat_M_imag_60_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd60)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd60) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_60_we0 = 1'b1;
    end else begin
        xmat_M_imag_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_61_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_61_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_61_address0 = grp_kernel_mmult_fu_6731_b_M_imag_61_address0;
    end else begin
        xmat_M_imag_61_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_61_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_61_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_61_ce0;
    end else begin
        xmat_M_imag_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_61_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_61_d0 = 32'd0;
    end else begin
        xmat_M_imag_61_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd61)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd61) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_61_we0 = 1'b1;
    end else begin
        xmat_M_imag_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_62_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_62_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_62_address0 = grp_kernel_mmult_fu_6731_b_M_imag_62_address0;
    end else begin
        xmat_M_imag_62_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_62_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_62_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_62_ce0;
    end else begin
        xmat_M_imag_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_62_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_62_d0 = 32'd0;
    end else begin
        xmat_M_imag_62_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd62)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd62) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_62_we0 = 1'b1;
    end else begin
        xmat_M_imag_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_63_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_63_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_63_address0 = grp_kernel_mmult_fu_6731_b_M_imag_63_address0;
    end else begin
        xmat_M_imag_63_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_63_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_63_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_63_ce0;
    end else begin
        xmat_M_imag_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_63_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_63_d0 = 32'd0;
    end else begin
        xmat_M_imag_63_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd63)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd63) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_63_we0 = 1'b1;
    end else begin
        xmat_M_imag_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_6_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_6_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_6_address0 = grp_kernel_mmult_fu_6731_b_M_imag_6_address0;
    end else begin
        xmat_M_imag_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_6_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_6_ce0;
    end else begin
        xmat_M_imag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_6_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_6_d0 = 32'd0;
    end else begin
        xmat_M_imag_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd6)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd6) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_6_we0 = 1'b1;
    end else begin
        xmat_M_imag_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_7_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_7_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_7_address0 = grp_kernel_mmult_fu_6731_b_M_imag_7_address0;
    end else begin
        xmat_M_imag_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_7_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_7_ce0;
    end else begin
        xmat_M_imag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_7_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_7_d0 = 32'd0;
    end else begin
        xmat_M_imag_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd7)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd7) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_7_we0 = 1'b1;
    end else begin
        xmat_M_imag_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_8_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_8_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_8_address0 = grp_kernel_mmult_fu_6731_b_M_imag_8_address0;
    end else begin
        xmat_M_imag_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_8_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_8_ce0;
    end else begin
        xmat_M_imag_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_8_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_8_d0 = 32'd0;
    end else begin
        xmat_M_imag_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd8)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd8) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_8_we0 = 1'b1;
    end else begin
        xmat_M_imag_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_9_address0 = zext_ln136_1_fu_8118_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_9_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_9_address0 = grp_kernel_mmult_fu_6731_b_M_imag_9_address0;
    end else begin
        xmat_M_imag_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_imag_9_ce0 = grp_kernel_mmult_fu_6731_b_M_imag_9_ce0;
    end else begin
        xmat_M_imag_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xmat_M_imag_9_d0 = bitcast_ln136_fu_8186_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_imag_9_d0 = 32'd0;
    end else begin
        xmat_M_imag_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd9)) | (~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (trunc_ln136_fu_8082_p1 == 6'd9) & (1'b1 == ap_CS_fsm_state12)))) begin
        xmat_M_imag_9_we0 = 1'b1;
    end else begin
        xmat_M_imag_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_0_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_0_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_0_address0 = grp_kernel_mmult_fu_6731_b_M_real_0_address0;
    end else begin
        xmat_M_real_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_0_ce0 = grp_kernel_mmult_fu_6731_b_M_real_0_ce0;
    end else begin
        xmat_M_real_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_0_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_0_d0 = 32'd0;
    end else begin
        xmat_M_real_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd0)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_0_we0 = 1'b1;
    end else begin
        xmat_M_real_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_10_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_10_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_10_address0 = grp_kernel_mmult_fu_6731_b_M_real_10_address0;
    end else begin
        xmat_M_real_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_10_ce0 = grp_kernel_mmult_fu_6731_b_M_real_10_ce0;
    end else begin
        xmat_M_real_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_10_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_10_d0 = 32'd0;
    end else begin
        xmat_M_real_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd10)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd10) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_10_we0 = 1'b1;
    end else begin
        xmat_M_real_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_11_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_11_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_11_address0 = grp_kernel_mmult_fu_6731_b_M_real_11_address0;
    end else begin
        xmat_M_real_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_11_ce0 = grp_kernel_mmult_fu_6731_b_M_real_11_ce0;
    end else begin
        xmat_M_real_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_11_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_11_d0 = 32'd0;
    end else begin
        xmat_M_real_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd11)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd11) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_11_we0 = 1'b1;
    end else begin
        xmat_M_real_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_12_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_12_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_12_address0 = grp_kernel_mmult_fu_6731_b_M_real_12_address0;
    end else begin
        xmat_M_real_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_12_ce0 = grp_kernel_mmult_fu_6731_b_M_real_12_ce0;
    end else begin
        xmat_M_real_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_12_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_12_d0 = 32'd0;
    end else begin
        xmat_M_real_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd12)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd12) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_12_we0 = 1'b1;
    end else begin
        xmat_M_real_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_13_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_13_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_13_address0 = grp_kernel_mmult_fu_6731_b_M_real_13_address0;
    end else begin
        xmat_M_real_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_13_ce0 = grp_kernel_mmult_fu_6731_b_M_real_13_ce0;
    end else begin
        xmat_M_real_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_13_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_13_d0 = 32'd0;
    end else begin
        xmat_M_real_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd13)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd13) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_13_we0 = 1'b1;
    end else begin
        xmat_M_real_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_14_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_14_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_14_address0 = grp_kernel_mmult_fu_6731_b_M_real_14_address0;
    end else begin
        xmat_M_real_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_14_ce0 = grp_kernel_mmult_fu_6731_b_M_real_14_ce0;
    end else begin
        xmat_M_real_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_14_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_14_d0 = 32'd0;
    end else begin
        xmat_M_real_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd14)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd14) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_14_we0 = 1'b1;
    end else begin
        xmat_M_real_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_15_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_15_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_15_address0 = grp_kernel_mmult_fu_6731_b_M_real_15_address0;
    end else begin
        xmat_M_real_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_15_ce0 = grp_kernel_mmult_fu_6731_b_M_real_15_ce0;
    end else begin
        xmat_M_real_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_15_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_15_d0 = 32'd0;
    end else begin
        xmat_M_real_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd15)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd15) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_15_we0 = 1'b1;
    end else begin
        xmat_M_real_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_16_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_16_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_16_address0 = grp_kernel_mmult_fu_6731_b_M_real_16_address0;
    end else begin
        xmat_M_real_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_16_ce0 = grp_kernel_mmult_fu_6731_b_M_real_16_ce0;
    end else begin
        xmat_M_real_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_16_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_16_d0 = 32'd0;
    end else begin
        xmat_M_real_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd16)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd16) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_16_we0 = 1'b1;
    end else begin
        xmat_M_real_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_17_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_17_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_17_address0 = grp_kernel_mmult_fu_6731_b_M_real_17_address0;
    end else begin
        xmat_M_real_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_17_ce0 = grp_kernel_mmult_fu_6731_b_M_real_17_ce0;
    end else begin
        xmat_M_real_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_17_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_17_d0 = 32'd0;
    end else begin
        xmat_M_real_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd17)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd17) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_17_we0 = 1'b1;
    end else begin
        xmat_M_real_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_18_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_18_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_18_address0 = grp_kernel_mmult_fu_6731_b_M_real_18_address0;
    end else begin
        xmat_M_real_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_18_ce0 = grp_kernel_mmult_fu_6731_b_M_real_18_ce0;
    end else begin
        xmat_M_real_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_18_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_18_d0 = 32'd0;
    end else begin
        xmat_M_real_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd18)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd18) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_18_we0 = 1'b1;
    end else begin
        xmat_M_real_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_19_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_19_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_19_address0 = grp_kernel_mmult_fu_6731_b_M_real_19_address0;
    end else begin
        xmat_M_real_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_19_ce0 = grp_kernel_mmult_fu_6731_b_M_real_19_ce0;
    end else begin
        xmat_M_real_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_19_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_19_d0 = 32'd0;
    end else begin
        xmat_M_real_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd19)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd19) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_19_we0 = 1'b1;
    end else begin
        xmat_M_real_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_1_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_1_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_1_address0 = grp_kernel_mmult_fu_6731_b_M_real_1_address0;
    end else begin
        xmat_M_real_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_1_ce0 = grp_kernel_mmult_fu_6731_b_M_real_1_ce0;
    end else begin
        xmat_M_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_1_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_1_d0 = 32'd0;
    end else begin
        xmat_M_real_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd1)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_1_we0 = 1'b1;
    end else begin
        xmat_M_real_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_20_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_20_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_20_address0 = grp_kernel_mmult_fu_6731_b_M_real_20_address0;
    end else begin
        xmat_M_real_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_20_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_20_ce0 = grp_kernel_mmult_fu_6731_b_M_real_20_ce0;
    end else begin
        xmat_M_real_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_20_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_20_d0 = 32'd0;
    end else begin
        xmat_M_real_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd20)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd20) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_20_we0 = 1'b1;
    end else begin
        xmat_M_real_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_21_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_21_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_21_address0 = grp_kernel_mmult_fu_6731_b_M_real_21_address0;
    end else begin
        xmat_M_real_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_21_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_21_ce0 = grp_kernel_mmult_fu_6731_b_M_real_21_ce0;
    end else begin
        xmat_M_real_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_21_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_21_d0 = 32'd0;
    end else begin
        xmat_M_real_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd21)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd21) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_21_we0 = 1'b1;
    end else begin
        xmat_M_real_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_22_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_22_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_22_address0 = grp_kernel_mmult_fu_6731_b_M_real_22_address0;
    end else begin
        xmat_M_real_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_22_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_22_ce0 = grp_kernel_mmult_fu_6731_b_M_real_22_ce0;
    end else begin
        xmat_M_real_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_22_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_22_d0 = 32'd0;
    end else begin
        xmat_M_real_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd22)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd22) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_22_we0 = 1'b1;
    end else begin
        xmat_M_real_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_23_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_23_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_23_address0 = grp_kernel_mmult_fu_6731_b_M_real_23_address0;
    end else begin
        xmat_M_real_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_23_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_23_ce0 = grp_kernel_mmult_fu_6731_b_M_real_23_ce0;
    end else begin
        xmat_M_real_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_23_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_23_d0 = 32'd0;
    end else begin
        xmat_M_real_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd23)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd23) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_23_we0 = 1'b1;
    end else begin
        xmat_M_real_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_24_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_24_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_24_address0 = grp_kernel_mmult_fu_6731_b_M_real_24_address0;
    end else begin
        xmat_M_real_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_24_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_24_ce0 = grp_kernel_mmult_fu_6731_b_M_real_24_ce0;
    end else begin
        xmat_M_real_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_24_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_24_d0 = 32'd0;
    end else begin
        xmat_M_real_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd24)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd24) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_24_we0 = 1'b1;
    end else begin
        xmat_M_real_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_25_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_25_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_25_address0 = grp_kernel_mmult_fu_6731_b_M_real_25_address0;
    end else begin
        xmat_M_real_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_25_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_25_ce0 = grp_kernel_mmult_fu_6731_b_M_real_25_ce0;
    end else begin
        xmat_M_real_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_25_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_25_d0 = 32'd0;
    end else begin
        xmat_M_real_25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd25)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd25) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_25_we0 = 1'b1;
    end else begin
        xmat_M_real_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_26_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_26_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_26_address0 = grp_kernel_mmult_fu_6731_b_M_real_26_address0;
    end else begin
        xmat_M_real_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_26_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_26_ce0 = grp_kernel_mmult_fu_6731_b_M_real_26_ce0;
    end else begin
        xmat_M_real_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_26_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_26_d0 = 32'd0;
    end else begin
        xmat_M_real_26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd26)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd26) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_26_we0 = 1'b1;
    end else begin
        xmat_M_real_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_27_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_27_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_27_address0 = grp_kernel_mmult_fu_6731_b_M_real_27_address0;
    end else begin
        xmat_M_real_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_27_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_27_ce0 = grp_kernel_mmult_fu_6731_b_M_real_27_ce0;
    end else begin
        xmat_M_real_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_27_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_27_d0 = 32'd0;
    end else begin
        xmat_M_real_27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd27)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd27) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_27_we0 = 1'b1;
    end else begin
        xmat_M_real_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_28_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_28_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_28_address0 = grp_kernel_mmult_fu_6731_b_M_real_28_address0;
    end else begin
        xmat_M_real_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_28_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_28_ce0 = grp_kernel_mmult_fu_6731_b_M_real_28_ce0;
    end else begin
        xmat_M_real_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_28_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_28_d0 = 32'd0;
    end else begin
        xmat_M_real_28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd28)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd28) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_28_we0 = 1'b1;
    end else begin
        xmat_M_real_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_29_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_29_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_29_address0 = grp_kernel_mmult_fu_6731_b_M_real_29_address0;
    end else begin
        xmat_M_real_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_29_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_29_ce0 = grp_kernel_mmult_fu_6731_b_M_real_29_ce0;
    end else begin
        xmat_M_real_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_29_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_29_d0 = 32'd0;
    end else begin
        xmat_M_real_29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd29)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd29) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_29_we0 = 1'b1;
    end else begin
        xmat_M_real_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_2_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_2_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_2_address0 = grp_kernel_mmult_fu_6731_b_M_real_2_address0;
    end else begin
        xmat_M_real_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_2_ce0 = grp_kernel_mmult_fu_6731_b_M_real_2_ce0;
    end else begin
        xmat_M_real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_2_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_2_d0 = 32'd0;
    end else begin
        xmat_M_real_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd2)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd2) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_2_we0 = 1'b1;
    end else begin
        xmat_M_real_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_30_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_30_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_30_address0 = grp_kernel_mmult_fu_6731_b_M_real_30_address0;
    end else begin
        xmat_M_real_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_30_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_30_ce0 = grp_kernel_mmult_fu_6731_b_M_real_30_ce0;
    end else begin
        xmat_M_real_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_30_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_30_d0 = 32'd0;
    end else begin
        xmat_M_real_30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd30)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd30) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_30_we0 = 1'b1;
    end else begin
        xmat_M_real_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_31_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_31_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_31_address0 = grp_kernel_mmult_fu_6731_b_M_real_31_address0;
    end else begin
        xmat_M_real_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_31_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_31_ce0 = grp_kernel_mmult_fu_6731_b_M_real_31_ce0;
    end else begin
        xmat_M_real_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_31_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_31_d0 = 32'd0;
    end else begin
        xmat_M_real_31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd31)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd31) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_31_we0 = 1'b1;
    end else begin
        xmat_M_real_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_32_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_32_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_32_address0 = grp_kernel_mmult_fu_6731_b_M_real_32_address0;
    end else begin
        xmat_M_real_32_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_32_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_32_ce0 = grp_kernel_mmult_fu_6731_b_M_real_32_ce0;
    end else begin
        xmat_M_real_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_32_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_32_d0 = 32'd0;
    end else begin
        xmat_M_real_32_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd32)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd32) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_32_we0 = 1'b1;
    end else begin
        xmat_M_real_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_33_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_33_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_33_address0 = grp_kernel_mmult_fu_6731_b_M_real_33_address0;
    end else begin
        xmat_M_real_33_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_33_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_33_ce0 = grp_kernel_mmult_fu_6731_b_M_real_33_ce0;
    end else begin
        xmat_M_real_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_33_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_33_d0 = 32'd0;
    end else begin
        xmat_M_real_33_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd33)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd33) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_33_we0 = 1'b1;
    end else begin
        xmat_M_real_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_34_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_34_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_34_address0 = grp_kernel_mmult_fu_6731_b_M_real_34_address0;
    end else begin
        xmat_M_real_34_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_34_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_34_ce0 = grp_kernel_mmult_fu_6731_b_M_real_34_ce0;
    end else begin
        xmat_M_real_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_34_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_34_d0 = 32'd0;
    end else begin
        xmat_M_real_34_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd34)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd34) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_34_we0 = 1'b1;
    end else begin
        xmat_M_real_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_35_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_35_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_35_address0 = grp_kernel_mmult_fu_6731_b_M_real_35_address0;
    end else begin
        xmat_M_real_35_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_35_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_35_ce0 = grp_kernel_mmult_fu_6731_b_M_real_35_ce0;
    end else begin
        xmat_M_real_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_35_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_35_d0 = 32'd0;
    end else begin
        xmat_M_real_35_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd35)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd35) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_35_we0 = 1'b1;
    end else begin
        xmat_M_real_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_36_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_36_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_36_address0 = grp_kernel_mmult_fu_6731_b_M_real_36_address0;
    end else begin
        xmat_M_real_36_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_36_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_36_ce0 = grp_kernel_mmult_fu_6731_b_M_real_36_ce0;
    end else begin
        xmat_M_real_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_36_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_36_d0 = 32'd0;
    end else begin
        xmat_M_real_36_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd36)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd36) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_36_we0 = 1'b1;
    end else begin
        xmat_M_real_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_37_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_37_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_37_address0 = grp_kernel_mmult_fu_6731_b_M_real_37_address0;
    end else begin
        xmat_M_real_37_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_37_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_37_ce0 = grp_kernel_mmult_fu_6731_b_M_real_37_ce0;
    end else begin
        xmat_M_real_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_37_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_37_d0 = 32'd0;
    end else begin
        xmat_M_real_37_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd37)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd37) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_37_we0 = 1'b1;
    end else begin
        xmat_M_real_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_38_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_38_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_38_address0 = grp_kernel_mmult_fu_6731_b_M_real_38_address0;
    end else begin
        xmat_M_real_38_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_38_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_38_ce0 = grp_kernel_mmult_fu_6731_b_M_real_38_ce0;
    end else begin
        xmat_M_real_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_38_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_38_d0 = 32'd0;
    end else begin
        xmat_M_real_38_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd38)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd38) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_38_we0 = 1'b1;
    end else begin
        xmat_M_real_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_39_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_39_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_39_address0 = grp_kernel_mmult_fu_6731_b_M_real_39_address0;
    end else begin
        xmat_M_real_39_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_39_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_39_ce0 = grp_kernel_mmult_fu_6731_b_M_real_39_ce0;
    end else begin
        xmat_M_real_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_39_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_39_d0 = 32'd0;
    end else begin
        xmat_M_real_39_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd39)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd39) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_39_we0 = 1'b1;
    end else begin
        xmat_M_real_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_3_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_3_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_3_address0 = grp_kernel_mmult_fu_6731_b_M_real_3_address0;
    end else begin
        xmat_M_real_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_3_ce0 = grp_kernel_mmult_fu_6731_b_M_real_3_ce0;
    end else begin
        xmat_M_real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_3_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_3_d0 = 32'd0;
    end else begin
        xmat_M_real_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd3)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd3) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_3_we0 = 1'b1;
    end else begin
        xmat_M_real_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_40_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_40_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_40_address0 = grp_kernel_mmult_fu_6731_b_M_real_40_address0;
    end else begin
        xmat_M_real_40_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_40_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_40_ce0 = grp_kernel_mmult_fu_6731_b_M_real_40_ce0;
    end else begin
        xmat_M_real_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_40_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_40_d0 = 32'd0;
    end else begin
        xmat_M_real_40_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd40)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd40) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_40_we0 = 1'b1;
    end else begin
        xmat_M_real_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_41_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_41_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_41_address0 = grp_kernel_mmult_fu_6731_b_M_real_41_address0;
    end else begin
        xmat_M_real_41_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_41_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_41_ce0 = grp_kernel_mmult_fu_6731_b_M_real_41_ce0;
    end else begin
        xmat_M_real_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_41_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_41_d0 = 32'd0;
    end else begin
        xmat_M_real_41_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd41)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd41) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_41_we0 = 1'b1;
    end else begin
        xmat_M_real_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_42_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_42_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_42_address0 = grp_kernel_mmult_fu_6731_b_M_real_42_address0;
    end else begin
        xmat_M_real_42_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_42_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_42_ce0 = grp_kernel_mmult_fu_6731_b_M_real_42_ce0;
    end else begin
        xmat_M_real_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_42_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_42_d0 = 32'd0;
    end else begin
        xmat_M_real_42_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd42)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd42) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_42_we0 = 1'b1;
    end else begin
        xmat_M_real_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_43_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_43_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_43_address0 = grp_kernel_mmult_fu_6731_b_M_real_43_address0;
    end else begin
        xmat_M_real_43_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_43_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_43_ce0 = grp_kernel_mmult_fu_6731_b_M_real_43_ce0;
    end else begin
        xmat_M_real_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_43_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_43_d0 = 32'd0;
    end else begin
        xmat_M_real_43_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd43)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd43) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_43_we0 = 1'b1;
    end else begin
        xmat_M_real_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_44_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_44_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_44_address0 = grp_kernel_mmult_fu_6731_b_M_real_44_address0;
    end else begin
        xmat_M_real_44_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_44_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_44_ce0 = grp_kernel_mmult_fu_6731_b_M_real_44_ce0;
    end else begin
        xmat_M_real_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_44_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_44_d0 = 32'd0;
    end else begin
        xmat_M_real_44_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd44)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd44) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_44_we0 = 1'b1;
    end else begin
        xmat_M_real_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_45_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_45_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_45_address0 = grp_kernel_mmult_fu_6731_b_M_real_45_address0;
    end else begin
        xmat_M_real_45_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_45_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_45_ce0 = grp_kernel_mmult_fu_6731_b_M_real_45_ce0;
    end else begin
        xmat_M_real_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_45_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_45_d0 = 32'd0;
    end else begin
        xmat_M_real_45_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd45)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd45) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_45_we0 = 1'b1;
    end else begin
        xmat_M_real_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_46_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_46_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_46_address0 = grp_kernel_mmult_fu_6731_b_M_real_46_address0;
    end else begin
        xmat_M_real_46_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_46_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_46_ce0 = grp_kernel_mmult_fu_6731_b_M_real_46_ce0;
    end else begin
        xmat_M_real_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_46_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_46_d0 = 32'd0;
    end else begin
        xmat_M_real_46_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd46)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd46) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_46_we0 = 1'b1;
    end else begin
        xmat_M_real_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_47_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_47_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_47_address0 = grp_kernel_mmult_fu_6731_b_M_real_47_address0;
    end else begin
        xmat_M_real_47_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_47_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_47_ce0 = grp_kernel_mmult_fu_6731_b_M_real_47_ce0;
    end else begin
        xmat_M_real_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_47_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_47_d0 = 32'd0;
    end else begin
        xmat_M_real_47_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd47)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd47) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_47_we0 = 1'b1;
    end else begin
        xmat_M_real_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_48_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_48_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_48_address0 = grp_kernel_mmult_fu_6731_b_M_real_48_address0;
    end else begin
        xmat_M_real_48_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_48_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_48_ce0 = grp_kernel_mmult_fu_6731_b_M_real_48_ce0;
    end else begin
        xmat_M_real_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_48_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_48_d0 = 32'd0;
    end else begin
        xmat_M_real_48_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd48)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd48) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_48_we0 = 1'b1;
    end else begin
        xmat_M_real_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_49_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_49_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_49_address0 = grp_kernel_mmult_fu_6731_b_M_real_49_address0;
    end else begin
        xmat_M_real_49_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_49_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_49_ce0 = grp_kernel_mmult_fu_6731_b_M_real_49_ce0;
    end else begin
        xmat_M_real_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_49_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_49_d0 = 32'd0;
    end else begin
        xmat_M_real_49_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd49)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd49) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_49_we0 = 1'b1;
    end else begin
        xmat_M_real_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_4_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_4_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_4_address0 = grp_kernel_mmult_fu_6731_b_M_real_4_address0;
    end else begin
        xmat_M_real_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_4_ce0 = grp_kernel_mmult_fu_6731_b_M_real_4_ce0;
    end else begin
        xmat_M_real_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_4_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_4_d0 = 32'd0;
    end else begin
        xmat_M_real_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd4)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd4) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_4_we0 = 1'b1;
    end else begin
        xmat_M_real_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_50_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_50_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_50_address0 = grp_kernel_mmult_fu_6731_b_M_real_50_address0;
    end else begin
        xmat_M_real_50_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_50_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_50_ce0 = grp_kernel_mmult_fu_6731_b_M_real_50_ce0;
    end else begin
        xmat_M_real_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_50_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_50_d0 = 32'd0;
    end else begin
        xmat_M_real_50_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd50)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd50) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_50_we0 = 1'b1;
    end else begin
        xmat_M_real_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_51_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_51_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_51_address0 = grp_kernel_mmult_fu_6731_b_M_real_51_address0;
    end else begin
        xmat_M_real_51_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_51_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_51_ce0 = grp_kernel_mmult_fu_6731_b_M_real_51_ce0;
    end else begin
        xmat_M_real_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_51_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_51_d0 = 32'd0;
    end else begin
        xmat_M_real_51_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd51)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd51) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_51_we0 = 1'b1;
    end else begin
        xmat_M_real_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_52_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_52_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_52_address0 = grp_kernel_mmult_fu_6731_b_M_real_52_address0;
    end else begin
        xmat_M_real_52_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_52_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_52_ce0 = grp_kernel_mmult_fu_6731_b_M_real_52_ce0;
    end else begin
        xmat_M_real_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_52_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_52_d0 = 32'd0;
    end else begin
        xmat_M_real_52_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd52)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd52) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_52_we0 = 1'b1;
    end else begin
        xmat_M_real_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_53_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_53_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_53_address0 = grp_kernel_mmult_fu_6731_b_M_real_53_address0;
    end else begin
        xmat_M_real_53_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_53_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_53_ce0 = grp_kernel_mmult_fu_6731_b_M_real_53_ce0;
    end else begin
        xmat_M_real_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_53_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_53_d0 = 32'd0;
    end else begin
        xmat_M_real_53_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd53)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd53) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_53_we0 = 1'b1;
    end else begin
        xmat_M_real_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_54_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_54_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_54_address0 = grp_kernel_mmult_fu_6731_b_M_real_54_address0;
    end else begin
        xmat_M_real_54_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_54_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_54_ce0 = grp_kernel_mmult_fu_6731_b_M_real_54_ce0;
    end else begin
        xmat_M_real_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_54_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_54_d0 = 32'd0;
    end else begin
        xmat_M_real_54_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd54)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd54) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_54_we0 = 1'b1;
    end else begin
        xmat_M_real_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_55_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_55_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_55_address0 = grp_kernel_mmult_fu_6731_b_M_real_55_address0;
    end else begin
        xmat_M_real_55_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_55_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_55_ce0 = grp_kernel_mmult_fu_6731_b_M_real_55_ce0;
    end else begin
        xmat_M_real_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_55_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_55_d0 = 32'd0;
    end else begin
        xmat_M_real_55_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd55)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd55) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_55_we0 = 1'b1;
    end else begin
        xmat_M_real_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_56_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_56_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_56_address0 = grp_kernel_mmult_fu_6731_b_M_real_56_address0;
    end else begin
        xmat_M_real_56_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_56_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_56_ce0 = grp_kernel_mmult_fu_6731_b_M_real_56_ce0;
    end else begin
        xmat_M_real_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_56_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_56_d0 = 32'd0;
    end else begin
        xmat_M_real_56_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd56)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd56) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_56_we0 = 1'b1;
    end else begin
        xmat_M_real_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_57_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_57_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_57_address0 = grp_kernel_mmult_fu_6731_b_M_real_57_address0;
    end else begin
        xmat_M_real_57_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_57_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_57_ce0 = grp_kernel_mmult_fu_6731_b_M_real_57_ce0;
    end else begin
        xmat_M_real_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_57_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_57_d0 = 32'd0;
    end else begin
        xmat_M_real_57_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd57)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd57) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_57_we0 = 1'b1;
    end else begin
        xmat_M_real_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_58_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_58_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_58_address0 = grp_kernel_mmult_fu_6731_b_M_real_58_address0;
    end else begin
        xmat_M_real_58_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_58_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_58_ce0 = grp_kernel_mmult_fu_6731_b_M_real_58_ce0;
    end else begin
        xmat_M_real_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_58_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_58_d0 = 32'd0;
    end else begin
        xmat_M_real_58_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd58)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd58) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_58_we0 = 1'b1;
    end else begin
        xmat_M_real_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_59_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_59_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_59_address0 = grp_kernel_mmult_fu_6731_b_M_real_59_address0;
    end else begin
        xmat_M_real_59_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_59_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_59_ce0 = grp_kernel_mmult_fu_6731_b_M_real_59_ce0;
    end else begin
        xmat_M_real_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_59_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_59_d0 = 32'd0;
    end else begin
        xmat_M_real_59_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd59)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd59) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_59_we0 = 1'b1;
    end else begin
        xmat_M_real_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_5_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_5_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_5_address0 = grp_kernel_mmult_fu_6731_b_M_real_5_address0;
    end else begin
        xmat_M_real_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_5_ce0 = grp_kernel_mmult_fu_6731_b_M_real_5_ce0;
    end else begin
        xmat_M_real_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_5_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_5_d0 = 32'd0;
    end else begin
        xmat_M_real_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd5)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd5) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_5_we0 = 1'b1;
    end else begin
        xmat_M_real_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_60_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_60_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_60_address0 = grp_kernel_mmult_fu_6731_b_M_real_60_address0;
    end else begin
        xmat_M_real_60_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_60_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_60_ce0 = grp_kernel_mmult_fu_6731_b_M_real_60_ce0;
    end else begin
        xmat_M_real_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_60_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_60_d0 = 32'd0;
    end else begin
        xmat_M_real_60_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd60)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd60) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_60_we0 = 1'b1;
    end else begin
        xmat_M_real_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_61_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_61_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_61_address0 = grp_kernel_mmult_fu_6731_b_M_real_61_address0;
    end else begin
        xmat_M_real_61_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_61_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_61_ce0 = grp_kernel_mmult_fu_6731_b_M_real_61_ce0;
    end else begin
        xmat_M_real_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_61_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_61_d0 = 32'd0;
    end else begin
        xmat_M_real_61_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd61)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd61) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_61_we0 = 1'b1;
    end else begin
        xmat_M_real_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_62_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_62_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_62_address0 = grp_kernel_mmult_fu_6731_b_M_real_62_address0;
    end else begin
        xmat_M_real_62_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_62_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_62_ce0 = grp_kernel_mmult_fu_6731_b_M_real_62_ce0;
    end else begin
        xmat_M_real_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_62_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_62_d0 = 32'd0;
    end else begin
        xmat_M_real_62_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd62)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd62) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_62_we0 = 1'b1;
    end else begin
        xmat_M_real_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_63_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_63_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_63_address0 = grp_kernel_mmult_fu_6731_b_M_real_63_address0;
    end else begin
        xmat_M_real_63_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_63_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_63_ce0 = grp_kernel_mmult_fu_6731_b_M_real_63_ce0;
    end else begin
        xmat_M_real_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_63_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_63_d0 = 32'd0;
    end else begin
        xmat_M_real_63_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd63)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd63) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_63_we0 = 1'b1;
    end else begin
        xmat_M_real_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_6_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_6_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_6_address0 = grp_kernel_mmult_fu_6731_b_M_real_6_address0;
    end else begin
        xmat_M_real_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_6_ce0 = grp_kernel_mmult_fu_6731_b_M_real_6_ce0;
    end else begin
        xmat_M_real_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_6_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_6_d0 = 32'd0;
    end else begin
        xmat_M_real_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd6)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd6) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_6_we0 = 1'b1;
    end else begin
        xmat_M_real_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_7_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_7_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_7_address0 = grp_kernel_mmult_fu_6731_b_M_real_7_address0;
    end else begin
        xmat_M_real_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_7_ce0 = grp_kernel_mmult_fu_6731_b_M_real_7_ce0;
    end else begin
        xmat_M_real_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_7_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_7_d0 = 32'd0;
    end else begin
        xmat_M_real_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd7)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd7) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_7_we0 = 1'b1;
    end else begin
        xmat_M_real_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_8_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_8_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_8_address0 = grp_kernel_mmult_fu_6731_b_M_real_8_address0;
    end else begin
        xmat_M_real_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_8_ce0 = grp_kernel_mmult_fu_6731_b_M_real_8_ce0;
    end else begin
        xmat_M_real_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_8_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_8_d0 = 32'd0;
    end else begin
        xmat_M_real_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd8)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd8) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_8_we0 = 1'b1;
    end else begin
        xmat_M_real_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_9_address0 = zext_ln126_1_fu_7900_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_9_address0 = zext_ln1027_1_fu_7244_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_9_address0 = grp_kernel_mmult_fu_6731_b_M_real_9_address0;
    end else begin
        xmat_M_real_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xmat_M_real_9_ce0 = grp_kernel_mmult_fu_6731_b_M_real_9_ce0;
    end else begin
        xmat_M_real_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xmat_M_real_9_d0 = bitcast_ln126_fu_7968_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xmat_M_real_9_d0 = 32'd0;
    end else begin
        xmat_M_real_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (trunc_ln1027_1_reg_8877 == 6'd9)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (trunc_ln126_fu_7864_p1 == 6'd9) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_M_real_9_we0 = 1'b1;
    end else begin
        xmat_M_real_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln131_fu_8042_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | ((icmp_ln121_fu_7824_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_stream_TDATA_blk_n = xmat_stream_TVALID;
    end else begin
        xmat_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12)) | (~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        xmat_stream_TREADY = 1'b1;
    end else begin
        xmat_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln85_1_fu_7205_p2 == 1'd1) & (icmp_ln85_fu_7199_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln85_1_fu_7205_p2 == 1'd0) & (icmp_ln85_fu_7199_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln88_1_fu_7382_p2 == 1'd1) & (icmp_ln88_fu_7376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((icmp_ln88_1_fu_7382_p2 == 1'd0) & (icmp_ln88_fu_7376_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln98_fu_7388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if ((~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (icmp_ln108_fu_7606_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if ((~((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln108_fu_7606_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if ((~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln121_fu_7824_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln121_fu_7824_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if ((~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (icmp_ln131_fu_8042_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if ((~((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln131_fu_8042_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_kernel_mmult_fu_6731_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15) & (icmp_ln145_fu_8745_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln145_fu_8745_p2 == 1'd0) & (1'b0 == ap_block_state15_io) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln103_fu_7458_p2 = (zext_ln99_fu_7436_p1 + zext_ln103_fu_7454_p1);

assign add_ln108_fu_7612_p2 = (indvar_flatten11_reg_6621 + 17'd1);

assign add_ln113_fu_7676_p2 = (zext_ln109_fu_7654_p1 + zext_ln113_fu_7672_p1);

assign add_ln121_fu_7830_p2 = (indvar_flatten23_reg_6654 + 17'd1);

assign add_ln126_fu_7894_p2 = (zext_ln122_fu_7886_p1 + zext_ln126_fu_7890_p1);

assign add_ln131_fu_8048_p2 = (indvar_flatten35_reg_6687 + 17'd1);

assign add_ln136_fu_8112_p2 = (zext_ln132_fu_8104_p1 + zext_ln136_fu_8108_p1);

assign add_ln85_1_fu_7037_p2 = (12'd1 + phi_ln85_1_reg_6554);

assign add_ln85_fu_7031_p2 = (phi_ln85_reg_6542 + 4'd1);

assign add_ln88_1_fu_7231_p2 = (phi_ln88_1_reg_6577 + 4'd1);

assign add_ln88_fu_7211_p2 = (12'd1 + phi_ln88_reg_6565);

assign add_ln98_fu_7394_p2 = (indvar_flatten_reg_6588 + 17'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10 = ((icmp_ln121_fu_7824_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state12 = ((icmp_ln131_fu_8042_p2 == 1'd0) & (xmat_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state15_io = ((icmp_ln145_fu_8745_p2 == 1'd0) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((icmp_ln98_fu_7388_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((icmp_ln108_fu_7606_p2 == 1'd0) & (rxmat_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln103_fu_7532_p1 = rxmat_stream_TDATA;

assign bitcast_ln113_fu_7750_p1 = rxmat_stream_TDATA;

assign bitcast_ln126_fu_7968_p1 = xmat_stream_TDATA;

assign bitcast_ln136_fu_8186_p1 = xmat_stream_TDATA;

assign bitcast_ln147_fu_8790_p1 = tmp_s_fu_8768_p18;

assign bitcast_ln150_fu_8816_p1 = tmp_10_fu_8794_p18;

assign grp_kernel_mmult_fu_6731_ap_start = grp_kernel_mmult_fu_6731_ap_start_reg;

assign i_1_fu_7618_p2 = (5'd1 + i9_0_reg_6632);

assign i_2_fu_7836_p2 = (13'd1 + i12_0_reg_6665);

assign i_3_fu_8054_p2 = (13'd1 + i15_0_reg_6698);

assign i_4_fu_8751_p2 = (i18_0_reg_6720 + 5'd1);

assign i_fu_7400_p2 = (5'd1 + i_0_reg_6599);

assign icmp_ln108_fu_7606_p2 = ((indvar_flatten11_reg_6621 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_7624_p2 = ((j10_0_reg_6643 == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln121_fu_7824_p2 = ((indvar_flatten23_reg_6654 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_7842_p2 = ((j13_0_reg_6676 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln131_fu_8042_p2 = ((indvar_flatten35_reg_6687 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_8060_p2 = ((j16_0_reg_6709 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_8745_p2 = ((i18_0_reg_6720 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_8420_p2 = ((transaction_number_r_reg_8848 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln85_1_fu_7205_p2 = ((phi_ln85_reg_6542 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_7199_p2 = ((phi_ln85_1_reg_6554 == 12'd4095) ? 1'b1 : 1'b0);

assign icmp_ln88_1_fu_7382_p2 = ((phi_ln88_reg_6565 == 12'd4095) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_7376_p2 = ((phi_ln88_1_reg_6577 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_7388_p2 = ((indvar_flatten_reg_6588 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_7406_p2 = ((j_0_reg_6610 == 13'd4096) ? 1'b1 : 1'b0);

assign j_1_fu_7818_p2 = (select_ln113_fu_7630_p3 + 13'd1);

assign j_2_fu_8036_p2 = (select_ln126_fu_7848_p3 + 5'd1);

assign j_3_fu_8254_p2 = (select_ln136_fu_8066_p3 + 5'd1);

assign j_fu_7600_p2 = (select_ln103_fu_7412_p3 + 13'd1);

assign out_stream_TDATA = {{bitcast_ln147_fu_8790_p1}, {bitcast_ln150_fu_8816_p1}};

assign out_stream_TKEEP = 8'd255;

assign out_stream_TLAST = ((icmp_ln155_reg_9149[0:0] === 1'b1) ? temp_last_V_fu_8829_p2 : tmp_last_V_fu_1370);

assign out_stream_TSTRB = 8'd255;

assign select_ln103_1_fu_7420_p3 = ((icmp_ln99_fu_7406_p2[0:0] === 1'b1) ? i_fu_7400_p2 : i_0_reg_6599);

assign select_ln103_fu_7412_p3 = ((icmp_ln99_fu_7406_p2[0:0] === 1'b1) ? 13'd0 : j_0_reg_6610);

assign select_ln113_1_fu_7638_p3 = ((icmp_ln109_fu_7624_p2[0:0] === 1'b1) ? i_1_fu_7618_p2 : i9_0_reg_6632);

assign select_ln113_fu_7630_p3 = ((icmp_ln109_fu_7624_p2[0:0] === 1'b1) ? 13'd0 : j10_0_reg_6643);

assign select_ln126_1_fu_7856_p3 = ((icmp_ln122_fu_7842_p2[0:0] === 1'b1) ? i_2_fu_7836_p2 : i12_0_reg_6665);

assign select_ln126_fu_7848_p3 = ((icmp_ln122_fu_7842_p2[0:0] === 1'b1) ? 5'd0 : j13_0_reg_6676);

assign select_ln136_1_fu_8074_p3 = ((icmp_ln132_fu_8060_p2[0:0] === 1'b1) ? i_3_fu_8054_p2 : i15_0_reg_6698);

assign select_ln136_fu_8066_p3 = ((icmp_ln132_fu_8060_p2[0:0] === 1'b1) ? 5'd0 : j16_0_reg_6709);

assign temp_last_V_fu_8829_p2 = ((i18_0_reg_6720 == 5'd15) ? 1'b1 : 1'b0);

assign tmp_11_fu_7444_p4 = {{select_ln103_fu_7412_p3[12:6]}};

assign tmp_12_fu_7878_p3 = {{zext_ln126_1_mid2_v_fu_7868_p4}, {4'd0}};

assign tmp_13_fu_8096_p3 = {{zext_ln136_1_mid2_v_fu_8086_p4}, {4'd0}};

assign tmp_14_fu_7662_p4 = {{select_ln113_fu_7630_p3[12:6]}};

assign tmp_1_fu_7057_p4 = {{{{2'd0}, {phi_ln85_reg_6542}}}, {tmp_fu_7047_p4}};

assign tmp_4_fu_7428_p3 = {{select_ln103_1_fu_7420_p3}, {6'd0}};

assign tmp_7_fu_7646_p3 = {{select_ln113_1_fu_7638_p3}, {6'd0}};

assign tmp_8_fu_7237_p3 = {{tmp_2_reg_8881}, {phi_ln88_1_reg_6577}};

assign tmp_fu_7047_p4 = {{phi_ln85_1_reg_6554[11:6]}};

assign tmp_last_V_1_fu_8835_p3 = ((icmp_ln155_reg_9149[0:0] === 1'b1) ? temp_last_V_fu_8829_p2 : tmp_last_V_fu_1370);

assign trunc_ln1027_1_fu_7217_p1 = phi_ln88_reg_6565[5:0];

assign trunc_ln1027_fu_7043_p1 = phi_ln85_1_reg_6554[5:0];

assign trunc_ln103_fu_7440_p1 = select_ln103_fu_7412_p3[5:0];

assign trunc_ln113_fu_7658_p1 = select_ln113_fu_7630_p3[5:0];

assign trunc_ln126_fu_7864_p1 = select_ln126_1_fu_7856_p3[5:0];

assign trunc_ln136_fu_8082_p1 = select_ln136_1_fu_8074_p3[5:0];

assign trunc_ln147_fu_8760_p1 = i18_0_reg_6720[3:0];

assign zext_ln1027_1_fu_7244_p1 = tmp_8_fu_7237_p3;

assign zext_ln1027_fu_7067_p1 = tmp_1_fu_7057_p4;

assign zext_ln103_1_fu_7464_p1 = add_ln103_fu_7458_p2;

assign zext_ln103_fu_7454_p1 = tmp_11_fu_7444_p4;

assign zext_ln109_fu_7654_p1 = tmp_7_fu_7646_p3;

assign zext_ln113_1_fu_7682_p1 = add_ln113_fu_7676_p2;

assign zext_ln113_fu_7672_p1 = tmp_14_fu_7662_p4;

assign zext_ln122_fu_7886_p1 = tmp_12_fu_7878_p3;

assign zext_ln126_1_fu_7900_p1 = add_ln126_fu_7894_p2;

assign zext_ln126_1_mid2_v_fu_7868_p4 = {{select_ln126_1_fu_7856_p3[12:6]}};

assign zext_ln126_fu_7890_p1 = select_ln126_fu_7848_p3;

assign zext_ln132_fu_8104_p1 = tmp_13_fu_8096_p3;

assign zext_ln136_1_fu_8118_p1 = add_ln136_fu_8112_p2;

assign zext_ln136_1_mid2_v_fu_8086_p4 = {{select_ln136_1_fu_8074_p3[12:6]}};

assign zext_ln136_fu_8108_p1 = select_ln136_fu_8066_p3;

assign zext_ln147_fu_8764_p1 = trunc_ln147_fu_8760_p1;

assign zext_ln99_fu_7436_p1 = tmp_4_fu_7428_p3;

endmodule //matchedfilteringp1
