{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676469018560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676469018560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 13:50:18 2023 " "Processing started: Wed Feb 15 13:50:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676469018560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676469018560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSXPi_Top -c MSXPi_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSXPi_Top -c MSXPi_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676469018560 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676469018819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxpi.vhd 3 1 " "Found 3 design units, including 1 entities, in source file msxpi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 msxpi_package " "Found design unit 1: msxpi_package" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676469019184 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MSXPi-rtl " "Found design unit 2: MSXPi-rtl" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676469019184 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSXPi " "Found entity 1: MSXPi" {  } { { "MSXPi.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676469019184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676469019184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxpi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msxpi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSXPi_Top-bevioural " "Found design unit 1: MSXPi_Top-bevioural" {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676469019184 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSXPi_Top " "Found entity 1: MSXPi_Top" {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676469019184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676469019184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-rtl " "Found design unit 1: decoder_7seg-rtl" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/decoder_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676469019190 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/decoder_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676469019190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676469019190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSXPi_Top " "Elaborating entity \"MSXPi_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676469019209 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_DP MSXPi_Top.vhd(17) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(17): used implicit default value for signal \"HEX0_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_DP MSXPi_Top.vhd(18) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(18): used implicit default value for signal \"HEX1_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_DP MSXPi_Top.vhd(19) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(19): used implicit default value for signal \"HEX2_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_DP MSXPi_Top.vhd(20) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(20): used implicit default value for signal \"HEX3_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD MSXPi_Top.vhd(24) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(24): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_CTS MSXPi_Top.vhd(26) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(26): used implicit default value for signal \"UART_CTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR MSXPi_Top.vhd(30) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(30): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM MSXPi_Top.vhd(31) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(31): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM MSXPi_Top.vhd(32) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(32): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N MSXPi_Top.vhd(33) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(33): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N MSXPi_Top.vhd(34) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(34): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N MSXPi_Top.vhd(35) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(35): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N MSXPi_Top.vhd(36) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(36): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_0 MSXPi_Top.vhd(37) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(37): used implicit default value for signal \"DRAM_BA_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_1 MSXPi_Top.vhd(38) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(38): used implicit default value for signal \"DRAM_BA_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK MSXPi_Top.vhd(39) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(39): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE MSXPi_Top.vhd(40) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(40): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019209 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_ADDR MSXPi_Top.vhd(44) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(44): used implicit default value for signal \"FL_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WE_N MSXPi_Top.vhd(45) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(45): used implicit default value for signal \"FL_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_RST_N MSXPi_Top.vhd(46) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(46): used implicit default value for signal \"FL_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_OE_N MSXPi_Top.vhd(47) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(47): used implicit default value for signal \"FL_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_CE_N MSXPi_Top.vhd(48) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(48): used implicit default value for signal \"FL_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WP_N MSXPi_Top.vhd(49) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(49): used implicit default value for signal \"FL_WP_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_BYTE_N MSXPi_Top.vhd(50) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(50): used implicit default value for signal \"FL_BYTE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON MSXPi_Top.vhd(54) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(54): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW MSXPi_Top.vhd(55) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(55): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN MSXPi_Top.vhd(56) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(56): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS MSXPi_Top.vhd(57) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(57): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK MSXPi_Top.vhd(62) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(62): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS MSXPi_Top.vhd(70) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(70): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS MSXPi_Top.vhd(71) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(71): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R MSXPi_Top.vhd(72) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(72): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G MSXPi_Top.vhd(73) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(73): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B MSXPi_Top.vhd(74) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(74): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N MSXPi_Top.vhd(79) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(79): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N MSXPi_Top.vhd(80) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(80): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N MSXPi_Top.vhd(83) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(83): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO0_P21 MSXPi_Top.vhd(86) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(86): used implicit default value for signal \"GPIO0_P21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_reset MSXPi_Top.vhd(120) " "Verilog HDL or VHDL warning at MSXPi_Top.vhd(120): object \"s_reset\" assigned a value but never read" {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_iorq_r MSXPi_Top.vhd(130) " "Verilog HDL or VHDL warning at MSXPi_Top.vhd(130): object \"s_iorq_r\" assigned a value but never read" {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_iorq_w MSXPi_Top.vhd(131) " "Verilog HDL or VHDL warning at MSXPi_Top.vhd(131): object \"s_iorq_w\" assigned a value but never read" {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_SRAM_ADDR MSXPi_Top.vhd(135) " "VHDL Signal Declaration warning at MSXPi_Top.vhd(135): used implicit default value for signal \"s_SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 135 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1676469019219 "|MSXPi_Top"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 10 MSXPi_Top.vhd(152) " "VHDL expression error at MSXPi_Top.vhd(152): expression has 8 elements, but must have 10 elements" {  } { { "MSXPi_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MSXPi/MSXPi_Top.vhd" 152 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1676469019219 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1676469019219 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676469019300 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 15 13:50:19 2023 " "Processing ended: Wed Feb 15 13:50:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676469019300 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676469019300 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676469019300 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676469019300 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 43 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 43 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676469019844 ""}
