// Seed: 2840725332
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    output uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    input uwire id_7,
    input wor id_8,
    output tri0 id_9,
    output wand id_10,
    output supply0 id_11,
    input uwire id_12,
    output wire id_13
);
  assign id_11 = -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    output wire id_4,
    input wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    output logic id_9
);
  wire id_11;
  wire id_12;
  assign id_9 = -1;
  final begin : LABEL_0
    id_9 <= -1;
  end
  localparam id_13 = 1;
  wire id_14;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_6,
      id_4,
      id_5,
      id_8,
      id_6,
      id_5,
      id_6,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4
  );
  assign id_9 = 1;
endmodule
