#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Apr 26 17:31:55 2018
# Process ID: 32736
# Current directory: H:/FPGA-Neural-Network-/fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32580 H:\FPGA-Neural-Network-\fpga\fpga.xpr
# Log file: H:/FPGA-Neural-Network-/fpga/vivado.log
# Journal file: H:/FPGA-Neural-Network-/fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA-Neural-Network-/fpga/fpga.xpr
update_compile_order -fileset sources_1
create_bd_design "System"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
create_peripheral uiowa.edu user axis_fifo 1.0 -dir H:/FPGA-Neural-Network-/fpga/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
generate_peripheral [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
write_peripheral [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
set_property  ip_repo_paths  H:/FPGA-Neural-Network-/fpga/../ip_repo/axis_fifo_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_axis_fifo_v1_0 -directory H:/FPGA-Neural-Network-/fpga/../ip_repo h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0
startgroup
create_bd_cell -type ip -vlnv uiowa.edu:user:axis_fifo:1.0 axis_fifo_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
undo
undo
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_SG" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" intc_ip "/axi_smc" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" intc_ip "/axi_smc" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
endgroup
set_property location {2 481 -301} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_fifo_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_fifo_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_fifo_0/s00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axis_fifo_0/m00_axis_aclk]
endgroup
startgroup
set_property -dict [list CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
regenerate_bd_layout
regenerate_bd_layout -routing
save_bd_design
make_wrapper -files [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/System.bd] -top
add_files -norecurse H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/hdl/System_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top System_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/System.bd] -no_script -reset -force -quiet
remove_files  H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/System.bd
export_ip_user_files -of_objects  [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/hdl/System_wrapper.v] -no_script -reset -force -quiet
remove_files  H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/System/hdl/System_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::package_project -root_dir h:/fpga-neural-network-/fpga/fpga.srcs -vendor uiowa.edu -library user -taxonomy /UserIP
export_ip_user_files -of_objects  [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Conv.sv] -no_script -reset -force -quiet
remove_files  H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Conv.sv
export_ip_user_files -of_objects  [get_files H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/FWMult.sv] -no_script -reset -force -quiet
remove_files  H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/FWMult.sv
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
ipx::unload_core h:/fpga-neural-network-/fpga/fpga.srcs/component.xml
create_peripheral uiowa.edu user axis_fifo 1.0 -dir H:/FPGA-Neural-Network-/fpga/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
generate_peripheral -force [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
write_peripheral [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
set_property  ip_repo_paths  {H:/FPGA-Neural-Network-/fpga/../ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0} [current_project]
update_ip_catalog -rebuild
reset_run impl_1 -prev_step 
create_peripheral uiowa.edu user axis_fifo 1.0 -dir H:/FPGA-Neural-Network-/fpga/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
generate_peripheral -force [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
write_peripheral [ipx::find_open_core uiowa.edu:user:axis_fifo:1.0]
set_property  ip_repo_paths  {H:/FPGA-Neural-Network-/fpga/../ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_axis_fifo_v1_0 -directory H:/FPGA-Neural-Network-/fpga/../ip_repo h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv
update_compile_order -fileset sources_1
add_files -norecurse -copy_to h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes -copy_to h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/mult_acc/mult_acc.bd
export_ip_user_files -of_objects  [get_files h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ConvEngine.sv] -no_script -reset -force -quiet
remove_files  h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ConvEngine.sv
export_ip_user_files -of_objects  [get_files h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/Buffer.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ConvWrapper.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/DDR_Shiftreg.sv] -no_script -reset -force -quiet
remove_files  {h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/Buffer.sv h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ConvWrapper.sv h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/DDR_Shiftreg.sv}
export_ip_user_files -of_objects  [get_files h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ShiftReg.sv] -no_script -reset -force -quiet
remove_files  h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src/ShiftReg.sv
add_files -norecurse -scan_for_includes H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv
update_compile_order -fileset sources_1
current_project fpga
current_project edit_axis_fifo_v1_0
current_project fpga
current_project edit_axis_fifo_v1_0
current_project fpga
current_project edit_axis_fifo_v1_0
update_compile_order -fileset sources_1
current_project fpga
current_project edit_axis_fifo_v1_0
create_peripheral uiowa.edu user myip 1.0 -dir h:/fpga-neural-network-/ip_repo/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core uiowa.edu:user:myip:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core uiowa.edu:user:myip:1.0]
generate_peripheral [ipx::find_open_core uiowa.edu:user:myip:1.0]
write_peripheral [ipx::find_open_core uiowa.edu:user:myip:1.0]
set_property  ip_repo_paths  {h:/fpga-neural-network-/ip_repo/../ip_repo/myip_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0} [current_project]
update_ip_catalog -rebuild
create_peripheral uiowa.edu user myip 1.0 -dir H:/FPGA-Neural-Network-/fpga/../ip_repo
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core uiowa.edu:user:myip:1.0]
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core uiowa.edu:user:myip:1.0]
generate_peripheral -force [ipx::find_open_core uiowa.edu:user:myip:1.0]
write_peripheral [ipx::find_open_core uiowa.edu:user:myip:1.0]
current_project fpga
set_property  ip_repo_paths  {H:/FPGA-Neural-Network-/fpga/../ip_repo/myip_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0 H:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory H:/FPGA-Neural-Network-/fpga/../ip_repo h:/FPGA-Neural-Network-/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
close_project
launch_runs impl_1 -jobs 4
wait_on_run impl_1
add_files -norecurse -scan_for_includes {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvCell.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/FWMult.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Conv.sv H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv}
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes -copy_to h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/src {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd}
add_files -norecurse -scan_for_includes {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd}
export_ip_user_files -of_objects  [get_files  {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd}] -lib_map_path [list {modelsim=h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/modelsim} {questa=h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/questa} {riviera=h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/riviera} {activehdl=h:/fpga-neural-network-/ip_repo/edit_axis_fifo_v1_0.cache/compile_simlib/activehdl}] -force -quiet
add_files -norecurse -scan_for_includes {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_project fpga
current_project edit_axis_fifo_v1_0
add_files -norecurse -scan_for_includes H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/mult_acc/mult_acc.bd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
synth_design -rtl -name rtl_1
current_design impl_1
report_utilization -name utilization_1
current_design rtl_1
open_bd_design {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.PRIM_SOURCE {No_buffer}] [get_bd_cells clk_wiz]
endgroup
save_bd_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_project fpga
current_project edit_axis_fifo_v1_0
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
refresh_design
open_bd_design {H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd}
current_design rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
refresh_design
current_project fpga
current_project edit_axis_fifo_v1_0
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/bram.bd]
refresh_design
