// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "01/31/2025 17:48:44"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module multiplex_counter (
	clk50M,
	rst,
	load,
	onOff,
	seg,
	cat,
	LEDR);
input 	clk50M;
input 	rst;
input 	load;
input 	onOff;
output 	[6:0] seg;
output 	[3:0] cat;
output 	[9:0] LEDR;

// Design Ports Information
// load	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[1]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[2]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[3]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[6]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cat[0]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cat[1]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cat[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cat[3]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// onOff	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk50M	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \load~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \seg[0]~output_o ;
wire \seg[1]~output_o ;
wire \seg[2]~output_o ;
wire \seg[3]~output_o ;
wire \seg[4]~output_o ;
wire \seg[5]~output_o ;
wire \seg[6]~output_o ;
wire \cat[0]~output_o ;
wire \cat[1]~output_o ;
wire \cat[2]~output_o ;
wire \cat[3]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \rst~input_o ;
wire \clk50M~input_o ;
wire \clk50M~inputclkctrl_outclk ;
wire \clock_Ladder|ladder[0]~66_combout ;
wire \clock_Ladder|ladder[1]~22_combout ;
wire \clock_Ladder|ladder[1]~23 ;
wire \clock_Ladder|ladder[2]~24_combout ;
wire \clock_Ladder|ladder[2]~25 ;
wire \clock_Ladder|ladder[3]~26_combout ;
wire \clock_Ladder|ladder[3]~27 ;
wire \clock_Ladder|ladder[4]~28_combout ;
wire \clock_Ladder|ladder[4]~29 ;
wire \clock_Ladder|ladder[5]~30_combout ;
wire \clock_Ladder|ladder[5]~31 ;
wire \clock_Ladder|ladder[6]~32_combout ;
wire \clock_Ladder|ladder[6]~33 ;
wire \clock_Ladder|ladder[7]~34_combout ;
wire \clock_Ladder|ladder[7]~35 ;
wire \clock_Ladder|ladder[8]~36_combout ;
wire \clock_Ladder|ladder[8]~37 ;
wire \clock_Ladder|ladder[9]~38_combout ;
wire \clock_Ladder|ladder[9]~39 ;
wire \clock_Ladder|ladder[10]~40_combout ;
wire \clock_Ladder|ladder[10]~41 ;
wire \clock_Ladder|ladder[11]~42_combout ;
wire \clock_Ladder|ladder[11]~43 ;
wire \clock_Ladder|ladder[12]~44_combout ;
wire \clock_Ladder|ladder[12]~45 ;
wire \clock_Ladder|ladder[13]~46_combout ;
wire \clock_Ladder|ladder[13]~47 ;
wire \clock_Ladder|ladder[14]~48_combout ;
wire \clock_Ladder|ladder[14]~49 ;
wire \clock_Ladder|ladder[15]~50_combout ;
wire \clock_Ladder|ladder[15]~51 ;
wire \clock_Ladder|ladder[16]~52_combout ;
wire \clock_Ladder|ladder[16]~53 ;
wire \clock_Ladder|ladder[17]~54_combout ;
wire \clock_Ladder|ladder[17]~55 ;
wire \clock_Ladder|ladder[18]~56_combout ;
wire \clock_Ladder|ladder[18]~57 ;
wire \clock_Ladder|ladder[19]~58_combout ;
wire \clock_Ladder|ladder[19]~59 ;
wire \clock_Ladder|ladder[20]~60_combout ;
wire \clock_Ladder|ladder[20]~61 ;
wire \clock_Ladder|ladder[21]~62_combout ;
wire \clock_Ladder|ladder[21]~63 ;
wire \clock_Ladder|ladder[22]~64_combout ;
wire \onOff~input_o ;
wire \OnOffToggle_inst|nextstate~0_combout ;
wire \OnOffToggle_inst|nextstate~q ;
wire \OnOffToggle_inst|state~feeder_combout ;
wire \OnOffToggle_inst|state~q ;
wire \h2sMX|comb~0_combout ;
wire \h2sMX|comb~0clkctrl_outclk ;
wire \comb~0_combout ;
wire \comb~0clkctrl_outclk ;
wire \bincount|y[0]~45_combout ;
wire \bincount|y[0]~feeder_combout ;
wire \bincount|y[1]~15_combout ;
wire \bincount|y[1]~16 ;
wire \bincount|y[2]~17_combout ;
wire \bincount|y[2]~18 ;
wire \bincount|y[3]~19_combout ;
wire \bincount|y[3]~20 ;
wire \bincount|y[4]~21_combout ;
wire \bincount|y[4]~22 ;
wire \bincount|y[5]~23_combout ;
wire \bincount|y[5]~24 ;
wire \bincount|y[6]~25_combout ;
wire \bincount|y[6]~26 ;
wire \bincount|y[7]~27_combout ;
wire \bincount|y[7]~28 ;
wire \bincount|y[8]~29_combout ;
wire \bincount|y[8]~30 ;
wire \bincount|y[9]~31_combout ;
wire \bincount|y[9]~32 ;
wire \bincount|y[10]~33_combout ;
wire \bincount|y[10]~34 ;
wire \bincount|y[11]~35_combout ;
wire \bincount|y[11]~36 ;
wire \bincount|y[12]~37_combout ;
wire \bincount|y[12]~38 ;
wire \bincount|y[13]~39_combout ;
wire \clock_Ladder|ladder[17]~clkctrl_outclk ;
wire \h2sMX|FSM_inst|state[0]~1_combout ;
wire \h2sMX|nBitRegisterSV_inst|Q_latch[9]~feeder_combout ;
wire \h2sMX|FSM_inst|state[1]~0_combout ;
wire \h2sMX|four2one_inst|Mux2~0_combout ;
wire \h2sMX|four2one_inst|Mux2~1_combout ;
wire \h2sMX|nBitRegisterSV_inst|Q_latch[11]~feeder_combout ;
wire \h2sMX|four2one_inst|Mux0~0_combout ;
wire \bincount|y[13]~40 ;
wire \bincount|y[14]~41_combout ;
wire \bincount|y[14]~42 ;
wire \bincount|y[15]~43_combout ;
wire \h2sMX|nBitRegisterSV_inst|Q_latch[15]~feeder_combout ;
wire \h2sMX|four2one_inst|Mux0~1_combout ;
wire \h2sMX|nBitRegisterSV_inst|Q_latch[14]~feeder_combout ;
wire \h2sMX|four2one_inst|Mux1~0_combout ;
wire \h2sMX|nBitRegisterSV_inst|Q_latch[10]~feeder_combout ;
wire \h2sMX|four2one_inst|Mux1~1_combout ;
wire \h2sMX|nBitRegisterSV_inst|Q_latch[8]~feeder_combout ;
wire \h2sMX|four2one_inst|Mux3~0_combout ;
wire \h2sMX|nBitRegisterSV_inst|Q_latch[12]~feeder_combout ;
wire \h2sMX|four2one_inst|Mux3~1_combout ;
wire \h2sMX|bin2sev_inst|WideOr6~0_combout ;
wire \h2sMX|bin2sev_inst|WideOr5~0_combout ;
wire \h2sMX|bin2sev_inst|WideOr4~0_combout ;
wire \h2sMX|bin2sev_inst|WideOr3~0_combout ;
wire \h2sMX|bin2sev_inst|WideOr2~0_combout ;
wire \h2sMX|bin2sev_inst|WideOr1~0_combout ;
wire \h2sMX|bin2sev_inst|WideOr0~0_combout ;
wire \h2sMX|FSM_inst|Decoder0~0_combout ;
wire \h2sMX|FSM_inst|Decoder0~1_combout ;
wire \h2sMX|FSM_inst|Decoder0~2_combout ;
wire \h2sMX|FSM_inst|Decoder0~3_combout ;
wire [15:0] \bincount|y ;
wire [1:0] \h2sMX|FSM_inst|state ;
wire [15:0] \h2sMX|nBitRegisterSV_inst|Q_latch ;
wire [31:0] \clock_Ladder|ladder ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y52_N4
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \seg[0]~output (
	.i(!\h2sMX|bin2sev_inst|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[0]~output .bus_hold = "false";
defparam \seg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \seg[1]~output (
	.i(!\h2sMX|bin2sev_inst|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[1]~output .bus_hold = "false";
defparam \seg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \seg[2]~output (
	.i(!\h2sMX|bin2sev_inst|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[2]~output .bus_hold = "false";
defparam \seg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \seg[3]~output (
	.i(!\h2sMX|bin2sev_inst|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[3]~output .bus_hold = "false";
defparam \seg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \seg[4]~output (
	.i(!\h2sMX|bin2sev_inst|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[4]~output .bus_hold = "false";
defparam \seg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \seg[5]~output (
	.i(!\h2sMX|bin2sev_inst|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[5]~output .bus_hold = "false";
defparam \seg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \seg[6]~output (
	.i(\h2sMX|bin2sev_inst|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[6]~output .bus_hold = "false";
defparam \seg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \cat[0]~output (
	.i(\h2sMX|FSM_inst|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cat[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cat[0]~output .bus_hold = "false";
defparam \cat[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \cat[1]~output (
	.i(\h2sMX|FSM_inst|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cat[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cat[1]~output .bus_hold = "false";
defparam \cat[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \cat[2]~output (
	.i(\h2sMX|FSM_inst|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cat[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cat[2]~output .bus_hold = "false";
defparam \cat[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \cat[3]~output (
	.i(!\h2sMX|FSM_inst|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cat[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cat[3]~output .bus_hold = "false";
defparam \cat[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\OnOffToggle_inst|state~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \clk50M~input (
	.i(clk50M),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk50M~input_o ));
// synopsys translate_off
defparam \clk50M~input .bus_hold = "false";
defparam \clk50M~input .listen_to_nsleep_signal = "false";
defparam \clk50M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \clk50M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk50M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk50M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk50M~inputclkctrl .clock_type = "global clock";
defparam \clk50M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N4
fiftyfivenm_lcell_comb \clock_Ladder|ladder[0]~66 (
// Equation(s):
// \clock_Ladder|ladder[0]~66_combout  = !\clock_Ladder|ladder [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_Ladder|ladder [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_Ladder|ladder[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \clock_Ladder|ladder[0]~66 .lut_mask = 16'h0F0F;
defparam \clock_Ladder|ladder[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N5
dffeas \clock_Ladder|ladder[0] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[0]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[0] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N10
fiftyfivenm_lcell_comb \clock_Ladder|ladder[1]~22 (
// Equation(s):
// \clock_Ladder|ladder[1]~22_combout  = (\clock_Ladder|ladder [1] & (\clock_Ladder|ladder [0] $ (VCC))) # (!\clock_Ladder|ladder [1] & (\clock_Ladder|ladder [0] & VCC))
// \clock_Ladder|ladder[1]~23  = CARRY((\clock_Ladder|ladder [1] & \clock_Ladder|ladder [0]))

	.dataa(\clock_Ladder|ladder [1]),
	.datab(\clock_Ladder|ladder [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock_Ladder|ladder[1]~22_combout ),
	.cout(\clock_Ladder|ladder[1]~23 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[1]~22 .lut_mask = 16'h6688;
defparam \clock_Ladder|ladder[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y52_N11
dffeas \clock_Ladder|ladder[1] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[1] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N12
fiftyfivenm_lcell_comb \clock_Ladder|ladder[2]~24 (
// Equation(s):
// \clock_Ladder|ladder[2]~24_combout  = (\clock_Ladder|ladder [2] & (!\clock_Ladder|ladder[1]~23 )) # (!\clock_Ladder|ladder [2] & ((\clock_Ladder|ladder[1]~23 ) # (GND)))
// \clock_Ladder|ladder[2]~25  = CARRY((!\clock_Ladder|ladder[1]~23 ) # (!\clock_Ladder|ladder [2]))

	.dataa(\clock_Ladder|ladder [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[1]~23 ),
	.combout(\clock_Ladder|ladder[2]~24_combout ),
	.cout(\clock_Ladder|ladder[2]~25 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[2]~24 .lut_mask = 16'h5A5F;
defparam \clock_Ladder|ladder[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y52_N13
dffeas \clock_Ladder|ladder[2] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[2] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N14
fiftyfivenm_lcell_comb \clock_Ladder|ladder[3]~26 (
// Equation(s):
// \clock_Ladder|ladder[3]~26_combout  = (\clock_Ladder|ladder [3] & (\clock_Ladder|ladder[2]~25  $ (GND))) # (!\clock_Ladder|ladder [3] & (!\clock_Ladder|ladder[2]~25  & VCC))
// \clock_Ladder|ladder[3]~27  = CARRY((\clock_Ladder|ladder [3] & !\clock_Ladder|ladder[2]~25 ))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[2]~25 ),
	.combout(\clock_Ladder|ladder[3]~26_combout ),
	.cout(\clock_Ladder|ladder[3]~27 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[3]~26 .lut_mask = 16'hC30C;
defparam \clock_Ladder|ladder[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y52_N15
dffeas \clock_Ladder|ladder[3] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[3] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N16
fiftyfivenm_lcell_comb \clock_Ladder|ladder[4]~28 (
// Equation(s):
// \clock_Ladder|ladder[4]~28_combout  = (\clock_Ladder|ladder [4] & (!\clock_Ladder|ladder[3]~27 )) # (!\clock_Ladder|ladder [4] & ((\clock_Ladder|ladder[3]~27 ) # (GND)))
// \clock_Ladder|ladder[4]~29  = CARRY((!\clock_Ladder|ladder[3]~27 ) # (!\clock_Ladder|ladder [4]))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[3]~27 ),
	.combout(\clock_Ladder|ladder[4]~28_combout ),
	.cout(\clock_Ladder|ladder[4]~29 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[4]~28 .lut_mask = 16'h3C3F;
defparam \clock_Ladder|ladder[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y52_N17
dffeas \clock_Ladder|ladder[4] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[4] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N18
fiftyfivenm_lcell_comb \clock_Ladder|ladder[5]~30 (
// Equation(s):
// \clock_Ladder|ladder[5]~30_combout  = (\clock_Ladder|ladder [5] & (\clock_Ladder|ladder[4]~29  $ (GND))) # (!\clock_Ladder|ladder [5] & (!\clock_Ladder|ladder[4]~29  & VCC))
// \clock_Ladder|ladder[5]~31  = CARRY((\clock_Ladder|ladder [5] & !\clock_Ladder|ladder[4]~29 ))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[4]~29 ),
	.combout(\clock_Ladder|ladder[5]~30_combout ),
	.cout(\clock_Ladder|ladder[5]~31 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[5]~30 .lut_mask = 16'hC30C;
defparam \clock_Ladder|ladder[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y52_N19
dffeas \clock_Ladder|ladder[5] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[5] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N20
fiftyfivenm_lcell_comb \clock_Ladder|ladder[6]~32 (
// Equation(s):
// \clock_Ladder|ladder[6]~32_combout  = (\clock_Ladder|ladder [6] & (!\clock_Ladder|ladder[5]~31 )) # (!\clock_Ladder|ladder [6] & ((\clock_Ladder|ladder[5]~31 ) # (GND)))
// \clock_Ladder|ladder[6]~33  = CARRY((!\clock_Ladder|ladder[5]~31 ) # (!\clock_Ladder|ladder [6]))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[5]~31 ),
	.combout(\clock_Ladder|ladder[6]~32_combout ),
	.cout(\clock_Ladder|ladder[6]~33 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[6]~32 .lut_mask = 16'h3C3F;
defparam \clock_Ladder|ladder[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y52_N21
dffeas \clock_Ladder|ladder[6] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[6] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N22
fiftyfivenm_lcell_comb \clock_Ladder|ladder[7]~34 (
// Equation(s):
// \clock_Ladder|ladder[7]~34_combout  = (\clock_Ladder|ladder [7] & (\clock_Ladder|ladder[6]~33  $ (GND))) # (!\clock_Ladder|ladder [7] & (!\clock_Ladder|ladder[6]~33  & VCC))
// \clock_Ladder|ladder[7]~35  = CARRY((\clock_Ladder|ladder [7] & !\clock_Ladder|ladder[6]~33 ))

	.dataa(\clock_Ladder|ladder [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[6]~33 ),
	.combout(\clock_Ladder|ladder[7]~34_combout ),
	.cout(\clock_Ladder|ladder[7]~35 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[7]~34 .lut_mask = 16'hA50A;
defparam \clock_Ladder|ladder[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y52_N23
dffeas \clock_Ladder|ladder[7] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[7] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N24
fiftyfivenm_lcell_comb \clock_Ladder|ladder[8]~36 (
// Equation(s):
// \clock_Ladder|ladder[8]~36_combout  = (\clock_Ladder|ladder [8] & (!\clock_Ladder|ladder[7]~35 )) # (!\clock_Ladder|ladder [8] & ((\clock_Ladder|ladder[7]~35 ) # (GND)))
// \clock_Ladder|ladder[8]~37  = CARRY((!\clock_Ladder|ladder[7]~35 ) # (!\clock_Ladder|ladder [8]))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[7]~35 ),
	.combout(\clock_Ladder|ladder[8]~36_combout ),
	.cout(\clock_Ladder|ladder[8]~37 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[8]~36 .lut_mask = 16'h3C3F;
defparam \clock_Ladder|ladder[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y52_N25
dffeas \clock_Ladder|ladder[8] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[8] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N26
fiftyfivenm_lcell_comb \clock_Ladder|ladder[9]~38 (
// Equation(s):
// \clock_Ladder|ladder[9]~38_combout  = (\clock_Ladder|ladder [9] & (\clock_Ladder|ladder[8]~37  $ (GND))) # (!\clock_Ladder|ladder [9] & (!\clock_Ladder|ladder[8]~37  & VCC))
// \clock_Ladder|ladder[9]~39  = CARRY((\clock_Ladder|ladder [9] & !\clock_Ladder|ladder[8]~37 ))

	.dataa(\clock_Ladder|ladder [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[8]~37 ),
	.combout(\clock_Ladder|ladder[9]~38_combout ),
	.cout(\clock_Ladder|ladder[9]~39 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[9]~38 .lut_mask = 16'hA50A;
defparam \clock_Ladder|ladder[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y52_N27
dffeas \clock_Ladder|ladder[9] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[9] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N28
fiftyfivenm_lcell_comb \clock_Ladder|ladder[10]~40 (
// Equation(s):
// \clock_Ladder|ladder[10]~40_combout  = (\clock_Ladder|ladder [10] & (!\clock_Ladder|ladder[9]~39 )) # (!\clock_Ladder|ladder [10] & ((\clock_Ladder|ladder[9]~39 ) # (GND)))
// \clock_Ladder|ladder[10]~41  = CARRY((!\clock_Ladder|ladder[9]~39 ) # (!\clock_Ladder|ladder [10]))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[9]~39 ),
	.combout(\clock_Ladder|ladder[10]~40_combout ),
	.cout(\clock_Ladder|ladder[10]~41 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[10]~40 .lut_mask = 16'h3C3F;
defparam \clock_Ladder|ladder[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y52_N29
dffeas \clock_Ladder|ladder[10] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[10] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y52_N30
fiftyfivenm_lcell_comb \clock_Ladder|ladder[11]~42 (
// Equation(s):
// \clock_Ladder|ladder[11]~42_combout  = (\clock_Ladder|ladder [11] & (\clock_Ladder|ladder[10]~41  $ (GND))) # (!\clock_Ladder|ladder [11] & (!\clock_Ladder|ladder[10]~41  & VCC))
// \clock_Ladder|ladder[11]~43  = CARRY((\clock_Ladder|ladder [11] & !\clock_Ladder|ladder[10]~41 ))

	.dataa(\clock_Ladder|ladder [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[10]~41 ),
	.combout(\clock_Ladder|ladder[11]~42_combout ),
	.cout(\clock_Ladder|ladder[11]~43 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[11]~42 .lut_mask = 16'hA50A;
defparam \clock_Ladder|ladder[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y52_N31
dffeas \clock_Ladder|ladder[11] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[11] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N0
fiftyfivenm_lcell_comb \clock_Ladder|ladder[12]~44 (
// Equation(s):
// \clock_Ladder|ladder[12]~44_combout  = (\clock_Ladder|ladder [12] & (!\clock_Ladder|ladder[11]~43 )) # (!\clock_Ladder|ladder [12] & ((\clock_Ladder|ladder[11]~43 ) # (GND)))
// \clock_Ladder|ladder[12]~45  = CARRY((!\clock_Ladder|ladder[11]~43 ) # (!\clock_Ladder|ladder [12]))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[11]~43 ),
	.combout(\clock_Ladder|ladder[12]~44_combout ),
	.cout(\clock_Ladder|ladder[12]~45 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[12]~44 .lut_mask = 16'h3C3F;
defparam \clock_Ladder|ladder[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N1
dffeas \clock_Ladder|ladder[12] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[12] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N2
fiftyfivenm_lcell_comb \clock_Ladder|ladder[13]~46 (
// Equation(s):
// \clock_Ladder|ladder[13]~46_combout  = (\clock_Ladder|ladder [13] & (\clock_Ladder|ladder[12]~45  $ (GND))) # (!\clock_Ladder|ladder [13] & (!\clock_Ladder|ladder[12]~45  & VCC))
// \clock_Ladder|ladder[13]~47  = CARRY((\clock_Ladder|ladder [13] & !\clock_Ladder|ladder[12]~45 ))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[12]~45 ),
	.combout(\clock_Ladder|ladder[13]~46_combout ),
	.cout(\clock_Ladder|ladder[13]~47 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[13]~46 .lut_mask = 16'hC30C;
defparam \clock_Ladder|ladder[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N3
dffeas \clock_Ladder|ladder[13] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[13] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N4
fiftyfivenm_lcell_comb \clock_Ladder|ladder[14]~48 (
// Equation(s):
// \clock_Ladder|ladder[14]~48_combout  = (\clock_Ladder|ladder [14] & (!\clock_Ladder|ladder[13]~47 )) # (!\clock_Ladder|ladder [14] & ((\clock_Ladder|ladder[13]~47 ) # (GND)))
// \clock_Ladder|ladder[14]~49  = CARRY((!\clock_Ladder|ladder[13]~47 ) # (!\clock_Ladder|ladder [14]))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[13]~47 ),
	.combout(\clock_Ladder|ladder[14]~48_combout ),
	.cout(\clock_Ladder|ladder[14]~49 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[14]~48 .lut_mask = 16'h3C3F;
defparam \clock_Ladder|ladder[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N5
dffeas \clock_Ladder|ladder[14] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[14] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N6
fiftyfivenm_lcell_comb \clock_Ladder|ladder[15]~50 (
// Equation(s):
// \clock_Ladder|ladder[15]~50_combout  = (\clock_Ladder|ladder [15] & (\clock_Ladder|ladder[14]~49  $ (GND))) # (!\clock_Ladder|ladder [15] & (!\clock_Ladder|ladder[14]~49  & VCC))
// \clock_Ladder|ladder[15]~51  = CARRY((\clock_Ladder|ladder [15] & !\clock_Ladder|ladder[14]~49 ))

	.dataa(\clock_Ladder|ladder [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[14]~49 ),
	.combout(\clock_Ladder|ladder[15]~50_combout ),
	.cout(\clock_Ladder|ladder[15]~51 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[15]~50 .lut_mask = 16'hA50A;
defparam \clock_Ladder|ladder[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N7
dffeas \clock_Ladder|ladder[15] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[15] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N8
fiftyfivenm_lcell_comb \clock_Ladder|ladder[16]~52 (
// Equation(s):
// \clock_Ladder|ladder[16]~52_combout  = (\clock_Ladder|ladder [16] & (!\clock_Ladder|ladder[15]~51 )) # (!\clock_Ladder|ladder [16] & ((\clock_Ladder|ladder[15]~51 ) # (GND)))
// \clock_Ladder|ladder[16]~53  = CARRY((!\clock_Ladder|ladder[15]~51 ) # (!\clock_Ladder|ladder [16]))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[15]~51 ),
	.combout(\clock_Ladder|ladder[16]~52_combout ),
	.cout(\clock_Ladder|ladder[16]~53 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[16]~52 .lut_mask = 16'h3C3F;
defparam \clock_Ladder|ladder[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N9
dffeas \clock_Ladder|ladder[16] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[16] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N10
fiftyfivenm_lcell_comb \clock_Ladder|ladder[17]~54 (
// Equation(s):
// \clock_Ladder|ladder[17]~54_combout  = (\clock_Ladder|ladder [17] & (\clock_Ladder|ladder[16]~53  $ (GND))) # (!\clock_Ladder|ladder [17] & (!\clock_Ladder|ladder[16]~53  & VCC))
// \clock_Ladder|ladder[17]~55  = CARRY((\clock_Ladder|ladder [17] & !\clock_Ladder|ladder[16]~53 ))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[16]~53 ),
	.combout(\clock_Ladder|ladder[17]~54_combout ),
	.cout(\clock_Ladder|ladder[17]~55 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[17]~54 .lut_mask = 16'hC30C;
defparam \clock_Ladder|ladder[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N11
dffeas \clock_Ladder|ladder[17] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[17] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N12
fiftyfivenm_lcell_comb \clock_Ladder|ladder[18]~56 (
// Equation(s):
// \clock_Ladder|ladder[18]~56_combout  = (\clock_Ladder|ladder [18] & (!\clock_Ladder|ladder[17]~55 )) # (!\clock_Ladder|ladder [18] & ((\clock_Ladder|ladder[17]~55 ) # (GND)))
// \clock_Ladder|ladder[18]~57  = CARRY((!\clock_Ladder|ladder[17]~55 ) # (!\clock_Ladder|ladder [18]))

	.dataa(\clock_Ladder|ladder [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[17]~55 ),
	.combout(\clock_Ladder|ladder[18]~56_combout ),
	.cout(\clock_Ladder|ladder[18]~57 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[18]~56 .lut_mask = 16'h5A5F;
defparam \clock_Ladder|ladder[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N13
dffeas \clock_Ladder|ladder[18] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[18] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N14
fiftyfivenm_lcell_comb \clock_Ladder|ladder[19]~58 (
// Equation(s):
// \clock_Ladder|ladder[19]~58_combout  = (\clock_Ladder|ladder [19] & (\clock_Ladder|ladder[18]~57  $ (GND))) # (!\clock_Ladder|ladder [19] & (!\clock_Ladder|ladder[18]~57  & VCC))
// \clock_Ladder|ladder[19]~59  = CARRY((\clock_Ladder|ladder [19] & !\clock_Ladder|ladder[18]~57 ))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[18]~57 ),
	.combout(\clock_Ladder|ladder[19]~58_combout ),
	.cout(\clock_Ladder|ladder[19]~59 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[19]~58 .lut_mask = 16'hC30C;
defparam \clock_Ladder|ladder[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N15
dffeas \clock_Ladder|ladder[19] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[19]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[19] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N16
fiftyfivenm_lcell_comb \clock_Ladder|ladder[20]~60 (
// Equation(s):
// \clock_Ladder|ladder[20]~60_combout  = (\clock_Ladder|ladder [20] & (!\clock_Ladder|ladder[19]~59 )) # (!\clock_Ladder|ladder [20] & ((\clock_Ladder|ladder[19]~59 ) # (GND)))
// \clock_Ladder|ladder[20]~61  = CARRY((!\clock_Ladder|ladder[19]~59 ) # (!\clock_Ladder|ladder [20]))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[19]~59 ),
	.combout(\clock_Ladder|ladder[20]~60_combout ),
	.cout(\clock_Ladder|ladder[20]~61 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[20]~60 .lut_mask = 16'h3C3F;
defparam \clock_Ladder|ladder[20]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N17
dffeas \clock_Ladder|ladder[20] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[20]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[20] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N18
fiftyfivenm_lcell_comb \clock_Ladder|ladder[21]~62 (
// Equation(s):
// \clock_Ladder|ladder[21]~62_combout  = (\clock_Ladder|ladder [21] & (\clock_Ladder|ladder[20]~61  $ (GND))) # (!\clock_Ladder|ladder [21] & (!\clock_Ladder|ladder[20]~61  & VCC))
// \clock_Ladder|ladder[21]~63  = CARRY((\clock_Ladder|ladder [21] & !\clock_Ladder|ladder[20]~61 ))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clock_Ladder|ladder[20]~61 ),
	.combout(\clock_Ladder|ladder[21]~62_combout ),
	.cout(\clock_Ladder|ladder[21]~63 ));
// synopsys translate_off
defparam \clock_Ladder|ladder[21]~62 .lut_mask = 16'hC30C;
defparam \clock_Ladder|ladder[21]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N19
dffeas \clock_Ladder|ladder[21] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[21]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[21] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N20
fiftyfivenm_lcell_comb \clock_Ladder|ladder[22]~64 (
// Equation(s):
// \clock_Ladder|ladder[22]~64_combout  = \clock_Ladder|ladder[21]~63  $ (\clock_Ladder|ladder [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clock_Ladder|ladder [22]),
	.cin(\clock_Ladder|ladder[21]~63 ),
	.combout(\clock_Ladder|ladder[22]~64_combout ),
	.cout());
// synopsys translate_off
defparam \clock_Ladder|ladder[22]~64 .lut_mask = 16'h0FF0;
defparam \clock_Ladder|ladder[22]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y51_N21
dffeas \clock_Ladder|ladder[22] (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\clock_Ladder|ladder[22]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_Ladder|ladder [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_Ladder|ladder[22] .is_wysiwyg = "true";
defparam \clock_Ladder|ladder[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \onOff~input (
	.i(onOff),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\onOff~input_o ));
// synopsys translate_off
defparam \onOff~input .bus_hold = "false";
defparam \onOff~input .listen_to_nsleep_signal = "false";
defparam \onOff~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N28
fiftyfivenm_lcell_comb \OnOffToggle_inst|nextstate~0 (
// Equation(s):
// \OnOffToggle_inst|nextstate~0_combout  = !\OnOffToggle_inst|state~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OnOffToggle_inst|state~q ),
	.cin(gnd),
	.combout(\OnOffToggle_inst|nextstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \OnOffToggle_inst|nextstate~0 .lut_mask = 16'h00FF;
defparam \OnOffToggle_inst|nextstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N29
dffeas \OnOffToggle_inst|nextstate (
	.clk(\clk50M~inputclkctrl_outclk ),
	.d(\OnOffToggle_inst|nextstate~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OnOffToggle_inst|nextstate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OnOffToggle_inst|nextstate .is_wysiwyg = "true";
defparam \OnOffToggle_inst|nextstate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N24
fiftyfivenm_lcell_comb \OnOffToggle_inst|state~feeder (
// Equation(s):
// \OnOffToggle_inst|state~feeder_combout  = \OnOffToggle_inst|nextstate~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\OnOffToggle_inst|nextstate~q ),
	.cin(gnd),
	.combout(\OnOffToggle_inst|state~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OnOffToggle_inst|state~feeder .lut_mask = 16'hFF00;
defparam \OnOffToggle_inst|state~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y51_N25
dffeas \OnOffToggle_inst|state (
	.clk(!\onOff~input_o ),
	.d(\OnOffToggle_inst|state~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OnOffToggle_inst|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \OnOffToggle_inst|state .is_wysiwyg = "true";
defparam \OnOffToggle_inst|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N30
fiftyfivenm_lcell_comb \h2sMX|comb~0 (
// Equation(s):
// \h2sMX|comb~0_combout  = LCELL(((!\OnOffToggle_inst|state~q ) # (!\clock_Ladder|ladder [22])) # (!\rst~input_o ))

	.dataa(\rst~input_o ),
	.datab(\clock_Ladder|ladder [22]),
	.datac(gnd),
	.datad(\OnOffToggle_inst|state~q ),
	.cin(gnd),
	.combout(\h2sMX|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|comb~0 .lut_mask = 16'h77FF;
defparam \h2sMX|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
fiftyfivenm_clkctrl \h2sMX|comb~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\h2sMX|comb~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\h2sMX|comb~0clkctrl_outclk ));
// synopsys translate_off
defparam \h2sMX|comb~0clkctrl .clock_type = "global clock";
defparam \h2sMX|comb~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y51_N26
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = LCELL((\clock_Ladder|ladder [22] & \OnOffToggle_inst|state~q ))

	.dataa(gnd),
	.datab(\clock_Ladder|ladder [22]),
	.datac(gnd),
	.datad(\OnOffToggle_inst|state~q ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hCC00;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
fiftyfivenm_clkctrl \comb~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\comb~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb~0clkctrl_outclk ));
// synopsys translate_off
defparam \comb~0clkctrl .clock_type = "global clock";
defparam \comb~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N20
fiftyfivenm_lcell_comb \bincount|y[0]~45 (
// Equation(s):
// \bincount|y[0]~45_combout  = !\bincount|y [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bincount|y [0]),
	.cin(gnd),
	.combout(\bincount|y[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \bincount|y[0]~45 .lut_mask = 16'h00FF;
defparam \bincount|y[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N4
fiftyfivenm_lcell_comb \bincount|y[0]~feeder (
// Equation(s):
// \bincount|y[0]~feeder_combout  = \bincount|y[0]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bincount|y[0]~45_combout ),
	.cin(gnd),
	.combout(\bincount|y[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bincount|y[0]~feeder .lut_mask = 16'hFF00;
defparam \bincount|y[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N5
dffeas \bincount|y[0] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[0] .is_wysiwyg = "true";
defparam \bincount|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N0
fiftyfivenm_lcell_comb \bincount|y[1]~15 (
// Equation(s):
// \bincount|y[1]~15_combout  = (\bincount|y [0] & (\bincount|y [1] $ (VCC))) # (!\bincount|y [0] & (\bincount|y [1] & VCC))
// \bincount|y[1]~16  = CARRY((\bincount|y [0] & \bincount|y [1]))

	.dataa(\bincount|y [0]),
	.datab(\bincount|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bincount|y[1]~15_combout ),
	.cout(\bincount|y[1]~16 ));
// synopsys translate_off
defparam \bincount|y[1]~15 .lut_mask = 16'h6688;
defparam \bincount|y[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y2_N1
dffeas \bincount|y[1] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[1] .is_wysiwyg = "true";
defparam \bincount|y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N2
fiftyfivenm_lcell_comb \bincount|y[2]~17 (
// Equation(s):
// \bincount|y[2]~17_combout  = (\bincount|y [2] & (!\bincount|y[1]~16 )) # (!\bincount|y [2] & ((\bincount|y[1]~16 ) # (GND)))
// \bincount|y[2]~18  = CARRY((!\bincount|y[1]~16 ) # (!\bincount|y [2]))

	.dataa(gnd),
	.datab(\bincount|y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[1]~16 ),
	.combout(\bincount|y[2]~17_combout ),
	.cout(\bincount|y[2]~18 ));
// synopsys translate_off
defparam \bincount|y[2]~17 .lut_mask = 16'h3C3F;
defparam \bincount|y[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N3
dffeas \bincount|y[2] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[2] .is_wysiwyg = "true";
defparam \bincount|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N4
fiftyfivenm_lcell_comb \bincount|y[3]~19 (
// Equation(s):
// \bincount|y[3]~19_combout  = (\bincount|y [3] & (\bincount|y[2]~18  $ (GND))) # (!\bincount|y [3] & (!\bincount|y[2]~18  & VCC))
// \bincount|y[3]~20  = CARRY((\bincount|y [3] & !\bincount|y[2]~18 ))

	.dataa(gnd),
	.datab(\bincount|y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[2]~18 ),
	.combout(\bincount|y[3]~19_combout ),
	.cout(\bincount|y[3]~20 ));
// synopsys translate_off
defparam \bincount|y[3]~19 .lut_mask = 16'hC30C;
defparam \bincount|y[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N5
dffeas \bincount|y[3] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[3] .is_wysiwyg = "true";
defparam \bincount|y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N6
fiftyfivenm_lcell_comb \bincount|y[4]~21 (
// Equation(s):
// \bincount|y[4]~21_combout  = (\bincount|y [4] & (!\bincount|y[3]~20 )) # (!\bincount|y [4] & ((\bincount|y[3]~20 ) # (GND)))
// \bincount|y[4]~22  = CARRY((!\bincount|y[3]~20 ) # (!\bincount|y [4]))

	.dataa(\bincount|y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[3]~20 ),
	.combout(\bincount|y[4]~21_combout ),
	.cout(\bincount|y[4]~22 ));
// synopsys translate_off
defparam \bincount|y[4]~21 .lut_mask = 16'h5A5F;
defparam \bincount|y[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N7
dffeas \bincount|y[4] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[4] .is_wysiwyg = "true";
defparam \bincount|y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N8
fiftyfivenm_lcell_comb \bincount|y[5]~23 (
// Equation(s):
// \bincount|y[5]~23_combout  = (\bincount|y [5] & (\bincount|y[4]~22  $ (GND))) # (!\bincount|y [5] & (!\bincount|y[4]~22  & VCC))
// \bincount|y[5]~24  = CARRY((\bincount|y [5] & !\bincount|y[4]~22 ))

	.dataa(gnd),
	.datab(\bincount|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[4]~22 ),
	.combout(\bincount|y[5]~23_combout ),
	.cout(\bincount|y[5]~24 ));
// synopsys translate_off
defparam \bincount|y[5]~23 .lut_mask = 16'hC30C;
defparam \bincount|y[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N9
dffeas \bincount|y[5] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[5] .is_wysiwyg = "true";
defparam \bincount|y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N10
fiftyfivenm_lcell_comb \bincount|y[6]~25 (
// Equation(s):
// \bincount|y[6]~25_combout  = (\bincount|y [6] & (!\bincount|y[5]~24 )) # (!\bincount|y [6] & ((\bincount|y[5]~24 ) # (GND)))
// \bincount|y[6]~26  = CARRY((!\bincount|y[5]~24 ) # (!\bincount|y [6]))

	.dataa(\bincount|y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[5]~24 ),
	.combout(\bincount|y[6]~25_combout ),
	.cout(\bincount|y[6]~26 ));
// synopsys translate_off
defparam \bincount|y[6]~25 .lut_mask = 16'h5A5F;
defparam \bincount|y[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N11
dffeas \bincount|y[6] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[6] .is_wysiwyg = "true";
defparam \bincount|y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N12
fiftyfivenm_lcell_comb \bincount|y[7]~27 (
// Equation(s):
// \bincount|y[7]~27_combout  = (\bincount|y [7] & (\bincount|y[6]~26  $ (GND))) # (!\bincount|y [7] & (!\bincount|y[6]~26  & VCC))
// \bincount|y[7]~28  = CARRY((\bincount|y [7] & !\bincount|y[6]~26 ))

	.dataa(\bincount|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[6]~26 ),
	.combout(\bincount|y[7]~27_combout ),
	.cout(\bincount|y[7]~28 ));
// synopsys translate_off
defparam \bincount|y[7]~27 .lut_mask = 16'hA50A;
defparam \bincount|y[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N13
dffeas \bincount|y[7] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[7] .is_wysiwyg = "true";
defparam \bincount|y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N14
fiftyfivenm_lcell_comb \bincount|y[8]~29 (
// Equation(s):
// \bincount|y[8]~29_combout  = (\bincount|y [8] & (!\bincount|y[7]~28 )) # (!\bincount|y [8] & ((\bincount|y[7]~28 ) # (GND)))
// \bincount|y[8]~30  = CARRY((!\bincount|y[7]~28 ) # (!\bincount|y [8]))

	.dataa(gnd),
	.datab(\bincount|y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[7]~28 ),
	.combout(\bincount|y[8]~29_combout ),
	.cout(\bincount|y[8]~30 ));
// synopsys translate_off
defparam \bincount|y[8]~29 .lut_mask = 16'h3C3F;
defparam \bincount|y[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N15
dffeas \bincount|y[8] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[8] .is_wysiwyg = "true";
defparam \bincount|y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N16
fiftyfivenm_lcell_comb \bincount|y[9]~31 (
// Equation(s):
// \bincount|y[9]~31_combout  = (\bincount|y [9] & (\bincount|y[8]~30  $ (GND))) # (!\bincount|y [9] & (!\bincount|y[8]~30  & VCC))
// \bincount|y[9]~32  = CARRY((\bincount|y [9] & !\bincount|y[8]~30 ))

	.dataa(gnd),
	.datab(\bincount|y [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[8]~30 ),
	.combout(\bincount|y[9]~31_combout ),
	.cout(\bincount|y[9]~32 ));
// synopsys translate_off
defparam \bincount|y[9]~31 .lut_mask = 16'hC30C;
defparam \bincount|y[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N17
dffeas \bincount|y[9] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[9] .is_wysiwyg = "true";
defparam \bincount|y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N18
fiftyfivenm_lcell_comb \bincount|y[10]~33 (
// Equation(s):
// \bincount|y[10]~33_combout  = (\bincount|y [10] & (!\bincount|y[9]~32 )) # (!\bincount|y [10] & ((\bincount|y[9]~32 ) # (GND)))
// \bincount|y[10]~34  = CARRY((!\bincount|y[9]~32 ) # (!\bincount|y [10]))

	.dataa(gnd),
	.datab(\bincount|y [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[9]~32 ),
	.combout(\bincount|y[10]~33_combout ),
	.cout(\bincount|y[10]~34 ));
// synopsys translate_off
defparam \bincount|y[10]~33 .lut_mask = 16'h3C3F;
defparam \bincount|y[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N19
dffeas \bincount|y[10] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[10] .is_wysiwyg = "true";
defparam \bincount|y[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N20
fiftyfivenm_lcell_comb \bincount|y[11]~35 (
// Equation(s):
// \bincount|y[11]~35_combout  = (\bincount|y [11] & (\bincount|y[10]~34  $ (GND))) # (!\bincount|y [11] & (!\bincount|y[10]~34  & VCC))
// \bincount|y[11]~36  = CARRY((\bincount|y [11] & !\bincount|y[10]~34 ))

	.dataa(gnd),
	.datab(\bincount|y [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[10]~34 ),
	.combout(\bincount|y[11]~35_combout ),
	.cout(\bincount|y[11]~36 ));
// synopsys translate_off
defparam \bincount|y[11]~35 .lut_mask = 16'hC30C;
defparam \bincount|y[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N21
dffeas \bincount|y[11] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[11]~35_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[11] .is_wysiwyg = "true";
defparam \bincount|y[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N22
fiftyfivenm_lcell_comb \bincount|y[12]~37 (
// Equation(s):
// \bincount|y[12]~37_combout  = (\bincount|y [12] & (!\bincount|y[11]~36 )) # (!\bincount|y [12] & ((\bincount|y[11]~36 ) # (GND)))
// \bincount|y[12]~38  = CARRY((!\bincount|y[11]~36 ) # (!\bincount|y [12]))

	.dataa(\bincount|y [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[11]~36 ),
	.combout(\bincount|y[12]~37_combout ),
	.cout(\bincount|y[12]~38 ));
// synopsys translate_off
defparam \bincount|y[12]~37 .lut_mask = 16'h5A5F;
defparam \bincount|y[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N23
dffeas \bincount|y[12] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[12]~37_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[12] .is_wysiwyg = "true";
defparam \bincount|y[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N24
fiftyfivenm_lcell_comb \bincount|y[13]~39 (
// Equation(s):
// \bincount|y[13]~39_combout  = (\bincount|y [13] & (\bincount|y[12]~38  $ (GND))) # (!\bincount|y [13] & (!\bincount|y[12]~38  & VCC))
// \bincount|y[13]~40  = CARRY((\bincount|y [13] & !\bincount|y[12]~38 ))

	.dataa(gnd),
	.datab(\bincount|y [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[12]~38 ),
	.combout(\bincount|y[13]~39_combout ),
	.cout(\bincount|y[13]~40 ));
// synopsys translate_off
defparam \bincount|y[13]~39 .lut_mask = 16'hC30C;
defparam \bincount|y[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N25
dffeas \bincount|y[13] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[13]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[13] .is_wysiwyg = "true";
defparam \bincount|y[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N21
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[13] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\bincount|y [13]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [13]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[13] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[13] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
fiftyfivenm_clkctrl \clock_Ladder|ladder[17]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_Ladder|ladder [17]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_Ladder|ladder[17]~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_Ladder|ladder[17]~clkctrl .clock_type = "global clock";
defparam \clock_Ladder|ladder[17]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N2
fiftyfivenm_lcell_comb \h2sMX|FSM_inst|state[0]~1 (
// Equation(s):
// \h2sMX|FSM_inst|state[0]~1_combout  = !\h2sMX|FSM_inst|state [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\h2sMX|FSM_inst|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\h2sMX|FSM_inst|state[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|FSM_inst|state[0]~1 .lut_mask = 16'h0F0F;
defparam \h2sMX|FSM_inst|state[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y2_N3
dffeas \h2sMX|FSM_inst|state[0] (
	.clk(!\clock_Ladder|ladder[17]~clkctrl_outclk ),
	.d(\h2sMX|FSM_inst|state[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|FSM_inst|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|FSM_inst|state[0] .is_wysiwyg = "true";
defparam \h2sMX|FSM_inst|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N14
fiftyfivenm_lcell_comb \h2sMX|nBitRegisterSV_inst|Q_latch[9]~feeder (
// Equation(s):
// \h2sMX|nBitRegisterSV_inst|Q_latch[9]~feeder_combout  = \bincount|y [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\bincount|y [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\h2sMX|nBitRegisterSV_inst|Q_latch[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[9]~feeder .lut_mask = 16'hF0F0;
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N15
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[9] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(\h2sMX|nBitRegisterSV_inst|Q_latch[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [9]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[9] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N19
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[5] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\bincount|y [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[5] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N4
fiftyfivenm_lcell_comb \h2sMX|FSM_inst|state[1]~0 (
// Equation(s):
// \h2sMX|FSM_inst|state[1]~0_combout  = \h2sMX|FSM_inst|state [1] $ (\h2sMX|FSM_inst|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\h2sMX|FSM_inst|state [1]),
	.datad(\h2sMX|FSM_inst|state [0]),
	.cin(gnd),
	.combout(\h2sMX|FSM_inst|state[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|FSM_inst|state[1]~0 .lut_mask = 16'h0FF0;
defparam \h2sMX|FSM_inst|state[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y2_N5
dffeas \h2sMX|FSM_inst|state[1] (
	.clk(!\clock_Ladder|ladder[17]~clkctrl_outclk ),
	.d(\h2sMX|FSM_inst|state[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|FSM_inst|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|FSM_inst|state[1] .is_wysiwyg = "true";
defparam \h2sMX|FSM_inst|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N18
fiftyfivenm_lcell_comb \h2sMX|four2one_inst|Mux2~0 (
// Equation(s):
// \h2sMX|four2one_inst|Mux2~0_combout  = (\h2sMX|FSM_inst|state [0] & ((\h2sMX|nBitRegisterSV_inst|Q_latch [9]) # ((\h2sMX|FSM_inst|state [1])))) # (!\h2sMX|FSM_inst|state [0] & (((\h2sMX|nBitRegisterSV_inst|Q_latch [5] & !\h2sMX|FSM_inst|state [1]))))

	.dataa(\h2sMX|FSM_inst|state [0]),
	.datab(\h2sMX|nBitRegisterSV_inst|Q_latch [9]),
	.datac(\h2sMX|nBitRegisterSV_inst|Q_latch [5]),
	.datad(\h2sMX|FSM_inst|state [1]),
	.cin(gnd),
	.combout(\h2sMX|four2one_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|four2one_inst|Mux2~0 .lut_mask = 16'hAAD8;
defparam \h2sMX|four2one_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N29
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[1] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\bincount|y [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[1] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N28
fiftyfivenm_lcell_comb \h2sMX|four2one_inst|Mux2~1 (
// Equation(s):
// \h2sMX|four2one_inst|Mux2~1_combout  = (\h2sMX|four2one_inst|Mux2~0_combout  & (((\h2sMX|nBitRegisterSV_inst|Q_latch [1]) # (!\h2sMX|FSM_inst|state [1])))) # (!\h2sMX|four2one_inst|Mux2~0_combout  & (\h2sMX|nBitRegisterSV_inst|Q_latch [13] & 
// ((\h2sMX|FSM_inst|state [1]))))

	.dataa(\h2sMX|nBitRegisterSV_inst|Q_latch [13]),
	.datab(\h2sMX|four2one_inst|Mux2~0_combout ),
	.datac(\h2sMX|nBitRegisterSV_inst|Q_latch [1]),
	.datad(\h2sMX|FSM_inst|state [1]),
	.cin(gnd),
	.combout(\h2sMX|four2one_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|four2one_inst|Mux2~1 .lut_mask = 16'hE2CC;
defparam \h2sMX|four2one_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N10
fiftyfivenm_lcell_comb \h2sMX|nBitRegisterSV_inst|Q_latch[11]~feeder (
// Equation(s):
// \h2sMX|nBitRegisterSV_inst|Q_latch[11]~feeder_combout  = \bincount|y [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bincount|y [11]),
	.cin(gnd),
	.combout(\h2sMX|nBitRegisterSV_inst|Q_latch[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[11]~feeder .lut_mask = 16'hFF00;
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N11
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[11] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(\h2sMX|nBitRegisterSV_inst|Q_latch[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [11]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[11] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N7
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[7] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\bincount|y [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[7] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N6
fiftyfivenm_lcell_comb \h2sMX|four2one_inst|Mux0~0 (
// Equation(s):
// \h2sMX|four2one_inst|Mux0~0_combout  = (\h2sMX|FSM_inst|state [0] & ((\h2sMX|nBitRegisterSV_inst|Q_latch [11]) # ((\h2sMX|FSM_inst|state [1])))) # (!\h2sMX|FSM_inst|state [0] & (((\h2sMX|nBitRegisterSV_inst|Q_latch [7] & !\h2sMX|FSM_inst|state [1]))))

	.dataa(\h2sMX|nBitRegisterSV_inst|Q_latch [11]),
	.datab(\h2sMX|FSM_inst|state [0]),
	.datac(\h2sMX|nBitRegisterSV_inst|Q_latch [7]),
	.datad(\h2sMX|FSM_inst|state [1]),
	.cin(gnd),
	.combout(\h2sMX|four2one_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|four2one_inst|Mux0~0 .lut_mask = 16'hCCB8;
defparam \h2sMX|four2one_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N26
fiftyfivenm_lcell_comb \bincount|y[14]~41 (
// Equation(s):
// \bincount|y[14]~41_combout  = (\bincount|y [14] & (!\bincount|y[13]~40 )) # (!\bincount|y [14] & ((\bincount|y[13]~40 ) # (GND)))
// \bincount|y[14]~42  = CARRY((!\bincount|y[13]~40 ) # (!\bincount|y [14]))

	.dataa(\bincount|y [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bincount|y[13]~40 ),
	.combout(\bincount|y[14]~41_combout ),
	.cout(\bincount|y[14]~42 ));
// synopsys translate_off
defparam \bincount|y[14]~41 .lut_mask = 16'h5A5F;
defparam \bincount|y[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N27
dffeas \bincount|y[14] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[14]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[14] .is_wysiwyg = "true";
defparam \bincount|y[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N28
fiftyfivenm_lcell_comb \bincount|y[15]~43 (
// Equation(s):
// \bincount|y[15]~43_combout  = \bincount|y[14]~42  $ (!\bincount|y [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bincount|y [15]),
	.cin(\bincount|y[14]~42 ),
	.combout(\bincount|y[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \bincount|y[15]~43 .lut_mask = 16'hF00F;
defparam \bincount|y[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y2_N29
dffeas \bincount|y[15] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\bincount|y[15]~43_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bincount|y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bincount|y[15] .is_wysiwyg = "true";
defparam \bincount|y[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N0
fiftyfivenm_lcell_comb \h2sMX|nBitRegisterSV_inst|Q_latch[15]~feeder (
// Equation(s):
// \h2sMX|nBitRegisterSV_inst|Q_latch[15]~feeder_combout  = \bincount|y [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bincount|y [15]),
	.cin(gnd),
	.combout(\h2sMX|nBitRegisterSV_inst|Q_latch[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[15]~feeder .lut_mask = 16'hFF00;
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N1
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[15] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(\h2sMX|nBitRegisterSV_inst|Q_latch[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [15]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[15] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N9
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[3] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\bincount|y [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[3] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N8
fiftyfivenm_lcell_comb \h2sMX|four2one_inst|Mux0~1 (
// Equation(s):
// \h2sMX|four2one_inst|Mux0~1_combout  = (\h2sMX|four2one_inst|Mux0~0_combout  & (((\h2sMX|nBitRegisterSV_inst|Q_latch [3]) # (!\h2sMX|FSM_inst|state [1])))) # (!\h2sMX|four2one_inst|Mux0~0_combout  & (\h2sMX|nBitRegisterSV_inst|Q_latch [15] & 
// ((\h2sMX|FSM_inst|state [1]))))

	.dataa(\h2sMX|four2one_inst|Mux0~0_combout ),
	.datab(\h2sMX|nBitRegisterSV_inst|Q_latch [15]),
	.datac(\h2sMX|nBitRegisterSV_inst|Q_latch [3]),
	.datad(\h2sMX|FSM_inst|state [1]),
	.cin(gnd),
	.combout(\h2sMX|four2one_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|four2one_inst|Mux0~1 .lut_mask = 16'hE4AA;
defparam \h2sMX|four2one_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N16
fiftyfivenm_lcell_comb \h2sMX|nBitRegisterSV_inst|Q_latch[14]~feeder (
// Equation(s):
// \h2sMX|nBitRegisterSV_inst|Q_latch[14]~feeder_combout  = \bincount|y [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\bincount|y [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\h2sMX|nBitRegisterSV_inst|Q_latch[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[14]~feeder .lut_mask = 16'hF0F0;
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N17
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[14] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(\h2sMX|nBitRegisterSV_inst|Q_latch[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [14]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[14] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N31
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[6] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\bincount|y [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[6] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N30
fiftyfivenm_lcell_comb \h2sMX|four2one_inst|Mux1~0 (
// Equation(s):
// \h2sMX|four2one_inst|Mux1~0_combout  = (\h2sMX|FSM_inst|state [0] & (((\h2sMX|FSM_inst|state [1])))) # (!\h2sMX|FSM_inst|state [0] & ((\h2sMX|FSM_inst|state [1] & (\h2sMX|nBitRegisterSV_inst|Q_latch [14])) # (!\h2sMX|FSM_inst|state [1] & 
// ((\h2sMX|nBitRegisterSV_inst|Q_latch [6])))))

	.dataa(\h2sMX|FSM_inst|state [0]),
	.datab(\h2sMX|nBitRegisterSV_inst|Q_latch [14]),
	.datac(\h2sMX|nBitRegisterSV_inst|Q_latch [6]),
	.datad(\h2sMX|FSM_inst|state [1]),
	.cin(gnd),
	.combout(\h2sMX|four2one_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|four2one_inst|Mux1~0 .lut_mask = 16'hEE50;
defparam \h2sMX|four2one_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y2_N31
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[2] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\bincount|y [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[2] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N26
fiftyfivenm_lcell_comb \h2sMX|nBitRegisterSV_inst|Q_latch[10]~feeder (
// Equation(s):
// \h2sMX|nBitRegisterSV_inst|Q_latch[10]~feeder_combout  = \bincount|y [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bincount|y [10]),
	.cin(gnd),
	.combout(\h2sMX|nBitRegisterSV_inst|Q_latch[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[10]~feeder .lut_mask = 16'hFF00;
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N27
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[10] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(\h2sMX|nBitRegisterSV_inst|Q_latch[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [10]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[10] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y2_N30
fiftyfivenm_lcell_comb \h2sMX|four2one_inst|Mux1~1 (
// Equation(s):
// \h2sMX|four2one_inst|Mux1~1_combout  = (\h2sMX|four2one_inst|Mux1~0_combout  & (((\h2sMX|nBitRegisterSV_inst|Q_latch [2])) # (!\h2sMX|FSM_inst|state [0]))) # (!\h2sMX|four2one_inst|Mux1~0_combout  & (\h2sMX|FSM_inst|state [0] & 
// ((\h2sMX|nBitRegisterSV_inst|Q_latch [10]))))

	.dataa(\h2sMX|four2one_inst|Mux1~0_combout ),
	.datab(\h2sMX|FSM_inst|state [0]),
	.datac(\h2sMX|nBitRegisterSV_inst|Q_latch [2]),
	.datad(\h2sMX|nBitRegisterSV_inst|Q_latch [10]),
	.cin(gnd),
	.combout(\h2sMX|four2one_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|four2one_inst|Mux1~1 .lut_mask = 16'hE6A2;
defparam \h2sMX|four2one_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N24
fiftyfivenm_lcell_comb \h2sMX|nBitRegisterSV_inst|Q_latch[8]~feeder (
// Equation(s):
// \h2sMX|nBitRegisterSV_inst|Q_latch[8]~feeder_combout  = \bincount|y [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bincount|y [8]),
	.cin(gnd),
	.combout(\h2sMX|nBitRegisterSV_inst|Q_latch[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[8]~feeder .lut_mask = 16'hFF00;
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N25
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[8] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(\h2sMX|nBitRegisterSV_inst|Q_latch[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [8]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[8] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N23
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[4] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\bincount|y [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[4] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N22
fiftyfivenm_lcell_comb \h2sMX|four2one_inst|Mux3~0 (
// Equation(s):
// \h2sMX|four2one_inst|Mux3~0_combout  = (\h2sMX|FSM_inst|state [0] & ((\h2sMX|nBitRegisterSV_inst|Q_latch [8]) # ((\h2sMX|FSM_inst|state [1])))) # (!\h2sMX|FSM_inst|state [0] & (((\h2sMX|nBitRegisterSV_inst|Q_latch [4] & !\h2sMX|FSM_inst|state [1]))))

	.dataa(\h2sMX|FSM_inst|state [0]),
	.datab(\h2sMX|nBitRegisterSV_inst|Q_latch [8]),
	.datac(\h2sMX|nBitRegisterSV_inst|Q_latch [4]),
	.datad(\h2sMX|FSM_inst|state [1]),
	.cin(gnd),
	.combout(\h2sMX|four2one_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|four2one_inst|Mux3~0 .lut_mask = 16'hAAD8;
defparam \h2sMX|four2one_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N2
fiftyfivenm_lcell_comb \h2sMX|nBitRegisterSV_inst|Q_latch[12]~feeder (
// Equation(s):
// \h2sMX|nBitRegisterSV_inst|Q_latch[12]~feeder_combout  = \bincount|y [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bincount|y [12]),
	.cin(gnd),
	.combout(\h2sMX|nBitRegisterSV_inst|Q_latch[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[12]~feeder .lut_mask = 16'hFF00;
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y2_N3
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[12] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(\h2sMX|nBitRegisterSV_inst|Q_latch[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [12]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[12] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N13
dffeas \h2sMX|nBitRegisterSV_inst|Q_latch[0] (
	.clk(\h2sMX|comb~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\bincount|y [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h2sMX|nBitRegisterSV_inst|Q_latch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[0] .is_wysiwyg = "true";
defparam \h2sMX|nBitRegisterSV_inst|Q_latch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N12
fiftyfivenm_lcell_comb \h2sMX|four2one_inst|Mux3~1 (
// Equation(s):
// \h2sMX|four2one_inst|Mux3~1_combout  = (\h2sMX|four2one_inst|Mux3~0_combout  & (((\h2sMX|nBitRegisterSV_inst|Q_latch [0]) # (!\h2sMX|FSM_inst|state [1])))) # (!\h2sMX|four2one_inst|Mux3~0_combout  & (\h2sMX|nBitRegisterSV_inst|Q_latch [12] & 
// ((\h2sMX|FSM_inst|state [1]))))

	.dataa(\h2sMX|four2one_inst|Mux3~0_combout ),
	.datab(\h2sMX|nBitRegisterSV_inst|Q_latch [12]),
	.datac(\h2sMX|nBitRegisterSV_inst|Q_latch [0]),
	.datad(\h2sMX|FSM_inst|state [1]),
	.cin(gnd),
	.combout(\h2sMX|four2one_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|four2one_inst|Mux3~1 .lut_mask = 16'hE4AA;
defparam \h2sMX|four2one_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N4
fiftyfivenm_lcell_comb \h2sMX|bin2sev_inst|WideOr6~0 (
// Equation(s):
// \h2sMX|bin2sev_inst|WideOr6~0_combout  = (\h2sMX|four2one_inst|Mux0~1_combout  & (\h2sMX|four2one_inst|Mux3~1_combout  & (\h2sMX|four2one_inst|Mux2~1_combout  $ (\h2sMX|four2one_inst|Mux1~1_combout )))) # (!\h2sMX|four2one_inst|Mux0~1_combout  & 
// (!\h2sMX|four2one_inst|Mux2~1_combout  & (\h2sMX|four2one_inst|Mux1~1_combout  $ (\h2sMX|four2one_inst|Mux3~1_combout ))))

	.dataa(\h2sMX|four2one_inst|Mux2~1_combout ),
	.datab(\h2sMX|four2one_inst|Mux0~1_combout ),
	.datac(\h2sMX|four2one_inst|Mux1~1_combout ),
	.datad(\h2sMX|four2one_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\h2sMX|bin2sev_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|bin2sev_inst|WideOr6~0 .lut_mask = 16'h4910;
defparam \h2sMX|bin2sev_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N2
fiftyfivenm_lcell_comb \h2sMX|bin2sev_inst|WideOr5~0 (
// Equation(s):
// \h2sMX|bin2sev_inst|WideOr5~0_combout  = (\h2sMX|four2one_inst|Mux2~1_combout  & ((\h2sMX|four2one_inst|Mux3~1_combout  & (\h2sMX|four2one_inst|Mux0~1_combout )) # (!\h2sMX|four2one_inst|Mux3~1_combout  & ((\h2sMX|four2one_inst|Mux1~1_combout ))))) # 
// (!\h2sMX|four2one_inst|Mux2~1_combout  & (\h2sMX|four2one_inst|Mux1~1_combout  & (\h2sMX|four2one_inst|Mux0~1_combout  $ (\h2sMX|four2one_inst|Mux3~1_combout ))))

	.dataa(\h2sMX|four2one_inst|Mux2~1_combout ),
	.datab(\h2sMX|four2one_inst|Mux0~1_combout ),
	.datac(\h2sMX|four2one_inst|Mux1~1_combout ),
	.datad(\h2sMX|four2one_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\h2sMX|bin2sev_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|bin2sev_inst|WideOr5~0 .lut_mask = 16'h98E0;
defparam \h2sMX|bin2sev_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N12
fiftyfivenm_lcell_comb \h2sMX|bin2sev_inst|WideOr4~0 (
// Equation(s):
// \h2sMX|bin2sev_inst|WideOr4~0_combout  = (\h2sMX|four2one_inst|Mux0~1_combout  & (\h2sMX|four2one_inst|Mux1~1_combout  & ((\h2sMX|four2one_inst|Mux2~1_combout ) # (!\h2sMX|four2one_inst|Mux3~1_combout )))) # (!\h2sMX|four2one_inst|Mux0~1_combout  & 
// (\h2sMX|four2one_inst|Mux2~1_combout  & (!\h2sMX|four2one_inst|Mux1~1_combout  & !\h2sMX|four2one_inst|Mux3~1_combout )))

	.dataa(\h2sMX|four2one_inst|Mux2~1_combout ),
	.datab(\h2sMX|four2one_inst|Mux0~1_combout ),
	.datac(\h2sMX|four2one_inst|Mux1~1_combout ),
	.datad(\h2sMX|four2one_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\h2sMX|bin2sev_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|bin2sev_inst|WideOr4~0 .lut_mask = 16'h80C2;
defparam \h2sMX|bin2sev_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N14
fiftyfivenm_lcell_comb \h2sMX|bin2sev_inst|WideOr3~0 (
// Equation(s):
// \h2sMX|bin2sev_inst|WideOr3~0_combout  = (\h2sMX|four2one_inst|Mux3~1_combout  & (\h2sMX|four2one_inst|Mux2~1_combout  $ (((!\h2sMX|four2one_inst|Mux1~1_combout ))))) # (!\h2sMX|four2one_inst|Mux3~1_combout  & ((\h2sMX|four2one_inst|Mux2~1_combout  & 
// (\h2sMX|four2one_inst|Mux0~1_combout  & !\h2sMX|four2one_inst|Mux1~1_combout )) # (!\h2sMX|four2one_inst|Mux2~1_combout  & (!\h2sMX|four2one_inst|Mux0~1_combout  & \h2sMX|four2one_inst|Mux1~1_combout ))))

	.dataa(\h2sMX|four2one_inst|Mux2~1_combout ),
	.datab(\h2sMX|four2one_inst|Mux0~1_combout ),
	.datac(\h2sMX|four2one_inst|Mux1~1_combout ),
	.datad(\h2sMX|four2one_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\h2sMX|bin2sev_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|bin2sev_inst|WideOr3~0 .lut_mask = 16'hA518;
defparam \h2sMX|bin2sev_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N0
fiftyfivenm_lcell_comb \h2sMX|bin2sev_inst|WideOr2~0 (
// Equation(s):
// \h2sMX|bin2sev_inst|WideOr2~0_combout  = (\h2sMX|four2one_inst|Mux2~1_combout  & (!\h2sMX|four2one_inst|Mux0~1_combout  & ((\h2sMX|four2one_inst|Mux3~1_combout )))) # (!\h2sMX|four2one_inst|Mux2~1_combout  & ((\h2sMX|four2one_inst|Mux1~1_combout  & 
// (!\h2sMX|four2one_inst|Mux0~1_combout )) # (!\h2sMX|four2one_inst|Mux1~1_combout  & ((\h2sMX|four2one_inst|Mux3~1_combout )))))

	.dataa(\h2sMX|four2one_inst|Mux2~1_combout ),
	.datab(\h2sMX|four2one_inst|Mux0~1_combout ),
	.datac(\h2sMX|four2one_inst|Mux1~1_combout ),
	.datad(\h2sMX|four2one_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\h2sMX|bin2sev_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|bin2sev_inst|WideOr2~0 .lut_mask = 16'h3710;
defparam \h2sMX|bin2sev_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N22
fiftyfivenm_lcell_comb \h2sMX|bin2sev_inst|WideOr1~0 (
// Equation(s):
// \h2sMX|bin2sev_inst|WideOr1~0_combout  = (\h2sMX|four2one_inst|Mux2~1_combout  & (!\h2sMX|four2one_inst|Mux0~1_combout  & ((\h2sMX|four2one_inst|Mux3~1_combout ) # (!\h2sMX|four2one_inst|Mux1~1_combout )))) # (!\h2sMX|four2one_inst|Mux2~1_combout  & 
// (\h2sMX|four2one_inst|Mux3~1_combout  & (\h2sMX|four2one_inst|Mux0~1_combout  $ (!\h2sMX|four2one_inst|Mux1~1_combout ))))

	.dataa(\h2sMX|four2one_inst|Mux2~1_combout ),
	.datab(\h2sMX|four2one_inst|Mux0~1_combout ),
	.datac(\h2sMX|four2one_inst|Mux1~1_combout ),
	.datad(\h2sMX|four2one_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\h2sMX|bin2sev_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|bin2sev_inst|WideOr1~0 .lut_mask = 16'h6302;
defparam \h2sMX|bin2sev_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N24
fiftyfivenm_lcell_comb \h2sMX|bin2sev_inst|WideOr0~0 (
// Equation(s):
// \h2sMX|bin2sev_inst|WideOr0~0_combout  = (\h2sMX|four2one_inst|Mux3~1_combout  & ((\h2sMX|four2one_inst|Mux0~1_combout ) # (\h2sMX|four2one_inst|Mux2~1_combout  $ (\h2sMX|four2one_inst|Mux1~1_combout )))) # (!\h2sMX|four2one_inst|Mux3~1_combout  & 
// ((\h2sMX|four2one_inst|Mux2~1_combout ) # (\h2sMX|four2one_inst|Mux0~1_combout  $ (\h2sMX|four2one_inst|Mux1~1_combout ))))

	.dataa(\h2sMX|four2one_inst|Mux2~1_combout ),
	.datab(\h2sMX|four2one_inst|Mux0~1_combout ),
	.datac(\h2sMX|four2one_inst|Mux1~1_combout ),
	.datad(\h2sMX|four2one_inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\h2sMX|bin2sev_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|bin2sev_inst|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \h2sMX|bin2sev_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N24
fiftyfivenm_lcell_comb \h2sMX|FSM_inst|Decoder0~0 (
// Equation(s):
// \h2sMX|FSM_inst|Decoder0~0_combout  = (\h2sMX|FSM_inst|state [1] & \h2sMX|FSM_inst|state [0])

	.dataa(gnd),
	.datab(\h2sMX|FSM_inst|state [1]),
	.datac(\h2sMX|FSM_inst|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\h2sMX|FSM_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|FSM_inst|Decoder0~0 .lut_mask = 16'hC0C0;
defparam \h2sMX|FSM_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N30
fiftyfivenm_lcell_comb \h2sMX|FSM_inst|Decoder0~1 (
// Equation(s):
// \h2sMX|FSM_inst|Decoder0~1_combout  = (\h2sMX|FSM_inst|state [1] & !\h2sMX|FSM_inst|state [0])

	.dataa(gnd),
	.datab(\h2sMX|FSM_inst|state [1]),
	.datac(\h2sMX|FSM_inst|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\h2sMX|FSM_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|FSM_inst|Decoder0~1 .lut_mask = 16'h0C0C;
defparam \h2sMX|FSM_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N0
fiftyfivenm_lcell_comb \h2sMX|FSM_inst|Decoder0~2 (
// Equation(s):
// \h2sMX|FSM_inst|Decoder0~2_combout  = (!\h2sMX|FSM_inst|state [1] & \h2sMX|FSM_inst|state [0])

	.dataa(gnd),
	.datab(\h2sMX|FSM_inst|state [1]),
	.datac(\h2sMX|FSM_inst|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\h2sMX|FSM_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|FSM_inst|Decoder0~2 .lut_mask = 16'h3030;
defparam \h2sMX|FSM_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y2_N10
fiftyfivenm_lcell_comb \h2sMX|FSM_inst|Decoder0~3 (
// Equation(s):
// \h2sMX|FSM_inst|Decoder0~3_combout  = (\h2sMX|FSM_inst|state [1]) # (\h2sMX|FSM_inst|state [0])

	.dataa(gnd),
	.datab(\h2sMX|FSM_inst|state [1]),
	.datac(\h2sMX|FSM_inst|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\h2sMX|FSM_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \h2sMX|FSM_inst|Decoder0~3 .lut_mask = 16'hFCFC;
defparam \h2sMX|FSM_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \load~input (
	.i(load),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\load~input_o ));
// synopsys translate_off
defparam \load~input .bus_hold = "false";
defparam \load~input .listen_to_nsleep_signal = "false";
defparam \load~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign seg[0] = \seg[0]~output_o ;

assign seg[1] = \seg[1]~output_o ;

assign seg[2] = \seg[2]~output_o ;

assign seg[3] = \seg[3]~output_o ;

assign seg[4] = \seg[4]~output_o ;

assign seg[5] = \seg[5]~output_o ;

assign seg[6] = \seg[6]~output_o ;

assign cat[0] = \cat[0]~output_o ;

assign cat[1] = \cat[1]~output_o ;

assign cat[2] = \cat[2]~output_o ;

assign cat[3] = \cat[3]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
