$date
	Wed Nov 23 14:52:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 1 ! f $end
$var reg 4 " a [3:0] $end
$var reg 2 # s [1:0] $end
$scope module f1 $end
$var wire 4 $ a [3:0] $end
$var wire 2 % s [1:0] $end
$var wire 1 ! f $end
$var wire 1 & c2 $end
$var wire 1 ' c1 $end
$scope function mux2to1 $end
$var reg 2 ( a [1:0] $end
$var reg 1 ) mux2to1 $end
$var reg 1 * s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
b0 (
0'
0&
b0 %
b1010 $
b0 #
b1010 "
0!
$end
#20
1!
1'
1&
1)
0*
b11 (
b1 #
b1 %
#40
0!
0'
0&
0)
b0 (
1*
b10 #
b10 %
#60
1!
1'
1&
1)
b11 (
b11 #
b11 %
#80
