(pcb /home/jgroth/C64/PLUTO/HW/SBC/pluto.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6-e0-6349~53~ubuntu16.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  52070 -50800  52070 -153670  181610 -153670  181610 -50800
            52070 -50800  52070 -50800)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:CP_Radial_D5.0mm_P2.50mm
      (place C1 58420 -76200 front 270 (PN 10uF))
      (place C2 58420 -66040 front 90 (PN 10uF))
      (place C3 58420 -82550 front 270 (PN 4.7uF))
      (place C4 77470 -64770 front 270 (PN 10uF))
      (place C5 58420 -69850 front 270 (PN 4.7uF))
    )
    (component Capacitors_ThroughHole:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (place C6 72390 -109220 front 90 (PN 22pF))
      (place C9 93980 -77470 front 270 (PN 0.1uF))
      (place C10 146050 -97790 front 0 (PN 0.1uF))
      (place C11 127000 -92710 front 0 (PN 0.1uF))
      (place C12 80010 -81280 front 180 (PN 0.1uF))
      (place C13 124460 -138430 front 90 (PN 0.1uF))
      (place C14 130810 -142875 front 0 (PN 0.1uF))
      (place C17 72390 -88900 front 270 (PN 22pF))
    )
    (component Capacitors_ThroughHole:CP_Radial_D6.3mm_P2.50mm
      (place C7 63500 -129540 front 90 (PN "100 uF"))
    )
    (component Capacitors_ThroughHole:CP_Radial_D5.0mm_P2.00mm
      (place C8 63500 -119380 front 270 (PN "10 uF"))
    )
    (component "Diodes_ThroughHole:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D1 124460 -123190 front 270 (PN D))
    )
    (component Connect:IDC_Header_Straight_10pins
      (place J1 57150 -97790 front 270 (PN "Serial Port"))
    )
    (component Connect:IDC_Header_Straight_14pins
      (place J2 73660 -148590 front 0 (PN CONN_02X07))
      (place J3 101600 -148590 front 0 (PN CONN_02X07))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (place J4 55880 -135890 front 0 (PN "POWER IN"))
    )
    (component Connect:IDC_Header_Straight_50pins
      (place J5 176530 -132715 front 90 (PN "Expansion Port"))
    )
    (component Mounting_Holes:MountingHole_3.2mm_M3_Pad
      (place MK1 55880 -54610 front 0 (PN Mounting_Hole))
      (place MK2 177800 -54610 front 0 (PN Mounting_Hole))
      (place MK3 177800 -149860 front 0 (PN Mounting_Hole))
      (place MK4 55880 -149860 front 0 (PN Mounting_Hole))
    )
    (component "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (place Q1 90170 -67310 front 180 (PN DS1813))
    )
    (component Pin_Headers:Pin_Header_Straight_1x08_Pitch2.54mm
      (place RN1 88900 -57150 front 270 (PN "3.3 kOhm"))
    )
    (component Buttons_Switches_ThroughHole:SW_PUSH_6mm_h4.3mm
      (place SW1 99060 -57150 front 270 (PN RESET))
    )
    (component "Housings_DIP:DIP-40_W15.24mm"
      (place U1 99060 -69850 front 0 (PN WD65C02_))
      (place U6 71120 -138430 front 90 (PN WD65C22))
    )
    (component "Housings_DIP:DIP-28_W15.24mm"
      (place U2 144780 -54610 front 0 (PN 28C256))
      (place U3 120650 -54610 front 0 (PN "HM62256BLP-7"))
      (place U5 77470 -85090 front 0 (PN 6551))
      (place U7 130810 -138430 front 90 (PN DS1511Y+))
    )
    (component "Housings_DIP:DIP-16_W7.62mm"
      (place U4 64770 -64770 front 0 (PN MAX232))
      (place U10 152400 -99060 front 0 (PN 74LS138))
    )
    (component "Housings_DIP:DIP-14_W7.62mm"
      (place U8 137160 -101600 front 0 (PN 74HCT00))
      (place U9 121920 -101600 front 0 (PN 74LS30))
    )
    (component "TO_SOT_Packages_THT:TO-220_Vertical"
      (place U11 55880 -125730 front 90 (PN LM7805CT))
    )
    (component "Housings_DIP:DIP-8_W7.62mm"
      (place X1 106680 -64770 front 90 (PN "4 MHz"))
    )
    (component "Crystals:Resonator-2pin_w10.0mm_h5.0mm"
      (place XTAL1 72390 -96520 front 270 (PN "1.8432 MHz"))
    )
  )
  (library
    (image Capacitors_ThroughHole:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 2550  1250 -2550))
      (outline (path signal 120  1290 2550  1290 -2550))
      (outline (path signal 120  1330 2549  1330 -2549))
      (outline (path signal 120  1370 2548  1370 -2548))
      (outline (path signal 120  1410 2546  1410 -2546))
      (outline (path signal 120  1450 2543  1450 -2543))
      (outline (path signal 120  1490 2539  1490 -2539))
      (outline (path signal 120  1530 2535  1530 980))
      (outline (path signal 120  1530 -980  1530 -2535))
      (outline (path signal 120  1570 2531  1570 980))
      (outline (path signal 120  1570 -980  1570 -2531))
      (outline (path signal 120  1610 2525  1610 980))
      (outline (path signal 120  1610 -980  1610 -2525))
      (outline (path signal 120  1650 2519  1650 980))
      (outline (path signal 120  1650 -980  1650 -2519))
      (outline (path signal 120  1690 2513  1690 980))
      (outline (path signal 120  1690 -980  1690 -2513))
      (outline (path signal 120  1730 2506  1730 980))
      (outline (path signal 120  1730 -980  1730 -2506))
      (outline (path signal 120  1770 2498  1770 980))
      (outline (path signal 120  1770 -980  1770 -2498))
      (outline (path signal 120  1810 2489  1810 980))
      (outline (path signal 120  1810 -980  1810 -2489))
      (outline (path signal 120  1850 2480  1850 980))
      (outline (path signal 120  1850 -980  1850 -2480))
      (outline (path signal 120  1890 2470  1890 980))
      (outline (path signal 120  1890 -980  1890 -2470))
      (outline (path signal 120  1930 2460  1930 980))
      (outline (path signal 120  1930 -980  1930 -2460))
      (outline (path signal 120  1971 2448  1971 980))
      (outline (path signal 120  1971 -980  1971 -2448))
      (outline (path signal 120  2011 2436  2011 980))
      (outline (path signal 120  2011 -980  2011 -2436))
      (outline (path signal 120  2051 2424  2051 980))
      (outline (path signal 120  2051 -980  2051 -2424))
      (outline (path signal 120  2091 2410  2091 980))
      (outline (path signal 120  2091 -980  2091 -2410))
      (outline (path signal 120  2131 2396  2131 980))
      (outline (path signal 120  2131 -980  2131 -2396))
      (outline (path signal 120  2171 2382  2171 980))
      (outline (path signal 120  2171 -980  2171 -2382))
      (outline (path signal 120  2211 2366  2211 980))
      (outline (path signal 120  2211 -980  2211 -2366))
      (outline (path signal 120  2251 2350  2251 980))
      (outline (path signal 120  2251 -980  2251 -2350))
      (outline (path signal 120  2291 2333  2291 980))
      (outline (path signal 120  2291 -980  2291 -2333))
      (outline (path signal 120  2331 2315  2331 980))
      (outline (path signal 120  2331 -980  2331 -2315))
      (outline (path signal 120  2371 2296  2371 980))
      (outline (path signal 120  2371 -980  2371 -2296))
      (outline (path signal 120  2411 2276  2411 980))
      (outline (path signal 120  2411 -980  2411 -2276))
      (outline (path signal 120  2451 2256  2451 980))
      (outline (path signal 120  2451 -980  2451 -2256))
      (outline (path signal 120  2491 2234  2491 980))
      (outline (path signal 120  2491 -980  2491 -2234))
      (outline (path signal 120  2531 2212  2531 980))
      (outline (path signal 120  2531 -980  2531 -2212))
      (outline (path signal 120  2571 2189  2571 980))
      (outline (path signal 120  2571 -980  2571 -2189))
      (outline (path signal 120  2611 2165  2611 980))
      (outline (path signal 120  2611 -980  2611 -2165))
      (outline (path signal 120  2651 2140  2651 980))
      (outline (path signal 120  2651 -980  2651 -2140))
      (outline (path signal 120  2691 2113  2691 980))
      (outline (path signal 120  2691 -980  2691 -2113))
      (outline (path signal 120  2731 2086  2731 980))
      (outline (path signal 120  2731 -980  2731 -2086))
      (outline (path signal 120  2771 2058  2771 980))
      (outline (path signal 120  2771 -980  2771 -2058))
      (outline (path signal 120  2811 2028  2811 980))
      (outline (path signal 120  2811 -980  2811 -2028))
      (outline (path signal 120  2851 1997  2851 980))
      (outline (path signal 120  2851 -980  2851 -1997))
      (outline (path signal 120  2891 1965  2891 980))
      (outline (path signal 120  2891 -980  2891 -1965))
      (outline (path signal 120  2931 1932  2931 980))
      (outline (path signal 120  2931 -980  2931 -1932))
      (outline (path signal 120  2971 1897  2971 980))
      (outline (path signal 120  2971 -980  2971 -1897))
      (outline (path signal 120  3011 1861  3011 980))
      (outline (path signal 120  3011 -980  3011 -1861))
      (outline (path signal 120  3051 1823  3051 980))
      (outline (path signal 120  3051 -980  3051 -1823))
      (outline (path signal 120  3091 1783  3091 980))
      (outline (path signal 120  3091 -980  3091 -1783))
      (outline (path signal 120  3131 1742  3131 980))
      (outline (path signal 120  3131 -980  3131 -1742))
      (outline (path signal 120  3171 1699  3171 980))
      (outline (path signal 120  3171 -980  3171 -1699))
      (outline (path signal 120  3211 1654  3211 980))
      (outline (path signal 120  3211 -980  3211 -1654))
      (outline (path signal 120  3251 1606  3251 980))
      (outline (path signal 120  3251 -980  3251 -1606))
      (outline (path signal 120  3291 1556  3291 980))
      (outline (path signal 120  3291 -980  3291 -1556))
      (outline (path signal 120  3331 1504  3331 980))
      (outline (path signal 120  3331 -980  3331 -1504))
      (outline (path signal 120  3371 1448  3371 980))
      (outline (path signal 120  3371 -980  3371 -1448))
      (outline (path signal 120  3411 1390  3411 980))
      (outline (path signal 120  3411 -980  3411 -1390))
      (outline (path signal 120  3451 1327  3451 980))
      (outline (path signal 120  3451 -980  3451 -1327))
      (outline (path signal 120  3491 1261  3491 -1261))
      (outline (path signal 120  3531 1189  3531 -1189))
      (outline (path signal 120  3571 1112  3571 -1112))
      (outline (path signal 120  3611 1028  3611 -1028))
      (outline (path signal 120  3651 934  3651 -934))
      (outline (path signal 120  3691 829  3691 -829))
      (outline (path signal 120  3731 707  3731 -707))
      (outline (path signal 120  3771 559  3771 -559))
      (outline (path signal 120  3811 354  3811 -354))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1600 2850  -1600 -2850))
      (outline (path signal 50  -1600 -2850  4100 -2850))
      (outline (path signal 50  4100 -2850  4100 2850))
      (outline (path signal 50  4100 2850  -1600 2850))
      (outline (path signal 100  3750 0  3627.64 -772.542  3272.54 -1469.46  2719.46 -2022.54
            2022.54 -2377.64  1250 -2500  477.458 -2377.64  -219.463 -2022.54
            -772.542 -1469.46  -1127.64 -772.542  -1250 0  -1127.64 772.542
            -772.542 1469.46  -219.463 2022.54  477.458 2377.64  1250 2500
            2022.54 2377.64  2719.46 2022.54  3272.54 1469.46  3627.64 772.542))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitors_ThroughHole:C_Disc_D3.8mm_W2.6mm_P2.50mm
      (outline (path signal 100  -650 1300  -650 -1300))
      (outline (path signal 100  -650 -1300  3150 -1300))
      (outline (path signal 100  3150 -1300  3150 1300))
      (outline (path signal 100  3150 1300  -650 1300))
      (outline (path signal 120  -710 1360  3210 1360))
      (outline (path signal 120  -710 -1360  3210 -1360))
      (outline (path signal 120  -710 1360  -710 750))
      (outline (path signal 120  -710 -750  -710 -1360))
      (outline (path signal 120  3210 1360  3210 750))
      (outline (path signal 120  3210 -750  3210 -1360))
      (outline (path signal 50  -1050 1650  -1050 -1650))
      (outline (path signal 50  -1050 -1650  3550 -1650))
      (outline (path signal 50  3550 -1650  3550 1650))
      (outline (path signal 50  3550 1650  -1050 1650))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitors_ThroughHole:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 3200  1250 -3200))
      (outline (path signal 120  1290 3200  1290 -3200))
      (outline (path signal 120  1330 3200  1330 -3200))
      (outline (path signal 120  1370 3198  1370 -3198))
      (outline (path signal 120  1410 3197  1410 -3197))
      (outline (path signal 120  1450 3194  1450 -3194))
      (outline (path signal 120  1490 3192  1490 -3192))
      (outline (path signal 120  1530 3188  1530 980))
      (outline (path signal 120  1530 -980  1530 -3188))
      (outline (path signal 120  1570 3185  1570 980))
      (outline (path signal 120  1570 -980  1570 -3185))
      (outline (path signal 120  1610 3180  1610 980))
      (outline (path signal 120  1610 -980  1610 -3180))
      (outline (path signal 120  1650 3176  1650 980))
      (outline (path signal 120  1650 -980  1650 -3176))
      (outline (path signal 120  1690 3170  1690 980))
      (outline (path signal 120  1690 -980  1690 -3170))
      (outline (path signal 120  1730 3165  1730 980))
      (outline (path signal 120  1730 -980  1730 -3165))
      (outline (path signal 120  1770 3158  1770 980))
      (outline (path signal 120  1770 -980  1770 -3158))
      (outline (path signal 120  1810 3152  1810 980))
      (outline (path signal 120  1810 -980  1810 -3152))
      (outline (path signal 120  1850 3144  1850 980))
      (outline (path signal 120  1850 -980  1850 -3144))
      (outline (path signal 120  1890 3137  1890 980))
      (outline (path signal 120  1890 -980  1890 -3137))
      (outline (path signal 120  1930 3128  1930 980))
      (outline (path signal 120  1930 -980  1930 -3128))
      (outline (path signal 120  1971 3119  1971 980))
      (outline (path signal 120  1971 -980  1971 -3119))
      (outline (path signal 120  2011 3110  2011 980))
      (outline (path signal 120  2011 -980  2011 -3110))
      (outline (path signal 120  2051 3100  2051 980))
      (outline (path signal 120  2051 -980  2051 -3100))
      (outline (path signal 120  2091 3090  2091 980))
      (outline (path signal 120  2091 -980  2091 -3090))
      (outline (path signal 120  2131 3079  2131 980))
      (outline (path signal 120  2131 -980  2131 -3079))
      (outline (path signal 120  2171 3067  2171 980))
      (outline (path signal 120  2171 -980  2171 -3067))
      (outline (path signal 120  2211 3055  2211 980))
      (outline (path signal 120  2211 -980  2211 -3055))
      (outline (path signal 120  2251 3042  2251 980))
      (outline (path signal 120  2251 -980  2251 -3042))
      (outline (path signal 120  2291 3029  2291 980))
      (outline (path signal 120  2291 -980  2291 -3029))
      (outline (path signal 120  2331 3015  2331 980))
      (outline (path signal 120  2331 -980  2331 -3015))
      (outline (path signal 120  2371 3001  2371 980))
      (outline (path signal 120  2371 -980  2371 -3001))
      (outline (path signal 120  2411 2986  2411 980))
      (outline (path signal 120  2411 -980  2411 -2986))
      (outline (path signal 120  2451 2970  2451 980))
      (outline (path signal 120  2451 -980  2451 -2970))
      (outline (path signal 120  2491 2954  2491 980))
      (outline (path signal 120  2491 -980  2491 -2954))
      (outline (path signal 120  2531 2937  2531 980))
      (outline (path signal 120  2531 -980  2531 -2937))
      (outline (path signal 120  2571 2919  2571 980))
      (outline (path signal 120  2571 -980  2571 -2919))
      (outline (path signal 120  2611 2901  2611 980))
      (outline (path signal 120  2611 -980  2611 -2901))
      (outline (path signal 120  2651 2882  2651 980))
      (outline (path signal 120  2651 -980  2651 -2882))
      (outline (path signal 120  2691 2863  2691 980))
      (outline (path signal 120  2691 -980  2691 -2863))
      (outline (path signal 120  2731 2843  2731 980))
      (outline (path signal 120  2731 -980  2731 -2843))
      (outline (path signal 120  2771 2822  2771 980))
      (outline (path signal 120  2771 -980  2771 -2822))
      (outline (path signal 120  2811 2800  2811 980))
      (outline (path signal 120  2811 -980  2811 -2800))
      (outline (path signal 120  2851 2778  2851 980))
      (outline (path signal 120  2851 -980  2851 -2778))
      (outline (path signal 120  2891 2755  2891 980))
      (outline (path signal 120  2891 -980  2891 -2755))
      (outline (path signal 120  2931 2731  2931 980))
      (outline (path signal 120  2931 -980  2931 -2731))
      (outline (path signal 120  2971 2706  2971 980))
      (outline (path signal 120  2971 -980  2971 -2706))
      (outline (path signal 120  3011 2681  3011 980))
      (outline (path signal 120  3011 -980  3011 -2681))
      (outline (path signal 120  3051 2654  3051 980))
      (outline (path signal 120  3051 -980  3051 -2654))
      (outline (path signal 120  3091 2627  3091 980))
      (outline (path signal 120  3091 -980  3091 -2627))
      (outline (path signal 120  3131 2599  3131 980))
      (outline (path signal 120  3131 -980  3131 -2599))
      (outline (path signal 120  3171 2570  3171 980))
      (outline (path signal 120  3171 -980  3171 -2570))
      (outline (path signal 120  3211 2540  3211 980))
      (outline (path signal 120  3211 -980  3211 -2540))
      (outline (path signal 120  3251 2510  3251 980))
      (outline (path signal 120  3251 -980  3251 -2510))
      (outline (path signal 120  3291 2478  3291 980))
      (outline (path signal 120  3291 -980  3291 -2478))
      (outline (path signal 120  3331 2445  3331 980))
      (outline (path signal 120  3331 -980  3331 -2445))
      (outline (path signal 120  3371 2411  3371 980))
      (outline (path signal 120  3371 -980  3371 -2411))
      (outline (path signal 120  3411 2375  3411 980))
      (outline (path signal 120  3411 -980  3411 -2375))
      (outline (path signal 120  3451 2339  3451 980))
      (outline (path signal 120  3451 -980  3451 -2339))
      (outline (path signal 120  3491 2301  3491 -2301))
      (outline (path signal 120  3531 2262  3531 -2262))
      (outline (path signal 120  3571 2222  3571 -2222))
      (outline (path signal 120  3611 2180  3611 -2180))
      (outline (path signal 120  3651 2137  3651 -2137))
      (outline (path signal 120  3691 2092  3691 -2092))
      (outline (path signal 120  3731 2045  3731 -2045))
      (outline (path signal 120  3771 1997  3771 -1997))
      (outline (path signal 120  3811 1946  3811 -1946))
      (outline (path signal 120  3851 1894  3851 -1894))
      (outline (path signal 120  3891 1839  3891 -1839))
      (outline (path signal 120  3931 1781  3931 -1781))
      (outline (path signal 120  3971 1721  3971 -1721))
      (outline (path signal 120  4011 1658  4011 -1658))
      (outline (path signal 120  4051 1591  4051 -1591))
      (outline (path signal 120  4091 1520  4091 -1520))
      (outline (path signal 120  4131 1445  4131 -1445))
      (outline (path signal 120  4171 1364  4171 -1364))
      (outline (path signal 120  4211 1278  4211 -1278))
      (outline (path signal 120  4251 1184  4251 -1184))
      (outline (path signal 120  4291 1081  4291 -1081))
      (outline (path signal 120  4331 966  4331 -966))
      (outline (path signal 120  4371 834  4371 -834))
      (outline (path signal 120  4411 676  4411 -676))
      (outline (path signal 120  4451 468  4451 -468))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -2250 3500  -2250 -3500))
      (outline (path signal 50  -2250 -3500  4750 -3500))
      (outline (path signal 50  4750 -3500  4750 3500))
      (outline (path signal 50  4750 3500  -2250 3500))
      (outline (path signal 100  4400 0  4245.83 -973.404  3798.4 -1851.52  3101.52 -2548.4
            2223.4 -2995.83  1250 -3150  276.596 -2995.83  -601.524 -2548.4
            -1298.4 -1851.52  -1745.83 -973.404  -1900 0  -1745.83 973.404
            -1298.4 1851.52  -601.524 2548.4  276.596 2995.83  1250 3150
            2223.4 2995.83  3101.52 2548.4  3798.4 1851.52  4245.83 973.404))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitors_ThroughHole:CP_Radial_D5.0mm_P2.00mm
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1000 2550  1000 -2550))
      (outline (path signal 120  1040 2550  1040 980))
      (outline (path signal 120  1040 -980  1040 -2550))
      (outline (path signal 120  1080 2549  1080 980))
      (outline (path signal 120  1080 -980  1080 -2549))
      (outline (path signal 120  1120 2548  1120 980))
      (outline (path signal 120  1120 -980  1120 -2548))
      (outline (path signal 120  1160 2546  1160 980))
      (outline (path signal 120  1160 -980  1160 -2546))
      (outline (path signal 120  1200 2543  1200 980))
      (outline (path signal 120  1200 -980  1200 -2543))
      (outline (path signal 120  1240 2539  1240 980))
      (outline (path signal 120  1240 -980  1240 -2539))
      (outline (path signal 120  1280 2535  1280 980))
      (outline (path signal 120  1280 -980  1280 -2535))
      (outline (path signal 120  1320 2531  1320 980))
      (outline (path signal 120  1320 -980  1320 -2531))
      (outline (path signal 120  1360 2525  1360 980))
      (outline (path signal 120  1360 -980  1360 -2525))
      (outline (path signal 120  1400 2519  1400 980))
      (outline (path signal 120  1400 -980  1400 -2519))
      (outline (path signal 120  1440 2513  1440 980))
      (outline (path signal 120  1440 -980  1440 -2513))
      (outline (path signal 120  1480 2506  1480 980))
      (outline (path signal 120  1480 -980  1480 -2506))
      (outline (path signal 120  1520 2498  1520 980))
      (outline (path signal 120  1520 -980  1520 -2498))
      (outline (path signal 120  1560 2489  1560 980))
      (outline (path signal 120  1560 -980  1560 -2489))
      (outline (path signal 120  1600 2480  1600 980))
      (outline (path signal 120  1600 -980  1600 -2480))
      (outline (path signal 120  1640 2470  1640 980))
      (outline (path signal 120  1640 -980  1640 -2470))
      (outline (path signal 120  1680 2460  1680 980))
      (outline (path signal 120  1680 -980  1680 -2460))
      (outline (path signal 120  1721 2448  1721 980))
      (outline (path signal 120  1721 -980  1721 -2448))
      (outline (path signal 120  1761 2436  1761 980))
      (outline (path signal 120  1761 -980  1761 -2436))
      (outline (path signal 120  1801 2424  1801 980))
      (outline (path signal 120  1801 -980  1801 -2424))
      (outline (path signal 120  1841 2410  1841 980))
      (outline (path signal 120  1841 -980  1841 -2410))
      (outline (path signal 120  1881 2396  1881 980))
      (outline (path signal 120  1881 -980  1881 -2396))
      (outline (path signal 120  1921 2382  1921 980))
      (outline (path signal 120  1921 -980  1921 -2382))
      (outline (path signal 120  1961 2366  1961 980))
      (outline (path signal 120  1961 -980  1961 -2366))
      (outline (path signal 120  2001 2350  2001 980))
      (outline (path signal 120  2001 -980  2001 -2350))
      (outline (path signal 120  2041 2333  2041 980))
      (outline (path signal 120  2041 -980  2041 -2333))
      (outline (path signal 120  2081 2315  2081 980))
      (outline (path signal 120  2081 -980  2081 -2315))
      (outline (path signal 120  2121 2296  2121 980))
      (outline (path signal 120  2121 -980  2121 -2296))
      (outline (path signal 120  2161 2276  2161 980))
      (outline (path signal 120  2161 -980  2161 -2276))
      (outline (path signal 120  2201 2256  2201 980))
      (outline (path signal 120  2201 -980  2201 -2256))
      (outline (path signal 120  2241 2234  2241 980))
      (outline (path signal 120  2241 -980  2241 -2234))
      (outline (path signal 120  2281 2212  2281 980))
      (outline (path signal 120  2281 -980  2281 -2212))
      (outline (path signal 120  2321 2189  2321 980))
      (outline (path signal 120  2321 -980  2321 -2189))
      (outline (path signal 120  2361 2165  2361 980))
      (outline (path signal 120  2361 -980  2361 -2165))
      (outline (path signal 120  2401 2140  2401 980))
      (outline (path signal 120  2401 -980  2401 -2140))
      (outline (path signal 120  2441 2113  2441 980))
      (outline (path signal 120  2441 -980  2441 -2113))
      (outline (path signal 120  2481 2086  2481 980))
      (outline (path signal 120  2481 -980  2481 -2086))
      (outline (path signal 120  2521 2058  2521 980))
      (outline (path signal 120  2521 -980  2521 -2058))
      (outline (path signal 120  2561 2028  2561 980))
      (outline (path signal 120  2561 -980  2561 -2028))
      (outline (path signal 120  2601 1997  2601 980))
      (outline (path signal 120  2601 -980  2601 -1997))
      (outline (path signal 120  2641 1965  2641 980))
      (outline (path signal 120  2641 -980  2641 -1965))
      (outline (path signal 120  2681 1932  2681 980))
      (outline (path signal 120  2681 -980  2681 -1932))
      (outline (path signal 120  2721 1897  2721 980))
      (outline (path signal 120  2721 -980  2721 -1897))
      (outline (path signal 120  2761 1861  2761 980))
      (outline (path signal 120  2761 -980  2761 -1861))
      (outline (path signal 120  2801 1823  2801 980))
      (outline (path signal 120  2801 -980  2801 -1823))
      (outline (path signal 120  2841 1783  2841 980))
      (outline (path signal 120  2841 -980  2841 -1783))
      (outline (path signal 120  2881 1742  2881 980))
      (outline (path signal 120  2881 -980  2881 -1742))
      (outline (path signal 120  2921 1699  2921 980))
      (outline (path signal 120  2921 -980  2921 -1699))
      (outline (path signal 120  2961 1654  2961 980))
      (outline (path signal 120  2961 -980  2961 -1654))
      (outline (path signal 120  3001 1606  3001 -1606))
      (outline (path signal 120  3041 1556  3041 -1556))
      (outline (path signal 120  3081 1504  3081 -1504))
      (outline (path signal 120  3121 1448  3121 -1448))
      (outline (path signal 120  3161 1390  3161 -1390))
      (outline (path signal 120  3201 1327  3201 -1327))
      (outline (path signal 120  3241 1261  3241 -1261))
      (outline (path signal 120  3281 1189  3281 -1189))
      (outline (path signal 120  3321 1112  3321 -1112))
      (outline (path signal 120  3361 1028  3361 -1028))
      (outline (path signal 120  3401 934  3401 -934))
      (outline (path signal 120  3441 829  3441 -829))
      (outline (path signal 120  3481 707  3481 -707))
      (outline (path signal 120  3521 559  3521 -559))
      (outline (path signal 120  3561 354  3561 -354))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1850 2850  -1850 -2850))
      (outline (path signal 50  -1850 -2850  3850 -2850))
      (outline (path signal 50  3850 -2850  3850 2850))
      (outline (path signal 50  3850 2850  -1850 2850))
      (outline (path signal 100  3500 0  3377.64 -772.542  3022.54 -1469.46  2469.46 -2022.54
            1772.54 -2377.64  1000 -2500  227.458 -2377.64  -469.463 -2022.54
            -1022.54 -1469.46  -1377.64 -772.542  -1500 0  -1377.64 772.542
            -1022.54 1469.46  -469.463 2022.54  227.458 2377.64  1000 2500
            1772.54 2377.64  2469.46 2022.54  3022.54 1469.46  3377.64 772.542))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2000 0)
    )
    (image "Diodes_ThroughHole:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 100  1810 1000  1810 -1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 120  1750 1060  1750 -1060))
      (outline (path signal 120  1750 -1060  5870 -1060))
      (outline (path signal 120  5870 -1060  5870 1060))
      (outline (path signal 120  5870 1060  1750 1060))
      (outline (path signal 120  980 0  1750 0))
      (outline (path signal 120  6640 0  5870 0))
      (outline (path signal 120  2410 1060  2410 -1060))
      (outline (path signal 50  -1050 1350  -1050 -1350))
      (outline (path signal 50  -1050 -1350  8700 -1350))
      (outline (path signal 50  8700 -1350  8700 1350))
      (outline (path signal 50  8700 1350  -1050 1350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Connect:IDC_Header_Straight_10pins
      (outline (path signal 100  -5080 5820  15240 5820))
      (outline (path signal 100  -4540 5270  14680 5270))
      (outline (path signal 100  -5080 -3280  15240 -3280))
      (outline (path signal 100  -4540 -2730  2830 -2730))
      (outline (path signal 100  7330 -2730  14680 -2730))
      (outline (path signal 100  2830 -2730  2830 -3280))
      (outline (path signal 100  7330 -2730  7330 -3280))
      (outline (path signal 100  -5080 5820  -5080 -3280))
      (outline (path signal 100  -4540 5270  -4540 -2730))
      (outline (path signal 100  15240 5820  15240 -3280))
      (outline (path signal 100  14680 5270  14680 -2730))
      (outline (path signal 100  -5080 5820  -4540 5270))
      (outline (path signal 100  15240 5820  14680 5270))
      (outline (path signal 100  -5080 -3280  -4540 -2730))
      (outline (path signal 100  15240 -3280  14680 -2730))
      (outline (path signal 50  -5580 6320  15740 6320))
      (outline (path signal 50  15740 6320  15740 -3780))
      (outline (path signal 50  15740 -3780  -5580 -3780))
      (outline (path signal 50  -5580 -3780  -5580 6320))
      (outline (path signal 120  -5330 6070  15490 6070))
      (outline (path signal 120  15490 6070  15490 -3530))
      (outline (path signal 120  15490 -3530  -5330 -3530))
      (outline (path signal 120  -5330 -3530  -5330 6070))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 0 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 5080 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 5080 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 7620 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 7620 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 10160 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 10160 2540)
    )
    (image Connect:IDC_Header_Straight_14pins
      (outline (path signal 100  -5080 5820  20320 5820))
      (outline (path signal 100  -4540 5270  19760 5270))
      (outline (path signal 100  -5080 -3280  20320 -3280))
      (outline (path signal 100  -4540 -2730  5370 -2730))
      (outline (path signal 100  9870 -2730  19760 -2730))
      (outline (path signal 100  5370 -2730  5370 -3280))
      (outline (path signal 100  9870 -2730  9870 -3280))
      (outline (path signal 100  -5080 5820  -5080 -3280))
      (outline (path signal 100  -4540 5270  -4540 -2730))
      (outline (path signal 100  20320 5820  20320 -3280))
      (outline (path signal 100  19760 5270  19760 -2730))
      (outline (path signal 100  -5080 5820  -4540 5270))
      (outline (path signal 100  20320 5820  19760 5270))
      (outline (path signal 100  -5080 -3280  -4540 -2730))
      (outline (path signal 100  20320 -3280  19760 -2730))
      (outline (path signal 50  -5580 6320  20820 6320))
      (outline (path signal 50  20820 6320  20820 -3780))
      (outline (path signal 50  20820 -3780  -5580 -3780))
      (outline (path signal 50  -5580 -3780  -5580 6320))
      (outline (path signal 120  -5330 6070  20570 6070))
      (outline (path signal 120  20570 6070  20570 -3530))
      (outline (path signal 120  20570 -3530  -5330 -3530))
      (outline (path signal 120  -5330 -3530  -5330 6070))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 0 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 5080 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 5080 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 7620 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 7620 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 10160 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 10160 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 12700 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 12700 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 15240 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 15240 2540)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -3810))
      (outline (path signal 100  -1270 -3810  1270 -3810))
      (outline (path signal 100  1270 -3810  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  1330 -3870  1330 -1270))
      (outline (path signal 120  1330 -1270  -1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connect:IDC_Header_Straight_50pins
      (outline (path signal 100  -5080 5820  66040 5820))
      (outline (path signal 100  -4540 5270  65480 5270))
      (outline (path signal 100  -5080 -3280  66040 -3280))
      (outline (path signal 100  -4540 -2730  28230 -2730))
      (outline (path signal 100  32730 -2730  65480 -2730))
      (outline (path signal 100  28230 -2730  28230 -3280))
      (outline (path signal 100  32730 -2730  32730 -3280))
      (outline (path signal 100  -5080 5820  -5080 -3280))
      (outline (path signal 100  -4540 5270  -4540 -2730))
      (outline (path signal 100  66040 5820  66040 -3280))
      (outline (path signal 100  65480 5270  65480 -2730))
      (outline (path signal 100  -5080 5820  -4540 5270))
      (outline (path signal 100  66040 5820  65480 5270))
      (outline (path signal 100  -5080 -3280  -4540 -2730))
      (outline (path signal 100  66040 -3280  65480 -2730))
      (outline (path signal 50  -5580 6320  66540 6320))
      (outline (path signal 50  66540 6320  66540 -3780))
      (outline (path signal 50  66540 -3780  -5580 -3780))
      (outline (path signal 50  -5580 -3780  -5580 6320))
      (outline (path signal 120  -5330 6070  66290 6070))
      (outline (path signal 120  66290 6070  66290 -3530))
      (outline (path signal 120  66290 -3530  -5330 -3530))
      (outline (path signal 120  -5330 -3530  -5330 6070))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 0 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 5080 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 5080 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 7620 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 7620 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 10160 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 10160 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 12700 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 12700 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 15240 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 15240 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 17780 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 17780 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 20320 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 20320 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 22860 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 22860 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 25400 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 25400 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 27940 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 27940 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 30480 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 26 30480 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 27 33020 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 28 33020 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 29 35560 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 30 35560 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 31 38100 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 32 38100 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 33 40640 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 34 40640 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 35 43180 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 36 43180 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 37 45720 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 38 45720 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 39 48260 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 40 48260 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 41 50800 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 42 50800 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 43 53340 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 44 53340 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 45 55880 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 46 55880 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 47 58420 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 48 58420 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 49 60960 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 50 60960 2540)
    )
    (image Mounting_Holes:MountingHole_3.2mm_M3_Pad
      (outline (path signal 150  3200 0  3043.38 -988.854  2588.85 -1880.91  1880.91 -2588.85
            988.854 -3043.38  0 -3200  -988.854 -3043.38  -1880.91 -2588.85
            -2588.85 -1880.91  -3043.38 -988.854  -3200 0  -3043.38 988.854
            -2588.85 1880.91  -1880.91 2588.85  -988.854 3043.38  0 3200
            988.854 3043.38  1880.91 2588.85  2588.85 1880.91  3043.38 988.854))
      (outline (path signal 50  3450 0  3281.14 -1066.11  2791.11 -2027.86  2027.86 -2791.11
            1066.11 -3281.14  0 -3450  -1066.11 -3281.14  -2027.86 -2791.11
            -2791.11 -2027.86  -3281.14 -1066.11  -3450 0  -3281.14 1066.11
            -2791.11 2027.86  -2027.86 2791.11  -1066.11 3281.14  0 3450
            1066.11 3281.14  2027.86 2791.11  2791.11 2027.86  3281.14 1066.11))
      (pin Round[A]Pad_6400_um 1 0 0)
    )
    (image "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_900x1500_um (rotate 180) 2 1270 0)
      (pin Oval[A]Pad_900x1500_um (rotate 180) 3 2540 0)
      (pin Rect[A]Pad_900x1500_um (rotate 180) 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x08_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -19050))
      (outline (path signal 100  -1270 -19050  1270 -19050))
      (outline (path signal 100  1270 -19050  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  1330 -19110  1330 -1270))
      (outline (path signal 120  1330 -1270  -1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
    )
    (image Buttons_Switches_ThroughHole:SW_PUSH_6mm_h4.3mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5166.92 -2872.84  4880.63 -3434.72  4434.72 -3880.63
            3872.84 -4166.92  3250 -4265.56  2627.16 -4166.92  2065.28 -3880.63
            1619.37 -3434.72  1333.08 -2872.84  1234.44 -2250  1333.08 -1627.16
            1619.37 -1065.28  2065.28 -619.374  2627.16 -333.084  3250 -234.436
            3872.84 -333.084  4434.72 -619.374  4880.63 -1065.28  5166.92 -1627.16))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (image "Housings_DIP:DIP-40_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -49650))
      (outline (path signal 120  1040 -49650  14200 -49650))
      (outline (path signal 120  14200 -49650  14200 1390))
      (outline (path signal 120  14200 1390  8620 1390))
      (outline (path signal 50  -1100 1600  -1100 -49800))
      (outline (path signal 50  -1100 -49800  16300 -49800))
      (outline (path signal 50  16300 -49800  16300 1600))
      (outline (path signal 50  16300 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Housings_DIP:DIP-28_W15.24mm"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -34410))
      (outline (path signal 120  1040 -34410  14200 -34410))
      (outline (path signal 120  14200 -34410  14200 1390))
      (outline (path signal 120  14200 1390  8620 1390))
      (outline (path signal 50  -1100 1600  -1100 -34600))
      (outline (path signal 50  -1100 -34600  16300 -34600))
      (outline (path signal 50  16300 -34600  16300 1600))
      (outline (path signal 50  16300 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -19170))
      (outline (path signal 120  1040 -19170  6580 -19170))
      (outline (path signal 120  6580 -19170  6580 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 50  -1100 1600  -1100 -19300))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1600))
      (outline (path signal 50  8700 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -16630))
      (outline (path signal 120  1040 -16630  6580 -16630))
      (outline (path signal 120  6580 -16630  6580 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 50  -1100 1600  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1600))
      (outline (path signal 50  8700 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "TO_SOT_Packages_THT:TO-220_Vertical"
      (outline (path signal 100  -2460 2500  -2460 -1900))
      (outline (path signal 100  -2460 -1900  7540 -1900))
      (outline (path signal 100  7540 -1900  7540 2500))
      (outline (path signal 100  7540 2500  -2460 2500))
      (outline (path signal 100  -2460 1230  7540 1230))
      (outline (path signal 100  690 2500  690 1230))
      (outline (path signal 100  4390 2500  4390 1230))
      (outline (path signal 120  -2580 2620  7660 2620))
      (outline (path signal 120  -2580 -2021  7660 -2021))
      (outline (path signal 120  -2580 2620  -2580 -2021))
      (outline (path signal 120  7660 2620  7660 -2021))
      (outline (path signal 120  -2580 1110  7660 1110))
      (outline (path signal 120  690 2620  690 1110))
      (outline (path signal 120  4391 2620  4391 1110))
      (outline (path signal 50  -2710 2750  -2710 -2160))
      (outline (path signal 50  -2710 -2160  7790 -2160))
      (outline (path signal 50  7790 -2160  7790 2750))
      (outline (path signal 50  7790 2750  -2710 2750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -9010))
      (outline (path signal 120  1040 -9010  6580 -9010))
      (outline (path signal 120  6580 -9010  6580 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 50  -1100 1600  -1100 -9200))
      (outline (path signal 50  -1100 -9200  8700 -9200))
      (outline (path signal 50  8700 -9200  8700 1600))
      (outline (path signal 50  8700 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image "Crystals:Resonator-2pin_w10.0mm_h5.0mm"
      (outline (path signal 100  0 2500  5000 2500))
      (outline (path signal 100  0 -2500  5000 -2500))
      (outline (path signal 100  0 2500  5000 2500))
      (outline (path signal 100  0 -2500  5000 -2500))
      (outline (path signal 120  0 2700  5000 2700))
      (outline (path signal 120  0 -2700  5000 -2700))
      (outline (path signal 50  -3000 3000  -3000 -3000))
      (outline (path signal 50  -3000 -3000  8000 -3000))
      (outline (path signal 50  8000 -3000  8000 3000))
      (outline (path signal 50  8000 3000  -3000 3000))
      (pin Round[A]Pad_1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 5000 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_6400_um
      (shape (circle F.Cu 6400))
      (shape (circle B.Cu 6400))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_900x1500_um
      (shape (path F.Cu 900  0 -300  0 300))
      (shape (path B.Cu 900  0 -300  0 300))
      (attach off)
    )
    (padstack Rect[A]Pad_900x1500_um
      (shape (rect F.Cu -450 -750 450 750))
      (shape (rect B.Cu -450 -750 450 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-1 C4-2 C6-1 C7-2 C8-2 C9-2 C10-1 C11-1 C12-2 C13-2 C14-2 C17-1 J1-5
        J2-1 J2-2 J3-1 J3-2 J4-1 J5-49 J5-50 Q1-3 SW1-1 SW1-1@1 U1-21 U2-14 U3-14
        U4-15 U5-1 U5-16 U5-17 U6-1 U7-21 U7-14 U8-7 U9-7 U10-5 U10-8 U11-2 X1-4)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 U4-6)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U4-2)
    )
    (net VCC
      (pins C2-2 C4-1 C8-1 C9-1 C10-2 C11-2 C12-1 C13-1 C14-1 J2-13 J2-14 J3-13 J3-14
        J5-1 J5-2 Q1-2 RN1-1 U1-8 U2-27 U2-28 U3-28 U4-16 U5-15 U5-2 U6-24 U6-20 U7-28
        U8-14 U9-14 U10-6 U10-16 U11-3 X1-8)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 U4-4)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2 U4-5)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 U4-1)
    )
    (net "Net-(C5-Pad2)"
      (pins C5-2 U4-3)
    )
    (net "/Power and expansion port/+9V"
      (pins C7-1 J4-2 U11-1)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 U6-21)
    )
    (net ~IRQ
      (pins D1-2 J5-48 RN1-8 U1-4 U5-26 U7-5)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 U4-8)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3 U4-7)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7 U4-14)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8 U4-13)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3 U6-2)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4 U6-3)
    )
    (net "Net-(J2-Pad5)"
      (pins J2-5 U6-4)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6 U6-5)
    )
    (net "Net-(J2-Pad7)"
      (pins J2-7 U6-6)
    )
    (net "Net-(J2-Pad8)"
      (pins J2-8 U6-7)
    )
    (net "Net-(J2-Pad9)"
      (pins J2-9 U6-8)
    )
    (net "Net-(J2-Pad10)"
      (pins J2-10 U6-9)
    )
    (net "Net-(J2-Pad11)"
      (pins J2-11 U6-40)
    )
    (net "Net-(J2-Pad12)"
      (pins J2-12 U6-39)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3 U6-10)
    )
    (net "Net-(J3-Pad4)"
      (pins J3-4 U6-11)
    )
    (net "Net-(J3-Pad5)"
      (pins J3-5 U6-12)
    )
    (net "Net-(J3-Pad6)"
      (pins J3-6 U6-13)
    )
    (net "Net-(J3-Pad7)"
      (pins J3-7 U6-14)
    )
    (net "Net-(J3-Pad8)"
      (pins J3-8 U6-15)
    )
    (net "Net-(J3-Pad9)"
      (pins J3-9 U6-16)
    )
    (net "Net-(J3-Pad10)"
      (pins J3-10 U6-17)
    )
    (net "Net-(J3-Pad11)"
      (pins J3-11 U6-18)
    )
    (net "Net-(J3-Pad12)"
      (pins J3-12 U6-19)
    )
    (net A14
      (pins J5-25 U1-24 U2-1 U3-1 U9-4)
    )
    (net A12
      (pins J5-23 U1-22 U2-2 U3-2 U9-6)
    )
    (net ~MWR
      (pins J5-42 U3-27 U7-27 U8-8)
    )
    (net A7
      (pins J5-18 U1-16 U2-3 U3-3 U10-3)
    )
    (net A13
      (pins J5-24 U1-23 U2-26 U3-26 U9-5)
    )
    (net A6
      (pins J5-17 U1-15 U2-4 U3-4 U10-2)
    )
    (net A8
      (pins J5-19 U1-17 U2-25 U3-25 U9-3)
    )
    (net A5
      (pins J5-16 U1-14 U2-5 U3-5 U10-1)
    )
    (net A9
      (pins J5-20 U1-18 U2-24 U3-24 U9-11)
    )
    (net A4
      (pins J5-15 U1-13 U2-6 U3-6 U7-6)
    )
    (net A11
      (pins J5-22 U1-20 U2-23 U3-23 U9-2)
    )
    (net A3
      (pins J5-14 U1-12 U2-7 U3-7 U6-35 U7-7)
    )
    (net ~MRD
      (pins J5-46 U2-22 U3-22 U7-22 U8-9 U8-6)
    )
    (net A2
      (pins J5-13 U1-11 U2-8 U3-8 U6-36 U7-8)
    )
    (net A10
      (pins J5-21 U1-19 U2-21 U3-21 U9-12)
    )
    (net A1
      (pins J5-12 U1-10 U2-9 U3-9 U5-14 U6-37 U7-9)
    )
    (net A0
      (pins J5-11 U1-9 U2-10 U3-10 U5-13 U6-38 U7-10)
    )
    (net D7
      (pins J5-10 U1-26 U2-19 U3-19 U5-25 U6-26 U7-19)
    )
    (net D0
      (pins J5-3 U1-33 U2-11 U3-11 U5-18 U6-33 U7-11)
    )
    (net D6
      (pins J5-9 U1-27 U2-18 U3-18 U5-24 U6-27 U7-18)
    )
    (net D1
      (pins J5-4 U1-32 U2-12 U3-12 U5-19 U6-32 U7-12)
    )
    (net D5
      (pins J5-8 U1-28 U2-17 U3-17 U5-23 U6-28 U7-17)
    )
    (net D2
      (pins J5-5 U1-31 U2-13 U3-13 U5-20 U6-31 U7-13)
    )
    (net D4
      (pins J5-7 U1-29 U2-16 U3-16 U5-22 U6-29 U7-16)
    )
    (net D3
      (pins J5-6 U1-30 U2-15 U3-15 U5-21 U6-30 U7-15)
    )
    (net A15
      (pins J5-26 U1-25 U8-1 U8-2)
    )
    (net ~RES
      (pins J5-38 Q1-1 RN1-3 SW1-2 SW1-2@1 U1-40 U5-4 U6-34 U7-4)
    )
    (net ~7F0X
      (pins J5-31 U10-15)
    )
    (net CLK
      (pins J5-47 U1-39 U5-27 U6-25 U8-10)
    )
    (net ~7F2X
      (pins J5-32 U10-14)
    )
    (net ~7F4X
      (pins J5-33 U10-13)
    )
    (net ~IOSEL
      (pins J5-41 U8-13 U9-8 U10-4)
    )
    (net ~7F6X
      (pins J5-34 U10-12)
    )
    (net ~NMI
      (pins J5-45 RN1-7 U1-6)
    )
    (net ~7F8X
      (pins J5-35 U10-11)
    )
    (net R/~W
      (pins J5-37 U1-34 U5-28 U6-22 U8-4 U8-5)
    )
    (net RDY
      (pins RN1-4 U1-2)
    )
    (net ~PWR
      (pins RN1-5 U7-1)
    )
    (net BE
      (pins RN1-6 U1-36)
    )
    (net PHI2
      (pins U1-37 X1-5)
    )
    (net ~ROMSEL
      (pins U2-20 U8-3 U8-12 U9-1)
    )
    (net ~RAMSEL
      (pins U3-20 U8-11)
    )
    (net "Net-(U4-Pad9)"
      (pins U4-9 U5-12)
    )
    (net "Net-(U4-Pad10)"
      (pins U4-10 U5-10)
    )
    (net "Net-(U4-Pad11)"
      (pins U4-11 U5-8)
    )
    (net "Net-(U4-Pad12)"
      (pins U4-12 U5-9)
    )
    (net ~7FEX
      (pins U5-3 U10-7)
    )
    (net ~7FCX
      (pins U6-23 U10-9)
    )
    (net ~7FAX
      (pins J5-36 U7-20 U10-10)
    )
    (net "Net-(C6-Pad2)"
      (pins C6-2 U5-7 XTAL1-2)
    )
    (net "Net-(C17-Pad2)"
      (pins C17-2 U5-6 XTAL1-1)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6)
    )
    (net "Net-(J1-Pad9)"
      (pins J1-9)
    )
    (net "Net-(J1-Pad10)"
      (pins J1-10)
    )
    (net "Net-(J5-Pad27)"
      (pins J5-27)
    )
    (net "Net-(J5-Pad28)"
      (pins J5-28)
    )
    (net "Net-(J5-Pad29)"
      (pins J5-29)
    )
    (net "Net-(J5-Pad30)"
      (pins J5-30)
    )
    (net "Net-(J5-Pad39)"
      (pins J5-39)
    )
    (net "Net-(J5-Pad40)"
      (pins J5-40)
    )
    (net "Net-(J5-Pad43)"
      (pins J5-43)
    )
    (net "Net-(J5-Pad44)"
      (pins J5-44)
    )
    (net "Net-(RN1-Pad2)"
      (pins RN1-2)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net "Net-(U1-Pad35)"
      (pins U1-35)
    )
    (net "Net-(U1-Pad38)"
      (pins U1-38)
    )
    (net "Net-(U5-Pad5)"
      (pins U5-5)
    )
    (net "Net-(U5-Pad11)"
      (pins U5-11)
    )
    (net "Net-(U7-Pad23)"
      (pins U7-23)
    )
    (net "Net-(U7-Pad24)"
      (pins U7-24)
    )
    (net "Net-(U7-Pad26)"
      (pins U7-26)
    )
    (net "Net-(X1-Pad1)"
      (pins X1-1)
    )
    (class kicad_default "" "/Power and expansion port/+9V" A0 A1 A10 A11
      A12 A13 A14 A15 A2 A3 A4 A5 A6 A7 A8 A9 BE CLK D0 D1 D2 D3 D4 D5 D6
      D7 GND "Net-(C1-Pad2)" "Net-(C10-Pad1)" "Net-(C10-Pad2)" "Net-(C11-Pad1)"
      "Net-(C11-Pad2)" "Net-(C12-Pad1)" "Net-(C12-Pad2)" "Net-(C13-Pad1)"
      "Net-(C13-Pad2)" "Net-(C14-Pad1)" "Net-(C14-Pad2)" "Net-(C17-Pad2)"
      "Net-(C2-Pad1)" "Net-(C2-Pad2)" "Net-(C3-Pad1)" "Net-(C3-Pad2)" "Net-(C5-Pad1)"
      "Net-(C5-Pad2)" "Net-(C6-Pad2)" "Net-(C9-Pad1)" "Net-(C9-Pad2)" "Net-(D1-Pad1)"
      "Net-(J1-Pad1)" "Net-(J1-Pad10)" "Net-(J1-Pad2)" "Net-(J1-Pad3)" "Net-(J1-Pad4)"
      "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(J1-Pad9)" "Net-(J2-Pad10)"
      "Net-(J2-Pad11)" "Net-(J2-Pad12)" "Net-(J2-Pad3)" "Net-(J2-Pad4)" "Net-(J2-Pad5)"
      "Net-(J2-Pad6)" "Net-(J2-Pad7)" "Net-(J2-Pad8)" "Net-(J2-Pad9)" "Net-(J3-Pad10)"
      "Net-(J3-Pad11)" "Net-(J3-Pad12)" "Net-(J3-Pad3)" "Net-(J3-Pad4)" "Net-(J3-Pad5)"
      "Net-(J3-Pad6)" "Net-(J3-Pad7)" "Net-(J3-Pad8)" "Net-(J3-Pad9)" "Net-(J5-Pad27)"
      "Net-(J5-Pad28)" "Net-(J5-Pad29)" "Net-(J5-Pad30)" "Net-(J5-Pad39)"
      "Net-(J5-Pad40)" "Net-(J5-Pad43)" "Net-(J5-Pad44)" "Net-(RN1-Pad2)"
      "Net-(U1-Pad1)" "Net-(U1-Pad3)" "Net-(U1-Pad35)" "Net-(U1-Pad38)" "Net-(U1-Pad5)"
      "Net-(U1-Pad7)" "Net-(U4-Pad10)" "Net-(U4-Pad11)" "Net-(U4-Pad12)" "Net-(U4-Pad9)"
      "Net-(U5-Pad11)" "Net-(U5-Pad5)" "Net-(U7-Pad23)" "Net-(U7-Pad24)" "Net-(U7-Pad26)"
      "Net-(X1-Pad1)" PHI2 R/~W RDY VCC ~7F0X ~7F2X ~7F4X ~7F6X ~7F8X ~7FAX
      ~7FCX ~7FEX ~IOSEL ~IRQ ~MRD ~MWR ~NMI ~PWR ~RAMSEL ~RES ~ROMSEL
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
