// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="write_mode_dram_helper_app,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.122000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1999,HLS_SYN_LUT=1942}" *)

module write_mode_dram_helper_app (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        peek_real_written_bytes_req_V_dout,
        peek_real_written_bytes_req_V_empty_n,
        peek_real_written_bytes_req_V_read,
        peek_real_written_bytes_resp_V_din,
        peek_real_written_bytes_resp_V_full_n,
        peek_real_written_bytes_resp_V_write,
        peek_write_finished_req_V_dout,
        peek_write_finished_req_V_empty_n,
        peek_write_finished_req_V_read,
        peek_write_finished_resp_V_din,
        peek_write_finished_resp_V_full_n,
        peek_write_finished_resp_V_write,
        app_file_infos_V_dout,
        app_file_infos_V_empty_n,
        app_file_infos_V_read,
        app_is_write_mode_V_dout,
        app_is_write_mode_V_empty_n,
        app_is_write_mode_V_read,
        cached_app_output_data_chan_V_data_V_dout,
        cached_app_output_data_chan_V_data_V_empty_n,
        cached_app_output_data_chan_V_data_V_read,
        cached_app_output_data_chan_V_len_dout,
        cached_app_output_data_chan_V_len_empty_n,
        cached_app_output_data_chan_V_len_read,
        cached_app_output_data_chan_V_eop_dout,
        cached_app_output_data_chan_V_eop_empty_n,
        cached_app_output_data_chan_V_eop_read,
        cached_device_dram_write_req_apply_V_num_dout,
        cached_device_dram_write_req_apply_V_num_empty_n,
        cached_device_dram_write_req_apply_V_num_read,
        cached_device_dram_write_req_apply_V_addr_dout,
        cached_device_dram_write_req_apply_V_addr_empty_n,
        cached_device_dram_write_req_apply_V_addr_read,
        device_dram_write_req_apply_V_num_din,
        device_dram_write_req_apply_V_num_full_n,
        device_dram_write_req_apply_V_num_write,
        device_dram_write_req_apply_V_addr_din,
        device_dram_write_req_apply_V_addr_full_n,
        device_dram_write_req_apply_V_addr_write,
        device_dram_write_req_data_V_last_din,
        device_dram_write_req_data_V_last_full_n,
        device_dram_write_req_data_V_last_write,
        device_dram_write_req_data_V_data_V_din,
        device_dram_write_req_data_V_data_V_full_n,
        device_dram_write_req_data_V_data_V_write,
        reset_dram_helper_app_V_dout,
        reset_dram_helper_app_V_empty_n,
        reset_dram_helper_app_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] peek_real_written_bytes_req_V_dout;
input   peek_real_written_bytes_req_V_empty_n;
output   peek_real_written_bytes_req_V_read;
output  [31:0] peek_real_written_bytes_resp_V_din;
input   peek_real_written_bytes_resp_V_full_n;
output   peek_real_written_bytes_resp_V_write;
input  [31:0] peek_write_finished_req_V_dout;
input   peek_write_finished_req_V_empty_n;
output   peek_write_finished_req_V_read;
output  [31:0] peek_write_finished_resp_V_din;
input   peek_write_finished_resp_V_full_n;
output   peek_write_finished_resp_V_write;
input  [31:0] app_file_infos_V_dout;
input   app_file_infos_V_empty_n;
output   app_file_infos_V_read;
input   app_is_write_mode_V_dout;
input   app_is_write_mode_V_empty_n;
output   app_is_write_mode_V_read;
input  [511:0] cached_app_output_data_chan_V_data_V_dout;
input   cached_app_output_data_chan_V_data_V_empty_n;
output   cached_app_output_data_chan_V_data_V_read;
input  [15:0] cached_app_output_data_chan_V_len_dout;
input   cached_app_output_data_chan_V_len_empty_n;
output   cached_app_output_data_chan_V_len_read;
input   cached_app_output_data_chan_V_eop_dout;
input   cached_app_output_data_chan_V_eop_empty_n;
output   cached_app_output_data_chan_V_eop_read;
input  [7:0] cached_device_dram_write_req_apply_V_num_dout;
input   cached_device_dram_write_req_apply_V_num_empty_n;
output   cached_device_dram_write_req_apply_V_num_read;
input  [63:0] cached_device_dram_write_req_apply_V_addr_dout;
input   cached_device_dram_write_req_apply_V_addr_empty_n;
output   cached_device_dram_write_req_apply_V_addr_read;
output  [7:0] device_dram_write_req_apply_V_num_din;
input   device_dram_write_req_apply_V_num_full_n;
output   device_dram_write_req_apply_V_num_write;
output  [63:0] device_dram_write_req_apply_V_addr_din;
input   device_dram_write_req_apply_V_addr_full_n;
output   device_dram_write_req_apply_V_addr_write;
output   device_dram_write_req_data_V_last_din;
input   device_dram_write_req_data_V_last_full_n;
output   device_dram_write_req_data_V_last_write;
output  [511:0] device_dram_write_req_data_V_data_V_din;
input   device_dram_write_req_data_V_data_V_full_n;
output   device_dram_write_req_data_V_data_V_write;
input   reset_dram_helper_app_V_dout;
input   reset_dram_helper_app_V_empty_n;
output   reset_dram_helper_app_V_read;

reg ap_idle;
reg peek_real_written_bytes_req_V_read;
reg[31:0] peek_real_written_bytes_resp_V_din;
reg peek_real_written_bytes_resp_V_write;
reg peek_write_finished_req_V_read;
reg peek_write_finished_resp_V_write;
reg app_file_infos_V_read;
reg app_is_write_mode_V_read;
reg[7:0] device_dram_write_req_apply_V_num_din;
reg[63:0] device_dram_write_req_apply_V_addr_din;
reg reset_dram_helper_app_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    peek_real_written_bytes_resp_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] empty_n_16_reg_2510;
reg   [0:0] ap_reg_pp0_iter1_empty_n_16_reg_2510;
reg   [0:0] empty_n_reg_2515;
reg   [0:0] ap_reg_pp0_iter1_empty_n_reg_2515;
reg   [0:0] peek_real_written_bytes_resp_first_half_reg_535;
reg    peek_write_finished_resp_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] reset_reg_427;
reg   [0:0] empty_n_8_reg_2519;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op358_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_predicate_op440_write_state4;
reg    ap_predicate_op443_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] extents_arr_store_idx_reg_439;
reg   [0:0] first_length_half_reg_451;
reg   [7:0] state_reg_463;
reg   [0:0] should_read_start_reg_475;
reg   [0:0] first_extents_half_reg_487;
reg   [7:0] extents_arr_load_idx_reg_499;
reg   [31:0] cur_extents_offset_reg_511;
reg   [0:0] has_cached_app_output_data_reg_523;
reg   [0:0] peek_real_written_bytes_resp_first_half_2_reg_1213;
wire   [0:0] empty_n_16_fu_1377_p1;
reg   [0:0] ap_phi_mux_reset_phi_fu_431_p4;
wire   [0:0] tmp_3_fu_1389_p2;
reg   [0:0] tmp_3_reg_2523;
wire   [0:0] tmp_4_fu_1395_p2;
reg   [0:0] tmp_4_reg_2527;
wire   [0:0] tmp_6_fu_1401_p2;
reg   [0:0] tmp_6_reg_2531;
wire   [0:0] tmp_7_fu_1407_p2;
reg   [0:0] tmp_7_reg_2535;
wire   [0:0] tmp_10_fu_1413_p2;
reg   [0:0] tmp_10_reg_2539;
wire   [0:0] tmp_11_fu_1419_p2;
reg   [0:0] tmp_11_reg_2543;
wire   [0:0] tmp_15_fu_1452_p2;
reg   [0:0] tmp_15_reg_2547;
wire   [0:0] grp_nbwrite_fu_362_p5;
reg   [0:0] full_n_1_reg_2551;
reg    ap_enable_reg_pp0_iter0;
wire   [7:0] p_state_cast_cast_fu_1505_p3;
reg   [7:0] p_state_cast_cast_reg_2555;
wire   [7:0] extents_arr_load_idx_1_fu_1517_p2;
reg   [7:0] extents_arr_load_idx_1_reg_2560;
wire   [31:0] cur_extents_offset_1_fu_1653_p2;
wire   [0:0] empty_n_14_fu_1659_p1;
reg   [0:0] empty_n_14_reg_2574;
wire   [0:0] grp_fu_1352_p1;
reg   [0:0] empty_n_13_reg_2578;
wire   [7:0] extents_arr_store_idx_1_fu_1884_p2;
reg   [0:0] ap_phi_mux_should_read_start_phi_fu_479_p4;
reg   [0:0] ap_phi_mux_first_extents_half_phi_fu_491_p4;
wire   [2:0] state_6_fu_1896_p3;
wire   [3:0] tmp_19_fu_1946_p1;
reg   [3:0] tmp_19_reg_2595;
reg   [0:0] empty_n_12_reg_2599;
wire   [7:0] p_1_cast_cast_fu_2039_p3;
reg   [0:0] empty_n_11_reg_2608;
reg   [0:0] empty_n_9_reg_2613;
reg   [0:0] tmp_31_reg_2617;
reg   [0:0] empty_n_17_reg_2622;
reg   [0:0] ap_phi_mux_has_cached_app_output_data_phi_fu_527_p4;
reg   [63:0] real_written_bytes_load_1_reg_2628;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_reset_3_phi_fu_1090_p6;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_phi_fu_443_p4;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_8_phi_fu_1105_p6;
reg   [0:0] ap_phi_mux_first_length_half_phi_fu_455_p4;
reg   [0:0] ap_phi_mux_first_length_half_6_phi_fu_1121_p6;
reg   [7:0] ap_phi_mux_state_phi_fu_467_p4;
reg   [7:0] ap_phi_mux_state_1_phi_fu_1137_p6;
reg   [0:0] ap_phi_mux_should_read_start_9_phi_fu_1153_p6;
reg   [0:0] ap_phi_mux_first_extents_half_6_phi_fu_1169_p6;
reg   [7:0] ap_phi_mux_extents_arr_load_idx_phi_fu_503_p4;
reg   [7:0] ap_phi_mux_extents_arr_load_idx_9_phi_fu_1185_p6;
reg   [31:0] ap_phi_mux_cur_extents_offset_phi_fu_515_p4;
reg   [31:0] ap_phi_mux_cur_extents_offset_s_phi_fu_1201_p6;
reg   [0:0] ap_phi_mux_has_cached_app_output_data_4_phi_fu_1233_p6;
reg   [0:0] ap_phi_mux_peek_real_written_bytes_resp_first_half_phi_fu_539_p4;
reg   [0:0] ap_phi_mux_peek_real_written_bytes_resp_first_half_1_phi_fu_550_p4;
wire   [0:0] peek_real_written_bytes_resp_first_half_3_fu_2101_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_peek_real_written_bytes_resp_first_half_1_reg_547;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_2_phi_fu_560_p38;
reg   [7:0] ap_phi_reg_pp0_iter1_extents_arr_store_idx_2_reg_557;
wire   [7:0] ap_phi_reg_pp0_iter0_extents_arr_store_idx_2_reg_557;
reg   [2:0] ap_phi_mux_state_8_phi_fu_621_p38;
reg   [2:0] ap_phi_reg_pp0_iter1_state_8_reg_618;
wire   [2:0] ap_phi_reg_pp0_iter0_state_8_reg_618;
reg   [0:0] ap_phi_mux_should_read_start_3_phi_fu_683_p38;
reg   [0:0] ap_phi_reg_pp0_iter1_should_read_start_3_reg_679;
wire   [0:0] ap_phi_reg_pp0_iter0_should_read_start_3_reg_679;
reg   [7:0] ap_phi_mux_extents_arr_store_idx_7_phi_fu_745_p28;
reg   [7:0] ap_phi_reg_pp0_iter1_extents_arr_store_idx_7_reg_742;
wire   [7:0] ap_phi_reg_pp0_iter0_extents_arr_store_idx_7_reg_742;
reg   [0:0] ap_phi_mux_first_length_half_5_phi_fu_793_p28;
reg   [0:0] ap_phi_reg_pp0_iter1_first_length_half_5_reg_789;
wire   [0:0] ap_phi_reg_pp0_iter0_first_length_half_5_reg_789;
reg   [7:0] ap_phi_mux_state_s_phi_fu_842_p28;
wire   [7:0] p_state_fu_2136_p1;
reg   [7:0] ap_phi_reg_pp0_iter1_state_s_reg_837;
wire   [7:0] state_3_cast_cast_fu_2128_p3;
wire   [7:0] ap_phi_reg_pp0_iter0_state_s_reg_837;
wire   [7:0] state_8_cast_fu_2116_p1;
reg   [0:0] ap_phi_mux_should_read_start_8_phi_fu_884_p28;
reg   [0:0] ap_phi_reg_pp0_iter1_should_read_start_8_reg_881;
wire   [0:0] ap_phi_reg_pp0_iter0_should_read_start_8_reg_881;
reg   [0:0] ap_phi_mux_first_extents_half_5_phi_fu_931_p28;
reg   [0:0] ap_phi_reg_pp0_iter1_first_extents_half_5_reg_928;
wire   [0:0] ap_phi_reg_pp0_iter0_first_extents_half_5_reg_928;
wire   [0:0] first_extents_half_1_fu_2121_p2;
reg   [7:0] ap_phi_mux_extents_arr_load_idx_8_phi_fu_977_p28;
reg   [7:0] ap_phi_reg_pp0_iter1_extents_arr_load_idx_8_reg_974;
wire   [7:0] ap_phi_reg_pp0_iter0_extents_arr_load_idx_8_reg_974;
reg   [31:0] ap_phi_mux_cur_extents_offset_9_phi_fu_1023_p28;
reg   [31:0] ap_phi_reg_pp0_iter1_cur_extents_offset_9_reg_1020;
wire   [31:0] ap_phi_reg_pp0_iter0_cur_extents_offset_9_reg_1020;
reg   [0:0] ap_phi_mux_has_cached_app_output_data_1_phi_fu_1069_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_has_cached_app_output_data_1_reg_1066;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_1076;
reg   [0:0] ap_phi_reg_pp0_iter1_reset_1_reg_1076;
wire   [0:0] p_reset_1_fu_2208_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_reset_3_reg_1086;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_store_idx_8_reg_1101;
wire   [0:0] ap_phi_reg_pp0_iter1_first_length_half_6_reg_1117;
wire   [7:0] ap_phi_reg_pp0_iter1_state_1_reg_1133;
wire   [0:0] ap_phi_reg_pp0_iter1_should_read_start_9_reg_1149;
wire   [0:0] ap_phi_reg_pp0_iter1_first_extents_half_6_reg_1165;
wire   [7:0] ap_phi_reg_pp0_iter1_extents_arr_load_idx_9_reg_1181;
wire   [31:0] ap_phi_reg_pp0_iter1_cur_extents_offset_s_reg_1197;
wire   [0:0] ap_phi_reg_pp0_iter1_peek_real_written_bytes_resp_first_half_2_reg_1213;
wire   [0:0] ap_phi_reg_pp0_iter1_has_cached_app_output_data_4_reg_1229;
wire   [0:0] p_has_cached_app_output_data_1_fu_2170_p2;
reg    device_dram_write_req_apply_V_num1_update;
wire   [7:0] write_req_apply_num_fu_1465_p3;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] tmp_addr_3_fu_1488_p1;
wire   [63:0] tmp_addr_1_fu_1634_p1;
reg    cached_device_dram_write_req_apply_V_num0_update;
wire   [0:0] grp_nbread_fu_372_p3_0;
reg    cached_app_output_data_chan_V_len0_update;
wire   [0:0] grp_nbread_fu_392_p4_0;
reg    device_dram_write_req_data_V_last1_update;
wire   [0:0] full_n_2_nbwrite_fu_409_p5;
wire   [31:0] tmp_1_fu_2228_p1;
reg   [31:0] extents_len_arr_15_fu_172;
wire   [31:0] extents_len_arr_0_fu_1796_p1;
wire   [3:0] tmp_23_fu_1800_p1;
reg   [31:0] extents_len_arr_15_1_fu_176;
reg   [31:0] extents_len_arr_15_2_fu_180;
reg   [31:0] extents_len_arr_15_3_fu_184;
reg   [31:0] extents_len_arr_15_4_fu_188;
reg   [31:0] extents_len_arr_15_5_fu_192;
reg   [31:0] extents_len_arr_15_6_fu_196;
reg   [31:0] extents_len_arr_15_7_fu_200;
reg   [31:0] extents_len_arr_15_8_fu_204;
reg   [31:0] extents_len_arr_15_9_fu_208;
reg   [31:0] extents_len_arr_15_10_fu_212;
reg   [31:0] extents_len_arr_15_11_fu_216;
reg   [31:0] extents_len_arr_15_12_fu_220;
reg   [31:0] extents_len_arr_15_13_fu_224;
reg   [31:0] extents_len_arr_15_14_fu_228;
reg   [31:0] extents_len_arr_15_15_fu_232;
reg   [31:0] extents_start_arr_15_fu_236;
wire   [31:0] extents_start_arr_0_fu_1942_p1;
reg   [31:0] extents_start_arr_15_1_fu_240;
reg   [31:0] extents_start_arr_15_2_fu_244;
reg   [31:0] extents_start_arr_15_3_fu_248;
reg   [31:0] extents_start_arr_15_4_fu_252;
reg   [31:0] extents_start_arr_15_5_fu_256;
reg   [31:0] extents_start_arr_15_6_fu_260;
reg   [31:0] extents_start_arr_15_7_fu_264;
reg   [31:0] extents_start_arr_15_8_fu_268;
reg   [31:0] extents_start_arr_15_9_fu_272;
reg   [31:0] extents_start_arr_15_10_fu_276;
reg   [31:0] extents_start_arr_15_11_fu_280;
reg   [31:0] extents_start_arr_15_12_fu_284;
reg   [31:0] extents_start_arr_15_13_fu_288;
reg   [31:0] extents_start_arr_15_14_fu_292;
reg   [31:0] extents_start_arr_15_15_fu_296;
reg   [39:0] tmp_len_V_1_fu_300;
wire   [39:0] r_V_1_fu_1780_p3;
wire   [39:0] tmp_len_V_fu_1909_p1;
reg   [39:0] tmp_start_V_1_fu_304;
wire   [39:0] r_V_fu_1925_p3;
wire   [39:0] tmp_start_V_fu_2030_p1;
reg   [7:0] num_extents_fu_308;
wire   [7:0] num_extents_1_fu_2055_p3;
reg   [31:0] cur_extents_left_space_fu_312;
wire   [31:0] cur_extents_len_2_fu_1529_p18;
wire   [31:0] cur_extents_left_space_1_fu_1752_p2;
reg   [31:0] cur_extents_start_fu_316;
wire   [31:0] cur_extents_start_2_fu_1567_p18;
wire   [31:0] cur_extents_start_1_fu_1714_p18;
reg   [7:0] tmp_num_fu_320;
wire   [7:0] cached_dram_write_req_apply_num_1_fu_1493_p2;
reg   [31:0] reset_cnt_fu_324;
wire   [31:0] p_s_fu_2215_p3;
reg   [511:0] tmp_data_V_fu_328;
reg   [0:0] write_finished_1_fu_332;
reg   [0:0] write_finished_fu_336;
reg   [63:0] real_written_bytes_fu_340;
wire   [63:0] p_real_written_bytes_fu_2156_p3;
wire   [13:0] tmp_14_fu_1440_p3;
wire   [40:0] tmp_13_fu_1432_p3;
wire   [40:0] tmp_29_cast_fu_1448_p1;
wire   [4:0] tmp_25_fu_1461_p1;
wire   [31:0] tmp_26_fu_1474_p2;
wire   [40:0] write_req_apply_addr_1_fu_1480_p3;
wire   [0:0] tmp_28_fu_1499_p2;
wire   [3:0] tmp_29_fu_1513_p1;
wire   [3:0] extents_arr_load_idx_1_t_fu_1523_p2;
wire   [31:0] tmp_24_fu_1620_p2;
wire   [40:0] write_req_apply_addr_fu_1626_p3;
wire   [4:0] tmp_27_fu_1639_p4;
wire   [31:0] tmp_40_cast_fu_1649_p1;
wire   [3:0] tmp_12_fu_1672_p1;
wire   [31:0] cur_extents_len_fu_1676_p18;
wire   [7:0] tmp_20_fu_1776_p1;
wire   [22:0] grp_fu_1356_p4;
wire   [30:0] tmp_22_fu_1788_p3;
wire   [0:0] tmp_30_fu_1890_p2;
wire   [7:0] tmp_16_fu_1921_p1;
wire   [30:0] tmp_18_fu_1934_p3;
wire   [0:0] num_extents_1_fu_2055_p0;
wire   [7:0] num_extents_2_fu_2051_p1;
wire   [63:0] real_written_bytes_1_fu_2150_p2;
wire   [0:0] not_full_n_i_fu_2164_p2;
wire   [31:0] reset_cnt_1_fu_2190_p2;
wire   [0:0] tmp_8_fu_2196_p2;
wire   [0:0] not_s_fu_2202_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1612;
reg    ap_condition_753;
reg    ap_condition_759;
reg    ap_condition_120;
reg    ap_condition_327;
reg    ap_condition_281;
reg    ap_condition_347;
reg    ap_condition_302;
reg    ap_condition_639;
reg    ap_condition_675;
reg    ap_condition_1639;
reg    ap_condition_1527;
reg    ap_condition_1654;
reg    ap_condition_1658;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

write_mode_dram_helper_app_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
write_mode_dram_helper_app_mux_164_32_1_1_U1(
    .din0(extents_len_arr_15_fu_172),
    .din1(extents_len_arr_15_1_fu_176),
    .din2(extents_len_arr_15_2_fu_180),
    .din3(extents_len_arr_15_3_fu_184),
    .din4(extents_len_arr_15_4_fu_188),
    .din5(extents_len_arr_15_5_fu_192),
    .din6(extents_len_arr_15_6_fu_196),
    .din7(extents_len_arr_15_7_fu_200),
    .din8(extents_len_arr_15_8_fu_204),
    .din9(extents_len_arr_15_9_fu_208),
    .din10(extents_len_arr_15_10_fu_212),
    .din11(extents_len_arr_15_11_fu_216),
    .din12(extents_len_arr_15_12_fu_220),
    .din13(extents_len_arr_15_13_fu_224),
    .din14(extents_len_arr_15_14_fu_228),
    .din15(extents_len_arr_15_15_fu_232),
    .din16(extents_arr_load_idx_1_t_fu_1523_p2),
    .dout(cur_extents_len_2_fu_1529_p18)
);

write_mode_dram_helper_app_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
write_mode_dram_helper_app_mux_164_32_1_1_U2(
    .din0(extents_start_arr_15_fu_236),
    .din1(extents_start_arr_15_1_fu_240),
    .din2(extents_start_arr_15_2_fu_244),
    .din3(extents_start_arr_15_3_fu_248),
    .din4(extents_start_arr_15_4_fu_252),
    .din5(extents_start_arr_15_5_fu_256),
    .din6(extents_start_arr_15_6_fu_260),
    .din7(extents_start_arr_15_7_fu_264),
    .din8(extents_start_arr_15_8_fu_268),
    .din9(extents_start_arr_15_9_fu_272),
    .din10(extents_start_arr_15_10_fu_276),
    .din11(extents_start_arr_15_11_fu_280),
    .din12(extents_start_arr_15_12_fu_284),
    .din13(extents_start_arr_15_13_fu_288),
    .din14(extents_start_arr_15_14_fu_292),
    .din15(extents_start_arr_15_15_fu_296),
    .din16(extents_arr_load_idx_1_t_fu_1523_p2),
    .dout(cur_extents_start_2_fu_1567_p18)
);

write_mode_dram_helper_app_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
write_mode_dram_helper_app_mux_164_32_1_1_U3(
    .din0(extents_len_arr_15_fu_172),
    .din1(extents_len_arr_15_1_fu_176),
    .din2(extents_len_arr_15_2_fu_180),
    .din3(extents_len_arr_15_3_fu_184),
    .din4(extents_len_arr_15_4_fu_188),
    .din5(extents_len_arr_15_5_fu_192),
    .din6(extents_len_arr_15_6_fu_196),
    .din7(extents_len_arr_15_7_fu_200),
    .din8(extents_len_arr_15_8_fu_204),
    .din9(extents_len_arr_15_9_fu_208),
    .din10(extents_len_arr_15_10_fu_212),
    .din11(extents_len_arr_15_11_fu_216),
    .din12(extents_len_arr_15_12_fu_220),
    .din13(extents_len_arr_15_13_fu_224),
    .din14(extents_len_arr_15_14_fu_228),
    .din15(extents_len_arr_15_15_fu_232),
    .din16(tmp_12_fu_1672_p1),
    .dout(cur_extents_len_fu_1676_p18)
);

write_mode_dram_helper_app_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
write_mode_dram_helper_app_mux_164_32_1_1_U4(
    .din0(extents_start_arr_15_fu_236),
    .din1(extents_start_arr_15_1_fu_240),
    .din2(extents_start_arr_15_2_fu_244),
    .din3(extents_start_arr_15_3_fu_248),
    .din4(extents_start_arr_15_4_fu_252),
    .din5(extents_start_arr_15_5_fu_256),
    .din6(extents_start_arr_15_6_fu_260),
    .din7(extents_start_arr_15_7_fu_264),
    .din8(extents_start_arr_15_8_fu_268),
    .din9(extents_start_arr_15_9_fu_272),
    .din10(extents_start_arr_15_10_fu_276),
    .din11(extents_start_arr_15_11_fu_280),
    .din12(extents_start_arr_15_12_fu_284),
    .din13(extents_start_arr_15_13_fu_288),
    .din14(extents_start_arr_15_14_fu_292),
    .din15(extents_start_arr_15_15_fu_296),
    .din16(tmp_12_fu_1672_p1),
    .dout(cur_extents_start_1_fu_1714_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_nbwrite_fu_362_p5 == 1'd1) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter1_cur_extents_offset_9_reg_1020 <= cur_extents_offset_1_fu_1653_p2;
    end else if ((((tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_6_fu_1401_p2 == 1'd1)) | ((tmp_11_fu_1419_p2 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbwrite_fu_362_p5 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_cur_extents_offset_9_reg_1020 <= ap_phi_mux_cur_extents_offset_phi_fu_515_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_cur_extents_offset_9_reg_1020 <= ap_phi_reg_pp0_iter0_cur_extents_offset_9_reg_1020;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_6_fu_1401_p2 == 1'd1)) | ((tmp_11_fu_1419_p2 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbwrite_fu_362_p5 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)) | ((tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_nbwrite_fu_362_p5 == 1'd1) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_extents_arr_load_idx_8_reg_974 <= ap_phi_mux_extents_arr_load_idx_phi_fu_503_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_extents_arr_load_idx_8_reg_974 <= ap_phi_reg_pp0_iter0_extents_arr_load_idx_8_reg_974;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_281)) begin
        if ((1'b1 == ap_condition_327)) begin
            ap_phi_reg_pp0_iter1_extents_arr_store_idx_2_reg_557 <= extents_arr_store_idx_1_fu_1884_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_extents_arr_store_idx_2_reg_557 <= ap_phi_reg_pp0_iter0_extents_arr_store_idx_2_reg_557;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_6_fu_1401_p2 == 1'd1)) | ((tmp_11_fu_1419_p2 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbwrite_fu_362_p5 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)) | ((tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_nbwrite_fu_362_p5 == 1'd1) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_extents_arr_store_idx_7_reg_742 <= ap_phi_mux_extents_arr_store_idx_phi_fu_443_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_extents_arr_store_idx_7_reg_742 <= ap_phi_reg_pp0_iter0_extents_arr_store_idx_7_reg_742;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_6_fu_1401_p2 == 1'd1)) | ((tmp_11_fu_1419_p2 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbwrite_fu_362_p5 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)) | ((tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_nbwrite_fu_362_p5 == 1'd1) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_first_extents_half_5_reg_928 <= ap_phi_mux_first_extents_half_phi_fu_491_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_first_extents_half_5_reg_928 <= ap_phi_reg_pp0_iter0_first_extents_half_5_reg_928;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_11_fu_1419_p2 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbwrite_fu_362_p5 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)) | ((tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_nbwrite_fu_362_p5 == 1'd1) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_first_length_half_5_reg_789 <= ap_phi_mux_first_length_half_phi_fu_455_p4;
    end else if (((tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_6_fu_1401_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter1_first_length_half_5_reg_789 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_first_length_half_5_reg_789 <= ap_phi_reg_pp0_iter0_first_length_half_5_reg_789;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_281)) begin
        if (((ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1076 <= reset_dram_helper_app_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_431_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1076 <= ap_phi_mux_reset_phi_fu_431_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1076 <= ap_phi_reg_pp0_iter0_reset_1_reg_1076;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_281)) begin
        if ((1'b1 == ap_condition_327)) begin
            ap_phi_reg_pp0_iter1_should_read_start_3_reg_679 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_should_read_start_3_reg_679 <= ap_phi_reg_pp0_iter0_should_read_start_3_reg_679;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_6_fu_1401_p2 == 1'd1)) | ((tmp_11_fu_1419_p2 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbwrite_fu_362_p5 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)) | ((tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_nbwrite_fu_362_p5 == 1'd1) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)))) begin
        ap_phi_reg_pp0_iter1_should_read_start_8_reg_881 <= ap_phi_mux_should_read_start_phi_fu_479_p4;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_should_read_start_8_reg_881 <= ap_phi_reg_pp0_iter0_should_read_start_8_reg_881;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_281)) begin
        if ((1'b1 == ap_condition_327)) begin
            ap_phi_reg_pp0_iter1_state_8_reg_618 <= state_6_fu_1896_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_state_8_reg_618 <= ap_phi_reg_pp0_iter0_state_8_reg_618;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_281)) begin
        if ((1'b1 == ap_condition_675)) begin
            ap_phi_reg_pp0_iter1_state_s_reg_837 <= ap_phi_mux_state_phi_fu_467_p4;
        end else if ((1'b1 == ap_condition_639)) begin
            ap_phi_reg_pp0_iter1_state_s_reg_837 <= 8'd5;
        end else if ((1'b1 == ap_condition_302)) begin
            ap_phi_reg_pp0_iter1_state_s_reg_837 <= 8'd4;
        end else if ((1'b1 == ap_condition_347)) begin
            ap_phi_reg_pp0_iter1_state_s_reg_837 <= p_1_cast_cast_fu_2039_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_state_s_reg_837 <= ap_phi_reg_pp0_iter0_state_s_reg_837;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1527)) begin
        if (((empty_n_14_fu_1659_p1 == 1'd1) & (tmp_10_fu_1413_p2 == 1'd1))) begin
            cur_extents_left_space_fu_312 <= cur_extents_left_space_1_fu_1752_p2;
        end else if ((1'b1 == ap_condition_1639)) begin
            cur_extents_left_space_fu_312 <= cur_extents_len_2_fu_1529_p18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cur_extents_offset_reg_511 <= ap_phi_mux_cur_extents_offset_s_phi_fu_1201_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cur_extents_offset_reg_511 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1527)) begin
        if (((empty_n_14_fu_1659_p1 == 1'd1) & (tmp_10_fu_1413_p2 == 1'd1))) begin
            cur_extents_start_fu_316 <= cur_extents_start_1_fu_1714_p18;
        end else if ((1'b1 == ap_condition_1639)) begin
            cur_extents_start_fu_316 <= cur_extents_start_2_fu_1567_p18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_arr_load_idx_reg_499 <= ap_phi_mux_extents_arr_load_idx_9_phi_fu_1185_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        extents_arr_load_idx_reg_499 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        extents_arr_store_idx_reg_439 <= ap_phi_mux_extents_arr_store_idx_8_phi_fu_1105_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        extents_arr_store_idx_reg_439 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_extents_half_reg_487 <= ap_phi_mux_first_extents_half_6_phi_fu_1169_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        first_extents_half_reg_487 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        first_length_half_reg_451 <= ap_phi_mux_first_length_half_6_phi_fu_1121_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        first_length_half_reg_451 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        has_cached_app_output_data_reg_523 <= ap_phi_mux_has_cached_app_output_data_4_phi_fu_1233_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_cached_app_output_data_reg_523 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1)))) | ((empty_n_17_reg_2622 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        peek_real_written_bytes_resp_first_half_2_reg_1213 <= ap_phi_mux_peek_real_written_bytes_resp_first_half_1_phi_fu_550_p4;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1)))) begin
        peek_real_written_bytes_resp_first_half_2_reg_1213 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        peek_real_written_bytes_resp_first_half_2_reg_1213 <= ap_phi_reg_pp0_iter1_peek_real_written_bytes_resp_first_half_2_reg_1213;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        peek_real_written_bytes_resp_first_half_reg_535 <= peek_real_written_bytes_resp_first_half_2_reg_1213;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        peek_real_written_bytes_resp_first_half_reg_535 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1))))) begin
        real_written_bytes_fu_340 <= p_real_written_bytes_fu_2156_p3;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1))))) begin
        real_written_bytes_fu_340 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1)))) begin
        reset_cnt_fu_324 <= p_s_fu_2215_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_324 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_reg_427 <= ap_phi_mux_reset_3_phi_fu_1090_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_427 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        should_read_start_reg_475 <= ap_phi_mux_should_read_start_9_phi_fu_1153_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        should_read_start_reg_475 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_reg_463 <= ap_phi_mux_state_1_phi_fu_1137_p6;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        state_reg_463 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1658)) begin
        if ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd1)) begin
            tmp_len_V_1_fu_300 <= tmp_len_V_fu_1909_p1;
        end else if ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0)) begin
            tmp_len_V_1_fu_300 <= r_V_1_fu_1780_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1527)) begin
        if ((tmp_10_fu_1413_p2 == 1'd1)) begin
            tmp_num_fu_320 <= cached_device_dram_write_req_apply_V_num_dout;
        end else if ((1'b1 == ap_condition_1639)) begin
            tmp_num_fu_320 <= cached_dram_write_req_apply_num_1_fu_1493_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd1) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        tmp_start_V_1_fu_304 <= tmp_start_V_fu_2030_p1;
    end else if ((((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)) | ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1)))) begin
        tmp_start_V_1_fu_304 <= r_V_fu_1925_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1))))) begin
        write_finished_fu_336 <= write_finished_1_fu_332;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1))))) begin
        write_finished_fu_336 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_empty_n_16_reg_2510 <= empty_n_16_reg_2510;
        ap_reg_pp0_iter1_empty_n_reg_2515 <= empty_n_reg_2515;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_4_fu_1395_p2 == 1'd1))) begin
        empty_n_11_reg_2608 <= app_file_infos_V_empty_n;
        num_extents_fu_308 <= num_extents_1_fu_2055_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1401_p2 == 1'd1))) begin
        empty_n_12_reg_2599 <= app_file_infos_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        empty_n_13_reg_2578 <= app_file_infos_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_10_fu_1413_p2 == 1'd1))) begin
        empty_n_14_reg_2574 <= grp_nbread_fu_372_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_16_reg_2510 <= reset_dram_helper_app_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_cached_app_output_data_phi_fu_527_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_17_reg_2622 <= grp_nbread_fu_392_p4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_8_reg_2519 <= peek_write_finished_req_V_empty_n;
        empty_n_reg_2515 <= peek_real_written_bytes_req_V_empty_n;
        tmp_3_reg_2523 <= tmp_3_fu_1389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_1389_p2 == 1'd1))) begin
        empty_n_9_reg_2613 <= app_is_write_mode_V_empty_n;
        tmp_31_reg_2617 <= app_is_write_mode_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_1452_p2 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_nbwrite_fu_362_p5 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1))) begin
        extents_arr_load_idx_1_reg_2560 <= extents_arr_load_idx_1_fu_1517_p2;
        p_state_cast_cast_reg_2555[0] <= p_state_cast_cast_fu_1505_p3[0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_10_fu_212[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_11_fu_216[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_12_fu_220[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_13_fu_224[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_14_fu_228[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_15_fu_232[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_1_fu_176[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_2_fu_180[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_3_fu_184[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_4_fu_188[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_5_fu_192[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_6_fu_196[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_7_fu_200[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_8_fu_204[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_9_fu_208[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_23_fu_1800_p1 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_len_arr_15_fu_172[30 : 0] <= extents_len_arr_0_fu_1796_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_10_fu_276[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_11_fu_280[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_12_fu_284[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_13_fu_288[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_14_fu_292[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_15_fu_296[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_1_fu_240[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_2_fu_244[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_3_fu_248[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_4_fu_252[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_5_fu_256[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_6_fu_260[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_7_fu_264[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_8_fu_268[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_9_fu_272[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_19_fu_1946_p1 == 4'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        extents_start_arr_15_fu_236[30 : 0] <= extents_start_arr_0_fu_1942_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_1452_p2 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_11_fu_1419_p2 == 1'd1))) begin
        full_n_1_reg_2551 <= grp_nbwrite_fu_362_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_n_reg_2515 == 1'd1) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        real_written_bytes_load_1_reg_2628 <= real_written_bytes_fu_340;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_10_reg_2539 <= tmp_10_fu_1413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_11_reg_2543 <= tmp_11_fu_1419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_11_fu_1419_p2 == 1'd1))) begin
        tmp_15_reg_2547 <= tmp_15_fu_1452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd1) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1))) begin
        tmp_19_reg_2595 <= tmp_19_fu_1946_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_reg_2527 <= tmp_4_fu_1395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_6_reg_2531 <= tmp_6_fu_1401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_7_reg_2535 <= tmp_7_fu_1407_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_cached_app_output_data_phi_fu_527_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_V_fu_328 <= cached_app_output_data_chan_V_data_V_dout;
        write_finished_1_fu_332 <= cached_app_output_data_chan_V_eop_dout;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (full_n_1_reg_2551 == 1'd1) & (tmp_11_reg_2543 == 1'd1))) begin
        ap_phi_mux_cur_extents_offset_9_phi_fu_1023_p28 = 32'd0;
    end else if ((((empty_n_9_reg_2613 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_reg_2523 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_9_reg_2613 == 1'd1) & (tmp_3_reg_2523 == 1'd1)) | ((tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_2527 == 1'd1)) | ((empty_n_12_reg_2599 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_2531 == 1'd1)) | ((full_n_1_reg_2551 == 1'd0) & (tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_reg_2543 == 1'd1)) | ((empty_n_14_reg_2574 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_10_reg_2539 == 1'd1)) | ((tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_14_reg_2574 == 1'd1) & (tmp_10_reg_2539 == 1'd1)) | ((empty_n_13_reg_2578 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_7_reg_2535 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1)))) begin
        ap_phi_mux_cur_extents_offset_9_phi_fu_1023_p28 = cur_extents_offset_reg_511;
    end else begin
        ap_phi_mux_cur_extents_offset_9_phi_fu_1023_p28 = ap_phi_reg_pp0_iter1_cur_extents_offset_9_reg_1020;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_cur_extents_offset_phi_fu_515_p4 = ap_phi_mux_cur_extents_offset_s_phi_fu_1201_p6;
    end else begin
        ap_phi_mux_cur_extents_offset_phi_fu_515_p4 = cur_extents_offset_reg_511;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1)))) | ((empty_n_17_reg_2622 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_cur_extents_offset_s_phi_fu_1201_p6 = ap_phi_mux_cur_extents_offset_9_phi_fu_1023_p28;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1)))) begin
        ap_phi_mux_cur_extents_offset_s_phi_fu_1201_p6 = 32'd0;
    end else begin
        ap_phi_mux_cur_extents_offset_s_phi_fu_1201_p6 = ap_phi_reg_pp0_iter1_cur_extents_offset_s_reg_1197;
    end
end

always @ (*) begin
    if (((tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (full_n_1_reg_2551 == 1'd1) & (tmp_11_reg_2543 == 1'd1))) begin
        ap_phi_mux_extents_arr_load_idx_8_phi_fu_977_p28 = extents_arr_load_idx_1_reg_2560;
    end else if ((((empty_n_9_reg_2613 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_reg_2523 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_9_reg_2613 == 1'd1) & (tmp_3_reg_2523 == 1'd1)) | ((tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_2527 == 1'd1)) | ((empty_n_12_reg_2599 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_2531 == 1'd1)) | ((full_n_1_reg_2551 == 1'd0) & (tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_reg_2543 == 1'd1)) | ((empty_n_14_reg_2574 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_10_reg_2539 == 1'd1)) | ((tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_14_reg_2574 == 1'd1) & (tmp_10_reg_2539 == 1'd1)) | ((empty_n_13_reg_2578 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_7_reg_2535 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1)))) begin
        ap_phi_mux_extents_arr_load_idx_8_phi_fu_977_p28 = extents_arr_load_idx_reg_499;
    end else begin
        ap_phi_mux_extents_arr_load_idx_8_phi_fu_977_p28 = ap_phi_reg_pp0_iter1_extents_arr_load_idx_8_reg_974;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1)))) | ((empty_n_17_reg_2622 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_extents_arr_load_idx_9_phi_fu_1185_p6 = ap_phi_mux_extents_arr_load_idx_8_phi_fu_977_p28;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1)))) begin
        ap_phi_mux_extents_arr_load_idx_9_phi_fu_1185_p6 = 8'd0;
    end else begin
        ap_phi_mux_extents_arr_load_idx_9_phi_fu_1185_p6 = ap_phi_reg_pp0_iter1_extents_arr_load_idx_9_reg_1181;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_extents_arr_load_idx_phi_fu_503_p4 = ap_phi_mux_extents_arr_load_idx_9_phi_fu_1185_p6;
    end else begin
        ap_phi_mux_extents_arr_load_idx_phi_fu_503_p4 = extents_arr_load_idx_reg_499;
    end
end

always @ (*) begin
    if ((((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (should_read_start_reg_475 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (first_extents_half_reg_487 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (first_extents_half_reg_487 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)))) begin
        ap_phi_mux_extents_arr_store_idx_2_phi_fu_560_p38 = extents_arr_store_idx_reg_439;
    end else begin
        ap_phi_mux_extents_arr_store_idx_2_phi_fu_560_p38 = ap_phi_reg_pp0_iter1_extents_arr_store_idx_2_reg_557;
    end
end

always @ (*) begin
    if (((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1))) begin
        ap_phi_mux_extents_arr_store_idx_7_phi_fu_745_p28 = ap_phi_mux_extents_arr_store_idx_2_phi_fu_560_p38;
    end else if ((((empty_n_9_reg_2613 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_reg_2523 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_9_reg_2613 == 1'd1) & (tmp_3_reg_2523 == 1'd1)) | ((tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_2527 == 1'd1)) | ((empty_n_12_reg_2599 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_2531 == 1'd1)) | ((full_n_1_reg_2551 == 1'd0) & (tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_reg_2543 == 1'd1)) | ((tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (full_n_1_reg_2551 == 1'd1) & (tmp_11_reg_2543 == 1'd1)) | ((empty_n_14_reg_2574 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_10_reg_2539 == 1'd1)) | ((tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_14_reg_2574 == 1'd1) & (tmp_10_reg_2539 == 1'd1)) | ((empty_n_13_reg_2578 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_7_reg_2535 == 1'd1)))) begin
        ap_phi_mux_extents_arr_store_idx_7_phi_fu_745_p28 = extents_arr_store_idx_reg_439;
    end else begin
        ap_phi_mux_extents_arr_store_idx_7_phi_fu_745_p28 = ap_phi_reg_pp0_iter1_extents_arr_store_idx_7_reg_742;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1)))) | ((empty_n_17_reg_2622 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_extents_arr_store_idx_8_phi_fu_1105_p6 = ap_phi_mux_extents_arr_store_idx_7_phi_fu_745_p28;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1)))) begin
        ap_phi_mux_extents_arr_store_idx_8_phi_fu_1105_p6 = 8'd0;
    end else begin
        ap_phi_mux_extents_arr_store_idx_8_phi_fu_1105_p6 = ap_phi_reg_pp0_iter1_extents_arr_store_idx_8_reg_1101;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_extents_arr_store_idx_phi_fu_443_p4 = ap_phi_mux_extents_arr_store_idx_8_phi_fu_1105_p6;
    end else begin
        ap_phi_mux_extents_arr_store_idx_phi_fu_443_p4 = extents_arr_store_idx_reg_439;
    end
end

always @ (*) begin
    if (((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1))) begin
        ap_phi_mux_first_extents_half_5_phi_fu_931_p28 = first_extents_half_1_fu_2121_p2;
    end else if ((((empty_n_9_reg_2613 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_reg_2523 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_9_reg_2613 == 1'd1) & (tmp_3_reg_2523 == 1'd1)) | ((tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_2527 == 1'd1)) | ((empty_n_12_reg_2599 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_2531 == 1'd1)) | ((full_n_1_reg_2551 == 1'd0) & (tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_reg_2543 == 1'd1)) | ((tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (full_n_1_reg_2551 == 1'd1) & (tmp_11_reg_2543 == 1'd1)) | ((empty_n_14_reg_2574 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_10_reg_2539 == 1'd1)) | ((tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_14_reg_2574 == 1'd1) & (tmp_10_reg_2539 == 1'd1)) | ((empty_n_13_reg_2578 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_7_reg_2535 == 1'd1)))) begin
        ap_phi_mux_first_extents_half_5_phi_fu_931_p28 = first_extents_half_reg_487;
    end else begin
        ap_phi_mux_first_extents_half_5_phi_fu_931_p28 = ap_phi_reg_pp0_iter1_first_extents_half_5_reg_928;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1)))) | ((empty_n_17_reg_2622 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_first_extents_half_6_phi_fu_1169_p6 = ap_phi_mux_first_extents_half_5_phi_fu_931_p28;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1)))) begin
        ap_phi_mux_first_extents_half_6_phi_fu_1169_p6 = 1'd1;
    end else begin
        ap_phi_mux_first_extents_half_6_phi_fu_1169_p6 = ap_phi_reg_pp0_iter1_first_extents_half_6_reg_1165;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_first_extents_half_phi_fu_491_p4 = ap_phi_mux_first_extents_half_6_phi_fu_1169_p6;
    end else begin
        ap_phi_mux_first_extents_half_phi_fu_491_p4 = first_extents_half_reg_487;
    end
end

always @ (*) begin
    if ((((empty_n_9_reg_2613 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_reg_2523 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_9_reg_2613 == 1'd1) & (tmp_3_reg_2523 == 1'd1)) | ((tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_2527 == 1'd1)) | ((empty_n_12_reg_2599 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_2531 == 1'd1)) | ((full_n_1_reg_2551 == 1'd0) & (tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_reg_2543 == 1'd1)) | ((tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (full_n_1_reg_2551 == 1'd1) & (tmp_11_reg_2543 == 1'd1)) | ((empty_n_14_reg_2574 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_10_reg_2539 == 1'd1)) | ((tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_14_reg_2574 == 1'd1) & (tmp_10_reg_2539 == 1'd1)) | ((empty_n_13_reg_2578 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_7_reg_2535 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1)))) begin
        ap_phi_mux_first_length_half_5_phi_fu_793_p28 = first_length_half_reg_451;
    end else begin
        ap_phi_mux_first_length_half_5_phi_fu_793_p28 = ap_phi_reg_pp0_iter1_first_length_half_5_reg_789;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1)))) | ((empty_n_17_reg_2622 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_first_length_half_6_phi_fu_1121_p6 = ap_phi_mux_first_length_half_5_phi_fu_793_p28;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1)))) begin
        ap_phi_mux_first_length_half_6_phi_fu_1121_p6 = 1'd1;
    end else begin
        ap_phi_mux_first_length_half_6_phi_fu_1121_p6 = ap_phi_reg_pp0_iter1_first_length_half_6_reg_1117;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_first_length_half_phi_fu_455_p4 = ap_phi_mux_first_length_half_6_phi_fu_1121_p6;
    end else begin
        ap_phi_mux_first_length_half_phi_fu_455_p4 = first_length_half_reg_451;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1612)) begin
        if (((has_cached_app_output_data_reg_523 == 1'd0) & (empty_n_17_reg_2622 == 1'd1))) begin
            ap_phi_mux_has_cached_app_output_data_1_phi_fu_1069_p4 = empty_n_17_reg_2622;
        end else if ((has_cached_app_output_data_reg_523 == 1'd1)) begin
            ap_phi_mux_has_cached_app_output_data_1_phi_fu_1069_p4 = has_cached_app_output_data_reg_523;
        end else begin
            ap_phi_mux_has_cached_app_output_data_1_phi_fu_1069_p4 = ap_phi_reg_pp0_iter1_has_cached_app_output_data_1_reg_1066;
        end
    end else begin
        ap_phi_mux_has_cached_app_output_data_1_phi_fu_1069_p4 = ap_phi_reg_pp0_iter1_has_cached_app_output_data_1_reg_1066;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_120)) begin
        if ((1'b1 == ap_condition_759)) begin
            ap_phi_mux_has_cached_app_output_data_4_phi_fu_1233_p6 = empty_n_17_reg_2622;
        end else if ((1'b1 == ap_condition_753)) begin
            ap_phi_mux_has_cached_app_output_data_4_phi_fu_1233_p6 = p_has_cached_app_output_data_1_fu_2170_p2;
        end else if (((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1))) begin
            ap_phi_mux_has_cached_app_output_data_4_phi_fu_1233_p6 = 1'd0;
        end else begin
            ap_phi_mux_has_cached_app_output_data_4_phi_fu_1233_p6 = ap_phi_reg_pp0_iter1_has_cached_app_output_data_4_reg_1229;
        end
    end else begin
        ap_phi_mux_has_cached_app_output_data_4_phi_fu_1233_p6 = ap_phi_reg_pp0_iter1_has_cached_app_output_data_4_reg_1229;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_cached_app_output_data_phi_fu_527_p4 = ap_phi_mux_has_cached_app_output_data_4_phi_fu_1233_p6;
    end else begin
        ap_phi_mux_has_cached_app_output_data_phi_fu_527_p4 = has_cached_app_output_data_reg_523;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1612)) begin
        if ((empty_n_reg_2515 == 1'd0)) begin
            ap_phi_mux_peek_real_written_bytes_resp_first_half_1_phi_fu_550_p4 = ap_phi_mux_peek_real_written_bytes_resp_first_half_phi_fu_539_p4;
        end else if ((empty_n_reg_2515 == 1'd1)) begin
            ap_phi_mux_peek_real_written_bytes_resp_first_half_1_phi_fu_550_p4 = peek_real_written_bytes_resp_first_half_3_fu_2101_p2;
        end else begin
            ap_phi_mux_peek_real_written_bytes_resp_first_half_1_phi_fu_550_p4 = ap_phi_reg_pp0_iter1_peek_real_written_bytes_resp_first_half_1_reg_547;
        end
    end else begin
        ap_phi_mux_peek_real_written_bytes_resp_first_half_1_phi_fu_550_p4 = ap_phi_reg_pp0_iter1_peek_real_written_bytes_resp_first_half_1_reg_547;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_peek_real_written_bytes_resp_first_half_phi_fu_539_p4 = peek_real_written_bytes_resp_first_half_2_reg_1213;
    end else begin
        ap_phi_mux_peek_real_written_bytes_resp_first_half_phi_fu_539_p4 = peek_real_written_bytes_resp_first_half_reg_535;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1)))) | ((empty_n_17_reg_2622 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_reset_3_phi_fu_1090_p6 = 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1)))) begin
        ap_phi_mux_reset_3_phi_fu_1090_p6 = p_reset_1_fu_2208_p2;
    end else begin
        ap_phi_mux_reset_3_phi_fu_1090_p6 = ap_phi_reg_pp0_iter1_reset_3_reg_1086;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reset_phi_fu_431_p4 = ap_phi_mux_reset_3_phi_fu_1090_p6;
    end else begin
        ap_phi_mux_reset_phi_fu_431_p4 = reset_reg_427;
    end
end

always @ (*) begin
    if (((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (first_extents_half_reg_487 == 1'd1) & (should_read_start_reg_475 == 1'd1))) begin
        ap_phi_mux_should_read_start_3_phi_fu_683_p38 = 1'd1;
    end else if ((((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (should_read_start_reg_475 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (first_extents_half_reg_487 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)))) begin
        ap_phi_mux_should_read_start_3_phi_fu_683_p38 = 1'd0;
    end else begin
        ap_phi_mux_should_read_start_3_phi_fu_683_p38 = ap_phi_reg_pp0_iter1_should_read_start_3_reg_679;
    end
end

always @ (*) begin
    if (((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1))) begin
        ap_phi_mux_should_read_start_8_phi_fu_884_p28 = ap_phi_mux_should_read_start_3_phi_fu_683_p38;
    end else if ((((empty_n_9_reg_2613 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_reg_2523 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_9_reg_2613 == 1'd1) & (tmp_3_reg_2523 == 1'd1)) | ((tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_2527 == 1'd1)) | ((empty_n_12_reg_2599 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_2531 == 1'd1)) | ((full_n_1_reg_2551 == 1'd0) & (tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_reg_2543 == 1'd1)) | ((tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (full_n_1_reg_2551 == 1'd1) & (tmp_11_reg_2543 == 1'd1)) | ((empty_n_14_reg_2574 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_10_reg_2539 == 1'd1)) | ((tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_14_reg_2574 == 1'd1) & (tmp_10_reg_2539 == 1'd1)) | ((empty_n_13_reg_2578 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_7_reg_2535 == 1'd1)))) begin
        ap_phi_mux_should_read_start_8_phi_fu_884_p28 = should_read_start_reg_475;
    end else begin
        ap_phi_mux_should_read_start_8_phi_fu_884_p28 = ap_phi_reg_pp0_iter1_should_read_start_8_reg_881;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1)))) | ((empty_n_17_reg_2622 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_should_read_start_9_phi_fu_1153_p6 = ap_phi_mux_should_read_start_8_phi_fu_884_p28;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1)))) begin
        ap_phi_mux_should_read_start_9_phi_fu_1153_p6 = 1'd1;
    end else begin
        ap_phi_mux_should_read_start_9_phi_fu_1153_p6 = ap_phi_reg_pp0_iter1_should_read_start_9_reg_1149;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_should_read_start_phi_fu_479_p4 = ap_phi_mux_should_read_start_9_phi_fu_1153_p6;
    end else begin
        ap_phi_mux_should_read_start_phi_fu_479_p4 = should_read_start_reg_475;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1)))) | ((empty_n_17_reg_2622 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_state_1_phi_fu_1137_p6 = ap_phi_mux_state_s_phi_fu_842_p28;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((empty_n_16_reg_2510 == 1'd1) | (reset_reg_427 == 1'd1)))) begin
        ap_phi_mux_state_1_phi_fu_1137_p6 = 8'd0;
    end else begin
        ap_phi_mux_state_1_phi_fu_1137_p6 = ap_phi_reg_pp0_iter1_state_1_reg_1133;
    end
end

always @ (*) begin
    if ((((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (should_read_start_reg_475 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (first_extents_half_reg_487 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (first_extents_half_reg_487 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)) | ((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (first_extents_half_reg_487 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_19_reg_2595 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1) & (should_read_start_reg_475 == 1'd1)))) begin
        ap_phi_mux_state_8_phi_fu_621_p38 = 3'd3;
    end else begin
        ap_phi_mux_state_8_phi_fu_621_p38 = ap_phi_reg_pp0_iter1_state_8_reg_618;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_state_phi_fu_467_p4 = ap_phi_mux_state_1_phi_fu_1137_p6;
    end else begin
        ap_phi_mux_state_phi_fu_467_p4 = state_reg_463;
    end
end

always @ (*) begin
    if (((tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (full_n_1_reg_2551 == 1'd1) & (tmp_11_reg_2543 == 1'd1))) begin
        ap_phi_mux_state_s_phi_fu_842_p28 = p_state_cast_cast_reg_2555;
    end else if (((empty_n_14_reg_2574 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_10_reg_2539 == 1'd1))) begin
        ap_phi_mux_state_s_phi_fu_842_p28 = 8'd4;
    end else if ((((full_n_1_reg_2551 == 1'd0) & (tmp_15_reg_2547 == 1'd0) & (tmp_10_reg_2539 == 1'd0) & (tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_reg_2543 == 1'd1)) | ((tmp_7_reg_2535 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_14_reg_2574 == 1'd1) & (tmp_10_reg_2539 == 1'd1)))) begin
        ap_phi_mux_state_s_phi_fu_842_p28 = 8'd5;
    end else if (((empty_n_13_reg_2578 == 1'd0) & (tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_7_reg_2535 == 1'd1))) begin
        ap_phi_mux_state_s_phi_fu_842_p28 = 8'd3;
    end else if (((tmp_6_reg_2531 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_13_reg_2578 == 1'd1) & (tmp_7_reg_2535 == 1'd1))) begin
        ap_phi_mux_state_s_phi_fu_842_p28 = state_8_cast_fu_2116_p1;
    end else if (((empty_n_12_reg_2599 == 1'd0) & (tmp_4_reg_2527 == 1'd0) & (tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_2531 == 1'd1))) begin
        ap_phi_mux_state_s_phi_fu_842_p28 = 8'd2;
    end else if (((tmp_3_reg_2523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_reg_2527 == 1'd1))) begin
        ap_phi_mux_state_s_phi_fu_842_p28 = state_3_cast_cast_fu_2128_p3;
    end else if (((empty_n_9_reg_2613 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_reg_2523 == 1'd1))) begin
        ap_phi_mux_state_s_phi_fu_842_p28 = 8'd0;
    end else if (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_9_reg_2613 == 1'd1) & (tmp_3_reg_2523 == 1'd1))) begin
        ap_phi_mux_state_s_phi_fu_842_p28 = p_state_fu_2136_p1;
    end else begin
        ap_phi_mux_state_s_phi_fu_842_p28 = ap_phi_reg_pp0_iter1_state_s_reg_837;
    end
end

always @ (*) begin
    if (((app_file_infos_V_empty_n == 1'b1) & (((app_file_infos_V_empty_n == 1'b1) & (((app_file_infos_V_empty_n == 1'b1) & (((tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1401_p2 == 1'd1)) | ((tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (app_file_infos_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_fu_1407_p2 == 1'd1)))) | ((tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_4_fu_1395_p2 == 1'd1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_431_p4 == 1'd1) | (empty_n_16_fu_1377_p1 == 1'd1)))))) begin
        app_file_infos_V_read = 1'b1;
    end else begin
        app_file_infos_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((app_is_write_mode_V_empty_n == 1'b1) & (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_431_p4 == 1'd1) | (empty_n_16_fu_1377_p1 == 1'd1))) | ((ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (app_is_write_mode_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_1389_p2 == 1'd1))))) begin
        app_is_write_mode_V_read = 1'b1;
    end else begin
        app_is_write_mode_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((cached_app_output_data_chan_V_len_empty_n & cached_app_output_data_chan_V_eop_empty_n & cached_app_output_data_chan_V_data_V_empty_n) == 1'b1) & (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_431_p4 == 1'd1) | (empty_n_16_fu_1377_p1 == 1'd1))) | ((ap_phi_mux_has_cached_app_output_data_phi_fu_527_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        cached_app_output_data_chan_V_len0_update = 1'b1;
    end else begin
        cached_app_output_data_chan_V_len0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((cached_device_dram_write_req_apply_V_num_empty_n & cached_device_dram_write_req_apply_V_addr_empty_n) == 1'b1) & (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_431_p4 == 1'd1) | (empty_n_16_fu_1377_p1 == 1'd1))) | ((tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_10_fu_1413_p2 == 1'd1))))) begin
        cached_device_dram_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cached_device_dram_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1654)) begin
        if ((tmp_15_fu_1452_p2 == 1'd1)) begin
            device_dram_write_req_apply_V_addr_din = tmp_addr_1_fu_1634_p1;
        end else if ((tmp_15_fu_1452_p2 == 1'd0)) begin
            device_dram_write_req_apply_V_addr_din = tmp_addr_3_fu_1488_p1;
        end else begin
            device_dram_write_req_apply_V_addr_din = 'bx;
        end
    end else begin
        device_dram_write_req_apply_V_addr_din = 'bx;
    end
end

always @ (*) begin
    if ((((device_dram_write_req_apply_V_num_full_n & device_dram_write_req_apply_V_addr_full_n) == 1'b1) & (((tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1)) | ((tmp_15_fu_1452_p2 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_11_fu_1419_p2 == 1'd1))))) begin
        device_dram_write_req_apply_V_num1_update = 1'b1;
    end else begin
        device_dram_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1654)) begin
        if ((tmp_15_fu_1452_p2 == 1'd1)) begin
            device_dram_write_req_apply_V_num_din = tmp_num_fu_320;
        end else if ((tmp_15_fu_1452_p2 == 1'd0)) begin
            device_dram_write_req_apply_V_num_din = write_req_apply_num_fu_1465_p3;
        end else begin
            device_dram_write_req_apply_V_num_din = 'bx;
        end
    end else begin
        device_dram_write_req_apply_V_num_din = 'bx;
    end
end

always @ (*) begin
    if ((((device_dram_write_req_data_V_last_full_n & device_dram_write_req_data_V_data_V_full_n) == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1))))) begin
        device_dram_write_req_data_V_last1_update = 1'b1;
    end else begin
        device_dram_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((peek_real_written_bytes_req_V_empty_n == 1'b1) & (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_431_p4 == 1'd1) | (empty_n_16_fu_1377_p1 == 1'd1))) | ((ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (peek_real_written_bytes_req_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        peek_real_written_bytes_req_V_read = 1'b1;
    end else begin
        peek_real_written_bytes_req_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_reg_pp0_iter1_empty_n_reg_2515 == 1'd1) & (peek_real_written_bytes_resp_first_half_reg_535 == 1'd0) & (ap_reg_pp0_iter1_empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_reg_pp0_iter1_empty_n_reg_2515 == 1'd1) & (ap_reg_pp0_iter1_empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (peek_real_written_bytes_resp_first_half_reg_535 == 1'd1)))) begin
        peek_real_written_bytes_resp_V_blk_n = peek_real_written_bytes_resp_V_full_n;
    end else begin
        peek_real_written_bytes_resp_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op443_write_state4 == 1'b1)) begin
            peek_real_written_bytes_resp_V_din = {{real_written_bytes_load_1_reg_2628[63:32]}};
        end else if ((ap_predicate_op440_write_state4 == 1'b1)) begin
            peek_real_written_bytes_resp_V_din = tmp_1_fu_2228_p1;
        end else begin
            peek_real_written_bytes_resp_V_din = 'bx;
        end
    end else begin
        peek_real_written_bytes_resp_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op443_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op440_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        peek_real_written_bytes_resp_V_write = 1'b1;
    end else begin
        peek_real_written_bytes_resp_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((peek_write_finished_req_V_empty_n == 1'b1) & (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_431_p4 == 1'd1) | (empty_n_16_fu_1377_p1 == 1'd1))) | ((ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (peek_write_finished_req_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        peek_write_finished_req_V_read = 1'b1;
    end else begin
        peek_write_finished_req_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_8_reg_2519 == 1'd1))) begin
        peek_write_finished_resp_V_blk_n = peek_write_finished_resp_V_full_n;
    end else begin
        peek_write_finished_resp_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op358_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        peek_write_finished_resp_V_write = 1'b1;
    end else begin
        peek_write_finished_resp_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (reset_dram_helper_app_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_dram_helper_app_V_read = 1'b1;
    end else begin
        reset_dram_helper_app_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((peek_real_written_bytes_resp_V_full_n == 1'b0) & (ap_predicate_op443_write_state4 == 1'b1)) | ((peek_real_written_bytes_resp_V_full_n == 1'b0) & (ap_predicate_op440_write_state4 == 1'b1)))) | ((peek_write_finished_resp_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op358_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((peek_real_written_bytes_resp_V_full_n == 1'b0) & (ap_predicate_op443_write_state4 == 1'b1)) | ((peek_real_written_bytes_resp_V_full_n == 1'b0) & (ap_predicate_op440_write_state4 == 1'b1)))) | ((peek_write_finished_resp_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op358_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((peek_real_written_bytes_resp_V_full_n == 1'b0) & (ap_predicate_op443_write_state4 == 1'b1)) | ((peek_real_written_bytes_resp_V_full_n == 1'b0) & (ap_predicate_op440_write_state4 == 1'b1)))) | ((peek_write_finished_resp_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op358_write_state3 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((peek_write_finished_resp_V_full_n == 1'b0) & (ap_predicate_op358_write_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((peek_real_written_bytes_resp_V_full_n == 1'b0) & (ap_predicate_op443_write_state4 == 1'b1)) | ((peek_real_written_bytes_resp_V_full_n == 1'b0) & (ap_predicate_op440_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_condition_120 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1527 = ((tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1612 = ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1639 = ((tmp_15_fu_1452_p2 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (grp_nbwrite_fu_362_p5 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1654 = ((tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_fu_1419_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1658 = ((ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_281 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_302 = ((tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (grp_nbwrite_fu_362_p5 == 1'd1) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_327 = ((ap_phi_mux_first_extents_half_phi_fu_491_p4 == 1'd0) & (ap_phi_mux_should_read_start_phi_fu_479_p4 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (grp_fu_1352_p1 == 1'd1) & (tmp_7_fu_1407_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_347 = ((tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (grp_fu_1352_p1 == 1'd1) & (tmp_6_fu_1401_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_639 = ((grp_nbwrite_fu_362_p5 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0) & (tmp_15_fu_1452_p2 == 1'd1) & (tmp_11_fu_1419_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_675 = ((tmp_11_fu_1419_p2 == 1'd0) & (tmp_10_fu_1413_p2 == 1'd0) & (tmp_7_fu_1407_p2 == 1'd0) & (tmp_6_fu_1401_p2 == 1'd0) & (tmp_4_fu_1395_p2 == 1'd0) & (tmp_3_fu_1389_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_431_p4 == 1'd0) & (empty_n_16_fu_1377_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_753 = (((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_17_reg_2622 == 1'd1)) | ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd1)));
end

always @ (*) begin
    ap_condition_759 = ((empty_n_17_reg_2622 == 1'd0) & (has_cached_app_output_data_reg_523 == 1'd0) & (reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_cur_extents_offset_9_reg_1020 = 'bx;

assign ap_phi_reg_pp0_iter0_extents_arr_load_idx_8_reg_974 = 'bx;

assign ap_phi_reg_pp0_iter0_extents_arr_store_idx_2_reg_557 = 'bx;

assign ap_phi_reg_pp0_iter0_extents_arr_store_idx_7_reg_742 = 'bx;

assign ap_phi_reg_pp0_iter0_first_extents_half_5_reg_928 = 'bx;

assign ap_phi_reg_pp0_iter0_first_length_half_5_reg_789 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_1_reg_1076 = 'bx;

assign ap_phi_reg_pp0_iter0_should_read_start_3_reg_679 = 'bx;

assign ap_phi_reg_pp0_iter0_should_read_start_8_reg_881 = 'bx;

assign ap_phi_reg_pp0_iter0_state_8_reg_618 = 'bx;

assign ap_phi_reg_pp0_iter0_state_s_reg_837 = 'bx;

assign ap_phi_reg_pp0_iter1_cur_extents_offset_s_reg_1197 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_load_idx_9_reg_1181 = 'bx;

assign ap_phi_reg_pp0_iter1_extents_arr_store_idx_8_reg_1101 = 'bx;

assign ap_phi_reg_pp0_iter1_first_extents_half_6_reg_1165 = 'bx;

assign ap_phi_reg_pp0_iter1_first_length_half_6_reg_1117 = 'bx;

assign ap_phi_reg_pp0_iter1_has_cached_app_output_data_1_reg_1066 = 'bx;

assign ap_phi_reg_pp0_iter1_has_cached_app_output_data_4_reg_1229 = 'bx;

assign ap_phi_reg_pp0_iter1_peek_real_written_bytes_resp_first_half_1_reg_547 = 'bx;

assign ap_phi_reg_pp0_iter1_peek_real_written_bytes_resp_first_half_2_reg_1213 = 'bx;

assign ap_phi_reg_pp0_iter1_reset_3_reg_1086 = 'bx;

assign ap_phi_reg_pp0_iter1_should_read_start_9_reg_1149 = 'bx;

assign ap_phi_reg_pp0_iter1_state_1_reg_1133 = 'bx;

always @ (*) begin
    ap_predicate_op358_write_state3 = ((reset_reg_427 == 1'd0) & (empty_n_16_reg_2510 == 1'd0) & (empty_n_8_reg_2519 == 1'd1));
end

always @ (*) begin
    ap_predicate_op440_write_state4 = ((ap_reg_pp0_iter1_empty_n_reg_2515 == 1'd1) & (peek_real_written_bytes_resp_first_half_reg_535 == 1'd0) & (ap_reg_pp0_iter1_empty_n_16_reg_2510 == 1'd0));
end

always @ (*) begin
    ap_predicate_op443_write_state4 = ((ap_reg_pp0_iter1_empty_n_reg_2515 == 1'd1) & (ap_reg_pp0_iter1_empty_n_16_reg_2510 == 1'd0) & (peek_real_written_bytes_resp_first_half_reg_535 == 1'd1));
end

assign ap_ready = 1'b0;

assign cached_app_output_data_chan_V_data_V_read = cached_app_output_data_chan_V_len0_update;

assign cached_app_output_data_chan_V_eop_read = cached_app_output_data_chan_V_len0_update;

assign cached_app_output_data_chan_V_len_read = cached_app_output_data_chan_V_len0_update;

assign cached_device_dram_write_req_apply_V_addr_read = cached_device_dram_write_req_apply_V_num0_update;

assign cached_device_dram_write_req_apply_V_num_read = cached_device_dram_write_req_apply_V_num0_update;

assign cached_dram_write_req_apply_num_1_fu_1493_p2 = (tmp_num_fu_320 - write_req_apply_num_fu_1465_p3);

assign cur_extents_left_space_1_fu_1752_p2 = (cur_extents_len_fu_1676_p18 - ap_phi_mux_cur_extents_offset_phi_fu_515_p4);

assign cur_extents_offset_1_fu_1653_p2 = (tmp_40_cast_fu_1649_p1 + ap_phi_mux_cur_extents_offset_phi_fu_515_p4);

assign device_dram_write_req_apply_V_addr_write = device_dram_write_req_apply_V_num1_update;

assign device_dram_write_req_apply_V_num_write = device_dram_write_req_apply_V_num1_update;

assign device_dram_write_req_data_V_data_V_din = tmp_data_V_fu_328;

assign device_dram_write_req_data_V_data_V_write = device_dram_write_req_data_V_last1_update;

assign device_dram_write_req_data_V_last_din = 1'd0;

assign device_dram_write_req_data_V_last_write = device_dram_write_req_data_V_last1_update;

assign empty_n_14_fu_1659_p1 = grp_nbread_fu_372_p3_0;

assign empty_n_16_fu_1377_p1 = reset_dram_helper_app_V_empty_n;

assign extents_arr_load_idx_1_fu_1517_p2 = (8'd1 + ap_phi_mux_extents_arr_load_idx_phi_fu_503_p4);

assign extents_arr_load_idx_1_t_fu_1523_p2 = (4'd1 + tmp_29_fu_1513_p1);

assign extents_arr_store_idx_1_fu_1884_p2 = (ap_phi_mux_extents_arr_store_idx_phi_fu_443_p4 + 8'd1);

assign extents_len_arr_0_fu_1796_p1 = tmp_22_fu_1788_p3;

assign extents_start_arr_0_fu_1942_p1 = tmp_18_fu_1934_p3;

assign first_extents_half_1_fu_2121_p2 = (first_extents_half_reg_487 ^ 1'd1);

assign full_n_2_nbwrite_fu_409_p5 = (device_dram_write_req_data_V_last_full_n & device_dram_write_req_data_V_data_V_full_n);

assign grp_fu_1352_p1 = app_file_infos_V_empty_n;

assign grp_fu_1356_p4 = {{app_file_infos_V_dout[31:9]}};

assign grp_nbread_fu_372_p3_0 = (cached_device_dram_write_req_apply_V_num_empty_n & cached_device_dram_write_req_apply_V_addr_empty_n);

assign grp_nbread_fu_392_p4_0 = (cached_app_output_data_chan_V_len_empty_n & cached_app_output_data_chan_V_eop_empty_n & cached_app_output_data_chan_V_data_V_empty_n);

assign grp_nbwrite_fu_362_p5 = (device_dram_write_req_apply_V_num_full_n & device_dram_write_req_apply_V_addr_full_n);

assign not_full_n_i_fu_2164_p2 = (full_n_2_nbwrite_fu_409_p5 ^ 1'd1);

assign not_s_fu_2202_p2 = (tmp_8_fu_2196_p2 ^ 1'd1);

assign num_extents_1_fu_2055_p0 = app_file_infos_V_empty_n;

assign num_extents_1_fu_2055_p3 = ((num_extents_1_fu_2055_p0[0:0] === 1'b1) ? num_extents_2_fu_2051_p1 : num_extents_fu_308);

assign num_extents_2_fu_2051_p1 = app_file_infos_V_dout[7:0];

assign p_1_cast_cast_fu_2039_p3 = ((ap_phi_mux_first_length_half_phi_fu_455_p4[0:0] === 1'b1) ? 8'd2 : 8'd3);

assign p_has_cached_app_output_data_1_fu_2170_p2 = (not_full_n_i_fu_2164_p2 & ap_phi_mux_has_cached_app_output_data_1_phi_fu_1069_p4);

assign p_real_written_bytes_fu_2156_p3 = ((full_n_2_nbwrite_fu_409_p5[0:0] === 1'b1) ? real_written_bytes_1_fu_2150_p2 : real_written_bytes_fu_340);

assign p_reset_1_fu_2208_p2 = (not_s_fu_2202_p2 & ap_phi_reg_pp0_iter1_reset_1_reg_1076);

assign p_s_fu_2215_p3 = ((tmp_8_fu_2196_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_2190_p2);

assign p_state_cast_cast_fu_1505_p3 = ((tmp_28_fu_1499_p2[0:0] === 1'b1) ? 8'd4 : 8'd5);

assign p_state_fu_2136_p1 = tmp_31_reg_2617;

assign peek_real_written_bytes_resp_first_half_3_fu_2101_p2 = (ap_phi_mux_peek_real_written_bytes_resp_first_half_phi_fu_539_p4 ^ 1'd1);

assign peek_write_finished_resp_V_din = write_finished_fu_336;

assign r_V_1_fu_1780_p3 = {{tmp_20_fu_1776_p1}, {app_file_infos_V_dout}};

assign r_V_fu_1925_p3 = {{tmp_16_fu_1921_p1}, {app_file_infos_V_dout}};

assign real_written_bytes_1_fu_2150_p2 = (real_written_bytes_fu_340 + 64'd64);

assign reset_cnt_1_fu_2190_p2 = (reset_cnt_fu_324 + 32'd1);

assign state_3_cast_cast_fu_2128_p3 = ((empty_n_11_reg_2608[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign state_6_fu_1896_p3 = ((tmp_30_fu_1890_p2[0:0] === 1'b1) ? 3'd4 : 3'd3);

assign state_8_cast_fu_2116_p1 = ap_phi_mux_state_8_phi_fu_621_p38;

assign tmp_10_fu_1413_p2 = ((ap_phi_mux_state_phi_fu_467_p4 == 8'd4) ? 1'b1 : 1'b0);

assign tmp_11_fu_1419_p2 = ((ap_phi_mux_state_phi_fu_467_p4 == 8'd5) ? 1'b1 : 1'b0);

assign tmp_12_fu_1672_p1 = ap_phi_mux_extents_arr_load_idx_phi_fu_503_p4[3:0];

assign tmp_13_fu_1432_p3 = {{cur_extents_left_space_fu_312}, {9'd0}};

assign tmp_14_fu_1440_p3 = {{tmp_num_fu_320}, {6'd0}};

assign tmp_15_fu_1452_p2 = ((tmp_13_fu_1432_p3 > tmp_29_cast_fu_1448_p1) ? 1'b1 : 1'b0);

assign tmp_16_fu_1921_p1 = tmp_start_V_1_fu_304[7:0];

assign tmp_18_fu_1934_p3 = {{tmp_16_fu_1921_p1}, {grp_fu_1356_p4}};

assign tmp_19_fu_1946_p1 = ap_phi_mux_extents_arr_store_idx_phi_fu_443_p4[3:0];

assign tmp_1_fu_2228_p1 = real_written_bytes_load_1_reg_2628[31:0];

assign tmp_20_fu_1776_p1 = tmp_len_V_1_fu_300[7:0];

assign tmp_22_fu_1788_p3 = {{tmp_20_fu_1776_p1}, {grp_fu_1356_p4}};

assign tmp_23_fu_1800_p1 = ap_phi_mux_extents_arr_store_idx_phi_fu_443_p4[3:0];

assign tmp_24_fu_1620_p2 = (ap_phi_mux_cur_extents_offset_phi_fu_515_p4 + cur_extents_start_fu_316);

assign tmp_25_fu_1461_p1 = cur_extents_left_space_fu_312[4:0];

assign tmp_26_fu_1474_p2 = (cur_extents_start_fu_316 + ap_phi_mux_cur_extents_offset_phi_fu_515_p4);

assign tmp_27_fu_1639_p4 = {{tmp_num_fu_320[7:3]}};

assign tmp_28_fu_1499_p2 = ((tmp_num_fu_320 == write_req_apply_num_fu_1465_p3) ? 1'b1 : 1'b0);

assign tmp_29_cast_fu_1448_p1 = tmp_14_fu_1440_p3;

assign tmp_29_fu_1513_p1 = ap_phi_mux_extents_arr_load_idx_phi_fu_503_p4[3:0];

assign tmp_30_fu_1890_p2 = ((extents_arr_store_idx_1_fu_1884_p2 == num_extents_fu_308) ? 1'b1 : 1'b0);

assign tmp_3_fu_1389_p2 = ((ap_phi_mux_state_phi_fu_467_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_40_cast_fu_1649_p1 = tmp_27_fu_1639_p4;

assign tmp_4_fu_1395_p2 = ((ap_phi_mux_state_phi_fu_467_p4 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_6_fu_1401_p2 = ((ap_phi_mux_state_phi_fu_467_p4 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_7_fu_1407_p2 = ((ap_phi_mux_state_phi_fu_467_p4 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_8_fu_2196_p2 = ((reset_cnt_1_fu_2190_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_addr_1_fu_1634_p1 = write_req_apply_addr_fu_1626_p3;

assign tmp_addr_3_fu_1488_p1 = write_req_apply_addr_1_fu_1480_p3;

assign tmp_len_V_fu_1909_p1 = app_file_infos_V_dout;

assign tmp_start_V_fu_2030_p1 = app_file_infos_V_dout;

assign write_req_apply_addr_1_fu_1480_p3 = {{tmp_26_fu_1474_p2}, {9'd0}};

assign write_req_apply_addr_fu_1626_p3 = {{tmp_24_fu_1620_p2}, {9'd0}};

assign write_req_apply_num_fu_1465_p3 = {{tmp_25_fu_1461_p1}, {3'd0}};

always @ (posedge ap_clk) begin
    p_state_cast_cast_reg_2555[7:1] <= 7'b0000010;
    extents_len_arr_15_fu_172[31] <= 1'b0;
    extents_len_arr_15_1_fu_176[31] <= 1'b0;
    extents_len_arr_15_2_fu_180[31] <= 1'b0;
    extents_len_arr_15_3_fu_184[31] <= 1'b0;
    extents_len_arr_15_4_fu_188[31] <= 1'b0;
    extents_len_arr_15_5_fu_192[31] <= 1'b0;
    extents_len_arr_15_6_fu_196[31] <= 1'b0;
    extents_len_arr_15_7_fu_200[31] <= 1'b0;
    extents_len_arr_15_8_fu_204[31] <= 1'b0;
    extents_len_arr_15_9_fu_208[31] <= 1'b0;
    extents_len_arr_15_10_fu_212[31] <= 1'b0;
    extents_len_arr_15_11_fu_216[31] <= 1'b0;
    extents_len_arr_15_12_fu_220[31] <= 1'b0;
    extents_len_arr_15_13_fu_224[31] <= 1'b0;
    extents_len_arr_15_14_fu_228[31] <= 1'b0;
    extents_len_arr_15_15_fu_232[31] <= 1'b0;
    extents_start_arr_15_fu_236[31] <= 1'b0;
    extents_start_arr_15_1_fu_240[31] <= 1'b0;
    extents_start_arr_15_2_fu_244[31] <= 1'b0;
    extents_start_arr_15_3_fu_248[31] <= 1'b0;
    extents_start_arr_15_4_fu_252[31] <= 1'b0;
    extents_start_arr_15_5_fu_256[31] <= 1'b0;
    extents_start_arr_15_6_fu_260[31] <= 1'b0;
    extents_start_arr_15_7_fu_264[31] <= 1'b0;
    extents_start_arr_15_8_fu_268[31] <= 1'b0;
    extents_start_arr_15_9_fu_272[31] <= 1'b0;
    extents_start_arr_15_10_fu_276[31] <= 1'b0;
    extents_start_arr_15_11_fu_280[31] <= 1'b0;
    extents_start_arr_15_12_fu_284[31] <= 1'b0;
    extents_start_arr_15_13_fu_288[31] <= 1'b0;
    extents_start_arr_15_14_fu_292[31] <= 1'b0;
    extents_start_arr_15_15_fu_296[31] <= 1'b0;
end

endmodule //write_mode_dram_helper_app
