memory hierarchies
pipelining
pipeline hazards
multi-cycle cpu
speedup
branch predictors
cpi
latency
branch predictor
throughput
harvard architecture
stalls
law of diminishing returns
cpu time
nop
instruction mix
stall
cycles per instruction
average
