{"vcs1":{"timestamp_begin":1684347875.888290957, "rt":1.33, "ut":0.36, "st":0.24}}
{"vcselab":{"timestamp_begin":1684347877.312411979, "rt":1.21, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684347878.590876838, "rt":0.56, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684347875.233669375}
{"VCS_COMP_START_TIME": 1684347875.233669375}
{"VCS_COMP_END_TIME": 1684347880.747802219}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330420}}
{"stitch_vcselab": {"peak_mem": 228280}}
