Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/nimer/Documents/Verilog Projects/Programmable/test_isim_beh.exe -prj C:/Users/nimer/Documents/Verilog Projects/Programmable/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/nimer/Documents/Verilog Projects/Programmable/Reg_File.v" into library work
Analyzing Verilog file "C:/Users/nimer/Documents/Verilog Projects/Programmable/ALU.v" into library work
Analyzing Verilog file "C:/Users/nimer/Documents/Verilog Projects/Programmable/GPPM.v" into library work
Analyzing Verilog file "C:/Users/nimer/Documents/Verilog Projects/Programmable/Sumador.v" into library work
Analyzing Verilog file "C:/Users/nimer/Documents/Verilog Projects/Programmable/main.v" into library work
Analyzing Verilog file "C:/Users/nimer/Documents/Verilog Projects/Programmable/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/nimer/Documents/Verilog Projects/Programmable/main.v" Line 19: Size mismatch in connection of port <res>. Formal port size is 3-bit while actual signal size is 8-bit.
Completed static elaboration
Fuse Memory Usage: 102508 KB
Fuse CPU Usage: 218 ms
Compiling module Reg_File
Compiling module ALU
Compiling module GPPM
Compiling module Sumador
Compiling module main
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable C:/Users/nimer/Documents/Verilog Projects/Programmable/test_isim_beh.exe
Fuse Memory Usage: 106072 KB
Fuse CPU Usage: 249 ms
