#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\smartgen\CLK_1MHZ\CLK_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\buffer_data_out.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\timestamp.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\write_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\component\work\memory_test\memory_test.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module memory_test
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\buffer_data_out.v":21:7:21:21|Synthesizing module buffer_data_out

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2810:7:2810:9|Synthesizing module PLL

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":260:7:260:12|Synthesizing module PLLINT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":1229:7:1229:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2051:7:2051:9|Synthesizing module VCC

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\smartgen\CLK_1MHZ\CLK_1MHZ.v":5:7:5:14|Synthesizing module CLK_1MHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\clock_div_1MHZ_10HZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_10HZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":21:7:21:26|Synthesizing module constant_sensor_data

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit mag_stack[1] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit mag_stack[4] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit mag_stack[5] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit mag_stack[7] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 7 of mag_stack[79:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bits 5 to 4 of mag_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 1 of mag_stack[79:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":22:7:22:23|Synthesizing module memory_controller

@W: CG133 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":50:11:50:21|No assignment to geig_buffer
@W: CG133 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":55:11:55:20|No assignment to mag_buffer
@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Pruning register write_address[23:0] 

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Pruning register read_address[23:0] 

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Pruning register geig_prev[79:0] 

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Pruning register mag_prev[79:0] 

@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Feedback mux created for signal row_out[12:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Feedback mux created for signal read_prev -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Feedback mux created for signal num_cycles[2:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Feedback mux created for signal data_out[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Feedback mux created for signal data_buffer[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Feedback mux created for signal col_out[8:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Feedback mux created for signal ba_out[1:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[64] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[65] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[66] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[67] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[68] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[69] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[70] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[71] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[72] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[73] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[74] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[75] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[76] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[77] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[78] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[79] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit num_cycles[0] is always 1, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit num_cycles[1] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit num_cycles[2] is always 1, optimizing ...
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Pruning register bits 79 to 64 of data_buffer[79:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_address_traversal.v":27:7:27:28|Synthesizing module read_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v":21:7:21:17|Synthesizing module read_buffer

@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v":66:0:66:5|Feedback mux created for signal buffer_b[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v":66:0:66:5|Feedback mux created for signal buffer_a[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\reset_pulse.v":21:7:21:17|Synthesizing module reset_pulse

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":17:7:17:21|Synthesizing module sdram_interface

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Pruning register idle_cycle 

@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal ts_delay[23:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dout[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal busy -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[1:1] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[2:2] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[3:3] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[4:4] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[5:5] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[6:6] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[7:7] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[8:8] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[9:9] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[10:10] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[11:11] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal address[12:12] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[1:1] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[2:2] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[3:3] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[4:4] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[5:5] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[6:6] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[7:7] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[8:8] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[9:9] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[10:10] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[11:11] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[12:12] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[13:13] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[14:14] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread_cl[0:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Feedback mux created for signal dread[15:15] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Optimizing register bit cs to a constant 0
@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\sdram_interface.v":157:0:157:5|Pruning register cs 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\timestamp.v":13:7:13:15|Synthesizing module timestamp

@W: CS142 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\timestamp.v":13:33:13:41|Range of port TIMESTAMP in port declaration and body are different.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\write_address_traversal.v":21:7:21:29|Synthesizing module write_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\component\work\memory_test\memory_test.v":9:7:9:17|Synthesizing module memory_test

@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\read_buffer.v":66:0:66:5|Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[48] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[49] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[50] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[51] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[52] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[53] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[54] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[55] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[56] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[57] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[58] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[59] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[60] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[61] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[62] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[63] is always 0, optimizing ...
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Pruning register bits 63 to 48 of data_buffer[63:0] 

@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[32] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[33] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[34] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[35] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[36] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[37] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[38] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[39] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[40] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[41] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[42] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[43] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[44] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[45] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[46] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[47] is always 0, optimizing ...
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Pruning register bits 47 to 32 of data_buffer[47:0] 

@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[16] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[17] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[18] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[19] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[20] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[21] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[22] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[23] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[24] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[25] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[26] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[27] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[28] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[29] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[30] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Register bit data_buffer[31] is always 0, optimizing ...
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Pruning register bits 31 to 16 of data_buffer[31:0] 

@W: CL138 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Removing register 'data_buffer' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":92:0:92:5|Removing register 'data_out' because it is only assigned 0 or its original value.
@W: CL159 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":28:13:28:21|Input GEIG_DATA is unused
@W: CL159 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\memory_controller.v":29:13:29:20|Input MAG_DATA is unused
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[4] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[5] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[7] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[49] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[51] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[53] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[55] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[57] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[59] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[61] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[63] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[65] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[67] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[69] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[71] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[73] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[75] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[77] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Optimizing register bit geiger_stack[79] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 79 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 77 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 75 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 73 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 71 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 69 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 67 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 65 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 63 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 61 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 59 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 57 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 55 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 53 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 51 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 49 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 7 of geiger_stack[79:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bits 5 to 3 of geiger_stack[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bit 3 of mag_stack[3:2] 

@N: CL177 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Sharing sequential element mag_data.
@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register mag_stack[2] 

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register mag_stack[6] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\hdl\constant_sensor_data.v":47:0:47:5|Pruning register bits 2 to 1 of geiger_stack[2:0] 


At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 83MB peak: 110MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Mar 02 22:43:42 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 02 22:43:44 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:05s realtime, 0h:00m:03s cputime
# Wed Mar 02 22:43:44 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 02 22:43:45 2016

###########################################################]
Pre-mapping Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test_scck.rpt 
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[0] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[6] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[48:8] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[50] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[52] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[54] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[56] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[58] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[60] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[62] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[64] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[66] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[68] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[70] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[72] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[74] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[76] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance geiger_stack[78] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance mag_stack[0] of view:PrimLib.dffr(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)



@S |Clock Summary
*****************

Start                                                     Requested     Requested     Clock        Clock              
Clock                                                     Frequency     Period        Type         Group              
----------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                               100.0 MHz     10.000        inferred     Inferred_clkgroup_5
clock_div_1MHZ_10HZ|clk_out_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_1
constant_sensor_data|next_byte_control_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2
memory_controller|next_read_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_3
memory_controller|next_write_inferred_clock               100.0 MHz     10.000        inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock                  100.0 MHz     10.000        inferred     Inferred_clkgroup_4
======================================================================================================================

@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\write_address_traversal.v":36:0:36:5|Found inferred clock memory_controller|next_write_inferred_clock which controls 24 sequential elements including write_address_traversal_0.current_count[23:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 124 sequential elements including constant_sensor_data_0.mag_stack[79:8]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v":43:0:43:5|Found inferred clock constant_sensor_data|next_byte_control_inferred_clock which controls 18 sequential elements including read_buffer_0.byte_out[7]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_address_traversal.v":49:0:49:5|Found inferred clock memory_controller|next_read_inferred_clock which controls 24 sequential elements including read_address_traversal_0.current_count[23:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\memory_controller.v":92:0:92:5|Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 212 sequential elements including memory_controller_0.next_write. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_10hz.v":22:0:22:5|Found inferred clock CLK_1MHZ|GLA_inferred_clock which controls 18 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\memory_test.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 112MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 02 22:43:47 2016

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance mag_stack[79:8] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":47:0:47:5|Removing sequential instance g_data[16:0] of view:PrimLib.dffre(prim) in hierarchy view:work.constant_sensor_data(verilog) because there are no references to its outputs 
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v":43:0:43:5|Removing sequential instance read_buffer_0.byte_out_cl_7[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_6[0]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v":43:0:43:5|Removing sequential instance read_buffer_0.byte_out_cl_6[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_5[0]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v":43:0:43:5|Removing sequential instance read_buffer_0.byte_out_cl_5[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_4[0]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v":43:0:43:5|Removing sequential instance read_buffer_0.byte_out_cl_4[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_3[0]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v":43:0:43:5|Removing sequential instance read_buffer_0.byte_out_cl_3[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_2[0]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v":43:0:43:5|Removing sequential instance read_buffer_0.byte_out_cl_2[0],  because it is equivalent to instance read_buffer_0.byte_out_cl_1[0]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v":43:0:43:5|Removing sequential instance read_buffer_0.byte_out_cl_1[0],  because it is equivalent to instance read_buffer_0.byte_out_cl[0]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance sdram_interface_0.dqmu,  because it is equivalent to instance sdram_interface_0.dqml
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance sdram_interface_0.dread_cl_2[0],  because it is equivalent to instance sdram_interface_0.dread_cl_15[0]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance sdram_interface_0.dread_cl_15[0],  because it is equivalent to instance sdram_interface_0.dread_cl_7[0]
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_3[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_4[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_5[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_6[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_8[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_9[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_10[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_11[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_12[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_13[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":157:0:157:5|Removing sequential instance dread_cl_14[0] of view:PrimLib.dffe(prim) in hierarchy view:work.sdram_interface(verilog) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)

@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\clock_div_1mhz_10hz.v":31:19:31:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\constant_sensor_data.v":65:18:65:29|Found 10-bit incrementor, 'un5_g_counter_1[9:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_address_traversal.v":49:0:49:5|Found counter in view:work.read_address_traversal(verilog) inst current_count[23:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\read_buffer.v":66:0:66:5|Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":224:22:224:37|Found 4-bit incrementor, 'un8_write_counter[3:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":509:21:509:32|Found 24-bit incrementor, 'ts_delay_1[23:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\sdram_interface.v":456:25:456:39|Found 4-bit incrementor, 'un4_init_counter_1[3:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\timestamp.v":19:0:19:5|Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\ball_avionics\hdl\write_address_traversal.v":36:0:36:5|Found counter in view:work.write_address_traversal(verilog) inst current_count[23:0]

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 121MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 117MB peak: 122MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 117MB peak: 122MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 118MB peak: 122MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 126MB peak: 127MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 126MB peak: 127MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 125MB peak: 127MB)


Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 136MB peak: 138MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                    Fanout, notes                   
------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                       178 : 166 asynchronous set/reset
memory_controller_0.un1_next_write8_1 / Y     25                              
memory_controller_0.un1_schedule_11 / Y       25                              
sdram_interface_0.read_cycle_4 / Y            32                              
sdram_interface_0.busy_2_sqmuxa / Y           27                              
sdram_interface_0.cke19_1 / Y                 27                              
sdram_interface_0.write_cycle_4 / Y           49                              
sdram_interface_0.ts_delay_0_sqmuxa / Y       26                              
==============================================================================

@N: FP130 |Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net memory_controller_0_NEXT_WRITE on CLKINT  memory_controller_0.next_write_inferred_clock 
@N: FP130 |Promoting Net memory_controller_0_NEXT_READ on CLKINT  memory_controller_0.next_read_inferred_clock 
@N: FP130 |Promoting Net constant_sensor_data_0_NEXT_BYTE on CLKINT  constant_sensor_data_0.next_byte_control_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 136MB peak: 138MB)

Replicating Combinational Instance sdram_interface_0.ts_delay_0_sqmuxa, fanout 26 segments 2
Replicating Combinational Instance sdram_interface_0.write_cycle_4, fanout 49 segments 3
Replicating Combinational Instance sdram_interface_0.cke19_1, fanout 27 segments 2
Replicating Combinational Instance sdram_interface_0.busy_2_sqmuxa, fanout 28 segments 2
Replicating Combinational Instance sdram_interface_0.read_cycle_4, fanout 32 segments 2
Replicating Combinational Instance memory_controller_0.un1_schedule_11, fanout 25 segments 2
Replicating Combinational Instance memory_controller_0.un1_next_write8_1, fanout 25 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 181 segments 8

Added 0 Buffers
Added 15 Cells via replication
	Added 0 Sequential Cells via replication
	Added 15 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 137MB peak: 138MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
6 gated/generated clock tree(s) driving 291 clock pin(s) of sequential element(s)
0 instances converted, 291 sequential instances remain driven by gated/generated clocks

=========================================================================================================================== Gated/Generated Clocks ============================================================================================================================
Clock Tree ID     Driving Element                              Drive Element Type     Fanout     Sample Instance                                 Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clock_div_1MHZ_10HZ_0.clk_out                DFN1P0                 35         timestamp_0.TIMESTAMP[23]                       No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0002       memory_controller_0.next_read                DFN1E1C0               24         read_address_traversal_0.current_count[23]      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       memory_controller_0.next_write               DFN1E1C0               24         write_address_traversal_0.current_count[23]     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0004       CLK_1MHZ_0.Core                              PLL                    18         clock_div_1MHZ_10HZ_0.counter[16]               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0005       constant_sensor_data_0.next_byte_control     DFN1P0                 11         read_buffer_0.position[1]                       No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0006       reset_pulse_0.CLK_OUT_48MHZ                  NOR2B                  179        sdram_interface_0.write_counter[3]              No clocks found on inputs                                                                                                     
===============================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 132MB peak: 138MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Ball_Avionics\synthesis\synwork\memory_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 133MB peak: 138MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 134MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 133MB peak: 138MB)

@W: MT420 |Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"

@W: MT420 |Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"

@W: MT420 |Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"

@W: MT420 |Found inferred clock constant_sensor_data|next_byte_control_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:constant_sensor_data_0.next_byte_control"

@W: MT420 |Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"

@W: MT420 |Found inferred clock CLK_1MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_1MHZ_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Mar 02 22:44:00 2016
#


Top view:               memory_test
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -17.169

                                                          Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                            Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK_1MHZ|GLA_inferred_clock                               100.0 MHz     128.8 MHz     10.000        7.763         2.237       inferred     Inferred_clkgroup_5
clock_div_1MHZ_10HZ|clk_out_inferred_clock                100.0 MHz     95.1 MHz      10.000        10.516        -0.516      inferred     Inferred_clkgroup_1
constant_sensor_data|next_byte_control_inferred_clock     100.0 MHz     204.4 MHz     10.000        4.892         5.108       inferred     Inferred_clkgroup_2
memory_controller|next_read_inferred_clock                100.0 MHz     93.5 MHz      10.000        10.694        -0.694      inferred     Inferred_clkgroup_3
memory_controller|next_write_inferred_clock               100.0 MHz     88.7 MHz      10.000        11.272        -1.272      inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock                  100.0 MHz     35.5 MHz      10.000        28.171        -17.169     inferred     Inferred_clkgroup_4
==============================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                        |    rise  to  rise    |    fall  to  fall     |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                               Ending                                                 |  constraint  slack   |  constraint  slack    |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock            memory_controller|next_write_inferred_clock            |  10.000      -1.272  |  No paths    -        |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock            reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  Diff grp    -       |  No paths    -        |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock             clock_div_1MHZ_10HZ|clk_out_inferred_clock             |  10.000      -0.516  |  No paths    -        |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock             reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  No paths    -       |  No paths    -        |  Diff grp    -       |  No paths    -     
constant_sensor_data|next_byte_control_inferred_clock  constant_sensor_data|next_byte_control_inferred_clock  |  10.000      5.108   |  No paths    -        |  No paths    -       |  No paths    -     
constant_sensor_data|next_byte_control_inferred_clock  reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  Diff grp    -       |  No paths    -        |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock             memory_controller|next_read_inferred_clock             |  10.000      -0.694  |  No paths    -        |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock             reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  Diff grp    -       |  No paths    -        |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock               constant_sensor_data|next_byte_control_inferred_clock  |  Diff grp    -       |  No paths    -        |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock               reset_pulse|CLK_OUT_48MHZ_inferred_clock               |  10.000      -3.105  |  10.000      -17.169  |  5.000       -9.086  |  5.000       -3.817
CLK_1MHZ|GLA_inferred_clock                            CLK_1MHZ|GLA_inferred_clock                            |  10.000      2.237   |  No paths    -        |  No paths    -       |  No paths    -     
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_1MHZ|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                           Arrival          
Instance                              Reference                       Type       Pin     Net             Time        Slack
                                      Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[1]      0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[2]      0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[4]      0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[5]      0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]      CLK_1MHZ|GLA_inferred_clock     DFN1P0     Q       counter[0]      0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[3]      0.797       2.381
clock_div_1MHZ_10HZ_0.counter[7]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[7]      0.797       2.799
clock_div_1MHZ_10HZ_0.counter[8]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[8]      0.797       2.881
clock_div_1MHZ_10HZ_0.counter[12]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[12]     0.797       2.895
clock_div_1MHZ_10HZ_0.counter[6]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     Q       counter[6]      0.797       3.072
==========================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                             Required          
Instance                              Reference                       Type       Pin     Net               Time         Slack
                                      Clock                                                                                  
-----------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out         CLK_1MHZ|GLA_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_10HZ_0.counter[9]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_10HZ_0.counter[11]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_37              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[16]     CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       I_46              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[4]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[4]      9.380        2.963
clock_div_1MHZ_10HZ_0.counter[6]      CLK_1MHZ|GLA_inferred_clock     DFN1C0     D       counter_3[6]      9.380        2.963
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_1MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]      0.797       -0.516
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]      0.797       -0.394
timestamp_0.TIMESTAMP[10]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[10]     0.797       -0.182
timestamp_0.TIMESTAMP[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[3]      0.797       -0.160
timestamp_0.TIMESTAMP[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[9]      0.797       -0.104
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[12]     0.797       -0.060
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -0.037
timestamp_0.TIMESTAMP[14]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[14]     0.797       0.141 
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[11]     0.797       0.220 
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[13]     0.797       0.789 
================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n11     9.417        -0.516
timestamp_0.TIMESTAMP[22]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n22     9.417        -0.182
timestamp_0.TIMESTAMP[10]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n10     9.417        0.004 
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        0.339 
timestamp_0.TIMESTAMP[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n9      9.417        0.419 
timestamp_0.TIMESTAMP[18]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n18     9.417        0.625 
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        0.654 
timestamp_0.TIMESTAMP[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n8      9.417        0.940 
timestamp_0.TIMESTAMP[17]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n17     9.417        1.145 
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        1.175 
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.934
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.516

    Number of logic level(s):                6
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]             DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]             Net        -        -       1.239     -           10        
timestamp_0.TIMESTAMP_RNIR7R[0]      NOR2B      B        In      -         2.036       -         
timestamp_0.TIMESTAMP_RNIR7R[0]      NOR2B      Y        Out     0.679     2.714       -         
TIMESTAMP_c1                         Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIBB42[4]     NOR3C      B        In      -         3.746       -         
timestamp_0.TIMESTAMP_RNIBB42[4]     NOR3C      Y        Out     0.656     4.402       -         
TIMESTAMP_c4                         Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIT3I2[5]     NOR2B      A        In      -         4.987       -         
timestamp_0.TIMESTAMP_RNIT3I2[5]     NOR2B      Y        Out     0.556     5.543       -         
TIMESTAMP_c5                         Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNI4OD3[7]     NOR2B      A        In      -         6.575       -         
timestamp_0.TIMESTAMP_RNI4OD3[7]     NOR2B      Y        Out     0.556     7.131       -         
TIMESTAMP_c7                         Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFG94[9]     NOR3C      B        In      -         7.716       -         
timestamp_0.TIMESTAMP_RNIFG94[9]     NOR3C      Y        Out     0.656     8.372       -         
TIMESTAMP_c9                         Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[11]        AX1C       B        In      -         8.652       -         
timestamp_0.TIMESTAMP_RNO[11]        AX1C       Y        Out     1.049     9.701       -         
TIMESTAMP_n11                        Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[11]            DFN1C0     D        In      -         9.934       -         
=================================================================================================
Total path delay (propagation time + setup) of 10.516 is 5.532(52.6%) logic and 4.984(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.812
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.394

    Number of logic level(s):                6
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]             DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]             Net        -        -       1.239     -           10        
timestamp_0.TIMESTAMP_RNIR7R[0]      NOR2B      A        In      -         2.036       -         
timestamp_0.TIMESTAMP_RNIR7R[0]      NOR2B      Y        Out     0.556     2.592       -         
TIMESTAMP_c1                         Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIBB42[4]     NOR3C      B        In      -         3.624       -         
timestamp_0.TIMESTAMP_RNIBB42[4]     NOR3C      Y        Out     0.656     4.280       -         
TIMESTAMP_c4                         Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIT3I2[5]     NOR2B      A        In      -         4.864       -         
timestamp_0.TIMESTAMP_RNIT3I2[5]     NOR2B      Y        Out     0.556     5.421       -         
TIMESTAMP_c5                         Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNI4OD3[7]     NOR2B      A        In      -         6.453       -         
timestamp_0.TIMESTAMP_RNI4OD3[7]     NOR2B      Y        Out     0.556     7.009       -         
TIMESTAMP_c7                         Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFG94[9]     NOR3C      B        In      -         7.594       -         
timestamp_0.TIMESTAMP_RNIFG94[9]     NOR3C      Y        Out     0.656     8.250       -         
TIMESTAMP_c9                         Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[11]        AX1C       B        In      -         8.530       -         
timestamp_0.TIMESTAMP_RNO[11]        AX1C       Y        Out     1.049     9.578       -         
TIMESTAMP_n11                        Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[11]            DFN1C0     D        In      -         9.812       -         
=================================================================================================
Total path delay (propagation time + setup) of 10.394 is 5.410(52.0%) logic and 4.984(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.599
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.182

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[10] / Q
    Ending point:                            timestamp_0.TIMESTAMP[22] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[10]              DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[10]              Net        -        -       1.210     -           9         
timestamp_0.TIMESTAMP_RNIUF1S[10]      NOR2B      B        In      -         2.007       -         
timestamp_0.TIMESTAMP_RNIUF1S[10]      NOR2B      Y        Out     0.679     2.685       -         
TIMESTAMP_m6_0_a2_7_2                  Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNIJ4GA1[7]      NOR3C      C        In      -         2.918       -         
timestamp_0.TIMESTAMP_RNIJ4GA1[7]      NOR3C      Y        Out     0.694     3.612       -         
TIMESTAMP_m6_0_a2_7_5                  Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNII9R72[6]      NOR2B      B        In      -         3.845       -         
timestamp_0.TIMESTAMP_RNII9R72[6]      NOR2B      Y        Out     0.679     4.524       -         
TIMESTAMP_m6_0_a2_7                    Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNIL5SL2[15]     NOR2B      A        In      -         4.803       -         
timestamp_0.TIMESTAMP_RNIL5SL2[15]     NOR2B      Y        Out     0.556     5.360       -         
TIMESTAMP_c15_out                      Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[15]     NOR2B      B        In      -         6.218       -         
timestamp_0.TIMESTAMP_RNI14H24[15]     NOR2B      Y        Out     0.679     6.896       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI7TJU4[20]     NOR2B      A        In      -         7.481       -         
timestamp_0.TIMESTAMP_RNI7TJU4[20]     NOR2B      Y        Out     0.556     8.037       -         
TIMESTAMP_c20                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[22]          AX1C       B        In      -         8.317       -         
timestamp_0.TIMESTAMP_RNO[22]          AX1C       Y        Out     1.049     9.366       -         
TIMESTAMP_n22                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[22]              DFN1C0     D        In      -         9.599       -         
===================================================================================================
Total path delay (propagation time + setup) of 10.182 is 6.271(61.6%) logic and 3.911(38.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.577
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.160

    Number of logic level(s):                6
    Starting point:                          timestamp_0.TIMESTAMP[3] / Q
    Ending point:                            timestamp_0.TIMESTAMP[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[3]             DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[3]             Net        -        -       1.210     -           9         
timestamp_0.TIMESTAMP_RNIVBR[2]      NOR2B      B        In      -         2.007       -         
timestamp_0.TIMESTAMP_RNIVBR[2]      NOR2B      Y        Out     0.679     2.685       -         
TIMESTAMP_c3_out                     Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIBB42[4]     NOR3C      A        In      -         3.543       -         
timestamp_0.TIMESTAMP_RNIBB42[4]     NOR3C      Y        Out     0.502     4.045       -         
TIMESTAMP_c4                         Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIT3I2[5]     NOR2B      A        In      -         4.630       -         
timestamp_0.TIMESTAMP_RNIT3I2[5]     NOR2B      Y        Out     0.556     5.186       -         
TIMESTAMP_c5                         Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNI4OD3[7]     NOR2B      A        In      -         6.218       -         
timestamp_0.TIMESTAMP_RNI4OD3[7]     NOR2B      Y        Out     0.556     6.774       -         
TIMESTAMP_c7                         Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFG94[9]     NOR3C      B        In      -         7.359       -         
timestamp_0.TIMESTAMP_RNIFG94[9]     NOR3C      Y        Out     0.656     8.015       -         
TIMESTAMP_c9                         Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[11]        AX1C       B        In      -         8.295       -         
timestamp_0.TIMESTAMP_RNO[11]        AX1C       Y        Out     1.049     9.344       -         
TIMESTAMP_n11                        Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[11]            DFN1C0     D        In      -         9.577       -         
=================================================================================================
Total path delay (propagation time + setup) of 10.160 is 5.378(52.9%) logic and 4.782(47.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.104

    Number of logic level(s):                7
    Starting point:                          timestamp_0.TIMESTAMP[9] / Q
    Ending point:                            timestamp_0.TIMESTAMP[22] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[9]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[9]               Net        -        -       1.239     -           10        
timestamp_0.TIMESTAMP_RNINFFS[14]      NOR3C      C        In      -         2.036       -         
timestamp_0.TIMESTAMP_RNINFFS[14]      NOR3C      Y        Out     0.694     2.729       -         
TIMESTAMP_m6_0_a2_7_4                  Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNIV4BT[6]       NOR3C      C        In      -         2.962       -         
timestamp_0.TIMESTAMP_RNIV4BT[6]       NOR3C      Y        Out     0.694     3.656       -         
TIMESTAMP_m6_0_a2_7_6                  Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNII9R72[6]      NOR2B      A        In      -         3.889       -         
timestamp_0.TIMESTAMP_RNII9R72[6]      NOR2B      Y        Out     0.556     4.445       -         
TIMESTAMP_m6_0_a2_7                    Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNIL5SL2[15]     NOR2B      A        In      -         4.725       -         
timestamp_0.TIMESTAMP_RNIL5SL2[15]     NOR2B      Y        Out     0.556     5.282       -         
TIMESTAMP_c15_out                      Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNI14H24[15]     NOR2B      B        In      -         6.140       -         
timestamp_0.TIMESTAMP_RNI14H24[15]     NOR2B      Y        Out     0.679     6.818       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI7TJU4[20]     NOR2B      A        In      -         7.403       -         
timestamp_0.TIMESTAMP_RNI7TJU4[20]     NOR2B      Y        Out     0.556     7.959       -         
TIMESTAMP_c20                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[22]          AX1C       B        In      -         8.239       -         
timestamp_0.TIMESTAMP_RNO[22]          AX1C       Y        Out     1.049     9.288       -         
TIMESTAMP_n22                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[22]              DFN1C0     D        In      -         9.521       -         
===================================================================================================
Total path delay (propagation time + setup) of 10.104 is 6.164(61.0%) logic and 3.940(39.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: constant_sensor_data|next_byte_control_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                        Arrival          
Instance                         Reference                                                 Type       Pin     Net                Time        Slack
                                 Clock                                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]        constant_sensor_data|next_byte_control_inferred_clock     DFN1C0     Q       position[0]        0.797       5.108
read_buffer_0.position[1]        constant_sensor_data|next_byte_control_inferred_clock     DFN1C0     Q       position[1]        0.797       5.329
read_buffer_0.byte_out_cl[0]     constant_sensor_data|next_byte_control_inferred_clock     DFN1C0     Q       byte_out_cl[0]     0.797       6.591
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                                                         Required          
Instance                      Reference                                                 Type         Pin     Net                               Time         Slack
                              Clock                                                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     constant_sensor_data|next_byte_control_inferred_clock     DFN1C0       D       I_10                              9.417        5.108
read_buffer_0.byte_out[0]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.329
read_buffer_0.byte_out[1]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.329
read_buffer_0.byte_out[2]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.329
read_buffer_0.byte_out[3]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.329
read_buffer_0.byte_out[4]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[4]                     9.417        5.329
read_buffer_0.byte_out[5]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[5]                     9.417        5.329
read_buffer_0.byte_out[6]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.329
read_buffer_0.byte_out[7]     constant_sensor_data|next_byte_control_inferred_clock     DFN1E1C0     D       byte_out_6[7]                     9.417        5.329
read_buffer_0.position[0]     constant_sensor_data|next_byte_control_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.382
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.108

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            constant_sensor_data|next_byte_control_inferred_clock [rising] on pin CLK
    The end   point is clocked by            constant_sensor_data|next_byte_control_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.477     -           13        
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.274       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.830       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         3.063       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     4.076       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.309       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.892 is 2.949(60.3%) logic and 1.943(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_read_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                        Arrival           
Instance                                       Reference                                      Type       Pin     Net                                           Time        Slack 
                                               Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[0]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[0]      0.797       -0.694
read_address_traversal_0.current_count[1]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[1]      0.797       -0.502
read_address_traversal_0.current_count[2]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[2]      0.797       0.616 
read_address_traversal_0.current_count[12]     memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[12]     0.628       0.922 
read_address_traversal_0.current_count[4]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[4]      0.797       0.944 
read_address_traversal_0.current_count[3]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[3]      0.797       0.997 
read_address_traversal_0.current_count[15]     memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_COL_READ_OUT[2]      0.628       1.141 
read_address_traversal_0.current_count[11]     memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[11]     0.628       1.179 
read_address_traversal_0.current_count[6]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[6]      0.797       1.321 
read_address_traversal_0.current_count[9]      memory_controller|next_read_inferred_clock     DFN1C0     Q       read_address_traversal_0_ROW_READ_OUT[9]      0.628       1.921 
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                Required           
Instance                                       Reference                                      Type       Pin     Net                   Time         Slack 
                                               Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[11]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n11     9.417        -0.694
read_address_traversal_0.current_count[10]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n10     9.417        -0.173
read_address_traversal_0.current_count[9]      memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n9      9.417        0.242 
read_address_traversal_0.current_count[8]      memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n8      9.417        0.763 
read_address_traversal_0.current_count[23]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n23     9.417        0.922 
read_address_traversal_0.current_count[16]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n16     9.417        1.411 
read_address_traversal_0.current_count[22]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n22     9.417        1.443 
read_address_traversal_0.current_count[19]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n19     9.417        1.746 
read_address_traversal_0.current_count[20]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n20     9.417        1.746 
read_address_traversal_0.current_count[21]     memory_controller|next_read_inferred_clock     DFN1C0     D       current_count_n21     9.417        1.774 
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.111
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.694

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.current_count[0] / Q
    Ending point:                            read_address_traversal_0.current_count[11] / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[0]      DFN1C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_ROW_READ_OUT[0]       Net        -        -       0.927     -           5         
read_address_traversal_0.current_count_c1      NOR2B      B        In      -         1.724       -         
read_address_traversal_0.current_count_c1      NOR2B      Y        Out     0.679     2.403       -         
current_count_c1                               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c2      NOR2B      A        In      -         3.261       -         
read_address_traversal_0.current_count_c2      NOR2B      Y        Out     0.556     3.817       -         
current_count_c2                               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c5      NOR3C      B        In      -         4.676       -         
read_address_traversal_0.current_count_c5      NOR3C      Y        Out     0.656     5.332       -         
current_count_c5                               Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_c6      NOR2B      A        In      -         5.611       -         
read_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     6.168       -         
current_count_c6                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c7      NOR2B      A        In      -         6.752       -         
read_address_traversal_0.current_count_c7      NOR2B      Y        Out     0.556     7.309       -         
current_count_c7                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c9      NOR3C      B        In      -         7.893       -         
read_address_traversal_0.current_count_c9      NOR3C      Y        Out     0.656     8.549       -         
current_count_c9                               Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_n11     AX1C       B        In      -         8.829       -         
read_address_traversal_0.current_count_n11     AX1C       Y        Out     1.049     9.878       -         
current_count_n11                              Net        -        -       0.233     -           1         
read_address_traversal_0.current_count[11]     DFN1C0     D        In      -         10.111      -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.694 is 6.088(56.9%) logic and 4.605(43.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.919
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.502

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.current_count[1] / Q
    Ending point:                            read_address_traversal_0.current_count[11] / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[1]      DFN1C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_ROW_READ_OUT[1]       Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c1      NOR2B      A        In      -         1.655       -         
read_address_traversal_0.current_count_c1      NOR2B      Y        Out     0.556     2.212       -         
current_count_c1                               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c2      NOR2B      A        In      -         3.070       -         
read_address_traversal_0.current_count_c2      NOR2B      Y        Out     0.556     3.626       -         
current_count_c2                               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c5      NOR3C      B        In      -         4.484       -         
read_address_traversal_0.current_count_c5      NOR3C      Y        Out     0.656     5.140       -         
current_count_c5                               Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_c6      NOR2B      A        In      -         5.420       -         
read_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     5.976       -         
current_count_c6                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c7      NOR2B      A        In      -         6.561       -         
read_address_traversal_0.current_count_c7      NOR2B      Y        Out     0.556     7.117       -         
current_count_c7                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c9      NOR3C      B        In      -         7.702       -         
read_address_traversal_0.current_count_c9      NOR3C      Y        Out     0.656     8.358       -         
current_count_c9                               Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_n11     AX1C       B        In      -         8.637       -         
read_address_traversal_0.current_count_n11     AX1C       Y        Out     1.049     9.686       -         
current_count_n11                              Net        -        -       0.233     -           1         
read_address_traversal_0.current_count[11]     DFN1C0     D        In      -         9.919       -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.502 is 5.966(56.8%) logic and 4.536(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.590
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.173

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.current_count[0] / Q
    Ending point:                            read_address_traversal_0.current_count[10] / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[0]      DFN1C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_ROW_READ_OUT[0]       Net        -        -       0.927     -           5         
read_address_traversal_0.current_count_c1      NOR2B      B        In      -         1.724       -         
read_address_traversal_0.current_count_c1      NOR2B      Y        Out     0.679     2.403       -         
current_count_c1                               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c2      NOR2B      A        In      -         3.261       -         
read_address_traversal_0.current_count_c2      NOR2B      Y        Out     0.556     3.817       -         
current_count_c2                               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c5      NOR3C      B        In      -         4.676       -         
read_address_traversal_0.current_count_c5      NOR3C      Y        Out     0.656     5.332       -         
current_count_c5                               Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_c6      NOR2B      A        In      -         5.611       -         
read_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     6.168       -         
current_count_c6                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c7      NOR2B      A        In      -         6.752       -         
read_address_traversal_0.current_count_c7      NOR2B      Y        Out     0.556     7.309       -         
current_count_c7                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c9      NOR3C      B        In      -         7.893       -         
read_address_traversal_0.current_count_c9      NOR3C      Y        Out     0.656     8.549       -         
current_count_c9                               Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_n10     XOR2       A        In      -         8.829       -         
read_address_traversal_0.current_count_n10     XOR2       Y        Out     0.528     9.357       -         
current_count_n10                              Net        -        -       0.233     -           1         
read_address_traversal_0.current_count[10]     DFN1C0     D        In      -         9.590       -         
===========================================================================================================
Total path delay (propagation time + setup) of 10.173 is 5.568(54.7%) logic and 4.605(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.018

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.current_count[1] / Q
    Ending point:                            read_address_traversal_0.current_count[10] / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[1]      DFN1C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_ROW_READ_OUT[1]       Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c1      NOR2B      A        In      -         1.655       -         
read_address_traversal_0.current_count_c1      NOR2B      Y        Out     0.556     2.212       -         
current_count_c1                               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c2      NOR2B      A        In      -         3.070       -         
read_address_traversal_0.current_count_c2      NOR2B      Y        Out     0.556     3.626       -         
current_count_c2                               Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c5      NOR3C      B        In      -         4.484       -         
read_address_traversal_0.current_count_c5      NOR3C      Y        Out     0.656     5.140       -         
current_count_c5                               Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_c6      NOR2B      A        In      -         5.420       -         
read_address_traversal_0.current_count_c6      NOR2B      Y        Out     0.556     5.976       -         
current_count_c6                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c7      NOR2B      A        In      -         6.561       -         
read_address_traversal_0.current_count_c7      NOR2B      Y        Out     0.556     7.117       -         
current_count_c7                               Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c9      NOR3C      B        In      -         7.702       -         
read_address_traversal_0.current_count_c9      NOR3C      Y        Out     0.656     8.358       -         
current_count_c9                               Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_n10     XOR2       A        In      -         8.637       -         
read_address_traversal_0.current_count_n10     XOR2       Y        Out     0.528     9.166       -         
current_count_n10                              Net        -        -       0.233     -           1         
read_address_traversal_0.current_count[10]     DFN1C0     D        In      -         9.399       -         
===========================================================================================================
Total path delay (propagation time + setup) of 9.982 is 5.446(54.6%) logic and 4.536(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.175
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.242

    Number of logic level(s):                6
    Starting point:                          read_address_traversal_0.current_count[0] / Q
    Ending point:                            read_address_traversal_0.current_count[9] / D
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                          Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
read_address_traversal_0.current_count[0]     DFN1C0     Q        Out     0.797     0.797       -         
read_address_traversal_0_ROW_READ_OUT[0]      Net        -        -       0.927     -           5         
read_address_traversal_0.current_count_c1     NOR2B      B        In      -         1.724       -         
read_address_traversal_0.current_count_c1     NOR2B      Y        Out     0.679     2.403       -         
current_count_c1                              Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c2     NOR2B      A        In      -         3.261       -         
read_address_traversal_0.current_count_c2     NOR2B      Y        Out     0.556     3.817       -         
current_count_c2                              Net        -        -       0.858     -           4         
read_address_traversal_0.current_count_c5     NOR3C      B        In      -         4.676       -         
read_address_traversal_0.current_count_c5     NOR3C      Y        Out     0.656     5.332       -         
current_count_c5                              Net        -        -       0.280     -           2         
read_address_traversal_0.current_count_c6     NOR2B      A        In      -         5.611       -         
read_address_traversal_0.current_count_c6     NOR2B      Y        Out     0.556     6.168       -         
current_count_c6                              Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_c7     NOR2B      A        In      -         6.752       -         
read_address_traversal_0.current_count_c7     NOR2B      Y        Out     0.556     7.309       -         
current_count_c7                              Net        -        -       0.585     -           3         
read_address_traversal_0.current_count_n9     AX1C       B        In      -         7.893       -         
read_address_traversal_0.current_count_n9     AX1C       Y        Out     1.049     8.942       -         
current_count_n9                              Net        -        -       0.233     -           1         
read_address_traversal_0.current_count[9]     DFN1C0     D        In      -         9.175       -         
==========================================================================================================
Total path delay (propagation time + setup) of 9.758 is 5.432(55.7%) logic and 4.326(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_write_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                                           Arrival           
Instance                                        Reference                                       Type       Pin     Net                                             Time        Slack 
                                                Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[3]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[3]      0.797       -1.272
write_address_traversal_0.current_count[2]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[2]      0.797       -1.224
write_address_traversal_0.current_count[1]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[1]      0.797       -0.460
write_address_traversal_0.current_count[0]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[0]      0.628       -0.424
write_address_traversal_0.current_count[4]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[4]      0.797       0.039 
write_address_traversal_0.current_count[10]     memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[10]     0.797       0.200 
write_address_traversal_0.current_count[15]     memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_COL_WRITE_OUT[2]      0.797       0.568 
write_address_traversal_0.current_count[13]     memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_COL_WRITE_OUT[0]      0.628       0.647 
write_address_traversal_0.current_count[5]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[5]      0.797       0.913 
write_address_traversal_0.current_count[7]      memory_controller|next_write_inferred_clock     DFN1C0     Q       write_address_traversal_0_ROW_WRITE_OUT[7]      0.797       1.165 
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                                 Required           
Instance                                        Reference                                       Type       Pin     Net                   Time         Slack 
                                                Clock                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[23]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n23     9.417        -1.272
write_address_traversal_0.current_count[22]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n22     9.417        -0.903
write_address_traversal_0.current_count[12]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n12     9.417        -0.653
write_address_traversal_0.current_count[20]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n20     9.417        -0.599
write_address_traversal_0.current_count[21]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n21     9.417        -0.383
write_address_traversal_0.current_count[11]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n11     9.417        -0.132
write_address_traversal_0.current_count[19]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n19     9.417        -0.078
write_address_traversal_0.current_count[9]      memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n9      9.417        0.283 
write_address_traversal_0.current_count[10]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n10     9.417        0.283 
write_address_traversal_0.current_count[18]     memory_controller|next_write_inferred_clock     DFN1C0     D       current_count_n18     9.417        0.337 
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.689
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.272

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.current_count[3] / Q
    Ending point:                            write_address_traversal_0.current_count[23] / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[3]       DFN1C0     Q        Out     0.797     0.797       -         
write_address_traversal_0_ROW_WRITE_OUT[3]       Net        -        -       1.032     -           6         
write_address_traversal_0.current_count_c3_s     NOR2B      B        In      -         1.829       -         
write_address_traversal_0.current_count_c3_s     NOR2B      Y        Out     0.679     2.507       -         
current_count_c3_out                             Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c4_0     NOR2B      B        In      -         3.092       -         
write_address_traversal_0.current_count_c4_0     NOR2B      Y        Out     0.679     3.771       -         
current_count_c4_0                               Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c5       NOR3B      A        In      -         4.050       -         
write_address_traversal_0.current_count_c5       NOR3B      Y        Out     0.694     4.744       -         
current_count_c5                                 Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c6       NOR2B      A        In      -         5.024       -         
write_address_traversal_0.current_count_c6       NOR2B      Y        Out     0.556     5.580       -         
current_count_c6                                 Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c16      NOR3C      A        In      -         6.438       -         
write_address_traversal_0.current_count_c16      NOR3C      Y        Out     0.502     6.940       -         
current_count_c16                                Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c20      NOR3C      B        In      -         7.798       -         
write_address_traversal_0.current_count_c20      NOR3C      Y        Out     0.656     8.454       -         
current_count_c20                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c22      NOR3C      B        In      -         9.039       -         
write_address_traversal_0.current_count_c22      NOR3C      Y        Out     0.656     9.695       -         
current_count_c22                                Net        -        -       0.233     -           1         
write_address_traversal_0.current_count_n23      XOR2       A        In      -         9.928       -         
write_address_traversal_0.current_count_n23      XOR2       Y        Out     0.528     10.456      -         
current_count_n23                                Net        -        -       0.233     -           1         
write_address_traversal_0.current_count[23]      DFN1C0     D        In      -         10.689      -         
=============================================================================================================
Total path delay (propagation time + setup) of 11.272 is 6.329(56.1%) logic and 4.943(43.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.641
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.224

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.current_count[2] / Q
    Ending point:                            write_address_traversal_0.current_count[23] / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[2]       DFN1C0     Q        Out     0.797     0.797       -         
write_address_traversal_0_ROW_WRITE_OUT[2]       Net        -        -       1.106     -           7         
write_address_traversal_0.current_count_c3_s     NOR2B      A        In      -         1.903       -         
write_address_traversal_0.current_count_c3_s     NOR2B      Y        Out     0.556     2.460       -         
current_count_c3_out                             Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c4_0     NOR2B      B        In      -         3.044       -         
write_address_traversal_0.current_count_c4_0     NOR2B      Y        Out     0.679     3.723       -         
current_count_c4_0                               Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c5       NOR3B      A        In      -         4.003       -         
write_address_traversal_0.current_count_c5       NOR3B      Y        Out     0.694     4.696       -         
current_count_c5                                 Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c6       NOR2B      A        In      -         4.976       -         
write_address_traversal_0.current_count_c6       NOR2B      Y        Out     0.556     5.532       -         
current_count_c6                                 Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c16      NOR3C      A        In      -         6.390       -         
write_address_traversal_0.current_count_c16      NOR3C      Y        Out     0.502     6.892       -         
current_count_c16                                Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c20      NOR3C      B        In      -         7.750       -         
write_address_traversal_0.current_count_c20      NOR3C      Y        Out     0.656     8.406       -         
current_count_c20                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c22      NOR3C      B        In      -         8.991       -         
write_address_traversal_0.current_count_c22      NOR3C      Y        Out     0.656     9.647       -         
current_count_c22                                Net        -        -       0.233     -           1         
write_address_traversal_0.current_count_n23      XOR2       A        In      -         9.880       -         
write_address_traversal_0.current_count_n23      XOR2       Y        Out     0.528     10.408      -         
current_count_n23                                Net        -        -       0.233     -           1         
write_address_traversal_0.current_count[23]      DFN1C0     D        In      -         10.641      -         
=============================================================================================================
Total path delay (propagation time + setup) of 11.224 is 6.207(55.3%) logic and 5.017(44.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.321
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.904

    Number of logic level(s):                7
    Starting point:                          write_address_traversal_0.current_count[3] / Q
    Ending point:                            write_address_traversal_0.current_count[22] / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[3]       DFN1C0     Q        Out     0.797     0.797       -         
write_address_traversal_0_ROW_WRITE_OUT[3]       Net        -        -       1.032     -           6         
write_address_traversal_0.current_count_c3_s     NOR2B      B        In      -         1.829       -         
write_address_traversal_0.current_count_c3_s     NOR2B      Y        Out     0.679     2.507       -         
current_count_c3_out                             Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c4_0     NOR2B      B        In      -         3.092       -         
write_address_traversal_0.current_count_c4_0     NOR2B      Y        Out     0.679     3.771       -         
current_count_c4_0                               Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c5       NOR3B      A        In      -         4.050       -         
write_address_traversal_0.current_count_c5       NOR3B      Y        Out     0.694     4.744       -         
current_count_c5                                 Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c6       NOR2B      A        In      -         5.024       -         
write_address_traversal_0.current_count_c6       NOR2B      Y        Out     0.556     5.580       -         
current_count_c6                                 Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c16      NOR3C      A        In      -         6.438       -         
write_address_traversal_0.current_count_c16      NOR3C      Y        Out     0.502     6.940       -         
current_count_c16                                Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c20      NOR3C      B        In      -         7.798       -         
write_address_traversal_0.current_count_c20      NOR3C      Y        Out     0.656     8.454       -         
current_count_c20                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_n22      AX1C       B        In      -         9.039       -         
write_address_traversal_0.current_count_n22      AX1C       Y        Out     1.049     10.088      -         
current_count_n22                                Net        -        -       0.233     -           1         
write_address_traversal_0.current_count[22]      DFN1C0     D        In      -         10.321      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.904 is 6.194(56.8%) logic and 4.710(43.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.273
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.856

    Number of logic level(s):                7
    Starting point:                          write_address_traversal_0.current_count[2] / Q
    Ending point:                            write_address_traversal_0.current_count[22] / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[2]       DFN1C0     Q        Out     0.797     0.797       -         
write_address_traversal_0_ROW_WRITE_OUT[2]       Net        -        -       1.106     -           7         
write_address_traversal_0.current_count_c3_s     NOR2B      A        In      -         1.903       -         
write_address_traversal_0.current_count_c3_s     NOR2B      Y        Out     0.556     2.460       -         
current_count_c3_out                             Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c4_0     NOR2B      B        In      -         3.044       -         
write_address_traversal_0.current_count_c4_0     NOR2B      Y        Out     0.679     3.723       -         
current_count_c4_0                               Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c5       NOR3B      A        In      -         4.003       -         
write_address_traversal_0.current_count_c5       NOR3B      Y        Out     0.694     4.696       -         
current_count_c5                                 Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c6       NOR2B      A        In      -         4.976       -         
write_address_traversal_0.current_count_c6       NOR2B      Y        Out     0.556     5.532       -         
current_count_c6                                 Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c16      NOR3C      A        In      -         6.390       -         
write_address_traversal_0.current_count_c16      NOR3C      Y        Out     0.502     6.892       -         
current_count_c16                                Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c20      NOR3C      B        In      -         7.750       -         
write_address_traversal_0.current_count_c20      NOR3C      Y        Out     0.656     8.406       -         
current_count_c20                                Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_n22      AX1C       B        In      -         8.991       -         
write_address_traversal_0.current_count_n22      AX1C       Y        Out     1.049     10.040      -         
current_count_n22                                Net        -        -       0.233     -           1         
write_address_traversal_0.current_count[22]      DFN1C0     D        In      -         10.273      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.856 is 6.072(55.9%) logic and 4.784(44.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.070
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.653

    Number of logic level(s):                7
    Starting point:                          write_address_traversal_0.current_count[3] / Q
    Ending point:                            write_address_traversal_0.current_count[12] / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
write_address_traversal_0.current_count[3]       DFN1C0     Q        Out     0.797     0.797       -         
write_address_traversal_0_ROW_WRITE_OUT[3]       Net        -        -       1.032     -           6         
write_address_traversal_0.current_count_c3_s     NOR2B      B        In      -         1.829       -         
write_address_traversal_0.current_count_c3_s     NOR2B      Y        Out     0.679     2.507       -         
current_count_c3_out                             Net        -        -       0.585     -           3         
write_address_traversal_0.current_count_c4_0     NOR2B      B        In      -         3.092       -         
write_address_traversal_0.current_count_c4_0     NOR2B      Y        Out     0.679     3.771       -         
current_count_c4_0                               Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c5       NOR3B      A        In      -         4.050       -         
write_address_traversal_0.current_count_c5       NOR3B      Y        Out     0.694     4.744       -         
current_count_c5                                 Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_c6       NOR2B      A        In      -         5.024       -         
write_address_traversal_0.current_count_c6       NOR2B      Y        Out     0.556     5.580       -         
current_count_c6                                 Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c7       NOR2B      A        In      -         6.438       -         
write_address_traversal_0.current_count_c7       NOR2B      Y        Out     0.556     6.995       -         
current_count_c7                                 Net        -        -       0.858     -           4         
write_address_traversal_0.current_count_c10      NOR3C      B        In      -         7.853       -         
write_address_traversal_0.current_count_c10      NOR3C      Y        Out     0.656     8.509       -         
current_count_c10                                Net        -        -       0.280     -           2         
write_address_traversal_0.current_count_n12      AX1C       B        In      -         8.788       -         
write_address_traversal_0.current_count_n12      AX1C       Y        Out     1.049     9.837       -         
current_count_n12                                Net        -        -       0.233     -           1         
write_address_traversal_0.current_count[12]      DFN1C0     D        In      -         10.070      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.653 is 6.248(58.7%) logic and 4.405(41.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                             Arrival            
Instance                                 Reference                                    Type       Pin     Net                  Time        Slack  
                                         Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------
sdram_interface_0.write_counter[1]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0C0     Q       write_counter[1]     0.570       -17.169
sdram_interface_0.write_counter[2]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0C0     Q       write_counter[2]     0.570       -16.885
sdram_interface_0.write_counter_3[0]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0C0     Q       write_counter[0]     0.707       -16.692
sdram_interface_0.write_counter[3]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0C0     Q       write_counter[3]     0.707       -15.312
sdram_interface_0.read_counter[1]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0C0     Q       read_counter[1]      0.707       -13.317
sdram_interface_0.read_counter[3]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0C0     Q       read_counter[3]      0.707       -13.056
sdram_interface_0.init_counter[0]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0C0     Q       init_counter[0]      0.707       -12.725
sdram_interface_0.read_counter[0]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0C0     Q       read_counter[0]      0.707       -12.590
sdram_interface_0.init_counter[2]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0C0     Q       init_counter[2]      0.707       -12.527
sdram_interface_0.read_counter[2]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0C0     Q       read_counter[2]      0.707       -12.527
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                            Required            
Instance                               Reference                                    Type     Pin     Net                   Time         Slack  
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
sdram_interface_0.address_cl_3[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0     D       address_cl_238[0]     9.229        -17.169
sdram_interface_0.address_cl_4[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0     D       address_cl_239[0]     9.229        -17.169
sdram_interface_0.address_cl_5[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0     D       address_cl_234[0]     9.229        -17.169
sdram_interface_0.address_cl_6[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0     D       address_cl_236[0]     9.229        -17.169
sdram_interface_0.address_cl_7[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0     D       address_cl_232[0]     9.229        -17.169
sdram_interface_0.address_cl_8[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0     D       address_cl_237[0]     9.229        -17.169
sdram_interface_0.address_cl_9[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0     D       address_cl_231[0]     9.229        -17.169
sdram_interface_0.address_cl_10[0]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0     D       address_cl_235[0]     9.229        -17.169
sdram_interface_0.address_cl_11[0]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0     D       address_cl_233[0]     9.229        -17.169
sdram_interface_0.address[10]          reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN0     D       address_37[10]        9.229        -16.041
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      26.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.169

    Number of logic level(s):                19
    Starting point:                          sdram_interface_0.write_counter[1] / Q
    Ending point:                            sdram_interface_0.address_cl_3[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
sdram_interface_0.write_counter[1]                 DFN0C0     Q        Out     0.570     0.570       -         
write_counter[1]                                   Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIF64O[1]         OA1        C        In      -         0.849       -         
sdram_interface_0.write_counter_RNIF64O[1]         OA1        Y        Out     0.720     1.569       -         
write_counter_2[1]                                 Net        -        -       1.106     -           7         
sdram_interface_0.write_counter_RNIVD8G1[2]        NOR2       B        In      -         2.676       -         
sdram_interface_0.write_counter_RNIVD8G1[2]        NOR2       Y        Out     0.556     3.232       -         
cke7_1                                             Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIO20A2[3]        NOR2B      B        In      -         3.512       -         
sdram_interface_0.write_counter_RNIO20A2[3]        NOR2B      Y        Out     0.679     4.190       -         
cke7                                               Net        -        -       1.477     -           13        
sdram_interface_0.write_counter_3_RNIOT8Q2[0]      NOR2A      B        In      -         5.667       -         
sdram_interface_0.write_counter_3_RNIOT8Q2[0]      NOR2A      Y        Out     0.440     6.107       -         
write_counter_3[0]                                 Net        -        -       1.032     -           6         
sdram_interface_0.write_counter_RNIPSPQ5_0[3]      OA1        B        In      -         7.139       -         
sdram_interface_0.write_counter_RNIPSPQ5_0[3]      OA1        Y        Out     0.976     8.114       -         
cke19_1                                            Net        -        -       1.477     -           13        
sdram_interface_0.write_counter_RNI0GFTA[2]        MX2        S        In      -         9.591       -         
sdram_interface_0.write_counter_RNI0GFTA[2]        MX2        Y        Out     0.429     10.020      -         
un1_SDRAM_CS_1lto2                                 Net        -        -       0.858     -           4         
sdram_interface_0.write_counter_RNI2F37R_0[2]      NOR2A      A        In      -         10.878      -         
sdram_interface_0.write_counter_RNI2F37R_0[2]      NOR2A      Y        Out     0.679     11.556      -         
cke31_0                                            Net        -        -       1.210     -           9         
sdram_interface_0.write_counter_3_RNIR2JE81[0]     XOR2       B        In      -         12.766      -         
sdram_interface_0.write_counter_3_RNIR2JE81[0]     XOR2       Y        Out     1.013     13.779      -         
write_counter_0[0]                                 Net        -        -       0.233     -           1         
sdram_interface_0.write_counter_RNIVG9Q93[2]       XO1        B        In      -         14.012      -         
sdram_interface_0.write_counter_RNIVG9Q93[2]       XO1        Y        Out     0.891     14.903      -         
un1_SDRAM_CS_4_m_0                                 Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIB2UOH5[2]       OA1B       B        In      -         15.183      -         
sdram_interface_0.write_counter_RNIB2UOH5[2]       OA1B       Y        Out     0.791     15.974      -         
cke37                                              Net        -        -       1.575     -           16        
sdram_interface_0.address_cl_3_RNISTTCR8[0]        OA1B       C        In      -         17.549      -         
sdram_interface_0.address_cl_3_RNISTTCR8[0]        OA1B       Y        Out     0.568     18.117      -         
address_cl_67[0]                                   Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_3_RNI4QGUS8[0]        MX2        B        In      -         18.350      -         
sdram_interface_0.address_cl_3_RNI4QGUS8[0]        MX2        Y        Out     0.633     18.984      -         
address_cl_76[0]                                   Net        -        -       0.280     -           2         
sdram_interface_0.address_cl_3_RNIIRMOI9[0]        NOR2B      B        In      -         19.263      -         
sdram_interface_0.address_cl_3_RNIIRMOI9[0]        NOR2B      Y        Out     0.558     19.822      -         
address_cl_113[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.cke83_m3_RNIITDO5B               OA1B       B        In      -         20.055      -         
sdram_interface_0.cke83_m3_RNIITDO5B               OA1B       Y        Out     1.064     21.119      -         
address_cl_128[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.cke83_m3_RNIGJS0BE               OA1B       B        In      -         21.352      -         
sdram_interface_0.cke83_m3_RNIGJS0BE               OA1B       Y        Out     1.064     22.416      -         
address_cl_154[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_3_RNIRA769N[0]        MX2        B        In      -         22.649      -         
sdram_interface_0.address_cl_3_RNIRA769N[0]        MX2        Y        Out     0.633     23.282      -         
address_cl_170[0]                                  Net        -        -       0.280     -           2         
sdram_interface_0.address_cl_3_RNO_1[0]            NOR2B      A        In      -         23.562      -         
sdram_interface_0.address_cl_3_RNO_1[0]            NOR2B      Y        Out     0.528     24.090      -         
address_cl_188[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_3_RNO_0[0]            OA1        B        In      -         24.323      -         
sdram_interface_0.address_cl_3_RNO_0[0]            OA1        Y        Out     0.976     25.299      -         
address_cl_218[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_3_RNO[0]              MX2        B        In      -         25.532      -         
sdram_interface_0.address_cl_3_RNO[0]              MX2        Y        Out     0.633     26.166      -         
address_cl_238[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_3[0]                  DFN0       D        In      -         26.399      -         
===============================================================================================================
Total path delay (propagation time + setup) of 27.169 is 15.172(55.8%) logic and 11.998(44.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      26.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.169

    Number of logic level(s):                19
    Starting point:                          sdram_interface_0.write_counter[1] / Q
    Ending point:                            sdram_interface_0.address_cl_8[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
sdram_interface_0.write_counter[1]                 DFN0C0     Q        Out     0.570     0.570       -         
write_counter[1]                                   Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIF64O[1]         OA1        C        In      -         0.849       -         
sdram_interface_0.write_counter_RNIF64O[1]         OA1        Y        Out     0.720     1.569       -         
write_counter_2[1]                                 Net        -        -       1.106     -           7         
sdram_interface_0.write_counter_RNIVD8G1[2]        NOR2       B        In      -         2.676       -         
sdram_interface_0.write_counter_RNIVD8G1[2]        NOR2       Y        Out     0.556     3.232       -         
cke7_1                                             Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIO20A2[3]        NOR2B      B        In      -         3.512       -         
sdram_interface_0.write_counter_RNIO20A2[3]        NOR2B      Y        Out     0.679     4.190       -         
cke7                                               Net        -        -       1.477     -           13        
sdram_interface_0.write_counter_3_RNIOT8Q2[0]      NOR2A      B        In      -         5.667       -         
sdram_interface_0.write_counter_3_RNIOT8Q2[0]      NOR2A      Y        Out     0.440     6.107       -         
write_counter_3[0]                                 Net        -        -       1.032     -           6         
sdram_interface_0.write_counter_RNIPSPQ5_0[3]      OA1        B        In      -         7.139       -         
sdram_interface_0.write_counter_RNIPSPQ5_0[3]      OA1        Y        Out     0.976     8.114       -         
cke19_1                                            Net        -        -       1.477     -           13        
sdram_interface_0.write_counter_RNI0GFTA[2]        MX2        S        In      -         9.591       -         
sdram_interface_0.write_counter_RNI0GFTA[2]        MX2        Y        Out     0.429     10.020      -         
un1_SDRAM_CS_1lto2                                 Net        -        -       0.858     -           4         
sdram_interface_0.write_counter_RNI2F37R_0[2]      NOR2A      A        In      -         10.878      -         
sdram_interface_0.write_counter_RNI2F37R_0[2]      NOR2A      Y        Out     0.679     11.556      -         
cke31_0                                            Net        -        -       1.210     -           9         
sdram_interface_0.write_counter_3_RNIR2JE81[0]     XOR2       B        In      -         12.766      -         
sdram_interface_0.write_counter_3_RNIR2JE81[0]     XOR2       Y        Out     1.013     13.779      -         
write_counter_0[0]                                 Net        -        -       0.233     -           1         
sdram_interface_0.write_counter_RNIVG9Q93[2]       XO1        B        In      -         14.012      -         
sdram_interface_0.write_counter_RNIVG9Q93[2]       XO1        Y        Out     0.891     14.903      -         
un1_SDRAM_CS_4_m_0                                 Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIB2UOH5[2]       OA1B       B        In      -         15.183      -         
sdram_interface_0.write_counter_RNIB2UOH5[2]       OA1B       Y        Out     0.791     15.974      -         
cke37                                              Net        -        -       1.575     -           16        
sdram_interface_0.address_cl_8_RNI1DDIR8[0]        OA1B       C        In      -         17.549      -         
sdram_interface_0.address_cl_8_RNI1DDIR8[0]        OA1B       Y        Out     0.568     18.117      -         
address_cl_73[0]                                   Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_8_RNIEOF9T8[0]        MX2        B        In      -         18.350      -         
sdram_interface_0.address_cl_8_RNIEOF9T8[0]        MX2        Y        Out     0.633     18.984      -         
address_cl_79[0]                                   Net        -        -       0.280     -           2         
sdram_interface_0.address_cl_8_RNISPL3J9[0]        NOR2B      B        In      -         19.263      -         
sdram_interface_0.address_cl_8_RNISPL3J9[0]        NOR2B      Y        Out     0.558     19.822      -         
address_cl_110[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.cke83_m3_RNISRC36B               OA1B       B        In      -         20.055      -         
sdram_interface_0.cke83_m3_RNISRC36B               OA1B       Y        Out     1.064     21.119      -         
address_cl_129[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.cke83_m3_RNIQHRBBE               OA1B       B        In      -         21.352      -         
sdram_interface_0.cke83_m3_RNIQHRBBE               OA1B       Y        Out     1.064     22.416      -         
address_cl_157[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_8_RNIF75S9N[0]        MX2        B        In      -         22.649      -         
sdram_interface_0.address_cl_8_RNIF75S9N[0]        MX2        Y        Out     0.633     23.282      -         
address_cl_173[0]                                  Net        -        -       0.280     -           2         
sdram_interface_0.address_cl_8_RNO_1[0]            NOR2B      A        In      -         23.562      -         
sdram_interface_0.address_cl_8_RNO_1[0]            NOR2B      Y        Out     0.528     24.090      -         
address_cl_181[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_8_RNO_0[0]            OA1        B        In      -         24.323      -         
sdram_interface_0.address_cl_8_RNO_0[0]            OA1        Y        Out     0.976     25.299      -         
address_cl_220[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_8_RNO[0]              MX2        B        In      -         25.532      -         
sdram_interface_0.address_cl_8_RNO[0]              MX2        Y        Out     0.633     26.166      -         
address_cl_237[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_8[0]                  DFN0       D        In      -         26.399      -         
===============================================================================================================
Total path delay (propagation time + setup) of 27.169 is 15.172(55.8%) logic and 11.998(44.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      26.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.169

    Number of logic level(s):                19
    Starting point:                          sdram_interface_0.write_counter[1] / Q
    Ending point:                            sdram_interface_0.address_cl_11[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
sdram_interface_0.write_counter[1]                 DFN0C0     Q        Out     0.570     0.570       -         
write_counter[1]                                   Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIF64O[1]         OA1        C        In      -         0.849       -         
sdram_interface_0.write_counter_RNIF64O[1]         OA1        Y        Out     0.720     1.569       -         
write_counter_2[1]                                 Net        -        -       1.106     -           7         
sdram_interface_0.write_counter_RNIVD8G1[2]        NOR2       B        In      -         2.676       -         
sdram_interface_0.write_counter_RNIVD8G1[2]        NOR2       Y        Out     0.556     3.232       -         
cke7_1                                             Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIO20A2[3]        NOR2B      B        In      -         3.512       -         
sdram_interface_0.write_counter_RNIO20A2[3]        NOR2B      Y        Out     0.679     4.190       -         
cke7                                               Net        -        -       1.477     -           13        
sdram_interface_0.write_counter_3_RNIOT8Q2[0]      NOR2A      B        In      -         5.667       -         
sdram_interface_0.write_counter_3_RNIOT8Q2[0]      NOR2A      Y        Out     0.440     6.107       -         
write_counter_3[0]                                 Net        -        -       1.032     -           6         
sdram_interface_0.write_counter_RNIPSPQ5_0[3]      OA1        B        In      -         7.139       -         
sdram_interface_0.write_counter_RNIPSPQ5_0[3]      OA1        Y        Out     0.976     8.114       -         
cke19_1                                            Net        -        -       1.477     -           13        
sdram_interface_0.write_counter_RNI0GFTA[2]        MX2        S        In      -         9.591       -         
sdram_interface_0.write_counter_RNI0GFTA[2]        MX2        Y        Out     0.429     10.020      -         
un1_SDRAM_CS_1lto2                                 Net        -        -       0.858     -           4         
sdram_interface_0.write_counter_RNI2F37R_0[2]      NOR2A      A        In      -         10.878      -         
sdram_interface_0.write_counter_RNI2F37R_0[2]      NOR2A      Y        Out     0.679     11.556      -         
cke31_0                                            Net        -        -       1.210     -           9         
sdram_interface_0.write_counter_3_RNIR2JE81[0]     XOR2       B        In      -         12.766      -         
sdram_interface_0.write_counter_3_RNIR2JE81[0]     XOR2       Y        Out     1.013     13.779      -         
write_counter_0[0]                                 Net        -        -       0.233     -           1         
sdram_interface_0.write_counter_RNIVG9Q93[2]       XO1        B        In      -         14.012      -         
sdram_interface_0.write_counter_RNIVG9Q93[2]       XO1        Y        Out     0.891     14.903      -         
un1_SDRAM_CS_4_m_0                                 Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIB2UOH5[2]       OA1B       B        In      -         15.183      -         
sdram_interface_0.write_counter_RNIB2UOH5[2]       OA1B       Y        Out     0.791     15.974      -         
cke37                                              Net        -        -       1.575     -           16        
sdram_interface_0.address_cl_11_RNIBK17R8[0]       OA1B       C        In      -         17.549      -         
sdram_interface_0.address_cl_11_RNIBK17R8[0]       OA1B       Y        Out     0.568     18.117      -         
address_cl_70[0]                                   Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_11_RNI27OIS8[0]       MX2        B        In      -         18.350      -         
sdram_interface_0.address_cl_11_RNI27OIS8[0]       MX2        Y        Out     0.633     18.984      -         
address_cl_75[0]                                   Net        -        -       0.280     -           2         
sdram_interface_0.address_cl_11_RNIG8UCI9[0]       NOR2B      B        In      -         19.263      -         
sdram_interface_0.address_cl_11_RNIG8UCI9[0]       NOR2B      Y        Out     0.558     19.822      -         
address_cl_109[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.cke83_m3_RNIGALC5B               OA1B       B        In      -         20.055      -         
sdram_interface_0.cke83_m3_RNIGALC5B               OA1B       Y        Out     1.064     21.119      -         
address_cl_132[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.cke83_m3_RNIE04LAE               OA1B       B        In      -         21.352      -         
sdram_interface_0.cke83_m3_RNIE04LAE               OA1B       Y        Out     1.064     22.416      -         
address_cl_160[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_11_RNIN4ME8N[0]       MX2        B        In      -         22.649      -         
sdram_interface_0.address_cl_11_RNIN4ME8N[0]       MX2        Y        Out     0.633     23.282      -         
address_cl_166[0]                                  Net        -        -       0.280     -           2         
sdram_interface_0.address_cl_11_RNO_1[0]           NOR2B      A        In      -         23.562      -         
sdram_interface_0.address_cl_11_RNO_1[0]           NOR2B      Y        Out     0.528     24.090      -         
address_cl_184[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_11_RNO_0[0]           OA1        B        In      -         24.323      -         
sdram_interface_0.address_cl_11_RNO_0[0]           OA1        Y        Out     0.976     25.299      -         
address_cl_222[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_11_RNO[0]             MX2        B        In      -         25.532      -         
sdram_interface_0.address_cl_11_RNO[0]             MX2        Y        Out     0.633     26.166      -         
address_cl_233[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_11[0]                 DFN0       D        In      -         26.399      -         
===============================================================================================================
Total path delay (propagation time + setup) of 27.169 is 15.172(55.8%) logic and 11.998(44.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      26.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.169

    Number of logic level(s):                19
    Starting point:                          sdram_interface_0.write_counter[1] / Q
    Ending point:                            sdram_interface_0.address_cl_6[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
sdram_interface_0.write_counter[1]                 DFN0C0     Q        Out     0.570     0.570       -         
write_counter[1]                                   Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIF64O[1]         OA1        C        In      -         0.849       -         
sdram_interface_0.write_counter_RNIF64O[1]         OA1        Y        Out     0.720     1.569       -         
write_counter_2[1]                                 Net        -        -       1.106     -           7         
sdram_interface_0.write_counter_RNIVD8G1[2]        NOR2       B        In      -         2.676       -         
sdram_interface_0.write_counter_RNIVD8G1[2]        NOR2       Y        Out     0.556     3.232       -         
cke7_1                                             Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIO20A2[3]        NOR2B      B        In      -         3.512       -         
sdram_interface_0.write_counter_RNIO20A2[3]        NOR2B      Y        Out     0.679     4.190       -         
cke7                                               Net        -        -       1.477     -           13        
sdram_interface_0.write_counter_3_RNIOT8Q2[0]      NOR2A      B        In      -         5.667       -         
sdram_interface_0.write_counter_3_RNIOT8Q2[0]      NOR2A      Y        Out     0.440     6.107       -         
write_counter_3[0]                                 Net        -        -       1.032     -           6         
sdram_interface_0.write_counter_RNIPSPQ5_0[3]      OA1        B        In      -         7.139       -         
sdram_interface_0.write_counter_RNIPSPQ5_0[3]      OA1        Y        Out     0.976     8.114       -         
cke19_1                                            Net        -        -       1.477     -           13        
sdram_interface_0.write_counter_RNI0GFTA[2]        MX2        S        In      -         9.591       -         
sdram_interface_0.write_counter_RNI0GFTA[2]        MX2        Y        Out     0.429     10.020      -         
un1_SDRAM_CS_1lto2                                 Net        -        -       0.858     -           4         
sdram_interface_0.write_counter_RNI2F37R_0[2]      NOR2A      A        In      -         10.878      -         
sdram_interface_0.write_counter_RNI2F37R_0[2]      NOR2A      Y        Out     0.679     11.556      -         
cke31_0                                            Net        -        -       1.210     -           9         
sdram_interface_0.write_counter_3_RNIR2JE81[0]     XOR2       B        In      -         12.766      -         
sdram_interface_0.write_counter_3_RNIR2JE81[0]     XOR2       Y        Out     1.013     13.779      -         
write_counter_0[0]                                 Net        -        -       0.233     -           1         
sdram_interface_0.write_counter_RNIVG9Q93[2]       XO1        B        In      -         14.012      -         
sdram_interface_0.write_counter_RNIVG9Q93[2]       XO1        Y        Out     0.891     14.903      -         
un1_SDRAM_CS_4_m_0                                 Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIB2UOH5[2]       OA1B       B        In      -         15.183      -         
sdram_interface_0.write_counter_RNIB2UOH5[2]       OA1B       Y        Out     0.791     15.974      -         
cke37                                              Net        -        -       1.575     -           16        
sdram_interface_0.address_cl_6_RNIV67GR8[0]        OA1B       C        In      -         17.549      -         
sdram_interface_0.address_cl_6_RNIV67GR8[0]        OA1B       Y        Out     0.568     18.117      -         
address_cl_66[0]                                   Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_6_RNIAC35T8[0]        MX2        B        In      -         18.350      -         
sdram_interface_0.address_cl_6_RNIAC35T8[0]        MX2        Y        Out     0.633     18.984      -         
address_cl_82[0]                                   Net        -        -       0.280     -           2         
sdram_interface_0.address_cl_6_RNIOD9VI9[0]        NOR2B      B        In      -         19.263      -         
sdram_interface_0.address_cl_6_RNIOD9VI9[0]        NOR2B      Y        Out     0.558     19.822      -         
address_cl_112[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.cke83_m3_RNIOF0V5B               OA1B       B        In      -         20.055      -         
sdram_interface_0.cke83_m3_RNIOF0V5B               OA1B       Y        Out     1.064     21.119      -         
address_cl_130[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.cke83_m3_RNIM5F7BE               OA1B       B        In      -         21.352      -         
sdram_interface_0.cke83_m3_RNIM5F7BE               OA1B       Y        Out     1.064     22.416      -         
address_cl_155[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_6_RNI7FCJ9N[0]        MX2        B        In      -         22.649      -         
sdram_interface_0.address_cl_6_RNI7FCJ9N[0]        MX2        Y        Out     0.633     23.282      -         
address_cl_167[0]                                  Net        -        -       0.280     -           2         
sdram_interface_0.address_cl_6_RNO_1[0]            NOR2B      A        In      -         23.562      -         
sdram_interface_0.address_cl_6_RNO_1[0]            NOR2B      Y        Out     0.528     24.090      -         
address_cl_182[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_6_RNO_0[0]            OA1        B        In      -         24.323      -         
sdram_interface_0.address_cl_6_RNO_0[0]            OA1        Y        Out     0.976     25.299      -         
address_cl_219[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_6_RNO[0]              MX2        B        In      -         25.532      -         
sdram_interface_0.address_cl_6_RNO[0]              MX2        Y        Out     0.633     26.166      -         
address_cl_236[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_6[0]                  DFN0       D        In      -         26.399      -         
===============================================================================================================
Total path delay (propagation time + setup) of 27.169 is 15.172(55.8%) logic and 11.998(44.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      26.399
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.169

    Number of logic level(s):                19
    Starting point:                          sdram_interface_0.write_counter[1] / Q
    Ending point:                            sdram_interface_0.address_cl_9[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [falling] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
sdram_interface_0.write_counter[1]                 DFN0C0     Q        Out     0.570     0.570       -         
write_counter[1]                                   Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIF64O[1]         OA1        C        In      -         0.849       -         
sdram_interface_0.write_counter_RNIF64O[1]         OA1        Y        Out     0.720     1.569       -         
write_counter_2[1]                                 Net        -        -       1.106     -           7         
sdram_interface_0.write_counter_RNIVD8G1[2]        NOR2       B        In      -         2.676       -         
sdram_interface_0.write_counter_RNIVD8G1[2]        NOR2       Y        Out     0.556     3.232       -         
cke7_1                                             Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIO20A2[3]        NOR2B      B        In      -         3.512       -         
sdram_interface_0.write_counter_RNIO20A2[3]        NOR2B      Y        Out     0.679     4.190       -         
cke7                                               Net        -        -       1.477     -           13        
sdram_interface_0.write_counter_3_RNIOT8Q2[0]      NOR2A      B        In      -         5.667       -         
sdram_interface_0.write_counter_3_RNIOT8Q2[0]      NOR2A      Y        Out     0.440     6.107       -         
write_counter_3[0]                                 Net        -        -       1.032     -           6         
sdram_interface_0.write_counter_RNIPSPQ5_0[3]      OA1        B        In      -         7.139       -         
sdram_interface_0.write_counter_RNIPSPQ5_0[3]      OA1        Y        Out     0.976     8.114       -         
cke19_1                                            Net        -        -       1.477     -           13        
sdram_interface_0.write_counter_RNI0GFTA[2]        MX2        S        In      -         9.591       -         
sdram_interface_0.write_counter_RNI0GFTA[2]        MX2        Y        Out     0.429     10.020      -         
un1_SDRAM_CS_1lto2                                 Net        -        -       0.858     -           4         
sdram_interface_0.write_counter_RNI2F37R_0[2]      NOR2A      A        In      -         10.878      -         
sdram_interface_0.write_counter_RNI2F37R_0[2]      NOR2A      Y        Out     0.679     11.556      -         
cke31_0                                            Net        -        -       1.210     -           9         
sdram_interface_0.write_counter_3_RNIR2JE81[0]     XOR2       B        In      -         12.766      -         
sdram_interface_0.write_counter_3_RNIR2JE81[0]     XOR2       Y        Out     1.013     13.779      -         
write_counter_0[0]                                 Net        -        -       0.233     -           1         
sdram_interface_0.write_counter_RNIVG9Q93[2]       XO1        B        In      -         14.012      -         
sdram_interface_0.write_counter_RNIVG9Q93[2]       XO1        Y        Out     0.891     14.903      -         
un1_SDRAM_CS_4_m_0                                 Net        -        -       0.280     -           2         
sdram_interface_0.write_counter_RNIB2UOH5[2]       OA1B       B        In      -         15.183      -         
sdram_interface_0.write_counter_RNIB2UOH5[2]       OA1B       Y        Out     0.791     15.974      -         
cke37                                              Net        -        -       1.575     -           16        
sdram_interface_0.address_cl_9_RNI2GG3R8[0]        OA1B       C        In      -         17.549      -         
sdram_interface_0.address_cl_9_RNI2GG3R8[0]        OA1B       Y        Out     0.568     18.117      -         
address_cl_63[0]                                   Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_9_RNIGULBS8[0]        MX2        B        In      -         18.350      -         
sdram_interface_0.address_cl_9_RNIGULBS8[0]        MX2        Y        Out     0.633     18.984      -         
address_cl_80[0]                                   Net        -        -       0.280     -           2         
sdram_interface_0.address_cl_9_RNIUVR5I9[0]        NOR2B      B        In      -         19.263      -         
sdram_interface_0.address_cl_9_RNIUVR5I9[0]        NOR2B      Y        Out     0.558     19.822      -         
address_cl_107[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.cke83_m3_RNIU1J55B               OA1B       B        In      -         20.055      -         
sdram_interface_0.cke83_m3_RNIU1J55B               OA1B       Y        Out     1.064     21.119      -         
address_cl_127[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.cke83_m3_RNISN1EAE               OA1B       B        In      -         21.352      -         
sdram_interface_0.cke83_m3_RNISN1EAE               OA1B       Y        Out     1.064     22.416      -         
address_cl_159[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_9_RNIJJH08N[0]        MX2        B        In      -         22.649      -         
sdram_interface_0.address_cl_9_RNIJJH08N[0]        MX2        Y        Out     0.633     23.282      -         
address_cl_169[0]                                  Net        -        -       0.280     -           2         
sdram_interface_0.address_cl_9_RNO_1[0]            NOR2B      A        In      -         23.562      -         
sdram_interface_0.address_cl_9_RNO_1[0]            NOR2B      Y        Out     0.528     24.090      -         
address_cl_183[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_9_RNO_0[0]            OA1        B        In      -         24.323      -         
sdram_interface_0.address_cl_9_RNO_0[0]            OA1        Y        Out     0.976     25.299      -         
address_cl_221[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_9_RNO[0]              MX2        B        In      -         25.532      -         
sdram_interface_0.address_cl_9_RNO[0]              MX2        Y        Out     0.633     26.166      -         
address_cl_231[0]                                  Net        -        -       0.233     -           1         
sdram_interface_0.address_cl_9[0]                  DFN0       D        In      -         26.399      -         
===============================================================================================================
Total path delay (propagation time + setup) of 27.169 is 15.172(55.8%) logic and 11.998(44.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 133MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 133MB peak: 138MB)

--------------------------------------------------------------------------------
Target Part: A3PE3000L_FBGA484_STD
Report for cell memory_test.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    34      1.0       34.0
              AND3    60      1.0       60.0
               AO1    29      1.0       29.0
              AO1A    16      1.0       16.0
              AO1B     7      1.0        7.0
              AO1C     1      1.0        1.0
              AO1D     4      1.0        4.0
              AOI1     6      1.0        6.0
             AOI1B    15      1.0       15.0
               AX1     4      1.0        4.0
              AX1A     1      1.0        1.0
              AX1B     1      1.0        1.0
              AX1C    38      1.0       38.0
              AX1E     1      1.0        1.0
              AXO6     1      1.0        1.0
            CLKINT     5      0.0        0.0
               GND    11      0.0        0.0
               INV     5      1.0        5.0
               MX2   102      1.0      102.0
              MX2A     3      1.0        3.0
              MX2B     2      1.0        2.0
              MX2C    10      1.0       10.0
              NOR2    40      1.0       40.0
             NOR2A    59      1.0       59.0
             NOR2B   166      1.0      166.0
              NOR3     4      1.0        4.0
             NOR3A    29      1.0       29.0
             NOR3B    35      1.0       35.0
             NOR3C    66      1.0       66.0
               OA1    36      1.0       36.0
              OA1A    13      1.0       13.0
              OA1B    46      1.0       46.0
              OA1C     7      1.0        7.0
              OAI1     6      1.0        6.0
               OR2    44      1.0       44.0
              OR2A     9      1.0        9.0
              OR2B     7      1.0        7.0
               OR3    11      1.0       11.0
              OR3A     2      1.0        2.0
              OR3C     2      1.0        2.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    11      0.0        0.0
               XA1     5      1.0        5.0
              XA1A     1      1.0        1.0
              XA1B     1      1.0        1.0
              XA1C     6      1.0        6.0
             XAI1A     1      1.0        1.0
             XNOR2     2      1.0        2.0
             XNOR3     2      1.0        2.0
               XO1    11      1.0       11.0
              XOR2   139      1.0      139.0
              XOR3     1      1.0        1.0


              DFN0    27      1.0       27.0
            DFN0C0    17      1.0       17.0
          DFN0E0C0     8      1.0        8.0
            DFN0E1    41      1.0       41.0
            DFN0P0     1      1.0        1.0
            DFN1C0   114      1.0      114.0
          DFN1E0C0     3      1.0        3.0
            DFN1E1    57      1.0       57.0
          DFN1E1C0    19      1.0       19.0
            DFN1P0     4      1.0        4.0
                   -----          ----------
             TOTAL  1411              1382.0


  IO Cell usage:
              cell count
             BIBUF    16
             INBUF     2
            OUTBUF    10
           TRIBUFF    21
                   -----
             TOTAL    49


Core Cells         : 1382 of 75264 (2%)
IO Cells           : 49

  RAM/ROM Usage Summary
Block Rams : 0 of 112 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 51MB peak: 138MB)

Process took 0h:00m:12s realtime, 0h:00m:10s cputime
# Wed Mar 02 22:44:00 2016

###########################################################]
