#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HL6DT46
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Oct 13 10:59:34 2022
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Constraint check end.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[0]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[5]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[6]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[7]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[10]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[11]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[12]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[27]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[28]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[29]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[32]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[33]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[34]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[35]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[36]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[9]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[17]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[18]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[19]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[20]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[21]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[22]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[23]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[25]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[31]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[37]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[40]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[41]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[42]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[43]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[44]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[45]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[46]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[47]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[48]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[49]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[51]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[52]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[55]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[56]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[57]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[58]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[59]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_div' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Start pre-mapping.
I: Removed bmsSUB inst N60 that is redundant to N29
I: Removed bmsSUB inst N225 that is redundant to N192
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'state_cnt_fsm[3:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v(line number:255)] The user initial state for regs on FSM state_cnt_fsm[3:0] is 0001 and be encoded 000001.
I: Encoding table of FSM 'state_cnt_fsm[3:0]':
I: from  u_ddr3_top/u_rw_ctrl_128bit/state_cnt[3] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[2] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[1] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[0]
I: to  u_ddr3_top/u_rw_ctrl_128bit/state_cnt_5 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_4 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_3 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_2 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_1 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_0
I: 0001 => 000001
I: 0010 => 000010
I: 0011 => 000100
I: 0100 => 001000
I: 0101 => 010000
I: 0110 => 100000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number:55)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number:77)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number:374)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 01.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
I: 00 => 01
I: 10 => 10
I: Encoding type of FSM 'ddrphy_update_type_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number:398)] The user initial state for regs on FSM ddrphy_update_type_fsm[1:0] is 10 and be encoded 100.
I: Encoding table of FSM 'ddrphy_update_type_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val_h[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val_l[1:0] at 1 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.163s wall, 0.141s user + 0.016s system = 0.156s CPU (96.0%)

Start mod-gen.
W: Public-4008: Instance 'u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wr_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rd_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsSUB inst u_ddr3_top/u_rw_ctrl_128bit/N192 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N29
I: Removed bmsSUB inst u_ddr3_top/u_rw_ctrl_128bit/N184 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N21
I: Removed bmsWIDEMUX inst u_ddr3_top/u_rw_ctrl_128bit/N1027 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N527
I: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awlen[7:0] that is redundant to u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0]
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0] at 7 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.395s wall, 0.406s user + 0.000s system = 0.406s CPU (102.8%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[4] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[5] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[6] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[7] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[8] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[9] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/rd_cnt[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/rd_cnt_d0[27:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 15 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.437s wall, 0.422s user + 0.016s system = 0.438s CPU (100.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[9] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.094s wall, 0.094s user + 0.000s system = 0.094s CPU (99.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.391s wall, 0.359s user + 0.031s system = 0.391s CPU (100.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.126s wall, 0.125s user + 0.000s system = 0.125s CPU (99.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.305s wall, 0.297s user + 0.000s system = 0.297s CPU (97.5%)

W: Unable to honor max fanout constraint for gtp_inv driven net pll_rst_1
W: Unable to honor max fanout constraint for gtp_inv driven net pll_rst_1

Cell Usage:
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF_C                   275 uses
GTP_DFF_CE                  300 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                    6 uses
GTP_DLL                       2 uses
GTP_DRM18K                   16 uses
GTP_GRS                       1 use
GTP_INV                      53 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                      6 uses
GTP_LUT2                    110 uses
GTP_LUT3                     90 uses
GTP_LUT4                     61 uses
GTP_LUT5                    158 uses
GTP_LUT5CARRY               378 uses
GTP_LUT5M                     5 uses
GTP_OSERDES                  46 uses
GTP_PLL_E1                    1 use
GTP_ROM128X1                 30 uses
GTP_ROM32X1                   5 uses
GTP_ROM64X1                   6 uses

I/O ports: 55
GTP_INBUF                   2 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 945 of 17536 (5.39%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 945
Total Registers: 590 of 26304 (2.24%)
Total Latches: 0

DRM18K:
Total DRM18K = 16.0 of 48 (33.33%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 58 of 240 (24.17%)


Overview of Control Sets:

Number of unique control sets : 40

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 9        | 0                 9
  [4, 6)      | 5        | 0                 5
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 5        | 0                 5
  [10, 12)    | 5        | 0                 5
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 2        | 0                 2
  [16, Inf)   | 10       | 0                 10
--------------------------------------------------------------
  The maximum fanout: 78
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                284
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                306
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ddr3_rw_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ddr3_rw_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_error' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Thu Oct 13 10:59:39 2022
Action synthesize: Peak memory pool usage is 273 MB
