Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 21 14:35:30 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hexcalc_timing_summary_routed.rpt -pb hexcalc_timing_summary_routed.pb -rpx hexcalc_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcalc
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (21)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (21)
-------------------------------
 There are 21 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.399        0.000                      0                   21        0.042        0.000                      0                   21        9.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
sys_clk_pin              {0.000 41.660}     83.330          12.000          
  clk_50MHz_clk_wiz_0_1  {0.000 10.000}     19.999          50.002          
  clkfbout_clk_wiz_0_1   {0.000 41.665}     83.330          12.000          
sysclk                   {0.000 41.666}     83.333          12.000          
  clk_50MHz_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0     {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               16.670        0.000                       0                     1  
  clk_50MHz_clk_wiz_0_1       16.415        0.000                      0                   21        0.305        0.000                      0                   21        9.500        0.000                       0                    23  
  clkfbout_clk_wiz_0_1                                                                                                                                                    16.670        0.000                       0                     3  
sysclk                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_50MHz_clk_wiz_0         16.400        0.000                      0                   21        0.305        0.000                      0                   21        9.500        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                      16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_wiz_0    clk_50MHz_clk_wiz_0_1       16.399        0.000                      0                   21        0.042        0.000                      0                   21  
clk_50MHz_clk_wiz_0_1  clk_50MHz_clk_wiz_0         16.400        0.000                      0                   21        0.042        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.415ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.990ns (28.735%)  route 2.455ns (71.265%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.565    -0.928    clk_50MHz
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.728     0.318    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.414 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.727     2.141    sm_clk_BUFG
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.517 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.517    cnt_reg[20]_i_1_n_7
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.603    19.071    
                         clock uncertainty           -0.248    18.823    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)        0.109    18.932    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         18.932    
                         arrival time                          -2.517    
  -------------------------------------------------------------------
                         slack                                 16.415    

Slack (MET) :             17.104ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 1.849ns (67.640%)  route 0.885ns (32.360%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.804 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.804    cnt_reg[16]_i_1_n_6
    SLICE_X38Y43         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.248    18.798    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.907    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                 17.104    

Slack (MET) :             17.112ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.841ns (67.545%)  route 0.885ns (32.455%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.796 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    cnt_reg[16]_i_1_n_4
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.248    18.798    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.907    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 17.112    

Slack (MET) :             17.188ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.765ns (66.614%)  route 0.885ns (33.386%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.720 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.720    cnt_reg[16]_i_1_n_5
    SLICE_X38Y43         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.248    18.798    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.907    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                 17.188    

Slack (MET) :             17.208ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 1.745ns (66.360%)  route 0.885ns (33.640%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.700 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.700    cnt_reg[16]_i_1_n_7
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.248    18.798    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.907    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 17.208    

Slack (MET) :             17.220ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.732ns (66.193%)  route 0.885ns (33.807%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.687 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.687    cnt_reg[12]_i_1_n_6
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.248    18.797    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.906    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                 17.220    

Slack (MET) :             17.228ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 1.724ns (66.089%)  route 0.885ns (33.911%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.679 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.679    cnt_reg[12]_i_1_n_4
    SLICE_X38Y42         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.248    18.797    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.906    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 17.228    

Slack (MET) :             17.304ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.648ns (65.071%)  route 0.885ns (34.929%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.603 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.603    cnt_reg[12]_i_1_n_5
    SLICE_X38Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.248    18.797    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.906    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 17.304    

Slack (MET) :             17.324ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 1.628ns (64.793%)  route 0.885ns (35.207%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.583 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.583    cnt_reg[12]_i_1_n_7
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.248    18.797    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.906    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 17.324    

Slack (MET) :             17.337ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.615ns (64.610%)  route 0.885ns (35.390%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.570 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.570    cnt_reg[8]_i_1_n_6
    SLICE_X38Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.248    18.797    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.109    18.906    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                 17.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.273ns (62.118%)  route 0.166ns (37.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.601    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  cnt_reg[19]/Q
                         net (fo=1, routed)           0.166    -0.270    cnt_reg_n_0_[19]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.161 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.161    cnt_reg[16]_i_1_n_4
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.839    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134    -0.467    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.276    cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    cnt[0]_i_2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.161    cnt_reg[0]_i_1_n_7
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.469    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.266    cnt_reg_n_0_[3]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.157 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.157    cnt_reg[0]_i_1_n_4
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.469    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.173    -0.265    cnt_reg_n_0_[11]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.156 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    cnt_reg[8]_i_1_n_4
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.468    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[12]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    cnt_reg[12]_i_1_n_7
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.468    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[4]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    cnt_reg[4]_i_1_n_7
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.468    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.279ns (61.796%)  route 0.172ns (38.204%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.601    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.172    -0.264    cnt_reg_n_0_[16]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.149 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    cnt_reg[16]_i_1_n_7
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.839    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134    -0.467    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.273ns (58.435%)  route 0.194ns (41.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.194    -0.244    cnt_reg_n_0_[7]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.135 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    cnt_reg[4]_i_1_n_4
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.468    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.276    cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    cnt[0]_i_2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.126 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.126    cnt_reg[0]_i_1_n_6
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.469    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[12]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.117 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.117    cnt_reg[12]_i_1_n_6
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.468    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y1    hexcalc_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.999      18.750     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X38Y39     cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X38Y41     cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X38Y41     cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X38Y42     cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X38Y42     cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X38Y42     cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X38Y42     cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X38Y43     cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y39     cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y39     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y42     cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y42     cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y42     cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y42     cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y43     cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y43     cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y43     cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y43     cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y44     cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y39     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y39     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    hexcalc_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.400ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.990ns (28.735%)  route 2.455ns (71.265%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.565    -0.928    clk_50MHz
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.728     0.318    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.414 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.727     2.141    sm_clk_BUFG
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.517 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.517    cnt_reg[20]_i_1_n_7
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.603    19.072    
                         clock uncertainty           -0.264    18.809    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)        0.109    18.918    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -2.517    
  -------------------------------------------------------------------
                         slack                                 16.400    

Slack (MET) :             17.089ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 1.849ns (67.640%)  route 0.885ns (32.360%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.804 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.804    cnt_reg[16]_i_1_n_6
    SLICE_X38Y43         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.578    19.047    
                         clock uncertainty           -0.264    18.784    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.893    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                 17.089    

Slack (MET) :             17.097ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.841ns (67.545%)  route 0.885ns (32.455%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.796 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    cnt_reg[16]_i_1_n_4
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.578    19.047    
                         clock uncertainty           -0.264    18.784    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.893    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 17.097    

Slack (MET) :             17.173ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.765ns (66.614%)  route 0.885ns (33.386%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.720 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.720    cnt_reg[16]_i_1_n_5
    SLICE_X38Y43         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.578    19.047    
                         clock uncertainty           -0.264    18.784    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.893    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                 17.173    

Slack (MET) :             17.193ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 1.745ns (66.360%)  route 0.885ns (33.640%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.700 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.700    cnt_reg[16]_i_1_n_7
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.578    19.047    
                         clock uncertainty           -0.264    18.784    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.893    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 17.193    

Slack (MET) :             17.205ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.732ns (66.193%)  route 0.885ns (33.807%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.687 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.687    cnt_reg[12]_i_1_n_6
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                 17.205    

Slack (MET) :             17.213ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 1.724ns (66.089%)  route 0.885ns (33.911%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.679 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.679    cnt_reg[12]_i_1_n_4
    SLICE_X38Y42         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 17.213    

Slack (MET) :             17.289ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.648ns (65.071%)  route 0.885ns (34.929%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.603 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.603    cnt_reg[12]_i_1_n_5
    SLICE_X38Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 17.289    

Slack (MET) :             17.309ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 1.628ns (64.793%)  route 0.885ns (35.207%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.583 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.583    cnt_reg[12]_i_1_n_7
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 17.309    

Slack (MET) :             17.322ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.615ns (64.610%)  route 0.885ns (35.390%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.570 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.570    cnt_reg[8]_i_1_n_6
    SLICE_X38Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                 17.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.273ns (62.118%)  route 0.166ns (37.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.601    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  cnt_reg[19]/Q
                         net (fo=1, routed)           0.166    -0.270    cnt_reg_n_0_[19]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.161 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.161    cnt_reg[16]_i_1_n_4
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.839    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134    -0.467    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.276    cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    cnt[0]_i_2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.161    cnt_reg[0]_i_1_n_7
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.469    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.266    cnt_reg_n_0_[3]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.157 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.157    cnt_reg[0]_i_1_n_4
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.469    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.173    -0.265    cnt_reg_n_0_[11]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.156 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    cnt_reg[8]_i_1_n_4
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.468    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[12]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    cnt_reg[12]_i_1_n_7
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.468    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[4]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    cnt_reg[4]_i_1_n_7
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.468    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.279ns (61.796%)  route 0.172ns (38.204%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.601    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.172    -0.264    cnt_reg_n_0_[16]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.149 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    cnt_reg[16]_i_1_n_7
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.839    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134    -0.467    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.273ns (58.435%)  route 0.194ns (41.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.194    -0.244    cnt_reg_n_0_[7]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.135 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    cnt_reg[4]_i_1_n_4
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.468    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.276    cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    cnt[0]_i_2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.126 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.126    cnt_reg[0]_i_1_n_6
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.469    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[12]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.117 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.117    cnt_reg[12]_i_1_n_6
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.468    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    hexcalc_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y39     cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y41     cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y41     cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y42     cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y42     cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y42     cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y42     cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y43     cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y39     cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y39     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y42     cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y42     cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y42     cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y42     cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y43     cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y43     cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y43     cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y43     cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y44     cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y39     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y39     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y41     cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    hexcalc_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.399ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.990ns (28.735%)  route 2.455ns (71.265%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.565    -0.928    clk_50MHz
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.728     0.318    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.414 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.727     2.141    sm_clk_BUFG
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.517 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.517    cnt_reg[20]_i_1_n_7
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.603    19.071    
                         clock uncertainty           -0.264    18.808    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)        0.109    18.917    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -2.517    
  -------------------------------------------------------------------
                         slack                                 16.399    

Slack (MET) :             17.088ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 1.849ns (67.640%)  route 0.885ns (32.360%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.804 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.804    cnt_reg[16]_i_1_n_6
    SLICE_X38Y43         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                 17.088    

Slack (MET) :             17.096ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.841ns (67.545%)  route 0.885ns (32.455%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.796 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    cnt_reg[16]_i_1_n_4
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 17.096    

Slack (MET) :             17.172ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.765ns (66.614%)  route 0.885ns (33.386%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.720 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.720    cnt_reg[16]_i_1_n_5
    SLICE_X38Y43         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                 17.172    

Slack (MET) :             17.192ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 1.745ns (66.360%)  route 0.885ns (33.640%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.700 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.700    cnt_reg[16]_i_1_n_7
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 17.192    

Slack (MET) :             17.204ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.732ns (66.193%)  route 0.885ns (33.807%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.687 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.687    cnt_reg[12]_i_1_n_6
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.891    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                 17.204    

Slack (MET) :             17.212ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 1.724ns (66.089%)  route 0.885ns (33.911%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.679 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.679    cnt_reg[12]_i_1_n_4
    SLICE_X38Y42         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.891    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 17.212    

Slack (MET) :             17.288ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.648ns (65.071%)  route 0.885ns (34.929%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.603 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.603    cnt_reg[12]_i_1_n_5
    SLICE_X38Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.891    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 17.288    

Slack (MET) :             17.308ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 1.628ns (64.793%)  route 0.885ns (35.207%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.583 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.583    cnt_reg[12]_i_1_n_7
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.891    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 17.308    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.615ns (64.610%)  route 0.885ns (35.390%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.570 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.570    cnt_reg[8]_i_1_n_6
    SLICE_X38Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.109    18.891    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                 17.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.273ns (62.118%)  route 0.166ns (37.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.601    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  cnt_reg[19]/Q
                         net (fo=1, routed)           0.166    -0.270    cnt_reg_n_0_[19]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.161 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.161    cnt_reg[16]_i_1_n_4
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.839    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.264    -0.337    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134    -0.203    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.276    cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    cnt[0]_i_2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.161    cnt_reg[0]_i_1_n_7
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.205    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.173    -0.265    cnt_reg_n_0_[11]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.156 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    cnt_reg[8]_i_1_n_4
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.264    -0.338    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.204    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.266    cnt_reg_n_0_[3]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.157 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.157    cnt_reg[0]_i_1_n_4
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.205    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[12]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    cnt_reg[12]_i_1_n_7
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.264    -0.338    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.204    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[4]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    cnt_reg[4]_i_1_n_7
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.264    -0.338    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.204    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.279ns (61.796%)  route 0.172ns (38.204%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.601    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.172    -0.264    cnt_reg_n_0_[16]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.149 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    cnt_reg[16]_i_1_n_7
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.839    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.264    -0.337    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134    -0.203    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.273ns (58.435%)  route 0.194ns (41.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.194    -0.244    cnt_reg_n_0_[7]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.135 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    cnt_reg[4]_i_1_n_4
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.264    -0.338    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.204    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.276    cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    cnt[0]_i_2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.126 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.126    cnt_reg[0]_i_1_n_6
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.205    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[12]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.117 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.117    cnt_reg[12]_i_1_n_6
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.264    -0.338    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.204    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.400ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.990ns (28.735%)  route 2.455ns (71.265%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.565    -0.928    clk_50MHz
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.728     0.318    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.414 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.727     2.141    sm_clk_BUFG
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     2.517 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.517    cnt_reg[20]_i_1_n_7
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y44         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.603    19.072    
                         clock uncertainty           -0.264    18.809    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)        0.109    18.918    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -2.517    
  -------------------------------------------------------------------
                         slack                                 16.400    

Slack (MET) :             17.089ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 1.849ns (67.640%)  route 0.885ns (32.360%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.804 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.804    cnt_reg[16]_i_1_n_6
    SLICE_X38Y43         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.578    19.047    
                         clock uncertainty           -0.264    18.784    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.893    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                 17.089    

Slack (MET) :             17.097ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 1.841ns (67.545%)  route 0.885ns (32.455%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.796 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    cnt_reg[16]_i_1_n_4
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.578    19.047    
                         clock uncertainty           -0.264    18.784    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.893    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 17.097    

Slack (MET) :             17.173ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.765ns (66.614%)  route 0.885ns (33.386%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.720 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.720    cnt_reg[16]_i_1_n_5
    SLICE_X38Y43         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.578    19.047    
                         clock uncertainty           -0.264    18.784    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.893    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                          -1.720    
  -------------------------------------------------------------------
                         slack                                 17.173    

Slack (MET) :             17.193ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 1.745ns (66.360%)  route 0.885ns (33.640%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 18.469 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.481 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.481    cnt_reg[12]_i_1_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.700 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.700    cnt_reg[16]_i_1_n_7
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.445    18.469    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.578    19.047    
                         clock uncertainty           -0.264    18.784    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.109    18.893    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 17.193    

Slack (MET) :             17.205ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.732ns (66.193%)  route 0.885ns (33.807%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.687 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.687    cnt_reg[12]_i_1_n_6
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                 17.205    

Slack (MET) :             17.213ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 1.724ns (66.089%)  route 0.885ns (33.911%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.679 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.679    cnt_reg[12]_i_1_n_4
    SLICE_X38Y42         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 17.213    

Slack (MET) :             17.289ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.648ns (65.071%)  route 0.885ns (34.929%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.603 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.603    cnt_reg[12]_i_1_n_5
    SLICE_X38Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                 17.289    

Slack (MET) :             17.309ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 1.628ns (64.793%)  route 0.885ns (35.207%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.364 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.364    cnt_reg[8]_i_1_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.583 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.583    cnt_reg[12]_i_1_n_7
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 17.309    

Slack (MET) :             17.322ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.615ns (64.610%)  route 0.885ns (35.390%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.563    -0.930    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.885     0.473    cnt_reg_n_0_[1]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.130 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.130    cnt_reg[0]_i_1_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.247 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.247    cnt_reg[4]_i_1_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.570 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.570    cnt_reg[8]_i_1_n_6
    SLICE_X38Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.109    18.892    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                 17.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.273ns (62.118%)  route 0.166ns (37.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.601    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  cnt_reg[19]/Q
                         net (fo=1, routed)           0.166    -0.270    cnt_reg_n_0_[19]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.161 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.161    cnt_reg[16]_i_1_n_4
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.839    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.264    -0.337    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134    -0.203    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.276    cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    cnt[0]_i_2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.161    cnt_reg[0]_i_1_n_7
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.205    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.173    -0.265    cnt_reg_n_0_[11]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.156 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    cnt_reg[8]_i_1_n_4
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y41         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.264    -0.338    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.134    -0.204    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.173    -0.266    cnt_reg_n_0_[3]
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.157 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.157    cnt_reg[0]_i_1_n_4
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.205    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[12]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    cnt_reg[12]_i_1_n_7
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.264    -0.338    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.204    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[4]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.152 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    cnt_reg[4]_i_1_n_7
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.264    -0.338    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.204    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.279ns (61.796%)  route 0.172ns (38.204%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.601    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.172    -0.264    cnt_reg_n_0_[16]
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.149 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    cnt_reg[16]_i_1_n_7
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.839    clk_50MHz
    SLICE_X38Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.264    -0.337    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.134    -0.203    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.273ns (58.435%)  route 0.194ns (41.565%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.194    -0.244    cnt_reg_n_0_[7]
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.135 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.135    cnt_reg[4]_i_1_n_4
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y40         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.264    -0.338    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.134    -0.204    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.276    cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    cnt[0]_i_2_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.126 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.126    cnt_reg[0]_i_1_n_6
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X38Y39         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.134    -0.205    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.562    -0.602    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.267    cnt_reg_n_0_[12]
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    -0.117 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.117    cnt_reg[12]_i_1_n_6
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.831    -0.840    clk_50MHz
    SLICE_X38Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.264    -0.338    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134    -0.204    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.087    





