srcnn_mac_muladd_9ns_7ns_9ns_13_4_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_4ns_9ns_17_4_1
srcnn_ama_addmuladd_7ns_7ns_7ns_11s_13_4_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_64_6_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_3ns_9ns_18_4_1
srcnn_precompute_conv12_halo_c1_vec_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_5_3_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_8ns_8ns_16_1_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_patch_RAM_AUTO_1R1W
srcnn_conv2_buf_RAM_AUTO_1R1W
load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2
load_patch_tile
precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3
conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1
conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2
conv2_single_from_c1
precompute_conv12_halo
conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6
conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8
conv3_from_precomputed_conv2
srcnn
