

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Fri Jan  3 02:39:25 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab6_2_3
* Solution:       solution1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.900|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   14|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         3|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.90>
ST_1 : Operation 6 [2/2] (9.90ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %d, i32 4) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:8]   --->   Operation 6 'readreq' 'p_rd_req' <Predicate = true> <Delay = 9.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 2 <SV = 1> <Delay = 9.90>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %d) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %d, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:4]   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (9.90ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %d, i32 4) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:8]   --->   Operation 10 'readreq' 'p_rd_req' <Predicate = true> <Delay = 9.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_2 : Operation 11 [1/1] (1.66ns)   --->   "br label %1" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:7]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 9.90>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %burstWrDataBB ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (1.18ns)   --->   "%icmp_ln7 = icmp eq i3 %i_0, -4" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:7]   --->   Operation 13 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (1.68ns)   --->   "%i = add i3 %i_0, 1" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:7]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %3, label %2" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:7]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (9.90ns)   --->   "%d_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %d) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:8]   --->   Operation 17 'read' 'd_read' <Predicate = (!icmp_ln7)> <Delay = 9.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 18 [1/1] (1.18ns)   --->   "%icmp_ln9 = icmp eq i3 %i_0, 0" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:9]   --->   Operation 18 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:12]   --->   Operation 19 'ret' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%acc_load = load i32* @acc, align 4" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:8]   --->   Operation 20 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (2.70ns)   --->   "%add_ln8 = add nsw i32 %d_read, %acc_load" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:8]   --->   Operation 21 'add' 'add_ln8' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "store i32 %add_ln8, i32* @acc, align 4" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:8]   --->   Operation 22 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %burstWrReqBB, label %burstWrDataBB" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:9]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 9.90>
ST_5 : Operation 24 [1/1] (9.90ns)   --->   "%p_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %d, i32 4) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:8]   --->   Operation 24 'writereq' 'p_wr_req' <Predicate = (icmp_ln9)> <Delay = 9.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "br label %burstWrDataBB"   --->   Operation 25 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (9.90ns)   --->   "call void @_ssdm_op_Write.ap_bus.i32P(i32* %d, i32 %add_ln8) nounwind" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:9]   --->   Operation 26 'write' <Predicate = true> <Delay = 9.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [../../../../Desktop/SPBGPU_Mag/Antonov/lab_6/lab6_z2_3/lab6_23main.c:7]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ acc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000]
specinterface_ln4 (specinterface    ) [ 000000]
p_rd_req          (readreq          ) [ 000000]
br_ln7            (br               ) [ 001111]
i_0               (phi              ) [ 000100]
icmp_ln7          (icmp             ) [ 000111]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 001111]
br_ln7            (br               ) [ 000000]
d_read            (read             ) [ 000010]
icmp_ln9          (icmp             ) [ 000011]
ret_ln12          (ret              ) [ 000000]
acc_load          (load             ) [ 000000]
add_ln8           (add              ) [ 000001]
store_ln8         (store            ) [ 000000]
br_ln9            (br               ) [ 000000]
p_wr_req          (writereq         ) [ 000000]
br_ln0            (br               ) [ 000000]
write_ln9         (write            ) [ 000000]
br_ln7            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="foo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="grp_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="p_rd_req/1 p_wr_req/5 write_ln9/5 "/>
</bind>
</comp>

<comp id="46" class="1004" name="d_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/3 "/>
</bind>
</comp>

<comp id="54" class="1005" name="i_0_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="3" slack="1"/>
<pin id="56" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_0_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="3" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="icmp_ln7_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="3" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="icmp_ln9_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="acc_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="add_ln8_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln8_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/4 "/>
</bind>
</comp>

<comp id="101" class="1005" name="i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="106" class="1005" name="d_read_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_read "/>
</bind>
</comp>

<comp id="111" class="1005" name="icmp_ln9_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="115" class="1005" name="add_ln8_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="52"><net_src comp="34" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="53"><net_src comp="36" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="57"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="58" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="58" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="58" pin="4"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="83" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="87" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="71" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="109"><net_src comp="46" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="114"><net_src comp="77" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="87" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="38" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d | {5 }
	Port: acc | {4 }
 - Input state : 
	Port: foo : d | {1 2 3 }
	Port: foo : acc | {4 }
  - Chain level:
	State 1
	State 2
	State 3
		icmp_ln7 : 1
		i : 1
		br_ln7 : 2
		icmp_ln9 : 1
	State 4
		add_ln8 : 1
		store_ln8 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |      i_fu_71      |    0    |    12   |
|          |   add_ln8_fu_87   |    0    |    39   |
|----------|-------------------|---------|---------|
|   icmp   |   icmp_ln7_fu_65  |    0    |    9    |
|          |   icmp_ln9_fu_77  |    0    |    9    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_38  |    0    |    0    |
|----------|-------------------|---------|---------|
|   read   | d_read_read_fu_46 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    69   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| add_ln8_reg_115|   32   |
| d_read_reg_106 |   32   |
|   i_0_reg_54   |    3   |
|    i_reg_101   |    3   |
|icmp_ln9_reg_111|    1   |
+----------------+--------+
|      Total     |   71   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_38 |  p0  |   3  |   1  |    3   |
| grp_write_fu_38 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   67   || 3.37275 ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   69   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   71   |   78   |
+-----------+--------+--------+--------+
