==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7k160tfbg484-2'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'fir.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-501] Unrolling loop 'Shift_Accum_Loop' (fir.c:66) in function 'fir' completely.
@I [XFORM-101] Partitioning array 'shift_reg'  in dimension 1 completely.
@I [XFORM-11] Balancing expressions in function 'fir' (fir.c:49)...10 expression(s) balanced.
@I [HLS-111] Elapsed time: 16.842 seconds; current memory usage: 69.5 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'fir' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.628 seconds; current memory usage: 71.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.281 seconds; current memory usage: 71.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fir' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'fir/c' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'fir/x' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'shift_reg_9' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_8' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_7' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_6' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_5' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_4' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_3' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_2' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_1' is power-on initialization.
@W [RTGEN-101] Register 'shift_reg_0' is power-on initialization.
@I [RTGEN-100] Generating core module 'fir_mul_32s_32s_32_3': 11 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'fir'.
@I [HLS-111] Elapsed time: 0.303 seconds; current memory usage: 71.1 MB.
@I [RTMG-282] Generating pipelined core: 'fir_mul_32s_32s_32_3_Mul3S_0'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'fir'.
@I [WVHDL-304] Generating RTL VHDL for 'fir'.
@I [WVLOG-307] Generating RTL Verilog for 'fir'.
@I [HLS-112] Total elapsed time: 19.765 seconds; peak memory usage: 71.2 MB.
@I [LIC-101] Checked in feature [HLS]
