#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 30 22:05:02 2021
# Process ID: 18160
# Current directory: D:/ham
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18004 D:\ham\hamming.xpr
# Log file: D:/ham/vivado.log
# Journal file: D:/ham\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ham/hamming.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 922.309 ; gain = 333.633
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [D:/ham/hamming.srcs/sim_1/new/testbench.v:24]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [D:/ham/hamming.srcs/sim_1/new/testbench.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 26 for port 'data_in' [D:/ham/hamming.srcs/sim_1/new/testbench.v:18]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'hamming_in' [D:/ham/hamming.srcs/sim_1/new/testbench.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/ham/hamming.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  2 18:33:20 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 922.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First test
No error detected in 11011011
Data out: 1011xxxxxxxxxxxxxxxxxxxxxx
Input data zzzzzzzzzzzzzzzzzzzzzz0111
Encoded: xxxzxzzzxzzzzzzzxzzzzzzzzzzz0111
First test failed
Second test
Input data zzzzzzzzzzzzzzzzzzzzzz0011
Encoded: xxxzxzzzxzzzzzzzxzzzzzzzzzzz0011
No error detected in 11000011
Data out: 0011xxxxxxxxxxxxxxxxxxxxxx
Second test failed
Third test
Input data zzzzzzzzzzzzzzzzzzzzzz0010
Encoded: xxxzxzzzxzzzzzzzxzzzzzzzzzzz0010
No error detected in 10101010
Data out: 0010xxxxxxxxxxxxxxxxxxxxxx
Third test failed
Fourth test
No error detected in 00100011
Data out: 0011xxxxxxxxxxxxxxxxxxxxxx
Fifth test
No error detected in 00100001
Data out: 0001xxxxxxxxxxxxxxxxxxxxxx
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 922.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 922.309 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [D:/ham/hamming.srcs/sim_1/new/testbench.v:24]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [D:/ham/hamming.srcs/sim_1/new/testbench.v:25]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 26 for port 'data_in' [D:/ham/hamming.srcs/sim_1/new/testbench.v:18]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'hamming_in' [D:/ham/hamming.srcs/sim_1/new/testbench.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First test
No error detected in zzzzzzzzzzzzzzzzzzzzzzzz11011011
Data out: zzzzzzzzzzzzzzzzzz11011011
Input data zzzzzzzzzzzzzzzzzzzzzz0111
Encoded: xxxzxzzzxzzzzzzzxzzzzzzzzzzz0111
First test failed
Second test
Input data zzzzzzzzzzzzzzzzzzzzzz0011
Encoded: xxxzxzzzxzzzzzzzxzzzzzzzzzzz0011
No error detected in zzzzzzzzzzzzzzzzzzzzzzzz11000011
Data out: zzzzzzzzzzzzzzzzzz11000011
Second test failed
Third test
Input data zzzzzzzzzzzzzzzzzzzzzz0010
Encoded: xxxzxzzzxzzzzzzzxzzzzzzzzzzz0010
No error detected in zzzzzzzzzzzzzzzzzzzzzzzz10101010
Data out: zzzzzzzzzzzzzzzzzz10101010
Third test failed
Fourth test
No error detected in zzzzzzzzzzzzzzzzzzzzzzzz00100011
Data out: zzzzzzzzzzzzzzzzzz00100011
Fifth test
No error detected in zzzzzzzzzzzzzzzzzzzzzzzz00100001
Data out: zzzzzzzzzzzzzzzzzz00100001
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 54
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 922.309 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 922.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [D:/ham/hamming.srcs/sim_1/new/testbench.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [D:/ham/hamming.srcs/sim_1/new/testbench.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First test
Double error detected in 00000000000000000000000011011011
Input data 00000000000000000000000111
Encoded: 00001000100000001000000000000111
First test failed
Second test
No error detected in 00000000000000000000000011000011
Data out: 00000000000000000011000011
Input data 00000000000000000000000011
Encoded: 11000000000000000000000000000011
Second test failed
Third test
No error detected in 00000000000000000000000010101010
Data out: 00000000000000000010101010
Input data 00000000000000000000000010
Encoded: 10101000100000001000000000000010
Third test failed
Fourth test
Single error detected on position: 27, in 00000000000000000000000000100011
Corrected: 00000000000000000000000000110011
Data out: 00000000000000000000100011
Fifth test
Double error detected in 00000000000000000000000000100001
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 922.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First test
Double error detected in 10011000101010111001010111011011
Input data 10011000101010111001010111
Encoded: 00011001010001011010111001010111
First test failed
Second test
No error detected in 00000000000000000000000011000011
Data out: 00000000000000000011000011
Input data 00000000000000000000000011
Encoded: 11000000000000000000000000000011
Second test failed
Third test
No error detected in 00000000000000000000000010101010
Data out: 00000000000000000010101010
Input data 00000000000000000000000010
Encoded: 10101000100000001000000000000010
Third test failed
Fourth test
Single error detected on position: 27, in 00000000000000000000000000100011
Corrected: 00000000000000000000000000110011
Data out: 00000000000000000000100011
Fifth test
Double error detected in 00000000000000000000000000100001
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 922.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First test
Double error detected in 10011000101010111001010111011011
Input data 10011000101010111001010111
Encoded: 00011001010001011010111001010111
First test failed
Second test
No error detected in 00000000000000000000000011000011
Data out: 00000000000000000011000011
Input data 00000000000000000000000011
Encoded: 11000000000000000000000000000011
Second test failed
Third test
No error detected in 00000000000000000000000010101010
Data out: 00000000000000000010101010
Input data 00000000000000000000000010
Encoded: 10101000100000001000000000000010
Third test failed
Fourth test
Single error detected on position: 27, in 00000000000000000000000000100011
Corrected: 00000000000000000000000000110011
Data out: 00000000000000000000100011
Fifth test
Double error detected in 00000000000000000000000000100001
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 922.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First test
Double error detected in 10011000101010111001010111011011
Input data 10011000101010111001010111
Encoded: 00011001010001011010111001010111
First test failed
Second test
No error detected in 00000000000000000000000011000011
Data out: 00000000000000000011000011
Input data 00000000000000000000000011
Encoded: 11000000000000000000000000000011
Second test failed
Third test
No error detected in 00000000000000000000000010101010
Data out: 00000000000000000010101010
Input data 00000000000000000000000010
Encoded: 10101000100000001000000000000010
Third test failed
Fourth test
Single error detected on position: 27, in 00000000000000000000000000100011
Corrected: 00000000000000000000000000110011
Data out: 00000000000000000000100011
Fifth test
Double error detected in 00000000000000000000000000100001
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 922.309 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First test
Double error detected in 10011000101010111001010111011011
Input data 10011000101010111001010111
Encoded: 00011001010001011010111001010111
First test failed
Second test
No error detected in 00000000000000000000000011000011
Data out: 00000000000000000011000011
Input data 00000000000000000000000011
Encoded: 11000000000000000000000000000011
Second test failed
Third test
No error detected in 00000000000000000000000010101010
Data out: 00000000000000000010101010
Input data 00000000000000000000000010
Encoded: 10101000100000001000000000000010
Third test failed
Fourth test
Single error detected on position: 27, in 00000000000000000000000000100011
Corrected: 00000000000000000000000000110011
Data out: 00000000000000000000100011
Fifth test
Double error detected in 00000000000000000000000000100001
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 922.309 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
First test
Double error detected in 10011000101010111001010111011011
Input data 10011000101010111001010111
Encoded: 00011001010001011010111001010111
First test failed
Second test
No error detected in 00000000000000000000000011000011
Data out: 00000000000000000011000011
Input data 00000000000000000000000011
Encoded: 11000000000000000000000000000011
Second test failed
Third test
No error detected in 00000000000000000000000010101010
Data out: 00000000000000000010101010
Input data 00000000000000000000000010
Encoded: 10101000100000001000000000000010
Third test failed
Fourth test
Single error detected on position: 27, in 00000000000000000000000000100011
Corrected: 00000000000000000000000000110011
Data out: 00000000000000000000100011
Fifth test
Double error detected in 00000000000000000000000000100001
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 922.309 ; gain = 0.000
add_bp {D:/ham/hamming.srcs/sim_1/new/testbench.v} 29
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
First test
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 922.309 ; gain = 0.000
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 30
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 31
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 26
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 27
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 29
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 30
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 31
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 32
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 33
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 34
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 35
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 36
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 37
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 37
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 38
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 39
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/decoder.v" Line 40
add_bp {D:/ham/hamming.srcs/sim_1/new/testbench.v} 32
run all
Double error detected in 10011000101010111001010111011011
Input data 10011000101010111001010111
Encoded: 00011001010001011010111001010111
Stopped at time : 15 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 32
step
Stopped at time : 15 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 34
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'hamming_out' [D:/ham/hamming.srcs/sim_1/new/testbench.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'hamming_in' [D:/ham/hamming.srcs/sim_1/new/testbench.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First test
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 922.309 ; gain = 0.000
remove_bps -file {D:/ham/hamming.srcs/sim_1/new/testbench.v} -line 29
remove_bps -file {D:/ham/hamming.srcs/sim_1/new/testbench.v} -line 32
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'hamming_out' [D:/ham/hamming.srcs/sim_1/new/testbench.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 31 for port 'hamming_in' [D:/ham/hamming.srcs/sim_1/new/testbench.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
First test
Single error detected on position: 21, in 0011000101010111001010111011011
Corrected: 0011000101010111001011111011011
Data out: 1001101011101010111011011x
Input data 10011000101010111001010111
Encoded: x1x1x001x1000101x01011100101011
First test failed
Second test
Double error detected in 0000000000000000000000011000011
Input data 00000000000000000000000011
Encoded: x0x0x000x0000000x00000000000001
Second test failed
Third test
Double error detected in 0000000000000000000000010101010
Input data 00000000000000000000000010
Encoded: x0x0x000x0000000x00000000000001
Third test failed
Fourth test
Single error detected on position: 26, in 0000000000000000000000000100011
Corrected: 0000000000000000000000000110011
Data out: 0000000000000000000100011x
Fifth test
Double error detected in 0000000000000000000000000100001
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 922.309 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
First test
Double error detected in 10011000101010111001010111011011
Input data 10011000101010111001010111
Encoded: 00011001010001011010111001010111
First test failed
Second test
No error detected in 00000000000000000000000011000011
Data out: 00000000000000000011000011
Input data 00000000000000000000000011
Encoded: 11000000000000000000000000000011
Second test failed
Third test
No error detected in 00000000000000000000000010101010
Data out: 00000000000000000010101010
Input data 00000000000000000000000010
Encoded: 10101000100000001000000000000010
Third test failed
Fourth test
Single error detected on position: 27, in 00000000000000000000000000100011
Corrected: 00000000000000000000000000110011
Data out: 00000000000000000000100011
Fifth test
Double error detected in 00000000000000000000000000100001
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 59
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 922.309 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
First test
Double error detected in 10011000101010111001010111011011
Input data 10011000101010111001010111
Encoded: 00011001010001011010111001010111
First test failed
Second test
No error detected in 00000000000000000000000011000011
Data out: 00000000000000000011000011
Input data 00000000000000000000000011
Encoded: 11000000000000000000000000000011
Second test failed
Third test
No error detected in 00000000000000000000000010101010
Data out: 00000000000000000010101010
Input data 00000000000000000000000010
Encoded: 10101000100000001000000000000010
Third test failed
Fourth test
Single error detected on position: 27, in 00000000000000000000000000100011
Corrected: 00000000000000000000000000110011
Data out: 00000000000000000000100011
Fifth test
Double error detected in 00000000000000000000000000100001
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 59
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 922.309 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
First test
Double error detected in 10011000101010111001010111011011
Input data 10011000101010111001010111
Encoded: 00011001010001011010111001010111
First test failed
Second test
No error detected in 00000000000000000000000011000011
Data out: 00000000000000000011000011
Input data 00000000000000000000000011
Encoded: 01000000000000000000000000000011
Second test failed
Third test
No error detected in 00000000000000000000000010101010
Data out: 00000000000000000010101010
Input data 00000000000000000000000010
Encoded: 00101000100000001000000000000010
Third test failed
Fourth test
Single error detected on position: 27, in 00000000000000000000000000100011
Corrected: 00000000000000000000000000110011
Data out: 00000000000000000000100011
Fifth test
Double error detected in 00000000000000000000000000100001
$finish called at time : 50 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 922.309 ; gain = 0.000
add_bp {D:/ham/hamming.srcs/sources_1/new/encoder.v} 62
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ham/hamming.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ham/hamming.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ham/hamming.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 03010ea1a58849a684812a7b77fed395 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_default
Compiling module xil_defaultlib.decoder_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
First test
Double error detected in 10011000101010111001010111011011
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 922.309 ; gain = 0.000
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 63
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 62
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 65
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 67
step
Input data 10011000101010111001010111
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 68
step
Encoded: 00011001010001011010111001010111
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 70
step
Stopped at time : 10 ns : File "D:/ham/hamming.srcs/sources_1/new/encoder.v" Line 24
step
Stopped at time : 15 ns : File "D:/ham/hamming.srcs/sim_1/new/testbench.v" Line 32
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  2 20:45:34 2021...
