# ğŸ“‹ Plan Mode Guide

Brian Coderì˜ Plan ModeëŠ” ë³µì¡í•œ ì‘ì—…ì„ ì²´ê³„ì ìœ¼ë¡œ ê´€ë¦¬í•  ìˆ˜ ìˆëŠ” ê¸°ëŠ¥ì…ë‹ˆë‹¤.

---

## ğŸ¯ Plan Modeë€?

ë³µì¡í•œ ì‘ì—…ì„ ìˆ˜í–‰í•˜ê¸° ì „ì—:
1. **ê³„íš ìˆ˜ë¦½** - ì‘ì—…ì„ ë‹¨ê³„ë³„ë¡œ ë‚˜ëˆ”
2. **ì‚¬ìš©ì ìŠ¹ì¸** (ì„ íƒ) - ì‚¬ìš©ìê°€ ê³„íšì„ ê²€í† í•˜ê³  ìˆ˜ì •
3. **ìˆœì°¨ ì‹¤í–‰** - ê° ë‹¨ê³„ë¥¼ ìˆœì„œëŒ€ë¡œ ì‹¤í–‰
4. **ì§„í–‰ ì¶”ì ** - ì™„ë£Œëœ ë‹¨ê³„ë¥¼ í‘œì‹œ

---

## ğŸ› ï¸ ì‚¬ìš© ê°€ëŠ¥í•œ ë„êµ¬

### ê¸°ë³¸ Plan ë„êµ¬
```python
create_plan(task_description, steps)
get_plan()
mark_step_done(step_number)
```

### Interactive ë„êµ¬ (ê¶Œì¥)
```python
wait_for_plan_approval()  # ì‚¬ìš©ì ìŠ¹ì¸ ëŒ€ê¸°
check_plan_status()       # ìŠ¹ì¸ ìƒíƒœ í™•ì¸
```

---

## ğŸ“– ì‚¬ìš© ë°©ë²•

### **ë°©ë²• 1: ìë™ ì‹¤í–‰ (AI ì£¼ë„)**

LLMì´ ê³„íšì„ ì„¸ìš°ê³  ë°”ë¡œ ì‹¤í–‰í•©ë‹ˆë‹¤.

```
You: Design a counter with testbench and simulate it

Brian Coder:
â†’ create_plan(...)
â†’ [Step 1] write_file("counter.v", ...)
â†’ mark_step_done(1)
â†’ [Step 2] write_file("counter_tb.v", ...)
â†’ mark_step_done(2)
â†’ [Step 3] run_command("iverilog ...")
â†’ ...
```

**ì¥ì **: ë¹ ë¦„, ê°„ë‹¨í•¨
**ë‹¨ì **: ì‚¬ìš©ì ì œì–´ ì—†ìŒ

---

### **ë°©ë²• 2: Interactive Planning (ì‚¬ìš©ì ìŠ¹ì¸, ê¶Œì¥ â­)**

ì‚¬ìš©ìê°€ ê³„íšì„ ê²€í† í•˜ê³  ìˆ˜ì •í•œ í›„ ì‹¤í–‰í•©ë‹ˆë‹¤.

#### **Step-by-Step ì›Œí¬í”Œë¡œìš°**

##### 1ï¸âƒ£ ì‚¬ìš©ìê°€ ì‘ì—… ìš”ì²­
```bash
You: Design a complete SPI master controller with testbench
```

##### 2ï¸âƒ£ LLMì´ ì´ˆì•ˆ ê³„íš ìƒì„±
```
Brian Coder:
Thought: This is complex. I should create a plan and get user approval.
Action: create_plan(task_description="SPI Master Design",
                    steps="Create spi_master.v\nCreate testbench\nCompile\nSimulate")
Observation: Plan created.

Action: wait_for_plan_approval()
Observation: Plan saved to 'current_plan.md'. Waiting for approval...
```

##### 3ï¸âƒ£ ì‚¬ìš©ìê°€ ê³„íš ê²€í†  ë° ìˆ˜ì •

**Terminal:**
```bash
$ cat current_plan.md
```

**íŒŒì¼ ë‚´ìš©:**
```markdown
# USER INSTRUCTION:
# Review this plan and make any changes you want.
# When ready to proceed, add 'APPROVED' on the line below:
# STATUS:

---

# Task Plan
## Task: SPI Master Design

## Steps:
1. Create spi_master.v
2. Create testbench
3. Compile
4. Simulate
```

**ì‚¬ìš©ìê°€ í¸ì§‘:** (vim, vscode, nano ë“± ì‚¬ìš©)
```markdown
# STATUS: APPROVED

---

# Task Plan
## Task: SPI Master Design with Extra Features

## Steps:
1. Create spi_master.v with CPOL/CPHA support
2. Create comprehensive testbench with multiple test cases
3. Add assertions for protocol checking
4. Compile with iverilog
5. Run simulation with VCD output
6. Analyze waveforms and generate report
```

##### 4ï¸âƒ£ ì‚¬ìš©ìê°€ ìŠ¹ì¸ ì™„ë£Œ ì•Œë¦¼
```
You: I've approved the plan. Please continue.
```

##### 5ï¸âƒ£ LLMì´ ìŠ¹ì¸ í™•ì¸ í›„ ì‹¤í–‰
```
Brian Coder:
Action: check_plan_status()
Observation: âœ… Plan is APPROVED!

Thought: Great! I'll execute step 1.
Action: write_file(path="spi_master.v", content="""...""")
Observation: Successfully wrote to 'spi_master.v'

Action: mark_step_done(step_number=1)
Observation: Step 1 marked as done.

[ê³„ì† ì§„í–‰...]
```

---

## ğŸ’¡ ì‹¤ì „ ì˜ˆì‹œ

### **ì˜ˆì‹œ 1: UART ì„¤ê³„**

```bash
You: Design a UART transmitter. I want to review the plan first.

Brian:
Action: create_plan(
    task_description="UART Transmitter Design",
    steps="""Create uart_tx.v module with configurable baud
Create uart_tx_tb.v testbench
Add start/stop bit logic
Compile with iverilog
Simulate transmission of 0x55
Analyze timing diagram"""
)

Action: wait_for_plan_approval()
```

**ì‚¬ìš©ìê°€ ìˆ˜ì •:**
```markdown
# STATUS: APPROVED

## Steps:
1. Create uart_tx.v with 8-N-1 format (8 data bits, no parity, 1 stop bit)
2. Add parameterized baud rate generator (default 9600)
3. Create uart_tx_tb.v with test cases: 0x00, 0x55, 0xAA, 0xFF
4. Add VCD waveform generation
5. Compile with iverilog -Wall for warnings
6. Run simulation and capture output
7. Verify timing with baud rate calculator
8. Document the design in README.md
```

---

### **ì˜ˆì‹œ 2: ë³µì¡í•œ í”„ë¡œì íŠ¸**

```bash
You: Create a complete AXI4-Lite slave interface with register file.
I need this to be production-ready with proper planning.

Brian:
[Creates initial plan]

You: [Edits plan to add:]
- Formal verification steps
- Compliance checking
- Performance analysis
- Documentation generation

Brian:
[Executes refined plan]
```

---

## ğŸ“ Plan íŒŒì¼ êµ¬ì¡°

### ìŠ¹ì¸ ì „ (Before Approval)
```markdown
# USER INSTRUCTION:
# STATUS:

---

# Task Plan
## Task: Counter Design

## Steps:
1. Create counter.v
2. Create testbench
```

### ìŠ¹ì¸ í›„ (After Approval)
```markdown
# STATUS: APPROVED

---

# Task Plan
## Task: Enhanced Counter Design

## Steps:
1. Create counter.v with enable signal âœ…
2. Create testbench with edge cases
3. Compile
4. Simulate
```

---

## ğŸ“ Best Practices

### âœ… DO:
- ë³µì¡í•œ ì‘ì—…ì—ëŠ” í•­ìƒ Plan Mode ì‚¬ìš©
- Interactive modeë¡œ ê³„íšì„ ê²€í† 
- ë‹¨ê³„ë¥¼ êµ¬ì²´ì ìœ¼ë¡œ ì‘ì„±
- ì™„ë£Œëœ ë‹¨ê³„ë¥¼ mark_step_doneìœ¼ë¡œ í‘œì‹œ
- ê³„íšì— ì˜ˆìƒ ì¶œë ¥/ê²€ì¦ í¬í•¨

### âŒ DON'T:
- ê°„ë‹¨í•œ ì‘ì—…ì— Plan Mode ë‚¨ìš©
- ë„ˆë¬´ ëª¨í˜¸í•œ ë‹¨ê³„ ì‘ì„±
- ìŠ¹ì¸ ì—†ì´ ì¤‘ìš”í•œ ì‘ì—… ì‹¤í–‰
- ê³„íš ì—†ì´ multi-step ì‘ì—… ì‹œì‘

---

## ğŸ”§ Troubleshooting

### Q: Planì´ ìƒì„±ë˜ì§€ ì•Šì•„ìš”
```bash
# Check if plan file exists
ls -la current_plan.md

# If not, create manually
python3 -c "import tools; print(tools.create_plan('Test', 'Step1\nStep2'))"
```

### Q: ìŠ¹ì¸í–ˆëŠ”ë° ì¸ì‹ì´ ì•ˆ ë¼ìš”
```bash
# Check approval status
grep "STATUS" current_plan.md

# Should show: # STATUS: APPROVED
```

### Q: ê³„íšì„ ë‹¤ì‹œ ì‹œì‘í•˜ê³  ì‹¶ì–´ìš”
```bash
rm current_plan.md
# Then create new plan
```

---

## ğŸš€ ê³ ê¸‰ ì‚¬ìš©ë²•

### Plan í…œí”Œë¦¿ ì‚¬ìš©

**Verilog ì„¤ê³„ í…œí”Œë¦¿:**
```
1. Research requirements and specifications
2. Create RTL module (.v)
3. Create comprehensive testbench (_tb.v)
4. Add assertions and coverage
5. Compile with warnings enabled
6. Run simulation with VCD output
7. Analyze waveforms
8. Document results
```

### ë°˜ë³µì  ê°œì„  ì›Œí¬í”Œë¡œìš°

```
Round 1: Create initial plan â†’ Review â†’ Approve â†’ Execute
Round 2: Identify issues â†’ Update plan â†’ Approve â†’ Fix
Round 3: Final verification â†’ Approve â†’ Complete
```

---

## ğŸ“Š Plan Mode vs No Plan

| ê¸°ëŠ¥ | Plan Mode | No Plan |
|------|-----------|---------|
| ì‘ì—… êµ¬ì¡°í™” | âœ… ëª…í™•í•œ ë‹¨ê³„ | âŒ ì¦‰í¥ì  |
| ì‚¬ìš©ì ì œì–´ | âœ… ìŠ¹ì¸ í•„ìš” | âŒ ìë™ ì‹¤í–‰ |
| ì§„í–‰ ì¶”ì  | âœ… âœ… í‘œì‹œ | âŒ ë¶ˆëª…í™• |
| ìˆ˜ì • ê°€ëŠ¥ | âœ… ì¤‘ê°„ ìˆ˜ì • | âŒ ì–´ë ¤ì›€ |
| ë³µì¡í•œ ì‘ì—… | âœ… ì í•© | âŒ í˜¼ë€ |
| ê°„ë‹¨í•œ ì‘ì—… | âš ï¸ ê³¼ë„ | âœ… ì í•© |

---

## ğŸ“š ë” ë§ì€ ì˜ˆì‹œ

### Example: ì „ì²´ í”„ë¡œì íŠ¸ ì›Œí¬í”Œë¡œìš°

```bash
You: Create a complete I2C master controller project

Brian:
[Creates plan]

You: [Reviews and adds:]
- Multi-master support
- Clock stretching
- Error recovery
- Formal verification

Brian:
[Executes step by step with your approval]
```

---

## ğŸ¯ Summary

**Interactive Plan Modeë¥¼ ì‚¬ìš©í•˜ë©´:**
- âœ… ì‘ì—…ì´ ëª…í™•í•´ì§‘ë‹ˆë‹¤
- âœ… ì‚¬ìš©ìê°€ ì™„ì „íˆ ì œì–´í•©ë‹ˆë‹¤
- âœ… ì‹¤ìˆ˜ë¥¼ ì‚¬ì „ì— ë°©ì§€í•©ë‹ˆë‹¤
- âœ… ë³µì¡í•œ í”„ë¡œì íŠ¸ë¥¼ ê´€ë¦¬í•˜ê¸° ì‰½ìŠµë‹ˆë‹¤

**ì–¸ì œ ì‚¬ìš©í•˜ë‚˜ìš”?**
- 3ë‹¨ê³„ ì´ìƒì˜ ë³µì¡í•œ ì‘ì—…
- ì¤‘ìš”í•œ ì„¤ê³„ ì‘ì—…
- ì‚¬ìš©ì ê²€í† ê°€ í•„ìš”í•œ ê²½ìš°
- í•™ìŠµ/êµìœ¡ ëª©ì 

**ì‹œì‘í•˜ê¸°:**
```bash
python3 main.py
You: Design [your project]. Create a plan for my review first.
```

Happy Planning! ğŸš€
