{"vcs1":{"timestamp_begin":1684346581.968142099, "rt":1.32, "ut":0.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1684346583.381434968, "rt":1.23, "ut":0.47, "st":0.16}}
{"link":{"timestamp_begin":1684346584.686761472, "rt":0.56, "ut":0.26, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684346581.308101403}
{"VCS_COMP_START_TIME": 1684346581.308101403}
{"VCS_COMP_END_TIME": 1684346588.315792565}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 228272}}
