0.7
2020.2
May  7 2023
15:24:31
D:/user/Desktop/for_lab/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab3/src/alu.v,1715218178,verilog,,D:/user/Desktop/for_lab/Lab3/src/alu_control.v,,alu,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab3/src/alu_control.v,1715218131,verilog,,D:/user/Desktop/for_lab/Lab3/src/bit_alu.v,,alu_control,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab3/src/bit_alu.v,1711002354,verilog,,D:/user/Desktop/for_lab/Lab3/src/control.v,,bit_alu,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab3/src/control.v,1715421474,verilog,,D:/user/Desktop/for_lab/Lab3/src/data_mem.v,,control,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab3/src/data_mem.v,1715217815,verilog,,D:/user/Desktop/for_lab/Lab3/src/instr_mem.v,,data_mem,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab3/src/instr_mem.v,1715217815,verilog,,D:/user/Desktop/for_lab/Lab3/src/msb_bit_alu.v,,instr_mem,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab3/src/msb_bit_alu.v,1711112179,verilog,,D:/user/Desktop/for_lab/Lab3/src/pipelined.v,,msb_bit_alu,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab3/src/pipelined.v,1715442836,verilog,,D:/user/Desktop/for_lab/Lab3/src/reg_file.v,,pipelined,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab3/src/reg_file.v,1715218333,verilog,,,,reg_file,,uvm,,,,,,
D:/user/Desktop/for_lab/Lab3/testbench/tb_pipelined.sv,1715501445,systemVerilog,,,,tb_pipelined,,uvm,,,,,,
