verilog work "/home/lionellloh/mojo/mojo_reference/work/planAhead/1bit_full_adder/1bit_full_adder.srcs/sources_1/imports/verilog/seven_seg_5.v"
verilog work "/home/lionellloh/mojo/mojo_reference/work/planAhead/1bit_full_adder/1bit_full_adder.srcs/sources_1/imports/verilog/decoder_6.v"
verilog work "/home/lionellloh/mojo/mojo_reference/work/planAhead/1bit_full_adder/1bit_full_adder.srcs/sources_1/imports/verilog/counter_4.v"
verilog work "/home/lionellloh/mojo/mojo_reference/work/planAhead/1bit_full_adder/1bit_full_adder.srcs/sources_1/imports/verilog/stateCounter_3.v"
verilog work "/home/lionellloh/mojo/mojo_reference/work/planAhead/1bit_full_adder/1bit_full_adder.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "/home/lionellloh/mojo/mojo_reference/work/planAhead/1bit_full_adder/1bit_full_adder.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "/home/lionellloh/mojo/mojo_reference/work/planAhead/1bit_full_adder/1bit_full_adder.srcs/sources_1/imports/verilog/mojo_top_0.v"
