$date
	Fri Jan 05 23:46:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_half_adder $end
$var wire 1 ! CARRY $end
$var wire 1 " SUM $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module hf $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#5
1"
1$
1&
#10
0$
0&
1#
1%
#15
0"
1!
1$
1&
#20
0!
0$
0&
0#
0%
