
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116110                       # Number of seconds simulated
sim_ticks                                116110170680                       # Number of ticks simulated
final_tick                               1170940788759                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65141                       # Simulator instruction rate (inst/s)
host_op_rate                                    82269                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3445259                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893732                       # Number of bytes of host memory used
host_seconds                                 33701.43                       # Real time elapsed on the host
sim_insts                                  2195356073                       # Number of instructions simulated
sim_ops                                    2772599339                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       398336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       794880                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1196800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       878336                       # Number of bytes written to this memory
system.physmem.bytes_written::total            878336                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3112                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6210                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9350                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6862                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6862                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      3430673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6845912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                10307452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15434                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15434                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30867                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7564678                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7564678                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7564678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      3430673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6845912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17872129                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139387961                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23413583                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18993443                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1998181                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9698146                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9020463                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2521986                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92407                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102354608                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128012088                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23413583                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11542449                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28199613                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6505936                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2545254                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11956061                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1571786                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137581692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.139249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109382079     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1988413      1.45%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3647361      2.65%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3291563      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2103636      1.53%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1715726      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997075      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1040387      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13415452      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137581692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167974                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.918387                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101315133                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3902189                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27834756                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47612                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4481994                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4049846                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154973649                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4481994                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102130625                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1062045                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1681326                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27048893                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176801                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153274199                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        224873                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       507778                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216788639                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713762027                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713762027                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45084070                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33813                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4225830                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14553404                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7210915                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81655                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1610786                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150404545                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139767421                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156829                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26342683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57874882                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137581692                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015887                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560789                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79035002     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24096332     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12669825      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7322083      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8105372      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3011388      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2666738      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       513282      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161670      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137581692                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         558769     68.66%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        117168     14.40%     83.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137906     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117701336     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1977961      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12897300      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7173918      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139767421                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.002722                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             813843                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005823                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418087206                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176781249                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136705618                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140581264                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268973                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3359969                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119873                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4481994                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         685590                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       106079                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150438358                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14553404                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7210915                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         91929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1116150                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1119268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235418                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137464381                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12387691                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2303040                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19561309                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19565192                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7173618                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.986200                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136830572                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136705618                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79779555                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224049809                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.980756                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356080                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27309357                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2023319                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133099698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.925092                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694983                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82449975     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23466316     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11656926      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3959651      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4883349      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1706704      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1206870      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997097      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772810      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133099698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772810                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280765661                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305359720                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1806269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.393880                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.393880                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.717422                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.717422                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618946989                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191358857                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144357297                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139387961                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21656162                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17852884                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1926548                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8756078                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8299252                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2268287                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84986                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105358218                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118982140                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21656162                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10567539                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24852712                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5714004                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3051801                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12221620                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1593940                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137018186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.066120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.486377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112165474     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1285470      0.94%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1826798      1.33%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2397569      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2688898      1.96%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2006558      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1162933      0.85%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1695822      1.24%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11788664      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137018186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155366                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.853604                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104191671                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4607552                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24406423                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57319                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3755220                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3458941                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143546681                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1295                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3755220                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104912204                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1034884                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2272023                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23745808                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1298041                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     142601388                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          565                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        261823                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       536773                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          413                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    198836834                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    666199074                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    666199074                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162380467                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36456337                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37490                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21639                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3902273                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13544812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7040767                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116961                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1588903                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138640459                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37448                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129663170                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25312                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20069227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47473553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5744                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137018186                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.946321                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505618                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82128773     59.94%     59.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22127123     16.15%     76.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12239885      8.93%     85.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7888297      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7247997      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2900612      2.12%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1742922      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       501810      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       240767      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137018186                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62228     22.71%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91691     33.46%     56.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       120104     43.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108859448     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1982813      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15851      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11818634      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6986424      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129663170                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.930232                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             274023                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    396643858                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    158747456                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127213873                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129937193                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       318282                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2829425                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          322                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       172542                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           91                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3755220                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         778615                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       106712                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138677907                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1272459                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13544812                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7040767                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21596                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81314                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          322                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1128691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1093123                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2221814                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127935163                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11659657                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1728004                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18644782                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17922160                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6985125                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.917835                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127214119                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127213873                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74516023                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        202448586                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.912660                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368074                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95098300                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116879591                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21806973                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1957966                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133262966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.877060                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.683240                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85857589     64.43%     64.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22809991     17.12%     81.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8937819      6.71%     88.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4604726      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4037487      3.03%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1929292      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1658512      1.24%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       788096      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2639454      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133262966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95098300                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116879591                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17583608                       # Number of memory references committed
system.switch_cpus1.commit.loads             10715387                       # Number of loads committed
system.switch_cpus1.commit.membars              15852                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16763032                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105351290                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2384819                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2639454                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           269310076                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          281128402                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2369775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95098300                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116879591                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95098300                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.465725                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.465725                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.682256                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.682256                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       576464766                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176495868                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134484692                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31704                       # number of misc regfile writes
system.l20.replacements                          3126                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          427131                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19510                       # Sample count of references to valid blocks.
system.l20.avg_refs                         21.892927                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1057.128064                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.996532                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1569.211017                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.811621                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         13742.852766                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.064522                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000854                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.095777                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000050                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.838797                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35734                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35734                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10694                       # number of Writeback hits
system.l20.Writeback_hits::total                10694                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35734                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35734                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35734                       # number of overall hits
system.l20.overall_hits::total                  35734                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3112                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3126                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3112                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3126                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3112                       # number of overall misses
system.l20.overall_misses::total                 3126                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2717550                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    724790325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      727507875                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2717550                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    724790325                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       727507875                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2717550                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    724790325                       # number of overall miss cycles
system.l20.overall_miss_latency::total      727507875                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38846                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38860                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10694                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10694                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38846                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38860                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38846                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38860                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.080111                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.080443                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.080111                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.080443                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.080111                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.080443                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 194110.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 232901.775386                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 232728.047025                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 194110.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 232901.775386                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 232728.047025                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 194110.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 232901.775386                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 232728.047025                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2519                       # number of writebacks
system.l20.writebacks::total                     2519                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3112                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3126                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3112                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3126                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3112                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3126                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1878818                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    538175960                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    540054778                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1878818                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    538175960                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    540054778                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1878818                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    538175960                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    540054778                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.080111                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.080443                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.080111                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.080443                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.080111                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.080443                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 134201.285714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 172935.719794                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 172762.245042                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 134201.285714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 172935.719794                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 172762.245042                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 134201.285714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 172935.719794                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 172762.245042                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6224                       # number of replacements
system.l21.tagsinuse                     16383.983739                       # Cycle average of tags in use
system.l21.total_refs                          644095                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22608                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.489694                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2195.642024                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.996446                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3116.434257                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11057.911013                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.134011                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.190212                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.674921                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        43583                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  43583                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25211                       # number of Writeback hits
system.l21.Writeback_hits::total                25211                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        43583                       # number of demand (read+write) hits
system.l21.demand_hits::total                   43583                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        43583                       # number of overall hits
system.l21.overall_hits::total                  43583                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6207                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6221                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6210                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6224                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6210                       # number of overall misses
system.l21.overall_misses::total                 6224                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3533588                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1697747061                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1701280649                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       725631                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       725631                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3533588                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1698472692                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1702006280                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3533588                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1698472692                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1702006280                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49790                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49804                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25211                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25211                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49793                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49807                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49793                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49807                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.124664                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.124910                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.124716                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.124962                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.124716                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.124962                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 252399.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 273521.356694                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 273473.822376                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       241877                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       241877                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 252399.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 273506.069565                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 273458.592545                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 252399.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 273506.069565                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 273458.592545                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4343                       # number of writebacks
system.l21.writebacks::total                     4343                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6207                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6221                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6210                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6224                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6210                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6224                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2691504                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1324772050                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1327463554                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       544875                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       544875                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2691504                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1325316925                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1328008429                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2691504                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1325316925                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1328008429                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.124664                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.124910                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.124716                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.124962                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.124716                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.124962                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 192250.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 213431.939745                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 213384.271661                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       181625                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       181625                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 192250.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 213416.574074                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 213368.963528                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 192250.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 213416.574074                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 213368.963528                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996525                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011963694                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185666.725702                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996525                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11956045                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11956045                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11956045                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11956045                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11956045                       # number of overall hits
system.cpu0.icache.overall_hits::total       11956045                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3313090                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3313090                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3313090                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3313090                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3313090                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3313090                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11956061                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11956061                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11956061                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11956061                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11956061                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11956061                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 207068.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 207068.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 207068.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 207068.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 207068.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 207068.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2833750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2833750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2833750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2833750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2833750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2833750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 202410.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 202410.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 202410.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 202410.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 202410.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 202410.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38846                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168059747                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39102                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4297.983402                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.606776                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.393224                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904714                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095286                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9317870                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9317870                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16375647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16375647                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16375647                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16375647                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117655                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117655                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117655                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117655                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117655                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117655                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12056956632                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12056956632                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12056956632                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12056956632                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12056956632                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12056956632                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9435525                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9435525                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16493302                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16493302                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16493302                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16493302                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012469                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012469                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007134                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007134                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007134                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007134                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102477.214160                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102477.214160                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102477.214160                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102477.214160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102477.214160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102477.214160                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10694                       # number of writebacks
system.cpu0.dcache.writebacks::total            10694                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78809                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78809                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78809                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78809                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78809                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78809                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38846                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38846                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3076162002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3076162002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3076162002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3076162002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3076162002                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3076162002                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79188.642383                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79188.642383                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 79188.642383                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79188.642383                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 79188.642383                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79188.642383                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.996438                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012486990                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037197.162978                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996438                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796469                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12221603                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12221603                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12221603                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12221603                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12221603                       # number of overall hits
system.cpu1.icache.overall_hits::total       12221603                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4450869                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4450869                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4450869                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4450869                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4450869                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4450869                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12221620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12221620                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12221620                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12221620                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12221620                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12221620                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 261815.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 261815.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 261815.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 261815.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 261815.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 261815.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3649788                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3649788                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3649788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3649788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3649788                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3649788                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 260699.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 260699.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 260699.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 260699.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 260699.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 260699.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49793                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171559199                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50049                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3427.824712                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.274420                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.725580                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911228                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088772                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8681163                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8681163                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6832589                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6832589                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16706                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16706                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15852                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15852                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15513752                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15513752                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15513752                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15513752                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       143485                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       143485                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2966                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2966                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       146451                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        146451                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       146451                       # number of overall misses
system.cpu1.dcache.overall_misses::total       146451                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15850584897                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15850584897                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    660127693                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    660127693                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16510712590                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16510712590                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16510712590                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16510712590                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8824648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8824648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6835555                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6835555                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15660203                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15660203                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15660203                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15660203                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016260                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016260                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000434                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009352                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009352                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009352                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009352                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110468.584849                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110468.584849                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 222564.967296                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 222564.967296                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112738.817693                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112738.817693                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112738.817693                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112738.817693                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1331977                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 190282.428571                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25211                       # number of writebacks
system.cpu1.dcache.writebacks::total            25211                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        93695                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        93695                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2963                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2963                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        96658                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        96658                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        96658                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        96658                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49790                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49790                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49793                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49793                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49793                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49793                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4600920433                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4600920433                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       750531                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       750531                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4601670964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4601670964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4601670964                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4601670964                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003180                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003180                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003180                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003180                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92406.516027                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92406.516027                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       250177                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       250177                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92416.021609                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92416.021609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92416.021609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92416.021609                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
