Time resolution is 1 ps

==================================================
      RISC-V CPU DEBUG DASHBOARD | I-TYPE (LOAD)
==================================================

[FETCH PHASE]
	PC Current    : 1000
	Raw Hex       : 0xffc4a303
	Binary Split  : 111111111100_01001_010_00110_0000011
	Field Map     : [    imm    ] [rs1] [f3] [rd ] [ opcode ]

[DECODE PHASE]
	Reg Access    : RD1(x9)=0x000003e6, RD2(x28)=0x00000000
	Imm Decoded   : -4 (0xfffffffc)

[EXECUTE PHASE]
	ALU Inputs    : A(998)=0x000003e6, B(-4)=0xfffffffc
	ALU Result    : (994)0x000003e2

[MEMORY/WB PHASE]
	Action        : MEM_READ (994)  [0x000003e2] => (12345)0x00003039
	Action        : MEM_WRITE REG_FILE (6) [0x06] <= (12345)0x00003039
==================================================

Info: Assertion Passed: mem_arr[6] correctly holds      12345
Time: 27500 ps  Iteration: 0  Process: /tb_lw/Initial35_11  Scope: tb_lw  File: /home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_lw.sv Line: 65
Info: Assertion Passed: pc_current       1004 correctly holds 1004
Time: 27500 ps  Iteration: 0  Process: /tb_lw/Initial35_11  Scope: tb_lw  File: /home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_lw.sv Line: 69
$finish called at time : 27500 ps : File "/home/rt7/Desktop/RiscV-CS/rv32i_single_cycle/rv32i_single_cycle.srcs/sim_1/new/tb_lw.sv" Line 70
