# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:32:32 on Oct 18,2025
# vlog -reportprogress 300 m_op.v "+acc" 
# -- Compiling module mop
# ** Error: m_op.v(42): (vlog-13120) Unterminated block comment.
# m_op.v(47): Verilog Compiler exiting
# End time: 22:32:32 on Oct 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog m_op.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:33:45 on Oct 18,2025
# vlog -reportprogress 300 m_op.v "+acc" 
# -- Compiling module mop
# ** Error: m_op.v(42): (vlog-13120) Unterminated block comment.
# m_op.v(47): Verilog Compiler exiting
# End time: 22:33:46 on Oct 18,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog m_op.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:34:25 on Oct 18,2025
# vlog -reportprogress 300 m_op.v "+acc" 
# -- Compiling module mop
# 
# Top level modules:
# 	mop
# End time: 22:34:25 on Oct 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim mop 
# Start time: 22:34:25 on Oct 18,2025
# ** Error: (vsim-7) Failed to open info file "E:/VLSI1ST/BEHAIVIORAL/COMBINATIONAL_C/MIXED_OPERATION/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: (vopt-7) Failed to open info file "E:/VLSI1ST/BEHAIVIORAL/COMBINATIONAL_C/MIXED_OPERATION/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# Optimization failed
# ** Error: (vopt-1933) Unable to create temporary directory E:/VLSI1ST/BEHAIVIORAL/COMBINATIONAL_C/MIXED_OPERATION/work/_tempmsg
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
# End time: 22:35:53 on Oct 18,2025, Elapsed time: 0:01:28
# Errors: 1, Warnings: 0
