// Seed: 3597793780
macromodule module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3(
      .id_0(-1),
      .id_1(id_1),
      .id_2(id_1),
      .id_3((id_1)),
      .id_4(-1),
      .id_5(id_1),
      .id_6(-1),
      .id_7(-1),
      .id_8(1),
      .id_9(id_4),
      .id_10(-1 == id_1)
  );
endmodule
module module_1 (
    output uwire   id_0,
    input  supply0 id_1
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
