<h1 align="center">Hi, I'm Archita Roy ğŸ‘‹</h1>

<p align="center">
  ğŸ“ ECE Undergraduate @ NIT Silchar | ğŸ§  GATE Aspirant <br>
  ğŸ’¡ Aspiring VLSI Engineer | ğŸ“˜ Documenting my journey with GitHub & Notion
</p>

---

## ğŸš€ About Me

- ğŸ“ I'm currently a 3rd-year Electronics & Communication Engineering student at **NIT Silchar**
- ğŸ’» Exploring the **core domain**: VLSI, Digital Design
- ğŸ”¬ Currently building hands-on projects in **Logisim**, **Verilog**, and **CMOS Layout**
- ğŸ§  Preparing for **GATE (ECE)** while developing my tech portfolio

---

## ğŸ“‚ Featured Repositories

- [`vlsi-projects-archita`](https://github.com/archita-2005/vlsi-projects-archita) â€“ Logisim + Verilog + Layout projects for core electronics
- *(more coming soon)*

---

## ğŸ§° Tools & Technologies

<p>
  <img src="https://img.shields.io/badge/Language-Verilog-orange?style=flat-square" />
  <img src="https://img.shields.io/badge/Tool-Logisim-blue?style=flat-square" />
  <img src="https://img.shields.io/badge/Layout-Microwind%20%7C%20ElectricVLSI-green?style=flat-square" />
</p>

---

## ğŸ—‚ï¸ Currently Learning

- âœ… Verilog RTL Design & Testbenching
- âœ… CMOS Layout (W/L sizing, stick diagrams)
- âœ… Control Systems, Digital Electronics, Signal Processing
- âœ… Embedded C and Microcontroller basics

---

## ğŸ“¬ Connect with Me

- ğŸ“§ Email: architaroy2005@gmail.com  
- ğŸ’¼ [LinkedIn](https://linkedin.com/archita-royy/)  
- ğŸ“˜ [Notion Dashboard (VLSI Roadmap)](https://occipital-whale-50c.notion.site/VLSI-GATE-2026-Dashboard-22b0e588c5d780f3bb58eac8b304c89a)

---

> ğŸŒ± *This GitHub profile is my learning diary as I explore the intersection of theory and implementation in VLSI.*
