##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for I2S_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
		5.3::Critical Path Report for (Clock:R vs. Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock         | Frequency: 58.69 MHz  | Target: 0.73 MHz   | 
Clock: Clock_1       | Frequency: 54.29 MHz  | Target: 0.50 MHz   | 
Clock: CyBUS_CLK     | N/A                   | Target: 33.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 33.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 33.00 MHz  | 
Clock: I2S_Clock     | Frequency: 81.03 MHz  | Target: 3.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock         Clock          1.36364e+006     1346598     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1       Clock_1        2e+006           1981581     N/A              N/A         N/A              N/A         N/A              N/A         
I2S_Clock     I2S_Clock      333333           320992      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
MISO(0)_PAD       22328         Clock:R           
MISO_Funk(0)_PAD  18322         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name             Clock to Out  Clock Name:Phase  
--------------------  ------------  ----------------  
I2S_BLCLK(0)_PAD      24813         I2S_Clock:R       
I2S_LRCLK(0)_PAD      22265         I2S_Clock:R       
I2S_SDATA_OUT(0)_PAD  22332         I2S_Clock:R       
MOSI(0)_PAD           26595         Clock:R           
MOSI_Funk(0)_PAD      25762         Clock_1:R         
SCLK(0)_PAD           25632         Clock:R           
SCLK_Funk(0)_PAD      25794         Clock_1:R         
SS(0)_PAD             26543         Clock:R           
SS_Funk(0)_PAD        24637         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 58.69 MHz | Target: 0.73 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1346598p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16539
-------------------------------------   ----- 
End-of-path arrival time (ps)           16539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell11    1250   1250  1346598  RISE       1
\SPIM:BSPIM:tx_status_0\/main_0  macrocell2     6033   7283  1346598  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell2     3350  10633  1346598  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell1   5906  16539  1346598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 54.29 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1981581p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -2850
--------------------------------------------   ------- 
End-of-path required time (ps)                 1997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15569
-------------------------------------   ----- 
End-of-path arrival time (ps)           15569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0   count7cell      1940   1940  1981581  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_4  macrocell6      5237   7177  1981581  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell6      3350  10527  1981581  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load    datapathcell3   5042  15569  1981581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for I2S_Clock
***************************************
Clock: I2S_Clock
Frequency: 81.03 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_1:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_1:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 320992p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11842
-------------------------------------   ----- 
End-of-path arrival time (ps)           11842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  320992  RISE       1
\I2S_1:bI2S:tx_underflow_0\/main_3              macrocell5      2600   6180  320992  RISE       1
\I2S_1:bI2S:tx_underflow_0\/q                   macrocell5      3350   9530  320992  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/status_0             statusicell3    2312  11842  320992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/clock                           statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1981581p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -2850
--------------------------------------------   ------- 
End-of-path required time (ps)                 1997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15569
-------------------------------------   ----- 
End-of-path arrival time (ps)           15569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0   count7cell      1940   1940  1981581  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_4  macrocell6      5237   7177  1981581  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell6      3350  10527  1981581  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load    datapathcell3   5042  15569  1981581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (I2S_Clock:R vs. I2S_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_1:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_1:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 320992p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11842
-------------------------------------   ----- 
End-of-path arrival time (ps)           11842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  320992  RISE       1
\I2S_1:bI2S:tx_underflow_0\/main_3              macrocell5      2600   6180  320992  RISE       1
\I2S_1:bI2S:tx_underflow_0\/q                   macrocell5      3350   9530  320992  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/status_0             statusicell3    2312  11842  320992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/clock                           statusicell3        0      0  RISE       1


5.3::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1346598p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16539
-------------------------------------   ----- 
End-of-path arrival time (ps)           16539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell11    1250   1250  1346598  RISE       1
\SPIM:BSPIM:tx_status_0\/main_0  macrocell2     6033   7283  1346598  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell2     3350  10633  1346598  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell1   5906  16539  1346598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_1:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_1:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 320992p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11842
-------------------------------------   ----- 
End-of-path arrival time (ps)           11842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  320992  RISE       1
\I2S_1:bI2S:tx_underflow_0\/main_3              macrocell5      2600   6180  320992  RISE       1
\I2S_1:bI2S:tx_underflow_0\/q                   macrocell5      3350   9530  320992  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/status_0             statusicell3    2312  11842  320992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:STS[0]:Sts\/clock                           statusicell3        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 322596p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -6190
------------------------------------------------   ------ 
End-of-path required time (ps)                     327143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q                macrocell24     1250   1250  322596  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell2   3297   4547  322596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 322797p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -6190
------------------------------------------------   ------ 
End-of-path required time (ps)                     327143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q                macrocell22     1250   1250  322797  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell2   3096   4346  322797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 322798p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -6190
------------------------------------------------   ------ 
End-of-path required time (ps)                     327143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q                macrocell23     1250   1250  322798  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell2   3096   4346  322798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:BitCounter\/enable
Capture Clock  : \I2S_1:bI2S:BitCounter\/clock
Path slack     : 323254p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     329273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2   controlcell1   1210   1210  323254  RISE       1
\I2S_1:bI2S:BitCounter\/enable  count7cell     4809   6019  323254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : Net_520/main_1
Capture Clock  : Net_520/clock_0
Path slack     : 323583p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  323583  RISE       1
Net_520/main_1                   macrocell19   4300   6240  323583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_520/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 323657p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  320992  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_5         macrocell20     2586   6166  323657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_0
Path End       : Net_521_0/main_0
Capture Clock  : Net_521_0/clock_0
Path slack     : 323765p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_0  count7cell    1940   1940  323765  RISE       1
Net_521_0/main_0                 macrocell25   4119   6059  323765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell25         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:txenable\/main_0
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 324179p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2  controlcell1   1210   1210  323254  RISE       1
\I2S_1:bI2S:txenable\/main_0   macrocell21    4434   5644  324179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 324292p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  323583  RISE       1
\I2S_1:bI2S:tx_state_1\/main_0   macrocell23   3591   5531  324292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 324292p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  323583  RISE       1
\I2S_1:bI2S:tx_state_0\/main_0   macrocell24   3591   5531  324292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_5
Path End       : \I2S_1:bI2S:txenable\/main_3
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 324356p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_5  count7cell    1940   1940  323583  RISE       1
\I2S_1:bI2S:txenable\/main_3     macrocell21   3527   5467  324356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_underflow_sticky\/q
Path End       : \I2S_1:bI2S:txenable\/main_9
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 324632p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_underflow_sticky\/q  macrocell20   1250   1250  324632  RISE       1
\I2S_1:bI2S:txenable\/main_9        macrocell21   3941   5191  324632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 324636p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  324636  RISE       1
\I2S_1:bI2S:tx_state_1\/main_1   macrocell23   3247   5187  324636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 324636p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  324636  RISE       1
\I2S_1:bI2S:tx_state_0\/main_1   macrocell24   3247   5187  324636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_0
Path End       : \I2S_1:bI2S:txenable\/main_8
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 324656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_0  count7cell    1940   1940  323765  RISE       1
\I2S_1:bI2S:txenable\/main_8     macrocell21   3227   5167  324656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_0
Path End       : \I2S_1:bI2S:txenable\/main_1
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 324672p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_0  controlcell1   1210   1210  324672  RISE       1
\I2S_1:bI2S:txenable\/main_1   macrocell21    3941   5151  324672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_3
Path End       : \I2S_1:bI2S:txenable\/main_5
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 324672p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_3  count7cell    1940   1940  324636  RISE       1
\I2S_1:bI2S:txenable\/main_5     macrocell21   3211   5151  324672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_521_0/main_1
Capture Clock  : Net_521_0/clock_0
Path slack     : 324798p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell2   2720   2720  324798  RISE       1
Net_521_0/main_1                       macrocell25     2306   5026  324798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell25         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S_1:bI2S:tx_state_2\/clock_0
Path slack     : 324884p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q         macrocell21   1250   1250  324884  RISE       1
\I2S_1:bI2S:tx_state_2\/main_0  macrocell22   3689   4939  324884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 324884p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q         macrocell21   1250   1250  324884  RISE       1
\I2S_1:bI2S:tx_state_1\/main_4  macrocell23   3689   4939  324884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 324884p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q         macrocell21   1250   1250  324884  RISE       1
\I2S_1:bI2S:tx_state_0\/main_4  macrocell24   3689   4939  324884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_2
Path End       : \I2S_1:bI2S:reset\/main_0
Capture Clock  : \I2S_1:bI2S:reset\/clock_0
Path slack     : 324921p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_2  controlcell1   1210   1210  323254  RISE       1
\I2S_1:bI2S:reset\/main_0      macrocell18    3692   4902  324921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:reset\/clock_0                                 macrocell18         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 324953p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  324953  RISE       1
\I2S_1:bI2S:tx_state_1\/main_3   macrocell23   2930   4870  324953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 324953p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  324953  RISE       1
\I2S_1:bI2S:tx_state_0\/main_3   macrocell24   2930   4870  324953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 324955p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  324955  RISE       1
\I2S_1:bI2S:tx_state_1\/main_2   macrocell23   2928   4868  324955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 324955p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  324955  RISE       1
\I2S_1:bI2S:tx_state_0\/main_2   macrocell24   2928   4868  324955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_4
Path End       : \I2S_1:bI2S:txenable\/main_4
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 324997p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_4  count7cell    1940   1940  324997  RISE       1
\I2S_1:bI2S:txenable\/main_4     macrocell21   2887   4827  324997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_2
Path End       : \I2S_1:bI2S:txenable\/main_6
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 324999p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_2  count7cell    1940   1940  324955  RISE       1
\I2S_1:bI2S:txenable\/main_6     macrocell21   2884   4824  324999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_6
Path End       : \I2S_1:bI2S:txenable\/main_2
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 325002p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_6  count7cell    1940   1940  325002  RISE       1
\I2S_1:bI2S:txenable\/main_2     macrocell21   2881   4821  325002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:BitCounter\/count_1
Path End       : \I2S_1:bI2S:txenable\/main_7
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 325005p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:BitCounter\/count_1  count7cell    1940   1940  324953  RISE       1
\I2S_1:bI2S:txenable\/main_7     macrocell21   2879   4819  325005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 325270p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q       macrocell24   1250   1250  322596  RISE       1
\I2S_1:bI2S:tx_state_1\/main_7  macrocell23   3304   4554  325270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 325270p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q       macrocell24   1250   1250  322596  RISE       1
\I2S_1:bI2S:tx_state_0\/main_7  macrocell24   3304   4554  325270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_0\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 325279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_0\/q                macrocell24   1250   1250  322596  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_4  macrocell20   3294   4544  325279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 325486p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q       macrocell22   1250   1250  322797  RISE       1
\I2S_1:bI2S:tx_state_1\/main_5  macrocell23   3088   4338  325486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 325486p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q       macrocell22   1250   1250  322797  RISE       1
\I2S_1:bI2S:tx_state_0\/main_5  macrocell24   3088   4338  325486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S_1:bI2S:tx_state_1\/clock_0
Path slack     : 325489p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q       macrocell23   1250   1250  322798  RISE       1
\I2S_1:bI2S:tx_state_1\/main_6  macrocell23   3084   4334  325489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S_1:bI2S:tx_state_0\/clock_0
Path slack     : 325489p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q       macrocell23   1250   1250  322798  RISE       1
\I2S_1:bI2S:tx_state_0\/main_6  macrocell24   3084   4334  325489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_2\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 325613p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_2\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_2\/q                macrocell22   1250   1250  322797  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_2  macrocell20   2960   4210  325613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_state_1\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 325644p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_state_1\/q                macrocell23   1250   1250  322798  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_3  macrocell20   2930   4180  325644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:txenable\/q
Path End       : \I2S_1:bI2S:txenable\/main_10
Capture Clock  : \I2S_1:bI2S:txenable\/clock_0
Path slack     : 326279p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:txenable\/q        macrocell21   1250   1250  324884  RISE       1
\I2S_1:bI2S:txenable\/main_10  macrocell21   2295   3545  326279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:txenable\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:tx_underflow_sticky\/q
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 326280p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:tx_underflow_sticky\/q       macrocell20   1250   1250  324632  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_1  macrocell20   2294   3544  326280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_521_0/q
Path End       : Net_521_0/main_2
Capture Clock  : Net_521_0/clock_0
Path slack     : 326283p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell25         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
Net_521_0/q       macrocell25   1250   1250  326283  RISE       1
Net_521_0/main_2  macrocell25   2290   3540  326283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_521_0/clock_0                                          macrocell25         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:CtlReg\/control_0
Path End       : \I2S_1:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S_1:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 326292p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:CtlReg\/clock                                  controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\I2S_1:bI2S:CtlReg\/control_0            controlcell1   1210   1210  324672  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/main_0  macrocell20    2321   3531  326292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:tx_underflow_sticky\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_1:bI2S:reset\/q
Path End       : Net_520/main_0
Capture Clock  : Net_520/clock_0
Path slack     : 326349p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2S_Clock:R#1 vs. I2S_Clock:R#2)   333333
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2S_1:bI2S:reset\/clock_0                                 macrocell18         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\I2S_1:bI2S:reset\/q  macrocell18   1250   1250  326349  RISE       1
Net_520/main_0        macrocell19   2224   3474  326349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_520/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1346598p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16539
-------------------------------------   ----- 
End-of-path arrival time (ps)           16539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q           macrocell11    1250   1250  1346598  RISE       1
\SPIM:BSPIM:tx_status_0\/main_0  macrocell2     6033   7283  1346598  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell2     3350  10633  1346598  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell1   5906  16539  1346598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1347126p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -8480
----------------------------------------   ------- 
End-of-path required time (ps)             1355156

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell11     1250   1250  1346598  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   6781   8031  1347126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1347330p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -2850
----------------------------------------   ------- 
End-of-path required time (ps)             1360786

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13456
-------------------------------------   ----- 
End-of-path arrival time (ps)           13456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3   count7cell      1940   1940  1347330  RISE       1
\SPIM:BSPIM:load_rx_data\/main_1  macrocell1      3518   5458  1347330  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1      3350   8808  1347330  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   4648  13456  1347330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 1348119p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15017
-------------------------------------   ----- 
End-of-path arrival time (ps)           15017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3   count7cell     1940   1940  1347330  RISE       1
\SPIM:BSPIM:load_rx_data\/main_1  macrocell1     3518   5458  1347330  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1     3350   8808  1347330  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell1   6209  15017  1348119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1348855p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -8480
----------------------------------------   ------- 
End-of-path required time (ps)             1355156

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell12     1250   1250  1347585  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   5052   6302  1348855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1349545p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -8480
----------------------------------------   ------- 
End-of-path required time (ps)             1355156

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell13     1250   1250  1348540  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4361   5611  1349545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 1349813p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                  -500
----------------------------------------   ------- 
End-of-path required time (ps)             1363136

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13324
-------------------------------------   ----- 
End-of-path arrival time (ps)           13324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  1349813  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell4      3471   7051  1349813  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell4      3350  10401  1349813  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell2    2923  13324  1349813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1352084p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell11   1250   1250  1346598  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell13   6793   8043  1352084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1352084p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell11   1250   1250  1346598  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell15   6793   8043  1352084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_337/main_4
Capture Clock  : Net_337/clock_0
Path slack     : 1352521p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                        model name     delay     AT    slack  edge  Fanout
------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  1352521  RISE       1
Net_337/main_4                  macrocell10     2245   7605  1352521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1352757p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7369
-------------------------------------   ---- 
End-of-path arrival time (ps)           7369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1352757  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell13     3789   7369  1352757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1352843p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7283
-------------------------------------   ---- 
End-of-path arrival time (ps)           7283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell11   1250   1250  1346598  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell16   6033   7283  1352843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_338/main_0
Capture Clock  : Net_338/clock_0
Path slack     : 1352843p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7283
-------------------------------------   ---- 
End-of-path arrival time (ps)           7283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell11   1250   1250  1346598  RISE       1
Net_338/main_0          macrocell17   6033   7283  1352843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_338/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1353136p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6991
-------------------------------------   ---- 
End-of-path arrival time (ps)           6991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1352757  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell11     3411   6991  1353136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1353136p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6991
-------------------------------------   ---- 
End-of-path arrival time (ps)           6991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1352757  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell12     3411   6991  1353136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1353203p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347330  RISE       1
\SPIM:BSPIM:cnt_enable\/main_4   macrocell16   4983   6923  1353203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1353830p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell12   1250   1250  1347585  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell16   5046   6296  1353830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_338/main_1
Capture Clock  : Net_338/clock_0
Path slack     : 1353830p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell12   1250   1250  1347585  RISE       1
Net_338/main_1          macrocell17   5046   6296  1353830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_338/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_337/main_1
Capture Clock  : Net_337/clock_0
Path slack     : 1353897p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell11   1250   1250  1346598  RISE       1
Net_337/main_1          macrocell10   4980   6230  1353897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_339/main_0
Capture Clock  : Net_339/clock_0
Path slack     : 1353897p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell11   1250   1250  1346598  RISE       1
Net_339/main_0          macrocell14   4980   6230  1353897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1353989p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell13   1250   1250  1348540  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell13   4888   6138  1353989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1353989p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell13   1250   1250  1348540  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell15   4888   6138  1353989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1354117p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347330  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell13   4069   6009  1354117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1354117p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347330  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell15   4069   6009  1354117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354590p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1348157  RISE       1
\SPIM:BSPIM:cnt_enable\/main_7   macrocell16   3596   5536  1354590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354596p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1348147  RISE       1
\SPIM:BSPIM:cnt_enable\/main_5   macrocell16   3590   5530  1354596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354601p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5525
-------------------------------------   ---- 
End-of-path arrival time (ps)           5525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348133  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3   macrocell16   3585   5525  1354601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1354668p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347330  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell11   3518   5458  1354668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1354668p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1347330  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell12   3518   5458  1354668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354730p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1348008  RISE       1
\SPIM:BSPIM:cnt_enable\/main_6   macrocell16   3456   5396  1354730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1354744p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell12   1250   1250  1347585  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell13   4132   5382  1354744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1354744p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell12   1250   1250  1347585  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell15   4132   5382  1354744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_337/main_2
Capture Clock  : Net_337/clock_0
Path slack     : 1354769p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell12   1250   1250  1347585  RISE       1
Net_337/main_2          macrocell10   4108   5358  1354769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_339/main_1
Capture Clock  : Net_339/clock_0
Path slack     : 1354769p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell12   1250   1250  1347585  RISE       1
Net_339/main_1          macrocell14   4108   5358  1354769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1354786p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell13   1250   1250  1348540  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell16   4090   5340  1354786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_338/main_2
Capture Clock  : Net_338/clock_0
Path slack     : 1354786p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell13   1250   1250  1348540  RISE       1
Net_338/main_2          macrocell17   4090   5340  1354786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_338/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_337/main_3
Capture Clock  : Net_337/clock_0
Path slack     : 1354914p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell13   1250   1250  1348540  RISE       1
Net_337/main_3          macrocell10   3962   5212  1354914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_339/main_2
Capture Clock  : Net_339/clock_0
Path slack     : 1354914p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell13   1250   1250  1348540  RISE       1
Net_339/main_2          macrocell14   3962   5212  1354914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1354915p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell13   1250   1250  1348540  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell11   3961   5211  1354915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1354915p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell13   1250   1250  1348540  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell12   3961   5211  1354915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1354932p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell11   1250   1250  1346598  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell11   3945   5195  1354932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1354932p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell11   1250   1250  1346598  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell12   3945   5195  1354932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_339/q
Path End       : Net_339/main_3
Capture Clock  : Net_339/clock_0
Path slack     : 1355137p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell14         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_339/q       macrocell14   1250   1250  1355137  RISE       1
Net_339/main_3  macrocell14   3740   4990  1355137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell14         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 1355163p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -4060
----------------------------------------   ------- 
End-of-path required time (ps)             1359576

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell16   1250   1250  1355163  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    3164   4414  1355163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1355346p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1348008  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell11   2840   4780  1355346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1355346p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1348008  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell12   2840   4780  1355346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1355354p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1348008  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell13   2832   4772  1355354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1355354p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4772
-------------------------------------   ---- 
End-of-path arrival time (ps)           4772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1348008  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell15   2832   4772  1355354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1355408p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell12   1250   1250  1347585  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell11   3468   4718  1355408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1355408p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell12   1250   1250  1347585  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell12   3468   4718  1355408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1355471p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348133  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell11   2715   4655  1355471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1355471p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348133  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell12   2715   4655  1355471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1355478p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1348157  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell13   2708   4648  1355478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1355478p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1348157  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell15   2708   4648  1355478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1355485p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1348147  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell11   2701   4641  1355485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1355485p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1348147  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell12   2701   4641  1355485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1355490p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1348147  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell13   2696   4636  1355490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1355490p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1348147  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell15   2696   4636  1355490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 1355490p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348133  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell13   2696   4636  1355490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell13         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1355490p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1348133  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell15   2696   4636  1355490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 1355495p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1348157  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell11   2691   4631  1355495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 1355495p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1348157  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell12   2691   4631  1355495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell12         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 1356573p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell16   1250   1250  1355163  RISE       1
\SPIM:BSPIM:cnt_enable\/main_8  macrocell16   2304   3554  1356573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 1356635p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell15   1250   1250  1356635  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell15   2242   3492  1356635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_337/q
Path End       : Net_337/main_0
Capture Clock  : Net_337/clock_0
Path slack     : 1356639p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   1363636
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)             1360126

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_337/q       macrocell10   1250   1250  1356639  RISE       1
Net_337/main_0  macrocell10   2237   3487  1356639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_337/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1981581p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -2850
--------------------------------------------   ------- 
End-of-path required time (ps)                 1997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15569
-------------------------------------   ----- 
End-of-path arrival time (ps)           15569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0   count7cell      1940   1940  1981581  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_4  macrocell6      5237   7177  1981581  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell6      3350  10527  1981581  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_load    datapathcell3   5042  15569  1981581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_Funk:BSPIM:TxStsReg\/clock
Path slack     : 1983431p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16069
-------------------------------------   ----- 
End-of-path arrival time (ps)           16069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0   count7cell     1940   1940  1981581  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/main_4  macrocell6     5237   7177  1981581  RISE       1
\SPIM_Funk:BSPIM:load_rx_data\/q       macrocell6     3350  10527  1981581  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/status_3    statusicell4   5542  16069  1983431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/clock                           statusicell4        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_Funk:BSPIM:RxStsReg\/clock
Path slack     : 1984339p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15161
-------------------------------------   ----- 
End-of-path arrival time (ps)           15161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  1984339  RISE       1
\SPIM_Funk:BSPIM:rx_status_6\/main_5          macrocell9      5897   9477  1984339  RISE       1
\SPIM_Funk:BSPIM:rx_status_6\/q               macrocell9      3350  12827  1984339  RISE       1
\SPIM_Funk:BSPIM:RxStsReg\/status_6           statusicell5    2335  15161  1984339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:RxStsReg\/clock                           statusicell5        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1984658p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11832
-------------------------------------   ----- 
End-of-path arrival time (ps)           11832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1984658  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_8              macrocell28     8252  11832  1984658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1984658p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11832
-------------------------------------   ----- 
End-of-path arrival time (ps)           11832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1984658  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_8              macrocell29     8252  11832  1984658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1985698p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q            macrocell30     1250   1250  1985698  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell3   7042   8292  1985698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_Funk:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1986162p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1984658  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_3              macrocell30     6748  10328  1986162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_Funk:BSPIM:TxStsReg\/clock
Path slack     : 1986451p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13049
-------------------------------------   ----- 
End-of-path arrival time (ps)           13049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q           macrocell28    1250   1250  1986451  RISE       1
\SPIM_Funk:BSPIM:tx_status_0\/main_0  macrocell7     6153   7403  1986451  RISE       1
\SPIM_Funk:BSPIM:tx_status_0\/q       macrocell7     3350  10753  1986451  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/status_0   statusicell4   2296  13049  1986451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:TxStsReg\/clock                           statusicell4        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 1988009p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q  macrocell28   1250   1250  1986451  RISE       1
Net_23/main_1                macrocell27   7231   8481  1988009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : Net_567/main_2
Capture Clock  : Net_567/clock_0
Path slack     : 1988188p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q  macrocell30   1250   1250  1985698  RISE       1
Net_567/main_2               macrocell31   7052   8302  1988188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1988188p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q          macrocell30   1250   1250  1985698  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_2  macrocell34   7052   8302  1988188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 1988229p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:sR8:Dp:u0\/so_comb  datapathcell3   5360   5360  1988229  RISE       1
Net_23/main_4                        macrocell27     2901   8261  1988229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1988501p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982245  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_3      macrocell28   6049   7989  1988501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1988501p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982245  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_3      macrocell29   6049   7989  1988501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1988501p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982245  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_3     macrocell33   6049   7989  1988501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1988523p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7967
-------------------------------------   ---- 
End-of-path arrival time (ps)           7967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q         macrocell28   1250   1250  1986451  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_0  macrocell32   6717   7967  1988523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1988738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7752
-------------------------------------   ---- 
End-of-path arrival time (ps)           7752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1981581  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_7    macrocell32   5812   7752  1988738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 1989087p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7403
-------------------------------------   ---- 
End-of-path arrival time (ps)           7403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q  macrocell28   1250   1250  1986451  RISE       1
Net_25/main_1                macrocell26   6153   7403  1989087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1989264p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q         macrocell30   1250   1250  1985698  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_2  macrocell32   5976   7226  1989264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 1989278p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q  macrocell30   1250   1250  1985698  RISE       1
Net_23/main_3                macrocell27   5962   7212  1989278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 1989313p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7177
-------------------------------------   ---- 
End-of-path arrival time (ps)           7177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1981581  RISE       1
Net_23/main_9                         macrocell27   5237   7177  1989313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1989429p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7061
-------------------------------------   ---- 
End-of-path arrival time (ps)           7061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982245  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_3    macrocell32   5121   7061  1989429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1989505p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q            macrocell29     1250   1250  1988135  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell3   3235   4485  1989505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_Funk:BSPIM:sR8:Dp:u0\/clock
Path slack     : 1989615p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q            macrocell28     1250   1250  1986451  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell3   3125   4375  1989615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:sR8:Dp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 1989842p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6648
-------------------------------------   ---- 
End-of-path arrival time (ps)           6648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q  macrocell30   1250   1250  1985698  RISE       1
Net_25/main_3                macrocell26   5398   6648  1989842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 1989977p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6513
-------------------------------------   ---- 
End-of-path arrival time (ps)           6513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_4  count7cell    1940   1940  1982245  RISE       1
Net_23/main_5                         macrocell27   4573   6513  1989977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1990201p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1981581  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_7      macrocell28   4349   6289  1990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1990201p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1981581  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_7      macrocell29   4349   6289  1990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1990201p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_0  count7cell    1940   1940  1981581  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_7     macrocell33   4349   6289  1990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 1990571p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1982839  RISE       1
Net_23/main_8                         macrocell27   3979   5919  1990571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 1990572p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1982840  RISE       1
Net_23/main_7                         macrocell27   3978   5918  1990572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 1990574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1982842  RISE       1
Net_23/main_6                         macrocell27   3976   5916  1990574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1990586p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1982839  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_6    macrocell32   3964   5904  1990586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1990589p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1982840  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_5    macrocell32   3961   5901  1990589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1990592p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1982842  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_4    macrocell32   3958   5898  1990592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 1990765p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q  macrocell29   1250   1250  1988135  RISE       1
Net_23/main_2                macrocell27   4475   5725  1990765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 1990770p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q  macrocell29   1250   1250  1988135  RISE       1
Net_25/main_2                macrocell26   4470   5720  1990770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1990792p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q         macrocell29   1250   1250  1988135  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_1  macrocell32   4448   5698  1990792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 1991456p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_23/q       macrocell27   1250   1250  1991456  RISE       1
Net_23/main_0  macrocell27   3784   5034  1991456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:cnt_enable\/q
Path End       : \SPIM_Funk:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_Funk:BSPIM:BitCounter\/clock
Path slack     : 1991506p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -4060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:cnt_enable\/q       macrocell34   1250   1250  1991506  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/enable  count7cell    3184   4434  1991506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1982839  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_6      macrocell28   2891   4831  1991659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1982839  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_6      macrocell29   2891   4831  1991659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_1  count7cell    1940   1940  1982839  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_6     macrocell33   2891   4831  1991659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1982840  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_5      macrocell28   2888   4828  1991662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1982840  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_5      macrocell29   2888   4828  1991662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_2  count7cell    1940   1940  1982840  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_5     macrocell33   2888   4828  1991662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991665p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1982842  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_4      macrocell28   2885   4825  1991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991665p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1982842  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_4      macrocell29   2885   4825  1991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991665p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:BitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:BitCounter\/count_3  count7cell    1940   1940  1982842  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_4     macrocell33   2885   4825  1991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 1991740p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_25/q       macrocell26   1250   1250  1991740  RISE       1
Net_25/main_0  macrocell26   3500   4750  1991740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 1991820p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q  macrocell33   1250   1250  1991820  RISE       1
Net_23/main_10                macrocell27   3420   4670  1991820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1991862p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q       macrocell28   1250   1250  1986451  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_0  macrocell30   3378   4628  1991862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : Net_567/main_0
Capture Clock  : Net_567/clock_0
Path slack     : 1991864p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q  macrocell28   1250   1250  1986451  RISE       1
Net_567/main_0               macrocell31   3376   4626  1991864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1991864p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q          macrocell28   1250   1250  1986451  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_0  macrocell34   3376   4626  1991864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1991871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q       macrocell28   1250   1250  1986451  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_0  macrocell28   3369   4619  1991871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1991871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q       macrocell28   1250   1250  1986451  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_0  macrocell29   3369   4619  1991871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_2\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1991871p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_2\/q        macrocell28   1250   1250  1986451  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_0  macrocell33   3369   4619  1991871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : Net_567/main_1
Capture Clock  : Net_567/clock_0
Path slack     : 1992011p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q  macrocell29   1250   1250  1988135  RISE       1
Net_567/main_1               macrocell31   3229   4479  1992011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1992011p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q          macrocell29   1250   1250  1988135  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_1  macrocell34   3229   4479  1992011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1992017p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q       macrocell29   1250   1250  1988135  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_1  macrocell30   3223   4473  1992017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1992020p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q       macrocell29   1250   1250  1988135  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_1  macrocell28   3220   4470  1992020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1992020p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q       macrocell29   1250   1250  1988135  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_1  macrocell29   3220   4470  1992020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_1\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1992020p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_1\/q        macrocell29   1250   1250  1988135  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_1  macrocell33   3220   4470  1992020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:state_0\/clock_0
Path slack     : 1992308p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q       macrocell30   1250   1250  1985698  RISE       1
\SPIM_Funk:BSPIM:state_0\/main_2  macrocell30   2932   4182  1992308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1992312p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q       macrocell30   1250   1250  1985698  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_2  macrocell28   2928   4178  1992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1992312p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q       macrocell30   1250   1250  1985698  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_2  macrocell29   2928   4178  1992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:state_0\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1992312p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_0\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:state_0\/q        macrocell30   1250   1250  1985698  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_2  macrocell33   2928   4178  1992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : \SPIM_Funk:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_Funk:BSPIM:state_2\/clock_0
Path slack     : 1992612p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q      macrocell33   1250   1250  1991820  RISE       1
\SPIM_Funk:BSPIM:state_2\/main_9  macrocell28   2628   3878  1992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_2\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : \SPIM_Funk:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_Funk:BSPIM:state_1\/clock_0
Path slack     : 1992612p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q      macrocell33   1250   1250  1991820  RISE       1
\SPIM_Funk:BSPIM:state_1\/main_9  macrocell29   2628   3878  1992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:state_1\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:ld_ident\/q
Path End       : \SPIM_Funk:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:ld_ident\/clock_0
Path slack     : 1992612p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:ld_ident\/q       macrocell33   1250   1250  1991820  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/main_8  macrocell33   2628   3878  1992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:ld_ident\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_567/q
Path End       : Net_567/main_3
Capture Clock  : Net_567/clock_0
Path slack     : 1992935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_567/q       macrocell31   1250   1250  1992935  RISE       1
Net_567/main_3  macrocell31   2305   3555  1992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_567/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:cnt_enable\/q
Path End       : \SPIM_Funk:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_Funk:BSPIM:cnt_enable\/clock_0
Path slack     : 1992949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:cnt_enable\/q       macrocell34   1250   1250  1991506  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/main_3  macrocell34   2291   3541  1992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:cnt_enable\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Funk:BSPIM:load_cond\/q
Path End       : \SPIM_Funk:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_Funk:BSPIM:load_cond\/clock_0
Path slack     : 1992951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_Funk:BSPIM:load_cond\/q       macrocell32   1250   1250  1992951  RISE       1
\SPIM_Funk:BSPIM:load_cond\/main_8  macrocell32   2289   3539  1992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_Funk:BSPIM:load_cond\/clock_0                        macrocell32         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

