
WB55_ZigbeeIRRemote.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000145a8  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000910  080146e8  080146e8  000156e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08014ff8  08014ff8  00015ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015000  08015000  00016000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08015004  08015004  00016004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000084  20000008  08015008  00016008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 SYSTEM_DRIVER_CONTEXT 00000011  2000008c  0801508c  0001608c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00001764  200000a0  0801509d  000160a0  2**2
                  ALLOC
  9 ._user_heap_stack 00000604  20001804  0801509d  00016804  2**0
                  ALLOC
 10 .ARM.attributes 0000003a  00000000  00000000  00016b5a  2**0
                  CONTENTS, READONLY
 11 MAPPING_TABLE 00000028  20030000  20030000  00017000  2**2
                  ALLOC
 12 MB_MEM1       000000bc  20030028  20030028  00017000  2**2
                  ALLOC
 13 .MB_MEM2      00000a76  200300e4  0801509d  000160e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 14 .debug_info   00045791  00000000  00000000  00016b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007a66  00000000  00000000  0005c325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00003e60  00000000  00000000  00063d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000243a  00000000  00000000  00067bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002dafb  00000000  00000000  0006a02a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003d883  00000000  00000000  00097b25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010a413  00000000  00000000  000d53a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00005de0  00000000  00000000  001df7bb  2**0
                  CONTENTS, READONLY
 22 .iar.rtmodel  00000288  00000000  00000000  001e559b  2**0
                  CONTENTS, READONLY
 23 .iar_vfe_header 00000030  00000000  00000000  001e5824  2**2
                  CONTENTS, READONLY
 24 .debug_frame  0000e6cc  00000000  00000000  001e5854  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_line_str 00000066  00000000  00000000  001f3f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_types  00003134  00000000  00000000  001f3f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 27 .debug_macinfo 00000665  00000000  00000000  001f70ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 28 .debug_loc    00005de7  00000000  00000000  001f771f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 29 .debug_pubnames 00001511  00000000  00000000  001fd506  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 30 .debug_ranges 00000018  00000000  00000000  001fea17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000a0 	.word	0x200000a0
 800015c:	00000000 	.word	0x00000000
 8000160:	080146d0 	.word	0x080146d0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000a4 	.word	0x200000a4
 800017c:	080146d0 	.word	0x080146d0

08000180 <ZbZclClusterGetEndpoint>:
 8000180:	7b80      	ldrb	r0, [r0, #14]
 8000182:	4770      	bx	lr

08000184 <ZbZclClusterSetCallbackArg>:
 8000184:	6541      	str	r1, [r0, #84]	@ 0x54
 8000186:	4770      	bx	lr

08000188 <ZbZclClusterSetMfrCode>:
 8000188:	8201      	strh	r1, [r0, #16]
 800018a:	4770      	bx	lr

0800018c <ZbZclClusterGetClusterId>:
 800018c:	8980      	ldrh	r0, [r0, #12]
 800018e:	4770      	bx	lr

08000190 <ZbZclClusterSetProfileId>:
 8000190:	b538      	push	{r3, r4, r5, lr}
 8000192:	0004      	movs	r4, r0
 8000194:	000d      	movs	r5, r1
 8000196:	82a5      	strh	r5, [r4, #20]
 8000198:	7ba0      	ldrb	r0, [r4, #14]
 800019a:	28ff      	cmp	r0, #255	@ 0xff
 800019c:	d008      	beq.n	80001b0 <??ZbZclClusterSetProfileId_0>
 800019e:	0020      	movs	r0, r4
 80001a0:	f010 f8ee 	bl	8010380 <ZbZclClusterUnbind>
 80001a4:	7f23      	ldrb	r3, [r4, #28]
 80001a6:	8aa2      	ldrh	r2, [r4, #20]
 80001a8:	7ba1      	ldrb	r1, [r4, #14]
 80001aa:	0020      	movs	r0, r4
 80001ac:	f010 f8a5 	bl	80102fa <ZbZclClusterBind>

080001b0 <??ZbZclClusterSetProfileId_0>:
 80001b0:	bd31      	pop	{r0, r4, r5, pc}

080001b2 <ZbZclClusterGetProfileId>:
 80001b2:	8a80      	ldrh	r0, [r0, #20]
 80001b4:	4770      	bx	lr

080001b6 <ZbZclClusterSetMinSecurity>:
 80001b6:	b430      	push	{r4, r5}
 80001b8:	0003      	movs	r3, r0
 80001ba:	2001      	movs	r0, #1
 80001bc:	7d9a      	ldrb	r2, [r3, #22]
 80001be:	f012 0203 	ands.w	r2, r2, #3
 80001c2:	2a01      	cmp	r2, #1
 80001c4:	d101      	bne.n	80001ca <??ZbZclClusterSetMinSecurity_0>
 80001c6:	2401      	movs	r4, #1
 80001c8:	e000      	b.n	80001cc <??ZbZclClusterSetMinSecurity_1>

080001ca <??ZbZclClusterSetMinSecurity_0>:
 80001ca:	2400      	movs	r4, #0

080001cc <??ZbZclClusterSetMinSecurity_1>:
 80001cc:	000a      	movs	r2, r1
 80001ce:	b2d2      	uxtb	r2, r2
 80001d0:	2aab      	cmp	r2, #171	@ 0xab
 80001d2:	d01d      	beq.n	8000210 <??ZbZclClusterSetMinSecurity_2>
 80001d4:	2aac      	cmp	r2, #172	@ 0xac
 80001d6:	d00f      	beq.n	80001f8 <??ZbZclClusterSetMinSecurity_3>
 80001d8:	2aaf      	cmp	r2, #175	@ 0xaf
 80001da:	d123      	bne.n	8000224 <??ZbZclClusterSetMinSecurity_4>

080001dc <??ZbZclClusterSetMinSecurity_5>:
 80001dc:	8add      	ldrh	r5, [r3, #22]
 80001de:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 80001e2:	4015      	ands	r5, r2
 80001e4:	82dd      	strh	r5, [r3, #22]
 80001e6:	8add      	ldrh	r5, [r3, #22]
 80001e8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80001ec:	4015      	ands	r5, r2
 80001ee:	82dd      	strh	r5, [r3, #22]
 80001f0:	0022      	movs	r2, r4
 80001f2:	b2d2      	uxtb	r2, r2
 80001f4:	2a00      	cmp	r2, #0

080001f6 <??ZbZclClusterSetMinSecurity_6>:
 80001f6:	e017      	b.n	8000228 <??ZbZclClusterSetMinSecurity_7>

080001f8 <??ZbZclClusterSetMinSecurity_3>:
 80001f8:	8ada      	ldrh	r2, [r3, #22]
 80001fa:	f052 0202 	orrs.w	r2, r2, #2
 80001fe:	82da      	strh	r2, [r3, #22]
 8000200:	8ada      	ldrh	r2, [r3, #22]
 8000202:	f052 0201 	orrs.w	r2, r2, #1
 8000206:	82da      	strh	r2, [r3, #22]
 8000208:	0022      	movs	r2, r4
 800020a:	b2d2      	uxtb	r2, r2
 800020c:	2a00      	cmp	r2, #0

0800020e <??ZbZclClusterSetMinSecurity_8>:
 800020e:	e00b      	b.n	8000228 <??ZbZclClusterSetMinSecurity_7>

08000210 <??ZbZclClusterSetMinSecurity_2>:
 8000210:	8add      	ldrh	r5, [r3, #22]
 8000212:	f64f 72fd 	movw	r2, #65533	@ 0xfffd
 8000216:	4015      	ands	r5, r2
 8000218:	82dd      	strh	r5, [r3, #22]
 800021a:	8ada      	ldrh	r2, [r3, #22]
 800021c:	f052 0201 	orrs.w	r2, r2, #1
 8000220:	82da      	strh	r2, [r3, #22]
 8000222:	e001      	b.n	8000228 <??ZbZclClusterSetMinSecurity_7>

08000224 <??ZbZclClusterSetMinSecurity_4>:
 8000224:	2200      	movs	r2, #0
 8000226:	0010      	movs	r0, r2

08000228 <??ZbZclClusterSetMinSecurity_7>:
 8000228:	0002      	movs	r2, r0
 800022a:	b2d2      	uxtb	r2, r2
 800022c:	2a00      	cmp	r2, #0
 800022e:	d000      	beq.n	8000232 <??ZbZclClusterSetMinSecurity_9>
 8000230:	7499      	strb	r1, [r3, #18]

08000232 <??ZbZclClusterSetMinSecurity_9>:
 8000232:	b2c0      	uxtb	r0, r0
 8000234:	bc30      	pop	{r4, r5}
 8000236:	4770      	bx	lr

08000238 <ZbZclClusterCheckMinSecurity>:
 8000238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800023c:	0004      	movs	r4, r0
 800023e:	000d      	movs	r5, r1
 8000240:	0016      	movs	r6, r2
 8000242:	2700      	movs	r7, #0
 8000244:	7ca0      	ldrb	r0, [r4, #18]
 8000246:	28af      	cmp	r0, #175	@ 0xaf
 8000248:	d102      	bne.n	8000250 <??ZbZclClusterCheckMinSecurity_0>
 800024a:	2001      	movs	r0, #1
 800024c:	0007      	movs	r7, r0
 800024e:	e073      	b.n	8000338 <??ZbZclClusterCheckMinSecurity_1>

08000250 <??ZbZclClusterCheckMinSecurity_0>:
 8000250:	7ca0      	ldrb	r0, [r4, #18]
 8000252:	28ac      	cmp	r0, #172	@ 0xac
 8000254:	d10a      	bne.n	800026c <??ZbZclClusterCheckMinSecurity_2>
 8000256:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 800025a:	28ac      	cmp	r0, #172	@ 0xac
 800025c:	d003      	beq.n	8000266 <??ZbZclClusterCheckMinSecurity_3>
 800025e:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8000262:	28ab      	cmp	r0, #171	@ 0xab
 8000264:	d101      	bne.n	800026a <??ZbZclClusterCheckMinSecurity_4>

08000266 <??ZbZclClusterCheckMinSecurity_3>:
 8000266:	2001      	movs	r0, #1
 8000268:	0007      	movs	r7, r0

0800026a <??ZbZclClusterCheckMinSecurity_4>:
 800026a:	e065      	b.n	8000338 <??ZbZclClusterCheckMinSecurity_1>

0800026c <??ZbZclClusterCheckMinSecurity_2>:
 800026c:	7ca0      	ldrb	r0, [r4, #18]
 800026e:	28ab      	cmp	r0, #171	@ 0xab
 8000270:	d162      	bne.n	8000338 <??ZbZclClusterCheckMinSecurity_1>
 8000272:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8000276:	28ab      	cmp	r0, #171	@ 0xab
 8000278:	d102      	bne.n	8000280 <??ZbZclClusterCheckMinSecurity_6>
 800027a:	2001      	movs	r0, #1
 800027c:	0007      	movs	r7, r0
 800027e:	e05b      	b.n	8000338 <??ZbZclClusterCheckMinSecurity_1>

08000280 <??ZbZclClusterCheckMinSecurity_6>:
 8000280:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 8000284:	28ac      	cmp	r0, #172	@ 0xac
 8000286:	d157      	bne.n	8000338 <??ZbZclClusterCheckMinSecurity_1>

08000288 <??ZbZclClusterCheckMinSecurity_7>:
 8000288:	89a0      	ldrh	r0, [r4, #12]
 800028a:	2819      	cmp	r0, #25
 800028c:	d114      	bne.n	80002b8 <??ZbZclClusterCheckMinSecurity_8>
 800028e:	7f20      	ldrb	r0, [r4, #28]
 8000290:	2801      	cmp	r0, #1
 8000292:	d111      	bne.n	80002b8 <??ZbZclClusterCheckMinSecurity_8>
 8000294:	0028      	movs	r0, r5
 8000296:	f00f fb60 	bl	800f95a <ZbApsAddrIsBcast>
 800029a:	2800      	cmp	r0, #0
 800029c:	d00b      	beq.n	80002b6 <??ZbZclClusterCheckMinSecurity_9>
 800029e:	7830      	ldrb	r0, [r6, #0]
 80002a0:	2801      	cmp	r0, #1
 80002a2:	d108      	bne.n	80002b6 <??ZbZclClusterCheckMinSecurity_9>
 80002a4:	78b0      	ldrb	r0, [r6, #2]
 80002a6:	2801      	cmp	r0, #1
 80002a8:	d105      	bne.n	80002b6 <??ZbZclClusterCheckMinSecurity_9>
 80002aa:	79f0      	ldrb	r0, [r6, #7]
 80002ac:	2800      	cmp	r0, #0
 80002ae:	d102      	bne.n	80002b6 <??ZbZclClusterCheckMinSecurity_9>
 80002b0:	2001      	movs	r0, #1
 80002b2:	0007      	movs	r7, r0
 80002b4:	e040      	b.n	8000338 <??ZbZclClusterCheckMinSecurity_1>

080002b6 <??ZbZclClusterCheckMinSecurity_9>:
 80002b6:	e03f      	b.n	8000338 <??ZbZclClusterCheckMinSecurity_1>

080002b8 <??ZbZclClusterCheckMinSecurity_8>:
 80002b8:	f240 7802 	movw	r8, #1794	@ 0x702
 80002bc:	89a0      	ldrh	r0, [r4, #12]
 80002be:	4540      	cmp	r0, r8
 80002c0:	d11a      	bne.n	80002f8 <??ZbZclClusterCheckMinSecurity_10>
 80002c2:	7f20      	ldrb	r0, [r4, #28]
 80002c4:	2800      	cmp	r0, #0
 80002c6:	d117      	bne.n	80002f8 <??ZbZclClusterCheckMinSecurity_10>
 80002c8:	7830      	ldrb	r0, [r6, #0]
 80002ca:	2800      	cmp	r0, #0
 80002cc:	d114      	bne.n	80002f8 <??ZbZclClusterCheckMinSecurity_10>
 80002ce:	79f0      	ldrb	r0, [r6, #7]
 80002d0:	2800      	cmp	r0, #0
 80002d2:	d111      	bne.n	80002f8 <??ZbZclClusterCheckMinSecurity_10>
 80002d4:	78b0      	ldrb	r0, [r6, #2]
 80002d6:	2800      	cmp	r0, #0
 80002d8:	d10e      	bne.n	80002f8 <??ZbZclClusterCheckMinSecurity_10>
 80002da:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 80002dc:	2802      	cmp	r0, #2
 80002de:	d30b      	bcc.n	80002f8 <??ZbZclClusterCheckMinSecurity_10>
 80002e0:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 80002e2:	f000 ff6d 	bl	80011c0 <pletoh16>
 80002e6:	0001      	movs	r1, r0
 80002e8:	f240 3206 	movw	r2, #774	@ 0x306
 80002ec:	b289      	uxth	r1, r1
 80002ee:	4291      	cmp	r1, r2
 80002f0:	d102      	bne.n	80002f8 <??ZbZclClusterCheckMinSecurity_10>
 80002f2:	2101      	movs	r1, #1
 80002f4:	000f      	movs	r7, r1
 80002f6:	e01f      	b.n	8000338 <??ZbZclClusterCheckMinSecurity_1>

080002f8 <??ZbZclClusterCheckMinSecurity_10>:
 80002f8:	89a0      	ldrh	r0, [r4, #12]
 80002fa:	4540      	cmp	r0, r8
 80002fc:	d11b      	bne.n	8000336 <??ZbZclClusterCheckMinSecurity_11>
 80002fe:	7f20      	ldrb	r0, [r4, #28]
 8000300:	2801      	cmp	r0, #1
 8000302:	d118      	bne.n	8000336 <??ZbZclClusterCheckMinSecurity_11>
 8000304:	7830      	ldrb	r0, [r6, #0]
 8000306:	2800      	cmp	r0, #0
 8000308:	d114      	bne.n	8000334 <??ZbZclClusterCheckMinSecurity_12>
 800030a:	79f0      	ldrb	r0, [r6, #7]
 800030c:	2801      	cmp	r0, #1
 800030e:	d111      	bne.n	8000334 <??ZbZclClusterCheckMinSecurity_12>
 8000310:	78b0      	ldrb	r0, [r6, #2]
 8000312:	2801      	cmp	r0, #1
 8000314:	d10e      	bne.n	8000334 <??ZbZclClusterCheckMinSecurity_12>
 8000316:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8000318:	2802      	cmp	r0, #2
 800031a:	d30b      	bcc.n	8000334 <??ZbZclClusterCheckMinSecurity_12>
 800031c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 800031e:	f000 ff4f 	bl	80011c0 <pletoh16>
 8000322:	0001      	movs	r1, r0
 8000324:	f240 3206 	movw	r2, #774	@ 0x306
 8000328:	b289      	uxth	r1, r1
 800032a:	4291      	cmp	r1, r2
 800032c:	d102      	bne.n	8000334 <??ZbZclClusterCheckMinSecurity_12>
 800032e:	2101      	movs	r1, #1
 8000330:	000f      	movs	r7, r1
 8000332:	e001      	b.n	8000338 <??ZbZclClusterCheckMinSecurity_1>

08000334 <??ZbZclClusterCheckMinSecurity_12>:
 8000334:	e000      	b.n	8000338 <??ZbZclClusterCheckMinSecurity_1>

08000336 <??ZbZclClusterCheckMinSecurity_11>:
 8000336:	e7ff      	b.n	8000338 <??ZbZclClusterCheckMinSecurity_1>

08000338 <??ZbZclClusterCheckMinSecurity_1>:
 8000338:	0038      	movs	r0, r7
 800033a:	b2c0      	uxtb	r0, r0
 800033c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000340 <ZbZclClusterSetTxOptions>:
 8000340:	05ca      	lsls	r2, r1, #23
 8000342:	d400      	bmi.n	8000346 <??ZbZclClusterSetTxOptions_0>

08000344 <??ZbZclClusterSetTxOptions_1>:
 8000344:	82c1      	strh	r1, [r0, #22]

08000346 <??ZbZclClusterSetTxOptions_0>:
 8000346:	4770      	bx	lr

08000348 <ZbZclClusterGetTxOptions>:
 8000348:	8ac0      	ldrh	r0, [r0, #22]
 800034a:	f64f 61ff 	movw	r1, #65279	@ 0xfeff
 800034e:	4008      	ands	r0, r1
 8000350:	4770      	bx	lr

08000352 <ZbZclTxOptsFromSecurityStatus>:
 8000352:	0001      	movs	r1, r0
 8000354:	2000      	movs	r0, #0
 8000356:	f050 0004 	orrs.w	r0, r0, #4
 800035a:	f050 0008 	orrs.w	r0, r0, #8
 800035e:	000a      	movs	r2, r1
 8000360:	b2d2      	uxtb	r2, r2
 8000362:	2aab      	cmp	r2, #171	@ 0xab
 8000364:	d102      	bne.n	800036c <??ZbZclTxOptsFromSecurityStatus_0>
 8000366:	f050 0001 	orrs.w	r0, r0, #1
 800036a:	e007      	b.n	800037c <??ZbZclTxOptsFromSecurityStatus_1>

0800036c <??ZbZclTxOptsFromSecurityStatus_0>:
 800036c:	000a      	movs	r2, r1
 800036e:	b2d2      	uxtb	r2, r2
 8000370:	2aac      	cmp	r2, #172	@ 0xac
 8000372:	d103      	bne.n	800037c <??ZbZclTxOptsFromSecurityStatus_1>
 8000374:	f050 0001 	orrs.w	r0, r0, #1
 8000378:	f050 0002 	orrs.w	r0, r0, #2

0800037c <??ZbZclTxOptsFromSecurityStatus_1>:
 800037c:	b280      	uxth	r0, r0
 800037e:	4770      	bx	lr

08000380 <ZbZclClusterGetDirection>:
 8000380:	7f00      	ldrb	r0, [r0, #28]
 8000382:	4770      	bx	lr

08000384 <ZbZclClusterGetDirectionStr>:
 8000384:	0001      	movs	r1, r0
 8000386:	7f08      	ldrb	r0, [r1, #28]
 8000388:	2800      	cmp	r0, #0
 800038a:	d003      	beq.n	8000394 <??ZbZclClusterGetDirectionStr_0>
 800038c:	2802      	cmp	r0, #2
 800038e:	d005      	beq.n	800039c <??ZbZclClusterGetDirectionStr_1>
 8000390:	d302      	bcc.n	8000398 <??ZbZclClusterGetDirectionStr_2>
 8000392:	e005      	b.n	80003a0 <??ZbZclClusterGetDirectionStr_3>

08000394 <??ZbZclClusterGetDirectionStr_0>:
 8000394:	4803      	ldr	r0, [pc, #12]	@ (80003a4 <??DataTable1>)
 8000396:	e004      	b.n	80003a2 <??ZbZclClusterGetDirectionStr_4>

08000398 <??ZbZclClusterGetDirectionStr_2>:
 8000398:	4803      	ldr	r0, [pc, #12]	@ (80003a8 <??DataTable1_1>)
 800039a:	e002      	b.n	80003a2 <??ZbZclClusterGetDirectionStr_4>

0800039c <??ZbZclClusterGetDirectionStr_1>:
 800039c:	4803      	ldr	r0, [pc, #12]	@ (80003ac <??DataTable1_2>)
 800039e:	e000      	b.n	80003a2 <??ZbZclClusterGetDirectionStr_4>

080003a0 <??ZbZclClusterGetDirectionStr_3>:
 80003a0:	4803      	ldr	r0, [pc, #12]	@ (80003b0 <??DataTable1_3>)

080003a2 <??ZbZclClusterGetDirectionStr_4>:
 80003a2:	4770      	bx	lr

080003a4 <??DataTable1>:
 80003a4:	4b8c 0801                                   .K..

080003a8 <??DataTable1_1>:
 80003a8:	4b94 0801                                   .K..

080003ac <??DataTable1_2>:
 80003ac:	4b9c 0801                                   .K..

080003b0 <??DataTable1_3>:
 80003b0:	4ba4 0801                                   .K..

080003b4 <ZbZclClusterSetDiscoverRoute>:
 80003b4:	7601      	strb	r1, [r0, #24]
 80003b6:	4770      	bx	lr

080003b8 <ZbZclClusterSetRadius>:
 80003b8:	7641      	strb	r1, [r0, #25]
 80003ba:	4770      	bx	lr

080003bc <ZbZclClusterGetRadius>:
 80003bc:	7e40      	ldrb	r0, [r0, #25]
 80003be:	4770      	bx	lr

080003c0 <ZbZclClusterSetMaxAsduLength>:
 80003c0:	b410      	push	{r4}
 80003c2:	0002      	movs	r2, r0
 80003c4:	000b      	movs	r3, r1
 80003c6:	0018      	movs	r0, r3
 80003c8:	b280      	uxth	r0, r0
 80003ca:	f240 74d1 	movw	r4, #2001	@ 0x7d1
 80003ce:	42a0      	cmp	r0, r4
 80003d0:	d301      	bcc.n	80003d6 <??ZbZclClusterSetMaxAsduLength_0>
 80003d2:	2000      	movs	r0, #0
 80003d4:	e007      	b.n	80003e6 <??ZbZclClusterSetMaxAsduLength_1>

080003d6 <??ZbZclClusterSetMaxAsduLength_0>:
 80003d6:	0018      	movs	r0, r3
 80003d8:	b280      	uxth	r0, r0
 80003da:	2839      	cmp	r0, #57	@ 0x39
 80003dc:	d201      	bcs.n	80003e2 <??ZbZclClusterSetMaxAsduLength_2>
 80003de:	2039      	movs	r0, #57	@ 0x39
 80003e0:	0003      	movs	r3, r0

080003e2 <??ZbZclClusterSetMaxAsduLength_2>:
 80003e2:	8353      	strh	r3, [r2, #26]
 80003e4:	2001      	movs	r0, #1

080003e6 <??ZbZclClusterSetMaxAsduLength_1>:
 80003e6:	bc10      	pop	{r4}
 80003e8:	4770      	bx	lr

080003ea <ZbZclClusterGetMaxAsduLength>:
 80003ea:	8b40      	ldrh	r0, [r0, #26]
 80003ec:	4770      	bx	lr

080003ee <ZbZclClusterInitCommandReq>:
 80003ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80003f2:	0004      	movs	r4, r0
 80003f4:	000d      	movs	r5, r1
 80003f6:	2630      	movs	r6, #48	@ 0x30
 80003f8:	2700      	movs	r7, #0
 80003fa:	46a8      	mov	r8, r5
 80003fc:	003a      	movs	r2, r7
 80003fe:	0031      	movs	r1, r6
 8000400:	4640      	mov	r0, r8
 8000402:	f005 fc1e 	bl	8005c42 <__aeabi_memset>
 8000406:	8aa0      	ldrh	r0, [r4, #20]
 8000408:	8228      	strh	r0, [r5, #16]
 800040a:	89a0      	ldrh	r0, [r4, #12]
 800040c:	8268      	strh	r0, [r5, #18]
 800040e:	7ba0      	ldrb	r0, [r4, #14]
 8000410:	82a8      	strh	r0, [r5, #20]
 8000412:	8ae0      	ldrh	r0, [r4, #22]
 8000414:	82e8      	strh	r0, [r5, #22]
 8000416:	7e20      	ldrb	r0, [r4, #24]
 8000418:	7628      	strb	r0, [r5, #24]
 800041a:	7e60      	ldrb	r0, [r4, #25]
 800041c:	7668      	strb	r0, [r5, #25]
 800041e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000422 <ZbZclClusterInitApsdeReq>:
 8000422:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000426:	0005      	movs	r5, r0
 8000428:	000e      	movs	r6, r1
 800042a:	0014      	movs	r4, r2
 800042c:	2730      	movs	r7, #48	@ 0x30
 800042e:	f05f 0800 	movs.w	r8, #0
 8000432:	46b1      	mov	r9, r6
 8000434:	4642      	mov	r2, r8
 8000436:	0039      	movs	r1, r7
 8000438:	4648      	mov	r0, r9
 800043a:	f005 fc02 	bl	8005c42 <__aeabi_memset>
 800043e:	8aa8      	ldrh	r0, [r5, #20]
 8000440:	8230      	strh	r0, [r6, #16]
 8000442:	89a8      	ldrh	r0, [r5, #12]
 8000444:	8270      	strh	r0, [r6, #18]
 8000446:	7ba8      	ldrb	r0, [r5, #14]
 8000448:	82b0      	strh	r0, [r6, #20]
 800044a:	8ae8      	ldrh	r0, [r5, #22]
 800044c:	84b0      	strh	r0, [r6, #36]	@ 0x24
 800044e:	7e28      	ldrb	r0, [r5, #24]
 8000450:	f886 0026 	strb.w	r0, [r6, #38]	@ 0x26
 8000454:	7e68      	ldrb	r0, [r5, #25]
 8000456:	f886 0027 	strb.w	r0, [r6, #39]	@ 0x27
 800045a:	2c00      	cmp	r4, #0
 800045c:	d00b      	beq.n	8000476 <??ZbZclClusterInitApsdeReq_0>
 800045e:	8ab0      	ldrh	r0, [r6, #20]
 8000460:	28ff      	cmp	r0, #255	@ 0xff
 8000462:	d101      	bne.n	8000468 <??ZbZclClusterInitApsdeReq_1>
 8000464:	8860      	ldrh	r0, [r4, #2]
 8000466:	82b0      	strh	r0, [r6, #20]

08000468 <??ZbZclClusterInitApsdeReq_1>:
 8000468:	8c20      	ldrh	r0, [r4, #32]
 800046a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800046e:	4288      	cmp	r0, r1
 8000470:	d001      	beq.n	8000476 <??ZbZclClusterInitApsdeReq_0>
 8000472:	8c20      	ldrh	r0, [r4, #32]
 8000474:	8230      	strh	r0, [r6, #16]

08000476 <??ZbZclClusterInitApsdeReq_0>:
 8000476:	e8bd 83f1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, pc}
	...

0800047c <zcl_persist_handle_set>:
 800047c:	e92d 4ffe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000480:	0004      	movs	r4, r0
 8000482:	000d      	movs	r5, r1
 8000484:	0016      	movs	r6, r2
 8000486:	2700      	movs	r7, #0

08000488 <??zcl_persist_handle_set_0>:
 8000488:	0038      	movs	r0, r7
 800048a:	0031      	movs	r1, r6
 800048c:	b280      	uxth	r0, r0
 800048e:	b289      	uxth	r1, r1
 8000490:	4288      	cmp	r0, r1
 8000492:	d23a      	bcs.n	800050a <??zcl_persist_handle_set_1>
 8000494:	0030      	movs	r0, r6
 8000496:	b280      	uxth	r0, r0
 8000498:	0039      	movs	r1, r7
 800049a:	b289      	uxth	r1, r1
 800049c:	1d09      	adds	r1, r1, #4
 800049e:	4288      	cmp	r0, r1
 80004a0:	d201      	bcs.n	80004a6 <??zcl_persist_handle_set_2>
 80004a2:	2087      	movs	r0, #135	@ 0x87
 80004a4:	e032      	b.n	800050c <??zcl_persist_handle_set_3>

080004a6 <??zcl_persist_handle_set_2>:
 80004a6:	0038      	movs	r0, r7
 80004a8:	b280      	uxth	r0, r0
 80004aa:	4428      	add	r0, r5
 80004ac:	f000 fe88 	bl	80011c0 <pletoh16>
 80004b0:	4680      	mov	r8, r0
 80004b2:	1cbf      	adds	r7, r7, #2
 80004b4:	0038      	movs	r0, r7
 80004b6:	b280      	uxth	r0, r0
 80004b8:	4428      	add	r0, r5
 80004ba:	f000 fe81 	bl	80011c0 <pletoh16>
 80004be:	4681      	mov	r9, r0
 80004c0:	1cbf      	adds	r7, r7, #2
 80004c2:	0030      	movs	r0, r6
 80004c4:	b280      	uxth	r0, r0
 80004c6:	4649      	mov	r1, r9
 80004c8:	b289      	uxth	r1, r1
 80004ca:	fa11 f187 	uxtah	r1, r1, r7
 80004ce:	4288      	cmp	r0, r1
 80004d0:	da01      	bge.n	80004d6 <??zcl_persist_handle_set_4>
 80004d2:	2087      	movs	r0, #135	@ 0x87
 80004d4:	e01a      	b.n	800050c <??zcl_persist_handle_set_3>

080004d6 <??zcl_persist_handle_set_4>:
 80004d6:	0038      	movs	r0, r7
 80004d8:	b280      	uxth	r0, r0
 80004da:	4428      	add	r0, r5
 80004dc:	4682      	mov	sl, r0
 80004de:	eb19 0707 	adds.w	r7, r9, r7
 80004e2:	2006      	movs	r0, #6
 80004e4:	9001      	str	r0, [sp, #4]
 80004e6:	4648      	mov	r0, r9
 80004e8:	b280      	uxth	r0, r0
 80004ea:	9000      	str	r0, [sp, #0]
 80004ec:	4653      	mov	r3, sl
 80004ee:	4642      	mov	r2, r8
 80004f0:	b292      	uxth	r2, r2
 80004f2:	2100      	movs	r1, #0
 80004f4:	0020      	movs	r0, r4
 80004f6:	f001 f988 	bl	800180a <ZbZclAttrWrite>
 80004fa:	4683      	mov	fp, r0
 80004fc:	4658      	mov	r0, fp
 80004fe:	b2c0      	uxtb	r0, r0
 8000500:	2800      	cmp	r0, #0
 8000502:	d0c1      	beq.n	8000488 <??zcl_persist_handle_set_0>
 8000504:	4658      	mov	r0, fp
 8000506:	b2c0      	uxtb	r0, r0
 8000508:	e000      	b.n	800050c <??zcl_persist_handle_set_3>

0800050a <??zcl_persist_handle_set_1>:
 800050a:	2000      	movs	r0, #0

0800050c <??zcl_persist_handle_set_3>:
 800050c:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000510 <ZbZclHandleReadAttr>:
 8000510:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000514:	b092      	sub	sp, #72	@ 0x48
 8000516:	0005      	movs	r5, r0
 8000518:	000e      	movs	r6, r1
 800051a:	0017      	movs	r7, r2
 800051c:	f20f 1aa4 	addw	sl, pc, #420	@ 0x1a4
 8000520:	2300      	movs	r3, #0
 8000522:	4652      	mov	r2, sl
 8000524:	8b69      	ldrh	r1, [r5, #26]
 8000526:	68a8      	ldr	r0, [r5, #8]
 8000528:	f00f ff82 	bl	8010430 <zb_heap_alloc>
 800052c:	0004      	movs	r4, r0
 800052e:	2c00      	cmp	r4, #0
 8000530:	d106      	bne.n	8000540 <??ZbZclHandleReadAttr_0>
 8000532:	2389      	movs	r3, #137	@ 0x89
 8000534:	0032      	movs	r2, r6
 8000536:	0039      	movs	r1, r7
 8000538:	0028      	movs	r0, r5
 800053a:	f00f fe3c 	bl	80101b6 <ZbZclSendDefaultResponse>
 800053e:	e0bd      	b.n	80006bc <??ZbZclHandleReadAttr_1>

08000540 <??ZbZclHandleReadAttr_0>:
 8000540:	f05f 0808 	movs.w	r8, #8
 8000544:	f05f 0900 	movs.w	r9, #0
 8000548:	f10d 0b0c 	add.w	fp, sp, #12
 800054c:	464a      	mov	r2, r9
 800054e:	4641      	mov	r1, r8
 8000550:	4658      	mov	r0, fp
 8000552:	f005 fb76 	bl	8005c42 <__aeabi_memset>
 8000556:	2000      	movs	r0, #0
 8000558:	f88d 000c 	strb.w	r0, [sp, #12]
 800055c:	7870      	ldrb	r0, [r6, #1]
 800055e:	f88d 000d 	strb.w	r0, [sp, #13]
 8000562:	78b0      	ldrb	r0, [r6, #2]
 8000564:	2800      	cmp	r0, #0
 8000566:	d101      	bne.n	800056c <??ZbZclHandleReadAttr_2>
 8000568:	2001      	movs	r0, #1
 800056a:	e000      	b.n	800056e <??ZbZclHandleReadAttr_3>

0800056c <??ZbZclHandleReadAttr_2>:
 800056c:	2000      	movs	r0, #0

0800056e <??ZbZclHandleReadAttr_3>:
 800056e:	f88d 000e 	strb.w	r0, [sp, #14]
 8000572:	2001      	movs	r0, #1
 8000574:	f88d 000f 	strb.w	r0, [sp, #15]
 8000578:	88b0      	ldrh	r0, [r6, #4]
 800057a:	f8ad 0010 	strh.w	r0, [sp, #16]
 800057e:	79b0      	ldrb	r0, [r6, #6]
 8000580:	f88d 0012 	strb.w	r0, [sp, #18]
 8000584:	2001      	movs	r0, #1
 8000586:	f88d 0013 	strb.w	r0, [sp, #19]
 800058a:	8b6a      	ldrh	r2, [r5, #26]
 800058c:	0021      	movs	r1, r4
 800058e:	a803      	add	r0, sp, #12
 8000590:	f000 fca3 	bl	8000eda <ZbZclAppendHeader>
 8000594:	4681      	mov	r9, r0
 8000596:	f1b9 0f00 	cmp.w	r9, #0
 800059a:	d50c      	bpl.n	80005b6 <??ZbZclHandleReadAttr_4>
 800059c:	2300      	movs	r3, #0
 800059e:	4652      	mov	r2, sl
 80005a0:	0021      	movs	r1, r4
 80005a2:	68a8      	ldr	r0, [r5, #8]
 80005a4:	f00f ff53 	bl	801044e <zb_heap_free>
 80005a8:	2380      	movs	r3, #128	@ 0x80
 80005aa:	0032      	movs	r2, r6
 80005ac:	0039      	movs	r1, r7
 80005ae:	0028      	movs	r0, r5
 80005b0:	f00f fe01 	bl	80101b6 <ZbZclSendDefaultResponse>
 80005b4:	e082      	b.n	80006bc <??ZbZclHandleReadAttr_1>

080005b6 <??ZbZclHandleReadAttr_4>:
 80005b6:	46c8      	mov	r8, r9

080005b8 <??ZbZclHandleReadAttr_5>:
 80005b8:	8d38      	ldrh	r0, [r7, #40]	@ 0x28
 80005ba:	2802      	cmp	r0, #2
 80005bc:	d353      	bcc.n	8000666 <??ZbZclHandleReadAttr_6>

080005be <??ZbZclHandleReadAttr_7>:
 80005be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80005c0:	f000 fdfe 	bl	80011c0 <pletoh16>
 80005c4:	f8ad 000a 	strh.w	r0, [sp, #10]
 80005c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80005ca:	1c80      	adds	r0, r0, #2
 80005cc:	6278      	str	r0, [r7, #36]	@ 0x24
 80005ce:	8d38      	ldrh	r0, [r7, #40]	@ 0x28
 80005d0:	1e80      	subs	r0, r0, #2
 80005d2:	8538      	strh	r0, [r7, #40]	@ 0x28
 80005d4:	f118 0004 	adds.w	r0, r8, #4
 80005d8:	8b69      	ldrh	r1, [r5, #26]
 80005da:	4288      	cmp	r0, r1
 80005dc:	d243      	bcs.n	8000666 <??ZbZclHandleReadAttr_6>

080005de <??ZbZclHandleReadAttr_8>:
 80005de:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 80005e2:	eb04 0008 	add.w	r0, r4, r8
 80005e6:	f000 fe37 	bl	8001258 <putle16>
 80005ea:	f118 0802 	adds.w	r8, r8, #2
 80005ee:	2000      	movs	r0, #0
 80005f0:	9001      	str	r0, [sp, #4]
 80005f2:	8b68      	ldrh	r0, [r5, #26]
 80005f4:	ebb0 0008 	subs.w	r0, r0, r8
 80005f8:	1e80      	subs	r0, r0, #2
 80005fa:	9000      	str	r0, [sp, #0]
 80005fc:	eb04 0008 	add.w	r0, r4, r8
 8000600:	1c83      	adds	r3, r0, #2
 8000602:	aa02      	add	r2, sp, #8
 8000604:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 8000608:	0028      	movs	r0, r5
 800060a:	f000 ffac 	bl	8001566 <ZbZclAttrRead>
 800060e:	4683      	mov	fp, r0
 8000610:	f804 b008 	strb.w	fp, [r4, r8]
 8000614:	f118 0801 	adds.w	r8, r8, #1
 8000618:	4658      	mov	r0, fp
 800061a:	b2c0      	uxtb	r0, r0
 800061c:	2889      	cmp	r0, #137	@ 0x89
 800061e:	d022      	beq.n	8000666 <??ZbZclHandleReadAttr_6>

08000620 <??ZbZclHandleReadAttr_9>:
 8000620:	4658      	mov	r0, fp
 8000622:	b2c0      	uxtb	r0, r0
 8000624:	2800      	cmp	r0, #0
 8000626:	d1c7      	bne.n	80005b8 <??ZbZclHandleReadAttr_5>

08000628 <??ZbZclHandleReadAttr_10>:
 8000628:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800062c:	f804 0008 	strb.w	r0, [r4, r8]
 8000630:	f118 0801 	adds.w	r8, r8, #1
 8000634:	2300      	movs	r3, #0
 8000636:	8b6a      	ldrh	r2, [r5, #26]
 8000638:	ebb2 0208 	subs.w	r2, r2, r8
 800063c:	eb04 0108 	add.w	r1, r4, r8
 8000640:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8000644:	f001 fdbb 	bl	80021be <ZbZclAttrParseLength>
 8000648:	4681      	mov	r9, r0
 800064a:	f1b9 0f00 	cmp.w	r9, #0
 800064e:	d507      	bpl.n	8000660 <??ZbZclHandleReadAttr_11>
 8000650:	f1b8 0801 	subs.w	r8, r8, #1
 8000654:	2087      	movs	r0, #135	@ 0x87
 8000656:	eb04 0108 	add.w	r1, r4, r8
 800065a:	f801 0c01 	strb.w	r0, [r1, #-1]
 800065e:	e7ab      	b.n	80005b8 <??ZbZclHandleReadAttr_5>

08000660 <??ZbZclHandleReadAttr_11>:
 8000660:	eb19 0808 	adds.w	r8, r9, r8
 8000664:	e7a8      	b.n	80005b8 <??ZbZclHandleReadAttr_5>

08000666 <??ZbZclHandleReadAttr_6>:
 8000666:	003a      	movs	r2, r7
 8000668:	a906      	add	r1, sp, #24
 800066a:	0028      	movs	r0, r5
 800066c:	f7ff fed9 	bl	8000422 <ZbZclClusterInitApsdeReq>
 8000670:	a806      	add	r0, sp, #24
 8000672:	f117 0110 	adds.w	r1, r7, #16
 8000676:	2210      	movs	r2, #16
 8000678:	f013 f94b 	bl	8013912 <__aeabi_memcpy>
 800067c:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 8000680:	f7ff fe67 	bl	8000352 <ZbZclTxOptsFromSecurityStatus>
 8000684:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8000688:	7da8      	ldrb	r0, [r5, #22]
 800068a:	0700      	lsls	r0, r0, #28
 800068c:	d406      	bmi.n	800069c <??ZbZclHandleReadAttr_12>
 800068e:	f8bd 103c 	ldrh.w	r1, [sp, #60]	@ 0x3c
 8000692:	f64f 70f7 	movw	r0, #65527	@ 0xfff7
 8000696:	4001      	ands	r1, r0
 8000698:	f8ad 103c 	strh.w	r1, [sp, #60]	@ 0x3c

0800069c <??ZbZclHandleReadAttr_12>:
 800069c:	940c      	str	r4, [sp, #48]	@ 0x30
 800069e:	4640      	mov	r0, r8
 80006a0:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 80006a4:	2300      	movs	r3, #0
 80006a6:	2200      	movs	r2, #0
 80006a8:	a906      	add	r1, sp, #24
 80006aa:	68a8      	ldr	r0, [r5, #8]
 80006ac:	f00f f90e 	bl	800f8cc <ZbApsdeDataReqCallback>
 80006b0:	2300      	movs	r3, #0
 80006b2:	4652      	mov	r2, sl
 80006b4:	0021      	movs	r1, r4
 80006b6:	68a8      	ldr	r0, [r5, #8]
 80006b8:	f00f fec9 	bl	801044e <zb_heap_free>

080006bc <??ZbZclHandleReadAttr_1>:
 80006bc:	b013      	add	sp, #76	@ 0x4c
 80006be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080006c4 <??DataTable1>:
 80006c4:	0000 0000                                   ....

080006c8 <ZbZclHandleWriteAttr>:
 80006c8:	e92d 4ff3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80006cc:	b0a3      	sub	sp, #140	@ 0x8c
 80006ce:	0016      	movs	r6, r2
 80006d0:	2701      	movs	r7, #1
 80006d2:	2500      	movs	r5, #0
 80006d4:	2400      	movs	r4, #0
 80006d6:	f05f 0900 	movs.w	r9, #0
 80006da:	9824      	ldr	r0, [sp, #144]	@ 0x90
 80006dc:	79c0      	ldrb	r0, [r0, #7]
 80006de:	f88d 000a 	strb.w	r0, [sp, #10]
 80006e2:	f05f 0800 	movs.w	r8, #0
 80006e6:	f89d 000a 	ldrb.w	r0, [sp, #10]
 80006ea:	2802      	cmp	r0, #2
 80006ec:	d007      	beq.n	80006fe <??ZbZclHandleWriteAttr_0>
 80006ee:	2803      	cmp	r0, #3
 80006f0:	d003      	beq.n	80006fa <??ZbZclHandleWriteAttr_1>
 80006f2:	2805      	cmp	r0, #5
 80006f4:	f000 80c2 	beq.w	800087c <??ZbZclHandleWriteAttr_2>
 80006f8:	e115      	b.n	8000926 <??ZbZclHandleWriteAttr_3>

080006fa <??ZbZclHandleWriteAttr_1>:
 80006fa:	f058 0801 	orrs.w	r8, r8, #1

080006fe <??ZbZclHandleWriteAttr_0>:
 80006fe:	2008      	movs	r0, #8
 8000700:	9001      	str	r0, [sp, #4]
 8000702:	2000      	movs	r0, #0
 8000704:	9000      	str	r0, [sp, #0]
 8000706:	f10d 0b14 	add.w	fp, sp, #20
 800070a:	9a00      	ldr	r2, [sp, #0]
 800070c:	9901      	ldr	r1, [sp, #4]
 800070e:	4658      	mov	r0, fp
 8000710:	f005 fa97 	bl	8005c42 <__aeabi_memset>
 8000714:	2000      	movs	r0, #0
 8000716:	f88d 0014 	strb.w	r0, [sp, #20]
 800071a:	9824      	ldr	r0, [sp, #144]	@ 0x90
 800071c:	7840      	ldrb	r0, [r0, #1]
 800071e:	f88d 0015 	strb.w	r0, [sp, #21]
 8000722:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8000724:	7880      	ldrb	r0, [r0, #2]
 8000726:	2800      	cmp	r0, #0
 8000728:	d101      	bne.n	800072e <??ZbZclHandleWriteAttr_4>
 800072a:	2001      	movs	r0, #1
 800072c:	e000      	b.n	8000730 <??ZbZclHandleWriteAttr_5>

0800072e <??ZbZclHandleWriteAttr_4>:
 800072e:	2000      	movs	r0, #0

08000730 <??ZbZclHandleWriteAttr_5>:
 8000730:	f88d 0016 	strb.w	r0, [sp, #22]
 8000734:	2001      	movs	r0, #1
 8000736:	f88d 0017 	strb.w	r0, [sp, #23]
 800073a:	9824      	ldr	r0, [sp, #144]	@ 0x90
 800073c:	8880      	ldrh	r0, [r0, #4]
 800073e:	f8ad 0018 	strh.w	r0, [sp, #24]
 8000742:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8000744:	7980      	ldrb	r0, [r0, #6]
 8000746:	f88d 001a 	strb.w	r0, [sp, #26]
 800074a:	2004      	movs	r0, #4
 800074c:	f88d 001b 	strb.w	r0, [sp, #27]
 8000750:	2239      	movs	r2, #57	@ 0x39
 8000752:	a907      	add	r1, sp, #28
 8000754:	a805      	add	r0, sp, #20
 8000756:	f000 fbc0 	bl	8000eda <ZbZclAppendHeader>
 800075a:	0005      	movs	r5, r0
 800075c:	2d00      	cmp	r5, #0
 800075e:	d502      	bpl.n	8000766 <??ZbZclHandleWriteAttr_6>
 8000760:	2080      	movs	r0, #128	@ 0x80
 8000762:	4681      	mov	r9, r0
 8000764:	e0e1      	b.n	800092a <??ZbZclHandleWriteAttr_7>

08000766 <??ZbZclHandleWriteAttr_6>:
 8000766:	0032      	movs	r2, r6
 8000768:	a916      	add	r1, sp, #88	@ 0x58
 800076a:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 800076c:	f7ff fe59 	bl	8000422 <ZbZclClusterInitApsdeReq>
 8000770:	a816      	add	r0, sp, #88	@ 0x58
 8000772:	f116 0110 	adds.w	r1, r6, #16
 8000776:	2210      	movs	r2, #16
 8000778:	f013 f8cb 	bl	8013912 <__aeabi_memcpy>
 800077c:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 8000780:	f7ff fde7 	bl	8000352 <ZbZclTxOptsFromSecurityStatus>
 8000784:	f8ad 007c 	strh.w	r0, [sp, #124]	@ 0x7c
 8000788:	2000      	movs	r0, #0
 800078a:	4682      	mov	sl, r0
 800078c:	2080      	movs	r0, #128	@ 0x80
 800078e:	0007      	movs	r7, r0
 8000790:	2001      	movs	r0, #1
 8000792:	f88d 0008 	strb.w	r0, [sp, #8]
 8000796:	2000      	movs	r0, #0
 8000798:	0004      	movs	r4, r0

0800079a <??ZbZclHandleWriteAttr_8>:
 800079a:	f11a 0003 	adds.w	r0, sl, #3
 800079e:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 80007a0:	4288      	cmp	r0, r1
 80007a2:	d302      	bcc.n	80007aa <??ZbZclHandleWriteAttr_9>
 80007a4:	2080      	movs	r0, #128	@ 0x80
 80007a6:	0007      	movs	r7, r0
 80007a8:	e05b      	b.n	8000862 <??ZbZclHandleWriteAttr_10>

080007aa <??ZbZclHandleWriteAttr_9>:
 80007aa:	1ce8      	adds	r0, r5, #3
 80007ac:	283a      	cmp	r0, #58	@ 0x3a
 80007ae:	d305      	bcc.n	80007bc <??ZbZclHandleWriteAttr_11>
 80007b0:	2001      	movs	r0, #1
 80007b2:	f88d 0008 	strb.w	r0, [sp, #8]
 80007b6:	2089      	movs	r0, #137	@ 0x89
 80007b8:	0007      	movs	r7, r0
 80007ba:	e052      	b.n	8000862 <??ZbZclHandleWriteAttr_10>

080007bc <??ZbZclHandleWriteAttr_11>:
 80007bc:	2000      	movs	r0, #0
 80007be:	f88d 0008 	strb.w	r0, [sp, #8]
 80007c2:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80007c4:	4450      	add	r0, sl
 80007c6:	f000 fcfb 	bl	80011c0 <pletoh16>
 80007ca:	f8ad 000c 	strh.w	r0, [sp, #12]
 80007ce:	f11a 0a02 	adds.w	sl, sl, #2
 80007d2:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80007d4:	f810 000a 	ldrb.w	r0, [r0, sl]
 80007d8:	f88d 0009 	strb.w	r0, [sp, #9]
 80007dc:	f11a 0a01 	adds.w	sl, sl, #1
 80007e0:	2300      	movs	r3, #0
 80007e2:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 80007e4:	ebb2 020a 	subs.w	r2, r2, sl
 80007e8:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80007ea:	eb00 010a 	add.w	r1, r0, sl
 80007ee:	f89d 0009 	ldrb.w	r0, [sp, #9]
 80007f2:	f001 fce4 	bl	80021be <ZbZclAttrParseLength>
 80007f6:	9004      	str	r0, [sp, #16]
 80007f8:	9804      	ldr	r0, [sp, #16]
 80007fa:	2800      	cmp	r0, #0
 80007fc:	d50c      	bpl.n	8000818 <??ZbZclHandleWriteAttr_12>
 80007fe:	1c64      	adds	r4, r4, #1
 8000800:	2087      	movs	r0, #135	@ 0x87
 8000802:	a907      	add	r1, sp, #28
 8000804:	5548      	strb	r0, [r1, r5]
 8000806:	1c6d      	adds	r5, r5, #1
 8000808:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 800080c:	a807      	add	r0, sp, #28
 800080e:	4428      	add	r0, r5
 8000810:	f000 fd22 	bl	8001258 <putle16>
 8000814:	1cad      	adds	r5, r5, #2
 8000816:	e024      	b.n	8000862 <??ZbZclHandleWriteAttr_10>

08000818 <??ZbZclHandleWriteAttr_12>:
 8000818:	4640      	mov	r0, r8
 800081a:	b280      	uxth	r0, r0
 800081c:	9001      	str	r0, [sp, #4]
 800081e:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 8000820:	ebb0 000a 	subs.w	r0, r0, sl
 8000824:	9000      	str	r0, [sp, #0]
 8000826:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8000828:	eb00 030a 	add.w	r3, r0, sl
 800082c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8000830:	f116 0110 	adds.w	r1, r6, #16
 8000834:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8000836:	f000 ffe8 	bl	800180a <ZbZclAttrWrite>
 800083a:	0007      	movs	r7, r0
 800083c:	9804      	ldr	r0, [sp, #16]
 800083e:	eb10 0a0a 	adds.w	sl, r0, sl
 8000842:	0038      	movs	r0, r7
 8000844:	b2c0      	uxtb	r0, r0
 8000846:	2800      	cmp	r0, #0
 8000848:	d0a7      	beq.n	800079a <??ZbZclHandleWriteAttr_8>
 800084a:	1c64      	adds	r4, r4, #1
 800084c:	a807      	add	r0, sp, #28
 800084e:	5547      	strb	r7, [r0, r5]
 8000850:	1c6d      	adds	r5, r5, #1
 8000852:	f8bd 100c 	ldrh.w	r1, [sp, #12]
 8000856:	a807      	add	r0, sp, #28
 8000858:	4428      	add	r0, r5
 800085a:	f000 fcfd 	bl	8001258 <putle16>
 800085e:	1cad      	adds	r5, r5, #2
 8000860:	e79b      	b.n	800079a <??ZbZclHandleWriteAttr_8>

08000862 <??ZbZclHandleWriteAttr_10>:
 8000862:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8000866:	2800      	cmp	r0, #0
 8000868:	d001      	beq.n	800086e <??ZbZclHandleWriteAttr_13>
 800086a:	46b9      	mov	r9, r7
 800086c:	e05d      	b.n	800092a <??ZbZclHandleWriteAttr_7>

0800086e <??ZbZclHandleWriteAttr_13>:
 800086e:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8000872:	2802      	cmp	r0, #2
 8000874:	d001      	beq.n	800087a <??ZbZclHandleWriteAttr_14>
 8000876:	2c00      	cmp	r4, #0
 8000878:	d000      	beq.n	800087c <??ZbZclHandleWriteAttr_2>

0800087a <??ZbZclHandleWriteAttr_14>:
 800087a:	e056      	b.n	800092a <??ZbZclHandleWriteAttr_7>

0800087c <??ZbZclHandleWriteAttr_2>:
 800087c:	2000      	movs	r0, #0
 800087e:	4682      	mov	sl, r0
 8000880:	f05f 0b00 	movs.w	fp, #0

08000884 <??ZbZclHandleWriteAttr_15>:
 8000884:	f11a 0003 	adds.w	r0, sl, #3
 8000888:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 800088a:	4288      	cmp	r0, r1
 800088c:	d302      	bcc.n	8000894 <??ZbZclHandleWriteAttr_16>
 800088e:	465c      	mov	r4, fp
 8000890:	1c64      	adds	r4, r4, #1
 8000892:	e03b      	b.n	800090c <??ZbZclHandleWriteAttr_17>

08000894 <??ZbZclHandleWriteAttr_16>:
 8000894:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8000896:	4450      	add	r0, sl
 8000898:	f000 fc92 	bl	80011c0 <pletoh16>
 800089c:	f8ad 000c 	strh.w	r0, [sp, #12]
 80008a0:	f11a 0a02 	adds.w	sl, sl, #2
 80008a4:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80008a6:	f810 000a 	ldrb.w	r0, [r0, sl]
 80008aa:	f88d 0009 	strb.w	r0, [sp, #9]
 80008ae:	f11a 0a01 	adds.w	sl, sl, #1
 80008b2:	2300      	movs	r3, #0
 80008b4:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 80008b6:	ebb2 020a 	subs.w	r2, r2, sl
 80008ba:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80008bc:	eb00 010a 	add.w	r1, r0, sl
 80008c0:	f89d 0009 	ldrb.w	r0, [sp, #9]
 80008c4:	f001 fc7b 	bl	80021be <ZbZclAttrParseLength>
 80008c8:	9004      	str	r0, [sp, #16]
 80008ca:	9804      	ldr	r0, [sp, #16]
 80008cc:	2800      	cmp	r0, #0
 80008ce:	d502      	bpl.n	80008d6 <??ZbZclHandleWriteAttr_18>
 80008d0:	465c      	mov	r4, fp
 80008d2:	1c64      	adds	r4, r4, #1
 80008d4:	e01a      	b.n	800090c <??ZbZclHandleWriteAttr_17>

080008d6 <??ZbZclHandleWriteAttr_18>:
 80008d6:	2000      	movs	r0, #0
 80008d8:	9001      	str	r0, [sp, #4]
 80008da:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80008dc:	ebb0 000a 	subs.w	r0, r0, sl
 80008e0:	9000      	str	r0, [sp, #0]
 80008e2:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80008e4:	eb00 030a 	add.w	r3, r0, sl
 80008e8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 80008ec:	f116 0110 	adds.w	r1, r6, #16
 80008f0:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 80008f2:	f000 ff8a 	bl	800180a <ZbZclAttrWrite>
 80008f6:	0007      	movs	r7, r0
 80008f8:	0038      	movs	r0, r7
 80008fa:	b2c0      	uxtb	r0, r0
 80008fc:	2800      	cmp	r0, #0
 80008fe:	d001      	beq.n	8000904 <??ZbZclHandleWriteAttr_19>
 8000900:	f11b 0b01 	adds.w	fp, fp, #1

08000904 <??ZbZclHandleWriteAttr_19>:
 8000904:	9804      	ldr	r0, [sp, #16]
 8000906:	eb10 0a0a 	adds.w	sl, r0, sl
 800090a:	e7bb      	b.n	8000884 <??ZbZclHandleWriteAttr_15>

0800090c <??ZbZclHandleWriteAttr_17>:
 800090c:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8000910:	2803      	cmp	r0, #3
 8000912:	d105      	bne.n	8000920 <??ZbZclHandleWriteAttr_20>
 8000914:	2c00      	cmp	r4, #0
 8000916:	d002      	beq.n	800091e <??ZbZclHandleWriteAttr_21>
 8000918:	2001      	movs	r0, #1
 800091a:	4681      	mov	r9, r0
 800091c:	e005      	b.n	800092a <??ZbZclHandleWriteAttr_7>

0800091e <??ZbZclHandleWriteAttr_21>:
 800091e:	e004      	b.n	800092a <??ZbZclHandleWriteAttr_7>

08000920 <??ZbZclHandleWriteAttr_20>:
 8000920:	20ff      	movs	r0, #255	@ 0xff
 8000922:	4681      	mov	r9, r0
 8000924:	e001      	b.n	800092a <??ZbZclHandleWriteAttr_7>

08000926 <??ZbZclHandleWriteAttr_3>:
 8000926:	2081      	movs	r0, #129	@ 0x81
 8000928:	4681      	mov	r9, r0

0800092a <??ZbZclHandleWriteAttr_7>:
 800092a:	4648      	mov	r0, r9
 800092c:	b2c0      	uxtb	r0, r0
 800092e:	2800      	cmp	r0, #0
 8000930:	d00b      	beq.n	800094a <??ZbZclHandleWriteAttr_22>
 8000932:	4648      	mov	r0, r9
 8000934:	b2c0      	uxtb	r0, r0
 8000936:	28ff      	cmp	r0, #255	@ 0xff
 8000938:	d006      	beq.n	8000948 <??ZbZclHandleWriteAttr_23>
 800093a:	464b      	mov	r3, r9
 800093c:	b2db      	uxtb	r3, r3
 800093e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8000940:	0031      	movs	r1, r6
 8000942:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8000944:	f00f fc37 	bl	80101b6 <ZbZclSendDefaultResponse>

08000948 <??ZbZclHandleWriteAttr_23>:
 8000948:	e01a      	b.n	8000980 <??ZbZclHandleWriteAttr_24>

0800094a <??ZbZclHandleWriteAttr_22>:
 800094a:	2c00      	cmp	r4, #0
 800094c:	d10c      	bne.n	8000968 <??ZbZclHandleWriteAttr_25>
 800094e:	2d00      	cmp	r5, #0
 8000950:	d106      	bne.n	8000960 <??ZbZclHandleWriteAttr_26>
 8000952:	2301      	movs	r3, #1
 8000954:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8000956:	0031      	movs	r1, r6
 8000958:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 800095a:	f00f fc2c 	bl	80101b6 <ZbZclSendDefaultResponse>
 800095e:	e00f      	b.n	8000980 <??ZbZclHandleWriteAttr_24>

08000960 <??ZbZclHandleWriteAttr_26>:
 8000960:	2000      	movs	r0, #0
 8000962:	a907      	add	r1, sp, #28
 8000964:	5548      	strb	r0, [r1, r5]
 8000966:	1c6d      	adds	r5, r5, #1

08000968 <??ZbZclHandleWriteAttr_25>:
 8000968:	a807      	add	r0, sp, #28
 800096a:	901c      	str	r0, [sp, #112]	@ 0x70
 800096c:	0028      	movs	r0, r5
 800096e:	f8ad 0074 	strh.w	r0, [sp, #116]	@ 0x74
 8000972:	2300      	movs	r3, #0
 8000974:	2200      	movs	r2, #0
 8000976:	a916      	add	r1, sp, #88	@ 0x58
 8000978:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 800097a:	6880      	ldr	r0, [r0, #8]
 800097c:	f00e ffa6 	bl	800f8cc <ZbApsdeDataReqCallback>

08000980 <??ZbZclHandleWriteAttr_24>:
 8000980:	b025      	add	sp, #148	@ 0x94
 8000982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000986 <zcl_handle_command>:
 8000986:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800098a:	0004      	movs	r4, r0
 800098c:	000d      	movs	r5, r1
 800098e:	0016      	movs	r6, r2
 8000990:	79f7      	ldrb	r7, [r6, #7]
 8000992:	8868      	ldrh	r0, [r5, #2]
 8000994:	28ff      	cmp	r0, #255	@ 0xff
 8000996:	d102      	bne.n	800099e <??zcl_handle_command_0>
 8000998:	f05f 0800 	movs.w	r8, #0
 800099c:	e001      	b.n	80009a2 <??zcl_handle_command_1>

0800099e <??zcl_handle_command_0>:
 800099e:	f05f 0801 	movs.w	r8, #1

080009a2 <??zcl_handle_command_1>:
 80009a2:	f115 0110 	adds.w	r1, r5, #16
 80009a6:	68a0      	ldr	r0, [r4, #8]
 80009a8:	f00e fffa 	bl	800f9a0 <ZbApsAddrIsLocal>
 80009ac:	2800      	cmp	r0, #0
 80009ae:	d121      	bne.n	80009f4 <??zcl_handle_command_2>

080009b0 <??zcl_handle_command_3>:
 80009b0:	89a0      	ldrh	r0, [r4, #12]
 80009b2:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 80009b6:	d01d      	beq.n	80009f4 <??zcl_handle_command_2>

080009b8 <??zcl_handle_command_4>:
 80009b8:	0032      	movs	r2, r6
 80009ba:	0029      	movs	r1, r5
 80009bc:	0020      	movs	r0, r4
 80009be:	f7ff fc3b 	bl	8000238 <ZbZclClusterCheckMinSecurity>
 80009c2:	2800      	cmp	r0, #0
 80009c4:	d107      	bne.n	80009d6 <??zcl_handle_command_5>
 80009c6:	2301      	movs	r3, #1
 80009c8:	0032      	movs	r2, r6
 80009ca:	0029      	movs	r1, r5
 80009cc:	0020      	movs	r0, r4
 80009ce:	f00f fbf2 	bl	80101b6 <ZbZclSendDefaultResponse>
 80009d2:	4640      	mov	r0, r8
 80009d4:	e0f7      	b.n	8000bc6 <??zcl_handle_command_6>

080009d6 <??zcl_handle_command_5>:
 80009d6:	0032      	movs	r2, r6
 80009d8:	0029      	movs	r1, r5
 80009da:	68a0      	ldr	r0, [r4, #8]
 80009dc:	f00f fafe 	bl	800ffdc <ZbZclDeviceLogCheckAllow>
 80009e0:	2800      	cmp	r0, #0
 80009e2:	d107      	bne.n	80009f4 <??zcl_handle_command_2>
 80009e4:	2301      	movs	r3, #1
 80009e6:	0032      	movs	r2, r6
 80009e8:	0029      	movs	r1, r5
 80009ea:	0020      	movs	r0, r4
 80009ec:	f00f fbe3 	bl	80101b6 <ZbZclSendDefaultResponse>
 80009f0:	4640      	mov	r0, r8
 80009f2:	e0e8      	b.n	8000bc6 <??zcl_handle_command_6>

080009f4 <??zcl_handle_command_2>:
 80009f4:	7830      	ldrb	r0, [r6, #0]
 80009f6:	2801      	cmp	r0, #1
 80009f8:	d13a      	bne.n	8000a70 <??zcl_handle_command_8>
 80009fa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80009fc:	2800      	cmp	r0, #0
 80009fe:	d107      	bne.n	8000a10 <??zcl_handle_command_9>
 8000a00:	2381      	movs	r3, #129	@ 0x81
 8000a02:	0032      	movs	r2, r6
 8000a04:	0029      	movs	r1, r5
 8000a06:	0020      	movs	r0, r4
 8000a08:	f00f fbd5 	bl	80101b6 <ZbZclSendDefaultResponse>
 8000a0c:	4640      	mov	r0, r8
 8000a0e:	e0da      	b.n	8000bc6 <??zcl_handle_command_6>

08000a10 <??zcl_handle_command_9>:
 8000a10:	7870      	ldrb	r0, [r6, #1]
 8000a12:	2800      	cmp	r0, #0
 8000a14:	d00e      	beq.n	8000a34 <??zcl_handle_command_10>
 8000a16:	8a20      	ldrh	r0, [r4, #16]
 8000a18:	2800      	cmp	r0, #0
 8000a1a:	d003      	beq.n	8000a24 <??zcl_handle_command_11>
 8000a1c:	8a20      	ldrh	r0, [r4, #16]
 8000a1e:	88b1      	ldrh	r1, [r6, #4]
 8000a20:	4288      	cmp	r0, r1
 8000a22:	d012      	beq.n	8000a4a <??zcl_handle_command_12>

08000a24 <??zcl_handle_command_11>:
 8000a24:	2381      	movs	r3, #129	@ 0x81
 8000a26:	0032      	movs	r2, r6
 8000a28:	0029      	movs	r1, r5
 8000a2a:	0020      	movs	r0, r4
 8000a2c:	f00f fbc3 	bl	80101b6 <ZbZclSendDefaultResponse>
 8000a30:	4640      	mov	r0, r8
 8000a32:	e0c8      	b.n	8000bc6 <??zcl_handle_command_6>

08000a34 <??zcl_handle_command_10>:
 8000a34:	8a20      	ldrh	r0, [r4, #16]
 8000a36:	2800      	cmp	r0, #0
 8000a38:	d007      	beq.n	8000a4a <??zcl_handle_command_12>
 8000a3a:	2381      	movs	r3, #129	@ 0x81
 8000a3c:	0032      	movs	r2, r6
 8000a3e:	0029      	movs	r1, r5
 8000a40:	0020      	movs	r0, r4
 8000a42:	f00f fbb8 	bl	80101b6 <ZbZclSendDefaultResponse>
 8000a46:	4640      	mov	r0, r8
 8000a48:	e0bd      	b.n	8000bc6 <??zcl_handle_command_6>

08000a4a <??zcl_handle_command_12>:
 8000a4a:	002a      	movs	r2, r5
 8000a4c:	0031      	movs	r1, r6
 8000a4e:	0020      	movs	r0, r4
 8000a50:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000a52:	4798      	blx	r3
 8000a54:	4681      	mov	r9, r0
 8000a56:	4648      	mov	r0, r9
 8000a58:	b2c0      	uxtb	r0, r0
 8000a5a:	28ff      	cmp	r0, #255	@ 0xff
 8000a5c:	d006      	beq.n	8000a6c <??zcl_handle_command_13>
 8000a5e:	464b      	mov	r3, r9
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	0032      	movs	r2, r6
 8000a64:	0029      	movs	r1, r5
 8000a66:	0020      	movs	r0, r4
 8000a68:	f00f fba5 	bl	80101b6 <ZbZclSendDefaultResponse>

08000a6c <??zcl_handle_command_13>:
 8000a6c:	4640      	mov	r0, r8
 8000a6e:	e0aa      	b.n	8000bc6 <??zcl_handle_command_6>

08000a70 <??zcl_handle_command_8>:
 8000a70:	7830      	ldrb	r0, [r6, #0]
 8000a72:	2800      	cmp	r0, #0
 8000a74:	d007      	beq.n	8000a86 <??zcl_handle_command_14>
 8000a76:	2385      	movs	r3, #133	@ 0x85
 8000a78:	0032      	movs	r2, r6
 8000a7a:	0029      	movs	r1, r5
 8000a7c:	0020      	movs	r0, r4
 8000a7e:	f00f fb9a 	bl	80101b6 <ZbZclSendDefaultResponse>
 8000a82:	4640      	mov	r0, r8
 8000a84:	e09f      	b.n	8000bc6 <??zcl_handle_command_6>

08000a86 <??zcl_handle_command_14>:
 8000a86:	0038      	movs	r0, r7
 8000a88:	b2c0      	uxtb	r0, r0
 8000a8a:	2800      	cmp	r0, #0
 8000a8c:	d01c      	beq.n	8000ac8 <??zcl_handle_command_15>
 8000a8e:	2801      	cmp	r0, #1
 8000a90:	d03f      	beq.n	8000b12 <??zcl_handle_command_16>
 8000a92:	2802      	cmp	r0, #2
 8000a94:	d01e      	beq.n	8000ad4 <??zcl_handle_command_17>
 8000a96:	2803      	cmp	r0, #3
 8000a98:	d01c      	beq.n	8000ad4 <??zcl_handle_command_17>
 8000a9a:	2804      	cmp	r0, #4
 8000a9c:	d039      	beq.n	8000b12 <??zcl_handle_command_16>
 8000a9e:	2805      	cmp	r0, #5
 8000aa0:	d018      	beq.n	8000ad4 <??zcl_handle_command_17>
 8000aa2:	2806      	cmp	r0, #6
 8000aa4:	d01c      	beq.n	8000ae0 <??zcl_handle_command_18>
 8000aa6:	2807      	cmp	r0, #7
 8000aa8:	d033      	beq.n	8000b12 <??zcl_handle_command_16>
 8000aaa:	2808      	cmp	r0, #8
 8000aac:	d01e      	beq.n	8000aec <??zcl_handle_command_19>
 8000aae:	2809      	cmp	r0, #9
 8000ab0:	d02f      	beq.n	8000b12 <??zcl_handle_command_16>
 8000ab2:	280a      	cmp	r0, #10
 8000ab4:	d020      	beq.n	8000af8 <??zcl_handle_command_20>
 8000ab6:	280b      	cmp	r0, #11
 8000ab8:	d02a      	beq.n	8000b10 <??zcl_handle_command_21>
 8000aba:	280c      	cmp	r0, #12
 8000abc:	d022      	beq.n	8000b04 <??zcl_handle_command_22>
 8000abe:	280d      	cmp	r0, #13
 8000ac0:	d027      	beq.n	8000b12 <??zcl_handle_command_16>
 8000ac2:	2810      	cmp	r0, #16
 8000ac4:	d025      	beq.n	8000b12 <??zcl_handle_command_16>
 8000ac6:	e025      	b.n	8000b14 <??zcl_handle_command_23>

08000ac8 <??zcl_handle_command_15>:
 8000ac8:	002a      	movs	r2, r5
 8000aca:	0031      	movs	r1, r6
 8000acc:	0020      	movs	r0, r4
 8000ace:	f7ff fd1f 	bl	8000510 <ZbZclHandleReadAttr>
 8000ad2:	e077      	b.n	8000bc4 <??zcl_handle_command_24>

08000ad4 <??zcl_handle_command_17>:
 8000ad4:	002a      	movs	r2, r5
 8000ad6:	0031      	movs	r1, r6
 8000ad8:	0020      	movs	r0, r4
 8000ada:	f7ff fdf5 	bl	80006c8 <ZbZclHandleWriteAttr>
 8000ade:	e071      	b.n	8000bc4 <??zcl_handle_command_24>

08000ae0 <??zcl_handle_command_18>:
 8000ae0:	002a      	movs	r2, r5
 8000ae2:	0031      	movs	r1, r6
 8000ae4:	0020      	movs	r0, r4
 8000ae6:	f003 f9fa 	bl	8003ede <ZbZclHandleConfigReport>
 8000aea:	e06b      	b.n	8000bc4 <??zcl_handle_command_24>

08000aec <??zcl_handle_command_19>:
 8000aec:	002a      	movs	r2, r5
 8000aee:	0031      	movs	r1, r6
 8000af0:	0020      	movs	r0, r4
 8000af2:	f003 fc82 	bl	80043fa <ZbZclHandleReadReport>
 8000af6:	e065      	b.n	8000bc4 <??zcl_handle_command_24>

08000af8 <??zcl_handle_command_20>:
 8000af8:	002a      	movs	r2, r5
 8000afa:	0031      	movs	r1, r6
 8000afc:	0020      	movs	r0, r4
 8000afe:	f003 fda3 	bl	8004648 <ZbZclHandleReportAttr>
 8000b02:	e05f      	b.n	8000bc4 <??zcl_handle_command_24>

08000b04 <??zcl_handle_command_22>:
 8000b04:	002a      	movs	r2, r5
 8000b06:	0031      	movs	r1, r6
 8000b08:	0020      	movs	r0, r4
 8000b0a:	f000 fc4a 	bl	80013a2 <ZbZclAttrHandleDiscover>
 8000b0e:	e059      	b.n	8000bc4 <??zcl_handle_command_24>

08000b10 <??zcl_handle_command_21>:
 8000b10:	e058      	b.n	8000bc4 <??zcl_handle_command_24>

08000b12 <??zcl_handle_command_16>:
 8000b12:	e057      	b.n	8000bc4 <??zcl_handle_command_24>

08000b14 <??zcl_handle_command_23>:
 8000b14:	7870      	ldrb	r0, [r6, #1]
 8000b16:	2800      	cmp	r0, #0
 8000b18:	d04e      	beq.n	8000bb8 <??zcl_handle_command_25>
 8000b1a:	88b0      	ldrh	r0, [r6, #4]
 8000b1c:	f64f 71fe 	movw	r1, #65534	@ 0xfffe
 8000b20:	4288      	cmp	r0, r1
 8000b22:	d141      	bne.n	8000ba8 <??zcl_handle_command_26>
 8000b24:	f115 0110 	adds.w	r1, r5, #16
 8000b28:	68a0      	ldr	r0, [r4, #8]
 8000b2a:	f00e ff39 	bl	800f9a0 <ZbApsAddrIsLocal>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	d107      	bne.n	8000b42 <??zcl_handle_command_27>
 8000b32:	2381      	movs	r3, #129	@ 0x81
 8000b34:	0032      	movs	r2, r6
 8000b36:	0029      	movs	r1, r5
 8000b38:	0020      	movs	r0, r4
 8000b3a:	f00f fb3c 	bl	80101b6 <ZbZclSendDefaultResponse>
 8000b3e:	4640      	mov	r0, r8
 8000b40:	e041      	b.n	8000bc6 <??zcl_handle_command_6>

08000b42 <??zcl_handle_command_27>:
 8000b42:	0038      	movs	r0, r7
 8000b44:	b2c0      	uxtb	r0, r0
 8000b46:	28f0      	cmp	r0, #240	@ 0xf0
 8000b48:	d108      	bne.n	8000b5c <??zcl_handle_command_28>
 8000b4a:	78b0      	ldrb	r0, [r6, #2]
 8000b4c:	2800      	cmp	r0, #0
 8000b4e:	d131      	bne.n	8000bb4 <??zcl_handle_command_29>
 8000b50:	002a      	movs	r2, r5
 8000b52:	0031      	movs	r1, r6
 8000b54:	0020      	movs	r0, r4
 8000b56:	f004 faf0 	bl	800513a <ZbZclHandleGetSceneData>
 8000b5a:	e02b      	b.n	8000bb4 <??zcl_handle_command_29>

08000b5c <??zcl_handle_command_28>:
 8000b5c:	0038      	movs	r0, r7
 8000b5e:	b2c0      	uxtb	r0, r0
 8000b60:	28f1      	cmp	r0, #241	@ 0xf1
 8000b62:	d108      	bne.n	8000b76 <??zcl_handle_command_30>
 8000b64:	78b0      	ldrb	r0, [r6, #2]
 8000b66:	2800      	cmp	r0, #0
 8000b68:	d124      	bne.n	8000bb4 <??zcl_handle_command_29>
 8000b6a:	002a      	movs	r2, r5
 8000b6c:	0031      	movs	r1, r6
 8000b6e:	0020      	movs	r0, r4
 8000b70:	f004 fb63 	bl	800523a <ZbZclHandleSetSceneData>
 8000b74:	e01e      	b.n	8000bb4 <??zcl_handle_command_29>

08000b76 <??zcl_handle_command_30>:
 8000b76:	0038      	movs	r0, r7
 8000b78:	b2c0      	uxtb	r0, r0
 8000b7a:	28f2      	cmp	r0, #242	@ 0xf2
 8000b7c:	d10d      	bne.n	8000b9a <??zcl_handle_command_31>
 8000b7e:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 8000b80:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8000b82:	0020      	movs	r0, r4
 8000b84:	f7ff fc7a 	bl	800047c <zcl_persist_handle_set>
 8000b88:	4681      	mov	r9, r0
 8000b8a:	464b      	mov	r3, r9
 8000b8c:	b2db      	uxtb	r3, r3
 8000b8e:	0032      	movs	r2, r6
 8000b90:	0029      	movs	r1, r5
 8000b92:	0020      	movs	r0, r4
 8000b94:	f00f fb0f 	bl	80101b6 <ZbZclSendDefaultResponse>
 8000b98:	e00c      	b.n	8000bb4 <??zcl_handle_command_29>

08000b9a <??zcl_handle_command_31>:
 8000b9a:	2381      	movs	r3, #129	@ 0x81
 8000b9c:	0032      	movs	r2, r6
 8000b9e:	0029      	movs	r1, r5
 8000ba0:	0020      	movs	r0, r4
 8000ba2:	f00f fb08 	bl	80101b6 <ZbZclSendDefaultResponse>
 8000ba6:	e005      	b.n	8000bb4 <??zcl_handle_command_29>

08000ba8 <??zcl_handle_command_26>:
 8000ba8:	2381      	movs	r3, #129	@ 0x81
 8000baa:	0032      	movs	r2, r6
 8000bac:	0029      	movs	r1, r5
 8000bae:	0020      	movs	r0, r4
 8000bb0:	f00f fb01 	bl	80101b6 <ZbZclSendDefaultResponse>

08000bb4 <??zcl_handle_command_29>:
 8000bb4:	4640      	mov	r0, r8
 8000bb6:	e006      	b.n	8000bc6 <??zcl_handle_command_6>

08000bb8 <??zcl_handle_command_25>:
 8000bb8:	2381      	movs	r3, #129	@ 0x81
 8000bba:	0032      	movs	r2, r6
 8000bbc:	0029      	movs	r1, r5
 8000bbe:	0020      	movs	r0, r4
 8000bc0:	f00f faf9 	bl	80101b6 <ZbZclSendDefaultResponse>

08000bc4 <??zcl_handle_command_24>:
 8000bc4:	4640      	mov	r0, r8

08000bc6 <??zcl_handle_command_6>:
 8000bc6:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}

08000bca <zcl_cluster_data_ind>:
 8000bca:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8000bcc:	0004      	movs	r4, r0
 8000bce:	000d      	movs	r5, r1
 8000bd0:	002e      	movs	r6, r5
 8000bd2:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8000bd4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000bd6:	4668      	mov	r0, sp
 8000bd8:	f000 f8fc 	bl	8000dd4 <ZbZclParseHeader>
 8000bdc:	0007      	movs	r7, r0
 8000bde:	2f00      	cmp	r7, #0
 8000be0:	d501      	bpl.n	8000be6 <??zcl_cluster_data_ind_0>
 8000be2:	2000      	movs	r0, #0
 8000be4:	e00a      	b.n	8000bfc <??zcl_cluster_data_ind_1>

08000be6 <??zcl_cluster_data_ind_0>:
 8000be6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000be8:	4438      	add	r0, r7
 8000bea:	6260      	str	r0, [r4, #36]	@ 0x24
 8000bec:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 8000bee:	1bc0      	subs	r0, r0, r7
 8000bf0:	8520      	strh	r0, [r4, #40]	@ 0x28
 8000bf2:	466a      	mov	r2, sp
 8000bf4:	0021      	movs	r1, r4
 8000bf6:	0030      	movs	r0, r6
 8000bf8:	f7ff fec5 	bl	8000986 <zcl_handle_command>

08000bfc <??zcl_cluster_data_ind_1>:
 8000bfc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000bfe <zcl_cluster_alarm_data_ind>:
 8000bfe:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c02:	b098      	sub	sp, #96	@ 0x60
 8000c04:	0004      	movs	r4, r0
 8000c06:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8000c08:	27ff      	movs	r7, #255	@ 0xff
 8000c0a:	f05f 0800 	movs.w	r8, #0
 8000c0e:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8000c10:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000c12:	a802      	add	r0, sp, #8
 8000c14:	f000 f8de 	bl	8000dd4 <ZbZclParseHeader>
 8000c18:	0006      	movs	r6, r0
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	d501      	bpl.n	8000c22 <??zcl_cluster_alarm_data_ind_0>
 8000c1e:	2000      	movs	r0, #0
 8000c20:	e0d5      	b.n	8000dce <??zcl_cluster_alarm_data_ind_1>

08000c22 <??zcl_cluster_alarm_data_ind_0>:
 8000c22:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 8000c24:	1b80      	subs	r0, r0, r6
 8000c26:	8520      	strh	r0, [r4, #40]	@ 0x28
 8000c28:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8000c2a:	2809      	cmp	r0, #9
 8000c2c:	d001      	beq.n	8000c32 <??zcl_cluster_alarm_data_ind_2>
 8000c2e:	2000      	movs	r0, #0
 8000c30:	e0cd      	b.n	8000dce <??zcl_cluster_alarm_data_ind_1>

08000c32 <??zcl_cluster_alarm_data_ind_2>:
 8000c32:	f89d 000a 	ldrb.w	r0, [sp, #10]
 8000c36:	2800      	cmp	r0, #0
 8000c38:	d001      	beq.n	8000c3e <??zcl_cluster_alarm_data_ind_3>
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	e0c7      	b.n	8000dce <??zcl_cluster_alarm_data_ind_1>

08000c3e <??zcl_cluster_alarm_data_ind_3>:
 8000c3e:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8000c42:	2801      	cmp	r0, #1
 8000c44:	d001      	beq.n	8000c4a <??zcl_cluster_alarm_data_ind_4>
 8000c46:	2000      	movs	r0, #0
 8000c48:	e0c1      	b.n	8000dce <??zcl_cluster_alarm_data_ind_1>

08000c4a <??zcl_cluster_alarm_data_ind_4>:
 8000c4a:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8000c4e:	2800      	cmp	r0, #0
 8000c50:	d002      	beq.n	8000c58 <??zcl_cluster_alarm_data_ind_5>
 8000c52:	2801      	cmp	r0, #1
 8000c54:	d029      	beq.n	8000caa <??zcl_cluster_alarm_data_ind_6>
 8000c56:	e03e      	b.n	8000cd6 <??zcl_cluster_alarm_data_ind_7>

08000c58 <??zcl_cluster_alarm_data_ind_5>:
 8000c58:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000c5a:	5d80      	ldrb	r0, [r0, r6]
 8000c5c:	f88d 0004 	strb.w	r0, [sp, #4]
 8000c60:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000c62:	4430      	add	r0, r6
 8000c64:	1c40      	adds	r0, r0, #1
 8000c66:	f000 faab 	bl	80011c0 <pletoh16>
 8000c6a:	f8ad 0006 	strh.w	r0, [sp, #6]
 8000c6e:	f8bd 9006 	ldrh.w	r9, [sp, #6]
 8000c72:	0028      	movs	r0, r5
 8000c74:	f7ff fa8a 	bl	800018c <ZbZclClusterGetClusterId>
 8000c78:	4581      	cmp	r9, r0
 8000c7a:	d12c      	bne.n	8000cd6 <??zcl_cluster_alarm_data_ind_7>

08000c7c <??zcl_cluster_alarm_data_ind_9>:
 8000c7c:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 8000c7e:	2800      	cmp	r0, #0
 8000c80:	d104      	bne.n	8000c8c <??zcl_cluster_alarm_data_ind_10>
 8000c82:	2081      	movs	r0, #129	@ 0x81
 8000c84:	0007      	movs	r7, r0
 8000c86:	2001      	movs	r0, #1
 8000c88:	4680      	mov	r8, r0
 8000c8a:	e024      	b.n	8000cd6 <??zcl_cluster_alarm_data_ind_7>

08000c8c <??zcl_cluster_alarm_data_ind_10>:
 8000c8c:	a802      	add	r0, sp, #8
 8000c8e:	9000      	str	r0, [sp, #0]
 8000c90:	0023      	movs	r3, r4
 8000c92:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8000c96:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8000c9a:	0028      	movs	r0, r5
 8000c9c:	f8d5 c04c 	ldr.w	ip, [r5, #76]	@ 0x4c
 8000ca0:	47e0      	blx	ip
 8000ca2:	0007      	movs	r7, r0
 8000ca4:	2001      	movs	r0, #1
 8000ca6:	4680      	mov	r8, r0
 8000ca8:	e015      	b.n	8000cd6 <??zcl_cluster_alarm_data_ind_7>

08000caa <??zcl_cluster_alarm_data_ind_6>:
 8000caa:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 8000cac:	2800      	cmp	r0, #0
 8000cae:	d104      	bne.n	8000cba <??zcl_cluster_alarm_data_ind_11>
 8000cb0:	2081      	movs	r0, #129	@ 0x81
 8000cb2:	0007      	movs	r7, r0
 8000cb4:	2001      	movs	r0, #1
 8000cb6:	4680      	mov	r8, r0
 8000cb8:	e00d      	b.n	8000cd6 <??zcl_cluster_alarm_data_ind_7>

08000cba <??zcl_cluster_alarm_data_ind_11>:
 8000cba:	a802      	add	r0, sp, #8
 8000cbc:	9000      	str	r0, [sp, #0]
 8000cbe:	0023      	movs	r3, r4
 8000cc0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cc4:	21ff      	movs	r1, #255	@ 0xff
 8000cc6:	0028      	movs	r0, r5
 8000cc8:	f8d5 c04c 	ldr.w	ip, [r5, #76]	@ 0x4c
 8000ccc:	47e0      	blx	ip
 8000cce:	0007      	movs	r7, r0
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	4680      	mov	r8, r0
 8000cd4:	e7ff      	b.n	8000cd6 <??zcl_cluster_alarm_data_ind_7>

08000cd6 <??zcl_cluster_alarm_data_ind_7>:
 8000cd6:	0038      	movs	r0, r7
 8000cd8:	b2c0      	uxtb	r0, r0
 8000cda:	28ff      	cmp	r0, #255	@ 0xff
 8000cdc:	d076      	beq.n	8000dcc <??zcl_cluster_alarm_data_ind_12>
 8000cde:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8000ce2:	f88d 0000 	strb.w	r0, [sp]
 8000ce6:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8000cea:	f88d 0002 	strb.w	r0, [sp, #2]
 8000cee:	f88d 7003 	strb.w	r7, [sp, #3]
 8000cf2:	f05f 0a08 	movs.w	sl, #8
 8000cf6:	f05f 0b00 	movs.w	fp, #0
 8000cfa:	f10d 0908 	add.w	r9, sp, #8
 8000cfe:	465a      	mov	r2, fp
 8000d00:	4651      	mov	r1, sl
 8000d02:	4648      	mov	r0, r9
 8000d04:	f004 ff9d 	bl	8005c42 <__aeabi_memset>
 8000d08:	2000      	movs	r0, #0
 8000d0a:	f88d 0008 	strb.w	r0, [sp, #8]
 8000d0e:	2000      	movs	r0, #0
 8000d10:	f88d 0009 	strb.w	r0, [sp, #9]
 8000d14:	2001      	movs	r0, #1
 8000d16:	f88d 000a 	strb.w	r0, [sp, #10]
 8000d1a:	2001      	movs	r0, #1
 8000d1c:	f88d 000b 	strb.w	r0, [sp, #11]
 8000d20:	2000      	movs	r0, #0
 8000d22:	f8ad 000c 	strh.w	r0, [sp, #12]
 8000d26:	f89d 0000 	ldrb.w	r0, [sp]
 8000d2a:	f88d 000e 	strb.w	r0, [sp, #14]
 8000d2e:	200b      	movs	r0, #11
 8000d30:	f88d 000f 	strb.w	r0, [sp, #15]
 8000d34:	2205      	movs	r2, #5
 8000d36:	a905      	add	r1, sp, #20
 8000d38:	a802      	add	r0, sp, #8
 8000d3a:	f000 f8ce 	bl	8000eda <ZbZclAppendHeader>
 8000d3e:	4681      	mov	r9, r0
 8000d40:	f1b9 0f00 	cmp.w	r9, #0
 8000d44:	d501      	bpl.n	8000d4a <??zcl_cluster_alarm_data_ind_13>
 8000d46:	2089      	movs	r0, #137	@ 0x89
 8000d48:	e041      	b.n	8000dce <??zcl_cluster_alarm_data_ind_1>

08000d4a <??zcl_cluster_alarm_data_ind_13>:
 8000d4a:	a805      	add	r0, sp, #20
 8000d4c:	9014      	str	r0, [sp, #80]	@ 0x50
 8000d4e:	a814      	add	r0, sp, #80	@ 0x50
 8000d50:	f8c0 9004 	str.w	r9, [r0, #4]
 8000d54:	f10d 0102 	add.w	r1, sp, #2
 8000d58:	6081      	str	r1, [r0, #8]
 8000d5a:	2002      	movs	r0, #2
 8000d5c:	9017      	str	r0, [sp, #92]	@ 0x5c
 8000d5e:	2030      	movs	r0, #48	@ 0x30
 8000d60:	9004      	str	r0, [sp, #16]
 8000d62:	f05f 0a00 	movs.w	sl, #0
 8000d66:	f10d 0b20 	add.w	fp, sp, #32
 8000d6a:	4652      	mov	r2, sl
 8000d6c:	9904      	ldr	r1, [sp, #16]
 8000d6e:	4658      	mov	r0, fp
 8000d70:	f004 ff67 	bl	8005c42 <__aeabi_memset>
 8000d74:	a808      	add	r0, sp, #32
 8000d76:	f114 0110 	adds.w	r1, r4, #16
 8000d7a:	2210      	movs	r2, #16
 8000d7c:	f012 fdc9 	bl	8013912 <__aeabi_memcpy>
 8000d80:	8aa8      	ldrh	r0, [r5, #20]
 8000d82:	f8ad 0030 	strh.w	r0, [sp, #48]	@ 0x30
 8000d86:	2009      	movs	r0, #9
 8000d88:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 8000d8c:	7ba8      	ldrb	r0, [r5, #14]
 8000d8e:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8000d92:	a814      	add	r0, sp, #80	@ 0x50
 8000d94:	900e      	str	r0, [sp, #56]	@ 0x38
 8000d96:	2002      	movs	r0, #2
 8000d98:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8000d9c:	f894 002a 	ldrb.w	r0, [r4, #42]	@ 0x2a
 8000da0:	f7ff fad7 	bl	8000352 <ZbZclTxOptsFromSecurityStatus>
 8000da4:	f8ad 0044 	strh.w	r0, [sp, #68]	@ 0x44
 8000da8:	f8bd 0044 	ldrh.w	r0, [sp, #68]	@ 0x44
 8000dac:	f450 7080 	orrs.w	r0, r0, #256	@ 0x100
 8000db0:	f8ad 0044 	strh.w	r0, [sp, #68]	@ 0x44
 8000db4:	2000      	movs	r0, #0
 8000db6:	f88d 0046 	strb.w	r0, [sp, #70]	@ 0x46
 8000dba:	2000      	movs	r0, #0
 8000dbc:	f88d 0047 	strb.w	r0, [sp, #71]	@ 0x47
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	a908      	add	r1, sp, #32
 8000dc6:	68a8      	ldr	r0, [r5, #8]
 8000dc8:	f00e fd80 	bl	800f8cc <ZbApsdeDataReqCallback>

08000dcc <??zcl_cluster_alarm_data_ind_12>:
 8000dcc:	4640      	mov	r0, r8

08000dce <??zcl_cluster_alarm_data_ind_1>:
 8000dce:	b019      	add	sp, #100	@ 0x64
 8000dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000dd4 <ZbZclParseHeader>:
 8000dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dd8:	0004      	movs	r4, r0
 8000dda:	000d      	movs	r5, r1
 8000ddc:	0016      	movs	r6, r2
 8000dde:	2700      	movs	r7, #0
 8000de0:	2e03      	cmp	r6, #3
 8000de2:	d202      	bcs.n	8000dea <??ZbZclParseHeader_0>
 8000de4:	f05f 30ff 	movs.w	r0, #4294967295
 8000de8:	e035      	b.n	8000e56 <??ZbZclParseHeader_1>

08000dea <??ZbZclParseHeader_0>:
 8000dea:	f05f 0808 	movs.w	r8, #8
 8000dee:	f05f 0900 	movs.w	r9, #0
 8000df2:	46a2      	mov	sl, r4
 8000df4:	464a      	mov	r2, r9
 8000df6:	4641      	mov	r1, r8
 8000df8:	4650      	mov	r0, sl
 8000dfa:	f004 ff22 	bl	8005c42 <__aeabi_memset>
 8000dfe:	5de8      	ldrb	r0, [r5, r7]
 8000e00:	f010 0003 	ands.w	r0, r0, #3
 8000e04:	7020      	strb	r0, [r4, #0]
 8000e06:	5de8      	ldrb	r0, [r5, r7]
 8000e08:	b2c0      	uxtb	r0, r0
 8000e0a:	0880      	lsrs	r0, r0, #2
 8000e0c:	f010 0001 	ands.w	r0, r0, #1
 8000e10:	7060      	strb	r0, [r4, #1]
 8000e12:	5de8      	ldrb	r0, [r5, r7]
 8000e14:	b2c0      	uxtb	r0, r0
 8000e16:	08c0      	lsrs	r0, r0, #3
 8000e18:	f010 0001 	ands.w	r0, r0, #1
 8000e1c:	70a0      	strb	r0, [r4, #2]
 8000e1e:	5de8      	ldrb	r0, [r5, r7]
 8000e20:	b2c0      	uxtb	r0, r0
 8000e22:	0900      	lsrs	r0, r0, #4
 8000e24:	f010 0001 	ands.w	r0, r0, #1
 8000e28:	70e0      	strb	r0, [r4, #3]
 8000e2a:	1c7f      	adds	r7, r7, #1
 8000e2c:	7860      	ldrb	r0, [r4, #1]
 8000e2e:	2800      	cmp	r0, #0
 8000e30:	d00a      	beq.n	8000e48 <??ZbZclParseHeader_2>
 8000e32:	2e05      	cmp	r6, #5
 8000e34:	d202      	bcs.n	8000e3c <??ZbZclParseHeader_3>
 8000e36:	f05f 30ff 	movs.w	r0, #4294967295
 8000e3a:	e00c      	b.n	8000e56 <??ZbZclParseHeader_1>

08000e3c <??ZbZclParseHeader_3>:
 8000e3c:	eb05 0007 	add.w	r0, r5, r7
 8000e40:	f000 f9be 	bl	80011c0 <pletoh16>
 8000e44:	80a0      	strh	r0, [r4, #4]
 8000e46:	1cbf      	adds	r7, r7, #2

08000e48 <??ZbZclParseHeader_2>:
 8000e48:	5de8      	ldrb	r0, [r5, r7]
 8000e4a:	71a0      	strb	r0, [r4, #6]
 8000e4c:	1c7f      	adds	r7, r7, #1
 8000e4e:	5de8      	ldrb	r0, [r5, r7]
 8000e50:	71e0      	strb	r0, [r4, #7]
 8000e52:	1c7f      	adds	r7, r7, #1
 8000e54:	0038      	movs	r0, r7

08000e56 <??ZbZclParseHeader_1>:
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08000e5a <ZbZclPrependHeader>:
 8000e5a:	b470      	push	{r4, r5, r6}
 8000e5c:	0003      	movs	r3, r0
 8000e5e:	2400      	movs	r4, #0
 8000e60:	0015      	movs	r5, r2
 8000e62:	2600      	movs	r6, #0
 8000e64:	7858      	ldrb	r0, [r3, #1]
 8000e66:	2800      	cmp	r0, #0
 8000e68:	d004      	beq.n	8000e74 <??ZbZclPrependHeader_0>
 8000e6a:	2a05      	cmp	r2, #5
 8000e6c:	d202      	bcs.n	8000e74 <??ZbZclPrependHeader_0>
 8000e6e:	f05f 30ff 	movs.w	r0, #4294967295
 8000e72:	e030      	b.n	8000ed6 <??ZbZclPrependHeader_1>

08000e74 <??ZbZclPrependHeader_0>:
 8000e74:	2a03      	cmp	r2, #3
 8000e76:	d202      	bcs.n	8000e7e <??ZbZclPrependHeader_2>
 8000e78:	f05f 30ff 	movs.w	r0, #4294967295
 8000e7c:	e02b      	b.n	8000ed6 <??ZbZclPrependHeader_1>

08000e7e <??ZbZclPrependHeader_2>:
 8000e7e:	1e6d      	subs	r5, r5, #1
 8000e80:	79d8      	ldrb	r0, [r3, #7]
 8000e82:	5548      	strb	r0, [r1, r5]
 8000e84:	1c76      	adds	r6, r6, #1
 8000e86:	1e6d      	subs	r5, r5, #1
 8000e88:	7998      	ldrb	r0, [r3, #6]
 8000e8a:	5548      	strb	r0, [r1, r5]
 8000e8c:	1c76      	adds	r6, r6, #1
 8000e8e:	7858      	ldrb	r0, [r3, #1]
 8000e90:	2800      	cmp	r0, #0
 8000e92:	d009      	beq.n	8000ea8 <??ZbZclPrependHeader_3>
 8000e94:	1e6d      	subs	r5, r5, #1
 8000e96:	8898      	ldrh	r0, [r3, #4]
 8000e98:	b280      	uxth	r0, r0
 8000e9a:	0a00      	lsrs	r0, r0, #8
 8000e9c:	5548      	strb	r0, [r1, r5]
 8000e9e:	1c76      	adds	r6, r6, #1
 8000ea0:	1e6d      	subs	r5, r5, #1
 8000ea2:	8898      	ldrh	r0, [r3, #4]
 8000ea4:	5548      	strb	r0, [r1, r5]
 8000ea6:	1c76      	adds	r6, r6, #1

08000ea8 <??ZbZclPrependHeader_3>:
 8000ea8:	7818      	ldrb	r0, [r3, #0]
 8000eaa:	f010 0003 	ands.w	r0, r0, #3
 8000eae:	4304      	orrs	r4, r0
 8000eb0:	7858      	ldrb	r0, [r3, #1]
 8000eb2:	2800      	cmp	r0, #0
 8000eb4:	d001      	beq.n	8000eba <??ZbZclPrependHeader_4>
 8000eb6:	f054 0404 	orrs.w	r4, r4, #4

08000eba <??ZbZclPrependHeader_4>:
 8000eba:	7898      	ldrb	r0, [r3, #2]
 8000ebc:	2801      	cmp	r0, #1
 8000ebe:	d101      	bne.n	8000ec4 <??ZbZclPrependHeader_5>
 8000ec0:	f054 0408 	orrs.w	r4, r4, #8

08000ec4 <??ZbZclPrependHeader_5>:
 8000ec4:	78d8      	ldrb	r0, [r3, #3]
 8000ec6:	2801      	cmp	r0, #1
 8000ec8:	d101      	bne.n	8000ece <??ZbZclPrependHeader_6>
 8000eca:	f054 0410 	orrs.w	r4, r4, #16

08000ece <??ZbZclPrependHeader_6>:
 8000ece:	1e6d      	subs	r5, r5, #1
 8000ed0:	554c      	strb	r4, [r1, r5]
 8000ed2:	1c76      	adds	r6, r6, #1
 8000ed4:	0030      	movs	r0, r6

08000ed6 <??ZbZclPrependHeader_1>:
 8000ed6:	bc70      	pop	{r4, r5, r6}
 8000ed8:	4770      	bx	lr

08000eda <ZbZclAppendHeader>:
 8000eda:	b430      	push	{r4, r5}
 8000edc:	0003      	movs	r3, r0
 8000ede:	2400      	movs	r4, #0
 8000ee0:	2500      	movs	r5, #0
 8000ee2:	7858      	ldrb	r0, [r3, #1]
 8000ee4:	2800      	cmp	r0, #0
 8000ee6:	d004      	beq.n	8000ef2 <??ZbZclAppendHeader_0>
 8000ee8:	2a05      	cmp	r2, #5
 8000eea:	d202      	bcs.n	8000ef2 <??ZbZclAppendHeader_0>
 8000eec:	f05f 30ff 	movs.w	r0, #4294967295
 8000ef0:	e02b      	b.n	8000f4a <??ZbZclAppendHeader_1>

08000ef2 <??ZbZclAppendHeader_0>:
 8000ef2:	2a03      	cmp	r2, #3
 8000ef4:	d202      	bcs.n	8000efc <??ZbZclAppendHeader_2>
 8000ef6:	f05f 30ff 	movs.w	r0, #4294967295
 8000efa:	e026      	b.n	8000f4a <??ZbZclAppendHeader_1>

08000efc <??ZbZclAppendHeader_2>:
 8000efc:	7818      	ldrb	r0, [r3, #0]
 8000efe:	f010 0003 	ands.w	r0, r0, #3
 8000f02:	4304      	orrs	r4, r0
 8000f04:	7858      	ldrb	r0, [r3, #1]
 8000f06:	2800      	cmp	r0, #0
 8000f08:	d001      	beq.n	8000f0e <??ZbZclAppendHeader_3>
 8000f0a:	f054 0404 	orrs.w	r4, r4, #4

08000f0e <??ZbZclAppendHeader_3>:
 8000f0e:	7898      	ldrb	r0, [r3, #2]
 8000f10:	2801      	cmp	r0, #1
 8000f12:	d101      	bne.n	8000f18 <??ZbZclAppendHeader_4>
 8000f14:	f054 0408 	orrs.w	r4, r4, #8

08000f18 <??ZbZclAppendHeader_4>:
 8000f18:	78d8      	ldrb	r0, [r3, #3]
 8000f1a:	2801      	cmp	r0, #1
 8000f1c:	d101      	bne.n	8000f22 <??ZbZclAppendHeader_5>
 8000f1e:	f054 0410 	orrs.w	r4, r4, #16

08000f22 <??ZbZclAppendHeader_5>:
 8000f22:	554c      	strb	r4, [r1, r5]
 8000f24:	1c6d      	adds	r5, r5, #1
 8000f26:	7858      	ldrb	r0, [r3, #1]
 8000f28:	2800      	cmp	r0, #0
 8000f2a:	d007      	beq.n	8000f3c <??ZbZclAppendHeader_6>
 8000f2c:	8898      	ldrh	r0, [r3, #4]
 8000f2e:	5548      	strb	r0, [r1, r5]
 8000f30:	1c6d      	adds	r5, r5, #1
 8000f32:	8898      	ldrh	r0, [r3, #4]
 8000f34:	b280      	uxth	r0, r0
 8000f36:	0a00      	lsrs	r0, r0, #8
 8000f38:	5548      	strb	r0, [r1, r5]
 8000f3a:	1c6d      	adds	r5, r5, #1

08000f3c <??ZbZclAppendHeader_6>:
 8000f3c:	7998      	ldrb	r0, [r3, #6]
 8000f3e:	5548      	strb	r0, [r1, r5]
 8000f40:	1c6d      	adds	r5, r5, #1
 8000f42:	79d8      	ldrb	r0, [r3, #7]
 8000f44:	5548      	strb	r0, [r1, r5]
 8000f46:	1c6d      	adds	r5, r5, #1
 8000f48:	0028      	movs	r0, r5

08000f4a <??ZbZclAppendHeader_1>:
 8000f4a:	bc30      	pop	{r4, r5}
 8000f4c:	4770      	bx	lr
	...

08000f50 <ZbZclOnOffServerAlloc>:
 8000f50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f54:	0006      	movs	r6, r0
 8000f56:	000f      	movs	r7, r1
 8000f58:	0014      	movs	r4, r2
 8000f5a:	4698      	mov	r8, r3
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	9000      	str	r0, [sp, #0]
 8000f60:	003b      	movs	r3, r7
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	2206      	movs	r2, #6
 8000f66:	2180      	movs	r1, #128	@ 0x80
 8000f68:	0030      	movs	r0, r6
 8000f6a:	f003 fdfc 	bl	8004b66 <ZbZclClusterAlloc>
 8000f6e:	0005      	movs	r5, r0
 8000f70:	2d00      	cmp	r5, #0
 8000f72:	d101      	bne.n	8000f78 <??ZbZclOnOffServerAlloc_0>
 8000f74:	2000      	movs	r0, #0
 8000f76:	e041      	b.n	8000ffc <??ZbZclOnOffServerAlloc_1>

08000f78 <??ZbZclOnOffServerAlloc_0>:
 8000f78:	2c00      	cmp	r4, #0
 8000f7a:	d00a      	beq.n	8000f92 <??ZbZclOnOffServerAlloc_2>
 8000f7c:	f05f 090c 	movs.w	r9, #12
 8000f80:	46a2      	mov	sl, r4
 8000f82:	f115 0b6c 	adds.w	fp, r5, #108	@ 0x6c
 8000f86:	464a      	mov	r2, r9
 8000f88:	4651      	mov	r1, sl
 8000f8a:	4658      	mov	r0, fp
 8000f8c:	f012 fcc1 	bl	8013912 <__aeabi_memcpy>
 8000f90:	e00a      	b.n	8000fa8 <??ZbZclOnOffServerAlloc_3>

08000f92 <??ZbZclOnOffServerAlloc_2>:
 8000f92:	f05f 090c 	movs.w	r9, #12
 8000f96:	f05f 0a00 	movs.w	sl, #0
 8000f9a:	f115 0b6c 	adds.w	fp, r5, #108	@ 0x6c
 8000f9e:	4652      	mov	r2, sl
 8000fa0:	4649      	mov	r1, r9
 8000fa2:	4658      	mov	r0, fp
 8000fa4:	f004 fe4d 	bl	8005c42 <__aeabi_memset>

08000fa8 <??ZbZclOnOffServerAlloc_3>:
 8000fa8:	2201      	movs	r2, #1
 8000faa:	2300      	movs	r3, #0
 8000fac:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8000fb0:	0028      	movs	r0, r5
 8000fb2:	f001 fe1a 	bl	8002bea <ZbZclAttrIntegerWrite>
 8000fb6:	f20f 004d 	addw	r0, pc, #77	@ 0x4d
 8000fba:	6628      	str	r0, [r5, #96]	@ 0x60
 8000fbc:	f20f 0089 	addw	r0, pc, #137	@ 0x89
 8000fc0:	6668      	str	r0, [r5, #100]	@ 0x64
 8000fc2:	f20f 00c1 	addw	r0, pc, #193	@ 0xc1
 8000fc6:	65a8      	str	r0, [r5, #88]	@ 0x58
 8000fc8:	2201      	movs	r2, #1
 8000fca:	490d      	ldr	r1, [pc, #52]	@ (8001000 <??DataTable0>)
 8000fcc:	0028      	movs	r0, r5
 8000fce:	f001 ff23 	bl	8002e18 <ZbZclAttrAppendList>
 8000fd2:	2800      	cmp	r0, #0
 8000fd4:	d004      	beq.n	8000fe0 <??ZbZclOnOffServerAlloc_4>
 8000fd6:	0028      	movs	r0, r5
 8000fd8:	f003 fe87 	bl	8004cea <ZbZclClusterFree>
 8000fdc:	2000      	movs	r0, #0
 8000fde:	e00d      	b.n	8000ffc <??ZbZclOnOffServerAlloc_1>

08000fe0 <??ZbZclOnOffServerAlloc_4>:
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	0028      	movs	r0, r5
 8000fe8:	f001 fdff 	bl	8002bea <ZbZclAttrIntegerWrite>
 8000fec:	4641      	mov	r1, r8
 8000fee:	0028      	movs	r0, r5
 8000ff0:	f7ff f8c8 	bl	8000184 <ZbZclClusterSetCallbackArg>
 8000ff4:	0028      	movs	r0, r5
 8000ff6:	f003 fe46 	bl	8004c86 <ZbZclClusterAttach>
 8000ffa:	0028      	movs	r0, r5

08000ffc <??ZbZclOnOffServerAlloc_1>:
 8000ffc:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001000 <??DataTable0>:
 8001000:	4bb0 0801                                   .K..

08001004 <onOffServerGetSceneData>:
 8001004:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001006:	0004      	movs	r4, r0
 8001008:	000d      	movs	r5, r1
 800100a:	0016      	movs	r6, r2
 800100c:	2703      	movs	r7, #3
 800100e:	2000      	movs	r0, #0
 8001010:	9001      	str	r0, [sp, #4]
 8001012:	2001      	movs	r0, #1
 8001014:	9000      	str	r0, [sp, #0]
 8001016:	ab02      	add	r3, sp, #8
 8001018:	2200      	movs	r2, #0
 800101a:	2100      	movs	r1, #0
 800101c:	0020      	movs	r0, r4
 800101e:	f000 faa2 	bl	8001566 <ZbZclAttrRead>
 8001022:	2800      	cmp	r0, #0
 8001024:	d001      	beq.n	800102a <??onOffServerGetSceneData_0>
 8001026:	2000      	movs	r0, #0
 8001028:	e00d      	b.n	8001046 <??onOffServerGetSceneData_1>

0800102a <??onOffServerGetSceneData_0>:
 800102a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800102e:	0039      	movs	r1, r7
 8001030:	b2c9      	uxtb	r1, r1
 8001032:	5468      	strb	r0, [r5, r1]
 8001034:	1c7f      	adds	r7, r7, #1
 8001036:	89a1      	ldrh	r1, [r4, #12]
 8001038:	0028      	movs	r0, r5
 800103a:	f000 f90d 	bl	8001258 <putle16>
 800103e:	1ef8      	subs	r0, r7, #3
 8001040:	70a8      	strb	r0, [r5, #2]
 8001042:	0038      	movs	r0, r7
 8001044:	b2c0      	uxtb	r0, r0

08001046 <??onOffServerGetSceneData_1>:
 8001046:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08001048 <onOffServerSetSceneData>:
 8001048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800104c:	0007      	movs	r7, r0
 800104e:	000c      	movs	r4, r1
 8001050:	0015      	movs	r5, r2
 8001052:	001e      	movs	r6, r3
 8001054:	0028      	movs	r0, r5
 8001056:	b2c0      	uxtb	r0, r0
 8001058:	2801      	cmp	r0, #1
 800105a:	d001      	beq.n	8001060 <??onOffServerSetSceneData_0>
 800105c:	2087      	movs	r0, #135	@ 0x87
 800105e:	e00f      	b.n	8001080 <??onOffServerSetSceneData_1>

08001060 <??onOffServerSetSceneData_0>:
 8001060:	7820      	ldrb	r0, [r4, #0]
 8001062:	2800      	cmp	r0, #0
 8001064:	d002      	beq.n	800106c <??onOffServerSetSceneData_2>
 8001066:	f05f 0801 	movs.w	r8, #1
 800106a:	e001      	b.n	8001070 <??onOffServerSetSceneData_3>

0800106c <??onOffServerSetSceneData_2>:
 800106c:	f05f 0800 	movs.w	r8, #0

08001070 <??onOffServerSetSceneData_3>:
 8001070:	4642      	mov	r2, r8
 8001072:	b2d2      	uxtb	r2, r2
 8001074:	2300      	movs	r3, #0
 8001076:	2100      	movs	r1, #0
 8001078:	0038      	movs	r0, r7
 800107a:	f001 fdb6 	bl	8002bea <ZbZclAttrIntegerWrite>
 800107e:	2000      	movs	r0, #0

08001080 <??onOffServerSetSceneData_1>:
 8001080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001084 <onOffServerCommand>:
 8001084:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001088:	b08a      	sub	sp, #40	@ 0x28
 800108a:	4680      	mov	r8, r0
 800108c:	000c      	movs	r4, r1
 800108e:	0015      	movs	r5, r2
 8001090:	4646      	mov	r6, r8
 8001092:	27ff      	movs	r7, #255	@ 0xff
 8001094:	f05f 0918 	movs.w	r9, #24
 8001098:	f05f 0a00 	movs.w	sl, #0
 800109c:	f10d 0b10 	add.w	fp, sp, #16
 80010a0:	4652      	mov	r2, sl
 80010a2:	4649      	mov	r1, r9
 80010a4:	4658      	mov	r0, fp
 80010a6:	f004 fdcc 	bl	8005c42 <__aeabi_memset>
 80010aa:	a804      	add	r0, sp, #16
 80010ac:	f115 0110 	adds.w	r1, r5, #16
 80010b0:	2210      	movs	r2, #16
 80010b2:	f012 fc2e 	bl	8013912 <__aeabi_memcpy>
 80010b6:	79a0      	ldrb	r0, [r4, #6]
 80010b8:	f88d 0020 	strb.w	r0, [sp, #32]
 80010bc:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 80010c0:	f7ff f947 	bl	8000352 <ZbZclTxOptsFromSecurityStatus>
 80010c4:	f8ad 0022 	strh.w	r0, [sp, #34]	@ 0x22
 80010c8:	79e0      	ldrb	r0, [r4, #7]
 80010ca:	2800      	cmp	r0, #0
 80010cc:	d003      	beq.n	80010d6 <??onOffServerCommand_0>
 80010ce:	2802      	cmp	r0, #2
 80010d0:	d025      	beq.n	800111e <??onOffServerCommand_1>
 80010d2:	d312      	bcc.n	80010fa <??onOffServerCommand_2>
 80010d4:	e050      	b.n	8001178 <??onOffServerCommand_3>

080010d6 <??onOffServerCommand_0>:
 80010d6:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 80010d8:	2800      	cmp	r0, #0
 80010da:	d007      	beq.n	80010ec <??onOffServerCommand_4>
 80010dc:	f8d8 2054 	ldr.w	r2, [r8, #84]	@ 0x54
 80010e0:	a904      	add	r1, sp, #16
 80010e2:	4640      	mov	r0, r8
 80010e4:	6ef3      	ldr	r3, [r6, #108]	@ 0x6c
 80010e6:	4798      	blx	r3
 80010e8:	0007      	movs	r7, r0
 80010ea:	e005      	b.n	80010f8 <??onOffServerCommand_5>

080010ec <??onOffServerCommand_4>:
 80010ec:	2200      	movs	r2, #0
 80010ee:	2300      	movs	r3, #0
 80010f0:	2100      	movs	r1, #0
 80010f2:	4640      	mov	r0, r8
 80010f4:	f001 fd79 	bl	8002bea <ZbZclAttrIntegerWrite>

080010f8 <??onOffServerCommand_5>:
 80010f8:	e040      	b.n	800117c <??onOffServerCommand_6>

080010fa <??onOffServerCommand_2>:
 80010fa:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 80010fc:	2800      	cmp	r0, #0
 80010fe:	d007      	beq.n	8001110 <??onOffServerCommand_7>
 8001100:	f8d8 2054 	ldr.w	r2, [r8, #84]	@ 0x54
 8001104:	a904      	add	r1, sp, #16
 8001106:	4640      	mov	r0, r8
 8001108:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800110a:	4798      	blx	r3
 800110c:	0007      	movs	r7, r0
 800110e:	e005      	b.n	800111c <??onOffServerCommand_8>

08001110 <??onOffServerCommand_7>:
 8001110:	2201      	movs	r2, #1
 8001112:	2300      	movs	r3, #0
 8001114:	2100      	movs	r1, #0
 8001116:	4640      	mov	r0, r8
 8001118:	f001 fd67 	bl	8002bea <ZbZclAttrIntegerWrite>

0800111c <??onOffServerCommand_8>:
 800111c:	e02e      	b.n	800117c <??onOffServerCommand_6>

0800111e <??onOffServerCommand_1>:
 800111e:	6f70      	ldr	r0, [r6, #116]	@ 0x74
 8001120:	2800      	cmp	r0, #0
 8001122:	d007      	beq.n	8001134 <??onOffServerCommand_9>
 8001124:	f8d8 2054 	ldr.w	r2, [r8, #84]	@ 0x54
 8001128:	a904      	add	r1, sp, #16
 800112a:	4640      	mov	r0, r8
 800112c:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 800112e:	4798      	blx	r3
 8001130:	0007      	movs	r7, r0
 8001132:	e020      	b.n	8001176 <??onOffServerCommand_10>

08001134 <??onOffServerCommand_9>:
 8001134:	2000      	movs	r0, #0
 8001136:	9001      	str	r0, [sp, #4]
 8001138:	2001      	movs	r0, #1
 800113a:	9000      	str	r0, [sp, #0]
 800113c:	ab02      	add	r3, sp, #8
 800113e:	2200      	movs	r2, #0
 8001140:	2100      	movs	r1, #0
 8001142:	4640      	mov	r0, r8
 8001144:	f000 fa0f 	bl	8001566 <ZbZclAttrRead>
 8001148:	2800      	cmp	r0, #0
 800114a:	d002      	beq.n	8001152 <??onOffServerCommand_11>
 800114c:	2086      	movs	r0, #134	@ 0x86
 800114e:	0007      	movs	r7, r0
 8001150:	e014      	b.n	800117c <??onOffServerCommand_6>

08001152 <??onOffServerCommand_11>:
 8001152:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8001156:	2800      	cmp	r0, #0
 8001158:	d003      	beq.n	8001162 <??onOffServerCommand_12>
 800115a:	2000      	movs	r0, #0
 800115c:	f88d 0008 	strb.w	r0, [sp, #8]
 8001160:	e002      	b.n	8001168 <??onOffServerCommand_13>

08001162 <??onOffServerCommand_12>:
 8001162:	2001      	movs	r0, #1
 8001164:	f88d 0008 	strb.w	r0, [sp, #8]

08001168 <??onOffServerCommand_13>:
 8001168:	f89d 2008 	ldrb.w	r2, [sp, #8]
 800116c:	2300      	movs	r3, #0
 800116e:	2100      	movs	r1, #0
 8001170:	4640      	mov	r0, r8
 8001172:	f001 fd3a 	bl	8002bea <ZbZclAttrIntegerWrite>

08001176 <??onOffServerCommand_10>:
 8001176:	e001      	b.n	800117c <??onOffServerCommand_6>

08001178 <??onOffServerCommand_3>:
 8001178:	2081      	movs	r0, #129	@ 0x81
 800117a:	0007      	movs	r7, r0

0800117c <??onOffServerCommand_6>:
 800117c:	0038      	movs	r0, r7
 800117e:	b2c0      	uxtb	r0, r0
 8001180:	2800      	cmp	r0, #0
 8001182:	d106      	bne.n	8001192 <??onOffServerCommand_14>
 8001184:	6ff0      	ldr	r0, [r6, #124]	@ 0x7c
 8001186:	2800      	cmp	r0, #0
 8001188:	d003      	beq.n	8001192 <??onOffServerCommand_14>
 800118a:	79e1      	ldrb	r1, [r4, #7]
 800118c:	6fb0      	ldr	r0, [r6, #120]	@ 0x78
 800118e:	6ff2      	ldr	r2, [r6, #124]	@ 0x7c
 8001190:	4790      	blx	r2

08001192 <??onOffServerCommand_14>:
 8001192:	0038      	movs	r0, r7
 8001194:	b2c0      	uxtb	r0, r0
 8001196:	b00b      	add	sp, #44	@ 0x2c
 8001198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800119c <ZbZclOnOffServerSetLevelControlCallback>:
 800119c:	0003      	movs	r3, r0
 800119e:	6799      	str	r1, [r3, #120]	@ 0x78
 80011a0:	67da      	str	r2, [r3, #124]	@ 0x7c
 80011a2:	4770      	bx	lr

080011a4 <is_little_endian>:
 80011a4:	b081      	sub	sp, #4
 80011a6:	2001      	movs	r0, #1
 80011a8:	f8ad 0000 	strh.w	r0, [sp]
 80011ac:	4668      	mov	r0, sp
 80011ae:	7800      	ldrb	r0, [r0, #0]
 80011b0:	2801      	cmp	r0, #1
 80011b2:	d101      	bne.n	80011b8 <??is_little_endian_0>
 80011b4:	2001      	movs	r0, #1
 80011b6:	e000      	b.n	80011ba <??is_little_endian_1>

080011b8 <??is_little_endian_0>:
 80011b8:	2000      	movs	r0, #0

080011ba <??is_little_endian_1>:
 80011ba:	b2c0      	uxtb	r0, r0
 80011bc:	b001      	add	sp, #4
 80011be:	4770      	bx	lr

080011c0 <pletoh16>:
 80011c0:	0001      	movs	r1, r0
 80011c2:	7808      	ldrb	r0, [r1, #0]
 80011c4:	7849      	ldrb	r1, [r1, #1]
 80011c6:	ea50 2001 	orrs.w	r0, r0, r1, lsl #8
 80011ca:	b280      	uxth	r0, r0
 80011cc:	4770      	bx	lr

080011ce <pletoh24>:
 80011ce:	b510      	push	{r4, lr}
 80011d0:	0004      	movs	r4, r0
 80011d2:	0020      	movs	r0, r4
 80011d4:	f7ff fff4 	bl	80011c0 <pletoh16>
 80011d8:	b280      	uxth	r0, r0
 80011da:	78a1      	ldrb	r1, [r4, #2]
 80011dc:	ea50 4001 	orrs.w	r0, r0, r1, lsl #16
 80011e0:	bd10      	pop	{r4, pc}

080011e2 <pletoh32>:
 80011e2:	b538      	push	{r3, r4, r5, lr}
 80011e4:	0004      	movs	r4, r0
 80011e6:	0020      	movs	r0, r4
 80011e8:	f7ff ffea 	bl	80011c0 <pletoh16>
 80011ec:	0005      	movs	r5, r0
 80011ee:	b2ad      	uxth	r5, r5
 80011f0:	1ca0      	adds	r0, r4, #2
 80011f2:	f7ff ffe5 	bl	80011c0 <pletoh16>
 80011f6:	ea55 4500 	orrs.w	r5, r5, r0, lsl #16
 80011fa:	0028      	movs	r0, r5
 80011fc:	bd32      	pop	{r1, r4, r5, pc}

080011fe <pletoh40>:
 80011fe:	b510      	push	{r4, lr}
 8001200:	0004      	movs	r4, r0
 8001202:	0020      	movs	r0, r4
 8001204:	f7ff ffed 	bl	80011e2 <pletoh32>
 8001208:	7921      	ldrb	r1, [r4, #4]
 800120a:	bd10      	pop	{r4, pc}

0800120c <pletoh48>:
 800120c:	b510      	push	{r4, lr}
 800120e:	0004      	movs	r4, r0
 8001210:	0020      	movs	r0, r4
 8001212:	f7ff fff4 	bl	80011fe <pletoh40>
 8001216:	7962      	ldrb	r2, [r4, #5]
 8001218:	2300      	movs	r3, #0
 800121a:	0213      	lsls	r3, r2, #8
 800121c:	2200      	movs	r2, #0
 800121e:	4310      	orrs	r0, r2
 8001220:	4319      	orrs	r1, r3
 8001222:	bd10      	pop	{r4, pc}

08001224 <pletoh56>:
 8001224:	b510      	push	{r4, lr}
 8001226:	0004      	movs	r4, r0
 8001228:	0020      	movs	r0, r4
 800122a:	f7ff ffef 	bl	800120c <pletoh48>
 800122e:	79a2      	ldrb	r2, [r4, #6]
 8001230:	2300      	movs	r3, #0
 8001232:	0413      	lsls	r3, r2, #16
 8001234:	2200      	movs	r2, #0
 8001236:	4310      	orrs	r0, r2
 8001238:	4319      	orrs	r1, r3
 800123a:	bd10      	pop	{r4, pc}

0800123c <pletoh64>:
 800123c:	b538      	push	{r3, r4, r5, lr}
 800123e:	0005      	movs	r5, r0
 8001240:	0028      	movs	r0, r5
 8001242:	f7ff ffce 	bl	80011e2 <pletoh32>
 8001246:	0004      	movs	r4, r0
 8001248:	1d28      	adds	r0, r5, #4
 800124a:	f7ff ffca 	bl	80011e2 <pletoh32>
 800124e:	0003      	movs	r3, r0
 8001250:	0022      	movs	r2, r4
 8001252:	0010      	movs	r0, r2
 8001254:	0019      	movs	r1, r3
 8001256:	bd34      	pop	{r2, r4, r5, pc}

08001258 <putle16>:
 8001258:	7001      	strb	r1, [r0, #0]
 800125a:	000a      	movs	r2, r1
 800125c:	b292      	uxth	r2, r2
 800125e:	0a12      	lsrs	r2, r2, #8
 8001260:	7042      	strb	r2, [r0, #1]
 8001262:	4770      	bx	lr

08001264 <putle24>:
 8001264:	b538      	push	{r3, r4, r5, lr}
 8001266:	0004      	movs	r4, r0
 8001268:	000d      	movs	r5, r1
 800126a:	0029      	movs	r1, r5
 800126c:	b289      	uxth	r1, r1
 800126e:	0020      	movs	r0, r4
 8001270:	f7ff fff2 	bl	8001258 <putle16>
 8001274:	0028      	movs	r0, r5
 8001276:	0c00      	lsrs	r0, r0, #16
 8001278:	70a0      	strb	r0, [r4, #2]
 800127a:	bd31      	pop	{r0, r4, r5, pc}

0800127c <putle32>:
 800127c:	b538      	push	{r3, r4, r5, lr}
 800127e:	0004      	movs	r4, r0
 8001280:	000d      	movs	r5, r1
 8001282:	0029      	movs	r1, r5
 8001284:	0020      	movs	r0, r4
 8001286:	f7ff ffed 	bl	8001264 <putle24>
 800128a:	0028      	movs	r0, r5
 800128c:	0e00      	lsrs	r0, r0, #24
 800128e:	70e0      	strb	r0, [r4, #3]
 8001290:	bd31      	pop	{r0, r4, r5, pc}

08001292 <putle40>:
 8001292:	b570      	push	{r4, r5, r6, lr}
 8001294:	0006      	movs	r6, r0
 8001296:	0014      	movs	r4, r2
 8001298:	001d      	movs	r5, r3
 800129a:	0021      	movs	r1, r4
 800129c:	0030      	movs	r0, r6
 800129e:	f7ff ffed 	bl	800127c <putle32>
 80012a2:	7135      	strb	r5, [r6, #4]
 80012a4:	bd70      	pop	{r4, r5, r6, pc}

080012a6 <putle48>:
 80012a6:	b570      	push	{r4, r5, r6, lr}
 80012a8:	0006      	movs	r6, r0
 80012aa:	0014      	movs	r4, r2
 80012ac:	001d      	movs	r5, r3
 80012ae:	0022      	movs	r2, r4
 80012b0:	002b      	movs	r3, r5
 80012b2:	0030      	movs	r0, r6
 80012b4:	f7ff ffed 	bl	8001292 <putle40>
 80012b8:	0020      	movs	r0, r4
 80012ba:	0029      	movs	r1, r5
 80012bc:	0a08      	lsrs	r0, r1, #8
 80012be:	2100      	movs	r1, #0
 80012c0:	7170      	strb	r0, [r6, #5]
 80012c2:	bd70      	pop	{r4, r5, r6, pc}

080012c4 <putle56>:
 80012c4:	b570      	push	{r4, r5, r6, lr}
 80012c6:	0006      	movs	r6, r0
 80012c8:	0014      	movs	r4, r2
 80012ca:	001d      	movs	r5, r3
 80012cc:	0022      	movs	r2, r4
 80012ce:	002b      	movs	r3, r5
 80012d0:	0030      	movs	r0, r6
 80012d2:	f7ff ffe8 	bl	80012a6 <putle48>
 80012d6:	0020      	movs	r0, r4
 80012d8:	0029      	movs	r1, r5
 80012da:	0c08      	lsrs	r0, r1, #16
 80012dc:	2100      	movs	r1, #0
 80012de:	71b0      	strb	r0, [r6, #6]
 80012e0:	bd70      	pop	{r4, r5, r6, pc}

080012e2 <putle64>:
 80012e2:	b570      	push	{r4, r5, r6, lr}
 80012e4:	0006      	movs	r6, r0
 80012e6:	0014      	movs	r4, r2
 80012e8:	001d      	movs	r5, r3
 80012ea:	0022      	movs	r2, r4
 80012ec:	002b      	movs	r3, r5
 80012ee:	0030      	movs	r0, r6
 80012f0:	f7ff ffe8 	bl	80012c4 <putle56>
 80012f4:	0020      	movs	r0, r4
 80012f6:	0029      	movs	r1, r5
 80012f8:	0e08      	lsrs	r0, r1, #24
 80012fa:	2100      	movs	r1, #0
 80012fc:	71f0      	strb	r0, [r6, #7]
 80012fe:	bd70      	pop	{r4, r5, r6, pc}

08001300 <ZbZclAttrAddSorted>:
 8001300:	b430      	push	{r4, r5}
 8001302:	0002      	movs	r2, r0
 8001304:	6a50      	ldr	r0, [r2, #36]	@ 0x24
 8001306:	f112 0424 	adds.w	r4, r2, #36	@ 0x24
 800130a:	42a0      	cmp	r0, r4
 800130c:	d001      	beq.n	8001312 <??ZbZclAttrAddSorted_0>
 800130e:	6a50      	ldr	r0, [r2, #36]	@ 0x24
 8001310:	e000      	b.n	8001314 <??ZbZclAttrAddSorted_1>

08001312 <??ZbZclAttrAddSorted_0>:
 8001312:	2000      	movs	r0, #0

08001314 <??ZbZclAttrAddSorted_1>:
 8001314:	2800      	cmp	r0, #0
 8001316:	d017      	beq.n	8001348 <??ZbZclAttrAddSorted_2>
 8001318:	0003      	movs	r3, r0
 800131a:	688c      	ldr	r4, [r1, #8]
 800131c:	8824      	ldrh	r4, [r4, #0]
 800131e:	689d      	ldr	r5, [r3, #8]
 8001320:	882d      	ldrh	r5, [r5, #0]
 8001322:	42ac      	cmp	r4, r5
 8001324:	d207      	bcs.n	8001336 <??ZbZclAttrAddSorted_3>
 8001326:	600b      	str	r3, [r1, #0]
 8001328:	685c      	ldr	r4, [r3, #4]
 800132a:	604c      	str	r4, [r1, #4]
 800132c:	680c      	ldr	r4, [r1, #0]
 800132e:	6061      	str	r1, [r4, #4]
 8001330:	684c      	ldr	r4, [r1, #4]
 8001332:	6021      	str	r1, [r4, #0]
 8001334:	e011      	b.n	800135a <??ZbZclAttrAddSorted_4>

08001336 <??ZbZclAttrAddSorted_3>:
 8001336:	6804      	ldr	r4, [r0, #0]
 8001338:	f112 0524 	adds.w	r5, r2, #36	@ 0x24
 800133c:	42ac      	cmp	r4, r5
 800133e:	d001      	beq.n	8001344 <??ZbZclAttrAddSorted_5>
 8001340:	6800      	ldr	r0, [r0, #0]
 8001342:	e7e7      	b.n	8001314 <??ZbZclAttrAddSorted_1>

08001344 <??ZbZclAttrAddSorted_5>:
 8001344:	2000      	movs	r0, #0
 8001346:	e7e5      	b.n	8001314 <??ZbZclAttrAddSorted_1>

08001348 <??ZbZclAttrAddSorted_2>:
 8001348:	f112 0424 	adds.w	r4, r2, #36	@ 0x24
 800134c:	600c      	str	r4, [r1, #0]
 800134e:	6a94      	ldr	r4, [r2, #40]	@ 0x28
 8001350:	604c      	str	r4, [r1, #4]
 8001352:	680c      	ldr	r4, [r1, #0]
 8001354:	6061      	str	r1, [r4, #4]
 8001356:	684c      	ldr	r4, [r1, #4]
 8001358:	6021      	str	r1, [r4, #0]

0800135a <??ZbZclAttrAddSorted_4>:
 800135a:	bc30      	pop	{r4, r5}
 800135c:	4770      	bx	lr

0800135e <ZbZclAttrFind>:
 800135e:	b430      	push	{r4, r5}
 8001360:	0003      	movs	r3, r0
 8001362:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8001364:	f113 0224 	adds.w	r2, r3, #36	@ 0x24
 8001368:	4290      	cmp	r0, r2
 800136a:	d001      	beq.n	8001370 <??ZbZclAttrFind_0>
 800136c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800136e:	e000      	b.n	8001372 <??ZbZclAttrFind_1>

08001370 <??ZbZclAttrFind_0>:
 8001370:	2200      	movs	r2, #0

08001372 <??ZbZclAttrFind_1>:
 8001372:	2a00      	cmp	r2, #0
 8001374:	d012      	beq.n	800139c <??ZbZclAttrFind_2>
 8001376:	0014      	movs	r4, r2
 8001378:	68a0      	ldr	r0, [r4, #8]
 800137a:	8800      	ldrh	r0, [r0, #0]
 800137c:	000d      	movs	r5, r1
 800137e:	b2ad      	uxth	r5, r5
 8001380:	42a8      	cmp	r0, r5
 8001382:	d005      	beq.n	8001390 <??ZbZclAttrFind_3>
 8001384:	6810      	ldr	r0, [r2, #0]
 8001386:	f113 0524 	adds.w	r5, r3, #36	@ 0x24
 800138a:	42a8      	cmp	r0, r5
 800138c:	d004      	beq.n	8001398 <??ZbZclAttrFind_4>
 800138e:	e001      	b.n	8001394 <??ZbZclAttrFind_5>

08001390 <??ZbZclAttrFind_3>:
 8001390:	0020      	movs	r0, r4
 8001392:	e004      	b.n	800139e <??ZbZclAttrFind_6>

08001394 <??ZbZclAttrFind_5>:
 8001394:	6812      	ldr	r2, [r2, #0]
 8001396:	e7ec      	b.n	8001372 <??ZbZclAttrFind_1>

08001398 <??ZbZclAttrFind_4>:
 8001398:	2200      	movs	r2, #0
 800139a:	e7ea      	b.n	8001372 <??ZbZclAttrFind_1>

0800139c <??ZbZclAttrFind_2>:
 800139c:	2000      	movs	r0, #0

0800139e <??ZbZclAttrFind_6>:
 800139e:	bc30      	pop	{r4, r5}
 80013a0:	4770      	bx	lr

080013a2 <ZbZclAttrHandleDiscover>:
 80013a2:	e92d 47f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80013a6:	b09f      	sub	sp, #124	@ 0x7c
 80013a8:	0004      	movs	r4, r0
 80013aa:	000d      	movs	r5, r1
 80013ac:	0016      	movs	r6, r2
 80013ae:	2708      	movs	r7, #8
 80013b0:	f05f 0800 	movs.w	r8, #0
 80013b4:	f10d 0908 	add.w	r9, sp, #8
 80013b8:	4642      	mov	r2, r8
 80013ba:	0039      	movs	r1, r7
 80013bc:	4648      	mov	r0, r9
 80013be:	f004 fc40 	bl	8005c42 <__aeabi_memset>
 80013c2:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80013c4:	2803      	cmp	r0, #3
 80013c6:	d206      	bcs.n	80013d6 <??ZbZclAttrHandleDiscover_0>
 80013c8:	2380      	movs	r3, #128	@ 0x80
 80013ca:	002a      	movs	r2, r5
 80013cc:	0031      	movs	r1, r6
 80013ce:	0020      	movs	r0, r4
 80013d0:	f00e fef1 	bl	80101b6 <ZbZclSendDefaultResponse>
 80013d4:	e070      	b.n	80014b8 <??ZbZclAttrHandleDiscover_1>

080013d6 <??ZbZclAttrHandleDiscover_0>:
 80013d6:	f05f 0800 	movs.w	r8, #0
 80013da:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80013dc:	4641      	mov	r1, r8
 80013de:	b2c9      	uxtb	r1, r1
 80013e0:	4408      	add	r0, r1
 80013e2:	f7ff feed 	bl	80011c0 <pletoh16>
 80013e6:	0007      	movs	r7, r0
 80013e8:	f118 0802 	adds.w	r8, r8, #2
 80013ec:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80013ee:	4641      	mov	r1, r8
 80013f0:	b2c9      	uxtb	r1, r1
 80013f2:	5c40      	ldrb	r0, [r0, r1]
 80013f4:	f88d 0004 	strb.w	r0, [sp, #4]
 80013f8:	f118 0801 	adds.w	r8, r8, #1
 80013fc:	2000      	movs	r0, #0
 80013fe:	f88d 0008 	strb.w	r0, [sp, #8]
 8001402:	7868      	ldrb	r0, [r5, #1]
 8001404:	f88d 0009 	strb.w	r0, [sp, #9]
 8001408:	78a8      	ldrb	r0, [r5, #2]
 800140a:	2800      	cmp	r0, #0
 800140c:	d101      	bne.n	8001412 <??ZbZclAttrHandleDiscover_2>
 800140e:	2001      	movs	r0, #1
 8001410:	e000      	b.n	8001414 <??ZbZclAttrHandleDiscover_3>

08001412 <??ZbZclAttrHandleDiscover_2>:
 8001412:	2000      	movs	r0, #0

08001414 <??ZbZclAttrHandleDiscover_3>:
 8001414:	f88d 000a 	strb.w	r0, [sp, #10]
 8001418:	2001      	movs	r0, #1
 800141a:	f88d 000b 	strb.w	r0, [sp, #11]
 800141e:	88a8      	ldrh	r0, [r5, #4]
 8001420:	f8ad 000c 	strh.w	r0, [sp, #12]
 8001424:	79a8      	ldrb	r0, [r5, #6]
 8001426:	f88d 000e 	strb.w	r0, [sp, #14]
 800142a:	200d      	movs	r0, #13
 800142c:	f88d 000f 	strb.w	r0, [sp, #15]
 8001430:	2239      	movs	r2, #57	@ 0x39
 8001432:	a910      	add	r1, sp, #64	@ 0x40
 8001434:	a802      	add	r0, sp, #8
 8001436:	f7ff fd50 	bl	8000eda <ZbZclAppendHeader>
 800143a:	4682      	mov	sl, r0
 800143c:	f1ba 0f00 	cmp.w	sl, #0
 8001440:	d506      	bpl.n	8001450 <??ZbZclAttrHandleDiscover_4>
 8001442:	2380      	movs	r3, #128	@ 0x80
 8001444:	002a      	movs	r2, r5
 8001446:	0031      	movs	r1, r6
 8001448:	0020      	movs	r0, r4
 800144a:	f00e feb4 	bl	80101b6 <ZbZclSendDefaultResponse>
 800144e:	e033      	b.n	80014b8 <??ZbZclAttrHandleDiscover_1>

08001450 <??ZbZclAttrHandleDiscover_4>:
 8001450:	f1da 0039 	rsbs	r0, sl, #57	@ 0x39
 8001454:	9000      	str	r0, [sp, #0]
 8001456:	a810      	add	r0, sp, #64	@ 0x40
 8001458:	eb00 030a 	add.w	r3, r0, sl
 800145c:	aa01      	add	r2, sp, #4
 800145e:	0039      	movs	r1, r7
 8001460:	b289      	uxth	r1, r1
 8001462:	0020      	movs	r0, r4
 8001464:	f000 f82b 	bl	80014be <ZbZclAttrDiscoverGetList>
 8001468:	4681      	mov	r9, r0
 800146a:	eb19 090a 	adds.w	r9, r9, sl
 800146e:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8001472:	2800      	cmp	r0, #0
 8001474:	d104      	bne.n	8001480 <??ZbZclAttrHandleDiscover_5>
 8001476:	0030      	movs	r0, r6
 8001478:	f00e fa6f 	bl	800f95a <ZbApsAddrIsBcast>
 800147c:	2800      	cmp	r0, #0
 800147e:	d11b      	bne.n	80014b8 <??ZbZclAttrHandleDiscover_1>

08001480 <??ZbZclAttrHandleDiscover_5>:
 8001480:	0032      	movs	r2, r6
 8001482:	a904      	add	r1, sp, #16
 8001484:	0020      	movs	r0, r4
 8001486:	f7fe ffcc 	bl	8000422 <ZbZclClusterInitApsdeReq>
 800148a:	a804      	add	r0, sp, #16
 800148c:	f116 0110 	adds.w	r1, r6, #16
 8001490:	2210      	movs	r2, #16
 8001492:	f012 fa3e 	bl	8013912 <__aeabi_memcpy>
 8001496:	f896 002a 	ldrb.w	r0, [r6, #42]	@ 0x2a
 800149a:	f7fe ff5a 	bl	8000352 <ZbZclTxOptsFromSecurityStatus>
 800149e:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 80014a2:	a810      	add	r0, sp, #64	@ 0x40
 80014a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80014a6:	4648      	mov	r0, r9
 80014a8:	f8ad 002c 	strh.w	r0, [sp, #44]	@ 0x2c
 80014ac:	2300      	movs	r3, #0
 80014ae:	2200      	movs	r2, #0
 80014b0:	a904      	add	r1, sp, #16
 80014b2:	68a0      	ldr	r0, [r4, #8]
 80014b4:	f00e fa0a 	bl	800f8cc <ZbApsdeDataReqCallback>

080014b8 <??ZbZclAttrHandleDiscover_1>:
 80014b8:	b020      	add	sp, #128	@ 0x80
 80014ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080014be <ZbZclAttrDiscoverGetList>:
 80014be:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014c2:	0005      	movs	r5, r0
 80014c4:	0016      	movs	r6, r2
 80014c6:	001f      	movs	r7, r3
 80014c8:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 80014cc:	f05f 0a00 	movs.w	sl, #0
 80014d0:	f05f 0b00 	movs.w	fp, #0
 80014d4:	2000      	movs	r0, #0
 80014d6:	f807 000b 	strb.w	r0, [r7, fp]
 80014da:	f11b 0b01 	adds.w	fp, fp, #1
 80014de:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 80014e0:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 80014e4:	4288      	cmp	r0, r1
 80014e6:	d001      	beq.n	80014ec <??ZbZclAttrDiscoverGetList_0>
 80014e8:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 80014ea:	e000      	b.n	80014ee <??ZbZclAttrDiscoverGetList_1>

080014ec <??ZbZclAttrDiscoverGetList_0>:
 80014ec:	2400      	movs	r4, #0

080014ee <??ZbZclAttrDiscoverGetList_1>:
 80014ee:	2c00      	cmp	r4, #0
 80014f0:	d030      	beq.n	8001554 <??ZbZclAttrDiscoverGetList_2>
 80014f2:	46a1      	mov	r9, r4
 80014f4:	f8d9 0008 	ldr.w	r0, [r9, #8]
 80014f8:	8800      	ldrh	r0, [r0, #0]
 80014fa:	f8bd 1000 	ldrh.w	r1, [sp]
 80014fe:	4288      	cmp	r0, r1
 8001500:	d31f      	bcc.n	8001542 <??ZbZclAttrDiscoverGetList_3>

08001502 <??ZbZclAttrDiscoverGetList_4>:
 8001502:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8001506:	8880      	ldrh	r0, [r0, #4]
 8001508:	0400      	lsls	r0, r0, #16
 800150a:	d41a      	bmi.n	8001542 <??ZbZclAttrDiscoverGetList_3>

0800150c <??ZbZclAttrDiscoverGetList_5>:
 800150c:	4650      	mov	r0, sl
 800150e:	7831      	ldrb	r1, [r6, #0]
 8001510:	b2c0      	uxtb	r0, r0
 8001512:	4288      	cmp	r0, r1
 8001514:	d21e      	bcs.n	8001554 <??ZbZclAttrDiscoverGetList_2>

08001516 <??ZbZclAttrDiscoverGetList_6>:
 8001516:	f11b 0003 	adds.w	r0, fp, #3
 800151a:	4580      	cmp	r8, r0
 800151c:	d31a      	bcc.n	8001554 <??ZbZclAttrDiscoverGetList_2>

0800151e <??ZbZclAttrDiscoverGetList_7>:
 800151e:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8001522:	8801      	ldrh	r1, [r0, #0]
 8001524:	eb07 000b 	add.w	r0, r7, fp
 8001528:	f7ff fe96 	bl	8001258 <putle16>
 800152c:	f11b 0b02 	adds.w	fp, fp, #2
 8001530:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8001534:	7880      	ldrb	r0, [r0, #2]
 8001536:	f807 000b 	strb.w	r0, [r7, fp]
 800153a:	f11b 0b01 	adds.w	fp, fp, #1
 800153e:	f11a 0a01 	adds.w	sl, sl, #1

08001542 <??ZbZclAttrDiscoverGetList_3>:
 8001542:	6820      	ldr	r0, [r4, #0]
 8001544:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8001548:	4288      	cmp	r0, r1
 800154a:	d001      	beq.n	8001550 <??ZbZclAttrDiscoverGetList_8>
 800154c:	6824      	ldr	r4, [r4, #0]
 800154e:	e7ce      	b.n	80014ee <??ZbZclAttrDiscoverGetList_1>

08001550 <??ZbZclAttrDiscoverGetList_8>:
 8001550:	2400      	movs	r4, #0
 8001552:	e7cc      	b.n	80014ee <??ZbZclAttrDiscoverGetList_1>

08001554 <??ZbZclAttrDiscoverGetList_2>:
 8001554:	2c00      	cmp	r4, #0
 8001556:	d101      	bne.n	800155c <??ZbZclAttrDiscoverGetList_9>
 8001558:	2001      	movs	r0, #1
 800155a:	7038      	strb	r0, [r7, #0]

0800155c <??ZbZclAttrDiscoverGetList_9>:
 800155c:	f886 a000 	strb.w	sl, [r6]
 8001560:	4658      	mov	r0, fp
 8001562:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001566 <ZbZclAttrRead>:
 8001566:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800156a:	b088      	sub	sp, #32
 800156c:	4680      	mov	r8, r0
 800156e:	0014      	movs	r4, r2
 8001570:	001d      	movs	r5, r3
 8001572:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 8001574:	f8bd 1020 	ldrh.w	r1, [sp, #32]
 8001578:	4640      	mov	r0, r8
 800157a:	f7ff fef0 	bl	800135e <ZbZclAttrFind>
 800157e:	0007      	movs	r7, r0
 8001580:	2f00      	cmp	r7, #0
 8001582:	d101      	bne.n	8001588 <??ZbZclAttrRead_0>
 8001584:	2086      	movs	r0, #134	@ 0x86
 8001586:	e03c      	b.n	8001602 <??ZbZclAttrRead_1>

08001588 <??ZbZclAttrRead_0>:
 8001588:	f89d 004c 	ldrb.w	r0, [sp, #76]	@ 0x4c
 800158c:	2800      	cmp	r0, #0
 800158e:	d005      	beq.n	800159c <??ZbZclAttrRead_2>
 8001590:	68b8      	ldr	r0, [r7, #8]
 8001592:	7900      	ldrb	r0, [r0, #4]
 8001594:	0780      	lsls	r0, r0, #30
 8001596:	d401      	bmi.n	800159c <??ZbZclAttrRead_2>
 8001598:	208c      	movs	r0, #140	@ 0x8c
 800159a:	e032      	b.n	8001602 <??ZbZclAttrRead_1>

0800159c <??ZbZclAttrRead_2>:
 800159c:	2c00      	cmp	r4, #0
 800159e:	d002      	beq.n	80015a6 <??ZbZclAttrRead_3>
 80015a0:	68b8      	ldr	r0, [r7, #8]
 80015a2:	7880      	ldrb	r0, [r0, #2]
 80015a4:	7020      	strb	r0, [r4, #0]

080015a6 <??ZbZclAttrRead_3>:
 80015a6:	2d00      	cmp	r5, #0
 80015a8:	d001      	beq.n	80015ae <??ZbZclAttrRead_4>
 80015aa:	2e00      	cmp	r6, #0
 80015ac:	d105      	bne.n	80015ba <??ZbZclAttrRead_5>

080015ae <??ZbZclAttrRead_4>:
 80015ae:	2c00      	cmp	r4, #0
 80015b0:	d001      	beq.n	80015b6 <??ZbZclAttrRead_6>
 80015b2:	2000      	movs	r0, #0
 80015b4:	e025      	b.n	8001602 <??ZbZclAttrRead_1>

080015b6 <??ZbZclAttrRead_6>:
 80015b6:	2089      	movs	r0, #137	@ 0x89
 80015b8:	e023      	b.n	8001602 <??ZbZclAttrRead_1>

080015ba <??ZbZclAttrRead_5>:
 80015ba:	68b8      	ldr	r0, [r7, #8]
 80015bc:	7900      	ldrb	r0, [r0, #4]
 80015be:	06c0      	lsls	r0, r0, #27
 80015c0:	d519      	bpl.n	80015f6 <??ZbZclAttrRead_7>
 80015c2:	f05f 0920 	movs.w	r9, #32
 80015c6:	f05f 0a00 	movs.w	sl, #0
 80015ca:	46eb      	mov	fp, sp
 80015cc:	4652      	mov	r2, sl
 80015ce:	4649      	mov	r1, r9
 80015d0:	4658      	mov	r0, fp
 80015d2:	f004 fb36 	bl	8005c42 <__aeabi_memset>
 80015d6:	68b8      	ldr	r0, [r7, #8]
 80015d8:	9000      	str	r0, [sp, #0]
 80015da:	2000      	movs	r0, #0
 80015dc:	f88d 0004 	strb.w	r0, [sp, #4]
 80015e0:	9502      	str	r5, [sp, #8]
 80015e2:	9603      	str	r6, [sp, #12]
 80015e4:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 80015e8:	9007      	str	r0, [sp, #28]
 80015ea:	466a      	mov	r2, sp
 80015ec:	0039      	movs	r1, r7
 80015ee:	4640      	mov	r0, r8
 80015f0:	f001 fcea 	bl	8002fc8 <ZbZclAttrCallbackExec>
 80015f4:	e005      	b.n	8001602 <??ZbZclAttrRead_1>

080015f6 <??ZbZclAttrRead_7>:
 80015f6:	0033      	movs	r3, r6
 80015f8:	002a      	movs	r2, r5
 80015fa:	0039      	movs	r1, r7
 80015fc:	4640      	mov	r0, r8
 80015fe:	f000 f803 	bl	8001608 <ZbZclAttrDefaultRead>

08001602 <??ZbZclAttrRead_1>:
 8001602:	b009      	add	sp, #36	@ 0x24
 8001604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001608 <ZbZclAttrDefaultRead>:
 8001608:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800160c:	0005      	movs	r5, r0
 800160e:	000e      	movs	r6, r1
 8001610:	0017      	movs	r7, r2
 8001612:	001c      	movs	r4, r3
 8001614:	f05f 0800 	movs.w	r8, #0
 8001618:	f05f 0900 	movs.w	r9, #0
 800161c:	68b0      	ldr	r0, [r6, #8]
 800161e:	7880      	ldrb	r0, [r0, #2]
 8001620:	2808      	cmp	r0, #8
 8001622:	d065      	beq.n	80016f0 <??ZbZclAttrDefaultRead_0>
 8001624:	2809      	cmp	r0, #9
 8001626:	d06b      	beq.n	8001700 <??ZbZclAttrDefaultRead_1>
 8001628:	280a      	cmp	r0, #10
 800162a:	d071      	beq.n	8001710 <??ZbZclAttrDefaultRead_2>
 800162c:	280b      	cmp	r0, #11
 800162e:	d077      	beq.n	8001720 <??ZbZclAttrDefaultRead_3>
 8001630:	280c      	cmp	r0, #12
 8001632:	d07d      	beq.n	8001730 <??ZbZclAttrDefaultRead_4>
 8001634:	280d      	cmp	r0, #13
 8001636:	f000 8083 	beq.w	8001740 <??ZbZclAttrDefaultRead_5>
 800163a:	280e      	cmp	r0, #14
 800163c:	f000 8088 	beq.w	8001750 <??ZbZclAttrDefaultRead_6>
 8001640:	280f      	cmp	r0, #15
 8001642:	f000 808d 	beq.w	8001760 <??ZbZclAttrDefaultRead_7>
 8001646:	2810      	cmp	r0, #16
 8001648:	d052      	beq.n	80016f0 <??ZbZclAttrDefaultRead_0>
 800164a:	2818      	cmp	r0, #24
 800164c:	d050      	beq.n	80016f0 <??ZbZclAttrDefaultRead_0>
 800164e:	2819      	cmp	r0, #25
 8001650:	d056      	beq.n	8001700 <??ZbZclAttrDefaultRead_1>
 8001652:	281a      	cmp	r0, #26
 8001654:	d05c      	beq.n	8001710 <??ZbZclAttrDefaultRead_2>
 8001656:	281b      	cmp	r0, #27
 8001658:	d062      	beq.n	8001720 <??ZbZclAttrDefaultRead_3>
 800165a:	281c      	cmp	r0, #28
 800165c:	d068      	beq.n	8001730 <??ZbZclAttrDefaultRead_4>
 800165e:	281d      	cmp	r0, #29
 8001660:	d06e      	beq.n	8001740 <??ZbZclAttrDefaultRead_5>
 8001662:	281e      	cmp	r0, #30
 8001664:	d074      	beq.n	8001750 <??ZbZclAttrDefaultRead_6>
 8001666:	281f      	cmp	r0, #31
 8001668:	d07a      	beq.n	8001760 <??ZbZclAttrDefaultRead_7>
 800166a:	2820      	cmp	r0, #32
 800166c:	d040      	beq.n	80016f0 <??ZbZclAttrDefaultRead_0>
 800166e:	2821      	cmp	r0, #33	@ 0x21
 8001670:	d046      	beq.n	8001700 <??ZbZclAttrDefaultRead_1>
 8001672:	2822      	cmp	r0, #34	@ 0x22
 8001674:	d04c      	beq.n	8001710 <??ZbZclAttrDefaultRead_2>
 8001676:	2823      	cmp	r0, #35	@ 0x23
 8001678:	d052      	beq.n	8001720 <??ZbZclAttrDefaultRead_3>
 800167a:	2824      	cmp	r0, #36	@ 0x24
 800167c:	d058      	beq.n	8001730 <??ZbZclAttrDefaultRead_4>
 800167e:	2825      	cmp	r0, #37	@ 0x25
 8001680:	d05e      	beq.n	8001740 <??ZbZclAttrDefaultRead_5>
 8001682:	2826      	cmp	r0, #38	@ 0x26
 8001684:	d064      	beq.n	8001750 <??ZbZclAttrDefaultRead_6>
 8001686:	2827      	cmp	r0, #39	@ 0x27
 8001688:	d06a      	beq.n	8001760 <??ZbZclAttrDefaultRead_7>
 800168a:	2828      	cmp	r0, #40	@ 0x28
 800168c:	d030      	beq.n	80016f0 <??ZbZclAttrDefaultRead_0>
 800168e:	2829      	cmp	r0, #41	@ 0x29
 8001690:	d036      	beq.n	8001700 <??ZbZclAttrDefaultRead_1>
 8001692:	282a      	cmp	r0, #42	@ 0x2a
 8001694:	d03c      	beq.n	8001710 <??ZbZclAttrDefaultRead_2>
 8001696:	282b      	cmp	r0, #43	@ 0x2b
 8001698:	d042      	beq.n	8001720 <??ZbZclAttrDefaultRead_3>
 800169a:	282c      	cmp	r0, #44	@ 0x2c
 800169c:	d048      	beq.n	8001730 <??ZbZclAttrDefaultRead_4>
 800169e:	282d      	cmp	r0, #45	@ 0x2d
 80016a0:	d04e      	beq.n	8001740 <??ZbZclAttrDefaultRead_5>
 80016a2:	282e      	cmp	r0, #46	@ 0x2e
 80016a4:	d054      	beq.n	8001750 <??ZbZclAttrDefaultRead_6>
 80016a6:	282f      	cmp	r0, #47	@ 0x2f
 80016a8:	d05a      	beq.n	8001760 <??ZbZclAttrDefaultRead_7>
 80016aa:	2830      	cmp	r0, #48	@ 0x30
 80016ac:	d020      	beq.n	80016f0 <??ZbZclAttrDefaultRead_0>
 80016ae:	2831      	cmp	r0, #49	@ 0x31
 80016b0:	d026      	beq.n	8001700 <??ZbZclAttrDefaultRead_1>
 80016b2:	2838      	cmp	r0, #56	@ 0x38
 80016b4:	d024      	beq.n	8001700 <??ZbZclAttrDefaultRead_1>
 80016b6:	2839      	cmp	r0, #57	@ 0x39
 80016b8:	d032      	beq.n	8001720 <??ZbZclAttrDefaultRead_3>
 80016ba:	283a      	cmp	r0, #58	@ 0x3a
 80016bc:	d050      	beq.n	8001760 <??ZbZclAttrDefaultRead_7>
 80016be:	2841      	cmp	r0, #65	@ 0x41
 80016c0:	d05e      	beq.n	8001780 <??ZbZclAttrDefaultRead_8>
 80016c2:	2842      	cmp	r0, #66	@ 0x42
 80016c4:	d05c      	beq.n	8001780 <??ZbZclAttrDefaultRead_8>
 80016c6:	2843      	cmp	r0, #67	@ 0x43
 80016c8:	d071      	beq.n	80017ae <??ZbZclAttrDefaultRead_9>
 80016ca:	2844      	cmp	r0, #68	@ 0x44
 80016cc:	d06f      	beq.n	80017ae <??ZbZclAttrDefaultRead_9>
 80016ce:	28e0      	cmp	r0, #224	@ 0xe0
 80016d0:	d026      	beq.n	8001720 <??ZbZclAttrDefaultRead_3>
 80016d2:	28e1      	cmp	r0, #225	@ 0xe1
 80016d4:	d024      	beq.n	8001720 <??ZbZclAttrDefaultRead_3>
 80016d6:	28e2      	cmp	r0, #226	@ 0xe2
 80016d8:	d022      	beq.n	8001720 <??ZbZclAttrDefaultRead_3>
 80016da:	28e8      	cmp	r0, #232	@ 0xe8
 80016dc:	d010      	beq.n	8001700 <??ZbZclAttrDefaultRead_1>
 80016de:	28e9      	cmp	r0, #233	@ 0xe9
 80016e0:	d00e      	beq.n	8001700 <??ZbZclAttrDefaultRead_1>
 80016e2:	28ea      	cmp	r0, #234	@ 0xea
 80016e4:	d01c      	beq.n	8001720 <??ZbZclAttrDefaultRead_3>
 80016e6:	28f0      	cmp	r0, #240	@ 0xf0
 80016e8:	d03a      	beq.n	8001760 <??ZbZclAttrDefaultRead_7>
 80016ea:	28f1      	cmp	r0, #241	@ 0xf1
 80016ec:	d040      	beq.n	8001770 <??ZbZclAttrDefaultRead_10>
 80016ee:	e078      	b.n	80017e2 <??ZbZclAttrDefaultRead_11>

080016f0 <??ZbZclAttrDefaultRead_0>:
 80016f0:	2c00      	cmp	r4, #0
 80016f2:	d102      	bne.n	80016fa <??ZbZclAttrDefaultRead_12>
 80016f4:	2089      	movs	r0, #137	@ 0x89
 80016f6:	4681      	mov	r9, r0
 80016f8:	e075      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

080016fa <??ZbZclAttrDefaultRead_12>:
 80016fa:	2001      	movs	r0, #1
 80016fc:	4680      	mov	r8, r0
 80016fe:	e072      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

08001700 <??ZbZclAttrDefaultRead_1>:
 8001700:	2c02      	cmp	r4, #2
 8001702:	d202      	bcs.n	800170a <??ZbZclAttrDefaultRead_14>
 8001704:	2089      	movs	r0, #137	@ 0x89
 8001706:	4681      	mov	r9, r0
 8001708:	e06d      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

0800170a <??ZbZclAttrDefaultRead_14>:
 800170a:	2002      	movs	r0, #2
 800170c:	4680      	mov	r8, r0
 800170e:	e06a      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

08001710 <??ZbZclAttrDefaultRead_2>:
 8001710:	2c03      	cmp	r4, #3
 8001712:	d202      	bcs.n	800171a <??ZbZclAttrDefaultRead_15>
 8001714:	2089      	movs	r0, #137	@ 0x89
 8001716:	4681      	mov	r9, r0
 8001718:	e065      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

0800171a <??ZbZclAttrDefaultRead_15>:
 800171a:	2003      	movs	r0, #3
 800171c:	4680      	mov	r8, r0
 800171e:	e062      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

08001720 <??ZbZclAttrDefaultRead_3>:
 8001720:	2c04      	cmp	r4, #4
 8001722:	d202      	bcs.n	800172a <??ZbZclAttrDefaultRead_16>
 8001724:	2089      	movs	r0, #137	@ 0x89
 8001726:	4681      	mov	r9, r0
 8001728:	e05d      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

0800172a <??ZbZclAttrDefaultRead_16>:
 800172a:	2004      	movs	r0, #4
 800172c:	4680      	mov	r8, r0
 800172e:	e05a      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

08001730 <??ZbZclAttrDefaultRead_4>:
 8001730:	2c05      	cmp	r4, #5
 8001732:	d202      	bcs.n	800173a <??ZbZclAttrDefaultRead_17>
 8001734:	2089      	movs	r0, #137	@ 0x89
 8001736:	4681      	mov	r9, r0
 8001738:	e055      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

0800173a <??ZbZclAttrDefaultRead_17>:
 800173a:	2005      	movs	r0, #5
 800173c:	4680      	mov	r8, r0
 800173e:	e052      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

08001740 <??ZbZclAttrDefaultRead_5>:
 8001740:	2c06      	cmp	r4, #6
 8001742:	d202      	bcs.n	800174a <??ZbZclAttrDefaultRead_18>
 8001744:	2089      	movs	r0, #137	@ 0x89
 8001746:	4681      	mov	r9, r0
 8001748:	e04d      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

0800174a <??ZbZclAttrDefaultRead_18>:
 800174a:	2006      	movs	r0, #6
 800174c:	4680      	mov	r8, r0
 800174e:	e04a      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

08001750 <??ZbZclAttrDefaultRead_6>:
 8001750:	2c07      	cmp	r4, #7
 8001752:	d202      	bcs.n	800175a <??ZbZclAttrDefaultRead_19>
 8001754:	2089      	movs	r0, #137	@ 0x89
 8001756:	4681      	mov	r9, r0
 8001758:	e045      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

0800175a <??ZbZclAttrDefaultRead_19>:
 800175a:	2007      	movs	r0, #7
 800175c:	4680      	mov	r8, r0
 800175e:	e042      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

08001760 <??ZbZclAttrDefaultRead_7>:
 8001760:	2c08      	cmp	r4, #8
 8001762:	d202      	bcs.n	800176a <??ZbZclAttrDefaultRead_20>
 8001764:	2089      	movs	r0, #137	@ 0x89
 8001766:	4681      	mov	r9, r0
 8001768:	e03d      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

0800176a <??ZbZclAttrDefaultRead_20>:
 800176a:	2008      	movs	r0, #8
 800176c:	4680      	mov	r8, r0
 800176e:	e03a      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

08001770 <??ZbZclAttrDefaultRead_10>:
 8001770:	2c10      	cmp	r4, #16
 8001772:	d202      	bcs.n	800177a <??ZbZclAttrDefaultRead_21>
 8001774:	2089      	movs	r0, #137	@ 0x89
 8001776:	4681      	mov	r9, r0
 8001778:	e035      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

0800177a <??ZbZclAttrDefaultRead_21>:
 800177a:	2010      	movs	r0, #16
 800177c:	4680      	mov	r8, r0
 800177e:	e032      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

08001780 <??ZbZclAttrDefaultRead_8>:
 8001780:	2c00      	cmp	r4, #0
 8001782:	d102      	bne.n	800178a <??ZbZclAttrDefaultRead_22>
 8001784:	2089      	movs	r0, #137	@ 0x89
 8001786:	4681      	mov	r9, r0
 8001788:	e02d      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

0800178a <??ZbZclAttrDefaultRead_22>:
 800178a:	68f0      	ldr	r0, [r6, #12]
 800178c:	7800      	ldrb	r0, [r0, #0]
 800178e:	0001      	movs	r1, r0
 8001790:	b2c9      	uxtb	r1, r1
 8001792:	29ff      	cmp	r1, #255	@ 0xff
 8001794:	d101      	bne.n	800179a <??ZbZclAttrDefaultRead_23>
 8001796:	2100      	movs	r1, #0
 8001798:	0008      	movs	r0, r1

0800179a <??ZbZclAttrDefaultRead_23>:
 800179a:	0001      	movs	r1, r0
 800179c:	b2c9      	uxtb	r1, r1
 800179e:	1c49      	adds	r1, r1, #1
 80017a0:	4688      	mov	r8, r1
 80017a2:	4544      	cmp	r4, r8
 80017a4:	d202      	bcs.n	80017ac <??ZbZclAttrDefaultRead_24>
 80017a6:	2189      	movs	r1, #137	@ 0x89
 80017a8:	4689      	mov	r9, r1
 80017aa:	e01c      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

080017ac <??ZbZclAttrDefaultRead_24>:
 80017ac:	e01b      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

080017ae <??ZbZclAttrDefaultRead_9>:
 80017ae:	2c00      	cmp	r4, #0
 80017b0:	d102      	bne.n	80017b8 <??ZbZclAttrDefaultRead_25>
 80017b2:	2089      	movs	r0, #137	@ 0x89
 80017b4:	4681      	mov	r9, r0
 80017b6:	e016      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

080017b8 <??ZbZclAttrDefaultRead_25>:
 80017b8:	68f0      	ldr	r0, [r6, #12]
 80017ba:	f7ff fd01 	bl	80011c0 <pletoh16>
 80017be:	0001      	movs	r1, r0
 80017c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80017c4:	b289      	uxth	r1, r1
 80017c6:	4291      	cmp	r1, r2
 80017c8:	d101      	bne.n	80017ce <??ZbZclAttrDefaultRead_26>
 80017ca:	2100      	movs	r1, #0
 80017cc:	0008      	movs	r0, r1

080017ce <??ZbZclAttrDefaultRead_26>:
 80017ce:	0001      	movs	r1, r0
 80017d0:	b289      	uxth	r1, r1
 80017d2:	1c89      	adds	r1, r1, #2
 80017d4:	4688      	mov	r8, r1
 80017d6:	4544      	cmp	r4, r8
 80017d8:	d202      	bcs.n	80017e0 <??ZbZclAttrDefaultRead_27>
 80017da:	2189      	movs	r1, #137	@ 0x89
 80017dc:	4689      	mov	r9, r1
 80017de:	e002      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

080017e0 <??ZbZclAttrDefaultRead_27>:
 80017e0:	e001      	b.n	80017e6 <??ZbZclAttrDefaultRead_13>

080017e2 <??ZbZclAttrDefaultRead_11>:
 80017e2:	2086      	movs	r0, #134	@ 0x86
 80017e4:	4681      	mov	r9, r0

080017e6 <??ZbZclAttrDefaultRead_13>:
 80017e6:	4648      	mov	r0, r9
 80017e8:	b2c0      	uxtb	r0, r0
 80017ea:	2800      	cmp	r0, #0
 80017ec:	d109      	bne.n	8001802 <??ZbZclAttrDefaultRead_28>
 80017ee:	f8cd 8000 	str.w	r8, [sp]
 80017f2:	f8d6 a00c 	ldr.w	sl, [r6, #12]
 80017f6:	46bb      	mov	fp, r7
 80017f8:	9a00      	ldr	r2, [sp, #0]
 80017fa:	4651      	mov	r1, sl
 80017fc:	4658      	mov	r0, fp
 80017fe:	f012 f888 	bl	8013912 <__aeabi_memcpy>

08001802 <??ZbZclAttrDefaultRead_28>:
 8001802:	4648      	mov	r0, r9
 8001804:	b2c0      	uxtb	r0, r0
 8001806:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800180a <ZbZclAttrWrite>:
 800180a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800180e:	b096      	sub	sp, #88	@ 0x58
 8001810:	4680      	mov	r8, r0
 8001812:	4699      	mov	r9, r3
 8001814:	f8dd a088 	ldr.w	sl, [sp, #136]	@ 0x88
 8001818:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 800181a:	f8bd 1060 	ldrh.w	r1, [sp, #96]	@ 0x60
 800181e:	4640      	mov	r0, r8
 8001820:	f7ff fd9d 	bl	800135e <ZbZclAttrFind>
 8001824:	0006      	movs	r6, r0
 8001826:	2e00      	cmp	r6, #0
 8001828:	d101      	bne.n	800182e <??ZbZclAttrWrite_0>
 800182a:	2086      	movs	r0, #134	@ 0x86
 800182c:	e09d      	b.n	800196a <??ZbZclAttrWrite_1>

0800182e <??ZbZclAttrWrite_0>:
 800182e:	68b0      	ldr	r0, [r6, #8]
 8001830:	7900      	ldrb	r0, [r0, #4]
 8001832:	07c0      	lsls	r0, r0, #31
 8001834:	d403      	bmi.n	800183e <??ZbZclAttrWrite_2>
 8001836:	07b8      	lsls	r0, r7, #30
 8001838:	d401      	bmi.n	800183e <??ZbZclAttrWrite_2>
 800183a:	2088      	movs	r0, #136	@ 0x88
 800183c:	e095      	b.n	800196a <??ZbZclAttrWrite_1>

0800183e <??ZbZclAttrWrite_2>:
 800183e:	2300      	movs	r3, #0
 8001840:	4652      	mov	r2, sl
 8001842:	4649      	mov	r1, r9
 8001844:	68b0      	ldr	r0, [r6, #8]
 8001846:	7880      	ldrb	r0, [r0, #2]
 8001848:	f000 fcb9 	bl	80021be <ZbZclAttrParseLength>
 800184c:	9005      	str	r0, [sp, #20]
 800184e:	9805      	ldr	r0, [sp, #20]
 8001850:	2800      	cmp	r0, #0
 8001852:	d501      	bpl.n	8001858 <??ZbZclAttrWrite_3>
 8001854:	2087      	movs	r0, #135	@ 0x87
 8001856:	e088      	b.n	800196a <??ZbZclAttrWrite_1>

08001858 <??ZbZclAttrWrite_3>:
 8001858:	68b0      	ldr	r0, [r6, #8]
 800185a:	7880      	ldrb	r0, [r0, #2]
 800185c:	f000 ff8c 	bl	8002778 <ZbZclAttrIsInteger>
 8001860:	2800      	cmp	r0, #0
 8001862:	d026      	beq.n	80018b2 <??ZbZclAttrWrite_4>
 8001864:	aa04      	add	r2, sp, #16
 8001866:	4649      	mov	r1, r9
 8001868:	68b0      	ldr	r0, [r6, #8]
 800186a:	7880      	ldrb	r0, [r0, #2]
 800186c:	f000 fe56 	bl	800251c <ZbZclParseInteger>
 8001870:	0004      	movs	r4, r0
 8001872:	000d      	movs	r5, r1
 8001874:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001878:	2800      	cmp	r0, #0
 800187a:	d002      	beq.n	8001882 <??ZbZclAttrWrite_5>
 800187c:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001880:	e073      	b.n	800196a <??ZbZclAttrWrite_1>

08001882 <??ZbZclAttrWrite_5>:
 8001882:	68b0      	ldr	r0, [r6, #8]
 8001884:	e9d0 0106 	ldrd	r0, r1, [r0, #24]
 8001888:	f004 ff3c 	bl	8006704 <__aeabi_d2lz>
 800188c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001890:	68b0      	ldr	r0, [r6, #8]
 8001892:	e9d0 0104 	ldrd	r0, r1, [r0, #16]
 8001896:	f004 ff35 	bl	8006704 <__aeabi_d2lz>
 800189a:	e9cd 0100 	strd	r0, r1, [sp]
 800189e:	68b0      	ldr	r0, [r6, #8]
 80018a0:	7882      	ldrb	r2, [r0, #2]
 80018a2:	0020      	movs	r0, r4
 80018a4:	0029      	movs	r1, r5
 80018a6:	f000 ff7d 	bl	80027a4 <ZbZclAttrIntegerRangeCheck>
 80018aa:	2800      	cmp	r0, #0
 80018ac:	d101      	bne.n	80018b2 <??ZbZclAttrWrite_4>
 80018ae:	2087      	movs	r0, #135	@ 0x87
 80018b0:	e05b      	b.n	800196a <??ZbZclAttrWrite_1>

080018b2 <??ZbZclAttrWrite_4>:
 80018b2:	68b0      	ldr	r0, [r6, #8]
 80018b4:	7900      	ldrb	r0, [r0, #4]
 80018b6:	0680      	lsls	r0, r0, #26
 80018b8:	d522      	bpl.n	8001900 <??ZbZclAttrWrite_6>
 80018ba:	2420      	movs	r4, #32
 80018bc:	2500      	movs	r5, #0
 80018be:	f10d 0b18 	add.w	fp, sp, #24
 80018c2:	002a      	movs	r2, r5
 80018c4:	0021      	movs	r1, r4
 80018c6:	4658      	mov	r0, fp
 80018c8:	f004 f9bb 	bl	8005c42 <__aeabi_memset>
 80018cc:	68b0      	ldr	r0, [r6, #8]
 80018ce:	9006      	str	r0, [sp, #24]
 80018d0:	2001      	movs	r0, #1
 80018d2:	f88d 001c 	strb.w	r0, [sp, #28]
 80018d6:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80018d8:	900c      	str	r0, [sp, #48]	@ 0x30
 80018da:	f8cd 9020 	str.w	r9, [sp, #32]
 80018de:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 80018e2:	f8ad 7028 	strh.w	r7, [sp, #40]	@ 0x28
 80018e6:	68f0      	ldr	r0, [r6, #12]
 80018e8:	900b      	str	r0, [sp, #44]	@ 0x2c
 80018ea:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 80018ee:	900d      	str	r0, [sp, #52]	@ 0x34
 80018f0:	aa06      	add	r2, sp, #24
 80018f2:	0031      	movs	r1, r6
 80018f4:	4640      	mov	r0, r8
 80018f6:	f001 fb67 	bl	8002fc8 <ZbZclAttrCallbackExec>
 80018fa:	f88d 0010 	strb.w	r0, [sp, #16]
 80018fe:	e028      	b.n	8001952 <??ZbZclAttrWrite_7>

08001900 <??ZbZclAttrWrite_6>:
 8001900:	003b      	movs	r3, r7
 8001902:	b29b      	uxth	r3, r3
 8001904:	464a      	mov	r2, r9
 8001906:	0031      	movs	r1, r6
 8001908:	4640      	mov	r0, r8
 800190a:	f000 f866 	bl	80019da <ZbZclAttrDefaultWrite>
 800190e:	f88d 0010 	strb.w	r0, [sp, #16]
 8001912:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001916:	2800      	cmp	r0, #0
 8001918:	d11b      	bne.n	8001952 <??ZbZclAttrWrite_7>
 800191a:	68b0      	ldr	r0, [r6, #8]
 800191c:	7900      	ldrb	r0, [r0, #4]
 800191e:	0640      	lsls	r0, r0, #25
 8001920:	d517      	bpl.n	8001952 <??ZbZclAttrWrite_7>
 8001922:	2420      	movs	r4, #32
 8001924:	2500      	movs	r5, #0
 8001926:	f10d 0b38 	add.w	fp, sp, #56	@ 0x38
 800192a:	002a      	movs	r2, r5
 800192c:	0021      	movs	r1, r4
 800192e:	4658      	mov	r0, fp
 8001930:	f004 f987 	bl	8005c42 <__aeabi_memset>
 8001934:	68b0      	ldr	r0, [r6, #8]
 8001936:	900e      	str	r0, [sp, #56]	@ 0x38
 8001938:	2002      	movs	r0, #2
 800193a:	f88d 003c 	strb.w	r0, [sp, #60]	@ 0x3c
 800193e:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8001940:	9014      	str	r0, [sp, #80]	@ 0x50
 8001942:	f8d8 0054 	ldr.w	r0, [r8, #84]	@ 0x54
 8001946:	9015      	str	r0, [sp, #84]	@ 0x54
 8001948:	aa0e      	add	r2, sp, #56	@ 0x38
 800194a:	0031      	movs	r1, r6
 800194c:	4640      	mov	r0, r8
 800194e:	f001 fb3b 	bl	8002fc8 <ZbZclAttrCallbackExec>

08001952 <??ZbZclAttrWrite_7>:
 8001952:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8001956:	2800      	cmp	r0, #0
 8001958:	d002      	beq.n	8001960 <??ZbZclAttrWrite_8>
 800195a:	f89d 0010 	ldrb.w	r0, [sp, #16]
 800195e:	e004      	b.n	800196a <??ZbZclAttrWrite_1>

08001960 <??ZbZclAttrWrite_8>:
 8001960:	0031      	movs	r1, r6
 8001962:	4640      	mov	r0, r8
 8001964:	f000 f804 	bl	8001970 <ZbZclAttrPostWrite>
 8001968:	2000      	movs	r0, #0

0800196a <??ZbZclAttrWrite_1>:
 800196a:	b019      	add	sp, #100	@ 0x64
 800196c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001970 <ZbZclAttrPostWrite>:
 8001970:	b538      	push	{r3, r4, r5, lr}
 8001972:	0005      	movs	r5, r0
 8001974:	000c      	movs	r4, r1
 8001976:	2c00      	cmp	r4, #0
 8001978:	d015      	beq.n	80019a6 <??ZbZclAttrPostWrite_0>

0800197a <??ZbZclAttrPostWrite_1>:
 800197a:	68a0      	ldr	r0, [r4, #8]
 800197c:	7900      	ldrb	r0, [r0, #4]
 800197e:	0740      	lsls	r0, r0, #29
 8001980:	d50b      	bpl.n	800199a <??ZbZclAttrPostWrite_2>
 8001982:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8001984:	2800      	cmp	r0, #0
 8001986:	d008      	beq.n	800199a <??ZbZclAttrPostWrite_2>
 8001988:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 800198a:	f00e fa29 	bl	800fde0 <ZbTimerRunning>
 800198e:	2800      	cmp	r0, #0
 8001990:	d103      	bne.n	800199a <??ZbZclAttrPostWrite_2>
 8001992:	2100      	movs	r1, #0
 8001994:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8001996:	f00e fa58 	bl	800fe4a <ZbTimerReset>

0800199a <??ZbZclAttrPostWrite_2>:
 800199a:	2200      	movs	r2, #0
 800199c:	68a0      	ldr	r0, [r4, #8]
 800199e:	8801      	ldrh	r1, [r0, #0]
 80019a0:	0028      	movs	r0, r5
 80019a2:	f001 ffba 	bl	800391a <zcl_attr_reporting_check>

080019a6 <??ZbZclAttrPostWrite_0>:
 80019a6:	bd31      	pop	{r0, r4, r5, pc}

080019a8 <ZbZclAttrPersist>:
 80019a8:	b570      	push	{r4, r5, r6, lr}
 80019aa:	0005      	movs	r5, r0
 80019ac:	000e      	movs	r6, r1
 80019ae:	0031      	movs	r1, r6
 80019b0:	b289      	uxth	r1, r1
 80019b2:	0028      	movs	r0, r5
 80019b4:	f7ff fcd3 	bl	800135e <ZbZclAttrFind>
 80019b8:	0004      	movs	r4, r0
 80019ba:	2c00      	cmp	r4, #0
 80019bc:	d101      	bne.n	80019c2 <??ZbZclAttrPersist_0>
 80019be:	2000      	movs	r0, #0
 80019c0:	e00a      	b.n	80019d8 <??ZbZclAttrPersist_1>

080019c2 <??ZbZclAttrPersist_0>:
 80019c2:	68a0      	ldr	r0, [r4, #8]
 80019c4:	7900      	ldrb	r0, [r0, #4]
 80019c6:	0740      	lsls	r0, r0, #29
 80019c8:	d401      	bmi.n	80019ce <??ZbZclAttrPersist_2>
 80019ca:	2000      	movs	r0, #0
 80019cc:	e004      	b.n	80019d8 <??ZbZclAttrPersist_1>

080019ce <??ZbZclAttrPersist_2>:
 80019ce:	0021      	movs	r1, r4
 80019d0:	0028      	movs	r0, r5
 80019d2:	f7ff ffcd 	bl	8001970 <ZbZclAttrPostWrite>
 80019d6:	2001      	movs	r0, #1

080019d8 <??ZbZclAttrPersist_1>:
 80019d8:	bd70      	pop	{r4, r5, r6, pc}

080019da <ZbZclAttrDefaultWrite>:
 80019da:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019de:	0006      	movs	r6, r0
 80019e0:	000f      	movs	r7, r1
 80019e2:	0014      	movs	r4, r2
 80019e4:	4698      	mov	r8, r3
 80019e6:	2500      	movs	r5, #0
 80019e8:	f05f 0900 	movs.w	r9, #0
 80019ec:	2c00      	cmp	r4, #0
 80019ee:	d101      	bne.n	80019f4 <??ZbZclAttrDefaultWrite_0>
 80019f0:	2001      	movs	r0, #1
 80019f2:	e0d6      	b.n	8001ba2 <??ZbZclAttrDefaultWrite_1>

080019f4 <??ZbZclAttrDefaultWrite_0>:
 80019f4:	68b8      	ldr	r0, [r7, #8]
 80019f6:	7880      	ldrb	r0, [r0, #2]
 80019f8:	2808      	cmp	r0, #8
 80019fa:	d062      	beq.n	8001ac2 <??ZbZclAttrDefaultWrite_2>
 80019fc:	2809      	cmp	r0, #9
 80019fe:	d063      	beq.n	8001ac8 <??ZbZclAttrDefaultWrite_3>
 8001a00:	280a      	cmp	r0, #10
 8001a02:	d064      	beq.n	8001ace <??ZbZclAttrDefaultWrite_4>
 8001a04:	280b      	cmp	r0, #11
 8001a06:	d065      	beq.n	8001ad4 <??ZbZclAttrDefaultWrite_5>
 8001a08:	280c      	cmp	r0, #12
 8001a0a:	d066      	beq.n	8001ada <??ZbZclAttrDefaultWrite_6>
 8001a0c:	280d      	cmp	r0, #13
 8001a0e:	d067      	beq.n	8001ae0 <??ZbZclAttrDefaultWrite_7>
 8001a10:	280e      	cmp	r0, #14
 8001a12:	d068      	beq.n	8001ae6 <??ZbZclAttrDefaultWrite_8>
 8001a14:	280f      	cmp	r0, #15
 8001a16:	d069      	beq.n	8001aec <??ZbZclAttrDefaultWrite_9>
 8001a18:	2810      	cmp	r0, #16
 8001a1a:	d052      	beq.n	8001ac2 <??ZbZclAttrDefaultWrite_2>
 8001a1c:	2818      	cmp	r0, #24
 8001a1e:	d050      	beq.n	8001ac2 <??ZbZclAttrDefaultWrite_2>
 8001a20:	2819      	cmp	r0, #25
 8001a22:	d051      	beq.n	8001ac8 <??ZbZclAttrDefaultWrite_3>
 8001a24:	281a      	cmp	r0, #26
 8001a26:	d052      	beq.n	8001ace <??ZbZclAttrDefaultWrite_4>
 8001a28:	281b      	cmp	r0, #27
 8001a2a:	d053      	beq.n	8001ad4 <??ZbZclAttrDefaultWrite_5>
 8001a2c:	281c      	cmp	r0, #28
 8001a2e:	d054      	beq.n	8001ada <??ZbZclAttrDefaultWrite_6>
 8001a30:	281d      	cmp	r0, #29
 8001a32:	d055      	beq.n	8001ae0 <??ZbZclAttrDefaultWrite_7>
 8001a34:	281e      	cmp	r0, #30
 8001a36:	d056      	beq.n	8001ae6 <??ZbZclAttrDefaultWrite_8>
 8001a38:	281f      	cmp	r0, #31
 8001a3a:	d057      	beq.n	8001aec <??ZbZclAttrDefaultWrite_9>
 8001a3c:	2820      	cmp	r0, #32
 8001a3e:	d040      	beq.n	8001ac2 <??ZbZclAttrDefaultWrite_2>
 8001a40:	2821      	cmp	r0, #33	@ 0x21
 8001a42:	d041      	beq.n	8001ac8 <??ZbZclAttrDefaultWrite_3>
 8001a44:	2822      	cmp	r0, #34	@ 0x22
 8001a46:	d042      	beq.n	8001ace <??ZbZclAttrDefaultWrite_4>
 8001a48:	2823      	cmp	r0, #35	@ 0x23
 8001a4a:	d043      	beq.n	8001ad4 <??ZbZclAttrDefaultWrite_5>
 8001a4c:	2824      	cmp	r0, #36	@ 0x24
 8001a4e:	d044      	beq.n	8001ada <??ZbZclAttrDefaultWrite_6>
 8001a50:	2825      	cmp	r0, #37	@ 0x25
 8001a52:	d045      	beq.n	8001ae0 <??ZbZclAttrDefaultWrite_7>
 8001a54:	2826      	cmp	r0, #38	@ 0x26
 8001a56:	d046      	beq.n	8001ae6 <??ZbZclAttrDefaultWrite_8>
 8001a58:	2827      	cmp	r0, #39	@ 0x27
 8001a5a:	d047      	beq.n	8001aec <??ZbZclAttrDefaultWrite_9>
 8001a5c:	2828      	cmp	r0, #40	@ 0x28
 8001a5e:	d030      	beq.n	8001ac2 <??ZbZclAttrDefaultWrite_2>
 8001a60:	2829      	cmp	r0, #41	@ 0x29
 8001a62:	d031      	beq.n	8001ac8 <??ZbZclAttrDefaultWrite_3>
 8001a64:	282a      	cmp	r0, #42	@ 0x2a
 8001a66:	d032      	beq.n	8001ace <??ZbZclAttrDefaultWrite_4>
 8001a68:	282b      	cmp	r0, #43	@ 0x2b
 8001a6a:	d033      	beq.n	8001ad4 <??ZbZclAttrDefaultWrite_5>
 8001a6c:	282c      	cmp	r0, #44	@ 0x2c
 8001a6e:	d034      	beq.n	8001ada <??ZbZclAttrDefaultWrite_6>
 8001a70:	282d      	cmp	r0, #45	@ 0x2d
 8001a72:	d035      	beq.n	8001ae0 <??ZbZclAttrDefaultWrite_7>
 8001a74:	282e      	cmp	r0, #46	@ 0x2e
 8001a76:	d036      	beq.n	8001ae6 <??ZbZclAttrDefaultWrite_8>
 8001a78:	282f      	cmp	r0, #47	@ 0x2f
 8001a7a:	d037      	beq.n	8001aec <??ZbZclAttrDefaultWrite_9>
 8001a7c:	2830      	cmp	r0, #48	@ 0x30
 8001a7e:	d020      	beq.n	8001ac2 <??ZbZclAttrDefaultWrite_2>
 8001a80:	2831      	cmp	r0, #49	@ 0x31
 8001a82:	d021      	beq.n	8001ac8 <??ZbZclAttrDefaultWrite_3>
 8001a84:	2838      	cmp	r0, #56	@ 0x38
 8001a86:	d01f      	beq.n	8001ac8 <??ZbZclAttrDefaultWrite_3>
 8001a88:	2839      	cmp	r0, #57	@ 0x39
 8001a8a:	d023      	beq.n	8001ad4 <??ZbZclAttrDefaultWrite_5>
 8001a8c:	283a      	cmp	r0, #58	@ 0x3a
 8001a8e:	d02d      	beq.n	8001aec <??ZbZclAttrDefaultWrite_9>
 8001a90:	2841      	cmp	r0, #65	@ 0x41
 8001a92:	d031      	beq.n	8001af8 <??ZbZclAttrDefaultWrite_10>
 8001a94:	2842      	cmp	r0, #66	@ 0x42
 8001a96:	d02f      	beq.n	8001af8 <??ZbZclAttrDefaultWrite_10>
 8001a98:	2843      	cmp	r0, #67	@ 0x43
 8001a9a:	d049      	beq.n	8001b30 <??ZbZclAttrDefaultWrite_11>
 8001a9c:	2844      	cmp	r0, #68	@ 0x44
 8001a9e:	d047      	beq.n	8001b30 <??ZbZclAttrDefaultWrite_11>
 8001aa0:	28e0      	cmp	r0, #224	@ 0xe0
 8001aa2:	d017      	beq.n	8001ad4 <??ZbZclAttrDefaultWrite_5>
 8001aa4:	28e1      	cmp	r0, #225	@ 0xe1
 8001aa6:	d015      	beq.n	8001ad4 <??ZbZclAttrDefaultWrite_5>
 8001aa8:	28e2      	cmp	r0, #226	@ 0xe2
 8001aaa:	d013      	beq.n	8001ad4 <??ZbZclAttrDefaultWrite_5>
 8001aac:	28e8      	cmp	r0, #232	@ 0xe8
 8001aae:	d00b      	beq.n	8001ac8 <??ZbZclAttrDefaultWrite_3>
 8001ab0:	28e9      	cmp	r0, #233	@ 0xe9
 8001ab2:	d009      	beq.n	8001ac8 <??ZbZclAttrDefaultWrite_3>
 8001ab4:	28ea      	cmp	r0, #234	@ 0xea
 8001ab6:	d00d      	beq.n	8001ad4 <??ZbZclAttrDefaultWrite_5>
 8001ab8:	28f0      	cmp	r0, #240	@ 0xf0
 8001aba:	d017      	beq.n	8001aec <??ZbZclAttrDefaultWrite_9>
 8001abc:	28f1      	cmp	r0, #241	@ 0xf1
 8001abe:	d018      	beq.n	8001af2 <??ZbZclAttrDefaultWrite_12>
 8001ac0:	e058      	b.n	8001b74 <??ZbZclAttrDefaultWrite_13>

08001ac2 <??ZbZclAttrDefaultWrite_2>:
 8001ac2:	2001      	movs	r0, #1
 8001ac4:	0005      	movs	r5, r0
 8001ac6:	e057      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001ac8 <??ZbZclAttrDefaultWrite_3>:
 8001ac8:	2002      	movs	r0, #2
 8001aca:	0005      	movs	r5, r0
 8001acc:	e054      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001ace <??ZbZclAttrDefaultWrite_4>:
 8001ace:	2003      	movs	r0, #3
 8001ad0:	0005      	movs	r5, r0
 8001ad2:	e051      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001ad4 <??ZbZclAttrDefaultWrite_5>:
 8001ad4:	2004      	movs	r0, #4
 8001ad6:	0005      	movs	r5, r0
 8001ad8:	e04e      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001ada <??ZbZclAttrDefaultWrite_6>:
 8001ada:	2005      	movs	r0, #5
 8001adc:	0005      	movs	r5, r0
 8001ade:	e04b      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001ae0 <??ZbZclAttrDefaultWrite_7>:
 8001ae0:	2006      	movs	r0, #6
 8001ae2:	0005      	movs	r5, r0
 8001ae4:	e048      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001ae6 <??ZbZclAttrDefaultWrite_8>:
 8001ae6:	2007      	movs	r0, #7
 8001ae8:	0005      	movs	r5, r0
 8001aea:	e045      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001aec <??ZbZclAttrDefaultWrite_9>:
 8001aec:	2008      	movs	r0, #8
 8001aee:	0005      	movs	r5, r0
 8001af0:	e042      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001af2 <??ZbZclAttrDefaultWrite_12>:
 8001af2:	2010      	movs	r0, #16
 8001af4:	0005      	movs	r5, r0
 8001af6:	e03f      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001af8 <??ZbZclAttrDefaultWrite_10>:
 8001af8:	6938      	ldr	r0, [r7, #16]
 8001afa:	2800      	cmp	r0, #0
 8001afc:	d102      	bne.n	8001b04 <??ZbZclAttrDefaultWrite_15>
 8001afe:	2089      	movs	r0, #137	@ 0x89
 8001b00:	4681      	mov	r9, r0
 8001b02:	e039      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001b04 <??ZbZclAttrDefaultWrite_15>:
 8001b04:	7820      	ldrb	r0, [r4, #0]
 8001b06:	0001      	movs	r1, r0
 8001b08:	b2c9      	uxtb	r1, r1
 8001b0a:	29ff      	cmp	r1, #255	@ 0xff
 8001b0c:	d105      	bne.n	8001b1a <??ZbZclAttrDefaultWrite_16>
 8001b0e:	21ff      	movs	r1, #255	@ 0xff
 8001b10:	68fa      	ldr	r2, [r7, #12]
 8001b12:	7011      	strb	r1, [r2, #0]
 8001b14:	2100      	movs	r1, #0
 8001b16:	000d      	movs	r5, r1
 8001b18:	e02e      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001b1a <??ZbZclAttrDefaultWrite_16>:
 8001b1a:	0001      	movs	r1, r0
 8001b1c:	b2c9      	uxtb	r1, r1
 8001b1e:	1c49      	adds	r1, r1, #1
 8001b20:	000d      	movs	r5, r1
 8001b22:	6939      	ldr	r1, [r7, #16]
 8001b24:	42a9      	cmp	r1, r5
 8001b26:	d202      	bcs.n	8001b2e <??ZbZclAttrDefaultWrite_17>
 8001b28:	2189      	movs	r1, #137	@ 0x89
 8001b2a:	4689      	mov	r9, r1
 8001b2c:	e024      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001b2e <??ZbZclAttrDefaultWrite_17>:
 8001b2e:	e023      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001b30 <??ZbZclAttrDefaultWrite_11>:
 8001b30:	6938      	ldr	r0, [r7, #16]
 8001b32:	2802      	cmp	r0, #2
 8001b34:	d202      	bcs.n	8001b3c <??ZbZclAttrDefaultWrite_18>
 8001b36:	2089      	movs	r0, #137	@ 0x89
 8001b38:	4681      	mov	r9, r0
 8001b3a:	e01d      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001b3c <??ZbZclAttrDefaultWrite_18>:
 8001b3c:	0020      	movs	r0, r4
 8001b3e:	f7ff fb3f 	bl	80011c0 <pletoh16>
 8001b42:	4682      	mov	sl, r0
 8001b44:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001b48:	4650      	mov	r0, sl
 8001b4a:	000a      	movs	r2, r1
 8001b4c:	b280      	uxth	r0, r0
 8001b4e:	4290      	cmp	r0, r2
 8001b50:	d105      	bne.n	8001b5e <??ZbZclAttrDefaultWrite_19>
 8001b52:	68f8      	ldr	r0, [r7, #12]
 8001b54:	f7ff fb80 	bl	8001258 <putle16>
 8001b58:	2000      	movs	r0, #0
 8001b5a:	0005      	movs	r5, r0
 8001b5c:	e00c      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001b5e <??ZbZclAttrDefaultWrite_19>:
 8001b5e:	4650      	mov	r0, sl
 8001b60:	b280      	uxth	r0, r0
 8001b62:	1c80      	adds	r0, r0, #2
 8001b64:	0005      	movs	r5, r0
 8001b66:	6938      	ldr	r0, [r7, #16]
 8001b68:	42a8      	cmp	r0, r5
 8001b6a:	d202      	bcs.n	8001b72 <??ZbZclAttrDefaultWrite_20>
 8001b6c:	2089      	movs	r0, #137	@ 0x89
 8001b6e:	4681      	mov	r9, r0
 8001b70:	e002      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001b72 <??ZbZclAttrDefaultWrite_20>:
 8001b72:	e001      	b.n	8001b78 <??ZbZclAttrDefaultWrite_14>

08001b74 <??ZbZclAttrDefaultWrite_13>:
 8001b74:	2086      	movs	r0, #134	@ 0x86
 8001b76:	4681      	mov	r9, r0

08001b78 <??ZbZclAttrDefaultWrite_14>:
 8001b78:	4648      	mov	r0, r9
 8001b7a:	b2c0      	uxtb	r0, r0
 8001b7c:	2800      	cmp	r0, #0
 8001b7e:	d10e      	bne.n	8001b9e <??ZbZclAttrDefaultWrite_21>
 8001b80:	4640      	mov	r0, r8
 8001b82:	b280      	uxth	r0, r0
 8001b84:	07c0      	lsls	r0, r0, #31
 8001b86:	d40a      	bmi.n	8001b9e <??ZbZclAttrDefaultWrite_21>
 8001b88:	2d00      	cmp	r5, #0
 8001b8a:	d008      	beq.n	8001b9e <??ZbZclAttrDefaultWrite_21>
 8001b8c:	9500      	str	r5, [sp, #0]
 8001b8e:	46a2      	mov	sl, r4
 8001b90:	f8d7 b00c 	ldr.w	fp, [r7, #12]
 8001b94:	9a00      	ldr	r2, [sp, #0]
 8001b96:	4651      	mov	r1, sl
 8001b98:	4658      	mov	r0, fp
 8001b9a:	f011 feba 	bl	8013912 <__aeabi_memcpy>

08001b9e <??ZbZclAttrDefaultWrite_21>:
 8001b9e:	4648      	mov	r0, r9
 8001ba0:	b2c0      	uxtb	r0, r0

08001ba2 <??ZbZclAttrDefaultWrite_1>:
 8001ba2:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001ba6 <ZbZclAttrDefaultValue>:
 8001ba6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001baa:	0004      	movs	r4, r0
 8001bac:	4688      	mov	r8, r1
 8001bae:	0015      	movs	r5, r2
 8001bb0:	2600      	movs	r6, #0
 8001bb2:	f05f 37ff 	movs.w	r7, #4294967295
 8001bb6:	0020      	movs	r0, r4
 8001bb8:	b2c0      	uxtb	r0, r0
 8001bba:	2800      	cmp	r0, #0
 8001bbc:	f000 80a1 	beq.w	8001d02 <??ZbZclAttrDefaultValue_0>
 8001bc0:	2808      	cmp	r0, #8
 8001bc2:	f000 80e7 	beq.w	8001d94 <??ZbZclAttrDefaultValue_1>
 8001bc6:	2809      	cmp	r0, #9
 8001bc8:	f000 80da 	beq.w	8001d80 <??ZbZclAttrDefaultValue_2>
 8001bcc:	280a      	cmp	r0, #10
 8001bce:	f000 80cd 	beq.w	8001d6c <??ZbZclAttrDefaultValue_3>
 8001bd2:	280b      	cmp	r0, #11
 8001bd4:	f000 80c0 	beq.w	8001d58 <??ZbZclAttrDefaultValue_4>
 8001bd8:	280c      	cmp	r0, #12
 8001bda:	f000 80b3 	beq.w	8001d44 <??ZbZclAttrDefaultValue_5>
 8001bde:	280d      	cmp	r0, #13
 8001be0:	f000 80a6 	beq.w	8001d30 <??ZbZclAttrDefaultValue_6>
 8001be4:	280e      	cmp	r0, #14
 8001be6:	f000 8099 	beq.w	8001d1c <??ZbZclAttrDefaultValue_7>
 8001bea:	280f      	cmp	r0, #15
 8001bec:	f000 808c 	beq.w	8001d08 <??ZbZclAttrDefaultValue_8>
 8001bf0:	2810      	cmp	r0, #16
 8001bf2:	f000 80db 	beq.w	8001dac <??ZbZclAttrDefaultValue_9>
 8001bf6:	2818      	cmp	r0, #24
 8001bf8:	f000 8126 	beq.w	8001e48 <??ZbZclAttrDefaultValue_10>
 8001bfc:	2819      	cmp	r0, #25
 8001bfe:	f000 8119 	beq.w	8001e34 <??ZbZclAttrDefaultValue_11>
 8001c02:	281a      	cmp	r0, #26
 8001c04:	f000 810c 	beq.w	8001e20 <??ZbZclAttrDefaultValue_12>
 8001c08:	281b      	cmp	r0, #27
 8001c0a:	f000 80ff 	beq.w	8001e0c <??ZbZclAttrDefaultValue_13>
 8001c0e:	281c      	cmp	r0, #28
 8001c10:	f000 80f2 	beq.w	8001df8 <??ZbZclAttrDefaultValue_14>
 8001c14:	281d      	cmp	r0, #29
 8001c16:	f000 80e5 	beq.w	8001de4 <??ZbZclAttrDefaultValue_15>
 8001c1a:	281e      	cmp	r0, #30
 8001c1c:	f000 80d8 	beq.w	8001dd0 <??ZbZclAttrDefaultValue_16>
 8001c20:	281f      	cmp	r0, #31
 8001c22:	f000 80cb 	beq.w	8001dbc <??ZbZclAttrDefaultValue_17>
 8001c26:	2820      	cmp	r0, #32
 8001c28:	f000 80b4 	beq.w	8001d94 <??ZbZclAttrDefaultValue_1>
 8001c2c:	2821      	cmp	r0, #33	@ 0x21
 8001c2e:	f000 80a7 	beq.w	8001d80 <??ZbZclAttrDefaultValue_2>
 8001c32:	2822      	cmp	r0, #34	@ 0x22
 8001c34:	f000 809a 	beq.w	8001d6c <??ZbZclAttrDefaultValue_3>
 8001c38:	2823      	cmp	r0, #35	@ 0x23
 8001c3a:	f000 808d 	beq.w	8001d58 <??ZbZclAttrDefaultValue_4>
 8001c3e:	2824      	cmp	r0, #36	@ 0x24
 8001c40:	f000 8080 	beq.w	8001d44 <??ZbZclAttrDefaultValue_5>
 8001c44:	2825      	cmp	r0, #37	@ 0x25
 8001c46:	d073      	beq.n	8001d30 <??ZbZclAttrDefaultValue_6>
 8001c48:	2826      	cmp	r0, #38	@ 0x26
 8001c4a:	d067      	beq.n	8001d1c <??ZbZclAttrDefaultValue_7>
 8001c4c:	2827      	cmp	r0, #39	@ 0x27
 8001c4e:	d05b      	beq.n	8001d08 <??ZbZclAttrDefaultValue_8>
 8001c50:	2828      	cmp	r0, #40	@ 0x28
 8001c52:	f000 814b 	beq.w	8001eec <??ZbZclAttrDefaultValue_18>
 8001c56:	2829      	cmp	r0, #41	@ 0x29
 8001c58:	f000 813e 	beq.w	8001ed8 <??ZbZclAttrDefaultValue_19>
 8001c5c:	282a      	cmp	r0, #42	@ 0x2a
 8001c5e:	f000 8131 	beq.w	8001ec4 <??ZbZclAttrDefaultValue_20>
 8001c62:	282b      	cmp	r0, #43	@ 0x2b
 8001c64:	f000 8124 	beq.w	8001eb0 <??ZbZclAttrDefaultValue_21>
 8001c68:	282c      	cmp	r0, #44	@ 0x2c
 8001c6a:	f000 8117 	beq.w	8001e9c <??ZbZclAttrDefaultValue_22>
 8001c6e:	282d      	cmp	r0, #45	@ 0x2d
 8001c70:	f000 810a 	beq.w	8001e88 <??ZbZclAttrDefaultValue_23>
 8001c74:	282e      	cmp	r0, #46	@ 0x2e
 8001c76:	f000 80fd 	beq.w	8001e74 <??ZbZclAttrDefaultValue_24>
 8001c7a:	282f      	cmp	r0, #47	@ 0x2f
 8001c7c:	f000 80f0 	beq.w	8001e60 <??ZbZclAttrDefaultValue_25>
 8001c80:	2830      	cmp	r0, #48	@ 0x30
 8001c82:	f000 8087 	beq.w	8001d94 <??ZbZclAttrDefaultValue_1>
 8001c86:	2831      	cmp	r0, #49	@ 0x31
 8001c88:	d07a      	beq.n	8001d80 <??ZbZclAttrDefaultValue_2>
 8001c8a:	2838      	cmp	r0, #56	@ 0x38
 8001c8c:	f000 813a 	beq.w	8001f04 <??ZbZclAttrDefaultValue_26>
 8001c90:	2839      	cmp	r0, #57	@ 0x39
 8001c92:	f000 8142 	beq.w	8001f1a <??ZbZclAttrDefaultValue_27>
 8001c96:	283a      	cmp	r0, #58	@ 0x3a
 8001c98:	f000 8149 	beq.w	8001f2e <??ZbZclAttrDefaultValue_28>
 8001c9c:	2841      	cmp	r0, #65	@ 0x41
 8001c9e:	f000 8152 	beq.w	8001f46 <??ZbZclAttrDefaultValue_29>
 8001ca2:	2842      	cmp	r0, #66	@ 0x42
 8001ca4:	f000 8159 	beq.w	8001f5a <??ZbZclAttrDefaultValue_30>
 8001ca8:	2843      	cmp	r0, #67	@ 0x43
 8001caa:	f000 8160 	beq.w	8001f6e <??ZbZclAttrDefaultValue_31>
 8001cae:	2844      	cmp	r0, #68	@ 0x44
 8001cb0:	f000 8168 	beq.w	8001f84 <??ZbZclAttrDefaultValue_32>
 8001cb4:	2848      	cmp	r0, #72	@ 0x48
 8001cb6:	f000 818b 	beq.w	8001fd0 <??ZbZclAttrDefaultValue_33>
 8001cba:	284c      	cmp	r0, #76	@ 0x4c
 8001cbc:	f000 8192 	beq.w	8001fe4 <??ZbZclAttrDefaultValue_34>
 8001cc0:	2850      	cmp	r0, #80	@ 0x50
 8001cc2:	f000 8199 	beq.w	8001ff8 <??ZbZclAttrDefaultValue_35>
 8001cc6:	2851      	cmp	r0, #81	@ 0x51
 8001cc8:	f000 81a0 	beq.w	800200c <??ZbZclAttrDefaultValue_36>
 8001ccc:	28e0      	cmp	r0, #224	@ 0xe0
 8001cce:	f000 81a7 	beq.w	8002020 <??ZbZclAttrDefaultValue_37>
 8001cd2:	28e1      	cmp	r0, #225	@ 0xe1
 8001cd4:	f000 81ae 	beq.w	8002034 <??ZbZclAttrDefaultValue_38>
 8001cd8:	28e2      	cmp	r0, #226	@ 0xe2
 8001cda:	f000 81b5 	beq.w	8002048 <??ZbZclAttrDefaultValue_39>
 8001cde:	28e8      	cmp	r0, #232	@ 0xe8
 8001ce0:	f000 81bc 	beq.w	800205c <??ZbZclAttrDefaultValue_40>
 8001ce4:	28e9      	cmp	r0, #233	@ 0xe9
 8001ce6:	f000 81c3 	beq.w	8002070 <??ZbZclAttrDefaultValue_41>
 8001cea:	28ea      	cmp	r0, #234	@ 0xea
 8001cec:	f000 81ca 	beq.w	8002084 <??ZbZclAttrDefaultValue_42>
 8001cf0:	28f0      	cmp	r0, #240	@ 0xf0
 8001cf2:	f000 8152 	beq.w	8001f9a <??ZbZclAttrDefaultValue_43>
 8001cf6:	28f1      	cmp	r0, #241	@ 0xf1
 8001cf8:	f000 815b 	beq.w	8001fb2 <??ZbZclAttrDefaultValue_44>
 8001cfc:	28ff      	cmp	r0, #255	@ 0xff
 8001cfe:	f040 81cb 	bne.w	8002098 <??ZbZclAttrDefaultValue_45>

08001d02 <??ZbZclAttrDefaultValue_0>:
 8001d02:	2000      	movs	r0, #0
 8001d04:	0007      	movs	r7, r0
 8001d06:	e1c7      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001d08 <??ZbZclAttrDefaultValue_8>:
 8001d08:	1c70      	adds	r0, r6, #1
 8001d0a:	4285      	cmp	r5, r0
 8001d0c:	f0c0 81c4 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001d10 <??ZbZclAttrDefaultValue_47>:
 8001d10:	20ff      	movs	r0, #255	@ 0xff
 8001d12:	f888 0000 	strb.w	r0, [r8]
 8001d16:	f118 0801 	adds.w	r8, r8, #1
 8001d1a:	1c76      	adds	r6, r6, #1

08001d1c <??ZbZclAttrDefaultValue_7>:
 8001d1c:	1c70      	adds	r0, r6, #1
 8001d1e:	4285      	cmp	r5, r0
 8001d20:	f0c0 81ba 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001d24 <??ZbZclAttrDefaultValue_48>:
 8001d24:	20ff      	movs	r0, #255	@ 0xff
 8001d26:	f888 0000 	strb.w	r0, [r8]
 8001d2a:	f118 0801 	adds.w	r8, r8, #1
 8001d2e:	1c76      	adds	r6, r6, #1

08001d30 <??ZbZclAttrDefaultValue_6>:
 8001d30:	1c70      	adds	r0, r6, #1
 8001d32:	4285      	cmp	r5, r0
 8001d34:	f0c0 81b0 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001d38 <??ZbZclAttrDefaultValue_49>:
 8001d38:	20ff      	movs	r0, #255	@ 0xff
 8001d3a:	f888 0000 	strb.w	r0, [r8]
 8001d3e:	f118 0801 	adds.w	r8, r8, #1
 8001d42:	1c76      	adds	r6, r6, #1

08001d44 <??ZbZclAttrDefaultValue_5>:
 8001d44:	1c70      	adds	r0, r6, #1
 8001d46:	4285      	cmp	r5, r0
 8001d48:	f0c0 81a6 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001d4c <??ZbZclAttrDefaultValue_50>:
 8001d4c:	20ff      	movs	r0, #255	@ 0xff
 8001d4e:	f888 0000 	strb.w	r0, [r8]
 8001d52:	f118 0801 	adds.w	r8, r8, #1
 8001d56:	1c76      	adds	r6, r6, #1

08001d58 <??ZbZclAttrDefaultValue_4>:
 8001d58:	1c70      	adds	r0, r6, #1
 8001d5a:	4285      	cmp	r5, r0
 8001d5c:	f0c0 819c 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001d60 <??ZbZclAttrDefaultValue_51>:
 8001d60:	20ff      	movs	r0, #255	@ 0xff
 8001d62:	f888 0000 	strb.w	r0, [r8]
 8001d66:	f118 0801 	adds.w	r8, r8, #1
 8001d6a:	1c76      	adds	r6, r6, #1

08001d6c <??ZbZclAttrDefaultValue_3>:
 8001d6c:	1c70      	adds	r0, r6, #1
 8001d6e:	4285      	cmp	r5, r0
 8001d70:	f0c0 8192 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001d74 <??ZbZclAttrDefaultValue_52>:
 8001d74:	20ff      	movs	r0, #255	@ 0xff
 8001d76:	f888 0000 	strb.w	r0, [r8]
 8001d7a:	f118 0801 	adds.w	r8, r8, #1
 8001d7e:	1c76      	adds	r6, r6, #1

08001d80 <??ZbZclAttrDefaultValue_2>:
 8001d80:	1c70      	adds	r0, r6, #1
 8001d82:	4285      	cmp	r5, r0
 8001d84:	f0c0 8188 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001d88 <??ZbZclAttrDefaultValue_53>:
 8001d88:	20ff      	movs	r0, #255	@ 0xff
 8001d8a:	f888 0000 	strb.w	r0, [r8]
 8001d8e:	f118 0801 	adds.w	r8, r8, #1
 8001d92:	1c76      	adds	r6, r6, #1

08001d94 <??ZbZclAttrDefaultValue_1>:
 8001d94:	1c70      	adds	r0, r6, #1
 8001d96:	4285      	cmp	r5, r0
 8001d98:	f0c0 817e 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001d9c <??ZbZclAttrDefaultValue_54>:
 8001d9c:	20ff      	movs	r0, #255	@ 0xff
 8001d9e:	f888 0000 	strb.w	r0, [r8]
 8001da2:	f118 0801 	adds.w	r8, r8, #1
 8001da6:	1c76      	adds	r6, r6, #1
 8001da8:	0037      	movs	r7, r6
 8001daa:	e175      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001dac <??ZbZclAttrDefaultValue_9>:
 8001dac:	2000      	movs	r0, #0
 8001dae:	f888 0000 	strb.w	r0, [r8]
 8001db2:	f118 0801 	adds.w	r8, r8, #1
 8001db6:	2001      	movs	r0, #1
 8001db8:	0007      	movs	r7, r0
 8001dba:	e16d      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001dbc <??ZbZclAttrDefaultValue_17>:
 8001dbc:	1c70      	adds	r0, r6, #1
 8001dbe:	4285      	cmp	r5, r0
 8001dc0:	f0c0 816a 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001dc4 <??ZbZclAttrDefaultValue_55>:
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	f888 0000 	strb.w	r0, [r8]
 8001dca:	f118 0801 	adds.w	r8, r8, #1
 8001dce:	1c76      	adds	r6, r6, #1

08001dd0 <??ZbZclAttrDefaultValue_16>:
 8001dd0:	1c70      	adds	r0, r6, #1
 8001dd2:	4285      	cmp	r5, r0
 8001dd4:	f0c0 8160 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001dd8 <??ZbZclAttrDefaultValue_56>:
 8001dd8:	2000      	movs	r0, #0
 8001dda:	f888 0000 	strb.w	r0, [r8]
 8001dde:	f118 0801 	adds.w	r8, r8, #1
 8001de2:	1c76      	adds	r6, r6, #1

08001de4 <??ZbZclAttrDefaultValue_15>:
 8001de4:	1c70      	adds	r0, r6, #1
 8001de6:	4285      	cmp	r5, r0
 8001de8:	f0c0 8156 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001dec <??ZbZclAttrDefaultValue_57>:
 8001dec:	2000      	movs	r0, #0
 8001dee:	f888 0000 	strb.w	r0, [r8]
 8001df2:	f118 0801 	adds.w	r8, r8, #1
 8001df6:	1c76      	adds	r6, r6, #1

08001df8 <??ZbZclAttrDefaultValue_14>:
 8001df8:	1c70      	adds	r0, r6, #1
 8001dfa:	4285      	cmp	r5, r0
 8001dfc:	f0c0 814c 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001e00 <??ZbZclAttrDefaultValue_58>:
 8001e00:	2000      	movs	r0, #0
 8001e02:	f888 0000 	strb.w	r0, [r8]
 8001e06:	f118 0801 	adds.w	r8, r8, #1
 8001e0a:	1c76      	adds	r6, r6, #1

08001e0c <??ZbZclAttrDefaultValue_13>:
 8001e0c:	1c70      	adds	r0, r6, #1
 8001e0e:	4285      	cmp	r5, r0
 8001e10:	f0c0 8142 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001e14 <??ZbZclAttrDefaultValue_59>:
 8001e14:	2000      	movs	r0, #0
 8001e16:	f888 0000 	strb.w	r0, [r8]
 8001e1a:	f118 0801 	adds.w	r8, r8, #1
 8001e1e:	1c76      	adds	r6, r6, #1

08001e20 <??ZbZclAttrDefaultValue_12>:
 8001e20:	1c70      	adds	r0, r6, #1
 8001e22:	4285      	cmp	r5, r0
 8001e24:	f0c0 8138 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001e28 <??ZbZclAttrDefaultValue_60>:
 8001e28:	2000      	movs	r0, #0
 8001e2a:	f888 0000 	strb.w	r0, [r8]
 8001e2e:	f118 0801 	adds.w	r8, r8, #1
 8001e32:	1c76      	adds	r6, r6, #1

08001e34 <??ZbZclAttrDefaultValue_11>:
 8001e34:	1c70      	adds	r0, r6, #1
 8001e36:	4285      	cmp	r5, r0
 8001e38:	f0c0 812e 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001e3c <??ZbZclAttrDefaultValue_61>:
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	f888 0000 	strb.w	r0, [r8]
 8001e42:	f118 0801 	adds.w	r8, r8, #1
 8001e46:	1c76      	adds	r6, r6, #1

08001e48 <??ZbZclAttrDefaultValue_10>:
 8001e48:	1c70      	adds	r0, r6, #1
 8001e4a:	4285      	cmp	r5, r0
 8001e4c:	f0c0 8124 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001e50 <??ZbZclAttrDefaultValue_62>:
 8001e50:	2000      	movs	r0, #0
 8001e52:	f888 0000 	strb.w	r0, [r8]
 8001e56:	f118 0801 	adds.w	r8, r8, #1
 8001e5a:	1c76      	adds	r6, r6, #1
 8001e5c:	0037      	movs	r7, r6
 8001e5e:	e11b      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001e60 <??ZbZclAttrDefaultValue_25>:
 8001e60:	1c70      	adds	r0, r6, #1
 8001e62:	4285      	cmp	r5, r0
 8001e64:	f0c0 8118 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001e68 <??ZbZclAttrDefaultValue_63>:
 8001e68:	2000      	movs	r0, #0
 8001e6a:	f888 0000 	strb.w	r0, [r8]
 8001e6e:	f118 0801 	adds.w	r8, r8, #1
 8001e72:	1c76      	adds	r6, r6, #1

08001e74 <??ZbZclAttrDefaultValue_24>:
 8001e74:	1c70      	adds	r0, r6, #1
 8001e76:	4285      	cmp	r5, r0
 8001e78:	f0c0 810e 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001e7c <??ZbZclAttrDefaultValue_64>:
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	f888 0000 	strb.w	r0, [r8]
 8001e82:	f118 0801 	adds.w	r8, r8, #1
 8001e86:	1c76      	adds	r6, r6, #1

08001e88 <??ZbZclAttrDefaultValue_23>:
 8001e88:	1c70      	adds	r0, r6, #1
 8001e8a:	4285      	cmp	r5, r0
 8001e8c:	f0c0 8104 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001e90 <??ZbZclAttrDefaultValue_65>:
 8001e90:	2000      	movs	r0, #0
 8001e92:	f888 0000 	strb.w	r0, [r8]
 8001e96:	f118 0801 	adds.w	r8, r8, #1
 8001e9a:	1c76      	adds	r6, r6, #1

08001e9c <??ZbZclAttrDefaultValue_22>:
 8001e9c:	1c70      	adds	r0, r6, #1
 8001e9e:	4285      	cmp	r5, r0
 8001ea0:	f0c0 80fa 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001ea4 <??ZbZclAttrDefaultValue_66>:
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	f888 0000 	strb.w	r0, [r8]
 8001eaa:	f118 0801 	adds.w	r8, r8, #1
 8001eae:	1c76      	adds	r6, r6, #1

08001eb0 <??ZbZclAttrDefaultValue_21>:
 8001eb0:	1c70      	adds	r0, r6, #1
 8001eb2:	4285      	cmp	r5, r0
 8001eb4:	f0c0 80f0 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001eb8 <??ZbZclAttrDefaultValue_67>:
 8001eb8:	2000      	movs	r0, #0
 8001eba:	f888 0000 	strb.w	r0, [r8]
 8001ebe:	f118 0801 	adds.w	r8, r8, #1
 8001ec2:	1c76      	adds	r6, r6, #1

08001ec4 <??ZbZclAttrDefaultValue_20>:
 8001ec4:	1c70      	adds	r0, r6, #1
 8001ec6:	4285      	cmp	r5, r0
 8001ec8:	f0c0 80e6 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001ecc <??ZbZclAttrDefaultValue_68>:
 8001ecc:	2000      	movs	r0, #0
 8001ece:	f888 0000 	strb.w	r0, [r8]
 8001ed2:	f118 0801 	adds.w	r8, r8, #1
 8001ed6:	1c76      	adds	r6, r6, #1

08001ed8 <??ZbZclAttrDefaultValue_19>:
 8001ed8:	1c70      	adds	r0, r6, #1
 8001eda:	4285      	cmp	r5, r0
 8001edc:	f0c0 80dc 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001ee0 <??ZbZclAttrDefaultValue_69>:
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	f888 0000 	strb.w	r0, [r8]
 8001ee6:	f118 0801 	adds.w	r8, r8, #1
 8001eea:	1c76      	adds	r6, r6, #1

08001eec <??ZbZclAttrDefaultValue_18>:
 8001eec:	1c70      	adds	r0, r6, #1
 8001eee:	4285      	cmp	r5, r0
 8001ef0:	f0c0 80d2 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001ef4 <??ZbZclAttrDefaultValue_70>:
 8001ef4:	2080      	movs	r0, #128	@ 0x80
 8001ef6:	f888 0000 	strb.w	r0, [r8]
 8001efa:	f118 0801 	adds.w	r8, r8, #1
 8001efe:	1c76      	adds	r6, r6, #1
 8001f00:	0037      	movs	r7, r6
 8001f02:	e0c9      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001f04 <??ZbZclAttrDefaultValue_26>:
 8001f04:	2d02      	cmp	r5, #2
 8001f06:	f0c0 80c7 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001f0a <??ZbZclAttrDefaultValue_71>:
 8001f0a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8001f0e:	4640      	mov	r0, r8
 8001f10:	f7ff f9a2 	bl	8001258 <putle16>
 8001f14:	2002      	movs	r0, #2
 8001f16:	0007      	movs	r7, r0
 8001f18:	e0be      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001f1a <??ZbZclAttrDefaultValue_27>:
 8001f1a:	2d04      	cmp	r5, #4
 8001f1c:	f0c0 80bc 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001f20 <??ZbZclAttrDefaultValue_72>:
 8001f20:	495f      	ldr	r1, [pc, #380]	@ (80020a0 <??DataTable1>)
 8001f22:	4640      	mov	r0, r8
 8001f24:	f7ff f9aa 	bl	800127c <putle32>
 8001f28:	2004      	movs	r0, #4
 8001f2a:	0007      	movs	r7, r0
 8001f2c:	e0b4      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001f2e <??ZbZclAttrDefaultValue_28>:
 8001f2e:	2d08      	cmp	r5, #8
 8001f30:	f0c0 80b2 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001f34 <??ZbZclAttrDefaultValue_73>:
 8001f34:	f07f 0201 	mvns.w	r2, #1
 8001f38:	4b5a      	ldr	r3, [pc, #360]	@ (80020a4 <??DataTable1_1>)
 8001f3a:	4640      	mov	r0, r8
 8001f3c:	f7ff f9d1 	bl	80012e2 <putle64>
 8001f40:	2008      	movs	r0, #8
 8001f42:	0007      	movs	r7, r0
 8001f44:	e0a8      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001f46 <??ZbZclAttrDefaultValue_29>:
 8001f46:	2d02      	cmp	r5, #2
 8001f48:	f0c0 80a6 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001f4c <??ZbZclAttrDefaultValue_74>:
 8001f4c:	21ff      	movs	r1, #255	@ 0xff
 8001f4e:	4640      	mov	r0, r8
 8001f50:	f7ff f982 	bl	8001258 <putle16>
 8001f54:	2002      	movs	r0, #2
 8001f56:	0007      	movs	r7, r0
 8001f58:	e09e      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001f5a <??ZbZclAttrDefaultValue_30>:
 8001f5a:	2d02      	cmp	r5, #2
 8001f5c:	f0c0 809c 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001f60 <??ZbZclAttrDefaultValue_75>:
 8001f60:	21ff      	movs	r1, #255	@ 0xff
 8001f62:	4640      	mov	r0, r8
 8001f64:	f7ff f978 	bl	8001258 <putle16>
 8001f68:	2002      	movs	r0, #2
 8001f6a:	0007      	movs	r7, r0
 8001f6c:	e094      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001f6e <??ZbZclAttrDefaultValue_31>:
 8001f6e:	2d04      	cmp	r5, #4
 8001f70:	f0c0 8092 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001f74 <??ZbZclAttrDefaultValue_76>:
 8001f74:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001f78:	4640      	mov	r0, r8
 8001f7a:	f7ff f97f 	bl	800127c <putle32>
 8001f7e:	2004      	movs	r0, #4
 8001f80:	0007      	movs	r7, r0
 8001f82:	e089      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001f84 <??ZbZclAttrDefaultValue_32>:
 8001f84:	2d04      	cmp	r5, #4
 8001f86:	f0c0 8087 	bcc.w	8002098 <??ZbZclAttrDefaultValue_45>

08001f8a <??ZbZclAttrDefaultValue_77>:
 8001f8a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001f8e:	4640      	mov	r0, r8
 8001f90:	f7ff f974 	bl	800127c <putle32>
 8001f94:	2004      	movs	r0, #4
 8001f96:	0007      	movs	r7, r0
 8001f98:	e07e      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001f9a <??ZbZclAttrDefaultValue_43>:
 8001f9a:	2d08      	cmp	r5, #8
 8001f9c:	d37c      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

08001f9e <??ZbZclAttrDefaultValue_78>:
 8001f9e:	f05f 32ff 	movs.w	r2, #4294967295
 8001fa2:	f05f 33ff 	movs.w	r3, #4294967295
 8001fa6:	4640      	mov	r0, r8
 8001fa8:	f7ff f99b 	bl	80012e2 <putle64>
 8001fac:	2008      	movs	r0, #8
 8001fae:	0007      	movs	r7, r0
 8001fb0:	e072      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001fb2 <??ZbZclAttrDefaultValue_44>:
 8001fb2:	2d10      	cmp	r5, #16
 8001fb4:	d370      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

08001fb6 <??ZbZclAttrDefaultValue_79>:
 8001fb6:	f05f 0910 	movs.w	r9, #16
 8001fba:	f05f 0a00 	movs.w	sl, #0
 8001fbe:	46c3      	mov	fp, r8
 8001fc0:	4652      	mov	r2, sl
 8001fc2:	4649      	mov	r1, r9
 8001fc4:	4658      	mov	r0, fp
 8001fc6:	f003 fe3c 	bl	8005c42 <__aeabi_memset>
 8001fca:	2010      	movs	r0, #16
 8001fcc:	0007      	movs	r7, r0
 8001fce:	e063      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001fd0 <??ZbZclAttrDefaultValue_33>:
 8001fd0:	2d02      	cmp	r5, #2
 8001fd2:	d361      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

08001fd4 <??ZbZclAttrDefaultValue_80>:
 8001fd4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001fd8:	4640      	mov	r0, r8
 8001fda:	f7ff f93d 	bl	8001258 <putle16>
 8001fde:	2002      	movs	r0, #2
 8001fe0:	0007      	movs	r7, r0
 8001fe2:	e059      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001fe4 <??ZbZclAttrDefaultValue_34>:
 8001fe4:	2d02      	cmp	r5, #2
 8001fe6:	d357      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

08001fe8 <??ZbZclAttrDefaultValue_81>:
 8001fe8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001fec:	4640      	mov	r0, r8
 8001fee:	f7ff f933 	bl	8001258 <putle16>
 8001ff2:	2002      	movs	r0, #2
 8001ff4:	0007      	movs	r7, r0
 8001ff6:	e04f      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08001ff8 <??ZbZclAttrDefaultValue_35>:
 8001ff8:	2d02      	cmp	r5, #2
 8001ffa:	d34d      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

08001ffc <??ZbZclAttrDefaultValue_82>:
 8001ffc:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002000:	4640      	mov	r0, r8
 8002002:	f7ff f929 	bl	8001258 <putle16>
 8002006:	2002      	movs	r0, #2
 8002008:	0007      	movs	r7, r0
 800200a:	e045      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

0800200c <??ZbZclAttrDefaultValue_36>:
 800200c:	2d02      	cmp	r5, #2
 800200e:	d343      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

08002010 <??ZbZclAttrDefaultValue_83>:
 8002010:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002014:	4640      	mov	r0, r8
 8002016:	f7ff f91f 	bl	8001258 <putle16>
 800201a:	2002      	movs	r0, #2
 800201c:	0007      	movs	r7, r0
 800201e:	e03b      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08002020 <??ZbZclAttrDefaultValue_37>:
 8002020:	2d04      	cmp	r5, #4
 8002022:	d339      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

08002024 <??ZbZclAttrDefaultValue_84>:
 8002024:	f05f 31ff 	movs.w	r1, #4294967295
 8002028:	4640      	mov	r0, r8
 800202a:	f7ff f927 	bl	800127c <putle32>
 800202e:	2004      	movs	r0, #4
 8002030:	0007      	movs	r7, r0
 8002032:	e031      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08002034 <??ZbZclAttrDefaultValue_38>:
 8002034:	2d04      	cmp	r5, #4
 8002036:	d32f      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

08002038 <??ZbZclAttrDefaultValue_85>:
 8002038:	f05f 31ff 	movs.w	r1, #4294967295
 800203c:	4640      	mov	r0, r8
 800203e:	f7ff f91d 	bl	800127c <putle32>
 8002042:	2004      	movs	r0, #4
 8002044:	0007      	movs	r7, r0
 8002046:	e027      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08002048 <??ZbZclAttrDefaultValue_39>:
 8002048:	2d04      	cmp	r5, #4
 800204a:	d325      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

0800204c <??ZbZclAttrDefaultValue_86>:
 800204c:	f05f 31ff 	movs.w	r1, #4294967295
 8002050:	4640      	mov	r0, r8
 8002052:	f7ff f913 	bl	800127c <putle32>
 8002056:	2004      	movs	r0, #4
 8002058:	0007      	movs	r7, r0
 800205a:	e01d      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

0800205c <??ZbZclAttrDefaultValue_40>:
 800205c:	2d02      	cmp	r5, #2
 800205e:	d31b      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

08002060 <??ZbZclAttrDefaultValue_87>:
 8002060:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002064:	4640      	mov	r0, r8
 8002066:	f7ff f8f7 	bl	8001258 <putle16>
 800206a:	2002      	movs	r0, #2
 800206c:	0007      	movs	r7, r0
 800206e:	e013      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08002070 <??ZbZclAttrDefaultValue_41>:
 8002070:	2d02      	cmp	r5, #2
 8002072:	d311      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

08002074 <??ZbZclAttrDefaultValue_88>:
 8002074:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002078:	4640      	mov	r0, r8
 800207a:	f7ff f8ed 	bl	8001258 <putle16>
 800207e:	2002      	movs	r0, #2
 8002080:	0007      	movs	r7, r0
 8002082:	e009      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08002084 <??ZbZclAttrDefaultValue_42>:
 8002084:	2d04      	cmp	r5, #4
 8002086:	d307      	bcc.n	8002098 <??ZbZclAttrDefaultValue_45>

08002088 <??ZbZclAttrDefaultValue_89>:
 8002088:	f05f 31ff 	movs.w	r1, #4294967295
 800208c:	4640      	mov	r0, r8
 800208e:	f7ff f8f5 	bl	800127c <putle32>
 8002092:	2004      	movs	r0, #4
 8002094:	0007      	movs	r7, r0
 8002096:	e7ff      	b.n	8002098 <??ZbZclAttrDefaultValue_45>

08002098 <??ZbZclAttrDefaultValue_45>:
 8002098:	0038      	movs	r0, r7
 800209a:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080020a0 <??DataTable1>:
 80020a0:	fffe 00ff                                   ....

080020a4 <??DataTable1_1>:
 80020a4:	ffff 001f                                   ....

080020a8 <ZbZclAttrTypeLength>:
 80020a8:	0001      	movs	r1, r0
 80020aa:	0008      	movs	r0, r1
 80020ac:	b2c0      	uxtb	r0, r0
 80020ae:	2800      	cmp	r0, #0
 80020b0:	f000 8081 	beq.w	80021b6 <??ZbZclAttrTypeLength_0>
 80020b4:	2808      	cmp	r0, #8
 80020b6:	d06c      	beq.n	8002192 <??ZbZclAttrTypeLength_1>
 80020b8:	2809      	cmp	r0, #9
 80020ba:	d06c      	beq.n	8002196 <??ZbZclAttrTypeLength_2>
 80020bc:	280a      	cmp	r0, #10
 80020be:	d06c      	beq.n	800219a <??ZbZclAttrTypeLength_3>
 80020c0:	280b      	cmp	r0, #11
 80020c2:	d06c      	beq.n	800219e <??ZbZclAttrTypeLength_4>
 80020c4:	280c      	cmp	r0, #12
 80020c6:	d06c      	beq.n	80021a2 <??ZbZclAttrTypeLength_5>
 80020c8:	280d      	cmp	r0, #13
 80020ca:	d06c      	beq.n	80021a6 <??ZbZclAttrTypeLength_6>
 80020cc:	280e      	cmp	r0, #14
 80020ce:	d06c      	beq.n	80021aa <??ZbZclAttrTypeLength_7>
 80020d0:	280f      	cmp	r0, #15
 80020d2:	d06c      	beq.n	80021ae <??ZbZclAttrTypeLength_8>
 80020d4:	2810      	cmp	r0, #16
 80020d6:	d05c      	beq.n	8002192 <??ZbZclAttrTypeLength_1>
 80020d8:	2818      	cmp	r0, #24
 80020da:	d05a      	beq.n	8002192 <??ZbZclAttrTypeLength_1>
 80020dc:	2819      	cmp	r0, #25
 80020de:	d05a      	beq.n	8002196 <??ZbZclAttrTypeLength_2>
 80020e0:	281a      	cmp	r0, #26
 80020e2:	d05a      	beq.n	800219a <??ZbZclAttrTypeLength_3>
 80020e4:	281b      	cmp	r0, #27
 80020e6:	d05a      	beq.n	800219e <??ZbZclAttrTypeLength_4>
 80020e8:	281c      	cmp	r0, #28
 80020ea:	d05a      	beq.n	80021a2 <??ZbZclAttrTypeLength_5>
 80020ec:	281d      	cmp	r0, #29
 80020ee:	d05a      	beq.n	80021a6 <??ZbZclAttrTypeLength_6>
 80020f0:	281e      	cmp	r0, #30
 80020f2:	d05a      	beq.n	80021aa <??ZbZclAttrTypeLength_7>
 80020f4:	281f      	cmp	r0, #31
 80020f6:	d05a      	beq.n	80021ae <??ZbZclAttrTypeLength_8>
 80020f8:	2820      	cmp	r0, #32
 80020fa:	d04a      	beq.n	8002192 <??ZbZclAttrTypeLength_1>
 80020fc:	2821      	cmp	r0, #33	@ 0x21
 80020fe:	d04a      	beq.n	8002196 <??ZbZclAttrTypeLength_2>
 8002100:	2822      	cmp	r0, #34	@ 0x22
 8002102:	d04a      	beq.n	800219a <??ZbZclAttrTypeLength_3>
 8002104:	2823      	cmp	r0, #35	@ 0x23
 8002106:	d04a      	beq.n	800219e <??ZbZclAttrTypeLength_4>
 8002108:	2824      	cmp	r0, #36	@ 0x24
 800210a:	d04a      	beq.n	80021a2 <??ZbZclAttrTypeLength_5>
 800210c:	2825      	cmp	r0, #37	@ 0x25
 800210e:	d04a      	beq.n	80021a6 <??ZbZclAttrTypeLength_6>
 8002110:	2826      	cmp	r0, #38	@ 0x26
 8002112:	d04a      	beq.n	80021aa <??ZbZclAttrTypeLength_7>
 8002114:	2827      	cmp	r0, #39	@ 0x27
 8002116:	d04a      	beq.n	80021ae <??ZbZclAttrTypeLength_8>
 8002118:	2828      	cmp	r0, #40	@ 0x28
 800211a:	d03a      	beq.n	8002192 <??ZbZclAttrTypeLength_1>
 800211c:	2829      	cmp	r0, #41	@ 0x29
 800211e:	d03a      	beq.n	8002196 <??ZbZclAttrTypeLength_2>
 8002120:	282a      	cmp	r0, #42	@ 0x2a
 8002122:	d03a      	beq.n	800219a <??ZbZclAttrTypeLength_3>
 8002124:	282b      	cmp	r0, #43	@ 0x2b
 8002126:	d03a      	beq.n	800219e <??ZbZclAttrTypeLength_4>
 8002128:	282c      	cmp	r0, #44	@ 0x2c
 800212a:	d03a      	beq.n	80021a2 <??ZbZclAttrTypeLength_5>
 800212c:	282d      	cmp	r0, #45	@ 0x2d
 800212e:	d03a      	beq.n	80021a6 <??ZbZclAttrTypeLength_6>
 8002130:	282e      	cmp	r0, #46	@ 0x2e
 8002132:	d03a      	beq.n	80021aa <??ZbZclAttrTypeLength_7>
 8002134:	282f      	cmp	r0, #47	@ 0x2f
 8002136:	d03a      	beq.n	80021ae <??ZbZclAttrTypeLength_8>
 8002138:	2830      	cmp	r0, #48	@ 0x30
 800213a:	d02a      	beq.n	8002192 <??ZbZclAttrTypeLength_1>
 800213c:	2831      	cmp	r0, #49	@ 0x31
 800213e:	d02a      	beq.n	8002196 <??ZbZclAttrTypeLength_2>
 8002140:	2838      	cmp	r0, #56	@ 0x38
 8002142:	d028      	beq.n	8002196 <??ZbZclAttrTypeLength_2>
 8002144:	2839      	cmp	r0, #57	@ 0x39
 8002146:	d02a      	beq.n	800219e <??ZbZclAttrTypeLength_4>
 8002148:	283a      	cmp	r0, #58	@ 0x3a
 800214a:	d030      	beq.n	80021ae <??ZbZclAttrTypeLength_8>
 800214c:	2841      	cmp	r0, #65	@ 0x41
 800214e:	d032      	beq.n	80021b6 <??ZbZclAttrTypeLength_0>
 8002150:	2842      	cmp	r0, #66	@ 0x42
 8002152:	d030      	beq.n	80021b6 <??ZbZclAttrTypeLength_0>
 8002154:	2843      	cmp	r0, #67	@ 0x43
 8002156:	d02e      	beq.n	80021b6 <??ZbZclAttrTypeLength_0>
 8002158:	2844      	cmp	r0, #68	@ 0x44
 800215a:	d02c      	beq.n	80021b6 <??ZbZclAttrTypeLength_0>
 800215c:	2848      	cmp	r0, #72	@ 0x48
 800215e:	d02a      	beq.n	80021b6 <??ZbZclAttrTypeLength_0>
 8002160:	284c      	cmp	r0, #76	@ 0x4c
 8002162:	d028      	beq.n	80021b6 <??ZbZclAttrTypeLength_0>
 8002164:	2850      	cmp	r0, #80	@ 0x50
 8002166:	d026      	beq.n	80021b6 <??ZbZclAttrTypeLength_0>
 8002168:	2851      	cmp	r0, #81	@ 0x51
 800216a:	d024      	beq.n	80021b6 <??ZbZclAttrTypeLength_0>
 800216c:	28e0      	cmp	r0, #224	@ 0xe0
 800216e:	d016      	beq.n	800219e <??ZbZclAttrTypeLength_4>
 8002170:	28e1      	cmp	r0, #225	@ 0xe1
 8002172:	d014      	beq.n	800219e <??ZbZclAttrTypeLength_4>
 8002174:	28e2      	cmp	r0, #226	@ 0xe2
 8002176:	d012      	beq.n	800219e <??ZbZclAttrTypeLength_4>
 8002178:	28e8      	cmp	r0, #232	@ 0xe8
 800217a:	d00c      	beq.n	8002196 <??ZbZclAttrTypeLength_2>
 800217c:	28e9      	cmp	r0, #233	@ 0xe9
 800217e:	d00a      	beq.n	8002196 <??ZbZclAttrTypeLength_2>
 8002180:	28ea      	cmp	r0, #234	@ 0xea
 8002182:	d00c      	beq.n	800219e <??ZbZclAttrTypeLength_4>
 8002184:	28f0      	cmp	r0, #240	@ 0xf0
 8002186:	d012      	beq.n	80021ae <??ZbZclAttrTypeLength_8>
 8002188:	28f1      	cmp	r0, #241	@ 0xf1
 800218a:	d012      	beq.n	80021b2 <??ZbZclAttrTypeLength_9>
 800218c:	28ff      	cmp	r0, #255	@ 0xff
 800218e:	d012      	beq.n	80021b6 <??ZbZclAttrTypeLength_0>
 8002190:	e013      	b.n	80021ba <??ZbZclAttrTypeLength_10>

08002192 <??ZbZclAttrTypeLength_1>:
 8002192:	2001      	movs	r0, #1
 8002194:	e012      	b.n	80021bc <??ZbZclAttrTypeLength_11>

08002196 <??ZbZclAttrTypeLength_2>:
 8002196:	2002      	movs	r0, #2
 8002198:	e010      	b.n	80021bc <??ZbZclAttrTypeLength_11>

0800219a <??ZbZclAttrTypeLength_3>:
 800219a:	2003      	movs	r0, #3
 800219c:	e00e      	b.n	80021bc <??ZbZclAttrTypeLength_11>

0800219e <??ZbZclAttrTypeLength_4>:
 800219e:	2004      	movs	r0, #4
 80021a0:	e00c      	b.n	80021bc <??ZbZclAttrTypeLength_11>

080021a2 <??ZbZclAttrTypeLength_5>:
 80021a2:	2005      	movs	r0, #5
 80021a4:	e00a      	b.n	80021bc <??ZbZclAttrTypeLength_11>

080021a6 <??ZbZclAttrTypeLength_6>:
 80021a6:	2006      	movs	r0, #6
 80021a8:	e008      	b.n	80021bc <??ZbZclAttrTypeLength_11>

080021aa <??ZbZclAttrTypeLength_7>:
 80021aa:	2007      	movs	r0, #7
 80021ac:	e006      	b.n	80021bc <??ZbZclAttrTypeLength_11>

080021ae <??ZbZclAttrTypeLength_8>:
 80021ae:	2008      	movs	r0, #8
 80021b0:	e004      	b.n	80021bc <??ZbZclAttrTypeLength_11>

080021b2 <??ZbZclAttrTypeLength_9>:
 80021b2:	2010      	movs	r0, #16
 80021b4:	e002      	b.n	80021bc <??ZbZclAttrTypeLength_11>

080021b6 <??ZbZclAttrTypeLength_0>:
 80021b6:	2000      	movs	r0, #0
 80021b8:	e000      	b.n	80021bc <??ZbZclAttrTypeLength_11>

080021ba <??ZbZclAttrTypeLength_10>:
 80021ba:	2000      	movs	r0, #0

080021bc <??ZbZclAttrTypeLength_11>:
 80021bc:	4770      	bx	lr

080021be <ZbZclAttrParseLength>:
 80021be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80021c2:	0006      	movs	r6, r0
 80021c4:	000c      	movs	r4, r1
 80021c6:	0015      	movs	r5, r2
 80021c8:	001f      	movs	r7, r3
 80021ca:	0038      	movs	r0, r7
 80021cc:	b2c0      	uxtb	r0, r0
 80021ce:	280f      	cmp	r0, #15
 80021d0:	d302      	bcc.n	80021d8 <??ZbZclAttrParseLength_0>
 80021d2:	f05f 30ff 	movs.w	r0, #4294967295
 80021d6:	e0a1      	b.n	800231c <??ZbZclAttrParseLength_1>

080021d8 <??ZbZclAttrParseLength_0>:
 80021d8:	0030      	movs	r0, r6
 80021da:	b2c0      	uxtb	r0, r0
 80021dc:	f7ff ff64 	bl	80020a8 <ZbZclAttrTypeLength>
 80021e0:	0001      	movs	r1, r0
 80021e2:	2901      	cmp	r1, #1
 80021e4:	db06      	blt.n	80021f4 <??ZbZclAttrParseLength_2>
 80021e6:	428d      	cmp	r5, r1
 80021e8:	d202      	bcs.n	80021f0 <??ZbZclAttrParseLength_3>
 80021ea:	f05f 30ff 	movs.w	r0, #4294967295
 80021ee:	e095      	b.n	800231c <??ZbZclAttrParseLength_1>

080021f0 <??ZbZclAttrParseLength_3>:
 80021f0:	0008      	movs	r0, r1
 80021f2:	e093      	b.n	800231c <??ZbZclAttrParseLength_1>

080021f4 <??ZbZclAttrParseLength_2>:
 80021f4:	2c00      	cmp	r4, #0
 80021f6:	d101      	bne.n	80021fc <??ZbZclAttrParseLength_4>
 80021f8:	0028      	movs	r0, r5
 80021fa:	e08f      	b.n	800231c <??ZbZclAttrParseLength_1>

080021fc <??ZbZclAttrParseLength_4>:
 80021fc:	f05f 3aff 	movs.w	sl, #4294967295
 8002200:	0030      	movs	r0, r6
 8002202:	b2c0      	uxtb	r0, r0
 8002204:	3841      	subs	r0, #65	@ 0x41
 8002206:	2801      	cmp	r0, #1
 8002208:	d90a      	bls.n	8002220 <??ZbZclAttrParseLength_5>
 800220a:	1e80      	subs	r0, r0, #2
 800220c:	2801      	cmp	r0, #1
 800220e:	d914      	bls.n	800223a <??ZbZclAttrParseLength_6>
 8002210:	1f40      	subs	r0, r0, #5
 8002212:	d027      	beq.n	8002264 <??ZbZclAttrParseLength_7>
 8002214:	1f00      	subs	r0, r0, #4
 8002216:	d04b      	beq.n	80022b0 <??ZbZclAttrParseLength_8>
 8002218:	1f00      	subs	r0, r0, #4
 800221a:	2801      	cmp	r0, #1
 800221c:	d922      	bls.n	8002264 <??ZbZclAttrParseLength_7>
 800221e:	e074      	b.n	800230a <??ZbZclAttrParseLength_10>

08002220 <??ZbZclAttrParseLength_5>:
 8002220:	2d00      	cmp	r5, #0
 8002222:	d072      	beq.n	800230a <??ZbZclAttrParseLength_10>

08002224 <??ZbZclAttrParseLength_11>:
 8002224:	7820      	ldrb	r0, [r4, #0]
 8002226:	28ff      	cmp	r0, #255	@ 0xff
 8002228:	d102      	bne.n	8002230 <??ZbZclAttrParseLength_12>
 800222a:	f05f 0a01 	movs.w	sl, #1
 800222e:	e003      	b.n	8002238 <??ZbZclAttrParseLength_13>

08002230 <??ZbZclAttrParseLength_12>:
 8002230:	f894 a000 	ldrb.w	sl, [r4]
 8002234:	f11a 0a01 	adds.w	sl, sl, #1

08002238 <??ZbZclAttrParseLength_13>:
 8002238:	e067      	b.n	800230a <??ZbZclAttrParseLength_10>

0800223a <??ZbZclAttrParseLength_6>:
 800223a:	2d02      	cmp	r5, #2
 800223c:	d365      	bcc.n	800230a <??ZbZclAttrParseLength_10>

0800223e <??ZbZclAttrParseLength_14>:
 800223e:	0020      	movs	r0, r4
 8002240:	f7fe ffbe 	bl	80011c0 <pletoh16>
 8002244:	4681      	mov	r9, r0
 8002246:	4648      	mov	r0, r9
 8002248:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800224c:	b280      	uxth	r0, r0
 800224e:	4288      	cmp	r0, r1
 8002250:	d102      	bne.n	8002258 <??ZbZclAttrParseLength_15>
 8002252:	f05f 0a02 	movs.w	sl, #2
 8002256:	e004      	b.n	8002262 <??ZbZclAttrParseLength_16>

08002258 <??ZbZclAttrParseLength_15>:
 8002258:	46ca      	mov	sl, r9
 800225a:	fa1f fa8a 	uxth.w	sl, sl
 800225e:	f11a 0a02 	adds.w	sl, sl, #2

08002262 <??ZbZclAttrParseLength_16>:
 8002262:	e052      	b.n	800230a <??ZbZclAttrParseLength_10>

08002264 <??ZbZclAttrParseLength_7>:
 8002264:	2d03      	cmp	r5, #3
 8002266:	d350      	bcc.n	800230a <??ZbZclAttrParseLength_10>

08002268 <??ZbZclAttrParseLength_17>:
 8002268:	7820      	ldrb	r0, [r4, #0]
 800226a:	4680      	mov	r8, r0
 800226c:	1c60      	adds	r0, r4, #1
 800226e:	f7fe ffa7 	bl	80011c0 <pletoh16>
 8002272:	4681      	mov	r9, r0
 8002274:	2003      	movs	r0, #3
 8002276:	4682      	mov	sl, r0

08002278 <??ZbZclAttrParseLength_18>:
 8002278:	4648      	mov	r0, r9
 800227a:	b280      	uxth	r0, r0
 800227c:	2800      	cmp	r0, #0
 800227e:	d016      	beq.n	80022ae <??ZbZclAttrParseLength_19>
 8002280:	4648      	mov	r0, r9
 8002282:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002286:	b280      	uxth	r0, r0
 8002288:	4288      	cmp	r0, r1
 800228a:	d010      	beq.n	80022ae <??ZbZclAttrParseLength_19>
 800228c:	1c7b      	adds	r3, r7, #1
 800228e:	b2db      	uxtb	r3, r3
 8002290:	ebb5 020a 	subs.w	r2, r5, sl
 8002294:	eb04 010a 	add.w	r1, r4, sl
 8002298:	4640      	mov	r0, r8
 800229a:	b2c0      	uxtb	r0, r0
 800229c:	f7ff ff8f 	bl	80021be <ZbZclAttrParseLength>
 80022a0:	2800      	cmp	r0, #0
 80022a2:	d43b      	bmi.n	800231c <??ZbZclAttrParseLength_1>

080022a4 <??ZbZclAttrParseLength_20>:
 80022a4:	eb10 0a0a 	adds.w	sl, r0, sl
 80022a8:	f1b9 0901 	subs.w	r9, r9, #1
 80022ac:	e7e4      	b.n	8002278 <??ZbZclAttrParseLength_18>

080022ae <??ZbZclAttrParseLength_19>:
 80022ae:	e02c      	b.n	800230a <??ZbZclAttrParseLength_10>

080022b0 <??ZbZclAttrParseLength_8>:
 80022b0:	2d02      	cmp	r5, #2
 80022b2:	d32a      	bcc.n	800230a <??ZbZclAttrParseLength_10>

080022b4 <??ZbZclAttrParseLength_21>:
 80022b4:	0020      	movs	r0, r4
 80022b6:	f7fe ff83 	bl	80011c0 <pletoh16>
 80022ba:	4681      	mov	r9, r0
 80022bc:	2002      	movs	r0, #2
 80022be:	4682      	mov	sl, r0

080022c0 <??ZbZclAttrParseLength_22>:
 80022c0:	4648      	mov	r0, r9
 80022c2:	b280      	uxth	r0, r0
 80022c4:	2800      	cmp	r0, #0
 80022c6:	d01f      	beq.n	8002308 <??ZbZclAttrParseLength_23>
 80022c8:	4648      	mov	r0, r9
 80022ca:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80022ce:	b280      	uxth	r0, r0
 80022d0:	4288      	cmp	r0, r1
 80022d2:	d019      	beq.n	8002308 <??ZbZclAttrParseLength_23>
 80022d4:	f11a 0001 	adds.w	r0, sl, #1
 80022d8:	4285      	cmp	r5, r0
 80022da:	d315      	bcc.n	8002308 <??ZbZclAttrParseLength_23>

080022dc <??ZbZclAttrParseLength_24>:
 80022dc:	f814 000a 	ldrb.w	r0, [r4, sl]
 80022e0:	4680      	mov	r8, r0
 80022e2:	f11a 0a01 	adds.w	sl, sl, #1
 80022e6:	1c7b      	adds	r3, r7, #1
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	ebb5 020a 	subs.w	r2, r5, sl
 80022ee:	eb04 010a 	add.w	r1, r4, sl
 80022f2:	4640      	mov	r0, r8
 80022f4:	b2c0      	uxtb	r0, r0
 80022f6:	f7ff ff62 	bl	80021be <ZbZclAttrParseLength>
 80022fa:	2800      	cmp	r0, #0
 80022fc:	d404      	bmi.n	8002308 <??ZbZclAttrParseLength_23>

080022fe <??ZbZclAttrParseLength_25>:
 80022fe:	eb10 0a0a 	adds.w	sl, r0, sl
 8002302:	f1b9 0901 	subs.w	r9, r9, #1
 8002306:	e7db      	b.n	80022c0 <??ZbZclAttrParseLength_22>

08002308 <??ZbZclAttrParseLength_23>:
 8002308:	e7ff      	b.n	800230a <??ZbZclAttrParseLength_10>

0800230a <??ZbZclAttrParseLength_10>:
 800230a:	f1ba 0f00 	cmp.w	sl, #0
 800230e:	d401      	bmi.n	8002314 <??ZbZclAttrParseLength_26>
 8002310:	4555      	cmp	r5, sl
 8002312:	d202      	bcs.n	800231a <??ZbZclAttrParseLength_27>

08002314 <??ZbZclAttrParseLength_26>:
 8002314:	f05f 30ff 	movs.w	r0, #4294967295
 8002318:	e000      	b.n	800231c <??ZbZclAttrParseLength_1>

0800231a <??ZbZclAttrParseLength_27>:
 800231a:	4650      	mov	r0, sl

0800231c <??ZbZclAttrParseLength_1>:
 800231c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002320 <ZbZclAttrIsAnalog>:
 8002320:	0001      	movs	r1, r0
 8002322:	0008      	movs	r0, r1
 8002324:	b2c0      	uxtb	r0, r0
 8002326:	2820      	cmp	r0, #32
 8002328:	db05      	blt.n	8002336 <??ZbZclAttrIsAnalog_0>
 800232a:	0008      	movs	r0, r1
 800232c:	b2c0      	uxtb	r0, r0
 800232e:	2828      	cmp	r0, #40	@ 0x28
 8002330:	da01      	bge.n	8002336 <??ZbZclAttrIsAnalog_0>
 8002332:	2001      	movs	r0, #1
 8002334:	e026      	b.n	8002384 <??ZbZclAttrIsAnalog_1>

08002336 <??ZbZclAttrIsAnalog_0>:
 8002336:	0008      	movs	r0, r1
 8002338:	b2c0      	uxtb	r0, r0
 800233a:	2828      	cmp	r0, #40	@ 0x28
 800233c:	db05      	blt.n	800234a <??ZbZclAttrIsAnalog_2>
 800233e:	0008      	movs	r0, r1
 8002340:	b2c0      	uxtb	r0, r0
 8002342:	2830      	cmp	r0, #48	@ 0x30
 8002344:	da01      	bge.n	800234a <??ZbZclAttrIsAnalog_2>
 8002346:	2001      	movs	r0, #1
 8002348:	e01c      	b.n	8002384 <??ZbZclAttrIsAnalog_1>

0800234a <??ZbZclAttrIsAnalog_2>:
 800234a:	0008      	movs	r0, r1
 800234c:	b2c0      	uxtb	r0, r0
 800234e:	2838      	cmp	r0, #56	@ 0x38
 8002350:	d007      	beq.n	8002362 <??ZbZclAttrIsAnalog_3>
 8002352:	0008      	movs	r0, r1
 8002354:	b2c0      	uxtb	r0, r0
 8002356:	2839      	cmp	r0, #57	@ 0x39
 8002358:	d003      	beq.n	8002362 <??ZbZclAttrIsAnalog_3>
 800235a:	0008      	movs	r0, r1
 800235c:	b2c0      	uxtb	r0, r0
 800235e:	283a      	cmp	r0, #58	@ 0x3a
 8002360:	d101      	bne.n	8002366 <??ZbZclAttrIsAnalog_4>

08002362 <??ZbZclAttrIsAnalog_3>:
 8002362:	2001      	movs	r0, #1
 8002364:	e00e      	b.n	8002384 <??ZbZclAttrIsAnalog_1>

08002366 <??ZbZclAttrIsAnalog_4>:
 8002366:	0008      	movs	r0, r1
 8002368:	b2c0      	uxtb	r0, r0
 800236a:	28e0      	cmp	r0, #224	@ 0xe0
 800236c:	d007      	beq.n	800237e <??ZbZclAttrIsAnalog_5>
 800236e:	0008      	movs	r0, r1
 8002370:	b2c0      	uxtb	r0, r0
 8002372:	28e1      	cmp	r0, #225	@ 0xe1
 8002374:	d003      	beq.n	800237e <??ZbZclAttrIsAnalog_5>
 8002376:	0008      	movs	r0, r1
 8002378:	b2c0      	uxtb	r0, r0
 800237a:	28e2      	cmp	r0, #226	@ 0xe2
 800237c:	d101      	bne.n	8002382 <??ZbZclAttrIsAnalog_6>

0800237e <??ZbZclAttrIsAnalog_5>:
 800237e:	2001      	movs	r0, #1
 8002380:	e000      	b.n	8002384 <??ZbZclAttrIsAnalog_1>

08002382 <??ZbZclAttrIsAnalog_6>:
 8002382:	2000      	movs	r0, #0

08002384 <??ZbZclAttrIsAnalog_1>:
 8002384:	4770      	bx	lr
	...

08002388 <ZbZclAppendInteger>:
 8002388:	b4f0      	push	{r4, r5, r6, r7}
 800238a:	0004      	movs	r4, r0
 800238c:	000d      	movs	r5, r1
 800238e:	9904      	ldr	r1, [sp, #16]
 8002390:	2600      	movs	r6, #0
 8002392:	2700      	movs	r7, #0
 8002394:	0010      	movs	r0, r2
 8002396:	b2c0      	uxtb	r0, r0
 8002398:	2808      	cmp	r0, #8
 800239a:	f000 80b2 	beq.w	8002502 <??ZbZclAppendInteger_0>
 800239e:	2809      	cmp	r0, #9
 80023a0:	f000 80a4 	beq.w	80024ec <??ZbZclAppendInteger_1>
 80023a4:	280a      	cmp	r0, #10
 80023a6:	f000 8096 	beq.w	80024d6 <??ZbZclAppendInteger_2>
 80023aa:	280b      	cmp	r0, #11
 80023ac:	f000 8088 	beq.w	80024c0 <??ZbZclAppendInteger_3>
 80023b0:	280c      	cmp	r0, #12
 80023b2:	d07a      	beq.n	80024aa <??ZbZclAppendInteger_4>
 80023b4:	280d      	cmp	r0, #13
 80023b6:	d06d      	beq.n	8002494 <??ZbZclAppendInteger_5>
 80023b8:	280e      	cmp	r0, #14
 80023ba:	d060      	beq.n	800247e <??ZbZclAppendInteger_6>
 80023bc:	280f      	cmp	r0, #15
 80023be:	d053      	beq.n	8002468 <??ZbZclAppendInteger_7>
 80023c0:	2810      	cmp	r0, #16
 80023c2:	d042      	beq.n	800244a <??ZbZclAppendInteger_8>
 80023c4:	2818      	cmp	r0, #24
 80023c6:	f000 809c 	beq.w	8002502 <??ZbZclAppendInteger_0>
 80023ca:	2819      	cmp	r0, #25
 80023cc:	f000 808e 	beq.w	80024ec <??ZbZclAppendInteger_1>
 80023d0:	281a      	cmp	r0, #26
 80023d2:	f000 8080 	beq.w	80024d6 <??ZbZclAppendInteger_2>
 80023d6:	281b      	cmp	r0, #27
 80023d8:	d072      	beq.n	80024c0 <??ZbZclAppendInteger_3>
 80023da:	281c      	cmp	r0, #28
 80023dc:	d065      	beq.n	80024aa <??ZbZclAppendInteger_4>
 80023de:	281d      	cmp	r0, #29
 80023e0:	d058      	beq.n	8002494 <??ZbZclAppendInteger_5>
 80023e2:	281e      	cmp	r0, #30
 80023e4:	d04b      	beq.n	800247e <??ZbZclAppendInteger_6>
 80023e6:	281f      	cmp	r0, #31
 80023e8:	d03e      	beq.n	8002468 <??ZbZclAppendInteger_7>
 80023ea:	2820      	cmp	r0, #32
 80023ec:	f000 8089 	beq.w	8002502 <??ZbZclAppendInteger_0>
 80023f0:	2821      	cmp	r0, #33	@ 0x21
 80023f2:	d07b      	beq.n	80024ec <??ZbZclAppendInteger_1>
 80023f4:	2822      	cmp	r0, #34	@ 0x22
 80023f6:	d06e      	beq.n	80024d6 <??ZbZclAppendInteger_2>
 80023f8:	2823      	cmp	r0, #35	@ 0x23
 80023fa:	d061      	beq.n	80024c0 <??ZbZclAppendInteger_3>
 80023fc:	2824      	cmp	r0, #36	@ 0x24
 80023fe:	d054      	beq.n	80024aa <??ZbZclAppendInteger_4>
 8002400:	2825      	cmp	r0, #37	@ 0x25
 8002402:	d047      	beq.n	8002494 <??ZbZclAppendInteger_5>
 8002404:	2826      	cmp	r0, #38	@ 0x26
 8002406:	d03a      	beq.n	800247e <??ZbZclAppendInteger_6>
 8002408:	2827      	cmp	r0, #39	@ 0x27
 800240a:	d02d      	beq.n	8002468 <??ZbZclAppendInteger_7>
 800240c:	2828      	cmp	r0, #40	@ 0x28
 800240e:	d078      	beq.n	8002502 <??ZbZclAppendInteger_0>
 8002410:	2829      	cmp	r0, #41	@ 0x29
 8002412:	d06b      	beq.n	80024ec <??ZbZclAppendInteger_1>
 8002414:	282a      	cmp	r0, #42	@ 0x2a
 8002416:	d05e      	beq.n	80024d6 <??ZbZclAppendInteger_2>
 8002418:	282b      	cmp	r0, #43	@ 0x2b
 800241a:	d051      	beq.n	80024c0 <??ZbZclAppendInteger_3>
 800241c:	282c      	cmp	r0, #44	@ 0x2c
 800241e:	d044      	beq.n	80024aa <??ZbZclAppendInteger_4>
 8002420:	282d      	cmp	r0, #45	@ 0x2d
 8002422:	d037      	beq.n	8002494 <??ZbZclAppendInteger_5>
 8002424:	282e      	cmp	r0, #46	@ 0x2e
 8002426:	d02a      	beq.n	800247e <??ZbZclAppendInteger_6>
 8002428:	282f      	cmp	r0, #47	@ 0x2f
 800242a:	d01d      	beq.n	8002468 <??ZbZclAppendInteger_7>
 800242c:	2830      	cmp	r0, #48	@ 0x30
 800242e:	d068      	beq.n	8002502 <??ZbZclAppendInteger_0>
 8002430:	2831      	cmp	r0, #49	@ 0x31
 8002432:	d05b      	beq.n	80024ec <??ZbZclAppendInteger_1>
 8002434:	28e2      	cmp	r0, #226	@ 0xe2
 8002436:	d043      	beq.n	80024c0 <??ZbZclAppendInteger_3>
 8002438:	28e8      	cmp	r0, #232	@ 0xe8
 800243a:	d057      	beq.n	80024ec <??ZbZclAppendInteger_1>
 800243c:	28e9      	cmp	r0, #233	@ 0xe9
 800243e:	d055      	beq.n	80024ec <??ZbZclAppendInteger_1>
 8002440:	28ea      	cmp	r0, #234	@ 0xea
 8002442:	d03d      	beq.n	80024c0 <??ZbZclAppendInteger_3>
 8002444:	28f0      	cmp	r0, #240	@ 0xf0
 8002446:	d00f      	beq.n	8002468 <??ZbZclAppendInteger_7>
 8002448:	e064      	b.n	8002514 <??ZbZclAppendInteger_9>

0800244a <??ZbZclAppendInteger_8>:
 800244a:	2900      	cmp	r1, #0
 800244c:	d102      	bne.n	8002454 <??ZbZclAppendInteger_10>
 800244e:	f05f 30ff 	movs.w	r0, #4294967295
 8002452:	e061      	b.n	8002518 <??ZbZclAppendInteger_11>

08002454 <??ZbZclAppendInteger_10>:
 8002454:	2d00      	cmp	r5, #0
 8002456:	d101      	bne.n	800245c <??ZbZclAppendInteger_12>
 8002458:	2c00      	cmp	r4, #0
 800245a:	d001      	beq.n	8002460 <??ZbZclAppendInteger_13>

0800245c <??ZbZclAppendInteger_12>:
 800245c:	2001      	movs	r0, #1
 800245e:	e000      	b.n	8002462 <??ZbZclAppendInteger_14>

08002460 <??ZbZclAppendInteger_13>:
 8002460:	2000      	movs	r0, #0

08002462 <??ZbZclAppendInteger_14>:
 8002462:	7018      	strb	r0, [r3, #0]
 8002464:	2001      	movs	r0, #1
 8002466:	e057      	b.n	8002518 <??ZbZclAppendInteger_11>

08002468 <??ZbZclAppendInteger_7>:
 8002468:	428e      	cmp	r6, r1
 800246a:	d302      	bcc.n	8002472 <??ZbZclAppendInteger_15>
 800246c:	f05f 30ff 	movs.w	r0, #4294967295
 8002470:	e052      	b.n	8002518 <??ZbZclAppendInteger_11>

08002472 <??ZbZclAppendInteger_15>:
 8002472:	559c      	strb	r4, [r3, r6]
 8002474:	1c76      	adds	r6, r6, #1
 8002476:	0a24      	lsrs	r4, r4, #8
 8002478:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 800247c:	0a2d      	lsrs	r5, r5, #8

0800247e <??ZbZclAppendInteger_6>:
 800247e:	428e      	cmp	r6, r1
 8002480:	d302      	bcc.n	8002488 <??ZbZclAppendInteger_16>
 8002482:	f05f 30ff 	movs.w	r0, #4294967295
 8002486:	e047      	b.n	8002518 <??ZbZclAppendInteger_11>

08002488 <??ZbZclAppendInteger_16>:
 8002488:	559c      	strb	r4, [r3, r6]
 800248a:	1c76      	adds	r6, r6, #1
 800248c:	0a24      	lsrs	r4, r4, #8
 800248e:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8002492:	0a2d      	lsrs	r5, r5, #8

08002494 <??ZbZclAppendInteger_5>:
 8002494:	428e      	cmp	r6, r1
 8002496:	d302      	bcc.n	800249e <??ZbZclAppendInteger_17>
 8002498:	f05f 30ff 	movs.w	r0, #4294967295
 800249c:	e03c      	b.n	8002518 <??ZbZclAppendInteger_11>

0800249e <??ZbZclAppendInteger_17>:
 800249e:	559c      	strb	r4, [r3, r6]
 80024a0:	1c76      	adds	r6, r6, #1
 80024a2:	0a24      	lsrs	r4, r4, #8
 80024a4:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 80024a8:	0a2d      	lsrs	r5, r5, #8

080024aa <??ZbZclAppendInteger_4>:
 80024aa:	428e      	cmp	r6, r1
 80024ac:	d302      	bcc.n	80024b4 <??ZbZclAppendInteger_18>
 80024ae:	f05f 30ff 	movs.w	r0, #4294967295
 80024b2:	e031      	b.n	8002518 <??ZbZclAppendInteger_11>

080024b4 <??ZbZclAppendInteger_18>:
 80024b4:	559c      	strb	r4, [r3, r6]
 80024b6:	1c76      	adds	r6, r6, #1
 80024b8:	0a24      	lsrs	r4, r4, #8
 80024ba:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 80024be:	0a2d      	lsrs	r5, r5, #8

080024c0 <??ZbZclAppendInteger_3>:
 80024c0:	428e      	cmp	r6, r1
 80024c2:	d302      	bcc.n	80024ca <??ZbZclAppendInteger_19>
 80024c4:	f05f 30ff 	movs.w	r0, #4294967295
 80024c8:	e026      	b.n	8002518 <??ZbZclAppendInteger_11>

080024ca <??ZbZclAppendInteger_19>:
 80024ca:	559c      	strb	r4, [r3, r6]
 80024cc:	1c76      	adds	r6, r6, #1
 80024ce:	0a24      	lsrs	r4, r4, #8
 80024d0:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 80024d4:	0a2d      	lsrs	r5, r5, #8

080024d6 <??ZbZclAppendInteger_2>:
 80024d6:	428e      	cmp	r6, r1
 80024d8:	d302      	bcc.n	80024e0 <??ZbZclAppendInteger_20>
 80024da:	f05f 30ff 	movs.w	r0, #4294967295
 80024de:	e01b      	b.n	8002518 <??ZbZclAppendInteger_11>

080024e0 <??ZbZclAppendInteger_20>:
 80024e0:	559c      	strb	r4, [r3, r6]
 80024e2:	1c76      	adds	r6, r6, #1
 80024e4:	0a24      	lsrs	r4, r4, #8
 80024e6:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 80024ea:	0a2d      	lsrs	r5, r5, #8

080024ec <??ZbZclAppendInteger_1>:
 80024ec:	428e      	cmp	r6, r1
 80024ee:	d302      	bcc.n	80024f6 <??ZbZclAppendInteger_21>
 80024f0:	f05f 30ff 	movs.w	r0, #4294967295
 80024f4:	e010      	b.n	8002518 <??ZbZclAppendInteger_11>

080024f6 <??ZbZclAppendInteger_21>:
 80024f6:	559c      	strb	r4, [r3, r6]
 80024f8:	1c76      	adds	r6, r6, #1
 80024fa:	0a24      	lsrs	r4, r4, #8
 80024fc:	ea44 6405 	orr.w	r4, r4, r5, lsl #24
 8002500:	0a2d      	lsrs	r5, r5, #8

08002502 <??ZbZclAppendInteger_0>:
 8002502:	428e      	cmp	r6, r1
 8002504:	d302      	bcc.n	800250c <??ZbZclAppendInteger_22>
 8002506:	f05f 30ff 	movs.w	r0, #4294967295
 800250a:	e005      	b.n	8002518 <??ZbZclAppendInteger_11>

0800250c <??ZbZclAppendInteger_22>:
 800250c:	559c      	strb	r4, [r3, r6]
 800250e:	1c76      	adds	r6, r6, #1
 8002510:	0030      	movs	r0, r6
 8002512:	e001      	b.n	8002518 <??ZbZclAppendInteger_11>

08002514 <??ZbZclAppendInteger_9>:
 8002514:	f05f 30ff 	movs.w	r0, #4294967295

08002518 <??ZbZclAppendInteger_11>:
 8002518:	bcf0      	pop	{r4, r5, r6, r7}
 800251a:	4770      	bx	lr

0800251c <ZbZclParseInteger>:
 800251c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002520:	4683      	mov	fp, r0
 8002522:	000e      	movs	r6, r1
 8002524:	4692      	mov	sl, r2
 8002526:	2700      	movs	r7, #0
 8002528:	2400      	movs	r4, #0
 800252a:	2500      	movs	r5, #0
 800252c:	f05f 0800 	movs.w	r8, #0
 8002530:	f05f 0900 	movs.w	r9, #0
 8002534:	4658      	mov	r0, fp
 8002536:	b2c0      	uxtb	r0, r0
 8002538:	f000 f91e 	bl	8002778 <ZbZclAttrIsInteger>
 800253c:	2800      	cmp	r0, #0
 800253e:	d105      	bne.n	800254c <??ZbZclParseInteger_0>
 8002540:	208d      	movs	r0, #141	@ 0x8d
 8002542:	f88a 0000 	strb.w	r0, [sl]
 8002546:	2000      	movs	r0, #0
 8002548:	2100      	movs	r1, #0
 800254a:	e113      	b.n	8002774 <??ZbZclParseInteger_1>

0800254c <??ZbZclParseInteger_0>:
 800254c:	2000      	movs	r0, #0
 800254e:	f88a 0000 	strb.w	r0, [sl]
 8002552:	4658      	mov	r0, fp
 8002554:	b2c0      	uxtb	r0, r0
 8002556:	2808      	cmp	r0, #8
 8002558:	f000 8097 	beq.w	800268a <??ZbZclParseInteger_2>
 800255c:	2809      	cmp	r0, #9
 800255e:	f000 808a 	beq.w	8002676 <??ZbZclParseInteger_3>
 8002562:	280a      	cmp	r0, #10
 8002564:	d07d      	beq.n	8002662 <??ZbZclParseInteger_4>
 8002566:	280b      	cmp	r0, #11
 8002568:	d071      	beq.n	800264e <??ZbZclParseInteger_5>
 800256a:	280c      	cmp	r0, #12
 800256c:	d065      	beq.n	800263a <??ZbZclParseInteger_6>
 800256e:	280d      	cmp	r0, #13
 8002570:	d059      	beq.n	8002626 <??ZbZclParseInteger_7>
 8002572:	280e      	cmp	r0, #14
 8002574:	d04d      	beq.n	8002612 <??ZbZclParseInteger_8>
 8002576:	280f      	cmp	r0, #15
 8002578:	d046      	beq.n	8002608 <??ZbZclParseInteger_9>
 800257a:	2810      	cmp	r0, #16
 800257c:	f000 8085 	beq.w	800268a <??ZbZclParseInteger_2>
 8002580:	2818      	cmp	r0, #24
 8002582:	f000 8082 	beq.w	800268a <??ZbZclParseInteger_2>
 8002586:	2819      	cmp	r0, #25
 8002588:	d075      	beq.n	8002676 <??ZbZclParseInteger_3>
 800258a:	281a      	cmp	r0, #26
 800258c:	d069      	beq.n	8002662 <??ZbZclParseInteger_4>
 800258e:	281b      	cmp	r0, #27
 8002590:	d05d      	beq.n	800264e <??ZbZclParseInteger_5>
 8002592:	281c      	cmp	r0, #28
 8002594:	d051      	beq.n	800263a <??ZbZclParseInteger_6>
 8002596:	281d      	cmp	r0, #29
 8002598:	d045      	beq.n	8002626 <??ZbZclParseInteger_7>
 800259a:	281e      	cmp	r0, #30
 800259c:	d039      	beq.n	8002612 <??ZbZclParseInteger_8>
 800259e:	281f      	cmp	r0, #31
 80025a0:	d032      	beq.n	8002608 <??ZbZclParseInteger_9>
 80025a2:	2820      	cmp	r0, #32
 80025a4:	d071      	beq.n	800268a <??ZbZclParseInteger_2>
 80025a6:	2821      	cmp	r0, #33	@ 0x21
 80025a8:	d065      	beq.n	8002676 <??ZbZclParseInteger_3>
 80025aa:	2822      	cmp	r0, #34	@ 0x22
 80025ac:	d059      	beq.n	8002662 <??ZbZclParseInteger_4>
 80025ae:	2823      	cmp	r0, #35	@ 0x23
 80025b0:	d04d      	beq.n	800264e <??ZbZclParseInteger_5>
 80025b2:	2824      	cmp	r0, #36	@ 0x24
 80025b4:	d041      	beq.n	800263a <??ZbZclParseInteger_6>
 80025b6:	2825      	cmp	r0, #37	@ 0x25
 80025b8:	d035      	beq.n	8002626 <??ZbZclParseInteger_7>
 80025ba:	2826      	cmp	r0, #38	@ 0x26
 80025bc:	d029      	beq.n	8002612 <??ZbZclParseInteger_8>
 80025be:	2827      	cmp	r0, #39	@ 0x27
 80025c0:	d022      	beq.n	8002608 <??ZbZclParseInteger_9>
 80025c2:	2828      	cmp	r0, #40	@ 0x28
 80025c4:	f000 80ac 	beq.w	8002720 <??ZbZclParseInteger_10>
 80025c8:	2829      	cmp	r0, #41	@ 0x29
 80025ca:	f000 809f 	beq.w	800270c <??ZbZclParseInteger_11>
 80025ce:	282a      	cmp	r0, #42	@ 0x2a
 80025d0:	f000 8092 	beq.w	80026f8 <??ZbZclParseInteger_12>
 80025d4:	282b      	cmp	r0, #43	@ 0x2b
 80025d6:	f000 8085 	beq.w	80026e4 <??ZbZclParseInteger_13>
 80025da:	282c      	cmp	r0, #44	@ 0x2c
 80025dc:	d078      	beq.n	80026d0 <??ZbZclParseInteger_14>
 80025de:	282d      	cmp	r0, #45	@ 0x2d
 80025e0:	d06c      	beq.n	80026bc <??ZbZclParseInteger_15>
 80025e2:	282e      	cmp	r0, #46	@ 0x2e
 80025e4:	d060      	beq.n	80026a8 <??ZbZclParseInteger_16>
 80025e6:	282f      	cmp	r0, #47	@ 0x2f
 80025e8:	d059      	beq.n	800269e <??ZbZclParseInteger_17>
 80025ea:	2830      	cmp	r0, #48	@ 0x30
 80025ec:	d04d      	beq.n	800268a <??ZbZclParseInteger_2>
 80025ee:	2831      	cmp	r0, #49	@ 0x31
 80025f0:	d041      	beq.n	8002676 <??ZbZclParseInteger_3>
 80025f2:	28e2      	cmp	r0, #226	@ 0xe2
 80025f4:	d02b      	beq.n	800264e <??ZbZclParseInteger_5>
 80025f6:	28e8      	cmp	r0, #232	@ 0xe8
 80025f8:	d03d      	beq.n	8002676 <??ZbZclParseInteger_3>
 80025fa:	28e9      	cmp	r0, #233	@ 0xe9
 80025fc:	d03b      	beq.n	8002676 <??ZbZclParseInteger_3>
 80025fe:	28ea      	cmp	r0, #234	@ 0xea
 8002600:	d025      	beq.n	800264e <??ZbZclParseInteger_5>
 8002602:	28f0      	cmp	r0, #240	@ 0xf0
 8002604:	f040 80b1 	bne.w	800276a <??ZbZclParseInteger_18>

08002608 <??ZbZclParseInteger_9>:
 8002608:	5df0      	ldrb	r0, [r6, r7]
 800260a:	2100      	movs	r1, #0
 800260c:	4304      	orrs	r4, r0
 800260e:	430d      	orrs	r5, r1
 8002610:	1c7f      	adds	r7, r7, #1

08002612 <??ZbZclParseInteger_8>:
 8002612:	5df0      	ldrb	r0, [r6, r7]
 8002614:	2100      	movs	r1, #0
 8002616:	003a      	movs	r2, r7
 8002618:	b2d2      	uxtb	r2, r2
 800261a:	00d2      	lsls	r2, r2, #3
 800261c:	f003 fbb0 	bl	8005d80 <__aeabi_llsl>
 8002620:	4304      	orrs	r4, r0
 8002622:	430d      	orrs	r5, r1
 8002624:	1c7f      	adds	r7, r7, #1

08002626 <??ZbZclParseInteger_7>:
 8002626:	5df0      	ldrb	r0, [r6, r7]
 8002628:	2100      	movs	r1, #0
 800262a:	003a      	movs	r2, r7
 800262c:	b2d2      	uxtb	r2, r2
 800262e:	00d2      	lsls	r2, r2, #3
 8002630:	f003 fba6 	bl	8005d80 <__aeabi_llsl>
 8002634:	4304      	orrs	r4, r0
 8002636:	430d      	orrs	r5, r1
 8002638:	1c7f      	adds	r7, r7, #1

0800263a <??ZbZclParseInteger_6>:
 800263a:	5df0      	ldrb	r0, [r6, r7]
 800263c:	2100      	movs	r1, #0
 800263e:	003a      	movs	r2, r7
 8002640:	b2d2      	uxtb	r2, r2
 8002642:	00d2      	lsls	r2, r2, #3
 8002644:	f003 fb9c 	bl	8005d80 <__aeabi_llsl>
 8002648:	4304      	orrs	r4, r0
 800264a:	430d      	orrs	r5, r1
 800264c:	1c7f      	adds	r7, r7, #1

0800264e <??ZbZclParseInteger_5>:
 800264e:	5df0      	ldrb	r0, [r6, r7]
 8002650:	2100      	movs	r1, #0
 8002652:	003a      	movs	r2, r7
 8002654:	b2d2      	uxtb	r2, r2
 8002656:	00d2      	lsls	r2, r2, #3
 8002658:	f003 fb92 	bl	8005d80 <__aeabi_llsl>
 800265c:	4304      	orrs	r4, r0
 800265e:	430d      	orrs	r5, r1
 8002660:	1c7f      	adds	r7, r7, #1

08002662 <??ZbZclParseInteger_4>:
 8002662:	5df0      	ldrb	r0, [r6, r7]
 8002664:	2100      	movs	r1, #0
 8002666:	003a      	movs	r2, r7
 8002668:	b2d2      	uxtb	r2, r2
 800266a:	00d2      	lsls	r2, r2, #3
 800266c:	f003 fb88 	bl	8005d80 <__aeabi_llsl>
 8002670:	4304      	orrs	r4, r0
 8002672:	430d      	orrs	r5, r1
 8002674:	1c7f      	adds	r7, r7, #1

08002676 <??ZbZclParseInteger_3>:
 8002676:	5df0      	ldrb	r0, [r6, r7]
 8002678:	2100      	movs	r1, #0
 800267a:	003a      	movs	r2, r7
 800267c:	b2d2      	uxtb	r2, r2
 800267e:	00d2      	lsls	r2, r2, #3
 8002680:	f003 fb7e 	bl	8005d80 <__aeabi_llsl>
 8002684:	4304      	orrs	r4, r0
 8002686:	430d      	orrs	r5, r1
 8002688:	1c7f      	adds	r7, r7, #1

0800268a <??ZbZclParseInteger_2>:
 800268a:	5df0      	ldrb	r0, [r6, r7]
 800268c:	2100      	movs	r1, #0
 800268e:	003a      	movs	r2, r7
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	00d2      	lsls	r2, r2, #3
 8002694:	f003 fb74 	bl	8005d80 <__aeabi_llsl>
 8002698:	4320      	orrs	r0, r4
 800269a:	4329      	orrs	r1, r5
 800269c:	e06a      	b.n	8002774 <??ZbZclParseInteger_1>

0800269e <??ZbZclParseInteger_17>:
 800269e:	5df0      	ldrb	r0, [r6, r7]
 80026a0:	2100      	movs	r1, #0
 80026a2:	4304      	orrs	r4, r0
 80026a4:	430d      	orrs	r5, r1
 80026a6:	1c7f      	adds	r7, r7, #1

080026a8 <??ZbZclParseInteger_16>:
 80026a8:	5df0      	ldrb	r0, [r6, r7]
 80026aa:	2100      	movs	r1, #0
 80026ac:	003a      	movs	r2, r7
 80026ae:	b2d2      	uxtb	r2, r2
 80026b0:	00d2      	lsls	r2, r2, #3
 80026b2:	f003 fb65 	bl	8005d80 <__aeabi_llsl>
 80026b6:	4304      	orrs	r4, r0
 80026b8:	430d      	orrs	r5, r1
 80026ba:	1c7f      	adds	r7, r7, #1

080026bc <??ZbZclParseInteger_15>:
 80026bc:	5df0      	ldrb	r0, [r6, r7]
 80026be:	2100      	movs	r1, #0
 80026c0:	003a      	movs	r2, r7
 80026c2:	b2d2      	uxtb	r2, r2
 80026c4:	00d2      	lsls	r2, r2, #3
 80026c6:	f003 fb5b 	bl	8005d80 <__aeabi_llsl>
 80026ca:	4304      	orrs	r4, r0
 80026cc:	430d      	orrs	r5, r1
 80026ce:	1c7f      	adds	r7, r7, #1

080026d0 <??ZbZclParseInteger_14>:
 80026d0:	5df0      	ldrb	r0, [r6, r7]
 80026d2:	2100      	movs	r1, #0
 80026d4:	003a      	movs	r2, r7
 80026d6:	b2d2      	uxtb	r2, r2
 80026d8:	00d2      	lsls	r2, r2, #3
 80026da:	f003 fb51 	bl	8005d80 <__aeabi_llsl>
 80026de:	4304      	orrs	r4, r0
 80026e0:	430d      	orrs	r5, r1
 80026e2:	1c7f      	adds	r7, r7, #1

080026e4 <??ZbZclParseInteger_13>:
 80026e4:	5df0      	ldrb	r0, [r6, r7]
 80026e6:	2100      	movs	r1, #0
 80026e8:	003a      	movs	r2, r7
 80026ea:	b2d2      	uxtb	r2, r2
 80026ec:	00d2      	lsls	r2, r2, #3
 80026ee:	f003 fb47 	bl	8005d80 <__aeabi_llsl>
 80026f2:	4304      	orrs	r4, r0
 80026f4:	430d      	orrs	r5, r1
 80026f6:	1c7f      	adds	r7, r7, #1

080026f8 <??ZbZclParseInteger_12>:
 80026f8:	5df0      	ldrb	r0, [r6, r7]
 80026fa:	2100      	movs	r1, #0
 80026fc:	003a      	movs	r2, r7
 80026fe:	b2d2      	uxtb	r2, r2
 8002700:	00d2      	lsls	r2, r2, #3
 8002702:	f003 fb3d 	bl	8005d80 <__aeabi_llsl>
 8002706:	4304      	orrs	r4, r0
 8002708:	430d      	orrs	r5, r1
 800270a:	1c7f      	adds	r7, r7, #1

0800270c <??ZbZclParseInteger_11>:
 800270c:	5df0      	ldrb	r0, [r6, r7]
 800270e:	2100      	movs	r1, #0
 8002710:	003a      	movs	r2, r7
 8002712:	b2d2      	uxtb	r2, r2
 8002714:	00d2      	lsls	r2, r2, #3
 8002716:	f003 fb33 	bl	8005d80 <__aeabi_llsl>
 800271a:	4304      	orrs	r4, r0
 800271c:	430d      	orrs	r5, r1
 800271e:	1c7f      	adds	r7, r7, #1

08002720 <??ZbZclParseInteger_10>:
 8002720:	5df0      	ldrb	r0, [r6, r7]
 8002722:	2100      	movs	r1, #0
 8002724:	003a      	movs	r2, r7
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	00d2      	lsls	r2, r2, #3
 800272a:	f003 fb29 	bl	8005d80 <__aeabi_llsl>
 800272e:	4320      	orrs	r0, r4
 8002730:	4329      	orrs	r1, r5
 8002732:	003a      	movs	r2, r7
 8002734:	1c57      	adds	r7, r2, #1
 8002736:	5cb2      	ldrb	r2, [r6, r2]
 8002738:	0612      	lsls	r2, r2, #24
 800273a:	d515      	bpl.n	8002768 <??ZbZclParseInteger_19>
 800273c:	2f08      	cmp	r7, #8
 800273e:	d213      	bcs.n	8002768 <??ZbZclParseInteger_19>
 8002740:	0004      	movs	r4, r0
 8002742:	000d      	movs	r5, r1
 8002744:	2001      	movs	r0, #1
 8002746:	2100      	movs	r1, #0
 8002748:	f1d7 0208 	rsbs	r2, r7, #8
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	00d2      	lsls	r2, r2, #3
 8002750:	f003 fb16 	bl	8005d80 <__aeabi_llsl>
 8002754:	1e40      	subs	r0, r0, #1
 8002756:	f171 0100 	sbcs.w	r1, r1, #0
 800275a:	003a      	movs	r2, r7
 800275c:	b2d2      	uxtb	r2, r2
 800275e:	00d2      	lsls	r2, r2, #3
 8002760:	f003 fb0e 	bl	8005d80 <__aeabi_llsl>
 8002764:	4320      	orrs	r0, r4
 8002766:	4329      	orrs	r1, r5

08002768 <??ZbZclParseInteger_19>:
 8002768:	e004      	b.n	8002774 <??ZbZclParseInteger_1>

0800276a <??ZbZclParseInteger_18>:
 800276a:	208d      	movs	r0, #141	@ 0x8d
 800276c:	f88a 0000 	strb.w	r0, [sl]
 8002770:	2000      	movs	r0, #0
 8002772:	2100      	movs	r1, #0

08002774 <??ZbZclParseInteger_1>:
 8002774:	e8bd 8ff4 	ldmia.w	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002778 <ZbZclAttrIsInteger>:
 8002778:	0001      	movs	r1, r0
 800277a:	2200      	movs	r2, #0
 800277c:	0008      	movs	r0, r1
 800277e:	b2c0      	uxtb	r0, r0
 8002780:	3808      	subs	r0, #8
 8002782:	2808      	cmp	r0, #8
 8002784:	d909      	bls.n	800279a <??ZbZclAttrIsInteger_0>
 8002786:	3810      	subs	r0, #16
 8002788:	2819      	cmp	r0, #25
 800278a:	d906      	bls.n	800279a <??ZbZclAttrIsInteger_0>
 800278c:	38ca      	subs	r0, #202	@ 0xca
 800278e:	d004      	beq.n	800279a <??ZbZclAttrIsInteger_0>
 8002790:	1f80      	subs	r0, r0, #6
 8002792:	2802      	cmp	r0, #2
 8002794:	d901      	bls.n	800279a <??ZbZclAttrIsInteger_0>
 8002796:	3808      	subs	r0, #8
 8002798:	d101      	bne.n	800279e <??ZbZclAttrIsInteger_1>

0800279a <??ZbZclAttrIsInteger_0>:
 800279a:	2001      	movs	r0, #1
 800279c:	e000      	b.n	80027a0 <??ZbZclAttrIsInteger_2>

0800279e <??ZbZclAttrIsInteger_1>:
 800279e:	2000      	movs	r0, #0

080027a0 <??ZbZclAttrIsInteger_2>:
 80027a0:	b2c0      	uxtb	r0, r0
 80027a2:	4770      	bx	lr

080027a4 <ZbZclAttrIntegerRangeCheck>:
 80027a4:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80027a8:	0004      	movs	r4, r0
 80027aa:	000d      	movs	r5, r1
 80027ac:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80027b0:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80027b4:	0010      	movs	r0, r2
 80027b6:	b2c0      	uxtb	r0, r0
 80027b8:	2810      	cmp	r0, #16
 80027ba:	d045      	beq.n	8002848 <??ZbZclAttrIntegerRangeCheck_0>
 80027bc:	2818      	cmp	r0, #24
 80027be:	d051      	beq.n	8002864 <??ZbZclAttrIntegerRangeCheck_1>
 80027c0:	2819      	cmp	r0, #25
 80027c2:	d060      	beq.n	8002886 <??ZbZclAttrIntegerRangeCheck_2>
 80027c4:	281a      	cmp	r0, #26
 80027c6:	d072      	beq.n	80028ae <??ZbZclAttrIntegerRangeCheck_3>
 80027c8:	281b      	cmp	r0, #27
 80027ca:	f000 8086 	beq.w	80028da <??ZbZclAttrIntegerRangeCheck_4>
 80027ce:	281c      	cmp	r0, #28
 80027d0:	f000 8098 	beq.w	8002904 <??ZbZclAttrIntegerRangeCheck_5>
 80027d4:	281d      	cmp	r0, #29
 80027d6:	f000 80a7 	beq.w	8002928 <??ZbZclAttrIntegerRangeCheck_6>
 80027da:	281e      	cmp	r0, #30
 80027dc:	f000 80b9 	beq.w	8002952 <??ZbZclAttrIntegerRangeCheck_7>
 80027e0:	281f      	cmp	r0, #31
 80027e2:	f000 80cd 	beq.w	8002980 <??ZbZclAttrIntegerRangeCheck_8>
 80027e6:	2820      	cmp	r0, #32
 80027e8:	d03c      	beq.n	8002864 <??ZbZclAttrIntegerRangeCheck_1>
 80027ea:	2821      	cmp	r0, #33	@ 0x21
 80027ec:	d04b      	beq.n	8002886 <??ZbZclAttrIntegerRangeCheck_2>
 80027ee:	2822      	cmp	r0, #34	@ 0x22
 80027f0:	d05d      	beq.n	80028ae <??ZbZclAttrIntegerRangeCheck_3>
 80027f2:	2823      	cmp	r0, #35	@ 0x23
 80027f4:	d071      	beq.n	80028da <??ZbZclAttrIntegerRangeCheck_4>
 80027f6:	2824      	cmp	r0, #36	@ 0x24
 80027f8:	f000 8084 	beq.w	8002904 <??ZbZclAttrIntegerRangeCheck_5>
 80027fc:	2825      	cmp	r0, #37	@ 0x25
 80027fe:	f000 8093 	beq.w	8002928 <??ZbZclAttrIntegerRangeCheck_6>
 8002802:	2826      	cmp	r0, #38	@ 0x26
 8002804:	f000 80a5 	beq.w	8002952 <??ZbZclAttrIntegerRangeCheck_7>
 8002808:	2827      	cmp	r0, #39	@ 0x27
 800280a:	f000 80b9 	beq.w	8002980 <??ZbZclAttrIntegerRangeCheck_8>
 800280e:	2828      	cmp	r0, #40	@ 0x28
 8002810:	f000 80c1 	beq.w	8002996 <??ZbZclAttrIntegerRangeCheck_9>
 8002814:	2829      	cmp	r0, #41	@ 0x29
 8002816:	f000 80d9 	beq.w	80029cc <??ZbZclAttrIntegerRangeCheck_10>
 800281a:	282a      	cmp	r0, #42	@ 0x2a
 800281c:	f000 80f0 	beq.w	8002a00 <??ZbZclAttrIntegerRangeCheck_11>
 8002820:	282b      	cmp	r0, #43	@ 0x2b
 8002822:	f000 8107 	beq.w	8002a34 <??ZbZclAttrIntegerRangeCheck_12>
 8002826:	282c      	cmp	r0, #44	@ 0x2c
 8002828:	f000 8120 	beq.w	8002a6c <??ZbZclAttrIntegerRangeCheck_13>
 800282c:	282d      	cmp	r0, #45	@ 0x2d
 800282e:	f000 8136 	beq.w	8002a9e <??ZbZclAttrIntegerRangeCheck_14>
 8002832:	282e      	cmp	r0, #46	@ 0x2e
 8002834:	f000 814b 	beq.w	8002ace <??ZbZclAttrIntegerRangeCheck_15>
 8002838:	282f      	cmp	r0, #47	@ 0x2f
 800283a:	f000 8160 	beq.w	8002afe <??ZbZclAttrIntegerRangeCheck_16>
 800283e:	2830      	cmp	r0, #48	@ 0x30
 8002840:	d010      	beq.n	8002864 <??ZbZclAttrIntegerRangeCheck_1>
 8002842:	2831      	cmp	r0, #49	@ 0x31
 8002844:	d01f      	beq.n	8002886 <??ZbZclAttrIntegerRangeCheck_2>
 8002846:	e164      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002848 <??ZbZclAttrIntegerRangeCheck_0>:
 8002848:	2d00      	cmp	r5, #0
 800284a:	d103      	bne.n	8002854 <??ZbZclAttrIntegerRangeCheck_18>
 800284c:	2cff      	cmp	r4, #255	@ 0xff
 800284e:	d101      	bne.n	8002854 <??ZbZclAttrIntegerRangeCheck_18>
 8002850:	2001      	movs	r0, #1
 8002852:	e176      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002854 <??ZbZclAttrIntegerRangeCheck_18>:
 8002854:	2d00      	cmp	r5, #0
 8002856:	db04      	blt.n	8002862 <??ZbZclAttrIntegerRangeCheck_20>
 8002858:	dc01      	bgt.n	800285e <??ZbZclAttrIntegerRangeCheck_21>
 800285a:	2c02      	cmp	r4, #2
 800285c:	d301      	bcc.n	8002862 <??ZbZclAttrIntegerRangeCheck_20>

0800285e <??ZbZclAttrIntegerRangeCheck_21>:
 800285e:	2000      	movs	r0, #0
 8002860:	e16f      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002862 <??ZbZclAttrIntegerRangeCheck_20>:
 8002862:	e156      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002864 <??ZbZclAttrIntegerRangeCheck_1>:
 8002864:	2d00      	cmp	r5, #0
 8002866:	d103      	bne.n	8002870 <??ZbZclAttrIntegerRangeCheck_23>
 8002868:	2cff      	cmp	r4, #255	@ 0xff
 800286a:	d101      	bne.n	8002870 <??ZbZclAttrIntegerRangeCheck_23>
 800286c:	2001      	movs	r0, #1
 800286e:	e168      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002870 <??ZbZclAttrIntegerRangeCheck_23>:
 8002870:	2d00      	cmp	r5, #0
 8002872:	d405      	bmi.n	8002880 <??ZbZclAttrIntegerRangeCheck_24>
 8002874:	2d00      	cmp	r5, #0
 8002876:	db05      	blt.n	8002884 <??ZbZclAttrIntegerRangeCheck_25>
 8002878:	dc02      	bgt.n	8002880 <??ZbZclAttrIntegerRangeCheck_24>
 800287a:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
 800287e:	d301      	bcc.n	8002884 <??ZbZclAttrIntegerRangeCheck_25>

08002880 <??ZbZclAttrIntegerRangeCheck_24>:
 8002880:	2000      	movs	r0, #0
 8002882:	e15e      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002884 <??ZbZclAttrIntegerRangeCheck_25>:
 8002884:	e145      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002886 <??ZbZclAttrIntegerRangeCheck_2>:
 8002886:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800288a:	2100      	movs	r1, #0
 800288c:	428d      	cmp	r5, r1
 800288e:	d103      	bne.n	8002898 <??ZbZclAttrIntegerRangeCheck_27>
 8002890:	4284      	cmp	r4, r0
 8002892:	d101      	bne.n	8002898 <??ZbZclAttrIntegerRangeCheck_27>
 8002894:	2001      	movs	r0, #1
 8002896:	e154      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002898 <??ZbZclAttrIntegerRangeCheck_27>:
 8002898:	2d00      	cmp	r5, #0
 800289a:	d405      	bmi.n	80028a8 <??ZbZclAttrIntegerRangeCheck_28>
 800289c:	2d00      	cmp	r5, #0
 800289e:	db05      	blt.n	80028ac <??ZbZclAttrIntegerRangeCheck_29>
 80028a0:	dc02      	bgt.n	80028a8 <??ZbZclAttrIntegerRangeCheck_28>
 80028a2:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 80028a6:	d301      	bcc.n	80028ac <??ZbZclAttrIntegerRangeCheck_29>

080028a8 <??ZbZclAttrIntegerRangeCheck_28>:
 80028a8:	2000      	movs	r0, #0
 80028aa:	e14a      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

080028ac <??ZbZclAttrIntegerRangeCheck_29>:
 80028ac:	e131      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

080028ae <??ZbZclAttrIntegerRangeCheck_3>:
 80028ae:	f07f 407f 	mvns.w	r0, #4278190080	@ 0xff000000
 80028b2:	2100      	movs	r1, #0
 80028b4:	428d      	cmp	r5, r1
 80028b6:	d103      	bne.n	80028c0 <??ZbZclAttrIntegerRangeCheck_31>
 80028b8:	4284      	cmp	r4, r0
 80028ba:	d101      	bne.n	80028c0 <??ZbZclAttrIntegerRangeCheck_31>
 80028bc:	2001      	movs	r0, #1
 80028be:	e140      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

080028c0 <??ZbZclAttrIntegerRangeCheck_31>:
 80028c0:	2d00      	cmp	r5, #0
 80028c2:	d407      	bmi.n	80028d4 <??ZbZclAttrIntegerRangeCheck_32>
 80028c4:	f05f 7080 	movs.w	r0, #16777216	@ 0x1000000
 80028c8:	2100      	movs	r1, #0
 80028ca:	428d      	cmp	r5, r1
 80028cc:	db04      	blt.n	80028d8 <??ZbZclAttrIntegerRangeCheck_33>
 80028ce:	dc01      	bgt.n	80028d4 <??ZbZclAttrIntegerRangeCheck_32>
 80028d0:	4284      	cmp	r4, r0
 80028d2:	d301      	bcc.n	80028d8 <??ZbZclAttrIntegerRangeCheck_33>

080028d4 <??ZbZclAttrIntegerRangeCheck_32>:
 80028d4:	2000      	movs	r0, #0
 80028d6:	e134      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

080028d8 <??ZbZclAttrIntegerRangeCheck_33>:
 80028d8:	e11b      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

080028da <??ZbZclAttrIntegerRangeCheck_4>:
 80028da:	f05f 30ff 	movs.w	r0, #4294967295
 80028de:	2100      	movs	r1, #0
 80028e0:	428d      	cmp	r5, r1
 80028e2:	d103      	bne.n	80028ec <??ZbZclAttrIntegerRangeCheck_35>
 80028e4:	4284      	cmp	r4, r0
 80028e6:	d101      	bne.n	80028ec <??ZbZclAttrIntegerRangeCheck_35>
 80028e8:	2001      	movs	r0, #1
 80028ea:	e12a      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

080028ec <??ZbZclAttrIntegerRangeCheck_35>:
 80028ec:	2d00      	cmp	r5, #0
 80028ee:	d406      	bmi.n	80028fe <??ZbZclAttrIntegerRangeCheck_36>
 80028f0:	2000      	movs	r0, #0
 80028f2:	2101      	movs	r1, #1
 80028f4:	428d      	cmp	r5, r1
 80028f6:	db04      	blt.n	8002902 <??ZbZclAttrIntegerRangeCheck_37>
 80028f8:	dc01      	bgt.n	80028fe <??ZbZclAttrIntegerRangeCheck_36>
 80028fa:	4284      	cmp	r4, r0
 80028fc:	d301      	bcc.n	8002902 <??ZbZclAttrIntegerRangeCheck_37>

080028fe <??ZbZclAttrIntegerRangeCheck_36>:
 80028fe:	2000      	movs	r0, #0
 8002900:	e11f      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002902 <??ZbZclAttrIntegerRangeCheck_37>:
 8002902:	e106      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002904 <??ZbZclAttrIntegerRangeCheck_5>:
 8002904:	2dff      	cmp	r5, #255	@ 0xff
 8002906:	d104      	bne.n	8002912 <??ZbZclAttrIntegerRangeCheck_39>
 8002908:	f1b4 3fff 	cmp.w	r4, #4294967295
 800290c:	d101      	bne.n	8002912 <??ZbZclAttrIntegerRangeCheck_39>
 800290e:	2001      	movs	r0, #1
 8002910:	e117      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002912 <??ZbZclAttrIntegerRangeCheck_39>:
 8002912:	2d00      	cmp	r5, #0
 8002914:	d405      	bmi.n	8002922 <??ZbZclAttrIntegerRangeCheck_40>
 8002916:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800291a:	db04      	blt.n	8002926 <??ZbZclAttrIntegerRangeCheck_41>
 800291c:	dc01      	bgt.n	8002922 <??ZbZclAttrIntegerRangeCheck_40>
 800291e:	2c00      	cmp	r4, #0
 8002920:	d301      	bcc.n	8002926 <??ZbZclAttrIntegerRangeCheck_41>

08002922 <??ZbZclAttrIntegerRangeCheck_40>:
 8002922:	2000      	movs	r0, #0
 8002924:	e10d      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002926 <??ZbZclAttrIntegerRangeCheck_41>:
 8002926:	e0f4      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002928 <??ZbZclAttrIntegerRangeCheck_6>:
 8002928:	f05f 30ff 	movs.w	r0, #4294967295
 800292c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002930:	428d      	cmp	r5, r1
 8002932:	d103      	bne.n	800293c <??ZbZclAttrIntegerRangeCheck_43>
 8002934:	4284      	cmp	r4, r0
 8002936:	d101      	bne.n	800293c <??ZbZclAttrIntegerRangeCheck_43>
 8002938:	2001      	movs	r0, #1
 800293a:	e102      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

0800293c <??ZbZclAttrIntegerRangeCheck_43>:
 800293c:	2d00      	cmp	r5, #0
 800293e:	d405      	bmi.n	800294c <??ZbZclAttrIntegerRangeCheck_44>
 8002940:	f5b5 3f80 	cmp.w	r5, #65536	@ 0x10000
 8002944:	db04      	blt.n	8002950 <??ZbZclAttrIntegerRangeCheck_45>
 8002946:	dc01      	bgt.n	800294c <??ZbZclAttrIntegerRangeCheck_44>
 8002948:	2c00      	cmp	r4, #0
 800294a:	d301      	bcc.n	8002950 <??ZbZclAttrIntegerRangeCheck_45>

0800294c <??ZbZclAttrIntegerRangeCheck_44>:
 800294c:	2000      	movs	r0, #0
 800294e:	e0f8      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002950 <??ZbZclAttrIntegerRangeCheck_45>:
 8002950:	e0df      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002952 <??ZbZclAttrIntegerRangeCheck_7>:
 8002952:	f05f 30ff 	movs.w	r0, #4294967295
 8002956:	f07f 417f 	mvns.w	r1, #4278190080	@ 0xff000000
 800295a:	428d      	cmp	r5, r1
 800295c:	d103      	bne.n	8002966 <??ZbZclAttrIntegerRangeCheck_47>
 800295e:	4284      	cmp	r4, r0
 8002960:	d101      	bne.n	8002966 <??ZbZclAttrIntegerRangeCheck_47>
 8002962:	2001      	movs	r0, #1
 8002964:	e0ed      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002966 <??ZbZclAttrIntegerRangeCheck_47>:
 8002966:	2d00      	cmp	r5, #0
 8002968:	d407      	bmi.n	800297a <??ZbZclAttrIntegerRangeCheck_48>
 800296a:	2000      	movs	r0, #0
 800296c:	f05f 7180 	movs.w	r1, #16777216	@ 0x1000000
 8002970:	428d      	cmp	r5, r1
 8002972:	db04      	blt.n	800297e <??ZbZclAttrIntegerRangeCheck_49>
 8002974:	dc01      	bgt.n	800297a <??ZbZclAttrIntegerRangeCheck_48>
 8002976:	4284      	cmp	r4, r0
 8002978:	d301      	bcc.n	800297e <??ZbZclAttrIntegerRangeCheck_49>

0800297a <??ZbZclAttrIntegerRangeCheck_48>:
 800297a:	2000      	movs	r0, #0
 800297c:	e0e1      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

0800297e <??ZbZclAttrIntegerRangeCheck_49>:
 800297e:	e0c8      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002980 <??ZbZclAttrIntegerRangeCheck_8>:
 8002980:	f05f 30ff 	movs.w	r0, #4294967295
 8002984:	f05f 31ff 	movs.w	r1, #4294967295
 8002988:	428d      	cmp	r5, r1
 800298a:	d103      	bne.n	8002994 <??ZbZclAttrIntegerRangeCheck_51>
 800298c:	4284      	cmp	r4, r0
 800298e:	d101      	bne.n	8002994 <??ZbZclAttrIntegerRangeCheck_51>
 8002990:	2001      	movs	r0, #1
 8002992:	e0d6      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002994 <??ZbZclAttrIntegerRangeCheck_51>:
 8002994:	e0bd      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002996 <??ZbZclAttrIntegerRangeCheck_9>:
 8002996:	f07f 007f 	mvns.w	r0, #127	@ 0x7f
 800299a:	f05f 31ff 	movs.w	r1, #4294967295
 800299e:	428d      	cmp	r5, r1
 80029a0:	d103      	bne.n	80029aa <??ZbZclAttrIntegerRangeCheck_52>
 80029a2:	4284      	cmp	r4, r0
 80029a4:	d101      	bne.n	80029aa <??ZbZclAttrIntegerRangeCheck_52>
 80029a6:	2001      	movs	r0, #1
 80029a8:	e0cb      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

080029aa <??ZbZclAttrIntegerRangeCheck_52>:
 80029aa:	f07f 007f 	mvns.w	r0, #127	@ 0x7f
 80029ae:	f05f 31ff 	movs.w	r1, #4294967295
 80029b2:	428d      	cmp	r5, r1
 80029b4:	db07      	blt.n	80029c6 <??ZbZclAttrIntegerRangeCheck_53>
 80029b6:	dc01      	bgt.n	80029bc <??ZbZclAttrIntegerRangeCheck_54>
 80029b8:	4284      	cmp	r4, r0
 80029ba:	d304      	bcc.n	80029c6 <??ZbZclAttrIntegerRangeCheck_53>

080029bc <??ZbZclAttrIntegerRangeCheck_54>:
 80029bc:	2d00      	cmp	r5, #0
 80029be:	db04      	blt.n	80029ca <??ZbZclAttrIntegerRangeCheck_55>
 80029c0:	dc01      	bgt.n	80029c6 <??ZbZclAttrIntegerRangeCheck_53>
 80029c2:	2c80      	cmp	r4, #128	@ 0x80
 80029c4:	d301      	bcc.n	80029ca <??ZbZclAttrIntegerRangeCheck_55>

080029c6 <??ZbZclAttrIntegerRangeCheck_53>:
 80029c6:	2000      	movs	r0, #0
 80029c8:	e0bb      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

080029ca <??ZbZclAttrIntegerRangeCheck_55>:
 80029ca:	e0a2      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

080029cc <??ZbZclAttrIntegerRangeCheck_10>:
 80029cc:	485e      	ldr	r0, [pc, #376]	@ (8002b48 <??DataTable1>)
 80029ce:	f05f 31ff 	movs.w	r1, #4294967295
 80029d2:	428d      	cmp	r5, r1
 80029d4:	d103      	bne.n	80029de <??ZbZclAttrIntegerRangeCheck_57>
 80029d6:	4284      	cmp	r4, r0
 80029d8:	d101      	bne.n	80029de <??ZbZclAttrIntegerRangeCheck_57>
 80029da:	2001      	movs	r0, #1
 80029dc:	e0b1      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

080029de <??ZbZclAttrIntegerRangeCheck_57>:
 80029de:	485a      	ldr	r0, [pc, #360]	@ (8002b48 <??DataTable1>)
 80029e0:	f05f 31ff 	movs.w	r1, #4294967295
 80029e4:	428d      	cmp	r5, r1
 80029e6:	db08      	blt.n	80029fa <??ZbZclAttrIntegerRangeCheck_58>
 80029e8:	dc01      	bgt.n	80029ee <??ZbZclAttrIntegerRangeCheck_59>
 80029ea:	4284      	cmp	r4, r0
 80029ec:	d305      	bcc.n	80029fa <??ZbZclAttrIntegerRangeCheck_58>

080029ee <??ZbZclAttrIntegerRangeCheck_59>:
 80029ee:	2d00      	cmp	r5, #0
 80029f0:	db05      	blt.n	80029fe <??ZbZclAttrIntegerRangeCheck_60>
 80029f2:	dc02      	bgt.n	80029fa <??ZbZclAttrIntegerRangeCheck_58>
 80029f4:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 80029f8:	d301      	bcc.n	80029fe <??ZbZclAttrIntegerRangeCheck_60>

080029fa <??ZbZclAttrIntegerRangeCheck_58>:
 80029fa:	2000      	movs	r0, #0
 80029fc:	e0a1      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

080029fe <??ZbZclAttrIntegerRangeCheck_60>:
 80029fe:	e088      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002a00 <??ZbZclAttrIntegerRangeCheck_11>:
 8002a00:	4852      	ldr	r0, [pc, #328]	@ (8002b4c <??DataTable1_1>)
 8002a02:	f05f 31ff 	movs.w	r1, #4294967295
 8002a06:	428d      	cmp	r5, r1
 8002a08:	d103      	bne.n	8002a12 <??ZbZclAttrIntegerRangeCheck_62>
 8002a0a:	4284      	cmp	r4, r0
 8002a0c:	d101      	bne.n	8002a12 <??ZbZclAttrIntegerRangeCheck_62>
 8002a0e:	2001      	movs	r0, #1
 8002a10:	e097      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002a12 <??ZbZclAttrIntegerRangeCheck_62>:
 8002a12:	484e      	ldr	r0, [pc, #312]	@ (8002b4c <??DataTable1_1>)
 8002a14:	f05f 31ff 	movs.w	r1, #4294967295
 8002a18:	428d      	cmp	r5, r1
 8002a1a:	db08      	blt.n	8002a2e <??ZbZclAttrIntegerRangeCheck_63>
 8002a1c:	dc01      	bgt.n	8002a22 <??ZbZclAttrIntegerRangeCheck_64>
 8002a1e:	4284      	cmp	r4, r0
 8002a20:	d305      	bcc.n	8002a2e <??ZbZclAttrIntegerRangeCheck_63>

08002a22 <??ZbZclAttrIntegerRangeCheck_64>:
 8002a22:	2d00      	cmp	r5, #0
 8002a24:	db05      	blt.n	8002a32 <??ZbZclAttrIntegerRangeCheck_65>
 8002a26:	dc02      	bgt.n	8002a2e <??ZbZclAttrIntegerRangeCheck_63>
 8002a28:	f5b4 0f00 	cmp.w	r4, #8388608	@ 0x800000
 8002a2c:	d301      	bcc.n	8002a32 <??ZbZclAttrIntegerRangeCheck_65>

08002a2e <??ZbZclAttrIntegerRangeCheck_63>:
 8002a2e:	2000      	movs	r0, #0
 8002a30:	e087      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002a32 <??ZbZclAttrIntegerRangeCheck_65>:
 8002a32:	e06e      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002a34 <??ZbZclAttrIntegerRangeCheck_12>:
 8002a34:	f05f 4000 	movs.w	r0, #2147483648	@ 0x80000000
 8002a38:	f05f 31ff 	movs.w	r1, #4294967295
 8002a3c:	428d      	cmp	r5, r1
 8002a3e:	d103      	bne.n	8002a48 <??ZbZclAttrIntegerRangeCheck_67>
 8002a40:	4284      	cmp	r4, r0
 8002a42:	d101      	bne.n	8002a48 <??ZbZclAttrIntegerRangeCheck_67>
 8002a44:	2001      	movs	r0, #1
 8002a46:	e07c      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002a48 <??ZbZclAttrIntegerRangeCheck_67>:
 8002a48:	f05f 4000 	movs.w	r0, #2147483648	@ 0x80000000
 8002a4c:	f05f 31ff 	movs.w	r1, #4294967295
 8002a50:	428d      	cmp	r5, r1
 8002a52:	db08      	blt.n	8002a66 <??ZbZclAttrIntegerRangeCheck_68>
 8002a54:	dc01      	bgt.n	8002a5a <??ZbZclAttrIntegerRangeCheck_69>
 8002a56:	4284      	cmp	r4, r0
 8002a58:	d305      	bcc.n	8002a66 <??ZbZclAttrIntegerRangeCheck_68>

08002a5a <??ZbZclAttrIntegerRangeCheck_69>:
 8002a5a:	2d00      	cmp	r5, #0
 8002a5c:	db05      	blt.n	8002a6a <??ZbZclAttrIntegerRangeCheck_70>
 8002a5e:	dc02      	bgt.n	8002a66 <??ZbZclAttrIntegerRangeCheck_68>
 8002a60:	f1b4 4f00 	cmp.w	r4, #2147483648	@ 0x80000000
 8002a64:	d301      	bcc.n	8002a6a <??ZbZclAttrIntegerRangeCheck_70>

08002a66 <??ZbZclAttrIntegerRangeCheck_68>:
 8002a66:	2000      	movs	r0, #0
 8002a68:	e06b      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002a6a <??ZbZclAttrIntegerRangeCheck_70>:
 8002a6a:	e052      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002a6c <??ZbZclAttrIntegerRangeCheck_13>:
 8002a6c:	2000      	movs	r0, #0
 8002a6e:	f07f 017f 	mvns.w	r1, #127	@ 0x7f
 8002a72:	428d      	cmp	r5, r1
 8002a74:	d103      	bne.n	8002a7e <??ZbZclAttrIntegerRangeCheck_72>
 8002a76:	4284      	cmp	r4, r0
 8002a78:	d101      	bne.n	8002a7e <??ZbZclAttrIntegerRangeCheck_72>
 8002a7a:	2001      	movs	r0, #1
 8002a7c:	e061      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002a7e <??ZbZclAttrIntegerRangeCheck_72>:
 8002a7e:	2000      	movs	r0, #0
 8002a80:	f07f 017f 	mvns.w	r1, #127	@ 0x7f
 8002a84:	428d      	cmp	r5, r1
 8002a86:	db07      	blt.n	8002a98 <??ZbZclAttrIntegerRangeCheck_73>
 8002a88:	dc01      	bgt.n	8002a8e <??ZbZclAttrIntegerRangeCheck_74>
 8002a8a:	4284      	cmp	r4, r0
 8002a8c:	d304      	bcc.n	8002a98 <??ZbZclAttrIntegerRangeCheck_73>

08002a8e <??ZbZclAttrIntegerRangeCheck_74>:
 8002a8e:	2d80      	cmp	r5, #128	@ 0x80
 8002a90:	db04      	blt.n	8002a9c <??ZbZclAttrIntegerRangeCheck_75>
 8002a92:	dc01      	bgt.n	8002a98 <??ZbZclAttrIntegerRangeCheck_73>
 8002a94:	2c00      	cmp	r4, #0
 8002a96:	d301      	bcc.n	8002a9c <??ZbZclAttrIntegerRangeCheck_75>

08002a98 <??ZbZclAttrIntegerRangeCheck_73>:
 8002a98:	2000      	movs	r0, #0
 8002a9a:	e052      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002a9c <??ZbZclAttrIntegerRangeCheck_75>:
 8002a9c:	e039      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002a9e <??ZbZclAttrIntegerRangeCheck_14>:
 8002a9e:	2000      	movs	r0, #0
 8002aa0:	4929      	ldr	r1, [pc, #164]	@ (8002b48 <??DataTable1>)
 8002aa2:	428d      	cmp	r5, r1
 8002aa4:	d103      	bne.n	8002aae <??ZbZclAttrIntegerRangeCheck_77>
 8002aa6:	4284      	cmp	r4, r0
 8002aa8:	d101      	bne.n	8002aae <??ZbZclAttrIntegerRangeCheck_77>
 8002aaa:	2001      	movs	r0, #1
 8002aac:	e049      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002aae <??ZbZclAttrIntegerRangeCheck_77>:
 8002aae:	2000      	movs	r0, #0
 8002ab0:	4925      	ldr	r1, [pc, #148]	@ (8002b48 <??DataTable1>)
 8002ab2:	428d      	cmp	r5, r1
 8002ab4:	db08      	blt.n	8002ac8 <??ZbZclAttrIntegerRangeCheck_78>
 8002ab6:	dc01      	bgt.n	8002abc <??ZbZclAttrIntegerRangeCheck_79>
 8002ab8:	4284      	cmp	r4, r0
 8002aba:	d305      	bcc.n	8002ac8 <??ZbZclAttrIntegerRangeCheck_78>

08002abc <??ZbZclAttrIntegerRangeCheck_79>:
 8002abc:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
 8002ac0:	db04      	blt.n	8002acc <??ZbZclAttrIntegerRangeCheck_80>
 8002ac2:	dc01      	bgt.n	8002ac8 <??ZbZclAttrIntegerRangeCheck_78>
 8002ac4:	2c00      	cmp	r4, #0
 8002ac6:	d301      	bcc.n	8002acc <??ZbZclAttrIntegerRangeCheck_80>

08002ac8 <??ZbZclAttrIntegerRangeCheck_78>:
 8002ac8:	2000      	movs	r0, #0
 8002aca:	e03a      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002acc <??ZbZclAttrIntegerRangeCheck_80>:
 8002acc:	e021      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002ace <??ZbZclAttrIntegerRangeCheck_15>:
 8002ace:	2000      	movs	r0, #0
 8002ad0:	491e      	ldr	r1, [pc, #120]	@ (8002b4c <??DataTable1_1>)
 8002ad2:	428d      	cmp	r5, r1
 8002ad4:	d103      	bne.n	8002ade <??ZbZclAttrIntegerRangeCheck_82>
 8002ad6:	4284      	cmp	r4, r0
 8002ad8:	d101      	bne.n	8002ade <??ZbZclAttrIntegerRangeCheck_82>
 8002ada:	2001      	movs	r0, #1
 8002adc:	e031      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002ade <??ZbZclAttrIntegerRangeCheck_82>:
 8002ade:	2000      	movs	r0, #0
 8002ae0:	491a      	ldr	r1, [pc, #104]	@ (8002b4c <??DataTable1_1>)
 8002ae2:	428d      	cmp	r5, r1
 8002ae4:	db08      	blt.n	8002af8 <??ZbZclAttrIntegerRangeCheck_83>
 8002ae6:	dc01      	bgt.n	8002aec <??ZbZclAttrIntegerRangeCheck_84>
 8002ae8:	4284      	cmp	r4, r0
 8002aea:	d305      	bcc.n	8002af8 <??ZbZclAttrIntegerRangeCheck_83>

08002aec <??ZbZclAttrIntegerRangeCheck_84>:
 8002aec:	f5b5 0f00 	cmp.w	r5, #8388608	@ 0x800000
 8002af0:	db04      	blt.n	8002afc <??ZbZclAttrIntegerRangeCheck_85>
 8002af2:	dc01      	bgt.n	8002af8 <??ZbZclAttrIntegerRangeCheck_83>
 8002af4:	2c00      	cmp	r4, #0
 8002af6:	d301      	bcc.n	8002afc <??ZbZclAttrIntegerRangeCheck_85>

08002af8 <??ZbZclAttrIntegerRangeCheck_83>:
 8002af8:	2000      	movs	r0, #0
 8002afa:	e022      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002afc <??ZbZclAttrIntegerRangeCheck_85>:
 8002afc:	e009      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002afe <??ZbZclAttrIntegerRangeCheck_16>:
 8002afe:	2000      	movs	r0, #0
 8002b00:	f05f 4100 	movs.w	r1, #2147483648	@ 0x80000000
 8002b04:	428d      	cmp	r5, r1
 8002b06:	d103      	bne.n	8002b10 <??ZbZclAttrIntegerRangeCheck_87>
 8002b08:	4284      	cmp	r4, r0
 8002b0a:	d101      	bne.n	8002b10 <??ZbZclAttrIntegerRangeCheck_87>
 8002b0c:	2001      	movs	r0, #1
 8002b0e:	e018      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002b10 <??ZbZclAttrIntegerRangeCheck_87>:
 8002b10:	e7ff      	b.n	8002b12 <??ZbZclAttrIntegerRangeCheck_17>

08002b12 <??ZbZclAttrIntegerRangeCheck_17>:
 8002b12:	ea56 0008 	orrs.w	r0, r6, r8
 8002b16:	ea57 0109 	orrs.w	r1, r7, r9
 8002b1a:	2900      	cmp	r1, #0
 8002b1c:	d103      	bne.n	8002b26 <??ZbZclAttrIntegerRangeCheck_88>
 8002b1e:	2800      	cmp	r0, #0
 8002b20:	d101      	bne.n	8002b26 <??ZbZclAttrIntegerRangeCheck_88>
 8002b22:	2001      	movs	r0, #1
 8002b24:	e00d      	b.n	8002b42 <??ZbZclAttrIntegerRangeCheck_19>

08002b26 <??ZbZclAttrIntegerRangeCheck_88>:
 8002b26:	42bd      	cmp	r5, r7
 8002b28:	db09      	blt.n	8002b3e <??ZbZclAttrIntegerRangeCheck_89>
 8002b2a:	dc01      	bgt.n	8002b30 <??ZbZclAttrIntegerRangeCheck_90>
 8002b2c:	42b4      	cmp	r4, r6
 8002b2e:	d306      	bcc.n	8002b3e <??ZbZclAttrIntegerRangeCheck_89>

08002b30 <??ZbZclAttrIntegerRangeCheck_90>:
 8002b30:	45a9      	cmp	r9, r5
 8002b32:	db04      	blt.n	8002b3e <??ZbZclAttrIntegerRangeCheck_89>
 8002b34:	dc01      	bgt.n	8002b3a <??ZbZclAttrIntegerRangeCheck_91>
 8002b36:	45a0      	cmp	r8, r4
 8002b38:	d301      	bcc.n	8002b3e <??ZbZclAttrIntegerRangeCheck_89>

08002b3a <??ZbZclAttrIntegerRangeCheck_91>:
 8002b3a:	2001      	movs	r0, #1
 8002b3c:	e000      	b.n	8002b40 <??ZbZclAttrIntegerRangeCheck_92>

08002b3e <??ZbZclAttrIntegerRangeCheck_89>:
 8002b3e:	2000      	movs	r0, #0

08002b40 <??ZbZclAttrIntegerRangeCheck_92>:
 8002b40:	b2c0      	uxtb	r0, r0

08002b42 <??ZbZclAttrIntegerRangeCheck_19>:
 8002b42:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8002b46:	4770      	bx	lr

08002b48 <??DataTable1>:
 8002b48:	8000 ffff                                   ....

08002b4c <??DataTable1_1>:
 8002b4c:	0000 ff80                                   ....

08002b50 <ZbZclAttrIntegerRead>:
 8002b50:	e92d 47f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b54:	b085      	sub	sp, #20
 8002b56:	0006      	movs	r6, r0
 8002b58:	000f      	movs	r7, r1
 8002b5a:	0015      	movs	r5, r2
 8002b5c:	001c      	movs	r4, r3
 8002b5e:	2000      	movs	r0, #0
 8002b60:	f88d 0009 	strb.w	r0, [sp, #9]
 8002b64:	f05f 0808 	movs.w	r8, #8
 8002b68:	f05f 0900 	movs.w	r9, #0
 8002b6c:	f10d 0a0c 	add.w	sl, sp, #12
 8002b70:	464a      	mov	r2, r9
 8002b72:	4641      	mov	r1, r8
 8002b74:	4650      	mov	r0, sl
 8002b76:	f003 f864 	bl	8005c42 <__aeabi_memset>
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	9001      	str	r0, [sp, #4]
 8002b7e:	2008      	movs	r0, #8
 8002b80:	9000      	str	r0, [sp, #0]
 8002b82:	ab03      	add	r3, sp, #12
 8002b84:	f10d 0209 	add.w	r2, sp, #9
 8002b88:	0039      	movs	r1, r7
 8002b8a:	b289      	uxth	r1, r1
 8002b8c:	0030      	movs	r0, r6
 8002b8e:	f7fe fcea 	bl	8001566 <ZbZclAttrRead>
 8002b92:	f88d 0008 	strb.w	r0, [sp, #8]
 8002b96:	2c00      	cmp	r4, #0
 8002b98:	d002      	beq.n	8002ba0 <??ZbZclAttrIntegerRead_0>
 8002b9a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002b9e:	7020      	strb	r0, [r4, #0]

08002ba0 <??ZbZclAttrIntegerRead_0>:
 8002ba0:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002ba4:	2800      	cmp	r0, #0
 8002ba6:	d002      	beq.n	8002bae <??ZbZclAttrIntegerRead_1>
 8002ba8:	2000      	movs	r0, #0
 8002baa:	2100      	movs	r1, #0
 8002bac:	e01a      	b.n	8002be4 <??ZbZclAttrIntegerRead_2>

08002bae <??ZbZclAttrIntegerRead_1>:
 8002bae:	aa02      	add	r2, sp, #8
 8002bb0:	a903      	add	r1, sp, #12
 8002bb2:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002bb6:	f7ff fcb1 	bl	800251c <ZbZclParseInteger>
 8002bba:	0002      	movs	r2, r0
 8002bbc:	000b      	movs	r3, r1
 8002bbe:	2c00      	cmp	r4, #0
 8002bc0:	d002      	beq.n	8002bc8 <??ZbZclAttrIntegerRead_3>
 8002bc2:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002bc6:	7020      	strb	r0, [r4, #0]

08002bc8 <??ZbZclAttrIntegerRead_3>:
 8002bc8:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002bcc:	2800      	cmp	r0, #0
 8002bce:	d002      	beq.n	8002bd6 <??ZbZclAttrIntegerRead_4>
 8002bd0:	2000      	movs	r0, #0
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	e006      	b.n	8002be4 <??ZbZclAttrIntegerRead_2>

08002bd6 <??ZbZclAttrIntegerRead_4>:
 8002bd6:	2d00      	cmp	r5, #0
 8002bd8:	d002      	beq.n	8002be0 <??ZbZclAttrIntegerRead_5>
 8002bda:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8002bde:	7028      	strb	r0, [r5, #0]

08002be0 <??ZbZclAttrIntegerRead_5>:
 8002be0:	0010      	movs	r0, r2
 8002be2:	0019      	movs	r1, r3

08002be4 <??ZbZclAttrIntegerRead_2>:
 8002be4:	b006      	add	sp, #24
 8002be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002bea <ZbZclAttrIntegerWrite>:
 8002bea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002bee:	b087      	sub	sp, #28
 8002bf0:	4680      	mov	r8, r0
 8002bf2:	4689      	mov	r9, r1
 8002bf4:	0014      	movs	r4, r2
 8002bf6:	001d      	movs	r5, r3
 8002bf8:	f1b8 0f00 	cmp.w	r8, #0
 8002bfc:	d101      	bne.n	8002c02 <??ZbZclAttrIntegerWrite_0>
 8002bfe:	2087      	movs	r0, #135	@ 0x87
 8002c00:	e042      	b.n	8002c88 <??ZbZclAttrIntegerWrite_1>

08002c02 <??ZbZclAttrIntegerWrite_0>:
 8002c02:	ab04      	add	r3, sp, #16
 8002c04:	f10d 0211 	add.w	r2, sp, #17
 8002c08:	4649      	mov	r1, r9
 8002c0a:	b289      	uxth	r1, r1
 8002c0c:	4640      	mov	r0, r8
 8002c0e:	f7ff ff9f 	bl	8002b50 <ZbZclAttrIntegerRead>
 8002c12:	0006      	movs	r6, r0
 8002c14:	000f      	movs	r7, r1
 8002c16:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8002c1a:	2800      	cmp	r0, #0
 8002c1c:	d002      	beq.n	8002c24 <??ZbZclAttrIntegerWrite_2>
 8002c1e:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8002c22:	e031      	b.n	8002c88 <??ZbZclAttrIntegerWrite_1>

08002c24 <??ZbZclAttrIntegerWrite_2>:
 8002c24:	42af      	cmp	r7, r5
 8002c26:	d103      	bne.n	8002c30 <??ZbZclAttrIntegerWrite_3>
 8002c28:	42a6      	cmp	r6, r4
 8002c2a:	d101      	bne.n	8002c30 <??ZbZclAttrIntegerWrite_3>
 8002c2c:	2000      	movs	r0, #0
 8002c2e:	e02b      	b.n	8002c88 <??ZbZclAttrIntegerWrite_1>

08002c30 <??ZbZclAttrIntegerWrite_3>:
 8002c30:	2000      	movs	r0, #0
 8002c32:	2100      	movs	r1, #0
 8002c34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002c38:	2000      	movs	r0, #0
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	e9cd 0100 	strd	r0, r1, [sp]
 8002c40:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8002c44:	0020      	movs	r0, r4
 8002c46:	0029      	movs	r1, r5
 8002c48:	f7ff fdac 	bl	80027a4 <ZbZclAttrIntegerRangeCheck>
 8002c4c:	2800      	cmp	r0, #0
 8002c4e:	d101      	bne.n	8002c54 <??ZbZclAttrIntegerWrite_4>
 8002c50:	2087      	movs	r0, #135	@ 0x87
 8002c52:	e019      	b.n	8002c88 <??ZbZclAttrIntegerWrite_1>

08002c54 <??ZbZclAttrIntegerWrite_4>:
 8002c54:	0022      	movs	r2, r4
 8002c56:	002b      	movs	r3, r5
 8002c58:	a805      	add	r0, sp, #20
 8002c5a:	f7fe fb42 	bl	80012e2 <putle64>
 8002c5e:	2002      	movs	r0, #2
 8002c60:	9001      	str	r0, [sp, #4]
 8002c62:	2008      	movs	r0, #8
 8002c64:	9000      	str	r0, [sp, #0]
 8002c66:	ab05      	add	r3, sp, #20
 8002c68:	464a      	mov	r2, r9
 8002c6a:	b292      	uxth	r2, r2
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	4640      	mov	r0, r8
 8002c70:	f7fe fdcb 	bl	800180a <ZbZclAttrWrite>
 8002c74:	f88d 0010 	strb.w	r0, [sp, #16]
 8002c78:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8002c7c:	2800      	cmp	r0, #0
 8002c7e:	d002      	beq.n	8002c86 <??ZbZclAttrIntegerWrite_5>
 8002c80:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8002c84:	e000      	b.n	8002c88 <??ZbZclAttrIntegerWrite_1>

08002c86 <??ZbZclAttrIntegerWrite_5>:
 8002c86:	2000      	movs	r0, #0

08002c88 <??ZbZclAttrIntegerWrite_1>:
 8002c88:	b007      	add	sp, #28
 8002c8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002c8e <ZbZclAttrIntegerIncrement>:
 8002c8e:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	468b      	mov	fp, r1
 8002c96:	0016      	movs	r6, r2
 8002c98:	001f      	movs	r7, r3
 8002c9a:	f05f 0a00 	movs.w	sl, #0
 8002c9e:	466b      	mov	r3, sp
 8002ca0:	f10d 0201 	add.w	r2, sp, #1
 8002ca4:	4659      	mov	r1, fp
 8002ca6:	b289      	uxth	r1, r1
 8002ca8:	9804      	ldr	r0, [sp, #16]
 8002caa:	f7ff ff51 	bl	8002b50 <ZbZclAttrIntegerRead>
 8002cae:	0002      	movs	r2, r0
 8002cb0:	000b      	movs	r3, r1
 8002cb2:	f89d 0000 	ldrb.w	r0, [sp]
 8002cb6:	2800      	cmp	r0, #0
 8002cb8:	d002      	beq.n	8002cc0 <??ZbZclAttrIntegerIncrement_0>
 8002cba:	f89d 0000 	ldrb.w	r0, [sp]
 8002cbe:	e03e      	b.n	8002d3e <??ZbZclAttrIntegerIncrement_1>

08002cc0 <??ZbZclAttrIntegerIncrement_0>:
 8002cc0:	eb12 0806 	adds.w	r8, r2, r6
 8002cc4:	eb53 0907 	adcs.w	r9, r3, r7
 8002cc8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002ccc:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8002cd0:	f7ff f9ea 	bl	80020a8 <ZbZclAttrTypeLength>
 8002cd4:	9001      	str	r0, [sp, #4]
 8002cd6:	9801      	ldr	r0, [sp, #4]
 8002cd8:	2801      	cmp	r0, #1
 8002cda:	d017      	beq.n	8002d0c <??ZbZclAttrIntegerIncrement_2>
 8002cdc:	2802      	cmp	r0, #2
 8002cde:	d00b      	beq.n	8002cf8 <??ZbZclAttrIntegerIncrement_3>
 8002ce0:	2804      	cmp	r0, #4
 8002ce2:	d002      	beq.n	8002cea <??ZbZclAttrIntegerIncrement_4>
 8002ce4:	2808      	cmp	r0, #8
 8002ce6:	d118      	bne.n	8002d1a <??ZbZclAttrIntegerIncrement_5>

08002ce8 <??ZbZclAttrIntegerIncrement_6>:
 8002ce8:	e019      	b.n	8002d1e <??ZbZclAttrIntegerIncrement_7>

08002cea <??ZbZclAttrIntegerIncrement_4>:
 8002cea:	f038 0000 	bics.w	r0, r8, #0
 8002cee:	f039 31ff 	bics.w	r1, r9, #4294967295
 8002cf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002cf6:	e012      	b.n	8002d1e <??ZbZclAttrIntegerIncrement_7>

08002cf8 <??ZbZclAttrIntegerIncrement_3>:
 8002cf8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	ea18 0000 	ands.w	r0, r8, r0
 8002d02:	ea19 0101 	ands.w	r1, r9, r1
 8002d06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d0a:	e008      	b.n	8002d1e <??ZbZclAttrIntegerIncrement_7>

08002d0c <??ZbZclAttrIntegerIncrement_2>:
 8002d0c:	f018 00ff 	ands.w	r0, r8, #255	@ 0xff
 8002d10:	f019 0100 	ands.w	r1, r9, #0
 8002d14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002d18:	e001      	b.n	8002d1e <??ZbZclAttrIntegerIncrement_7>

08002d1a <??ZbZclAttrIntegerIncrement_5>:
 8002d1a:	2001      	movs	r0, #1
 8002d1c:	4682      	mov	sl, r0

08002d1e <??ZbZclAttrIntegerIncrement_7>:
 8002d1e:	4650      	mov	r0, sl
 8002d20:	b2c0      	uxtb	r0, r0
 8002d22:	2800      	cmp	r0, #0
 8002d24:	d001      	beq.n	8002d2a <??ZbZclAttrIntegerIncrement_8>
 8002d26:	2086      	movs	r0, #134	@ 0x86
 8002d28:	e009      	b.n	8002d3e <??ZbZclAttrIntegerIncrement_1>

08002d2a <??ZbZclAttrIntegerIncrement_8>:
 8002d2a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8002d2e:	0022      	movs	r2, r4
 8002d30:	002b      	movs	r3, r5
 8002d32:	4659      	mov	r1, fp
 8002d34:	b289      	uxth	r1, r1
 8002d36:	9804      	ldr	r0, [sp, #16]
 8002d38:	f7ff ff57 	bl	8002bea <ZbZclAttrIntegerWrite>
 8002d3c:	2000      	movs	r0, #0

08002d3e <??ZbZclAttrIntegerIncrement_1>:
 8002d3e:	b005      	add	sp, #20
 8002d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002d44 <ZbZclAttrEuiRead>:
 8002d44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d48:	b084      	sub	sp, #16
 8002d4a:	0005      	movs	r5, r0
 8002d4c:	000e      	movs	r6, r1
 8002d4e:	0014      	movs	r4, r2
 8002d50:	f05f 0808 	movs.w	r8, #8
 8002d54:	f05f 0900 	movs.w	r9, #0
 8002d58:	af02      	add	r7, sp, #8
 8002d5a:	464a      	mov	r2, r9
 8002d5c:	4641      	mov	r1, r8
 8002d5e:	0038      	movs	r0, r7
 8002d60:	f002 ff6f 	bl	8005c42 <__aeabi_memset>
 8002d64:	2000      	movs	r0, #0
 8002d66:	9001      	str	r0, [sp, #4]
 8002d68:	2008      	movs	r0, #8
 8002d6a:	9000      	str	r0, [sp, #0]
 8002d6c:	ab02      	add	r3, sp, #8
 8002d6e:	2200      	movs	r2, #0
 8002d70:	0031      	movs	r1, r6
 8002d72:	b289      	uxth	r1, r1
 8002d74:	0028      	movs	r0, r5
 8002d76:	f7fe fbf6 	bl	8001566 <ZbZclAttrRead>
 8002d7a:	0007      	movs	r7, r0
 8002d7c:	2c00      	cmp	r4, #0
 8002d7e:	d000      	beq.n	8002d82 <??ZbZclAttrEuiRead_0>
 8002d80:	7027      	strb	r7, [r4, #0]

08002d82 <??ZbZclAttrEuiRead_0>:
 8002d82:	0038      	movs	r0, r7
 8002d84:	b2c0      	uxtb	r0, r0
 8002d86:	2800      	cmp	r0, #0
 8002d88:	d002      	beq.n	8002d90 <??ZbZclAttrEuiRead_1>
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	e002      	b.n	8002d96 <??ZbZclAttrEuiRead_2>

08002d90 <??ZbZclAttrEuiRead_1>:
 8002d90:	a802      	add	r0, sp, #8
 8002d92:	f7fe fa53 	bl	800123c <pletoh64>

08002d96 <??ZbZclAttrEuiRead_2>:
 8002d96:	b005      	add	sp, #20
 8002d98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002d9c <ZbZclAttrEuiWrite>:
 8002d9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002da0:	b085      	sub	sp, #20
 8002da2:	4680      	mov	r8, r0
 8002da4:	4689      	mov	r9, r1
 8002da6:	0014      	movs	r4, r2
 8002da8:	001d      	movs	r5, r3
 8002daa:	f1b8 0f00 	cmp.w	r8, #0
 8002dae:	d101      	bne.n	8002db4 <??ZbZclAttrEuiWrite_0>
 8002db0:	2087      	movs	r0, #135	@ 0x87
 8002db2:	e02e      	b.n	8002e12 <??ZbZclAttrEuiWrite_1>

08002db4 <??ZbZclAttrEuiWrite_0>:
 8002db4:	aa02      	add	r2, sp, #8
 8002db6:	4649      	mov	r1, r9
 8002db8:	b289      	uxth	r1, r1
 8002dba:	4640      	mov	r0, r8
 8002dbc:	f7ff ffc2 	bl	8002d44 <ZbZclAttrEuiRead>
 8002dc0:	0006      	movs	r6, r0
 8002dc2:	000f      	movs	r7, r1
 8002dc4:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002dc8:	2800      	cmp	r0, #0
 8002dca:	d002      	beq.n	8002dd2 <??ZbZclAttrEuiWrite_2>
 8002dcc:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002dd0:	e01f      	b.n	8002e12 <??ZbZclAttrEuiWrite_1>

08002dd2 <??ZbZclAttrEuiWrite_2>:
 8002dd2:	42af      	cmp	r7, r5
 8002dd4:	d103      	bne.n	8002dde <??ZbZclAttrEuiWrite_3>
 8002dd6:	42a6      	cmp	r6, r4
 8002dd8:	d101      	bne.n	8002dde <??ZbZclAttrEuiWrite_3>
 8002dda:	2000      	movs	r0, #0
 8002ddc:	e019      	b.n	8002e12 <??ZbZclAttrEuiWrite_1>

08002dde <??ZbZclAttrEuiWrite_3>:
 8002dde:	0022      	movs	r2, r4
 8002de0:	002b      	movs	r3, r5
 8002de2:	a803      	add	r0, sp, #12
 8002de4:	f7fe fa7d 	bl	80012e2 <putle64>
 8002de8:	2002      	movs	r0, #2
 8002dea:	9001      	str	r0, [sp, #4]
 8002dec:	2008      	movs	r0, #8
 8002dee:	9000      	str	r0, [sp, #0]
 8002df0:	ab03      	add	r3, sp, #12
 8002df2:	464a      	mov	r2, r9
 8002df4:	b292      	uxth	r2, r2
 8002df6:	2100      	movs	r1, #0
 8002df8:	4640      	mov	r0, r8
 8002dfa:	f7fe fd06 	bl	800180a <ZbZclAttrWrite>
 8002dfe:	f88d 0008 	strb.w	r0, [sp, #8]
 8002e02:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002e06:	2800      	cmp	r0, #0
 8002e08:	d002      	beq.n	8002e10 <??ZbZclAttrEuiWrite_4>
 8002e0a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8002e0e:	e000      	b.n	8002e12 <??ZbZclAttrEuiWrite_1>

08002e10 <??ZbZclAttrEuiWrite_4>:
 8002e10:	2000      	movs	r0, #0

08002e12 <??ZbZclAttrEuiWrite_1>:
 8002e12:	b005      	add	sp, #20
 8002e14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002e18 <ZbZclAttrAppendList>:
 8002e18:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e1c:	b089      	sub	sp, #36	@ 0x24
 8002e1e:	0007      	movs	r7, r0
 8002e20:	000e      	movs	r6, r1
 8002e22:	68b8      	ldr	r0, [r7, #8]
 8002e24:	9008      	str	r0, [sp, #32]
 8002e26:	2e00      	cmp	r6, #0
 8002e28:	d002      	beq.n	8002e30 <??ZbZclAttrAppendList_0>
 8002e2a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8002e2c:	2800      	cmp	r0, #0
 8002e2e:	d101      	bne.n	8002e34 <??ZbZclAttrAppendList_1>

08002e30 <??ZbZclAttrAppendList_0>:
 8002e30:	2000      	movs	r0, #0
 8002e32:	e0c6      	b.n	8002fc2 <??ZbZclAttrAppendList_2>

08002e34 <??ZbZclAttrAppendList_1>:
 8002e34:	f05f 0800 	movs.w	r8, #0

08002e38 <??ZbZclAttrAppendList_3>:
 8002e38:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8002e3a:	4580      	cmp	r8, r0
 8002e3c:	f080 80bd 	bcs.w	8002fba <??ZbZclAttrAppendList_4>
 8002e40:	f05f 0928 	movs.w	r9, #40	@ 0x28
 8002e44:	fb09 f008 	mul.w	r0, r9, r8
 8002e48:	4430      	add	r0, r6
 8002e4a:	7900      	ldrb	r0, [r0, #4]
 8002e4c:	f010 0ff0 	tst.w	r0, #240	@ 0xf0
 8002e50:	d007      	beq.n	8002e62 <??ZbZclAttrAppendList_5>
 8002e52:	fb09 f008 	mul.w	r0, r9, r8
 8002e56:	4430      	add	r0, r6
 8002e58:	68c0      	ldr	r0, [r0, #12]
 8002e5a:	2800      	cmp	r0, #0
 8002e5c:	d101      	bne.n	8002e62 <??ZbZclAttrAppendList_5>
 8002e5e:	2001      	movs	r0, #1
 8002e60:	e0af      	b.n	8002fc2 <??ZbZclAttrAppendList_2>

08002e62 <??ZbZclAttrAppendList_5>:
 8002e62:	fb09 f008 	mul.w	r0, r9, r8
 8002e66:	5a31      	ldrh	r1, [r6, r0]
 8002e68:	0038      	movs	r0, r7
 8002e6a:	f7fe fa78 	bl	800135e <ZbZclAttrFind>
 8002e6e:	0005      	movs	r5, r0
 8002e70:	2d00      	cmp	r5, #0
 8002e72:	d003      	beq.n	8002e7c <??ZbZclAttrAppendList_6>
 8002e74:	0029      	movs	r1, r5
 8002e76:	0038      	movs	r0, r7
 8002e78:	f000 f8b6 	bl	8002fe8 <ZbZclAttrFreeAttr>

08002e7c <??ZbZclAttrAppendList_6>:
 8002e7c:	2418      	movs	r4, #24
 8002e7e:	f05f 0a00 	movs.w	sl, #0
 8002e82:	f10d 0b04 	add.w	fp, sp, #4
 8002e86:	4652      	mov	r2, sl
 8002e88:	0021      	movs	r1, r4
 8002e8a:	4658      	mov	r0, fp
 8002e8c:	f002 fed9 	bl	8005c42 <__aeabi_memset>
 8002e90:	a801      	add	r0, sp, #4
 8002e92:	9001      	str	r0, [sp, #4]
 8002e94:	a801      	add	r0, sp, #4
 8002e96:	9002      	str	r0, [sp, #8]
 8002e98:	fb09 f008 	mul.w	r0, r9, r8
 8002e9c:	4430      	add	r0, r6
 8002e9e:	9003      	str	r0, [sp, #12]
 8002ea0:	fb09 f008 	mul.w	r0, r9, r8
 8002ea4:	4430      	add	r0, r6
 8002ea6:	7900      	ldrb	r0, [r0, #4]
 8002ea8:	0780      	lsls	r0, r0, #30
 8002eaa:	d50b      	bpl.n	8002ec4 <??ZbZclAttrAppendList_7>
 8002eac:	fb09 f008 	mul.w	r0, r9, r8
 8002eb0:	4430      	add	r0, r6
 8002eb2:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 8002eb4:	f8ad 001a 	strh.w	r0, [sp, #26]
 8002eb8:	fb09 f008 	mul.w	r0, r9, r8
 8002ebc:	4430      	add	r0, r6
 8002ebe:	8c00      	ldrh	r0, [r0, #32]
 8002ec0:	f8ad 0018 	strh.w	r0, [sp, #24]

08002ec4 <??ZbZclAttrAppendList_7>:
 8002ec4:	fb09 f008 	mul.w	r0, r9, r8
 8002ec8:	4430      	add	r0, r6
 8002eca:	7900      	ldrb	r0, [r0, #4]
 8002ecc:	f010 0030 	ands.w	r0, r0, #48	@ 0x30
 8002ed0:	2830      	cmp	r0, #48	@ 0x30
 8002ed2:	d108      	bne.n	8002ee6 <??ZbZclAttrAppendList_8>
 8002ed4:	2000      	movs	r0, #0
 8002ed6:	9000      	str	r0, [sp, #0]
 8002ed8:	fb09 f908 	mul.w	r9, r9, r8
 8002edc:	eb06 0009 	add.w	r0, r6, r9
 8002ee0:	6880      	ldr	r0, [r0, #8]
 8002ee2:	9005      	str	r0, [sp, #20]
 8002ee4:	e034      	b.n	8002f50 <??ZbZclAttrAppendList_9>

08002ee6 <??ZbZclAttrAppendList_8>:
 8002ee6:	fb09 f008 	mul.w	r0, r9, r8
 8002eea:	4430      	add	r0, r6
 8002eec:	6880      	ldr	r0, [r0, #8]
 8002eee:	2800      	cmp	r0, #0
 8002ef0:	d01f      	beq.n	8002f32 <??ZbZclAttrAppendList_10>
 8002ef2:	fb09 f908 	mul.w	r9, r9, r8
 8002ef6:	eb06 0009 	add.w	r0, r6, r9
 8002efa:	6880      	ldr	r0, [r0, #8]
 8002efc:	9005      	str	r0, [sp, #20]
 8002efe:	9803      	ldr	r0, [sp, #12]
 8002f00:	7880      	ldrb	r0, [r0, #2]
 8002f02:	2841      	cmp	r0, #65	@ 0x41
 8002f04:	d003      	beq.n	8002f0e <??ZbZclAttrAppendList_11>
 8002f06:	9803      	ldr	r0, [sp, #12]
 8002f08:	7880      	ldrb	r0, [r0, #2]
 8002f0a:	2842      	cmp	r0, #66	@ 0x42
 8002f0c:	d103      	bne.n	8002f16 <??ZbZclAttrAppendList_12>

08002f0e <??ZbZclAttrAppendList_11>:
 8002f0e:	9805      	ldr	r0, [sp, #20]
 8002f10:	1c40      	adds	r0, r0, #1
 8002f12:	9005      	str	r0, [sp, #20]
 8002f14:	e00a      	b.n	8002f2c <??ZbZclAttrAppendList_13>

08002f16 <??ZbZclAttrAppendList_12>:
 8002f16:	9803      	ldr	r0, [sp, #12]
 8002f18:	7880      	ldrb	r0, [r0, #2]
 8002f1a:	2843      	cmp	r0, #67	@ 0x43
 8002f1c:	d003      	beq.n	8002f26 <??ZbZclAttrAppendList_14>
 8002f1e:	9803      	ldr	r0, [sp, #12]
 8002f20:	7880      	ldrb	r0, [r0, #2]
 8002f22:	2844      	cmp	r0, #68	@ 0x44
 8002f24:	d102      	bne.n	8002f2c <??ZbZclAttrAppendList_13>

08002f26 <??ZbZclAttrAppendList_14>:
 8002f26:	9805      	ldr	r0, [sp, #20]
 8002f28:	1c80      	adds	r0, r0, #2
 8002f2a:	9005      	str	r0, [sp, #20]

08002f2c <??ZbZclAttrAppendList_13>:
 8002f2c:	9805      	ldr	r0, [sp, #20]
 8002f2e:	9000      	str	r0, [sp, #0]
 8002f30:	e00e      	b.n	8002f50 <??ZbZclAttrAppendList_9>

08002f32 <??ZbZclAttrAppendList_10>:
 8002f32:	fb09 f908 	mul.w	r9, r9, r8
 8002f36:	eb06 0009 	add.w	r0, r6, r9
 8002f3a:	7880      	ldrb	r0, [r0, #2]
 8002f3c:	f7ff f8b4 	bl	80020a8 <ZbZclAttrTypeLength>
 8002f40:	9005      	str	r0, [sp, #20]
 8002f42:	9805      	ldr	r0, [sp, #20]
 8002f44:	2800      	cmp	r0, #0
 8002f46:	d101      	bne.n	8002f4c <??ZbZclAttrAppendList_15>
 8002f48:	208d      	movs	r0, #141	@ 0x8d
 8002f4a:	e03a      	b.n	8002fc2 <??ZbZclAttrAppendList_2>

08002f4c <??ZbZclAttrAppendList_15>:
 8002f4c:	9805      	ldr	r0, [sp, #20]
 8002f4e:	9000      	str	r0, [sp, #0]

08002f50 <??ZbZclAttrAppendList_9>:
 8002f50:	2300      	movs	r3, #0
 8002f52:	a236      	add	r2, pc, #216	@ (adr r2, 800302c <??DataTable1>)
 8002f54:	9900      	ldr	r1, [sp, #0]
 8002f56:	3118      	adds	r1, #24
 8002f58:	9808      	ldr	r0, [sp, #32]
 8002f5a:	f00d fa69 	bl	8010430 <zb_heap_alloc>
 8002f5e:	0004      	movs	r4, r0
 8002f60:	2c00      	cmp	r4, #0
 8002f62:	d101      	bne.n	8002f68 <??ZbZclAttrAppendList_16>
 8002f64:	2089      	movs	r0, #137	@ 0x89
 8002f66:	e02c      	b.n	8002fc2 <??ZbZclAttrAppendList_2>

08002f68 <??ZbZclAttrAppendList_16>:
 8002f68:	2518      	movs	r5, #24
 8002f6a:	f10d 0904 	add.w	r9, sp, #4
 8002f6e:	46a2      	mov	sl, r4
 8002f70:	002a      	movs	r2, r5
 8002f72:	4649      	mov	r1, r9
 8002f74:	4650      	mov	r0, sl
 8002f76:	f010 fccc 	bl	8013912 <__aeabi_memcpy>
 8002f7a:	9800      	ldr	r0, [sp, #0]
 8002f7c:	2800      	cmp	r0, #0
 8002f7e:	d00c      	beq.n	8002f9a <??ZbZclAttrAppendList_17>
 8002f80:	f114 0018 	adds.w	r0, r4, #24
 8002f84:	60e0      	str	r0, [r4, #12]
 8002f86:	9800      	ldr	r0, [sp, #0]
 8002f88:	9007      	str	r0, [sp, #28]
 8002f8a:	2500      	movs	r5, #0
 8002f8c:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8002f90:	002a      	movs	r2, r5
 8002f92:	9907      	ldr	r1, [sp, #28]
 8002f94:	4648      	mov	r0, r9
 8002f96:	f002 fe54 	bl	8005c42 <__aeabi_memset>

08002f9a <??ZbZclAttrAppendList_17>:
 8002f9a:	0021      	movs	r1, r4
 8002f9c:	0038      	movs	r0, r7
 8002f9e:	f7fe f9af 	bl	8001300 <ZbZclAttrAddSorted>
 8002fa2:	68e0      	ldr	r0, [r4, #12]
 8002fa4:	2800      	cmp	r0, #0
 8002fa6:	d005      	beq.n	8002fb4 <??ZbZclAttrAppendList_18>
 8002fa8:	6922      	ldr	r2, [r4, #16]
 8002faa:	68e1      	ldr	r1, [r4, #12]
 8002fac:	68a0      	ldr	r0, [r4, #8]
 8002fae:	7880      	ldrb	r0, [r0, #2]
 8002fb0:	f7fe fdf9 	bl	8001ba6 <ZbZclAttrDefaultValue>

08002fb4 <??ZbZclAttrAppendList_18>:
 8002fb4:	f118 0801 	adds.w	r8, r8, #1
 8002fb8:	e73e      	b.n	8002e38 <??ZbZclAttrAppendList_3>

08002fba <??ZbZclAttrAppendList_4>:
 8002fba:	0038      	movs	r0, r7
 8002fbc:	f000 ff28 	bl	8003e10 <zcl_reporting_create_default_reports>
 8002fc0:	2000      	movs	r0, #0

08002fc2 <??ZbZclAttrAppendList_2>:
 8002fc2:	b00b      	add	sp, #44	@ 0x2c
 8002fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002fc8 <ZbZclAttrCallbackExec>:
 8002fc8:	b570      	push	{r4, r5, r6, lr}
 8002fca:	0004      	movs	r4, r0
 8002fcc:	000d      	movs	r5, r1
 8002fce:	0016      	movs	r6, r2
 8002fd0:	68a8      	ldr	r0, [r5, #8]
 8002fd2:	68c0      	ldr	r0, [r0, #12]
 8002fd4:	2800      	cmp	r0, #0
 8002fd6:	d005      	beq.n	8002fe4 <??ZbZclAttrCallbackExec_0>
 8002fd8:	0031      	movs	r1, r6
 8002fda:	0020      	movs	r0, r4
 8002fdc:	68aa      	ldr	r2, [r5, #8]
 8002fde:	68d2      	ldr	r2, [r2, #12]
 8002fe0:	4790      	blx	r2
 8002fe2:	e000      	b.n	8002fe6 <??ZbZclAttrCallbackExec_1>

08002fe4 <??ZbZclAttrCallbackExec_0>:
 8002fe4:	2001      	movs	r0, #1

08002fe6 <??ZbZclAttrCallbackExec_1>:
 8002fe6:	bd70      	pop	{r4, r5, r6, pc}

08002fe8 <ZbZclAttrFreeAttr>:
 8002fe8:	b538      	push	{r3, r4, r5, lr}
 8002fea:	0004      	movs	r4, r0
 8002fec:	000d      	movs	r5, r1
 8002fee:	68a8      	ldr	r0, [r5, #8]
 8002ff0:	7900      	ldrb	r0, [r0, #4]
 8002ff2:	0780      	lsls	r0, r0, #30
 8002ff4:	d50b      	bpl.n	800300e <??ZbZclAttrFreeAttr_0>
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	68a8      	ldr	r0, [r5, #8]
 8002ffa:	8801      	ldrh	r1, [r0, #0]
 8002ffc:	0020      	movs	r0, r4
 8002ffe:	f000 fdeb 	bl	8003bd8 <zcl_cluster_attr_report_delete>
 8003002:	2201      	movs	r2, #1
 8003004:	68a8      	ldr	r0, [r5, #8]
 8003006:	8801      	ldrh	r1, [r0, #0]
 8003008:	0020      	movs	r0, r4
 800300a:	f000 fde5 	bl	8003bd8 <zcl_cluster_attr_report_delete>

0800300e <??ZbZclAttrFreeAttr_0>:
 800300e:	6868      	ldr	r0, [r5, #4]
 8003010:	6829      	ldr	r1, [r5, #0]
 8003012:	6048      	str	r0, [r1, #4]
 8003014:	6828      	ldr	r0, [r5, #0]
 8003016:	6869      	ldr	r1, [r5, #4]
 8003018:	6008      	str	r0, [r1, #0]
 800301a:	602d      	str	r5, [r5, #0]
 800301c:	606d      	str	r5, [r5, #4]
 800301e:	2300      	movs	r3, #0
 8003020:	a202      	add	r2, pc, #8	@ (adr r2, 800302c <??DataTable1>)
 8003022:	0029      	movs	r1, r5
 8003024:	68a0      	ldr	r0, [r4, #8]
 8003026:	f00d fa12 	bl	801044e <zb_heap_free>
 800302a:	bd31      	pop	{r0, r4, r5, pc}

0800302c <??DataTable1>:
 800302c:	0000 0000                                   ....

08003030 <ZbZclAttrFreeList>:
 8003030:	b570      	push	{r4, r5, r6, lr}
 8003032:	0005      	movs	r5, r0

08003034 <??ZbZclAttrFreeList_0>:
 8003034:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8003036:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 800303a:	4288      	cmp	r0, r1
 800303c:	d001      	beq.n	8003042 <??ZbZclAttrFreeList_1>
 800303e:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 8003040:	e000      	b.n	8003044 <??ZbZclAttrFreeList_2>

08003042 <??ZbZclAttrFreeList_1>:
 8003042:	2400      	movs	r4, #0

08003044 <??ZbZclAttrFreeList_2>:
 8003044:	2c00      	cmp	r4, #0
 8003046:	d005      	beq.n	8003054 <??ZbZclAttrFreeList_3>

08003048 <??ZbZclAttrFreeList_4>:
 8003048:	0026      	movs	r6, r4
 800304a:	0031      	movs	r1, r6
 800304c:	0028      	movs	r0, r5
 800304e:	f7ff ffcb 	bl	8002fe8 <ZbZclAttrFreeAttr>
 8003052:	e7ef      	b.n	8003034 <??ZbZclAttrFreeList_0>

08003054 <??ZbZclAttrFreeList_3>:
 8003054:	bd70      	pop	{r4, r5, r6, pc}
	...

08003058 <zcl_reporting_send_conf>:
 8003058:	000b      	movs	r3, r1
 800305a:	7e02      	ldrb	r2, [r0, #24]
 800305c:	2a00      	cmp	r2, #0
 800305e:	d004      	beq.n	800306a <??zcl_reporting_send_conf_0>
 8003060:	7e02      	ldrb	r2, [r0, #24]
 8003062:	2aa4      	cmp	r2, #164	@ 0xa4
 8003064:	d001      	beq.n	800306a <??zcl_reporting_send_conf_0>
 8003066:	7e02      	ldrb	r2, [r0, #24]
 8003068:	2aa3      	cmp	r2, #163	@ 0xa3

0800306a <??zcl_reporting_send_conf_0>:
 800306a:	4770      	bx	lr

0800306c <report_command_timer>:
 800306c:	b570      	push	{r4, r5, r6, lr}
 800306e:	0004      	movs	r4, r0
 8003070:	000d      	movs	r5, r1
 8003072:	002e      	movs	r6, r5
 8003074:	f116 0108 	adds.w	r1, r6, #8
 8003078:	6830      	ldr	r0, [r6, #0]
 800307a:	f000 f852 	bl	8003122 <zcl_reporting_send_report>
 800307e:	6870      	ldr	r0, [r6, #4]
 8003080:	f00c fe7a 	bl	800fd78 <ZbTimerFree>
 8003084:	2300      	movs	r3, #0
 8003086:	a2c6      	add	r2, pc, #792	@ (adr r2, 80033a0 <??DataTable4>)
 8003088:	0031      	movs	r1, r6
 800308a:	6830      	ldr	r0, [r6, #0]
 800308c:	6880      	ldr	r0, [r0, #8]
 800308e:	f00d f9de 	bl	801044e <zb_heap_free>
 8003092:	bd70      	pop	{r4, r5, r6, pc}

08003094 <zcl_reporting_queue_report>:
 8003094:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003098:	0006      	movs	r6, r0
 800309a:	000f      	movs	r7, r1
 800309c:	0014      	movs	r4, r2
 800309e:	2c00      	cmp	r4, #0
 80030a0:	d104      	bne.n	80030ac <??zcl_reporting_queue_report_0>
 80030a2:	0039      	movs	r1, r7
 80030a4:	0030      	movs	r0, r6
 80030a6:	f000 f83c 	bl	8003122 <zcl_reporting_send_report>
 80030aa:	e037      	b.n	800311c <??zcl_reporting_queue_report_1>

080030ac <??zcl_reporting_queue_report_0>:
 80030ac:	f20f 28f0 	addw	r8, pc, #752	@ 0x2f0
 80030b0:	2300      	movs	r3, #0
 80030b2:	4642      	mov	r2, r8
 80030b4:	2198      	movs	r1, #152	@ 0x98
 80030b6:	68b0      	ldr	r0, [r6, #8]
 80030b8:	f00d f9ba 	bl	8010430 <zb_heap_alloc>
 80030bc:	0005      	movs	r5, r0
 80030be:	2d00      	cmp	r5, #0
 80030c0:	d101      	bne.n	80030c6 <??zcl_reporting_queue_report_2>
 80030c2:	2000      	movs	r0, #0
 80030c4:	e02b      	b.n	800311e <??zcl_reporting_queue_report_3>

080030c6 <??zcl_reporting_queue_report_2>:
 80030c6:	f05f 0998 	movs.w	r9, #152	@ 0x98
 80030ca:	f05f 0a00 	movs.w	sl, #0
 80030ce:	46ab      	mov	fp, r5
 80030d0:	4652      	mov	r2, sl
 80030d2:	4649      	mov	r1, r9
 80030d4:	4658      	mov	r0, fp
 80030d6:	f002 fdb4 	bl	8005c42 <__aeabi_memset>
 80030da:	002a      	movs	r2, r5
 80030dc:	f8df 1c74 	ldr.w	r1, [pc, #3188]	@ 8003d54 <??DataTable9>
 80030e0:	68b0      	ldr	r0, [r6, #8]
 80030e2:	f00c fdf7 	bl	800fcd4 <ZbTimerAlloc>
 80030e6:	6068      	str	r0, [r5, #4]
 80030e8:	6868      	ldr	r0, [r5, #4]
 80030ea:	2800      	cmp	r0, #0
 80030ec:	d107      	bne.n	80030fe <??zcl_reporting_queue_report_4>
 80030ee:	2300      	movs	r3, #0
 80030f0:	4642      	mov	r2, r8
 80030f2:	0029      	movs	r1, r5
 80030f4:	68b0      	ldr	r0, [r6, #8]
 80030f6:	f00d f9aa 	bl	801044e <zb_heap_free>
 80030fa:	2000      	movs	r0, #0
 80030fc:	e00f      	b.n	800311e <??zcl_reporting_queue_report_3>

080030fe <??zcl_reporting_queue_report_4>:
 80030fe:	602e      	str	r6, [r5, #0]
 8003100:	f05f 0890 	movs.w	r8, #144	@ 0x90
 8003104:	46b9      	mov	r9, r7
 8003106:	f115 0a08 	adds.w	sl, r5, #8
 800310a:	4642      	mov	r2, r8
 800310c:	4649      	mov	r1, r9
 800310e:	4650      	mov	r0, sl
 8003110:	f010 fbff 	bl	8013912 <__aeabi_memcpy>
 8003114:	0021      	movs	r1, r4
 8003116:	6868      	ldr	r0, [r5, #4]
 8003118:	f00c fe97 	bl	800fe4a <ZbTimerReset>

0800311c <??zcl_reporting_queue_report_1>:
 800311c:	2001      	movs	r0, #1

0800311e <??zcl_reporting_queue_report_3>:
 800311e:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003122 <zcl_reporting_send_report>:
 8003122:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003126:	b0cc      	sub	sp, #304	@ 0x130
 8003128:	0005      	movs	r5, r0
 800312a:	000e      	movs	r6, r1
 800312c:	2400      	movs	r4, #0
 800312e:	2000      	movs	r0, #0
 8003130:	f88d 0004 	strb.w	r0, [sp, #4]
 8003134:	8a28      	ldrh	r0, [r5, #16]
 8003136:	2800      	cmp	r0, #0
 8003138:	d001      	beq.n	800313e <??zcl_reporting_send_report_0>
 800313a:	2001      	movs	r0, #1
 800313c:	e000      	b.n	8003140 <??zcl_reporting_send_report_1>

0800313e <??zcl_reporting_send_report_0>:
 800313e:	2000      	movs	r0, #0

08003140 <??zcl_reporting_send_report_1>:
 8003140:	f88d 0005 	strb.w	r0, [sp, #5]
 8003144:	8a28      	ldrh	r0, [r5, #16]
 8003146:	f8ad 0008 	strh.w	r0, [sp, #8]
 800314a:	7f28      	ldrb	r0, [r5, #28]
 800314c:	2800      	cmp	r0, #0
 800314e:	d103      	bne.n	8003158 <??zcl_reporting_send_report_2>
 8003150:	2001      	movs	r0, #1
 8003152:	f88d 0006 	strb.w	r0, [sp, #6]
 8003156:	e002      	b.n	800315e <??zcl_reporting_send_report_3>

08003158 <??zcl_reporting_send_report_2>:
 8003158:	2000      	movs	r0, #0
 800315a:	f88d 0006 	strb.w	r0, [sp, #6]

0800315e <??zcl_reporting_send_report_3>:
 800315e:	2001      	movs	r0, #1
 8003160:	f88d 0007 	strb.w	r0, [sp, #7]
 8003164:	f00c ffa3 	bl	80100ae <ZbZclGetNextSeqnum>
 8003168:	f88d 000a 	strb.w	r0, [sp, #10]
 800316c:	200a      	movs	r0, #10
 800316e:	f88d 000b 	strb.w	r0, [sp, #11]
 8003172:	2205      	movs	r2, #5
 8003174:	a903      	add	r1, sp, #12
 8003176:	a801      	add	r0, sp, #4
 8003178:	f7fd feaf 	bl	8000eda <ZbZclAppendHeader>
 800317c:	0007      	movs	r7, r0
 800317e:	2f01      	cmp	r7, #1
 8003180:	f2c0 8081 	blt.w	8003286 <??zcl_reporting_send_report_4>

08003184 <??zcl_reporting_send_report_5>:
 8003184:	a91a      	add	r1, sp, #104	@ 0x68
 8003186:	a803      	add	r0, sp, #12
 8003188:	0022      	movs	r2, r4
 800318a:	b2d2      	uxtb	r2, r2
 800318c:	f841 0032 	str.w	r0, [r1, r2, lsl #3]
 8003190:	0038      	movs	r0, r7
 8003192:	b2c0      	uxtb	r0, r0
 8003194:	aa1a      	add	r2, sp, #104	@ 0x68
 8003196:	0023      	movs	r3, r4
 8003198:	b2db      	uxtb	r3, r3
 800319a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800319e:	6050      	str	r0, [r2, #4]
 80031a0:	1c64      	adds	r4, r4, #1
 80031a2:	2000      	movs	r0, #0
 80031a4:	4680      	mov	r8, r0

080031a6 <??zcl_reporting_send_report_6>:
 80031a6:	f1b8 0f0c 	cmp.w	r8, #12
 80031aa:	d22e      	bcs.n	800320a <??zcl_reporting_send_report_7>
 80031ac:	220c      	movs	r2, #12
 80031ae:	fb02 f008 	mul.w	r0, r2, r8
 80031b2:	4430      	add	r0, r6
 80031b4:	7a00      	ldrb	r0, [r0, #8]
 80031b6:	2800      	cmp	r0, #0
 80031b8:	d027      	beq.n	800320a <??zcl_reporting_send_report_7>

080031ba <??zcl_reporting_send_report_8>:
 80031ba:	fb02 f008 	mul.w	r0, r2, r8
 80031be:	4430      	add	r0, r6
 80031c0:	3009      	adds	r0, #9
 80031c2:	0023      	movs	r3, r4
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
 80031ca:	2003      	movs	r0, #3
 80031cc:	ab1a      	add	r3, sp, #104	@ 0x68
 80031ce:	46a4      	mov	ip, r4
 80031d0:	fa5f fc8c 	uxtb.w	ip, ip
 80031d4:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 80031d8:	6058      	str	r0, [r3, #4]
 80031da:	1c64      	adds	r4, r4, #1
 80031dc:	fb02 f008 	mul.w	r0, r2, r8
 80031e0:	4430      	add	r0, r6
 80031e2:	6840      	ldr	r0, [r0, #4]
 80031e4:	0023      	movs	r3, r4
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	f841 0033 	str.w	r0, [r1, r3, lsl #3]
 80031ec:	fb02 f208 	mul.w	r2, r2, r8
 80031f0:	eb06 0002 	add.w	r0, r6, r2
 80031f4:	7a00      	ldrb	r0, [r0, #8]
 80031f6:	aa1a      	add	r2, sp, #104	@ 0x68
 80031f8:	0023      	movs	r3, r4
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8003200:	6050      	str	r0, [r2, #4]
 8003202:	1c64      	adds	r4, r4, #1
 8003204:	f118 0801 	adds.w	r8, r8, #1
 8003208:	e7cd      	b.n	80031a6 <??zcl_reporting_send_report_6>

0800320a <??zcl_reporting_send_report_7>:
 800320a:	2200      	movs	r2, #0
 800320c:	a90e      	add	r1, sp, #56	@ 0x38
 800320e:	0028      	movs	r0, r5
 8003210:	f7fd f907 	bl	8000422 <ZbZclClusterInitApsdeReq>
 8003214:	a80e      	add	r0, sp, #56	@ 0x38
 8003216:	f8df 1b44 	ldr.w	r1, [pc, #2884]	@ 8003d5c <??DataTable9_2>
 800321a:	6809      	ldr	r1, [r1, #0]
 800321c:	2210      	movs	r2, #16
 800321e:	f010 fb78 	bl	8013912 <__aeabi_memcpy>
 8003222:	f8bd 005c 	ldrh.w	r0, [sp, #92]	@ 0x5c
 8003226:	f450 7080 	orrs.w	r0, r0, #256	@ 0x100
 800322a:	f8ad 005c 	strh.w	r0, [sp, #92]	@ 0x5c
 800322e:	2001      	movs	r0, #1
 8003230:	f88d 005e 	strb.w	r0, [sp, #94]	@ 0x5e
 8003234:	2000      	movs	r0, #0
 8003236:	f88d 005f 	strb.w	r0, [sp, #95]	@ 0x5f
 800323a:	a81a      	add	r0, sp, #104	@ 0x68
 800323c:	9014      	str	r0, [sp, #80]	@ 0x50
 800323e:	0020      	movs	r0, r4
 8003240:	b2c0      	uxtb	r0, r0
 8003242:	f8ad 0054 	strh.w	r0, [sp, #84]	@ 0x54
 8003246:	68ab      	ldr	r3, [r5, #8]
 8003248:	f8df 2b14 	ldr.w	r2, [pc, #2836]	@ 8003d60 <??DataTable9_3>
 800324c:	a90e      	add	r1, sp, #56	@ 0x38
 800324e:	68a8      	ldr	r0, [r5, #8]
 8003250:	f00c fb3c 	bl	800f8cc <ZbApsdeDataReqCallback>
 8003254:	f88d 0000 	strb.w	r0, [sp]
 8003258:	f89d 0000 	ldrb.w	r0, [sp]
 800325c:	2800      	cmp	r0, #0
 800325e:	d012      	beq.n	8003286 <??zcl_reporting_send_report_4>
 8003260:	f05f 0920 	movs.w	r9, #32
 8003264:	f05f 0a00 	movs.w	sl, #0
 8003268:	f10d 0b18 	add.w	fp, sp, #24
 800326c:	4652      	mov	r2, sl
 800326e:	4649      	mov	r1, r9
 8003270:	4658      	mov	r0, fp
 8003272:	f002 fce6 	bl	8005c42 <__aeabi_memset>
 8003276:	f89d 0000 	ldrb.w	r0, [sp]
 800327a:	f88d 0030 	strb.w	r0, [sp, #48]	@ 0x30
 800327e:	68a9      	ldr	r1, [r5, #8]
 8003280:	a806      	add	r0, sp, #24
 8003282:	f7ff fee9 	bl	8003058 <zcl_reporting_send_conf>

08003286 <??zcl_reporting_send_report_4>:
 8003286:	f05f 0900 	movs.w	r9, #0

0800328a <??zcl_reporting_send_report_9>:
 800328a:	f1b9 0f0c 	cmp.w	r9, #12
 800328e:	d21e      	bcs.n	80032ce <??zcl_reporting_send_report_10>
 8003290:	f05f 080c 	movs.w	r8, #12
 8003294:	fb08 f009 	mul.w	r0, r8, r9
 8003298:	4430      	add	r0, r6
 800329a:	6840      	ldr	r0, [r0, #4]
 800329c:	2800      	cmp	r0, #0
 800329e:	d016      	beq.n	80032ce <??zcl_reporting_send_report_10>

080032a0 <??zcl_reporting_send_report_11>:
 80032a0:	2300      	movs	r3, #0
 80032a2:	a23f      	add	r2, pc, #252	@ (adr r2, 80033a0 <??DataTable4>)
 80032a4:	fb08 f009 	mul.w	r0, r8, r9
 80032a8:	4430      	add	r0, r6
 80032aa:	6841      	ldr	r1, [r0, #4]
 80032ac:	68a8      	ldr	r0, [r5, #8]
 80032ae:	f00d f8ce 	bl	801044e <zb_heap_free>
 80032b2:	2000      	movs	r0, #0
 80032b4:	fb08 f109 	mul.w	r1, r8, r9
 80032b8:	4431      	add	r1, r6
 80032ba:	6048      	str	r0, [r1, #4]
 80032bc:	2000      	movs	r0, #0
 80032be:	fb08 f809 	mul.w	r8, r8, r9
 80032c2:	eb06 0108 	add.w	r1, r6, r8
 80032c6:	7208      	strb	r0, [r1, #8]
 80032c8:	f119 0901 	adds.w	r9, r9, #1
 80032cc:	e7dd      	b.n	800328a <??zcl_reporting_send_report_9>

080032ce <??zcl_reporting_send_report_10>:
 80032ce:	b04d      	add	sp, #308	@ 0x134
 80032d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080032d4 <zcl_report_check_time>:
 80032d4:	4281      	cmp	r1, r0
 80032d6:	d201      	bcs.n	80032dc <??zcl_report_check_time_0>
 80032d8:	0008      	movs	r0, r1
 80032da:	e7ff      	b.n	80032dc <??zcl_report_check_time_0>

080032dc <??zcl_report_check_time_0>:
 80032dc:	4770      	bx	lr

080032de <zcl_report_kick>:
 80032de:	b538      	push	{r3, r4, r5, lr}
 80032e0:	0004      	movs	r4, r0
 80032e2:	000d      	movs	r5, r1
 80032e4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80032e6:	2800      	cmp	r0, #0
 80032e8:	d101      	bne.n	80032ee <??zcl_report_kick_0>
 80032ea:	2000      	movs	r0, #0
 80032ec:	e00d      	b.n	800330a <??zcl_report_kick_1>

080032ee <??zcl_report_kick_0>:
 80032ee:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
 80032f2:	2800      	cmp	r0, #0
 80032f4:	d001      	beq.n	80032fa <??zcl_report_kick_2>
 80032f6:	2001      	movs	r0, #1
 80032f8:	e007      	b.n	800330a <??zcl_report_kick_1>

080032fa <??zcl_report_kick_2>:
 80032fa:	2001      	movs	r0, #1
 80032fc:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
 8003300:	0029      	movs	r1, r5
 8003302:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003304:	f00c fda1 	bl	800fe4a <ZbTimerReset>
 8003308:	2001      	movs	r0, #1

0800330a <??zcl_report_kick_1>:
 800330a:	bd32      	pop	{r1, r4, r5, pc}

0800330c <ZbZclAttrReportKick>:
 800330c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800330e:	0004      	movs	r4, r0
 8003310:	000d      	movs	r5, r1
 8003312:	0016      	movs	r6, r2
 8003314:	001f      	movs	r7, r3
 8003316:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8003318:	2800      	cmp	r0, #0
 800331a:	d001      	beq.n	8003320 <??ZbZclAttrReportKick_0>
 800331c:	2001      	movs	r0, #1
 800331e:	e010      	b.n	8003342 <??ZbZclAttrReportKick_1>

08003320 <??ZbZclAttrReportKick_0>:
 8003320:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
 8003324:	6426      	str	r6, [r4, #64]	@ 0x40
 8003326:	6467      	str	r7, [r4, #68]	@ 0x44
 8003328:	2100      	movs	r1, #0
 800332a:	0020      	movs	r0, r4
 800332c:	f7ff ffd7 	bl	80032de <zcl_report_kick>
 8003330:	2800      	cmp	r0, #0
 8003332:	d105      	bne.n	8003340 <??ZbZclAttrReportKick_2>
 8003334:	2000      	movs	r0, #0
 8003336:	6420      	str	r0, [r4, #64]	@ 0x40
 8003338:	2000      	movs	r0, #0
 800333a:	6460      	str	r0, [r4, #68]	@ 0x44
 800333c:	2001      	movs	r0, #1
 800333e:	e000      	b.n	8003342 <??ZbZclAttrReportKick_1>

08003340 <??ZbZclAttrReportKick_2>:
 8003340:	2000      	movs	r0, #0

08003342 <??ZbZclAttrReportKick_1>:
 8003342:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08003344 <zcl_report_append_attr>:
 8003344:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003348:	0004      	movs	r4, r0
 800334a:	000d      	movs	r5, r1
 800334c:	0016      	movs	r6, r2
 800334e:	001f      	movs	r7, r3
 8003350:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 8003354:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 8003358:	2300      	movs	r3, #0
 800335a:	a211      	add	r2, pc, #68	@ (adr r2, 80033a0 <??DataTable4>)
 800335c:	4649      	mov	r1, r9
 800335e:	0020      	movs	r0, r4
 8003360:	f00d f866 	bl	8010430 <zb_heap_alloc>
 8003364:	6068      	str	r0, [r5, #4]
 8003366:	6868      	ldr	r0, [r5, #4]
 8003368:	2800      	cmp	r0, #0
 800336a:	d101      	bne.n	8003370 <??zcl_report_append_attr_0>
 800336c:	2000      	movs	r0, #0
 800336e:	e014      	b.n	800339a <??zcl_report_append_attr_1>

08003370 <??zcl_report_append_attr_0>:
 8003370:	f8cd 9000 	str.w	r9, [sp]
 8003374:	46c2      	mov	sl, r8
 8003376:	f8d5 b004 	ldr.w	fp, [r5, #4]
 800337a:	9a00      	ldr	r2, [sp, #0]
 800337c:	4651      	mov	r1, sl
 800337e:	4658      	mov	r0, fp
 8003380:	f010 fac7 	bl	8013912 <__aeabi_memcpy>
 8003384:	f885 9008 	strb.w	r9, [r5, #8]
 8003388:	802e      	strh	r6, [r5, #0]
 800338a:	0031      	movs	r1, r6
 800338c:	b289      	uxth	r1, r1
 800338e:	f115 0009 	adds.w	r0, r5, #9
 8003392:	f7fd ff61 	bl	8001258 <putle16>
 8003396:	72ef      	strb	r7, [r5, #11]
 8003398:	2001      	movs	r0, #1

0800339a <??zcl_report_append_attr_1>:
 800339a:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080033a0 <??DataTable4>:
 80033a0:	0000 0000                                   ....

080033a4 <zcl_cluster_report_check_timeout>:
 80033a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033a8:	0006      	movs	r6, r0
 80033aa:	000f      	movs	r7, r1
 80033ac:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 80033ae:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 80033b2:	4288      	cmp	r0, r1
 80033b4:	d001      	beq.n	80033ba <??zcl_cluster_report_check_timeout_0>
 80033b6:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 80033b8:	e000      	b.n	80033bc <??zcl_cluster_report_check_timeout_1>

080033ba <??zcl_cluster_report_check_timeout_0>:
 80033ba:	2000      	movs	r0, #0

080033bc <??zcl_cluster_report_check_timeout_1>:
 80033bc:	2800      	cmp	r0, #0
 80033be:	d101      	bne.n	80033c4 <??zcl_cluster_report_check_timeout_2>
 80033c0:	2000      	movs	r0, #0
 80033c2:	e042      	b.n	800344a <??zcl_cluster_report_check_timeout_3>

080033c4 <??zcl_cluster_report_check_timeout_2>:
 80033c4:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 80033c6:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 80033ca:	4288      	cmp	r0, r1
 80033cc:	d001      	beq.n	80033d2 <??zcl_cluster_report_check_timeout_4>
 80033ce:	6b35      	ldr	r5, [r6, #48]	@ 0x30
 80033d0:	e000      	b.n	80033d4 <??zcl_cluster_report_check_timeout_5>

080033d2 <??zcl_cluster_report_check_timeout_4>:
 80033d2:	2500      	movs	r5, #0

080033d4 <??zcl_cluster_report_check_timeout_5>:
 80033d4:	2d00      	cmp	r5, #0
 80033d6:	d037      	beq.n	8003448 <??zcl_cluster_report_check_timeout_6>
 80033d8:	46a8      	mov	r8, r5
 80033da:	f8b8 0022 	ldrh.w	r0, [r8, #34]	@ 0x22
 80033de:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80033e2:	4288      	cmp	r0, r1
 80033e4:	d027      	beq.n	8003436 <??zcl_cluster_report_check_timeout_7>

080033e6 <??zcl_cluster_report_check_timeout_8>:
 80033e6:	f8b8 0020 	ldrh.w	r0, [r8, #32]
 80033ea:	2800      	cmp	r0, #0
 80033ec:	d00e      	beq.n	800340c <??zcl_cluster_report_check_timeout_9>
 80033ee:	f8d8 9010 	ldr.w	r9, [r8, #16]
 80033f2:	f8b8 1020 	ldrh.w	r1, [r8, #32]
 80033f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80033fa:	fb00 9901 	mla	r9, r0, r1, r9
 80033fe:	4649      	mov	r1, r9
 8003400:	0038      	movs	r0, r7
 8003402:	f00c fd53 	bl	800feac <ZbTimeoutRemaining>
 8003406:	0004      	movs	r4, r0
 8003408:	2c00      	cmp	r4, #0
 800340a:	d114      	bne.n	8003436 <??zcl_cluster_report_check_timeout_7>

0800340c <??zcl_cluster_report_check_timeout_9>:
 800340c:	f8b8 0022 	ldrh.w	r0, [r8, #34]	@ 0x22
 8003410:	2800      	cmp	r0, #0
 8003412:	d010      	beq.n	8003436 <??zcl_cluster_report_check_timeout_7>

08003414 <??zcl_cluster_report_check_timeout_10>:
 8003414:	f8d8 9010 	ldr.w	r9, [r8, #16]
 8003418:	f8b8 1022 	ldrh.w	r1, [r8, #34]	@ 0x22
 800341c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003420:	fb00 9901 	mla	r9, r0, r1, r9
 8003424:	4649      	mov	r1, r9
 8003426:	0038      	movs	r0, r7
 8003428:	f00c fd40 	bl	800feac <ZbTimeoutRemaining>
 800342c:	0004      	movs	r4, r0
 800342e:	2c00      	cmp	r4, #0
 8003430:	d101      	bne.n	8003436 <??zcl_cluster_report_check_timeout_7>

08003432 <??zcl_cluster_report_check_timeout_11>:
 8003432:	2001      	movs	r0, #1
 8003434:	e009      	b.n	800344a <??zcl_cluster_report_check_timeout_3>

08003436 <??zcl_cluster_report_check_timeout_7>:
 8003436:	6828      	ldr	r0, [r5, #0]
 8003438:	f116 0130 	adds.w	r1, r6, #48	@ 0x30
 800343c:	4288      	cmp	r0, r1
 800343e:	d001      	beq.n	8003444 <??zcl_cluster_report_check_timeout_12>
 8003440:	682d      	ldr	r5, [r5, #0]
 8003442:	e7c7      	b.n	80033d4 <??zcl_cluster_report_check_timeout_5>

08003444 <??zcl_cluster_report_check_timeout_12>:
 8003444:	2500      	movs	r5, #0
 8003446:	e7c5      	b.n	80033d4 <??zcl_cluster_report_check_timeout_5>

08003448 <??zcl_cluster_report_check_timeout_6>:
 8003448:	2000      	movs	r0, #0

0800344a <??zcl_cluster_report_check_timeout_3>:
 800344a:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}
	...

08003450 <zcl_cluster_reports_timer>:
 8003450:	e92d 4ff3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003454:	b081      	sub	sp, #4
 8003456:	ed2d 8b04 	vpush	{d8-d9}
 800345a:	b0b0      	sub	sp, #192	@ 0xc0
 800345c:	9836      	ldr	r0, [sp, #216]	@ 0xd8
 800345e:	9003      	str	r0, [sp, #12]
 8003460:	2000      	movs	r0, #0
 8003462:	9005      	str	r0, [sp, #20]
 8003464:	2000      	movs	r0, #0
 8003466:	9007      	str	r0, [sp, #28]
 8003468:	f8df 08f8 	ldr.w	r0, [pc, #2296]	@ 8003d64 <??DataTable9_4>
 800346c:	9006      	str	r0, [sp, #24]
 800346e:	2000      	movs	r0, #0
 8003470:	f88d 0010 	strb.w	r0, [sp, #16]
 8003474:	f05f 0b00 	movs.w	fp, #0
 8003478:	9803      	ldr	r0, [sp, #12]
 800347a:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800347e:	f88d 000b 	strb.w	r0, [sp, #11]
 8003482:	2000      	movs	r0, #0
 8003484:	f88d 000a 	strb.w	r0, [sp, #10]
 8003488:	2000      	movs	r0, #0
 800348a:	9903      	ldr	r1, [sp, #12]
 800348c:	f881 003d 	strb.w	r0, [r1, #61]	@ 0x3d
 8003490:	2000      	movs	r0, #0
 8003492:	9903      	ldr	r1, [sp, #12]
 8003494:	f881 003c 	strb.w	r0, [r1, #60]	@ 0x3c
 8003498:	9803      	ldr	r0, [sp, #12]
 800349a:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800349c:	9903      	ldr	r1, [sp, #12]
 800349e:	3130      	adds	r1, #48	@ 0x30
 80034a0:	4288      	cmp	r0, r1
 80034a2:	d002      	beq.n	80034aa <??zcl_cluster_reports_timer_1>
 80034a4:	9803      	ldr	r0, [sp, #12]
 80034a6:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80034a8:	e000      	b.n	80034ac <??zcl_cluster_reports_timer_2>

080034aa <??zcl_cluster_reports_timer_1>:
 80034aa:	2000      	movs	r0, #0

080034ac <??zcl_cluster_reports_timer_2>:
 80034ac:	2800      	cmp	r0, #0
 80034ae:	f000 81f7 	beq.w	80038a0 <??zcl_cluster_reports_timer_3>

080034b2 <??zcl_cluster_reports_timer_4>:
 80034b2:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 80034b4:	f00c fd7f 	bl	800ffb6 <ZbZclUptime>
 80034b8:	9009      	str	r0, [sp, #36]	@ 0x24
 80034ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80034bc:	9803      	ldr	r0, [sp, #12]
 80034be:	f7ff ff71 	bl	80033a4 <zcl_cluster_report_check_timeout>
 80034c2:	2800      	cmp	r0, #0
 80034c4:	d004      	beq.n	80034d0 <??zcl_cluster_reports_timer_5>
 80034c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80034c8:	f510 707a 	adds.w	r0, r0, #1000	@ 0x3e8
 80034cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80034ce:	e001      	b.n	80034d4 <??zcl_cluster_reports_timer_6>

080034d0 <??zcl_cluster_reports_timer_5>:
 80034d0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80034d2:	900b      	str	r0, [sp, #44]	@ 0x2c

080034d4 <??zcl_cluster_reports_timer_6>:
 80034d4:	2490      	movs	r4, #144	@ 0x90
 80034d6:	2500      	movs	r5, #0
 80034d8:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 80034dc:	002a      	movs	r2, r5
 80034de:	0021      	movs	r1, r4
 80034e0:	4640      	mov	r0, r8
 80034e2:	f002 fbae 	bl	8005c42 <__aeabi_memset>
 80034e6:	2000      	movs	r0, #0
 80034e8:	4682      	mov	sl, r0
 80034ea:	2000      	movs	r0, #0
 80034ec:	f88d 0008 	strb.w	r0, [sp, #8]
 80034f0:	9803      	ldr	r0, [sp, #12]
 80034f2:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80034f4:	9903      	ldr	r1, [sp, #12]
 80034f6:	3130      	adds	r1, #48	@ 0x30
 80034f8:	4288      	cmp	r0, r1
 80034fa:	d002      	beq.n	8003502 <??zcl_cluster_reports_timer_7>
 80034fc:	9803      	ldr	r0, [sp, #12]
 80034fe:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 8003500:	e000      	b.n	8003504 <??zcl_cluster_reports_timer_8>

08003502 <??zcl_cluster_reports_timer_7>:
 8003502:	2600      	movs	r6, #0

08003504 <??zcl_cluster_reports_timer_8>:
 8003504:	2e00      	cmp	r6, #0
 8003506:	f000 817b 	beq.w	8003800 <??zcl_cluster_reports_timer_9>
 800350a:	f89d 000b 	ldrb.w	r0, [sp, #11]
 800350e:	f88d 0009 	strb.w	r0, [sp, #9]
 8003512:	f8df 0850 	ldr.w	r0, [pc, #2128]	@ 8003d64 <??DataTable9_4>
 8003516:	900a      	str	r0, [sp, #40]	@ 0x28
 8003518:	0037      	movs	r7, r6
 800351a:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 800351c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003520:	4288      	cmp	r0, r1
 8003522:	f000 8164 	beq.w	80037ee <??zcl_cluster_reports_timer_10>

08003526 <??zcl_cluster_reports_timer_11>:
 8003526:	f89d 000b 	ldrb.w	r0, [sp, #11]
 800352a:	2800      	cmp	r0, #0
 800352c:	d116      	bne.n	800355c <??zcl_cluster_reports_timer_12>
 800352e:	8c38      	ldrh	r0, [r7, #32]
 8003530:	2800      	cmp	r0, #0
 8003532:	d013      	beq.n	800355c <??zcl_cluster_reports_timer_12>
 8003534:	693c      	ldr	r4, [r7, #16]
 8003536:	8c39      	ldrh	r1, [r7, #32]
 8003538:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800353c:	fb00 4401 	mla	r4, r0, r1, r4
 8003540:	0021      	movs	r1, r4
 8003542:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8003544:	f00c fcb2 	bl	800feac <ZbTimeoutRemaining>
 8003548:	9008      	str	r0, [sp, #32]
 800354a:	9808      	ldr	r0, [sp, #32]
 800354c:	2800      	cmp	r0, #0
 800354e:	d005      	beq.n	800355c <??zcl_cluster_reports_timer_12>
 8003550:	9908      	ldr	r1, [sp, #32]
 8003552:	9806      	ldr	r0, [sp, #24]
 8003554:	f7ff febe 	bl	80032d4 <zcl_report_check_time>
 8003558:	9006      	str	r0, [sp, #24]
 800355a:	e148      	b.n	80037ee <??zcl_cluster_reports_timer_10>

0800355c <??zcl_cluster_reports_timer_12>:
 800355c:	f89d 000b 	ldrb.w	r0, [sp, #11]
 8003560:	2800      	cmp	r0, #0
 8003562:	d115      	bne.n	8003590 <??zcl_cluster_reports_timer_13>
 8003564:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 8003566:	2800      	cmp	r0, #0
 8003568:	d012      	beq.n	8003590 <??zcl_cluster_reports_timer_13>
 800356a:	693c      	ldr	r4, [r7, #16]
 800356c:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800356e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003572:	fb00 4401 	mla	r4, r0, r1, r4
 8003576:	0021      	movs	r1, r4
 8003578:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800357a:	f00c fc97 	bl	800feac <ZbTimeoutRemaining>
 800357e:	900a      	str	r0, [sp, #40]	@ 0x28
 8003580:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8003582:	2800      	cmp	r0, #0
 8003584:	d104      	bne.n	8003590 <??zcl_cluster_reports_timer_13>
 8003586:	2001      	movs	r0, #1
 8003588:	f88d 0009 	strb.w	r0, [sp, #9]
 800358c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800358e:	6138      	str	r0, [r7, #16]

08003590 <??zcl_cluster_reports_timer_13>:
 8003590:	9803      	ldr	r0, [sp, #12]
 8003592:	8982      	ldrh	r2, [r0, #12]
 8003594:	9803      	ldr	r0, [sp, #12]
 8003596:	7b81      	ldrb	r1, [r0, #14]
 8003598:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 800359a:	f00c fa99 	bl	800fad0 <ZbApsBindSrcExists>
 800359e:	2800      	cmp	r0, #0
 80035a0:	d105      	bne.n	80035ae <??zcl_cluster_reports_timer_14>
 80035a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80035a4:	9806      	ldr	r0, [sp, #24]
 80035a6:	f7ff fe95 	bl	80032d4 <zcl_report_check_time>
 80035aa:	9006      	str	r0, [sp, #24]
 80035ac:	e11f      	b.n	80037ee <??zcl_cluster_reports_timer_10>

080035ae <??zcl_cluster_reports_timer_14>:
 80035ae:	9805      	ldr	r0, [sp, #20]
 80035b0:	2800      	cmp	r0, #0
 80035b2:	d10b      	bne.n	80035cc <??zcl_cluster_reports_timer_15>
 80035b4:	2300      	movs	r3, #0
 80035b6:	a28a      	add	r2, pc, #552	@ (adr r2, 80037e0 <??zcl_cluster_reports_timer_0>)
 80035b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80035bc:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 80035be:	f00c ff37 	bl	8010430 <zb_heap_alloc>
 80035c2:	9005      	str	r0, [sp, #20]
 80035c4:	9805      	ldr	r0, [sp, #20]
 80035c6:	2800      	cmp	r0, #0
 80035c8:	f000 816a 	beq.w	80038a0 <??zcl_cluster_reports_timer_3>

080035cc <??zcl_cluster_reports_timer_15>:
 80035cc:	2000      	movs	r0, #0
 80035ce:	9001      	str	r0, [sp, #4]
 80035d0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80035d4:	9000      	str	r0, [sp, #0]
 80035d6:	9b05      	ldr	r3, [sp, #20]
 80035d8:	f10d 0211 	add.w	r2, sp, #17
 80035dc:	89b9      	ldrh	r1, [r7, #12]
 80035de:	9803      	ldr	r0, [sp, #12]
 80035e0:	f7fd ffc1 	bl	8001566 <ZbZclAttrRead>
 80035e4:	2800      	cmp	r0, #0
 80035e6:	d003      	beq.n	80035f0 <??zcl_cluster_reports_timer_16>
 80035e8:	0038      	movs	r0, r7
 80035ea:	f000 fb0a 	bl	8003c02 <zcl_reporting_disable>
 80035ee:	e094      	b.n	800371a <??zcl_cluster_reports_timer_17>

080035f0 <??zcl_cluster_reports_timer_16>:
 80035f0:	2300      	movs	r3, #0
 80035f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035f6:	9905      	ldr	r1, [sp, #20]
 80035f8:	f89d 0011 	ldrb.w	r0, [sp, #17]
 80035fc:	f7fe fddf 	bl	80021be <ZbZclAttrParseLength>
 8003600:	9007      	str	r0, [sp, #28]
 8003602:	9807      	ldr	r0, [sp, #28]
 8003604:	2800      	cmp	r0, #0
 8003606:	d503      	bpl.n	8003610 <??zcl_cluster_reports_timer_18>
 8003608:	0038      	movs	r0, r7
 800360a:	f000 fafa 	bl	8003c02 <zcl_reporting_disable>
 800360e:	e084      	b.n	800371a <??zcl_cluster_reports_timer_17>

08003610 <??zcl_cluster_reports_timer_18>:
 8003610:	9807      	ldr	r0, [sp, #28]
 8003612:	2800      	cmp	r0, #0
 8003614:	f000 8081 	beq.w	800371a <??zcl_cluster_reports_timer_17>

08003618 <??zcl_cluster_reports_timer_19>:
 8003618:	7bb8      	ldrb	r0, [r7, #14]
 800361a:	2838      	cmp	r0, #56	@ 0x38
 800361c:	db37      	blt.n	800368e <??zcl_cluster_reports_timer_20>
 800361e:	7bb8      	ldrb	r0, [r7, #14]
 8003620:	283b      	cmp	r0, #59	@ 0x3b
 8003622:	da34      	bge.n	800368e <??zcl_cluster_reports_timer_20>
 8003624:	f10d 0201 	add.w	r2, sp, #1
 8003628:	9905      	ldr	r1, [sp, #20]
 800362a:	7bb8      	ldrb	r0, [r7, #14]
 800362c:	f001 ffdd 	bl	80055ea <ZbZclParseFloat>
 8003630:	eeb0 8a40 	vmov.f32	s16, s0
 8003634:	eef0 8a60 	vmov.f32	s17, s1
 8003638:	f89d 0001 	ldrb.w	r0, [sp, #1]
 800363c:	2800      	cmp	r0, #0
 800363e:	d003      	beq.n	8003648 <??zcl_cluster_reports_timer_21>
 8003640:	0038      	movs	r0, r7
 8003642:	f000 fade 	bl	8003c02 <zcl_reporting_disable>
 8003646:	e068      	b.n	800371a <??zcl_cluster_reports_timer_17>

08003648 <??zcl_cluster_reports_timer_21>:
 8003648:	ec51 0b18 	vmov	r0, r1, d8
 800364c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003650:	f002 fba6 	bl	8005da0 <__aeabi_dsub>
 8003654:	ec41 0b19 	vmov	d9, r0, r1
 8003658:	ec51 0b19 	vmov	r0, r1, d9
 800365c:	2200      	movs	r2, #0
 800365e:	2300      	movs	r3, #0
 8003660:	f002 ffb6 	bl	80065d0 <__aeabi_cdcmpeq>
 8003664:	d205      	bcs.n	8003672 <??zcl_cluster_reports_timer_22>
 8003666:	ec51 0b19 	vmov	r0, r1, d9
 800366a:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800366e:	ec41 0b19 	vmov	d9, r0, r1

08003672 <??zcl_cluster_reports_timer_22>:
 8003672:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8003676:	2800      	cmp	r0, #0
 8003678:	d106      	bne.n	8003688 <??zcl_cluster_reports_timer_23>
 800367a:	ec51 0b19 	vmov	r0, r1, d9
 800367e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003682:	f002 ffa5 	bl	80065d0 <__aeabi_cdcmpeq>
 8003686:	d348      	bcc.n	800371a <??zcl_cluster_reports_timer_17>

08003688 <??zcl_cluster_reports_timer_23>:
 8003688:	ed87 8b06 	vstr	d8, [r7, #24]
 800368c:	e040      	b.n	8003710 <??zcl_cluster_reports_timer_24>

0800368e <??zcl_cluster_reports_timer_20>:
 800368e:	7bb8      	ldrb	r0, [r7, #14]
 8003690:	f7fe fe46 	bl	8002320 <ZbZclAttrIsAnalog>
 8003694:	2800      	cmp	r0, #0
 8003696:	d02b      	beq.n	80036f0 <??zcl_cluster_reports_timer_25>
 8003698:	466a      	mov	r2, sp
 800369a:	9905      	ldr	r1, [sp, #20]
 800369c:	7bb8      	ldrb	r0, [r7, #14]
 800369e:	f7fe ff3d 	bl	800251c <ZbZclParseInteger>
 80036a2:	0004      	movs	r4, r0
 80036a4:	000d      	movs	r5, r1
 80036a6:	f89d 0000 	ldrb.w	r0, [sp]
 80036aa:	2800      	cmp	r0, #0
 80036ac:	d003      	beq.n	80036b6 <??zcl_cluster_reports_timer_26>
 80036ae:	0038      	movs	r0, r7
 80036b0:	f000 faa7 	bl	8003c02 <zcl_reporting_disable>
 80036b4:	e031      	b.n	800371a <??zcl_cluster_reports_timer_17>

080036b6 <??zcl_cluster_reports_timer_26>:
 80036b6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80036ba:	ebb4 0800 	subs.w	r8, r4, r0
 80036be:	eb75 0901 	sbcs.w	r9, r5, r1
 80036c2:	f1b9 0f00 	cmp.w	r9, #0
 80036c6:	d503      	bpl.n	80036d0 <??zcl_cluster_reports_timer_27>
 80036c8:	f1d8 0800 	rsbs	r8, r8, #0
 80036cc:	eb79 0949 	sbcs.w	r9, r9, r9, lsl #1

080036d0 <??zcl_cluster_reports_timer_27>:
 80036d0:	f89d 0009 	ldrb.w	r0, [sp, #9]
 80036d4:	2800      	cmp	r0, #0
 80036d6:	d108      	bne.n	80036ea <??zcl_cluster_reports_timer_28>
 80036d8:	4640      	mov	r0, r8
 80036da:	4649      	mov	r1, r9
 80036dc:	f002 fcea 	bl	80060b4 <__aeabi_l2d>
 80036e0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80036e4:	f002 ff74 	bl	80065d0 <__aeabi_cdcmpeq>
 80036e8:	d317      	bcc.n	800371a <??zcl_cluster_reports_timer_17>

080036ea <??zcl_cluster_reports_timer_28>:
 80036ea:	e9c7 4506 	strd	r4, r5, [r7, #24]
 80036ee:	e00f      	b.n	8003710 <??zcl_cluster_reports_timer_24>

080036f0 <??zcl_cluster_reports_timer_25>:
 80036f0:	9a07      	ldr	r2, [sp, #28]
 80036f2:	9905      	ldr	r1, [sp, #20]
 80036f4:	2000      	movs	r0, #0
 80036f6:	f00c feb9 	bl	801046c <WpanCrc>
 80036fa:	0001      	movs	r1, r0
 80036fc:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8003700:	2800      	cmp	r0, #0
 8003702:	d104      	bne.n	800370e <??zcl_cluster_reports_timer_29>
 8003704:	8b38      	ldrh	r0, [r7, #24]
 8003706:	000a      	movs	r2, r1
 8003708:	b292      	uxth	r2, r2
 800370a:	4290      	cmp	r0, r2
 800370c:	d005      	beq.n	800371a <??zcl_cluster_reports_timer_17>

0800370e <??zcl_cluster_reports_timer_29>:
 800370e:	8339      	strh	r1, [r7, #24]

08003710 <??zcl_cluster_reports_timer_24>:
 8003710:	2001      	movs	r0, #1
 8003712:	f88d 0009 	strb.w	r0, [sp, #9]
 8003716:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003718:	6138      	str	r0, [r7, #16]

0800371a <??zcl_cluster_reports_timer_17>:
 800371a:	f89d 0009 	ldrb.w	r0, [sp, #9]
 800371e:	2800      	cmp	r0, #0
 8003720:	d060      	beq.n	80037e4 <??zcl_cluster_reports_timer_30>
 8003722:	9807      	ldr	r0, [sp, #28]
 8003724:	2800      	cmp	r0, #0
 8003726:	d05d      	beq.n	80037e4 <??zcl_cluster_reports_timer_30>
 8003728:	f89d 0010 	ldrb.w	r0, [sp, #16]
 800372c:	1c40      	adds	r0, r0, #1
 800372e:	f88d 0010 	strb.w	r0, [sp, #16]
 8003732:	4650      	mov	r0, sl
 8003734:	b2c0      	uxtb	r0, r0
 8003736:	280c      	cmp	r0, #12
 8003738:	d007      	beq.n	800374a <??zcl_cluster_reports_timer_31>
 800373a:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800373e:	9907      	ldr	r1, [sp, #28]
 8003740:	fa51 f080 	uxtab	r0, r1, r0
 8003744:	1cc0      	adds	r0, r0, #3
 8003746:	2837      	cmp	r0, #55	@ 0x37
 8003748:	d314      	bcc.n	8003774 <??zcl_cluster_reports_timer_32>

0800374a <??zcl_cluster_reports_timer_31>:
 800374a:	465a      	mov	r2, fp
 800374c:	a90c      	add	r1, sp, #48	@ 0x30
 800374e:	9803      	ldr	r0, [sp, #12]
 8003750:	f7ff fca0 	bl	8003094 <zcl_reporting_queue_report>
 8003754:	f11b 0bc8 	adds.w	fp, fp, #200	@ 0xc8
 8003758:	2490      	movs	r4, #144	@ 0x90
 800375a:	2500      	movs	r5, #0
 800375c:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 8003760:	002a      	movs	r2, r5
 8003762:	0021      	movs	r1, r4
 8003764:	4640      	mov	r0, r8
 8003766:	f002 fa6c 	bl	8005c42 <__aeabi_memset>
 800376a:	2000      	movs	r0, #0
 800376c:	4682      	mov	sl, r0
 800376e:	2000      	movs	r0, #0
 8003770:	f88d 0008 	strb.w	r0, [sp, #8]

08003774 <??zcl_cluster_reports_timer_32>:
 8003774:	9807      	ldr	r0, [sp, #28]
 8003776:	9001      	str	r0, [sp, #4]
 8003778:	9805      	ldr	r0, [sp, #20]
 800377a:	9000      	str	r0, [sp, #0]
 800377c:	7bbb      	ldrb	r3, [r7, #14]
 800377e:	89ba      	ldrh	r2, [r7, #12]
 8003780:	a90c      	add	r1, sp, #48	@ 0x30
 8003782:	4654      	mov	r4, sl
 8003784:	b2e4      	uxtb	r4, r4
 8003786:	200c      	movs	r0, #12
 8003788:	4344      	muls	r4, r0
 800378a:	4421      	add	r1, r4
 800378c:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 800378e:	f7ff fdd9 	bl	8003344 <zcl_report_append_attr>
 8003792:	2800      	cmp	r0, #0
 8003794:	d02b      	beq.n	80037ee <??zcl_cluster_reports_timer_10>

08003796 <??zcl_cluster_reports_timer_33>:
 8003796:	f11a 0a01 	adds.w	sl, sl, #1
 800379a:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800379e:	9807      	ldr	r0, [sp, #28]
 80037a0:	1841      	adds	r1, r0, r1
 80037a2:	1cc9      	adds	r1, r1, #3
 80037a4:	f88d 1008 	strb.w	r1, [sp, #8]
 80037a8:	8c38      	ldrh	r0, [r7, #32]
 80037aa:	2800      	cmp	r0, #0
 80037ac:	d005      	beq.n	80037ba <??zcl_cluster_reports_timer_34>
 80037ae:	8c39      	ldrh	r1, [r7, #32]
 80037b0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80037b4:	4341      	muls	r1, r0
 80037b6:	9108      	str	r1, [sp, #32]
 80037b8:	e00b      	b.n	80037d2 <??zcl_cluster_reports_timer_35>

080037ba <??zcl_cluster_reports_timer_34>:
 80037ba:	8c78      	ldrh	r0, [r7, #34]	@ 0x22
 80037bc:	2800      	cmp	r0, #0
 80037be:	d005      	beq.n	80037cc <??zcl_cluster_reports_timer_36>
 80037c0:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 80037c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80037c6:	4341      	muls	r1, r0
 80037c8:	9108      	str	r1, [sp, #32]
 80037ca:	e002      	b.n	80037d2 <??zcl_cluster_reports_timer_35>

080037cc <??zcl_cluster_reports_timer_36>:
 80037cc:	f8df 0594 	ldr.w	r0, [pc, #1428]	@ 8003d64 <??DataTable9_4>
 80037d0:	9008      	str	r0, [sp, #32]

080037d2 <??zcl_cluster_reports_timer_35>:
 80037d2:	9908      	ldr	r1, [sp, #32]
 80037d4:	9806      	ldr	r0, [sp, #24]
 80037d6:	f7ff fd7d 	bl	80032d4 <zcl_report_check_time>
 80037da:	9006      	str	r0, [sp, #24]
 80037dc:	e007      	b.n	80037ee <??zcl_cluster_reports_timer_10>
 80037de:	bf00      	nop

080037e0 <??zcl_cluster_reports_timer_0>:
 80037e0:	0000 0000                                   ....

080037e4 <??zcl_cluster_reports_timer_30>:
 80037e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80037e6:	9806      	ldr	r0, [sp, #24]
 80037e8:	f7ff fd74 	bl	80032d4 <zcl_report_check_time>
 80037ec:	9006      	str	r0, [sp, #24]

080037ee <??zcl_cluster_reports_timer_10>:
 80037ee:	6830      	ldr	r0, [r6, #0]
 80037f0:	9903      	ldr	r1, [sp, #12]
 80037f2:	3130      	adds	r1, #48	@ 0x30
 80037f4:	4288      	cmp	r0, r1
 80037f6:	d001      	beq.n	80037fc <??zcl_cluster_reports_timer_37>
 80037f8:	6836      	ldr	r6, [r6, #0]
 80037fa:	e683      	b.n	8003504 <??zcl_cluster_reports_timer_8>

080037fc <??zcl_cluster_reports_timer_37>:
 80037fc:	2600      	movs	r6, #0
 80037fe:	e681      	b.n	8003504 <??zcl_cluster_reports_timer_8>

08003800 <??zcl_cluster_reports_timer_9>:
 8003800:	9805      	ldr	r0, [sp, #20]
 8003802:	2800      	cmp	r0, #0
 8003804:	d04c      	beq.n	80038a0 <??zcl_cluster_reports_timer_3>
 8003806:	f89d 0010 	ldrb.w	r0, [sp, #16]
 800380a:	2800      	cmp	r0, #0
 800380c:	d042      	beq.n	8003894 <??zcl_cluster_reports_timer_38>
 800380e:	2001      	movs	r0, #1
 8003810:	9007      	str	r0, [sp, #28]
 8003812:	2001      	movs	r0, #1
 8003814:	9905      	ldr	r1, [sp, #20]
 8003816:	7008      	strb	r0, [r1, #0]
 8003818:	4650      	mov	r0, sl
 800381a:	b2c0      	uxtb	r0, r0
 800381c:	280c      	cmp	r0, #12
 800381e:	d007      	beq.n	8003830 <??zcl_cluster_reports_timer_39>
 8003820:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003824:	9907      	ldr	r1, [sp, #28]
 8003826:	fa51 f080 	uxtab	r0, r1, r0
 800382a:	1cc0      	adds	r0, r0, #3
 800382c:	2837      	cmp	r0, #55	@ 0x37
 800382e:	d314      	bcc.n	800385a <??zcl_cluster_reports_timer_40>

08003830 <??zcl_cluster_reports_timer_39>:
 8003830:	465a      	mov	r2, fp
 8003832:	a90c      	add	r1, sp, #48	@ 0x30
 8003834:	9803      	ldr	r0, [sp, #12]
 8003836:	f7ff fc2d 	bl	8003094 <zcl_reporting_queue_report>
 800383a:	f11b 0bc8 	adds.w	fp, fp, #200	@ 0xc8
 800383e:	2490      	movs	r4, #144	@ 0x90
 8003840:	2500      	movs	r5, #0
 8003842:	f10d 0830 	add.w	r8, sp, #48	@ 0x30
 8003846:	002a      	movs	r2, r5
 8003848:	0021      	movs	r1, r4
 800384a:	4640      	mov	r0, r8
 800384c:	f002 f9f9 	bl	8005c42 <__aeabi_memset>
 8003850:	2000      	movs	r0, #0
 8003852:	4682      	mov	sl, r0
 8003854:	2000      	movs	r0, #0
 8003856:	f88d 0008 	strb.w	r0, [sp, #8]

0800385a <??zcl_cluster_reports_timer_40>:
 800385a:	9807      	ldr	r0, [sp, #28]
 800385c:	9001      	str	r0, [sp, #4]
 800385e:	9805      	ldr	r0, [sp, #20]
 8003860:	9000      	str	r0, [sp, #0]
 8003862:	2330      	movs	r3, #48	@ 0x30
 8003864:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003868:	a90c      	add	r1, sp, #48	@ 0x30
 800386a:	4654      	mov	r4, sl
 800386c:	b2e4      	uxtb	r4, r4
 800386e:	200c      	movs	r0, #12
 8003870:	4344      	muls	r4, r0
 8003872:	4421      	add	r1, r4
 8003874:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 8003876:	f7ff fd65 	bl	8003344 <zcl_report_append_attr>
 800387a:	2800      	cmp	r0, #0
 800387c:	d001      	beq.n	8003882 <??zcl_cluster_reports_timer_41>
 800387e:	f11a 0a01 	adds.w	sl, sl, #1

08003882 <??zcl_cluster_reports_timer_41>:
 8003882:	4650      	mov	r0, sl
 8003884:	b2c0      	uxtb	r0, r0
 8003886:	2800      	cmp	r0, #0
 8003888:	d004      	beq.n	8003894 <??zcl_cluster_reports_timer_38>
 800388a:	465a      	mov	r2, fp
 800388c:	a90c      	add	r1, sp, #48	@ 0x30
 800388e:	9803      	ldr	r0, [sp, #12]
 8003890:	f7ff fc00 	bl	8003094 <zcl_reporting_queue_report>

08003894 <??zcl_cluster_reports_timer_38>:
 8003894:	2300      	movs	r3, #0
 8003896:	a2ba      	add	r2, pc, #744	@ (adr r2, 8003b80 <??DataTable7>)
 8003898:	9905      	ldr	r1, [sp, #20]
 800389a:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 800389c:	f00c fdd7 	bl	801044e <zb_heap_free>

080038a0 <??zcl_cluster_reports_timer_3>:
 80038a0:	9806      	ldr	r0, [sp, #24]
 80038a2:	28c8      	cmp	r0, #200	@ 0xc8
 80038a4:	d201      	bcs.n	80038aa <??zcl_cluster_reports_timer_42>
 80038a6:	20c8      	movs	r0, #200	@ 0xc8
 80038a8:	9006      	str	r0, [sp, #24]

080038aa <??zcl_cluster_reports_timer_42>:
 80038aa:	9803      	ldr	r0, [sp, #12]
 80038ac:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 80038ae:	2800      	cmp	r0, #0
 80038b0:	d00c      	beq.n	80038cc <??zcl_cluster_reports_timer_43>
 80038b2:	9803      	ldr	r0, [sp, #12]
 80038b4:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80038b6:	9906      	ldr	r1, [sp, #24]
 80038b8:	9803      	ldr	r0, [sp, #12]
 80038ba:	9b03      	ldr	r3, [sp, #12]
 80038bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038be:	4798      	blx	r3
 80038c0:	2000      	movs	r0, #0
 80038c2:	9903      	ldr	r1, [sp, #12]
 80038c4:	6408      	str	r0, [r1, #64]	@ 0x40
 80038c6:	2000      	movs	r0, #0
 80038c8:	9903      	ldr	r1, [sp, #12]
 80038ca:	6448      	str	r0, [r1, #68]	@ 0x44

080038cc <??zcl_cluster_reports_timer_43>:
 80038cc:	2301      	movs	r3, #1
 80038ce:	f10d 020a 	add.w	r2, sp, #10
 80038d2:	f240 410c 	movw	r1, #1036	@ 0x40c
 80038d6:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 80038d8:	f00c fb58 	bl	800ff8c <ZbNwkGet>
 80038dc:	2800      	cmp	r0, #0
 80038de:	d002      	beq.n	80038e6 <??zcl_cluster_reports_timer_44>
 80038e0:	2000      	movs	r0, #0
 80038e2:	f88d 000a 	strb.w	r0, [sp, #10]

080038e6 <??zcl_cluster_reports_timer_44>:
 80038e6:	f89d 000a 	ldrb.w	r0, [sp, #10]
 80038ea:	2800      	cmp	r0, #0
 80038ec:	d110      	bne.n	8003910 <??zcl_cluster_reports_timer_45>
 80038ee:	9803      	ldr	r0, [sp, #12]
 80038f0:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80038f2:	9903      	ldr	r1, [sp, #12]
 80038f4:	3130      	adds	r1, #48	@ 0x30
 80038f6:	4288      	cmp	r0, r1
 80038f8:	d002      	beq.n	8003900 <??zcl_cluster_reports_timer_46>
 80038fa:	9803      	ldr	r0, [sp, #12]
 80038fc:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80038fe:	e000      	b.n	8003902 <??zcl_cluster_reports_timer_47>

08003900 <??zcl_cluster_reports_timer_46>:
 8003900:	2000      	movs	r0, #0

08003902 <??zcl_cluster_reports_timer_47>:
 8003902:	2800      	cmp	r0, #0
 8003904:	d004      	beq.n	8003910 <??zcl_cluster_reports_timer_45>
 8003906:	9906      	ldr	r1, [sp, #24]
 8003908:	9803      	ldr	r0, [sp, #12]
 800390a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 800390c:	f00c fa9d 	bl	800fe4a <ZbTimerReset>

08003910 <??zcl_cluster_reports_timer_45>:
 8003910:	b030      	add	sp, #192	@ 0xc0
 8003912:	ecbd 8b04 	vpop	{d8-d9}
 8003916:	e8bd 8ff7 	ldmia.w	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800391a <zcl_attr_reporting_check>:
 800391a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800391c:	0005      	movs	r5, r0
 800391e:	000e      	movs	r6, r1
 8003920:	0017      	movs	r7, r2
 8003922:	2000      	movs	r0, #0
 8003924:	f88d 0000 	strb.w	r0, [sp]
 8003928:	2301      	movs	r3, #1
 800392a:	466a      	mov	r2, sp
 800392c:	f240 410c 	movw	r1, #1036	@ 0x40c
 8003930:	68a8      	ldr	r0, [r5, #8]
 8003932:	f00c fb2b 	bl	800ff8c <ZbNwkGet>
 8003936:	2800      	cmp	r0, #0
 8003938:	d002      	beq.n	8003940 <??zcl_attr_reporting_check_0>
 800393a:	2000      	movs	r0, #0
 800393c:	f88d 0000 	strb.w	r0, [sp]

08003940 <??zcl_attr_reporting_check_0>:
 8003940:	f89d 0000 	ldrb.w	r0, [sp]
 8003944:	2800      	cmp	r0, #0
 8003946:	d10d      	bne.n	8003964 <??zcl_attr_reporting_check_1>
 8003948:	003a      	movs	r2, r7
 800394a:	b2d2      	uxtb	r2, r2
 800394c:	0031      	movs	r1, r6
 800394e:	b289      	uxth	r1, r1
 8003950:	0028      	movs	r0, r5
 8003952:	f000 f81a 	bl	800398a <zcl_reporting_find>
 8003956:	0004      	movs	r4, r0
 8003958:	2c00      	cmp	r4, #0
 800395a:	d003      	beq.n	8003964 <??zcl_attr_reporting_check_1>
 800395c:	21c8      	movs	r1, #200	@ 0xc8
 800395e:	0028      	movs	r0, r5
 8003960:	f7ff fcbd 	bl	80032de <zcl_report_kick>

08003964 <??zcl_attr_reporting_check_1>:
 8003964:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08003966 <ZbZclReportCleanup>:
 8003966:	b570      	push	{r4, r5, r6, lr}
 8003968:	0005      	movs	r5, r0

0800396a <??ZbZclReportCleanup_0>:
 800396a:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 800396c:	f115 0130 	adds.w	r1, r5, #48	@ 0x30
 8003970:	4288      	cmp	r0, r1
 8003972:	d001      	beq.n	8003978 <??ZbZclReportCleanup_1>
 8003974:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8003976:	e000      	b.n	800397a <??ZbZclReportCleanup_2>

08003978 <??ZbZclReportCleanup_1>:
 8003978:	2400      	movs	r4, #0

0800397a <??ZbZclReportCleanup_2>:
 800397a:	2c00      	cmp	r4, #0
 800397c:	d004      	beq.n	8003988 <??ZbZclReportCleanup_3>

0800397e <??ZbZclReportCleanup_4>:
 800397e:	0026      	movs	r6, r4
 8003980:	0030      	movs	r0, r6
 8003982:	f000 f8ff 	bl	8003b84 <zcl_reporting_delete>
 8003986:	e7f0      	b.n	800396a <??ZbZclReportCleanup_0>

08003988 <??ZbZclReportCleanup_3>:
 8003988:	bd70      	pop	{r4, r5, r6, pc}

0800398a <zcl_reporting_find>:
 800398a:	b470      	push	{r4, r5, r6}
 800398c:	0004      	movs	r4, r0
 800398e:	000b      	movs	r3, r1
 8003990:	0010      	movs	r0, r2
 8003992:	b2c0      	uxtb	r0, r0
 8003994:	2801      	cmp	r0, #1
 8003996:	d101      	bne.n	800399c <??zcl_reporting_find_0>
 8003998:	2000      	movs	r0, #0
 800399a:	e01c      	b.n	80039d6 <??zcl_reporting_find_1>

0800399c <??zcl_reporting_find_0>:
 800399c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800399e:	f114 0130 	adds.w	r1, r4, #48	@ 0x30
 80039a2:	4288      	cmp	r0, r1
 80039a4:	d001      	beq.n	80039aa <??zcl_reporting_find_2>
 80039a6:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80039a8:	e000      	b.n	80039ac <??zcl_reporting_find_3>

080039aa <??zcl_reporting_find_2>:
 80039aa:	2100      	movs	r1, #0

080039ac <??zcl_reporting_find_3>:
 80039ac:	2900      	cmp	r1, #0
 80039ae:	d011      	beq.n	80039d4 <??zcl_reporting_find_4>
 80039b0:	000d      	movs	r5, r1
 80039b2:	89a8      	ldrh	r0, [r5, #12]
 80039b4:	001e      	movs	r6, r3
 80039b6:	b2b6      	uxth	r6, r6
 80039b8:	42b0      	cmp	r0, r6
 80039ba:	d005      	beq.n	80039c8 <??zcl_reporting_find_5>
 80039bc:	6808      	ldr	r0, [r1, #0]
 80039be:	f114 0630 	adds.w	r6, r4, #48	@ 0x30
 80039c2:	42b0      	cmp	r0, r6
 80039c4:	d004      	beq.n	80039d0 <??zcl_reporting_find_6>
 80039c6:	e001      	b.n	80039cc <??zcl_reporting_find_7>

080039c8 <??zcl_reporting_find_5>:
 80039c8:	0028      	movs	r0, r5
 80039ca:	e004      	b.n	80039d6 <??zcl_reporting_find_1>

080039cc <??zcl_reporting_find_7>:
 80039cc:	6809      	ldr	r1, [r1, #0]
 80039ce:	e7ed      	b.n	80039ac <??zcl_reporting_find_3>

080039d0 <??zcl_reporting_find_6>:
 80039d0:	2100      	movs	r1, #0
 80039d2:	e7eb      	b.n	80039ac <??zcl_reporting_find_3>

080039d4 <??zcl_reporting_find_4>:
 80039d4:	2000      	movs	r0, #0

080039d6 <??zcl_reporting_find_1>:
 80039d6:	bc70      	pop	{r4, r5, r6}
 80039d8:	4770      	bx	lr

080039da <zcl_reporting_stack_event>:
 80039da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039de:	0005      	movs	r5, r0
 80039e0:	000e      	movs	r6, r1
 80039e2:	0017      	movs	r7, r2
 80039e4:	4698      	mov	r8, r3
 80039e6:	46c1      	mov	r9, r8
 80039e8:	f5b6 4f00 	cmp.w	r6, #32768	@ 0x8000
 80039ec:	d001      	beq.n	80039f2 <??zcl_reporting_stack_event_0>
 80039ee:	2000      	movs	r0, #0
 80039f0:	e01b      	b.n	8003a2a <??zcl_reporting_stack_event_1>

080039f2 <??zcl_reporting_stack_event_0>:
 80039f2:	f8d9 0030 	ldr.w	r0, [r9, #48]	@ 0x30
 80039f6:	f119 0130 	adds.w	r1, r9, #48	@ 0x30
 80039fa:	4288      	cmp	r0, r1
 80039fc:	d002      	beq.n	8003a04 <??zcl_reporting_stack_event_2>
 80039fe:	f8d9 4030 	ldr.w	r4, [r9, #48]	@ 0x30
 8003a02:	e000      	b.n	8003a06 <??zcl_reporting_stack_event_3>

08003a04 <??zcl_reporting_stack_event_2>:
 8003a04:	2400      	movs	r4, #0

08003a06 <??zcl_reporting_stack_event_3>:
 8003a06:	2c00      	cmp	r4, #0
 8003a08:	d00e      	beq.n	8003a28 <??zcl_reporting_stack_event_4>
 8003a0a:	46a2      	mov	sl, r4
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	4651      	mov	r1, sl
 8003a10:	0028      	movs	r0, r5
 8003a12:	f000 f947 	bl	8003ca4 <zcl_reporting_reset_defaults>
 8003a16:	6820      	ldr	r0, [r4, #0]
 8003a18:	f119 0130 	adds.w	r1, r9, #48	@ 0x30
 8003a1c:	4288      	cmp	r0, r1
 8003a1e:	d001      	beq.n	8003a24 <??zcl_reporting_stack_event_5>
 8003a20:	6824      	ldr	r4, [r4, #0]
 8003a22:	e7f0      	b.n	8003a06 <??zcl_reporting_stack_event_3>

08003a24 <??zcl_reporting_stack_event_5>:
 8003a24:	2400      	movs	r4, #0
 8003a26:	e7ee      	b.n	8003a06 <??zcl_reporting_stack_event_3>

08003a28 <??zcl_reporting_stack_event_4>:
 8003a28:	2000      	movs	r0, #0

08003a2a <??zcl_reporting_stack_event_1>:
 8003a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003a2e <zcl_reporting_save_curr_val>:
 8003a2e:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 8003a32:	0005      	movs	r5, r0
 8003a34:	000e      	movs	r6, r1
 8003a36:	68af      	ldr	r7, [r5, #8]
 8003a38:	f20f 1944 	addw	r9, pc, #324	@ 0x144
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	464a      	mov	r2, r9
 8003a40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003a44:	0038      	movs	r0, r7
 8003a46:	f00c fcf3 	bl	8010430 <zb_heap_alloc>
 8003a4a:	0004      	movs	r4, r0
 8003a4c:	2c00      	cmp	r4, #0
 8003a4e:	d101      	bne.n	8003a54 <??zcl_reporting_save_curr_val_0>
 8003a50:	2089      	movs	r0, #137	@ 0x89
 8003a52:	e05d      	b.n	8003b10 <??zcl_reporting_save_curr_val_1>

08003a54 <??zcl_reporting_save_curr_val_0>:
 8003a54:	2001      	movs	r0, #1
 8003a56:	9001      	str	r0, [sp, #4]
 8003a58:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003a5c:	9000      	str	r0, [sp, #0]
 8003a5e:	0023      	movs	r3, r4
 8003a60:	f10d 0209 	add.w	r2, sp, #9
 8003a64:	89b1      	ldrh	r1, [r6, #12]
 8003a66:	0028      	movs	r0, r5
 8003a68:	f7fd fd7d 	bl	8001566 <ZbZclAttrRead>
 8003a6c:	f88d 0008 	strb.w	r0, [sp, #8]
 8003a70:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003a74:	2800      	cmp	r0, #0
 8003a76:	d002      	beq.n	8003a7e <??zcl_reporting_save_curr_val_2>
 8003a78:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003a7c:	e048      	b.n	8003b10 <??zcl_reporting_save_curr_val_1>

08003a7e <??zcl_reporting_save_curr_val_2>:
 8003a7e:	7bb0      	ldrb	r0, [r6, #14]
 8003a80:	f89d 1009 	ldrb.w	r1, [sp, #9]
 8003a84:	4288      	cmp	r0, r1
 8003a86:	d001      	beq.n	8003a8c <??zcl_reporting_save_curr_val_3>
 8003a88:	208d      	movs	r0, #141	@ 0x8d
 8003a8a:	e041      	b.n	8003b10 <??zcl_reporting_save_curr_val_1>

08003a8c <??zcl_reporting_save_curr_val_3>:
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a92:	0021      	movs	r1, r4
 8003a94:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8003a98:	f7fe fb91 	bl	80021be <ZbZclAttrParseLength>
 8003a9c:	4680      	mov	r8, r0
 8003a9e:	f1b8 0f00 	cmp.w	r8, #0
 8003aa2:	d501      	bpl.n	8003aa8 <??zcl_reporting_save_curr_val_4>
 8003aa4:	2089      	movs	r0, #137	@ 0x89
 8003aa6:	e033      	b.n	8003b10 <??zcl_reporting_save_curr_val_1>

08003aa8 <??zcl_reporting_save_curr_val_4>:
 8003aa8:	7bb0      	ldrb	r0, [r6, #14]
 8003aaa:	f7fe fc39 	bl	8002320 <ZbZclAttrIsAnalog>
 8003aae:	2800      	cmp	r0, #0
 8003ab0:	d106      	bne.n	8003ac0 <??zcl_reporting_save_curr_val_5>
 8003ab2:	4642      	mov	r2, r8
 8003ab4:	0021      	movs	r1, r4
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	f00c fcd8 	bl	801046c <WpanCrc>
 8003abc:	8330      	strh	r0, [r6, #24]
 8003abe:	e020      	b.n	8003b02 <??zcl_reporting_save_curr_val_6>

08003ac0 <??zcl_reporting_save_curr_val_5>:
 8003ac0:	7bb0      	ldrb	r0, [r6, #14]
 8003ac2:	f002 f8b1 	bl	8005c28 <ZbZclAttrIsFloat>
 8003ac6:	2800      	cmp	r0, #0
 8003ac8:	d00d      	beq.n	8003ae6 <??zcl_reporting_save_curr_val_7>
 8003aca:	aa02      	add	r2, sp, #8
 8003acc:	0021      	movs	r1, r4
 8003ace:	7bb0      	ldrb	r0, [r6, #14]
 8003ad0:	f001 fd8b 	bl	80055ea <ZbZclParseFloat>
 8003ad4:	ed86 0b06 	vstr	d0, [r6, #24]
 8003ad8:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003adc:	2800      	cmp	r0, #0
 8003ade:	d010      	beq.n	8003b02 <??zcl_reporting_save_curr_val_6>
 8003ae0:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003ae4:	e014      	b.n	8003b10 <??zcl_reporting_save_curr_val_1>

08003ae6 <??zcl_reporting_save_curr_val_7>:
 8003ae6:	aa02      	add	r2, sp, #8
 8003ae8:	0021      	movs	r1, r4
 8003aea:	7bb0      	ldrb	r0, [r6, #14]
 8003aec:	f7fe fd16 	bl	800251c <ZbZclParseInteger>
 8003af0:	e9c6 0106 	strd	r0, r1, [r6, #24]
 8003af4:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003af8:	2800      	cmp	r0, #0
 8003afa:	d002      	beq.n	8003b02 <??zcl_reporting_save_curr_val_6>
 8003afc:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8003b00:	e006      	b.n	8003b10 <??zcl_reporting_save_curr_val_1>

08003b02 <??zcl_reporting_save_curr_val_6>:
 8003b02:	2300      	movs	r3, #0
 8003b04:	464a      	mov	r2, r9
 8003b06:	0021      	movs	r1, r4
 8003b08:	0038      	movs	r0, r7
 8003b0a:	f00c fca0 	bl	801044e <zb_heap_free>
 8003b0e:	2000      	movs	r0, #0

08003b10 <??zcl_reporting_save_curr_val_1>:
 8003b10:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}

08003b14 <zcl_reporting_create_new>:
 8003b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b18:	0006      	movs	r6, r0
 8003b1a:	000f      	movs	r7, r1
 8003b1c:	f8d6 8008 	ldr.w	r8, [r6, #8]
 8003b20:	2200      	movs	r2, #0
 8003b22:	89b9      	ldrh	r1, [r7, #12]
 8003b24:	0030      	movs	r0, r6
 8003b26:	f7ff ff30 	bl	800398a <zcl_reporting_find>
 8003b2a:	0004      	movs	r4, r0
 8003b2c:	2c00      	cmp	r4, #0
 8003b2e:	d001      	beq.n	8003b34 <??zcl_reporting_create_new_0>
 8003b30:	0020      	movs	r0, r4
 8003b32:	e023      	b.n	8003b7c <??zcl_reporting_create_new_1>

08003b34 <??zcl_reporting_create_new_0>:
 8003b34:	2300      	movs	r3, #0
 8003b36:	a212      	add	r2, pc, #72	@ (adr r2, 8003b80 <??DataTable7>)
 8003b38:	2138      	movs	r1, #56	@ 0x38
 8003b3a:	4640      	mov	r0, r8
 8003b3c:	f00c fc78 	bl	8010430 <zb_heap_alloc>
 8003b40:	0005      	movs	r5, r0
 8003b42:	2d00      	cmp	r5, #0
 8003b44:	d101      	bne.n	8003b4a <??zcl_reporting_create_new_2>
 8003b46:	2000      	movs	r0, #0
 8003b48:	e018      	b.n	8003b7c <??zcl_reporting_create_new_1>

08003b4a <??zcl_reporting_create_new_2>:
 8003b4a:	2438      	movs	r4, #56	@ 0x38
 8003b4c:	46b9      	mov	r9, r7
 8003b4e:	46aa      	mov	sl, r5
 8003b50:	0022      	movs	r2, r4
 8003b52:	4649      	mov	r1, r9
 8003b54:	4650      	mov	r0, sl
 8003b56:	f00f fedc 	bl	8013912 <__aeabi_memcpy>
 8003b5a:	602d      	str	r5, [r5, #0]
 8003b5c:	606d      	str	r5, [r5, #4]
 8003b5e:	f116 0030 	adds.w	r0, r6, #48	@ 0x30
 8003b62:	6028      	str	r0, [r5, #0]
 8003b64:	6b70      	ldr	r0, [r6, #52]	@ 0x34
 8003b66:	6068      	str	r0, [r5, #4]
 8003b68:	6828      	ldr	r0, [r5, #0]
 8003b6a:	6045      	str	r5, [r0, #4]
 8003b6c:	6868      	ldr	r0, [r5, #4]
 8003b6e:	6005      	str	r5, [r0, #0]
 8003b70:	2201      	movs	r2, #1
 8003b72:	0029      	movs	r1, r5
 8003b74:	4640      	mov	r0, r8
 8003b76:	f000 f895 	bl	8003ca4 <zcl_reporting_reset_defaults>
 8003b7a:	0028      	movs	r0, r5

08003b7c <??zcl_reporting_create_new_1>:
 8003b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003b80 <??DataTable7>:
 8003b80:	0000 0000                                   ....

08003b84 <zcl_reporting_delete>:
 8003b84:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8003b86:	0004      	movs	r4, r0
 8003b88:	68a5      	ldr	r5, [r4, #8]
 8003b8a:	68ae      	ldr	r6, [r5, #8]
 8003b8c:	2000      	movs	r0, #0
 8003b8e:	f88d 0000 	strb.w	r0, [sp]
 8003b92:	6860      	ldr	r0, [r4, #4]
 8003b94:	6821      	ldr	r1, [r4, #0]
 8003b96:	6048      	str	r0, [r1, #4]
 8003b98:	6820      	ldr	r0, [r4, #0]
 8003b9a:	6861      	ldr	r1, [r4, #4]
 8003b9c:	6008      	str	r0, [r1, #0]
 8003b9e:	6024      	str	r4, [r4, #0]
 8003ba0:	6064      	str	r4, [r4, #4]
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	a26c      	add	r2, pc, #432	@ (adr r2, 8003d58 <??DataTable9_1>)
 8003ba6:	0021      	movs	r1, r4
 8003ba8:	0030      	movs	r0, r6
 8003baa:	f00c fc50 	bl	801044e <zb_heap_free>
 8003bae:	2301      	movs	r3, #1
 8003bb0:	466a      	mov	r2, sp
 8003bb2:	f240 410c 	movw	r1, #1036	@ 0x40c
 8003bb6:	0030      	movs	r0, r6
 8003bb8:	f00c f9e8 	bl	800ff8c <ZbNwkGet>
 8003bbc:	2800      	cmp	r0, #0
 8003bbe:	d002      	beq.n	8003bc6 <??zcl_reporting_delete_0>
 8003bc0:	2000      	movs	r0, #0
 8003bc2:	f88d 0000 	strb.w	r0, [sp]

08003bc6 <??zcl_reporting_delete_0>:
 8003bc6:	f89d 0000 	ldrb.w	r0, [sp]
 8003bca:	2800      	cmp	r0, #0
 8003bcc:	d103      	bne.n	8003bd6 <??zcl_reporting_delete_1>
 8003bce:	21c8      	movs	r1, #200	@ 0xc8
 8003bd0:	0028      	movs	r0, r5
 8003bd2:	f7ff fb84 	bl	80032de <zcl_report_kick>

08003bd6 <??zcl_reporting_delete_1>:
 8003bd6:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08003bd8 <zcl_cluster_attr_report_delete>:
 8003bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bda:	0005      	movs	r5, r0
 8003bdc:	000e      	movs	r6, r1
 8003bde:	0017      	movs	r7, r2
 8003be0:	003a      	movs	r2, r7
 8003be2:	b2d2      	uxtb	r2, r2
 8003be4:	0031      	movs	r1, r6
 8003be6:	b289      	uxth	r1, r1
 8003be8:	0028      	movs	r0, r5
 8003bea:	f7ff fece 	bl	800398a <zcl_reporting_find>
 8003bee:	0004      	movs	r4, r0
 8003bf0:	2c00      	cmp	r4, #0
 8003bf2:	d101      	bne.n	8003bf8 <??zcl_cluster_attr_report_delete_0>
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	e003      	b.n	8003c00 <??zcl_cluster_attr_report_delete_1>

08003bf8 <??zcl_cluster_attr_report_delete_0>:
 8003bf8:	0020      	movs	r0, r4
 8003bfa:	f7ff ffc3 	bl	8003b84 <zcl_reporting_delete>
 8003bfe:	2001      	movs	r0, #1

08003c00 <??zcl_cluster_attr_report_delete_1>:
 8003c00:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08003c02 <zcl_reporting_disable>:
 8003c02:	b538      	push	{r3, r4, r5, lr}
 8003c04:	0004      	movs	r4, r0
 8003c06:	68a0      	ldr	r0, [r4, #8]
 8003c08:	6885      	ldr	r5, [r0, #8]
 8003c0a:	2000      	movs	r0, #0
 8003c0c:	f88d 0000 	strb.w	r0, [sp]
 8003c10:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003c14:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003c16:	2000      	movs	r0, #0
 8003c18:	8420      	strh	r0, [r4, #32]
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	466a      	mov	r2, sp
 8003c1e:	f240 410c 	movw	r1, #1036	@ 0x40c
 8003c22:	0028      	movs	r0, r5
 8003c24:	f00c f9b2 	bl	800ff8c <ZbNwkGet>
 8003c28:	2800      	cmp	r0, #0
 8003c2a:	d002      	beq.n	8003c32 <??zcl_reporting_disable_0>
 8003c2c:	2000      	movs	r0, #0
 8003c2e:	f88d 0000 	strb.w	r0, [sp]

08003c32 <??zcl_reporting_disable_0>:
 8003c32:	f89d 0000 	ldrb.w	r0, [sp]
 8003c36:	2800      	cmp	r0, #0
 8003c38:	d103      	bne.n	8003c42 <??zcl_reporting_disable_1>
 8003c3a:	21c8      	movs	r1, #200	@ 0xc8
 8003c3c:	68a0      	ldr	r0, [r4, #8]
 8003c3e:	f7ff fb4e 	bl	80032de <zcl_report_kick>

08003c42 <??zcl_reporting_disable_1>:
 8003c42:	bd31      	pop	{r0, r4, r5, pc}

08003c44 <zcl_reporting_check_default_intvl>:
 8003c44:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003c48:	880a      	ldrh	r2, [r1, #0]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d00e      	beq.n	8003c6c <??zcl_reporting_check_default_intvl_0>
 8003c4e:	880a      	ldrh	r2, [r1, #0]
 8003c50:	2a00      	cmp	r2, #0
 8003c52:	d00b      	beq.n	8003c6c <??zcl_reporting_check_default_intvl_0>
 8003c54:	880a      	ldrh	r2, [r1, #0]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d102      	bne.n	8003c60 <??zcl_reporting_check_default_intvl_1>
 8003c5a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003c5e:	800a      	strh	r2, [r1, #0]

08003c60 <??zcl_reporting_check_default_intvl_1>:
 8003c60:	880a      	ldrh	r2, [r1, #0]
 8003c62:	8803      	ldrh	r3, [r0, #0]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d201      	bcs.n	8003c6c <??zcl_reporting_check_default_intvl_0>
 8003c68:	2200      	movs	r2, #0
 8003c6a:	8002      	strh	r2, [r0, #0]

08003c6c <??zcl_reporting_check_default_intvl_0>:
 8003c6c:	4770      	bx	lr

08003c6e <zcl_reporting_config_attr_defaults>:
 8003c6e:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8003c70:	0004      	movs	r4, r0
 8003c72:	000d      	movs	r5, r1
 8003c74:	0016      	movs	r6, r2
 8003c76:	8aa8      	ldrh	r0, [r5, #20]
 8003c78:	f8ad 0002 	strh.w	r0, [sp, #2]
 8003c7c:	8ae8      	ldrh	r0, [r5, #22]
 8003c7e:	f8ad 0000 	strh.w	r0, [sp]
 8003c82:	4669      	mov	r1, sp
 8003c84:	f10d 0002 	add.w	r0, sp, #2
 8003c88:	f7ff ffdc 	bl	8003c44 <zcl_reporting_check_default_intvl>
 8003c8c:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8003c90:	84b0      	strh	r0, [r6, #36]	@ 0x24
 8003c92:	f8bd 0000 	ldrh.w	r0, [sp]
 8003c96:	84f0      	strh	r0, [r6, #38]	@ 0x26
 8003c98:	2200      	movs	r2, #0
 8003c9a:	0031      	movs	r1, r6
 8003c9c:	0020      	movs	r0, r4
 8003c9e:	f000 f801 	bl	8003ca4 <zcl_reporting_reset_defaults>
 8003ca2:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08003ca4 <zcl_reporting_reset_defaults>:
 8003ca4:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8003ca6:	0004      	movs	r4, r0
 8003ca8:	000d      	movs	r5, r1
 8003caa:	0016      	movs	r6, r2
 8003cac:	8ca8      	ldrh	r0, [r5, #36]	@ 0x24
 8003cae:	8428      	strh	r0, [r5, #32]
 8003cb0:	8ce8      	ldrh	r0, [r5, #38]	@ 0x26
 8003cb2:	8468      	strh	r0, [r5, #34]	@ 0x22
 8003cb4:	8c28      	ldrh	r0, [r5, #32]
 8003cb6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003cba:	4288      	cmp	r0, r1
 8003cbc:	d106      	bne.n	8003ccc <??zcl_reporting_reset_defaults_0>
 8003cbe:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 8003cc0:	2800      	cmp	r0, #0
 8003cc2:	d103      	bne.n	8003ccc <??zcl_reporting_reset_defaults_0>
 8003cc4:	203d      	movs	r0, #61	@ 0x3d
 8003cc6:	8468      	strh	r0, [r5, #34]	@ 0x22
 8003cc8:	2000      	movs	r0, #0
 8003cca:	8428      	strh	r0, [r5, #32]

08003ccc <??zcl_reporting_reset_defaults_0>:
 8003ccc:	ed95 0b0c 	vldr	d0, [r5, #48]	@ 0x30
 8003cd0:	ed85 0b0a 	vstr	d0, [r5, #40]	@ 0x28
 8003cd4:	0020      	movs	r0, r4
 8003cd6:	f00c f96e 	bl	800ffb6 <ZbZclUptime>
 8003cda:	6128      	str	r0, [r5, #16]
 8003cdc:	0030      	movs	r0, r6
 8003cde:	b2c0      	uxtb	r0, r0
 8003ce0:	2800      	cmp	r0, #0
 8003ce2:	d013      	beq.n	8003d0c <??zcl_reporting_reset_defaults_1>
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	466a      	mov	r2, sp
 8003ce8:	f240 410c 	movw	r1, #1036	@ 0x40c
 8003cec:	0020      	movs	r0, r4
 8003cee:	f00c f94d 	bl	800ff8c <ZbNwkGet>
 8003cf2:	2800      	cmp	r0, #0
 8003cf4:	d002      	beq.n	8003cfc <??zcl_reporting_reset_defaults_2>
 8003cf6:	2000      	movs	r0, #0
 8003cf8:	f88d 0000 	strb.w	r0, [sp]

08003cfc <??zcl_reporting_reset_defaults_2>:
 8003cfc:	f89d 0000 	ldrb.w	r0, [sp]
 8003d00:	2800      	cmp	r0, #0
 8003d02:	d103      	bne.n	8003d0c <??zcl_reporting_reset_defaults_1>
 8003d04:	21c8      	movs	r1, #200	@ 0xc8
 8003d06:	68a8      	ldr	r0, [r5, #8]
 8003d08:	f7ff fae9 	bl	80032de <zcl_report_kick>

08003d0c <??zcl_reporting_reset_defaults_1>:
 8003d0c:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08003d0e <zcl_reporting_epsilon_default>:
 8003d0e:	b538      	push	{r3, r4, r5, lr}
 8003d10:	0004      	movs	r4, r0
 8003d12:	000d      	movs	r5, r1
 8003d14:	0028      	movs	r0, r5
 8003d16:	b2c0      	uxtb	r0, r0
 8003d18:	2838      	cmp	r0, #56	@ 0x38
 8003d1a:	db09      	blt.n	8003d30 <??zcl_reporting_epsilon_default_0>
 8003d1c:	0028      	movs	r0, r5
 8003d1e:	b2c0      	uxtb	r0, r0
 8003d20:	283b      	cmp	r0, #59	@ 0x3b
 8003d22:	da05      	bge.n	8003d30 <??zcl_reporting_epsilon_default_0>
 8003d24:	2000      	movs	r0, #0
 8003d26:	f8df 1be8 	ldr.w	r1, [pc, #3048]	@ 8004910 <??DataTable11>
 8003d2a:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28
 8003d2e:	e00f      	b.n	8003d50 <??zcl_reporting_epsilon_default_1>

08003d30 <??zcl_reporting_epsilon_default_0>:
 8003d30:	0028      	movs	r0, r5
 8003d32:	b2c0      	uxtb	r0, r0
 8003d34:	f7fe faf4 	bl	8002320 <ZbZclAttrIsAnalog>
 8003d38:	2800      	cmp	r0, #0
 8003d3a:	d005      	beq.n	8003d48 <??zcl_reporting_epsilon_default_2>
 8003d3c:	2000      	movs	r0, #0
 8003d3e:	f8df 1bd0 	ldr.w	r1, [pc, #3024]	@ 8004910 <??DataTable11>
 8003d42:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28
 8003d46:	e003      	b.n	8003d50 <??zcl_reporting_epsilon_default_1>

08003d48 <??zcl_reporting_epsilon_default_2>:
 8003d48:	2000      	movs	r0, #0
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08003d50 <??zcl_reporting_epsilon_default_1>:
 8003d50:	bd31      	pop	{r0, r4, r5, pc}
	...

08003d54 <??DataTable9>:
 8003d54:	306d 0800                                   m0..

08003d58 <??DataTable9_1>:
 8003d58:	0000 0000                                   ....

08003d5c <??DataTable9_2>:
 8003d5c:	0018 2000                                   ... 

08003d60 <??DataTable9_3>:
 8003d60:	3059 0800                                   Y0..

08003d64 <??DataTable9_4>:
 8003d64:	ee80 0036                                   ..6.

08003d68 <zcl_reporting_epsilon_check>:
 8003d68:	b510      	push	{r4, lr}
 8003d6a:	0004      	movs	r4, r0
 8003d6c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8003d70:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003d72:	4281      	cmp	r1, r0
 8003d74:	d101      	bne.n	8003d7a <??zcl_reporting_epsilon_check_0>
 8003d76:	2001      	movs	r0, #1
 8003d78:	e049      	b.n	8003e0e <??zcl_reporting_epsilon_check_1>

08003d7a <??zcl_reporting_epsilon_check_0>:
 8003d7a:	8c21      	ldrh	r1, [r4, #32]
 8003d7c:	4281      	cmp	r1, r0
 8003d7e:	d104      	bne.n	8003d8a <??zcl_reporting_epsilon_check_2>
 8003d80:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8003d82:	2800      	cmp	r0, #0
 8003d84:	d101      	bne.n	8003d8a <??zcl_reporting_epsilon_check_2>
 8003d86:	2001      	movs	r0, #1
 8003d88:	e041      	b.n	8003e0e <??zcl_reporting_epsilon_check_1>

08003d8a <??zcl_reporting_epsilon_check_2>:
 8003d8a:	7ba0      	ldrb	r0, [r4, #14]
 8003d8c:	2838      	cmp	r0, #56	@ 0x38
 8003d8e:	db1d      	blt.n	8003dcc <??zcl_reporting_epsilon_check_3>
 8003d90:	7ba0      	ldrb	r0, [r4, #14]
 8003d92:	283b      	cmp	r0, #59	@ 0x3b
 8003d94:	da1a      	bge.n	8003dcc <??zcl_reporting_epsilon_check_3>
 8003d96:	8c20      	ldrh	r0, [r4, #32]
 8003d98:	2800      	cmp	r0, #0
 8003d9a:	d108      	bne.n	8003dae <??zcl_reporting_epsilon_check_4>
 8003d9c:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8003da0:	2200      	movs	r2, #0
 8003da2:	2300      	movs	r3, #0
 8003da4:	f002 fc14 	bl	80065d0 <__aeabi_cdcmpeq>
 8003da8:	d101      	bne.n	8003dae <??zcl_reporting_epsilon_check_4>
 8003daa:	2000      	movs	r0, #0
 8003dac:	e02f      	b.n	8003e0e <??zcl_reporting_epsilon_check_1>

08003dae <??zcl_reporting_epsilon_check_4>:
 8003dae:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8003db2:	2200      	movs	r2, #0
 8003db4:	2300      	movs	r3, #0
 8003db6:	f002 fc0b 	bl	80065d0 <__aeabi_cdcmpeq>
 8003dba:	d205      	bcs.n	8003dc8 <??zcl_reporting_epsilon_check_5>
 8003dbc:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8003dc0:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8003dc4:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08003dc8 <??zcl_reporting_epsilon_check_5>:
 8003dc8:	2001      	movs	r0, #1
 8003dca:	e020      	b.n	8003e0e <??zcl_reporting_epsilon_check_1>

08003dcc <??zcl_reporting_epsilon_check_3>:
 8003dcc:	7ba0      	ldrb	r0, [r4, #14]
 8003dce:	f7fe faa7 	bl	8002320 <ZbZclAttrIsAnalog>
 8003dd2:	2800      	cmp	r0, #0
 8003dd4:	d01a      	beq.n	8003e0c <??zcl_reporting_epsilon_check_6>
 8003dd6:	8c20      	ldrh	r0, [r4, #32]
 8003dd8:	2800      	cmp	r0, #0
 8003dda:	d108      	bne.n	8003dee <??zcl_reporting_epsilon_check_7>
 8003ddc:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8003de0:	2200      	movs	r2, #0
 8003de2:	2300      	movs	r3, #0
 8003de4:	f002 fbf4 	bl	80065d0 <__aeabi_cdcmpeq>
 8003de8:	d101      	bne.n	8003dee <??zcl_reporting_epsilon_check_7>
 8003dea:	2000      	movs	r0, #0
 8003dec:	e00f      	b.n	8003e0e <??zcl_reporting_epsilon_check_1>

08003dee <??zcl_reporting_epsilon_check_7>:
 8003dee:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8003df2:	2200      	movs	r2, #0
 8003df4:	2300      	movs	r3, #0
 8003df6:	f002 fbeb 	bl	80065d0 <__aeabi_cdcmpeq>
 8003dfa:	d205      	bcs.n	8003e08 <??zcl_reporting_epsilon_check_8>
 8003dfc:	e9d4 010a 	ldrd	r0, r1, [r4, #40]	@ 0x28
 8003e00:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8003e04:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28

08003e08 <??zcl_reporting_epsilon_check_8>:
 8003e08:	2001      	movs	r0, #1
 8003e0a:	e000      	b.n	8003e0e <??zcl_reporting_epsilon_check_1>

08003e0c <??zcl_reporting_epsilon_check_6>:
 8003e0c:	2001      	movs	r0, #1

08003e0e <??zcl_reporting_epsilon_check_1>:
 8003e0e:	bd10      	pop	{r4, pc}

08003e10 <zcl_reporting_create_default_reports>:
 8003e10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e14:	b090      	sub	sp, #64	@ 0x40
 8003e16:	0005      	movs	r5, r0
 8003e18:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8003e1a:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8003e1e:	4288      	cmp	r0, r1
 8003e20:	d001      	beq.n	8003e26 <??zcl_reporting_create_default_reports_0>
 8003e22:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 8003e24:	e000      	b.n	8003e28 <??zcl_reporting_create_default_reports_1>

08003e26 <??zcl_reporting_create_default_reports_0>:
 8003e26:	2400      	movs	r4, #0

08003e28 <??zcl_reporting_create_default_reports_1>:
 8003e28:	2c00      	cmp	r4, #0
 8003e2a:	d054      	beq.n	8003ed6 <??zcl_reporting_create_default_reports_2>
 8003e2c:	0026      	movs	r6, r4
 8003e2e:	68b0      	ldr	r0, [r6, #8]
 8003e30:	7900      	ldrb	r0, [r0, #4]
 8003e32:	0780      	lsls	r0, r0, #30
 8003e34:	d546      	bpl.n	8003ec4 <??zcl_reporting_create_default_reports_3>

08003e36 <??zcl_reporting_create_default_reports_4>:
 8003e36:	2200      	movs	r2, #0
 8003e38:	68b0      	ldr	r0, [r6, #8]
 8003e3a:	8801      	ldrh	r1, [r0, #0]
 8003e3c:	0028      	movs	r0, r5
 8003e3e:	f7ff fda4 	bl	800398a <zcl_reporting_find>
 8003e42:	9001      	str	r0, [sp, #4]
 8003e44:	9801      	ldr	r0, [sp, #4]
 8003e46:	2800      	cmp	r0, #0
 8003e48:	d13c      	bne.n	8003ec4 <??zcl_reporting_create_default_reports_3>

08003e4a <??zcl_reporting_create_default_reports_5>:
 8003e4a:	2738      	movs	r7, #56	@ 0x38
 8003e4c:	f05f 0800 	movs.w	r8, #0
 8003e50:	f10d 0908 	add.w	r9, sp, #8
 8003e54:	4642      	mov	r2, r8
 8003e56:	0039      	movs	r1, r7
 8003e58:	4648      	mov	r0, r9
 8003e5a:	f001 fef2 	bl	8005c42 <__aeabi_memset>
 8003e5e:	68b0      	ldr	r0, [r6, #8]
 8003e60:	8800      	ldrh	r0, [r0, #0]
 8003e62:	f8ad 0014 	strh.w	r0, [sp, #20]
 8003e66:	9504      	str	r5, [sp, #16]
 8003e68:	68b0      	ldr	r0, [r6, #8]
 8003e6a:	7880      	ldrb	r0, [r0, #2]
 8003e6c:	f88d 0016 	strb.w	r0, [sp, #22]
 8003e70:	68b0      	ldr	r0, [r6, #8]
 8003e72:	7881      	ldrb	r1, [r0, #2]
 8003e74:	a802      	add	r0, sp, #8
 8003e76:	f7ff ff4a 	bl	8003d0e <zcl_reporting_epsilon_default>
 8003e7a:	f05f 0908 	movs.w	r9, #8
 8003e7e:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8003e82:	f10d 0b38 	add.w	fp, sp, #56	@ 0x38
 8003e86:	464a      	mov	r2, r9
 8003e88:	4651      	mov	r1, sl
 8003e8a:	4658      	mov	r0, fp
 8003e8c:	f00f fd41 	bl	8013912 <__aeabi_memcpy>
 8003e90:	aa02      	add	r2, sp, #8
 8003e92:	0031      	movs	r1, r6
 8003e94:	68a8      	ldr	r0, [r5, #8]
 8003e96:	f7ff feea 	bl	8003c6e <zcl_reporting_config_attr_defaults>
 8003e9a:	a902      	add	r1, sp, #8
 8003e9c:	0028      	movs	r0, r5
 8003e9e:	f7ff fdc6 	bl	8003a2e <zcl_reporting_save_curr_val>
 8003ea2:	f88d 0000 	strb.w	r0, [sp]
 8003ea6:	f89d 0000 	ldrb.w	r0, [sp]
 8003eaa:	2800      	cmp	r0, #0
 8003eac:	d002      	beq.n	8003eb4 <??zcl_reporting_create_default_reports_6>
 8003eae:	f89d 0000 	ldrb.w	r0, [sp]
 8003eb2:	e011      	b.n	8003ed8 <??zcl_reporting_create_default_reports_7>

08003eb4 <??zcl_reporting_create_default_reports_6>:
 8003eb4:	a902      	add	r1, sp, #8
 8003eb6:	0028      	movs	r0, r5
 8003eb8:	f7ff fe2c 	bl	8003b14 <zcl_reporting_create_new>
 8003ebc:	2800      	cmp	r0, #0
 8003ebe:	d101      	bne.n	8003ec4 <??zcl_reporting_create_default_reports_3>
 8003ec0:	2089      	movs	r0, #137	@ 0x89
 8003ec2:	e009      	b.n	8003ed8 <??zcl_reporting_create_default_reports_7>

08003ec4 <??zcl_reporting_create_default_reports_3>:
 8003ec4:	6820      	ldr	r0, [r4, #0]
 8003ec6:	f115 0124 	adds.w	r1, r5, #36	@ 0x24
 8003eca:	4288      	cmp	r0, r1
 8003ecc:	d001      	beq.n	8003ed2 <??zcl_reporting_create_default_reports_8>
 8003ece:	6824      	ldr	r4, [r4, #0]
 8003ed0:	e7aa      	b.n	8003e28 <??zcl_reporting_create_default_reports_1>

08003ed2 <??zcl_reporting_create_default_reports_8>:
 8003ed2:	2400      	movs	r4, #0
 8003ed4:	e7a8      	b.n	8003e28 <??zcl_reporting_create_default_reports_1>

08003ed6 <??zcl_reporting_create_default_reports_2>:
 8003ed6:	2000      	movs	r0, #0

08003ed8 <??zcl_reporting_create_default_reports_7>:
 8003ed8:	b011      	add	sp, #68	@ 0x44
 8003eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003ede <ZbZclHandleConfigReport>:
 8003ede:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ee2:	b0c8      	sub	sp, #288	@ 0x120
 8003ee4:	0004      	movs	r4, r0
 8003ee6:	0015      	movs	r5, r2
 8003ee8:	68a0      	ldr	r0, [r4, #8]
 8003eea:	9001      	str	r0, [sp, #4]
 8003eec:	2600      	movs	r6, #0
 8003eee:	2000      	movs	r0, #0
 8003ef0:	f88d 0003 	strb.w	r0, [sp, #3]
 8003ef4:	f05f 0800 	movs.w	r8, #0
 8003ef8:	2000      	movs	r0, #0
 8003efa:	f88d 0002 	strb.w	r0, [sp, #2]
 8003efe:	2708      	movs	r7, #8
 8003f00:	f05f 0900 	movs.w	r9, #0
 8003f04:	f10d 0a0c 	add.w	sl, sp, #12
 8003f08:	464a      	mov	r2, r9
 8003f0a:	0039      	movs	r1, r7
 8003f0c:	4650      	mov	r0, sl
 8003f0e:	f001 fe98 	bl	8005c42 <__aeabi_memset>
 8003f12:	2000      	movs	r0, #0
 8003f14:	f88d 000c 	strb.w	r0, [sp, #12]
 8003f18:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8003f1a:	7840      	ldrb	r0, [r0, #1]
 8003f1c:	f88d 000d 	strb.w	r0, [sp, #13]
 8003f20:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8003f22:	7880      	ldrb	r0, [r0, #2]
 8003f24:	2800      	cmp	r0, #0
 8003f26:	d003      	beq.n	8003f30 <??ZbZclHandleConfigReport_0>
 8003f28:	2000      	movs	r0, #0
 8003f2a:	f88d 000e 	strb.w	r0, [sp, #14]
 8003f2e:	e002      	b.n	8003f36 <??ZbZclHandleConfigReport_1>

08003f30 <??ZbZclHandleConfigReport_0>:
 8003f30:	2001      	movs	r0, #1
 8003f32:	f88d 000e 	strb.w	r0, [sp, #14]

08003f36 <??ZbZclHandleConfigReport_1>:
 8003f36:	2001      	movs	r0, #1
 8003f38:	f88d 000f 	strb.w	r0, [sp, #15]
 8003f3c:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8003f3e:	8880      	ldrh	r0, [r0, #4]
 8003f40:	f8ad 0010 	strh.w	r0, [sp, #16]
 8003f44:	9848      	ldr	r0, [sp, #288]	@ 0x120
 8003f46:	7980      	ldrb	r0, [r0, #6]
 8003f48:	f88d 0012 	strb.w	r0, [sp, #18]
 8003f4c:	2007      	movs	r0, #7
 8003f4e:	f88d 0013 	strb.w	r0, [sp, #19]
 8003f52:	2205      	movs	r2, #5
 8003f54:	a916      	add	r1, sp, #88	@ 0x58
 8003f56:	a803      	add	r0, sp, #12
 8003f58:	f7fc ffbf 	bl	8000eda <ZbZclAppendHeader>
 8003f5c:	9005      	str	r0, [sp, #20]
 8003f5e:	9805      	ldr	r0, [sp, #20]
 8003f60:	2800      	cmp	r0, #0
 8003f62:	d506      	bpl.n	8003f72 <??ZbZclHandleConfigReport_2>
 8003f64:	2380      	movs	r3, #128	@ 0x80
 8003f66:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8003f68:	0029      	movs	r1, r5
 8003f6a:	0020      	movs	r0, r4
 8003f6c:	f00c f923 	bl	80101b6 <ZbZclSendDefaultResponse>
 8003f70:	e240      	b.n	80043f4 <??ZbZclHandleConfigReport_3>

08003f72 <??ZbZclHandleConfigReport_2>:
 8003f72:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003f74:	4580      	cmp	r8, r0
 8003f76:	f080 81bf 	bcs.w	80042f8 <??ZbZclHandleConfigReport_4>
 8003f7a:	f05f 0900 	movs.w	r9, #0
 8003f7e:	2738      	movs	r7, #56	@ 0x38
 8003f80:	f05f 0a00 	movs.w	sl, #0
 8003f84:	f10d 0b18 	add.w	fp, sp, #24
 8003f88:	4652      	mov	r2, sl
 8003f8a:	0039      	movs	r1, r7
 8003f8c:	4658      	mov	r0, fp
 8003f8e:	f001 fe58 	bl	8005c42 <__aeabi_memset>
 8003f92:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003f94:	f118 0103 	adds.w	r1, r8, #3
 8003f98:	4288      	cmp	r0, r1
 8003f9a:	d206      	bcs.n	8003faa <??ZbZclHandleConfigReport_5>
 8003f9c:	2380      	movs	r3, #128	@ 0x80
 8003f9e:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8003fa0:	0029      	movs	r1, r5
 8003fa2:	0020      	movs	r0, r4
 8003fa4:	f00c f907 	bl	80101b6 <ZbZclSendDefaultResponse>
 8003fa8:	e224      	b.n	80043f4 <??ZbZclHandleConfigReport_3>

08003faa <??ZbZclHandleConfigReport_5>:
 8003faa:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8003fac:	f810 0008 	ldrb.w	r0, [r0, r8]
 8003fb0:	f88d 0001 	strb.w	r0, [sp, #1]
 8003fb4:	f118 0801 	adds.w	r8, r8, #1
 8003fb8:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8003fba:	4440      	add	r0, r8
 8003fbc:	f7fd f900 	bl	80011c0 <pletoh16>
 8003fc0:	f8ad 0024 	strh.w	r0, [sp, #36]	@ 0x24
 8003fc4:	f118 0802 	adds.w	r8, r8, #2
 8003fc8:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8003fcc:	2800      	cmp	r0, #0
 8003fce:	f040 8160 	bne.w	8004292 <??ZbZclHandleConfigReport_6>
 8003fd2:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003fd4:	f118 0102 	adds.w	r1, r8, #2
 8003fd8:	4288      	cmp	r0, r1
 8003fda:	d206      	bcs.n	8003fea <??ZbZclHandleConfigReport_7>
 8003fdc:	2380      	movs	r3, #128	@ 0x80
 8003fde:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 8003fe0:	0029      	movs	r1, r5
 8003fe2:	0020      	movs	r0, r4
 8003fe4:	f00c f8e7 	bl	80101b6 <ZbZclSendDefaultResponse>
 8003fe8:	e204      	b.n	80043f4 <??ZbZclHandleConfigReport_3>

08003fea <??ZbZclHandleConfigReport_7>:
 8003fea:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8003fec:	f118 0101 	adds.w	r1, r8, #1
 8003ff0:	4288      	cmp	r0, r1
 8003ff2:	f0c0 809b 	bcc.w	800412c <??ZbZclHandleConfigReport_19>

08003ff6 <??ZbZclHandleConfigReport_9>:
 8003ff6:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8003ff8:	f810 0008 	ldrb.w	r0, [r0, r8]
 8003ffc:	f88d 0026 	strb.w	r0, [sp, #38]	@ 0x26
 8004000:	f118 0801 	adds.w	r8, r8, #1
 8004004:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8004006:	f118 0102 	adds.w	r1, r8, #2
 800400a:	4288      	cmp	r0, r1
 800400c:	f0c0 808e 	bcc.w	800412c <??ZbZclHandleConfigReport_19>

08004010 <??ZbZclHandleConfigReport_10>:
 8004010:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8004012:	4440      	add	r0, r8
 8004014:	f7fd f8d4 	bl	80011c0 <pletoh16>
 8004018:	f8ad 0038 	strh.w	r0, [sp, #56]	@ 0x38
 800401c:	f118 0802 	adds.w	r8, r8, #2
 8004020:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 8004022:	f118 0102 	adds.w	r1, r8, #2
 8004026:	4288      	cmp	r0, r1
 8004028:	f0c0 8080 	bcc.w	800412c <??ZbZclHandleConfigReport_19>

0800402c <??ZbZclHandleConfigReport_11>:
 800402c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 800402e:	4440      	add	r0, r8
 8004030:	f7fd f8c6 	bl	80011c0 <pletoh16>
 8004034:	f8ad 003a 	strh.w	r0, [sp, #58]	@ 0x3a
 8004038:	f118 0802 	adds.w	r8, r8, #2
 800403c:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 800403e:	f118 0101 	adds.w	r1, r8, #1
 8004042:	4288      	cmp	r0, r1
 8004044:	d372      	bcc.n	800412c <??ZbZclHandleConfigReport_19>

08004046 <??ZbZclHandleConfigReport_12>:
 8004046:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 800404a:	2848      	cmp	r0, #72	@ 0x48
 800404c:	d00b      	beq.n	8004066 <??ZbZclHandleConfigReport_13>
 800404e:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8004052:	284c      	cmp	r0, #76	@ 0x4c
 8004054:	d007      	beq.n	8004066 <??ZbZclHandleConfigReport_13>
 8004056:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 800405a:	2850      	cmp	r0, #80	@ 0x50
 800405c:	d003      	beq.n	8004066 <??ZbZclHandleConfigReport_13>
 800405e:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8004062:	2851      	cmp	r0, #81	@ 0x51
 8004064:	d103      	bne.n	800406e <??ZbZclHandleConfigReport_14>

08004066 <??ZbZclHandleConfigReport_13>:
 8004066:	208c      	movs	r0, #140	@ 0x8c
 8004068:	f88d 0000 	strb.w	r0, [sp]
 800406c:	e12c      	b.n	80042c8 <??ZbZclHandleConfigReport_15>

0800406e <??ZbZclHandleConfigReport_14>:
 800406e:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8004072:	2838      	cmp	r0, #56	@ 0x38
 8004074:	db2b      	blt.n	80040ce <??ZbZclHandleConfigReport_16>
 8004076:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 800407a:	283b      	cmp	r0, #59	@ 0x3b
 800407c:	da27      	bge.n	80040ce <??ZbZclHandleConfigReport_16>
 800407e:	2300      	movs	r3, #0
 8004080:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 8004082:	ebb2 0208 	subs.w	r2, r2, r8
 8004086:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8004088:	eb00 0108 	add.w	r1, r0, r8
 800408c:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 8004090:	f7fe f895 	bl	80021be <ZbZclAttrParseLength>
 8004094:	9002      	str	r0, [sp, #8]
 8004096:	9802      	ldr	r0, [sp, #8]
 8004098:	2800      	cmp	r0, #0
 800409a:	d503      	bpl.n	80040a4 <??ZbZclHandleConfigReport_17>
 800409c:	2085      	movs	r0, #133	@ 0x85
 800409e:	f88d 0000 	strb.w	r0, [sp]
 80040a2:	e111      	b.n	80042c8 <??ZbZclHandleConfigReport_15>

080040a4 <??ZbZclHandleConfigReport_17>:
 80040a4:	466a      	mov	r2, sp
 80040a6:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 80040a8:	eb00 0108 	add.w	r1, r0, r8
 80040ac:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 80040b0:	f001 fa9b 	bl	80055ea <ZbZclParseFloat>
 80040b4:	ed8d 0b10 	vstr	d0, [sp, #64]	@ 0x40
 80040b8:	f89d 0000 	ldrb.w	r0, [sp]
 80040bc:	2800      	cmp	r0, #0
 80040be:	f040 8103 	bne.w	80042c8 <??ZbZclHandleConfigReport_15>

080040c2 <??ZbZclHandleConfigReport_18>:
 80040c2:	9802      	ldr	r0, [sp, #8]
 80040c4:	eb10 0808 	adds.w	r8, r0, r8
 80040c8:	2001      	movs	r0, #1
 80040ca:	4681      	mov	r9, r0
 80040cc:	e02e      	b.n	800412c <??ZbZclHandleConfigReport_19>

080040ce <??ZbZclHandleConfigReport_16>:
 80040ce:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 80040d2:	f7fe f925 	bl	8002320 <ZbZclAttrIsAnalog>
 80040d6:	2800      	cmp	r0, #0
 80040d8:	d028      	beq.n	800412c <??ZbZclHandleConfigReport_19>
 80040da:	2300      	movs	r3, #0
 80040dc:	8d2a      	ldrh	r2, [r5, #40]	@ 0x28
 80040de:	ebb2 0208 	subs.w	r2, r2, r8
 80040e2:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 80040e4:	eb00 0108 	add.w	r1, r0, r8
 80040e8:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 80040ec:	f7fe f867 	bl	80021be <ZbZclAttrParseLength>
 80040f0:	9002      	str	r0, [sp, #8]
 80040f2:	9802      	ldr	r0, [sp, #8]
 80040f4:	2800      	cmp	r0, #0
 80040f6:	d503      	bpl.n	8004100 <??ZbZclHandleConfigReport_20>
 80040f8:	2085      	movs	r0, #133	@ 0x85
 80040fa:	f88d 0000 	strb.w	r0, [sp]
 80040fe:	e0e3      	b.n	80042c8 <??ZbZclHandleConfigReport_15>

08004100 <??ZbZclHandleConfigReport_20>:
 8004100:	466a      	mov	r2, sp
 8004102:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8004104:	eb00 0108 	add.w	r1, r0, r8
 8004108:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 800410c:	f7fe fa06 	bl	800251c <ZbZclParseInteger>
 8004110:	f001 ffd0 	bl	80060b4 <__aeabi_l2d>
 8004114:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004118:	f89d 0000 	ldrb.w	r0, [sp]
 800411c:	2800      	cmp	r0, #0
 800411e:	f040 80d3 	bne.w	80042c8 <??ZbZclHandleConfigReport_15>

08004122 <??ZbZclHandleConfigReport_21>:
 8004122:	9802      	ldr	r0, [sp, #8]
 8004124:	eb10 0808 	adds.w	r8, r0, r8
 8004128:	2001      	movs	r0, #1
 800412a:	4681      	mov	r9, r0

0800412c <??ZbZclHandleConfigReport_19>:
 800412c:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8004130:	0020      	movs	r0, r4
 8004132:	f7fd f914 	bl	800135e <ZbZclAttrFind>
 8004136:	4682      	mov	sl, r0
 8004138:	f1ba 0f00 	cmp.w	sl, #0
 800413c:	d103      	bne.n	8004146 <??ZbZclHandleConfigReport_22>
 800413e:	2086      	movs	r0, #134	@ 0x86
 8004140:	f88d 0000 	strb.w	r0, [sp]
 8004144:	e0c0      	b.n	80042c8 <??ZbZclHandleConfigReport_15>

08004146 <??ZbZclHandleConfigReport_22>:
 8004146:	f8da 0008 	ldr.w	r0, [sl, #8]
 800414a:	8880      	ldrh	r0, [r0, #4]
 800414c:	0400      	lsls	r0, r0, #16
 800414e:	d503      	bpl.n	8004158 <??ZbZclHandleConfigReport_23>
 8004150:	2086      	movs	r0, #134	@ 0x86
 8004152:	f88d 0000 	strb.w	r0, [sp]
 8004156:	e0b7      	b.n	80042c8 <??ZbZclHandleConfigReport_15>

08004158 <??ZbZclHandleConfigReport_23>:
 8004158:	f8da 0008 	ldr.w	r0, [sl, #8]
 800415c:	7900      	ldrb	r0, [r0, #4]
 800415e:	0780      	lsls	r0, r0, #30
 8004160:	d403      	bmi.n	800416a <??ZbZclHandleConfigReport_24>
 8004162:	208c      	movs	r0, #140	@ 0x8c
 8004164:	f88d 0000 	strb.w	r0, [sp]
 8004168:	e0ae      	b.n	80042c8 <??ZbZclHandleConfigReport_15>

0800416a <??ZbZclHandleConfigReport_24>:
 800416a:	f64f 7bff 	movw	fp, #65535	@ 0xffff
 800416e:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 8004172:	4558      	cmp	r0, fp
 8004174:	d101      	bne.n	800417a <??ZbZclHandleConfigReport_25>
 8004176:	2000      	movs	r0, #0
 8004178:	4681      	mov	r9, r0

0800417a <??ZbZclHandleConfigReport_25>:
 800417a:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800417e:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8004182:	0020      	movs	r0, r4
 8004184:	f7ff fc01 	bl	800398a <zcl_reporting_find>
 8004188:	0007      	movs	r7, r0
 800418a:	f8bd 0038 	ldrh.w	r0, [sp, #56]	@ 0x38
 800418e:	4558      	cmp	r0, fp
 8004190:	d118      	bne.n	80041c4 <??ZbZclHandleConfigReport_26>
 8004192:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 8004196:	2800      	cmp	r0, #0
 8004198:	d114      	bne.n	80041c4 <??ZbZclHandleConfigReport_26>
 800419a:	2000      	movs	r0, #0
 800419c:	4681      	mov	r9, r0
 800419e:	2f00      	cmp	r7, #0
 80041a0:	d00b      	beq.n	80041ba <??ZbZclHandleConfigReport_27>
 80041a2:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 80041a4:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 80041a8:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 80041aa:	f8ad 003e 	strh.w	r0, [sp, #62]	@ 0x3e
 80041ae:	2200      	movs	r2, #0
 80041b0:	a906      	add	r1, sp, #24
 80041b2:	9801      	ldr	r0, [sp, #4]
 80041b4:	f7ff fd76 	bl	8003ca4 <zcl_reporting_reset_defaults>
 80041b8:	e004      	b.n	80041c4 <??ZbZclHandleConfigReport_26>

080041ba <??ZbZclHandleConfigReport_27>:
 80041ba:	aa06      	add	r2, sp, #24
 80041bc:	4651      	mov	r1, sl
 80041be:	9801      	ldr	r0, [sp, #4]
 80041c0:	f7ff fd55 	bl	8003c6e <zcl_reporting_config_attr_defaults>

080041c4 <??ZbZclHandleConfigReport_26>:
 80041c4:	f89d 0026 	ldrb.w	r0, [sp, #38]	@ 0x26
 80041c8:	f8da 1008 	ldr.w	r1, [sl, #8]
 80041cc:	7889      	ldrb	r1, [r1, #2]
 80041ce:	4288      	cmp	r0, r1
 80041d0:	d003      	beq.n	80041da <??ZbZclHandleConfigReport_28>
 80041d2:	208d      	movs	r0, #141	@ 0x8d
 80041d4:	f88d 0000 	strb.w	r0, [sp]
 80041d8:	e076      	b.n	80042c8 <??ZbZclHandleConfigReport_15>

080041da <??ZbZclHandleConfigReport_28>:
 80041da:	2f00      	cmp	r7, #0
 80041dc:	d01e      	beq.n	800421c <??ZbZclHandleConfigReport_29>
 80041de:	f8bd 0038 	ldrh.w	r0, [sp, #56]	@ 0x38
 80041e2:	8438      	strh	r0, [r7, #32]
 80041e4:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 80041e8:	8478      	strh	r0, [r7, #34]	@ 0x22
 80041ea:	4648      	mov	r0, r9
 80041ec:	b2c0      	uxtb	r0, r0
 80041ee:	2800      	cmp	r0, #0
 80041f0:	d00c      	beq.n	800420c <??ZbZclHandleConfigReport_30>
 80041f2:	a806      	add	r0, sp, #24
 80041f4:	f7ff fdb8 	bl	8003d68 <zcl_reporting_epsilon_check>
 80041f8:	2800      	cmp	r0, #0
 80041fa:	d103      	bne.n	8004204 <??ZbZclHandleConfigReport_31>
 80041fc:	2085      	movs	r0, #133	@ 0x85
 80041fe:	f88d 0000 	strb.w	r0, [sp]
 8004202:	e061      	b.n	80042c8 <??ZbZclHandleConfigReport_15>

08004204 <??ZbZclHandleConfigReport_31>:
 8004204:	ed9d 0b10 	vldr	d0, [sp, #64]	@ 0x40
 8004208:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28

0800420c <??ZbZclHandleConfigReport_30>:
 800420c:	9801      	ldr	r0, [sp, #4]
 800420e:	f00b fed2 	bl	800ffb6 <ZbZclUptime>
 8004212:	6138      	str	r0, [r7, #16]
 8004214:	2001      	movs	r0, #1
 8004216:	f88d 0002 	strb.w	r0, [sp, #2]
 800421a:	e6aa      	b.n	8003f72 <??ZbZclHandleConfigReport_2>

0800421c <??ZbZclHandleConfigReport_29>:
 800421c:	f8bd 003a 	ldrh.w	r0, [sp, #58]	@ 0x3a
 8004220:	4558      	cmp	r0, fp
 8004222:	f43f aea6 	beq.w	8003f72 <??ZbZclHandleConfigReport_2>

08004226 <??ZbZclHandleConfigReport_32>:
 8004226:	9408      	str	r4, [sp, #32]
 8004228:	4648      	mov	r0, r9
 800422a:	b2c0      	uxtb	r0, r0
 800422c:	2800      	cmp	r0, #0
 800422e:	d008      	beq.n	8004242 <??ZbZclHandleConfigReport_33>
 8004230:	a806      	add	r0, sp, #24
 8004232:	f7ff fd99 	bl	8003d68 <zcl_reporting_epsilon_check>
 8004236:	2800      	cmp	r0, #0
 8004238:	d108      	bne.n	800424c <??ZbZclHandleConfigReport_34>
 800423a:	2085      	movs	r0, #133	@ 0x85
 800423c:	f88d 0000 	strb.w	r0, [sp]
 8004240:	e042      	b.n	80042c8 <??ZbZclHandleConfigReport_15>

08004242 <??ZbZclHandleConfigReport_33>:
 8004242:	f89d 1026 	ldrb.w	r1, [sp, #38]	@ 0x26
 8004246:	a806      	add	r0, sp, #24
 8004248:	f7ff fd61 	bl	8003d0e <zcl_reporting_epsilon_default>

0800424c <??ZbZclHandleConfigReport_34>:
 800424c:	2008      	movs	r0, #8
 800424e:	9015      	str	r0, [sp, #84]	@ 0x54
 8004250:	a810      	add	r0, sp, #64	@ 0x40
 8004252:	9014      	str	r0, [sp, #80]	@ 0x50
 8004254:	f10d 0b48 	add.w	fp, sp, #72	@ 0x48
 8004258:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800425a:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800425c:	4658      	mov	r0, fp
 800425e:	f00f fb58 	bl	8013912 <__aeabi_memcpy>
 8004262:	a906      	add	r1, sp, #24
 8004264:	0020      	movs	r0, r4
 8004266:	f7ff fbe2 	bl	8003a2e <zcl_reporting_save_curr_val>
 800426a:	f88d 0000 	strb.w	r0, [sp]
 800426e:	f89d 0000 	ldrb.w	r0, [sp]
 8004272:	2800      	cmp	r0, #0
 8004274:	d128      	bne.n	80042c8 <??ZbZclHandleConfigReport_15>

08004276 <??ZbZclHandleConfigReport_35>:
 8004276:	a906      	add	r1, sp, #24
 8004278:	0020      	movs	r0, r4
 800427a:	f7ff fc4b 	bl	8003b14 <zcl_reporting_create_new>
 800427e:	2800      	cmp	r0, #0
 8004280:	d103      	bne.n	800428a <??ZbZclHandleConfigReport_36>
 8004282:	2189      	movs	r1, #137	@ 0x89
 8004284:	f88d 1000 	strb.w	r1, [sp]
 8004288:	e01e      	b.n	80042c8 <??ZbZclHandleConfigReport_15>

0800428a <??ZbZclHandleConfigReport_36>:
 800428a:	2101      	movs	r1, #1
 800428c:	f88d 1002 	strb.w	r1, [sp, #2]
 8004290:	e66f      	b.n	8003f72 <??ZbZclHandleConfigReport_2>

08004292 <??ZbZclHandleConfigReport_6>:
 8004292:	f89d 0001 	ldrb.w	r0, [sp, #1]
 8004296:	2801      	cmp	r0, #1
 8004298:	d10f      	bne.n	80042ba <??ZbZclHandleConfigReport_37>
 800429a:	8d28      	ldrh	r0, [r5, #40]	@ 0x28
 800429c:	f118 0102 	adds.w	r1, r8, #2
 80042a0:	4288      	cmp	r0, r1
 80042a2:	d206      	bcs.n	80042b2 <??ZbZclHandleConfigReport_38>
 80042a4:	2380      	movs	r3, #128	@ 0x80
 80042a6:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 80042a8:	0029      	movs	r1, r5
 80042aa:	0020      	movs	r0, r4
 80042ac:	f00b ff83 	bl	80101b6 <ZbZclSendDefaultResponse>
 80042b0:	e0a0      	b.n	80043f4 <??ZbZclHandleConfigReport_3>

080042b2 <??ZbZclHandleConfigReport_38>:
 80042b2:	208c      	movs	r0, #140	@ 0x8c
 80042b4:	f88d 0000 	strb.w	r0, [sp]
 80042b8:	e006      	b.n	80042c8 <??ZbZclHandleConfigReport_15>

080042ba <??ZbZclHandleConfigReport_37>:
 80042ba:	2380      	movs	r3, #128	@ 0x80
 80042bc:	9a48      	ldr	r2, [sp, #288]	@ 0x120
 80042be:	0029      	movs	r1, r5
 80042c0:	0020      	movs	r0, r4
 80042c2:	f00b ff78 	bl	80101b6 <ZbZclSendDefaultResponse>
 80042c6:	e095      	b.n	80043f4 <??ZbZclHandleConfigReport_3>

080042c8 <??ZbZclHandleConfigReport_15>:
 80042c8:	f89d 0000 	ldrb.w	r0, [sp]
 80042cc:	f88d 0003 	strb.w	r0, [sp, #3]
 80042d0:	1d30      	adds	r0, r6, #4
 80042d2:	2837      	cmp	r0, #55	@ 0x37
 80042d4:	d210      	bcs.n	80042f8 <??ZbZclHandleConfigReport_4>

080042d6 <??ZbZclHandleConfigReport_39>:
 80042d6:	a83a      	add	r0, sp, #232	@ 0xe8
 80042d8:	f89d 1000 	ldrb.w	r1, [sp]
 80042dc:	5581      	strb	r1, [r0, r6]
 80042de:	1c76      	adds	r6, r6, #1
 80042e0:	f89d 1001 	ldrb.w	r1, [sp, #1]
 80042e4:	5581      	strb	r1, [r0, r6]
 80042e6:	1c76      	adds	r6, r6, #1
 80042e8:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 80042ec:	a83a      	add	r0, sp, #232	@ 0xe8
 80042ee:	4430      	add	r0, r6
 80042f0:	f7fc ffb2 	bl	8001258 <putle16>
 80042f4:	1cb6      	adds	r6, r6, #2
 80042f6:	e63c      	b.n	8003f72 <??ZbZclHandleConfigReport_2>

080042f8 <??ZbZclHandleConfigReport_4>:
 80042f8:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80042fc:	2800      	cmp	r0, #0
 80042fe:	d105      	bne.n	800430c <??ZbZclHandleConfigReport_40>
 8004300:	2000      	movs	r0, #0
 8004302:	2100      	movs	r1, #0
 8004304:	aa3a      	add	r2, sp, #232	@ 0xe8
 8004306:	5411      	strb	r1, [r2, r0]
 8004308:	1c40      	adds	r0, r0, #1
 800430a:	0006      	movs	r6, r0

0800430c <??ZbZclHandleConfigReport_40>:
 800430c:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8004310:	2800      	cmp	r0, #0
 8004312:	d126      	bne.n	8004362 <??ZbZclHandleConfigReport_41>
 8004314:	f05f 0920 	movs.w	r9, #32
 8004318:	2700      	movs	r7, #0
 800431a:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 800431e:	003a      	movs	r2, r7
 8004320:	4649      	mov	r1, r9
 8004322:	4650      	mov	r0, sl
 8004324:	f001 fc8d 	bl	8005c42 <__aeabi_memset>
 8004328:	9801      	ldr	r0, [sp, #4]
 800432a:	f00b f9b9 	bl	800f6a0 <ZbExtendedAddress>
 800432e:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8004332:	8868      	ldrh	r0, [r5, #2]
 8004334:	f88d 0068 	strb.w	r0, [sp, #104]	@ 0x68
 8004338:	89a0      	ldrh	r0, [r4, #12]
 800433a:	f8ad 006a 	strh.w	r0, [sp, #106]	@ 0x6a
 800433e:	2003      	movs	r0, #3
 8004340:	f88d 0070 	strb.w	r0, [sp, #112]	@ 0x70
 8004344:	8a68      	ldrh	r0, [r5, #18]
 8004346:	f8ad 0072 	strh.w	r0, [sp, #114]	@ 0x72
 800434a:	8ae8      	ldrh	r0, [r5, #22]
 800434c:	f8ad 0076 	strh.w	r0, [sp, #118]	@ 0x76
 8004350:	e9d5 0106 	ldrd	r0, r1, [r5, #24]
 8004354:	e9cd 011e 	strd	r0, r1, [sp, #120]	@ 0x78
 8004358:	aa30      	add	r2, sp, #192	@ 0xc0
 800435a:	a918      	add	r1, sp, #96	@ 0x60
 800435c:	9801      	ldr	r0, [sp, #4]
 800435e:	f00b fb87 	bl	800fa70 <ZbApsmeBindReq>

08004362 <??ZbZclHandleConfigReport_41>:
 8004362:	2200      	movs	r2, #0
 8004364:	a924      	add	r1, sp, #144	@ 0x90
 8004366:	0020      	movs	r0, r4
 8004368:	f7fc f85b 	bl	8000422 <ZbZclClusterInitApsdeReq>
 800436c:	a824      	add	r0, sp, #144	@ 0x90
 800436e:	f115 0110 	adds.w	r1, r5, #16
 8004372:	2210      	movs	r2, #16
 8004374:	f00f facd 	bl	8013912 <__aeabi_memcpy>
 8004378:	f895 002a 	ldrb.w	r0, [r5, #42]	@ 0x2a
 800437c:	f7fb ffe9 	bl	8000352 <ZbZclTxOptsFromSecurityStatus>
 8004380:	f8ad 00b4 	strh.w	r0, [sp, #180]	@ 0xb4
 8004384:	f8bd 00b4 	ldrh.w	r0, [sp, #180]	@ 0xb4
 8004388:	f450 7080 	orrs.w	r0, r0, #256	@ 0x100
 800438c:	f8ad 00b4 	strh.w	r0, [sp, #180]	@ 0xb4
 8004390:	2001      	movs	r0, #1
 8004392:	f88d 00b6 	strb.w	r0, [sp, #182]	@ 0xb6
 8004396:	2000      	movs	r0, #0
 8004398:	f88d 00b7 	strb.w	r0, [sp, #183]	@ 0xb7
 800439c:	a816      	add	r0, sp, #88	@ 0x58
 800439e:	9020      	str	r0, [sp, #128]	@ 0x80
 80043a0:	a820      	add	r0, sp, #128	@ 0x80
 80043a2:	9905      	ldr	r1, [sp, #20]
 80043a4:	6041      	str	r1, [r0, #4]
 80043a6:	a93a      	add	r1, sp, #232	@ 0xe8
 80043a8:	6081      	str	r1, [r0, #8]
 80043aa:	60c6      	str	r6, [r0, #12]
 80043ac:	a820      	add	r0, sp, #128	@ 0x80
 80043ae:	902a      	str	r0, [sp, #168]	@ 0xa8
 80043b0:	2002      	movs	r0, #2
 80043b2:	f8ad 00ac 	strh.w	r0, [sp, #172]	@ 0xac
 80043b6:	2300      	movs	r3, #0
 80043b8:	2200      	movs	r2, #0
 80043ba:	a924      	add	r1, sp, #144	@ 0x90
 80043bc:	9801      	ldr	r0, [sp, #4]
 80043be:	f00b fa85 	bl	800f8cc <ZbApsdeDataReqCallback>
 80043c2:	f89d 0002 	ldrb.w	r0, [sp, #2]
 80043c6:	2800      	cmp	r0, #0
 80043c8:	d014      	beq.n	80043f4 <??ZbZclHandleConfigReport_3>
 80043ca:	2301      	movs	r3, #1
 80043cc:	f10d 0201 	add.w	r2, sp, #1
 80043d0:	f240 410c 	movw	r1, #1036	@ 0x40c
 80043d4:	9801      	ldr	r0, [sp, #4]
 80043d6:	f00b fdd9 	bl	800ff8c <ZbNwkGet>
 80043da:	2800      	cmp	r0, #0
 80043dc:	d002      	beq.n	80043e4 <??ZbZclHandleConfigReport_43>
 80043de:	2000      	movs	r0, #0
 80043e0:	f88d 0001 	strb.w	r0, [sp, #1]

080043e4 <??ZbZclHandleConfigReport_43>:
 80043e4:	f89d 0001 	ldrb.w	r0, [sp, #1]
 80043e8:	2800      	cmp	r0, #0
 80043ea:	d103      	bne.n	80043f4 <??ZbZclHandleConfigReport_3>
 80043ec:	21c8      	movs	r1, #200	@ 0xc8
 80043ee:	0020      	movs	r0, r4
 80043f0:	f7fe ff75 	bl	80032de <zcl_report_kick>

080043f4 <??ZbZclHandleConfigReport_3>:
 80043f4:	b049      	add	sp, #292	@ 0x124
 80043f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080043fa <ZbZclHandleReadReport>:
 80043fa:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043fe:	b09a      	sub	sp, #104	@ 0x68
 8004400:	4680      	mov	r8, r0
 8004402:	4691      	mov	r9, r2
 8004404:	f05f 0a00 	movs.w	sl, #0
 8004408:	2300      	movs	r3, #0
 800440a:	a28e      	add	r2, pc, #568	@ (adr r2, 8004644 <??DataTable10>)
 800440c:	f8b8 101a 	ldrh.w	r1, [r8, #26]
 8004410:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004414:	f00c f80c 	bl	8010430 <zb_heap_alloc>
 8004418:	0007      	movs	r7, r0
 800441a:	2f00      	cmp	r7, #0
 800441c:	d106      	bne.n	800442c <??ZbZclHandleReadReport_0>
 800441e:	2389      	movs	r3, #137	@ 0x89
 8004420:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004422:	4649      	mov	r1, r9
 8004424:	4640      	mov	r0, r8
 8004426:	f00b fec6 	bl	80101b6 <ZbZclSendDefaultResponse>
 800442a:	e108      	b.n	800463e <??ZbZclHandleReadReport_1>

0800442c <??ZbZclHandleReadReport_0>:
 800442c:	2408      	movs	r4, #8
 800442e:	2500      	movs	r5, #0
 8004430:	ae01      	add	r6, sp, #4
 8004432:	002a      	movs	r2, r5
 8004434:	0021      	movs	r1, r4
 8004436:	0030      	movs	r0, r6
 8004438:	f001 fc03 	bl	8005c42 <__aeabi_memset>
 800443c:	2000      	movs	r0, #0
 800443e:	f88d 0004 	strb.w	r0, [sp, #4]
 8004442:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8004444:	7840      	ldrb	r0, [r0, #1]
 8004446:	f88d 0005 	strb.w	r0, [sp, #5]
 800444a:	981a      	ldr	r0, [sp, #104]	@ 0x68
 800444c:	7880      	ldrb	r0, [r0, #2]
 800444e:	2800      	cmp	r0, #0
 8004450:	d103      	bne.n	800445a <??ZbZclHandleReadReport_2>
 8004452:	2001      	movs	r0, #1
 8004454:	f88d 0006 	strb.w	r0, [sp, #6]
 8004458:	e002      	b.n	8004460 <??ZbZclHandleReadReport_3>

0800445a <??ZbZclHandleReadReport_2>:
 800445a:	2000      	movs	r0, #0
 800445c:	f88d 0006 	strb.w	r0, [sp, #6]

08004460 <??ZbZclHandleReadReport_3>:
 8004460:	2001      	movs	r0, #1
 8004462:	f88d 0007 	strb.w	r0, [sp, #7]
 8004466:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8004468:	8880      	ldrh	r0, [r0, #4]
 800446a:	f8ad 0008 	strh.w	r0, [sp, #8]
 800446e:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8004470:	7980      	ldrb	r0, [r0, #6]
 8004472:	f88d 000a 	strb.w	r0, [sp, #10]
 8004476:	2009      	movs	r0, #9
 8004478:	f88d 000b 	strb.w	r0, [sp, #11]
 800447c:	2205      	movs	r2, #5
 800447e:	0039      	movs	r1, r7
 8004480:	a801      	add	r0, sp, #4
 8004482:	f7fc fd2a 	bl	8000eda <ZbZclAppendHeader>
 8004486:	0004      	movs	r4, r0
 8004488:	2c00      	cmp	r4, #0
 800448a:	d506      	bpl.n	800449a <??ZbZclHandleReadReport_4>
 800448c:	2380      	movs	r3, #128	@ 0x80
 800448e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004490:	4649      	mov	r1, r9
 8004492:	4640      	mov	r0, r8
 8004494:	f00b fe8f 	bl	80101b6 <ZbZclSendDefaultResponse>
 8004498:	e0d1      	b.n	800463e <??ZbZclHandleReadReport_1>

0800449a <??ZbZclHandleReadReport_4>:
 800449a:	f8b9 0028 	ldrh.w	r0, [r9, #40]	@ 0x28
 800449e:	4582      	cmp	sl, r0
 80044a0:	f080 80a4 	bcs.w	80045ec <??ZbZclHandleReadReport_5>
 80044a4:	f8b9 0028 	ldrh.w	r0, [r9, #40]	@ 0x28
 80044a8:	f11a 0103 	adds.w	r1, sl, #3
 80044ac:	4288      	cmp	r0, r1
 80044ae:	d206      	bcs.n	80044be <??ZbZclHandleReadReport_6>
 80044b0:	2380      	movs	r3, #128	@ 0x80
 80044b2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80044b4:	4649      	mov	r1, r9
 80044b6:	4640      	mov	r0, r8
 80044b8:	f00b fe7d 	bl	80101b6 <ZbZclSendDefaultResponse>
 80044bc:	e0bf      	b.n	800463e <??ZbZclHandleReadReport_1>

080044be <??ZbZclHandleReadReport_6>:
 80044be:	4650      	mov	r0, sl
 80044c0:	f110 0a01 	adds.w	sl, r0, #1
 80044c4:	f8d9 1024 	ldr.w	r1, [r9, #36]	@ 0x24
 80044c8:	5c08      	ldrb	r0, [r1, r0]
 80044ca:	2800      	cmp	r0, #0
 80044cc:	d003      	beq.n	80044d6 <??ZbZclHandleReadReport_7>
 80044ce:	2001      	movs	r0, #1
 80044d0:	f88d 0000 	strb.w	r0, [sp]
 80044d4:	e002      	b.n	80044dc <??ZbZclHandleReadReport_8>

080044d6 <??ZbZclHandleReadReport_7>:
 80044d6:	2000      	movs	r0, #0
 80044d8:	f88d 0000 	strb.w	r0, [sp]

080044dc <??ZbZclHandleReadReport_8>:
 80044dc:	f8d9 0024 	ldr.w	r0, [r9, #36]	@ 0x24
 80044e0:	4450      	add	r0, sl
 80044e2:	f7fc fe6d 	bl	80011c0 <pletoh16>
 80044e6:	f8ad 0002 	strh.w	r0, [sp, #2]
 80044ea:	f11a 0a02 	adds.w	sl, sl, #2
 80044ee:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 80044f2:	4640      	mov	r0, r8
 80044f4:	f7fc ff33 	bl	800135e <ZbZclAttrFind>
 80044f8:	0006      	movs	r6, r0
 80044fa:	2e00      	cmp	r6, #0
 80044fc:	d102      	bne.n	8004504 <??ZbZclHandleReadReport_9>
 80044fe:	f05f 0b86 	movs.w	fp, #134	@ 0x86
 8004502:	e05f      	b.n	80045c4 <??ZbZclHandleReadReport_10>

08004504 <??ZbZclHandleReadReport_9>:
 8004504:	68b0      	ldr	r0, [r6, #8]
 8004506:	7900      	ldrb	r0, [r0, #4]
 8004508:	0780      	lsls	r0, r0, #30
 800450a:	d402      	bmi.n	8004512 <??ZbZclHandleReadReport_11>
 800450c:	f05f 0b8c 	movs.w	fp, #140	@ 0x8c
 8004510:	e058      	b.n	80045c4 <??ZbZclHandleReadReport_10>

08004512 <??ZbZclHandleReadReport_11>:
 8004512:	f89d 2000 	ldrb.w	r2, [sp]
 8004516:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 800451a:	4640      	mov	r0, r8
 800451c:	f7ff fa35 	bl	800398a <zcl_reporting_find>
 8004520:	0005      	movs	r5, r0
 8004522:	2d00      	cmp	r5, #0
 8004524:	d102      	bne.n	800452c <??ZbZclHandleReadReport_12>
 8004526:	f05f 0b8b 	movs.w	fp, #139	@ 0x8b
 800452a:	e04b      	b.n	80045c4 <??ZbZclHandleReadReport_10>

0800452c <??ZbZclHandleReadReport_12>:
 800452c:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 800452e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8004532:	4288      	cmp	r0, r1
 8004534:	d102      	bne.n	800453c <??ZbZclHandleReadReport_13>
 8004536:	f05f 0b8b 	movs.w	fp, #139	@ 0x8b
 800453a:	e043      	b.n	80045c4 <??ZbZclHandleReadReport_10>

0800453c <??ZbZclHandleReadReport_13>:
 800453c:	2020      	movs	r0, #32
 800453e:	9005      	str	r0, [sp, #20]
 8004540:	2000      	movs	r0, #0
 8004542:	9004      	str	r0, [sp, #16]
 8004544:	f10d 0b18 	add.w	fp, sp, #24
 8004548:	9a04      	ldr	r2, [sp, #16]
 800454a:	9905      	ldr	r1, [sp, #20]
 800454c:	4658      	mov	r0, fp
 800454e:	f001 fb78 	bl	8005c42 <__aeabi_memset>
 8004552:	f89d 0000 	ldrb.w	r0, [sp]
 8004556:	2800      	cmp	r0, #0
 8004558:	d003      	beq.n	8004562 <??ZbZclHandleReadReport_14>
 800455a:	2001      	movs	r0, #1
 800455c:	f88d 0018 	strb.w	r0, [sp, #24]
 8004560:	e002      	b.n	8004568 <??ZbZclHandleReadReport_15>

08004562 <??ZbZclHandleReadReport_14>:
 8004562:	2000      	movs	r0, #0
 8004564:	f88d 0018 	strb.w	r0, [sp, #24]

08004568 <??ZbZclHandleReadReport_15>:
 8004568:	89a8      	ldrh	r0, [r5, #12]
 800456a:	f8ad 001a 	strh.w	r0, [sp, #26]
 800456e:	7ba8      	ldrb	r0, [r5, #14]
 8004570:	f88d 001c 	strb.w	r0, [sp, #28]
 8004574:	8c28      	ldrh	r0, [r5, #32]
 8004576:	f8ad 001e 	strh.w	r0, [sp, #30]
 800457a:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 800457c:	f8ad 0020 	strh.w	r0, [sp, #32]
 8004580:	ed95 0b0a 	vldr	d0, [r5, #40]	@ 0x28
 8004584:	ed8d 0b0a 	vstr	d0, [sp, #40]	@ 0x28
 8004588:	2000      	movs	r0, #0
 800458a:	f8ad 0030 	strh.w	r0, [sp, #48]	@ 0x30
 800458e:	2000      	movs	r0, #0
 8004590:	5538      	strb	r0, [r7, r4]
 8004592:	1c64      	adds	r4, r4, #1
 8004594:	46a3      	mov	fp, r4
 8004596:	f8b8 201a 	ldrh.w	r2, [r8, #26]
 800459a:	4658      	mov	r0, fp
 800459c:	b280      	uxth	r0, r0
 800459e:	1a12      	subs	r2, r2, r0
 80045a0:	eb07 010b 	add.w	r1, r7, fp
 80045a4:	a806      	add	r0, sp, #24
 80045a6:	f000 f897 	bl	80046d8 <zcl_append_report_config_record>
 80045aa:	9003      	str	r0, [sp, #12]
 80045ac:	9803      	ldr	r0, [sp, #12]
 80045ae:	2800      	cmp	r0, #0
 80045b0:	d504      	bpl.n	80045bc <??ZbZclHandleReadReport_16>
 80045b2:	465c      	mov	r4, fp
 80045b4:	1e64      	subs	r4, r4, #1
 80045b6:	f05f 0b01 	movs.w	fp, #1
 80045ba:	e003      	b.n	80045c4 <??ZbZclHandleReadReport_10>

080045bc <??ZbZclHandleReadReport_16>:
 80045bc:	9c03      	ldr	r4, [sp, #12]
 80045be:	eb14 040b 	adds.w	r4, r4, fp
 80045c2:	e76a      	b.n	800449a <??ZbZclHandleReadReport_4>

080045c4 <??ZbZclHandleReadReport_10>:
 80045c4:	f8b8 001a 	ldrh.w	r0, [r8, #26]
 80045c8:	1ce1      	adds	r1, r4, #3
 80045ca:	4288      	cmp	r0, r1
 80045cc:	d30e      	bcc.n	80045ec <??ZbZclHandleReadReport_5>

080045ce <??ZbZclHandleReadReport_17>:
 80045ce:	f807 b004 	strb.w	fp, [r7, r4]
 80045d2:	1c64      	adds	r4, r4, #1
 80045d4:	f89d 0000 	ldrb.w	r0, [sp]
 80045d8:	5538      	strb	r0, [r7, r4]
 80045da:	1c64      	adds	r4, r4, #1
 80045dc:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 80045e0:	eb07 0004 	add.w	r0, r7, r4
 80045e4:	f7fc fe38 	bl	8001258 <putle16>
 80045e8:	1ca4      	adds	r4, r4, #2
 80045ea:	e756      	b.n	800449a <??ZbZclHandleReadReport_4>

080045ec <??ZbZclHandleReadReport_5>:
 80045ec:	464a      	mov	r2, r9
 80045ee:	a90e      	add	r1, sp, #56	@ 0x38
 80045f0:	4640      	mov	r0, r8
 80045f2:	f7fb ff16 	bl	8000422 <ZbZclClusterInitApsdeReq>
 80045f6:	a80e      	add	r0, sp, #56	@ 0x38
 80045f8:	f119 0110 	adds.w	r1, r9, #16
 80045fc:	2210      	movs	r2, #16
 80045fe:	f00f f988 	bl	8013912 <__aeabi_memcpy>
 8004602:	f899 002a 	ldrb.w	r0, [r9, #42]	@ 0x2a
 8004606:	f7fb fea4 	bl	8000352 <ZbZclTxOptsFromSecurityStatus>
 800460a:	f8ad 005c 	strh.w	r0, [sp, #92]	@ 0x5c
 800460e:	2001      	movs	r0, #1
 8004610:	f88d 005e 	strb.w	r0, [sp, #94]	@ 0x5e
 8004614:	2000      	movs	r0, #0
 8004616:	f88d 005f 	strb.w	r0, [sp, #95]	@ 0x5f
 800461a:	9714      	str	r7, [sp, #80]	@ 0x50
 800461c:	0020      	movs	r0, r4
 800461e:	f8ad 0054 	strh.w	r0, [sp, #84]	@ 0x54
 8004622:	2300      	movs	r3, #0
 8004624:	2200      	movs	r2, #0
 8004626:	a90e      	add	r1, sp, #56	@ 0x38
 8004628:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800462c:	f00b f94e 	bl	800f8cc <ZbApsdeDataReqCallback>
 8004630:	2300      	movs	r3, #0
 8004632:	a204      	add	r2, pc, #16	@ (adr r2, 8004644 <??DataTable10>)
 8004634:	0039      	movs	r1, r7
 8004636:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800463a:	f00b ff08 	bl	801044e <zb_heap_free>

0800463e <??ZbZclHandleReadReport_1>:
 800463e:	b01b      	add	sp, #108	@ 0x6c
 8004640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004644 <??DataTable10>:
 8004644:	0000 0000                                   ....

08004648 <ZbZclHandleReportAttr>:
 8004648:	e92d 47fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800464c:	0004      	movs	r4, r0
 800464e:	000d      	movs	r5, r1
 8004650:	0016      	movs	r6, r2
 8004652:	f05f 0a00 	movs.w	sl, #0
 8004656:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8004658:	2800      	cmp	r0, #0
 800465a:	d03b      	beq.n	80046d4 <??ZbZclHandleReportAttr_0>

0800465c <??ZbZclHandleReportAttr_1>:
 800465c:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 800465e:	4651      	mov	r1, sl
 8004660:	b289      	uxth	r1, r1
 8004662:	1cc9      	adds	r1, r1, #3
 8004664:	4288      	cmp	r0, r1
 8004666:	d335      	bcc.n	80046d4 <??ZbZclHandleReportAttr_0>

08004668 <??ZbZclHandleReportAttr_3>:
 8004668:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800466a:	4651      	mov	r1, sl
 800466c:	b289      	uxth	r1, r1
 800466e:	4408      	add	r0, r1
 8004670:	f7fc fda6 	bl	80011c0 <pletoh16>
 8004674:	0007      	movs	r7, r0
 8004676:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004678:	4651      	mov	r1, sl
 800467a:	b289      	uxth	r1, r1
 800467c:	4408      	add	r0, r1
 800467e:	7880      	ldrb	r0, [r0, #2]
 8004680:	4680      	mov	r8, r0
 8004682:	f11a 0a03 	adds.w	sl, sl, #3
 8004686:	2300      	movs	r3, #0
 8004688:	8d32      	ldrh	r2, [r6, #40]	@ 0x28
 800468a:	4650      	mov	r0, sl
 800468c:	b280      	uxth	r0, r0
 800468e:	1a12      	subs	r2, r2, r0
 8004690:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8004692:	4651      	mov	r1, sl
 8004694:	b289      	uxth	r1, r1
 8004696:	4401      	add	r1, r0
 8004698:	4640      	mov	r0, r8
 800469a:	b2c0      	uxtb	r0, r0
 800469c:	f7fd fd8f 	bl	80021be <ZbZclAttrParseLength>
 80046a0:	4681      	mov	r9, r0
 80046a2:	f1b9 0f00 	cmp.w	r9, #0
 80046a6:	d415      	bmi.n	80046d4 <??ZbZclHandleReportAttr_0>

080046a8 <??ZbZclHandleReportAttr_4>:
 80046a8:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 80046aa:	ebb0 000a 	subs.w	r0, r0, sl
 80046ae:	b280      	uxth	r0, r0
 80046b0:	9001      	str	r0, [sp, #4]
 80046b2:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80046b4:	4651      	mov	r1, sl
 80046b6:	b289      	uxth	r1, r1
 80046b8:	4408      	add	r0, r1
 80046ba:	9000      	str	r0, [sp, #0]
 80046bc:	4643      	mov	r3, r8
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	003a      	movs	r2, r7
 80046c2:	b292      	uxth	r2, r2
 80046c4:	0031      	movs	r1, r6
 80046c6:	0020      	movs	r0, r4
 80046c8:	f8d4 c05c 	ldr.w	ip, [r4, #92]	@ 0x5c
 80046cc:	47e0      	blx	ip
 80046ce:	eb19 0a0a 	adds.w	sl, r9, sl
 80046d2:	e7c3      	b.n	800465c <??ZbZclHandleReportAttr_1>

080046d4 <??ZbZclHandleReportAttr_0>:
 80046d4:	e8bd 87f3 	ldmia.w	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, pc}

080046d8 <zcl_append_report_config_record>:
 80046d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046dc:	0005      	movs	r5, r0
 80046de:	000e      	movs	r6, r1
 80046e0:	4690      	mov	r8, r2
 80046e2:	2700      	movs	r7, #0
 80046e4:	7828      	ldrb	r0, [r5, #0]
 80046e6:	2800      	cmp	r0, #0
 80046e8:	d003      	beq.n	80046f2 <??zcl_append_report_config_record_0>
 80046ea:	2801      	cmp	r0, #1
 80046ec:	f000 80f4 	beq.w	80048d8 <??zcl_append_report_config_record_1>
 80046f0:	e108      	b.n	8004904 <??zcl_append_report_config_record_2>

080046f2 <??zcl_append_report_config_record_0>:
 80046f2:	7928      	ldrb	r0, [r5, #4]
 80046f4:	f001 fa98 	bl	8005c28 <ZbZclAttrIsFloat>
 80046f8:	2800      	cmp	r0, #0
 80046fa:	d002      	beq.n	8004702 <??zcl_append_report_config_record_3>
 80046fc:	2001      	movs	r0, #1
 80046fe:	4681      	mov	r9, r0
 8004700:	e009      	b.n	8004716 <??zcl_append_report_config_record_4>

08004702 <??zcl_append_report_config_record_3>:
 8004702:	7928      	ldrb	r0, [r5, #4]
 8004704:	f7fd fe0c 	bl	8002320 <ZbZclAttrIsAnalog>
 8004708:	2800      	cmp	r0, #0
 800470a:	d002      	beq.n	8004712 <??zcl_append_report_config_record_5>
 800470c:	2001      	movs	r0, #1
 800470e:	4681      	mov	r9, r0
 8004710:	e001      	b.n	8004716 <??zcl_append_report_config_record_4>

08004712 <??zcl_append_report_config_record_5>:
 8004712:	2000      	movs	r0, #0
 8004714:	4681      	mov	r9, r0

08004716 <??zcl_append_report_config_record_4>:
 8004716:	f1b8 0f08 	cmp.w	r8, #8
 800471a:	d202      	bcs.n	8004722 <??zcl_append_report_config_record_6>
 800471c:	f05f 30ff 	movs.w	r0, #4294967295
 8004720:	e0f3      	b.n	800490a <??zcl_append_report_config_record_7>

08004722 <??zcl_append_report_config_record_6>:
 8004722:	7828      	ldrb	r0, [r5, #0]
 8004724:	55f0      	strb	r0, [r6, r7]
 8004726:	1c7f      	adds	r7, r7, #1
 8004728:	8869      	ldrh	r1, [r5, #2]
 800472a:	eb06 0007 	add.w	r0, r6, r7
 800472e:	f7fc fd93 	bl	8001258 <putle16>
 8004732:	1cbf      	adds	r7, r7, #2
 8004734:	7928      	ldrb	r0, [r5, #4]
 8004736:	55f0      	strb	r0, [r6, r7]
 8004738:	1c7f      	adds	r7, r7, #1
 800473a:	88e9      	ldrh	r1, [r5, #6]
 800473c:	eb06 0007 	add.w	r0, r6, r7
 8004740:	f7fc fd8a 	bl	8001258 <putle16>
 8004744:	1cbf      	adds	r7, r7, #2
 8004746:	8929      	ldrh	r1, [r5, #8]
 8004748:	eb06 0007 	add.w	r0, r6, r7
 800474c:	f7fc fd84 	bl	8001258 <putle16>
 8004750:	1cbf      	adds	r7, r7, #2
 8004752:	4648      	mov	r0, r9
 8004754:	b2c0      	uxtb	r0, r0
 8004756:	2800      	cmp	r0, #0
 8004758:	f000 80bd 	beq.w	80048d6 <??zcl_append_report_config_record_8>
 800475c:	7928      	ldrb	r0, [r5, #4]
 800475e:	f7fd fca3 	bl	80020a8 <ZbZclAttrTypeLength>
 8004762:	0004      	movs	r4, r0
 8004764:	2c00      	cmp	r4, #0
 8004766:	d101      	bne.n	800476c <??zcl_append_report_config_record_9>
 8004768:	2001      	movs	r0, #1
 800476a:	e0ce      	b.n	800490a <??zcl_append_report_config_record_7>

0800476c <??zcl_append_report_config_record_9>:
 800476c:	2c01      	cmp	r4, #1
 800476e:	d00e      	beq.n	800478e <??zcl_append_report_config_record_10>
 8004770:	f0c0 80af 	bcc.w	80048d2 <??zcl_append_report_config_record_11>
 8004774:	2c03      	cmp	r4, #3
 8004776:	d02f      	beq.n	80047d8 <??zcl_append_report_config_record_12>
 8004778:	d319      	bcc.n	80047ae <??zcl_append_report_config_record_13>
 800477a:	2c05      	cmp	r4, #5
 800477c:	d054      	beq.n	8004828 <??zcl_append_report_config_record_14>
 800477e:	d33f      	bcc.n	8004800 <??zcl_append_report_config_record_15>
 8004780:	2c07      	cmp	r4, #7
 8004782:	d07c      	beq.n	800487e <??zcl_append_report_config_record_16>
 8004784:	d365      	bcc.n	8004852 <??zcl_append_report_config_record_17>
 8004786:	2c08      	cmp	r4, #8
 8004788:	f000 808e 	beq.w	80048a8 <??zcl_append_report_config_record_18>
 800478c:	e0a1      	b.n	80048d2 <??zcl_append_report_config_record_11>

0800478e <??zcl_append_report_config_record_10>:
 800478e:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8004792:	2201      	movs	r2, #1
 8004794:	4b5f      	ldr	r3, [pc, #380]	@ (8004914 <??DataTable11_1>)
 8004796:	f001 ff13 	bl	80065c0 <__aeabi_cdrcmple>
 800479a:	d801      	bhi.n	80047a0 <??zcl_append_report_config_record_19>
 800479c:	2001      	movs	r0, #1
 800479e:	e0b4      	b.n	800490a <??zcl_append_report_config_record_7>

080047a0 <??zcl_append_report_config_record_19>:
 80047a0:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80047a4:	f001 ff4e 	bl	8006644 <__aeabi_d2iz>
 80047a8:	55f0      	strb	r0, [r6, r7]
 80047aa:	1c7f      	adds	r7, r7, #1
 80047ac:	e093      	b.n	80048d6 <??zcl_append_report_config_record_8>

080047ae <??zcl_append_report_config_record_13>:
 80047ae:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80047b2:	2201      	movs	r2, #1
 80047b4:	4b58      	ldr	r3, [pc, #352]	@ (8004918 <??DataTable11_2>)
 80047b6:	f001 ff03 	bl	80065c0 <__aeabi_cdrcmple>
 80047ba:	d801      	bhi.n	80047c0 <??zcl_append_report_config_record_20>
 80047bc:	2001      	movs	r0, #1
 80047be:	e0a4      	b.n	800490a <??zcl_append_report_config_record_7>

080047c0 <??zcl_append_report_config_record_20>:
 80047c0:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80047c4:	f001 ff3e 	bl	8006644 <__aeabi_d2iz>
 80047c8:	0001      	movs	r1, r0
 80047ca:	b289      	uxth	r1, r1
 80047cc:	eb06 0007 	add.w	r0, r6, r7
 80047d0:	f7fc fd42 	bl	8001258 <putle16>
 80047d4:	1cbf      	adds	r7, r7, #2
 80047d6:	e07e      	b.n	80048d6 <??zcl_append_report_config_record_8>

080047d8 <??zcl_append_report_config_record_12>:
 80047d8:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80047dc:	4a4f      	ldr	r2, [pc, #316]	@ (800491c <??DataTable11_3>)
 80047de:	4b50      	ldr	r3, [pc, #320]	@ (8004920 <??DataTable11_4>)
 80047e0:	f001 feee 	bl	80065c0 <__aeabi_cdrcmple>
 80047e4:	d801      	bhi.n	80047ea <??zcl_append_report_config_record_21>
 80047e6:	2001      	movs	r0, #1
 80047e8:	e08f      	b.n	800490a <??zcl_append_report_config_record_7>

080047ea <??zcl_append_report_config_record_21>:
 80047ea:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80047ee:	f001 ff51 	bl	8006694 <__aeabi_d2uiz>
 80047f2:	0001      	movs	r1, r0
 80047f4:	eb06 0007 	add.w	r0, r6, r7
 80047f8:	f7fc fd34 	bl	8001264 <putle24>
 80047fc:	1cff      	adds	r7, r7, #3
 80047fe:	e06a      	b.n	80048d6 <??zcl_append_report_config_record_8>

08004800 <??zcl_append_report_config_record_15>:
 8004800:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8004804:	4a47      	ldr	r2, [pc, #284]	@ (8004924 <??DataTable11_5>)
 8004806:	4b48      	ldr	r3, [pc, #288]	@ (8004928 <??DataTable11_6>)
 8004808:	f001 feda 	bl	80065c0 <__aeabi_cdrcmple>
 800480c:	d801      	bhi.n	8004812 <??zcl_append_report_config_record_22>
 800480e:	2001      	movs	r0, #1
 8004810:	e07b      	b.n	800490a <??zcl_append_report_config_record_7>

08004812 <??zcl_append_report_config_record_22>:
 8004812:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8004816:	f001 ff3d 	bl	8006694 <__aeabi_d2uiz>
 800481a:	0001      	movs	r1, r0
 800481c:	eb06 0007 	add.w	r0, r6, r7
 8004820:	f7fc fd2c 	bl	800127c <putle32>
 8004824:	1d3f      	adds	r7, r7, #4
 8004826:	e056      	b.n	80048d6 <??zcl_append_report_config_record_8>

08004828 <??zcl_append_report_config_record_14>:
 8004828:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800482c:	4a3f      	ldr	r2, [pc, #252]	@ (800492c <??DataTable11_7>)
 800482e:	4b40      	ldr	r3, [pc, #256]	@ (8004930 <??DataTable11_8>)
 8004830:	f001 fec6 	bl	80065c0 <__aeabi_cdrcmple>
 8004834:	d801      	bhi.n	800483a <??zcl_append_report_config_record_23>
 8004836:	2001      	movs	r0, #1
 8004838:	e067      	b.n	800490a <??zcl_append_report_config_record_7>

0800483a <??zcl_append_report_config_record_23>:
 800483a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800483e:	f001 ff79 	bl	8006734 <__aeabi_d2ulz>
 8004842:	0002      	movs	r2, r0
 8004844:	000b      	movs	r3, r1
 8004846:	eb06 0007 	add.w	r0, r6, r7
 800484a:	f7fc fd22 	bl	8001292 <putle40>
 800484e:	1d7f      	adds	r7, r7, #5
 8004850:	e041      	b.n	80048d6 <??zcl_append_report_config_record_8>

08004852 <??zcl_append_report_config_record_17>:
 8004852:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8004856:	f07f 021e 	mvns.w	r2, #30
 800485a:	4b36      	ldr	r3, [pc, #216]	@ (8004934 <??DataTable11_9>)
 800485c:	f001 feb0 	bl	80065c0 <__aeabi_cdrcmple>
 8004860:	d801      	bhi.n	8004866 <??zcl_append_report_config_record_24>
 8004862:	2001      	movs	r0, #1
 8004864:	e051      	b.n	800490a <??zcl_append_report_config_record_7>

08004866 <??zcl_append_report_config_record_24>:
 8004866:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800486a:	f001 ff63 	bl	8006734 <__aeabi_d2ulz>
 800486e:	0002      	movs	r2, r0
 8004870:	000b      	movs	r3, r1
 8004872:	eb06 0007 	add.w	r0, r6, r7
 8004876:	f7fc fd16 	bl	80012a6 <putle48>
 800487a:	1dbf      	adds	r7, r7, #6
 800487c:	e02b      	b.n	80048d6 <??zcl_append_report_config_record_8>

0800487e <??zcl_append_report_config_record_16>:
 800487e:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8004882:	2201      	movs	r2, #1
 8004884:	4b2c      	ldr	r3, [pc, #176]	@ (8004938 <??DataTable11_10>)
 8004886:	f001 fe9b 	bl	80065c0 <__aeabi_cdrcmple>
 800488a:	d801      	bhi.n	8004890 <??zcl_append_report_config_record_25>
 800488c:	2001      	movs	r0, #1
 800488e:	e03c      	b.n	800490a <??zcl_append_report_config_record_7>

08004890 <??zcl_append_report_config_record_25>:
 8004890:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8004894:	f001 ff4e 	bl	8006734 <__aeabi_d2ulz>
 8004898:	0002      	movs	r2, r0
 800489a:	000b      	movs	r3, r1
 800489c:	eb06 0007 	add.w	r0, r6, r7
 80048a0:	f7fc fd10 	bl	80012c4 <putle56>
 80048a4:	1dff      	adds	r7, r7, #7
 80048a6:	e016      	b.n	80048d6 <??zcl_append_report_config_record_8>

080048a8 <??zcl_append_report_config_record_18>:
 80048a8:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80048ac:	2201      	movs	r2, #1
 80048ae:	4b23      	ldr	r3, [pc, #140]	@ (800493c <??DataTable11_11>)
 80048b0:	f001 fe86 	bl	80065c0 <__aeabi_cdrcmple>
 80048b4:	d801      	bhi.n	80048ba <??zcl_append_report_config_record_26>
 80048b6:	2001      	movs	r0, #1
 80048b8:	e027      	b.n	800490a <??zcl_append_report_config_record_7>

080048ba <??zcl_append_report_config_record_26>:
 80048ba:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80048be:	f001 ff39 	bl	8006734 <__aeabi_d2ulz>
 80048c2:	0002      	movs	r2, r0
 80048c4:	000b      	movs	r3, r1
 80048c6:	eb06 0007 	add.w	r0, r6, r7
 80048ca:	f7fc fd0a 	bl	80012e2 <putle64>
 80048ce:	3708      	adds	r7, #8
 80048d0:	e001      	b.n	80048d6 <??zcl_append_report_config_record_8>

080048d2 <??zcl_append_report_config_record_11>:
 80048d2:	2001      	movs	r0, #1
 80048d4:	e019      	b.n	800490a <??zcl_append_report_config_record_7>

080048d6 <??zcl_append_report_config_record_8>:
 80048d6:	e017      	b.n	8004908 <??zcl_append_report_config_record_27>

080048d8 <??zcl_append_report_config_record_1>:
 80048d8:	f1b8 0f08 	cmp.w	r8, #8
 80048dc:	d202      	bcs.n	80048e4 <??zcl_append_report_config_record_28>
 80048de:	f05f 30ff 	movs.w	r0, #4294967295
 80048e2:	e012      	b.n	800490a <??zcl_append_report_config_record_7>

080048e4 <??zcl_append_report_config_record_28>:
 80048e4:	7828      	ldrb	r0, [r5, #0]
 80048e6:	55f0      	strb	r0, [r6, r7]
 80048e8:	1c7f      	adds	r7, r7, #1
 80048ea:	8869      	ldrh	r1, [r5, #2]
 80048ec:	eb06 0007 	add.w	r0, r6, r7
 80048f0:	f7fc fcb2 	bl	8001258 <putle16>
 80048f4:	1cbf      	adds	r7, r7, #2
 80048f6:	8b29      	ldrh	r1, [r5, #24]
 80048f8:	eb06 0007 	add.w	r0, r6, r7
 80048fc:	f7fc fcac 	bl	8001258 <putle16>
 8004900:	1cbf      	adds	r7, r7, #2
 8004902:	e001      	b.n	8004908 <??zcl_append_report_config_record_27>

08004904 <??zcl_append_report_config_record_2>:
 8004904:	2001      	movs	r0, #1
 8004906:	e000      	b.n	800490a <??zcl_append_report_config_record_7>

08004908 <??zcl_append_report_config_record_27>:
 8004908:	0038      	movs	r0, r7

0800490a <??zcl_append_report_config_record_7>:
 800490a:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}
	...

08004910 <??DataTable11>:
 8004910:	0000 3ff0                                   ...?

08004914 <??DataTable11_1>:
 8004914:	e000 406f                                   ..o@

08004918 <??DataTable11_2>:
 8004918:	ffe0 40ef                                   ...@

0800491c <??DataTable11_3>:
 800491c:	0001 e000                                   ....

08004920 <??DataTable11_4>:
 8004920:	ffff 416f                                   ..oA

08004924 <??DataTable11_5>:
 8004924:	0001 ffe0                                   ....

08004928 <??DataTable11_6>:
 8004928:	ffff 41ef                                   ...A

0800492c <??DataTable11_7>:
 800492c:	e001 ffff                                   ....

08004930 <??DataTable11_8>:
 8004930:	ffff 426f                                   ..oB

08004934 <??DataTable11_9>:
 8004934:	ffff 42ef                                   ...B

08004938 <??DataTable11_10>:
 8004938:	0000 4370                                   ..pC

0800493c <??DataTable11_11>:
 800493c:	0000 43f0                                   ...C

08004940 <ZbZclAttrReportConfigReq>:
 8004940:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004944:	b09b      	sub	sp, #108	@ 0x6c
 8004946:	0004      	movs	r4, r0
 8004948:	000d      	movs	r5, r1
 800494a:	001e      	movs	r6, r3
 800494c:	2700      	movs	r7, #0
 800494e:	7c28      	ldrb	r0, [r5, #16]
 8004950:	2800      	cmp	r0, #0
 8004952:	d002      	beq.n	800495a <??ZbZclAttrReportConfigReq_0>
 8004954:	7c28      	ldrb	r0, [r5, #16]
 8004956:	2807      	cmp	r0, #7
 8004958:	d301      	bcc.n	800495e <??ZbZclAttrReportConfigReq_1>

0800495a <??ZbZclAttrReportConfigReq_0>:
 800495a:	2001      	movs	r0, #1
 800495c:	e059      	b.n	8004a12 <??ZbZclAttrReportConfigReq_2>

0800495e <??ZbZclAttrReportConfigReq_1>:
 800495e:	f05f 0800 	movs.w	r8, #0

08004962 <??ZbZclAttrReportConfigReq_3>:
 8004962:	7c28      	ldrb	r0, [r5, #16]
 8004964:	4580      	cmp	r8, r0
 8004966:	d215      	bcs.n	8004994 <??ZbZclAttrReportConfigReq_4>
 8004968:	ea5f 1048 	movs.w	r0, r8, lsl #5
 800496c:	4428      	add	r0, r5
 800496e:	f110 0918 	adds.w	r9, r0, #24
 8004972:	f1d7 0239 	rsbs	r2, r7, #57	@ 0x39
 8004976:	a80c      	add	r0, sp, #48	@ 0x30
 8004978:	eb00 0107 	add.w	r1, r0, r7
 800497c:	4648      	mov	r0, r9
 800497e:	f7ff feab 	bl	80046d8 <zcl_append_report_config_record>
 8004982:	0001      	movs	r1, r0
 8004984:	2901      	cmp	r1, #1
 8004986:	da01      	bge.n	800498c <??ZbZclAttrReportConfigReq_5>
 8004988:	2001      	movs	r0, #1
 800498a:	e042      	b.n	8004a12 <??ZbZclAttrReportConfigReq_2>

0800498c <??ZbZclAttrReportConfigReq_5>:
 800498c:	19cf      	adds	r7, r1, r7
 800498e:	f118 0801 	adds.w	r8, r8, #1
 8004992:	e7e6      	b.n	8004962 <??ZbZclAttrReportConfigReq_3>

08004994 <??ZbZclAttrReportConfigReq_4>:
 8004994:	f05f 0930 	movs.w	r9, #48	@ 0x30
 8004998:	f05f 0a00 	movs.w	sl, #0
 800499c:	46eb      	mov	fp, sp
 800499e:	4652      	mov	r2, sl
 80049a0:	4649      	mov	r1, r9
 80049a2:	4658      	mov	r0, fp
 80049a4:	f001 f94d 	bl	8005c42 <__aeabi_memset>
 80049a8:	2000      	movs	r0, #0
 80049aa:	f88d 001a 	strb.w	r0, [sp, #26]
 80049ae:	8a20      	ldrh	r0, [r4, #16]
 80049b0:	2800      	cmp	r0, #0
 80049b2:	d001      	beq.n	80049b8 <??ZbZclAttrReportConfigReq_6>
 80049b4:	2001      	movs	r0, #1
 80049b6:	e000      	b.n	80049ba <??ZbZclAttrReportConfigReq_7>

080049b8 <??ZbZclAttrReportConfigReq_6>:
 80049b8:	2000      	movs	r0, #0

080049ba <??ZbZclAttrReportConfigReq_7>:
 80049ba:	f88d 001b 	strb.w	r0, [sp, #27]
 80049be:	8a20      	ldrh	r0, [r4, #16]
 80049c0:	f8ad 001e 	strh.w	r0, [sp, #30]
 80049c4:	2006      	movs	r0, #6
 80049c6:	f88d 0021 	strb.w	r0, [sp, #33]	@ 0x21
 80049ca:	f00b fb70 	bl	80100ae <ZbZclGetNextSeqnum>
 80049ce:	f88d 0020 	strb.w	r0, [sp, #32]
 80049d2:	4668      	mov	r0, sp
 80049d4:	0029      	movs	r1, r5
 80049d6:	2210      	movs	r2, #16
 80049d8:	f00e ff9b 	bl	8013912 <__aeabi_memcpy>
 80049dc:	8aa0      	ldrh	r0, [r4, #20]
 80049de:	f8ad 0010 	strh.w	r0, [sp, #16]
 80049e2:	89a0      	ldrh	r0, [r4, #12]
 80049e4:	f8ad 0012 	strh.w	r0, [sp, #18]
 80049e8:	7ba0      	ldrb	r0, [r4, #14]
 80049ea:	f8ad 0014 	strh.w	r0, [sp, #20]
 80049ee:	8ae0      	ldrh	r0, [r4, #22]
 80049f0:	f8ad 0016 	strh.w	r0, [sp, #22]
 80049f4:	7e20      	ldrb	r0, [r4, #24]
 80049f6:	f88d 0018 	strb.w	r0, [sp, #24]
 80049fa:	7e60      	ldrb	r0, [r4, #25]
 80049fc:	f88d 0019 	strb.w	r0, [sp, #25]
 8004a00:	a80c      	add	r0, sp, #48	@ 0x30
 8004a02:	9009      	str	r0, [sp, #36]	@ 0x24
 8004a04:	970a      	str	r7, [sp, #40]	@ 0x28
 8004a06:	0033      	movs	r3, r6
 8004a08:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8004a0a:	4669      	mov	r1, sp
 8004a0c:	68a0      	ldr	r0, [r4, #8]
 8004a0e:	f00b fb79 	bl	8010104 <ZbZclCommandReq>

08004a12 <??ZbZclAttrReportConfigReq_2>:
 8004a12:	b01d      	add	sp, #116	@ 0x74
 8004a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004a18 <ZbZclAttrReportReadReq>:
 8004a18:	e92d 4ff6 	stmdb	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a1c:	b09b      	sub	sp, #108	@ 0x6c
 8004a1e:	0005      	movs	r5, r0
 8004a20:	000e      	movs	r6, r1
 8004a22:	001f      	movs	r7, r3
 8004a24:	2400      	movs	r4, #0
 8004a26:	7c30      	ldrb	r0, [r6, #16]
 8004a28:	2800      	cmp	r0, #0
 8004a2a:	d002      	beq.n	8004a32 <??ZbZclAttrReportReadReq_0>
 8004a2c:	7c30      	ldrb	r0, [r6, #16]
 8004a2e:	2807      	cmp	r0, #7
 8004a30:	d301      	bcc.n	8004a36 <??ZbZclAttrReportReadReq_1>

08004a32 <??ZbZclAttrReportReadReq_0>:
 8004a32:	2001      	movs	r0, #1
 8004a34:	e050      	b.n	8004ad8 <??ZbZclAttrReportReadReq_2>

08004a36 <??ZbZclAttrReportReadReq_1>:
 8004a36:	f05f 0800 	movs.w	r8, #0

08004a3a <??ZbZclAttrReportReadReq_3>:
 8004a3a:	7c30      	ldrb	r0, [r6, #16]
 8004a3c:	4580      	cmp	r8, r0
 8004a3e:	d217      	bcs.n	8004a70 <??ZbZclAttrReportReadReq_4>
 8004a40:	1ce0      	adds	r0, r4, #3
 8004a42:	283a      	cmp	r0, #58	@ 0x3a
 8004a44:	d301      	bcc.n	8004a4a <??ZbZclAttrReportReadReq_5>
 8004a46:	2001      	movs	r0, #1
 8004a48:	e046      	b.n	8004ad8 <??ZbZclAttrReportReadReq_2>

08004a4a <??ZbZclAttrReportReadReq_5>:
 8004a4a:	ea5f 1048 	movs.w	r0, r8, lsl #5
 8004a4e:	4430      	add	r0, r6
 8004a50:	7e00      	ldrb	r0, [r0, #24]
 8004a52:	a90c      	add	r1, sp, #48	@ 0x30
 8004a54:	5508      	strb	r0, [r1, r4]
 8004a56:	1c64      	adds	r4, r4, #1
 8004a58:	ea5f 1048 	movs.w	r0, r8, lsl #5
 8004a5c:	4430      	add	r0, r6
 8004a5e:	8b41      	ldrh	r1, [r0, #26]
 8004a60:	a80c      	add	r0, sp, #48	@ 0x30
 8004a62:	4420      	add	r0, r4
 8004a64:	f7fc fbf8 	bl	8001258 <putle16>
 8004a68:	1ca4      	adds	r4, r4, #2
 8004a6a:	f118 0801 	adds.w	r8, r8, #1
 8004a6e:	e7e4      	b.n	8004a3a <??ZbZclAttrReportReadReq_3>

08004a70 <??ZbZclAttrReportReadReq_4>:
 8004a70:	f05f 0930 	movs.w	r9, #48	@ 0x30
 8004a74:	f05f 0a00 	movs.w	sl, #0
 8004a78:	46eb      	mov	fp, sp
 8004a7a:	4652      	mov	r2, sl
 8004a7c:	4649      	mov	r1, r9
 8004a7e:	4658      	mov	r0, fp
 8004a80:	f001 f8df 	bl	8005c42 <__aeabi_memset>
 8004a84:	2000      	movs	r0, #0
 8004a86:	f88d 001a 	strb.w	r0, [sp, #26]
 8004a8a:	2008      	movs	r0, #8
 8004a8c:	f88d 0021 	strb.w	r0, [sp, #33]	@ 0x21
 8004a90:	f00b fb0d 	bl	80100ae <ZbZclGetNextSeqnum>
 8004a94:	f88d 0020 	strb.w	r0, [sp, #32]
 8004a98:	4668      	mov	r0, sp
 8004a9a:	0031      	movs	r1, r6
 8004a9c:	2210      	movs	r2, #16
 8004a9e:	f00e ff38 	bl	8013912 <__aeabi_memcpy>
 8004aa2:	8aa8      	ldrh	r0, [r5, #20]
 8004aa4:	f8ad 0010 	strh.w	r0, [sp, #16]
 8004aa8:	89a8      	ldrh	r0, [r5, #12]
 8004aaa:	f8ad 0012 	strh.w	r0, [sp, #18]
 8004aae:	7ba8      	ldrb	r0, [r5, #14]
 8004ab0:	f8ad 0014 	strh.w	r0, [sp, #20]
 8004ab4:	8ae8      	ldrh	r0, [r5, #22]
 8004ab6:	f8ad 0016 	strh.w	r0, [sp, #22]
 8004aba:	7e28      	ldrb	r0, [r5, #24]
 8004abc:	f88d 0018 	strb.w	r0, [sp, #24]
 8004ac0:	7e68      	ldrb	r0, [r5, #25]
 8004ac2:	f88d 0019 	strb.w	r0, [sp, #25]
 8004ac6:	a80c      	add	r0, sp, #48	@ 0x30
 8004ac8:	9009      	str	r0, [sp, #36]	@ 0x24
 8004aca:	940a      	str	r4, [sp, #40]	@ 0x28
 8004acc:	003b      	movs	r3, r7
 8004ace:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8004ad0:	4669      	mov	r1, sp
 8004ad2:	68a8      	ldr	r0, [r5, #8]
 8004ad4:	f00b fb16 	bl	8010104 <ZbZclCommandReq>

08004ad8 <??ZbZclAttrReportReadReq_2>:
 8004ad8:	b01d      	add	sp, #116	@ 0x74
 8004ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004ade <ZbZclAttrReportConfigDefault>:
 8004ade:	e92d 47fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ae2:	0007      	movs	r7, r0
 8004ae4:	4688      	mov	r8, r1
 8004ae6:	4691      	mov	r9, r2
 8004ae8:	469a      	mov	sl, r3
 8004aea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004aec:	4641      	mov	r1, r8
 8004aee:	b289      	uxth	r1, r1
 8004af0:	0038      	movs	r0, r7
 8004af2:	f7fc fc34 	bl	800135e <ZbZclAttrFind>
 8004af6:	0005      	movs	r5, r0
 8004af8:	2d00      	cmp	r5, #0
 8004afa:	d101      	bne.n	8004b00 <??ZbZclAttrReportConfigDefault_0>
 8004afc:	2086      	movs	r0, #134	@ 0x86
 8004afe:	e02b      	b.n	8004b58 <??ZbZclAttrReportConfigDefault_1>

08004b00 <??ZbZclAttrReportConfigDefault_0>:
 8004b00:	68a8      	ldr	r0, [r5, #8]
 8004b02:	7900      	ldrb	r0, [r0, #4]
 8004b04:	0780      	lsls	r0, r0, #30
 8004b06:	d401      	bmi.n	8004b0c <??ZbZclAttrReportConfigDefault_2>
 8004b08:	208c      	movs	r0, #140	@ 0x8c
 8004b0a:	e025      	b.n	8004b58 <??ZbZclAttrReportConfigDefault_1>

08004b0c <??ZbZclAttrReportConfigDefault_2>:
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	4641      	mov	r1, r8
 8004b10:	b289      	uxth	r1, r1
 8004b12:	0038      	movs	r0, r7
 8004b14:	f7fe ff39 	bl	800398a <zcl_reporting_find>
 8004b18:	0006      	movs	r6, r0
 8004b1a:	2e00      	cmp	r6, #0
 8004b1c:	d101      	bne.n	8004b22 <??ZbZclAttrReportConfigDefault_3>
 8004b1e:	208b      	movs	r0, #139	@ 0x8b
 8004b20:	e01a      	b.n	8004b58 <??ZbZclAttrReportConfigDefault_1>

08004b22 <??ZbZclAttrReportConfigDefault_3>:
 8004b22:	f8ad 9002 	strh.w	r9, [sp, #2]
 8004b26:	f8ad a000 	strh.w	sl, [sp]
 8004b2a:	4669      	mov	r1, sp
 8004b2c:	f10d 0002 	add.w	r0, sp, #2
 8004b30:	f7ff f888 	bl	8003c44 <zcl_reporting_check_default_intvl>
 8004b34:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8004b38:	84b0      	strh	r0, [r6, #36]	@ 0x24
 8004b3a:	f8bd 0000 	ldrh.w	r0, [sp]
 8004b3e:	84f0      	strh	r0, [r6, #38]	@ 0x26
 8004b40:	2c00      	cmp	r4, #0
 8004b42:	d003      	beq.n	8004b4c <??ZbZclAttrReportConfigDefault_4>
 8004b44:	ed94 0b00 	vldr	d0, [r4]
 8004b48:	ed86 0b0c 	vstr	d0, [r6, #48]	@ 0x30

08004b4c <??ZbZclAttrReportConfigDefault_4>:
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	0031      	movs	r1, r6
 8004b50:	68b8      	ldr	r0, [r7, #8]
 8004b52:	f7ff f8a7 	bl	8003ca4 <zcl_reporting_reset_defaults>
 8004b56:	2000      	movs	r0, #0

08004b58 <??ZbZclAttrReportConfigDefault_1>:
 8004b58:	e8bd 87f6 	ldmia.w	sp!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, pc}

08004b5c <ZbZclClusterReportCallbackAttach>:
 8004b5c:	65c1      	str	r1, [r0, #92]	@ 0x5c
 8004b5e:	4770      	bx	lr

08004b60 <zcl_cluster_command_dummy>:
 8004b60:	0003      	movs	r3, r0
 8004b62:	20ff      	movs	r0, #255	@ 0xff
 8004b64:	4770      	bx	lr

08004b66 <ZbZclClusterAlloc>:
 8004b66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b6a:	0006      	movs	r6, r0
 8004b6c:	000f      	movs	r7, r1
 8004b6e:	4698      	mov	r8, r3
 8004b70:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8004b72:	2f6c      	cmp	r7, #108	@ 0x6c
 8004b74:	d201      	bcs.n	8004b7a <??ZbZclClusterAlloc_0>
 8004b76:	2000      	movs	r0, #0
 8004b78:	e083      	b.n	8004c82 <??ZbZclClusterAlloc_1>

08004b7a <??ZbZclClusterAlloc_0>:
 8004b7a:	f20f 2914 	addw	r9, pc, #532	@ 0x214
 8004b7e:	2300      	movs	r3, #0
 8004b80:	464a      	mov	r2, r9
 8004b82:	0039      	movs	r1, r7
 8004b84:	0030      	movs	r0, r6
 8004b86:	f00b fc53 	bl	8010430 <zb_heap_alloc>
 8004b8a:	0004      	movs	r4, r0
 8004b8c:	2c00      	cmp	r4, #0
 8004b8e:	d101      	bne.n	8004b94 <??ZbZclClusterAlloc_2>
 8004b90:	2000      	movs	r0, #0
 8004b92:	e076      	b.n	8004c82 <??ZbZclClusterAlloc_1>

08004b94 <??ZbZclClusterAlloc_2>:
 8004b94:	9701      	str	r7, [sp, #4]
 8004b96:	f05f 0a00 	movs.w	sl, #0
 8004b9a:	46a3      	mov	fp, r4
 8004b9c:	4652      	mov	r2, sl
 8004b9e:	9901      	ldr	r1, [sp, #4]
 8004ba0:	4658      	mov	r0, fp
 8004ba2:	f001 f84e 	bl	8005c42 <__aeabi_memset>
 8004ba6:	6024      	str	r4, [r4, #0]
 8004ba8:	6064      	str	r4, [r4, #4]
 8004baa:	60a6      	str	r6, [r4, #8]
 8004bac:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 8004bb0:	81a0      	strh	r0, [r4, #12]
 8004bb2:	f884 800e 	strb.w	r8, [r4, #14]
 8004bb6:	2000      	movs	r0, #0
 8004bb8:	8220      	strh	r0, [r4, #16]
 8004bba:	f44f 7082 	mov.w	r0, #260	@ 0x104
 8004bbe:	82a0      	strh	r0, [r4, #20]
 8004bc0:	200f      	movs	r0, #15
 8004bc2:	82e0      	strh	r0, [r4, #22]
 8004bc4:	2001      	movs	r0, #1
 8004bc6:	7620      	strb	r0, [r4, #24]
 8004bc8:	2000      	movs	r0, #0
 8004bca:	7660      	strb	r0, [r4, #25]
 8004bcc:	2039      	movs	r0, #57	@ 0x39
 8004bce:	8360      	strh	r0, [r4, #26]
 8004bd0:	7725      	strb	r5, [r4, #28]
 8004bd2:	f114 0024 	adds.w	r0, r4, #36	@ 0x24
 8004bd6:	6260      	str	r0, [r4, #36]	@ 0x24
 8004bd8:	f114 0024 	adds.w	r0, r4, #36	@ 0x24
 8004bdc:	62a0      	str	r0, [r4, #40]	@ 0x28
 8004bde:	f114 0030 	adds.w	r0, r4, #48	@ 0x30
 8004be2:	6320      	str	r0, [r4, #48]	@ 0x30
 8004be4:	f114 0030 	adds.w	r0, r4, #48	@ 0x30
 8004be8:	6360      	str	r0, [r4, #52]	@ 0x34
 8004bea:	9400      	str	r4, [sp, #0]
 8004bec:	f8df 33d4 	ldr.w	r3, [pc, #980]	@ 8004fc4 <??DataTable5_1>
 8004bf0:	2281      	movs	r2, #129	@ 0x81
 8004bf2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004bf6:	0030      	movs	r0, r6
 8004bf8:	f00a ffb0 	bl	800fb5c <ZbMsgFilterRegister>
 8004bfc:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8004bfe:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8004c00:	2800      	cmp	r0, #0
 8004c02:	d104      	bne.n	8004c0e <??ZbZclClusterAlloc_3>
 8004c04:	0020      	movs	r0, r4
 8004c06:	f000 f870 	bl	8004cea <ZbZclClusterFree>
 8004c0a:	2000      	movs	r0, #0
 8004c0c:	e039      	b.n	8004c82 <??ZbZclClusterAlloc_1>

08004c0e <??ZbZclClusterAlloc_3>:
 8004c0e:	0022      	movs	r2, r4
 8004c10:	f8df 13b4 	ldr.w	r1, [pc, #948]	@ 8004fc8 <??DataTable5_2>
 8004c14:	0030      	movs	r0, r6
 8004c16:	f00b f85d 	bl	800fcd4 <ZbTimerAlloc>
 8004c1a:	63a0      	str	r0, [r4, #56]	@ 0x38
 8004c1c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8004c1e:	2800      	cmp	r0, #0
 8004c20:	d104      	bne.n	8004c2c <??ZbZclClusterAlloc_4>
 8004c22:	0020      	movs	r0, r4
 8004c24:	f000 f861 	bl	8004cea <ZbZclClusterFree>
 8004c28:	2000      	movs	r0, #0
 8004c2a:	e02a      	b.n	8004c82 <??ZbZclClusterAlloc_1>

08004c2c <??ZbZclClusterAlloc_4>:
 8004c2c:	0022      	movs	r2, r4
 8004c2e:	f20f 1125 	addw	r1, pc, #293	@ 0x125
 8004c32:	0030      	movs	r0, r6
 8004c34:	f00b f84e 	bl	800fcd4 <ZbTimerAlloc>
 8004c38:	6520      	str	r0, [r4, #80]	@ 0x50
 8004c3a:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8004c3c:	2800      	cmp	r0, #0
 8004c3e:	d104      	bne.n	8004c4a <??ZbZclClusterAlloc_5>
 8004c40:	0020      	movs	r0, r4
 8004c42:	f000 f852 	bl	8004cea <ZbZclClusterFree>
 8004c46:	2000      	movs	r0, #0
 8004c48:	e01b      	b.n	8004c82 <??ZbZclClusterAlloc_1>

08004c4a <??ZbZclClusterAlloc_5>:
 8004c4a:	21ac      	movs	r1, #172	@ 0xac
 8004c4c:	0020      	movs	r0, r4
 8004c4e:	f7fb fab2 	bl	80001b6 <ZbZclClusterSetMinSecurity>
 8004c52:	2201      	movs	r2, #1
 8004c54:	f8df 1374 	ldr.w	r1, [pc, #884]	@ 8004fcc <??DataTable5_3>
 8004c58:	0020      	movs	r0, r4
 8004c5a:	f7fe f8dd 	bl	8002e18 <ZbZclAttrAppendList>
 8004c5e:	2800      	cmp	r0, #0
 8004c60:	d007      	beq.n	8004c72 <??ZbZclClusterAlloc_6>
 8004c62:	2300      	movs	r3, #0
 8004c64:	464a      	mov	r2, r9
 8004c66:	0021      	movs	r1, r4
 8004c68:	0030      	movs	r0, r6
 8004c6a:	f00b fbf0 	bl	801044e <zb_heap_free>
 8004c6e:	2000      	movs	r0, #0
 8004c70:	e007      	b.n	8004c82 <??ZbZclClusterAlloc_1>

08004c72 <??ZbZclClusterAlloc_6>:
 8004c72:	2201      	movs	r2, #1
 8004c74:	2300      	movs	r3, #0
 8004c76:	f64f 71fd 	movw	r1, #65533	@ 0xfffd
 8004c7a:	0020      	movs	r0, r4
 8004c7c:	f7fd ffb5 	bl	8002bea <ZbZclAttrIntegerWrite>
 8004c80:	0020      	movs	r0, r4

08004c82 <??ZbZclClusterAlloc_1>:
 8004c82:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004c86 <ZbZclClusterAttach>:
 8004c86:	b510      	push	{r4, lr}
 8004c88:	0004      	movs	r4, r0
 8004c8a:	7ba0      	ldrb	r0, [r4, #14]
 8004c8c:	28ff      	cmp	r0, #255	@ 0xff
 8004c8e:	d104      	bne.n	8004c9a <??ZbZclClusterAttach_0>
 8004c90:	89a0      	ldrh	r0, [r4, #12]
 8004c92:	2800      	cmp	r0, #0
 8004c94:	d001      	beq.n	8004c9a <??ZbZclClusterAttach_0>
 8004c96:	89a0      	ldrh	r0, [r4, #12]
 8004c98:	280a      	cmp	r0, #10

08004c9a <??ZbZclClusterAttach_0>:
 8004c9a:	7ba0      	ldrb	r0, [r4, #14]
 8004c9c:	28ff      	cmp	r0, #255	@ 0xff
 8004c9e:	d00b      	beq.n	8004cb8 <??ZbZclClusterAttach_1>
 8004ca0:	7f23      	ldrb	r3, [r4, #28]
 8004ca2:	8aa2      	ldrh	r2, [r4, #20]
 8004ca4:	7ba1      	ldrb	r1, [r4, #14]
 8004ca6:	0020      	movs	r0, r4
 8004ca8:	f00b fb27 	bl	80102fa <ZbZclClusterBind>
 8004cac:	0001      	movs	r1, r0
 8004cae:	b2c9      	uxtb	r1, r1
 8004cb0:	2900      	cmp	r1, #0
 8004cb2:	d001      	beq.n	8004cb8 <??ZbZclClusterAttach_1>
 8004cb4:	b2c0      	uxtb	r0, r0
 8004cb6:	e005      	b.n	8004cc4 <??ZbZclClusterAttach_2>

08004cb8 <??ZbZclClusterAttach_1>:
 8004cb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004cba:	2800      	cmp	r0, #0
 8004cbc:	d101      	bne.n	8004cc2 <??ZbZclClusterAttach_3>
 8004cbe:	48c4      	ldr	r0, [pc, #784]	@ (8004fd0 <??DataTable5_4>)
 8004cc0:	65a0      	str	r0, [r4, #88]	@ 0x58

08004cc2 <??ZbZclClusterAttach_3>:
 8004cc2:	2000      	movs	r0, #0

08004cc4 <??ZbZclClusterAttach_2>:
 8004cc4:	bd10      	pop	{r4, pc}

08004cc6 <ZbZclClusterDetach>:
 8004cc6:	b510      	push	{r4, lr}
 8004cc8:	0004      	movs	r4, r0
 8004cca:	68a0      	ldr	r0, [r4, #8]
 8004ccc:	2800      	cmp	r0, #0
 8004cce:	d00b      	beq.n	8004ce8 <??ZbZclClusterDetach_0>

08004cd0 <??ZbZclClusterDetach_1>:
 8004cd0:	0020      	movs	r0, r4
 8004cd2:	f00b fb55 	bl	8010380 <ZbZclClusterUnbind>
 8004cd6:	0020      	movs	r0, r4
 8004cd8:	f00b fb7e 	bl	80103d8 <ZbZclClusterRemoveAlarmResetHandler>
 8004cdc:	7ba0      	ldrb	r0, [r4, #14]
 8004cde:	28ff      	cmp	r0, #255	@ 0xff
 8004ce0:	d002      	beq.n	8004ce8 <??ZbZclClusterDetach_0>
 8004ce2:	0020      	movs	r0, r4
 8004ce4:	f00b fad4 	bl	8010290 <ZbZclClusterEndpointRemove>

08004ce8 <??ZbZclClusterDetach_0>:
 8004ce8:	bd10      	pop	{r4, pc}

08004cea <ZbZclClusterFree>:
 8004cea:	b538      	push	{r3, r4, r5, lr}
 8004cec:	0005      	movs	r5, r0
 8004cee:	68ac      	ldr	r4, [r5, #8]
 8004cf0:	2c00      	cmp	r4, #0
 8004cf2:	d02d      	beq.n	8004d50 <??ZbZclClusterFree_0>

08004cf4 <??ZbZclClusterFree_1>:
 8004cf4:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8004cf6:	2800      	cmp	r0, #0
 8004cf8:	d004      	beq.n	8004d04 <??ZbZclClusterFree_2>
 8004cfa:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8004cfc:	f00b f83c 	bl	800fd78 <ZbTimerFree>
 8004d00:	2000      	movs	r0, #0
 8004d02:	6528      	str	r0, [r5, #80]	@ 0x50

08004d04 <??ZbZclClusterFree_2>:
 8004d04:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004d06:	2800      	cmp	r0, #0
 8004d08:	d004      	beq.n	8004d14 <??ZbZclClusterFree_3>
 8004d0a:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004d0c:	f00b f834 	bl	800fd78 <ZbTimerFree>
 8004d10:	2000      	movs	r0, #0
 8004d12:	63a8      	str	r0, [r5, #56]	@ 0x38

08004d14 <??ZbZclClusterFree_3>:
 8004d14:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8004d16:	2800      	cmp	r0, #0
 8004d18:	d005      	beq.n	8004d26 <??ZbZclClusterFree_4>
 8004d1a:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 8004d1c:	0020      	movs	r0, r4
 8004d1e:	f00a ff81 	bl	800fc24 <ZbMsgFilterRemove>
 8004d22:	2000      	movs	r0, #0
 8004d24:	62e8      	str	r0, [r5, #44]	@ 0x2c

08004d26 <??ZbZclClusterFree_4>:
 8004d26:	0028      	movs	r0, r5
 8004d28:	f7fe fe1d 	bl	8003966 <ZbZclReportCleanup>
 8004d2c:	0028      	movs	r0, r5
 8004d2e:	f7ff ffca 	bl	8004cc6 <ZbZclClusterDetach>
 8004d32:	0028      	movs	r0, r5
 8004d34:	f7fe f97c 	bl	8003030 <ZbZclAttrFreeList>
 8004d38:	6ea8      	ldr	r0, [r5, #104]	@ 0x68
 8004d3a:	2800      	cmp	r0, #0
 8004d3c:	d002      	beq.n	8004d44 <??ZbZclClusterFree_5>
 8004d3e:	0028      	movs	r0, r5
 8004d40:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8004d42:	4788      	blx	r1

08004d44 <??ZbZclClusterFree_5>:
 8004d44:	2300      	movs	r3, #0
 8004d46:	a212      	add	r2, pc, #72	@ (adr r2, 8004d90 <??DataTable4>)
 8004d48:	0029      	movs	r1, r5
 8004d4a:	0020      	movs	r0, r4
 8004d4c:	f00b fb7f 	bl	801044e <zb_heap_free>

08004d50 <??ZbZclClusterFree_0>:
 8004d50:	bd31      	pop	{r0, r4, r5, pc}
	...

08004d54 <zcl_cluster_persist_timer>:
 8004d54:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8004d56:	0005      	movs	r5, r0
 8004d58:	000e      	movs	r6, r1
 8004d5a:	0037      	movs	r7, r6
 8004d5c:	a902      	add	r1, sp, #8
 8004d5e:	0038      	movs	r0, r7
 8004d60:	f000 f818 	bl	8004d94 <zcl_persist_read_attrs>
 8004d64:	0004      	movs	r4, r0
 8004d66:	2c00      	cmp	r4, #0
 8004d68:	d010      	beq.n	8004d8c <??zcl_cluster_persist_timer_0>
 8004d6a:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 8004d6e:	9001      	str	r0, [sp, #4]
 8004d70:	9400      	str	r4, [sp, #0]
 8004d72:	7bbb      	ldrb	r3, [r7, #14]
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	7f3a      	ldrb	r2, [r7, #28]
 8004d78:	89b9      	ldrh	r1, [r7, #12]
 8004d7a:	68b8      	ldr	r0, [r7, #8]
 8004d7c:	f000 f92a 	bl	8004fd4 <zcl_persist_send_cache>
 8004d80:	2300      	movs	r3, #0
 8004d82:	a203      	add	r2, pc, #12	@ (adr r2, 8004d90 <??DataTable4>)
 8004d84:	0021      	movs	r1, r4
 8004d86:	68b8      	ldr	r0, [r7, #8]
 8004d88:	f00b fb61 	bl	801044e <zb_heap_free>

08004d8c <??zcl_cluster_persist_timer_0>:
 8004d8c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	...

08004d90 <??DataTable4>:
 8004d90:	0000 0000                                   ....

08004d94 <zcl_persist_read_attrs>:
 8004d94:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d98:	b08c      	sub	sp, #48	@ 0x30
 8004d9a:	0007      	movs	r7, r0
 8004d9c:	f05f 0900 	movs.w	r9, #0
 8004da0:	2600      	movs	r6, #0
 8004da2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004da4:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 8004da8:	4288      	cmp	r0, r1
 8004daa:	d001      	beq.n	8004db0 <??zcl_persist_read_attrs_0>
 8004dac:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004dae:	e000      	b.n	8004db2 <??zcl_persist_read_attrs_1>

08004db0 <??zcl_persist_read_attrs_0>:
 8004db0:	2400      	movs	r4, #0

08004db2 <??zcl_persist_read_attrs_1>:
 8004db2:	2c00      	cmp	r4, #0
 8004db4:	d01d      	beq.n	8004df2 <??zcl_persist_read_attrs_2>
 8004db6:	46a0      	mov	r8, r4
 8004db8:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004dbc:	7900      	ldrb	r0, [r0, #4]
 8004dbe:	0740      	lsls	r0, r0, #29
 8004dc0:	d50e      	bpl.n	8004de0 <??zcl_persist_read_attrs_3>

08004dc2 <??zcl_persist_read_attrs_4>:
 8004dc2:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8004dc6:	2800      	cmp	r0, #0
 8004dc8:	d004      	beq.n	8004dd4 <??zcl_persist_read_attrs_5>
 8004dca:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8004dce:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004dd2:	d300      	bcc.n	8004dd6 <??zcl_persist_read_attrs_6>

08004dd4 <??zcl_persist_read_attrs_5>:
 8004dd4:	e004      	b.n	8004de0 <??zcl_persist_read_attrs_3>

08004dd6 <??zcl_persist_read_attrs_6>:
 8004dd6:	1d36      	adds	r6, r6, #4
 8004dd8:	0030      	movs	r0, r6
 8004dda:	f8d8 6010 	ldr.w	r6, [r8, #16]
 8004dde:	1836      	adds	r6, r6, r0

08004de0 <??zcl_persist_read_attrs_3>:
 8004de0:	6820      	ldr	r0, [r4, #0]
 8004de2:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 8004de6:	4288      	cmp	r0, r1
 8004de8:	d001      	beq.n	8004dee <??zcl_persist_read_attrs_7>
 8004dea:	6824      	ldr	r4, [r4, #0]
 8004dec:	e7e1      	b.n	8004db2 <??zcl_persist_read_attrs_1>

08004dee <??zcl_persist_read_attrs_7>:
 8004dee:	2400      	movs	r4, #0
 8004df0:	e7df      	b.n	8004db2 <??zcl_persist_read_attrs_1>

08004df2 <??zcl_persist_read_attrs_2>:
 8004df2:	0030      	movs	r0, r6
 8004df4:	b280      	uxth	r0, r0
 8004df6:	2800      	cmp	r0, #0
 8004df8:	d101      	bne.n	8004dfe <??zcl_persist_read_attrs_8>
 8004dfa:	2000      	movs	r0, #0
 8004dfc:	e0dc      	b.n	8004fb8 <??zcl_persist_read_attrs_9>

08004dfe <??zcl_persist_read_attrs_8>:
 8004dfe:	2300      	movs	r3, #0
 8004e00:	a26f      	add	r2, pc, #444	@ (adr r2, 8004fc0 <??DataTable5>)
 8004e02:	0031      	movs	r1, r6
 8004e04:	b289      	uxth	r1, r1
 8004e06:	68b8      	ldr	r0, [r7, #8]
 8004e08:	f00b fb12 	bl	8010430 <zb_heap_alloc>
 8004e0c:	0005      	movs	r5, r0
 8004e0e:	2d00      	cmp	r5, #0
 8004e10:	d101      	bne.n	8004e16 <??zcl_persist_read_attrs_10>
 8004e12:	2000      	movs	r0, #0
 8004e14:	e0d0      	b.n	8004fb8 <??zcl_persist_read_attrs_9>

08004e16 <??zcl_persist_read_attrs_10>:
 8004e16:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004e18:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 8004e1c:	4288      	cmp	r0, r1
 8004e1e:	d001      	beq.n	8004e24 <??zcl_persist_read_attrs_11>
 8004e20:	6a7c      	ldr	r4, [r7, #36]	@ 0x24
 8004e22:	e000      	b.n	8004e26 <??zcl_persist_read_attrs_12>

08004e24 <??zcl_persist_read_attrs_11>:
 8004e24:	2400      	movs	r4, #0

08004e26 <??zcl_persist_read_attrs_12>:
 8004e26:	2c00      	cmp	r4, #0
 8004e28:	f000 80c2 	beq.w	8004fb0 <??zcl_persist_read_attrs_13>
 8004e2c:	46a0      	mov	r8, r4
 8004e2e:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004e32:	7900      	ldrb	r0, [r0, #4]
 8004e34:	0740      	lsls	r0, r0, #29
 8004e36:	f140 80b2 	bpl.w	8004f9e <??zcl_persist_read_attrs_14>

08004e3a <??zcl_persist_read_attrs_15>:
 8004e3a:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004e3e:	7900      	ldrb	r0, [r0, #4]
 8004e40:	06c0      	lsls	r0, r0, #27
 8004e42:	d565      	bpl.n	8004f10 <??zcl_persist_read_attrs_16>
 8004e44:	4648      	mov	r0, r9
 8004e46:	b280      	uxth	r0, r0
 8004e48:	4428      	add	r0, r5
 8004e4a:	1d00      	adds	r0, r0, #4
 8004e4c:	9001      	str	r0, [sp, #4]
 8004e4e:	ebb6 0009 	subs.w	r0, r6, r9
 8004e52:	1f00      	subs	r0, r0, #4
 8004e54:	f8ad 0000 	strh.w	r0, [sp]
 8004e58:	2020      	movs	r0, #32
 8004e5a:	9003      	str	r0, [sp, #12]
 8004e5c:	2000      	movs	r0, #0
 8004e5e:	9002      	str	r0, [sp, #8]
 8004e60:	f10d 0b10 	add.w	fp, sp, #16
 8004e64:	9a02      	ldr	r2, [sp, #8]
 8004e66:	9903      	ldr	r1, [sp, #12]
 8004e68:	4658      	mov	r0, fp
 8004e6a:	f000 feea 	bl	8005c42 <__aeabi_memset>
 8004e6e:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004e72:	9004      	str	r0, [sp, #16]
 8004e74:	2000      	movs	r0, #0
 8004e76:	f88d 0014 	strb.w	r0, [sp, #20]
 8004e7a:	9801      	ldr	r0, [sp, #4]
 8004e7c:	9006      	str	r0, [sp, #24]
 8004e7e:	f8bd 0000 	ldrh.w	r0, [sp]
 8004e82:	9007      	str	r0, [sp, #28]
 8004e84:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8004e86:	900b      	str	r0, [sp, #44]	@ 0x2c
 8004e88:	aa04      	add	r2, sp, #16
 8004e8a:	4641      	mov	r1, r8
 8004e8c:	0038      	movs	r0, r7
 8004e8e:	f7fe f89b 	bl	8002fc8 <ZbZclAttrCallbackExec>
 8004e92:	4683      	mov	fp, r0
 8004e94:	4658      	mov	r0, fp
 8004e96:	b2c0      	uxtb	r0, r0
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	f040 8080 	bne.w	8004f9e <??zcl_persist_read_attrs_14>

08004e9e <??zcl_persist_read_attrs_17>:
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	f8bd 2000 	ldrh.w	r2, [sp]
 8004ea4:	9901      	ldr	r1, [sp, #4]
 8004ea6:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004eaa:	7880      	ldrb	r0, [r0, #2]
 8004eac:	f7fd f987 	bl	80021be <ZbZclAttrParseLength>
 8004eb0:	4682      	mov	sl, r0
 8004eb2:	f1ba 0f01 	cmp.w	sl, #1
 8004eb6:	db02      	blt.n	8004ebe <??zcl_persist_read_attrs_18>
 8004eb8:	f5ba 3f80 	cmp.w	sl, #65536	@ 0x10000
 8004ebc:	db00      	blt.n	8004ec0 <??zcl_persist_read_attrs_19>

08004ebe <??zcl_persist_read_attrs_18>:
 8004ebe:	e06e      	b.n	8004f9e <??zcl_persist_read_attrs_14>

08004ec0 <??zcl_persist_read_attrs_19>:
 8004ec0:	0030      	movs	r0, r6
 8004ec2:	b280      	uxth	r0, r0
 8004ec4:	4649      	mov	r1, r9
 8004ec6:	b289      	uxth	r1, r1
 8004ec8:	fa11 f18a 	uxtah	r1, r1, sl
 8004ecc:	1d09      	adds	r1, r1, #4
 8004ece:	4288      	cmp	r0, r1
 8004ed0:	d207      	bcs.n	8004ee2 <??zcl_persist_read_attrs_20>
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	a23a      	add	r2, pc, #232	@ (adr r2, 8004fc0 <??DataTable5>)
 8004ed6:	0029      	movs	r1, r5
 8004ed8:	68b8      	ldr	r0, [r7, #8]
 8004eda:	f00b fab8 	bl	801044e <zb_heap_free>
 8004ede:	2000      	movs	r0, #0
 8004ee0:	e06a      	b.n	8004fb8 <??zcl_persist_read_attrs_9>

08004ee2 <??zcl_persist_read_attrs_20>:
 8004ee2:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004ee6:	8801      	ldrh	r1, [r0, #0]
 8004ee8:	4648      	mov	r0, r9
 8004eea:	b280      	uxth	r0, r0
 8004eec:	4428      	add	r0, r5
 8004eee:	f7fc f9b3 	bl	8001258 <putle16>
 8004ef2:	f119 0902 	adds.w	r9, r9, #2
 8004ef6:	4650      	mov	r0, sl
 8004ef8:	0001      	movs	r1, r0
 8004efa:	b289      	uxth	r1, r1
 8004efc:	4648      	mov	r0, r9
 8004efe:	b280      	uxth	r0, r0
 8004f00:	4428      	add	r0, r5
 8004f02:	f7fc f9a9 	bl	8001258 <putle16>
 8004f06:	f119 0902 	adds.w	r9, r9, #2
 8004f0a:	eb1a 0909 	adds.w	r9, sl, r9
 8004f0e:	e046      	b.n	8004f9e <??zcl_persist_read_attrs_14>

08004f10 <??zcl_persist_read_attrs_16>:
 8004f10:	2300      	movs	r3, #0
 8004f12:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8004f16:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8004f1a:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004f1e:	7880      	ldrb	r0, [r0, #2]
 8004f20:	f7fd f94d 	bl	80021be <ZbZclAttrParseLength>
 8004f24:	4682      	mov	sl, r0
 8004f26:	f1ba 0f01 	cmp.w	sl, #1
 8004f2a:	db02      	blt.n	8004f32 <??zcl_persist_read_attrs_21>
 8004f2c:	f5ba 3f80 	cmp.w	sl, #65536	@ 0x10000
 8004f30:	db00      	blt.n	8004f34 <??zcl_persist_read_attrs_22>

08004f32 <??zcl_persist_read_attrs_21>:
 8004f32:	e034      	b.n	8004f9e <??zcl_persist_read_attrs_14>

08004f34 <??zcl_persist_read_attrs_22>:
 8004f34:	0030      	movs	r0, r6
 8004f36:	b280      	uxth	r0, r0
 8004f38:	4649      	mov	r1, r9
 8004f3a:	b289      	uxth	r1, r1
 8004f3c:	fa11 f18a 	uxtah	r1, r1, sl
 8004f40:	1d09      	adds	r1, r1, #4
 8004f42:	4288      	cmp	r0, r1
 8004f44:	d207      	bcs.n	8004f56 <??zcl_persist_read_attrs_23>
 8004f46:	2300      	movs	r3, #0
 8004f48:	a21d      	add	r2, pc, #116	@ (adr r2, 8004fc0 <??DataTable5>)
 8004f4a:	0029      	movs	r1, r5
 8004f4c:	68b8      	ldr	r0, [r7, #8]
 8004f4e:	f00b fa7e 	bl	801044e <zb_heap_free>
 8004f52:	2000      	movs	r0, #0
 8004f54:	e030      	b.n	8004fb8 <??zcl_persist_read_attrs_9>

08004f56 <??zcl_persist_read_attrs_23>:
 8004f56:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8004f5a:	8801      	ldrh	r1, [r0, #0]
 8004f5c:	4648      	mov	r0, r9
 8004f5e:	b280      	uxth	r0, r0
 8004f60:	4428      	add	r0, r5
 8004f62:	f7fc f979 	bl	8001258 <putle16>
 8004f66:	f119 0902 	adds.w	r9, r9, #2
 8004f6a:	4650      	mov	r0, sl
 8004f6c:	0001      	movs	r1, r0
 8004f6e:	b289      	uxth	r1, r1
 8004f70:	4648      	mov	r0, r9
 8004f72:	b280      	uxth	r0, r0
 8004f74:	4428      	add	r0, r5
 8004f76:	f7fc f96f 	bl	8001258 <putle16>
 8004f7a:	f119 0902 	adds.w	r9, r9, #2
 8004f7e:	f8cd a004 	str.w	sl, [sp, #4]
 8004f82:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8004f86:	9000      	str	r0, [sp, #0]
 8004f88:	4648      	mov	r0, r9
 8004f8a:	b280      	uxth	r0, r0
 8004f8c:	eb05 0b00 	add.w	fp, r5, r0
 8004f90:	9a01      	ldr	r2, [sp, #4]
 8004f92:	9900      	ldr	r1, [sp, #0]
 8004f94:	4658      	mov	r0, fp
 8004f96:	f00e fcbc 	bl	8013912 <__aeabi_memcpy>
 8004f9a:	eb1a 0909 	adds.w	r9, sl, r9

08004f9e <??zcl_persist_read_attrs_14>:
 8004f9e:	6820      	ldr	r0, [r4, #0]
 8004fa0:	f117 0124 	adds.w	r1, r7, #36	@ 0x24
 8004fa4:	4288      	cmp	r0, r1
 8004fa6:	d001      	beq.n	8004fac <??zcl_persist_read_attrs_24>
 8004fa8:	6824      	ldr	r4, [r4, #0]
 8004faa:	e73c      	b.n	8004e26 <??zcl_persist_read_attrs_12>

08004fac <??zcl_persist_read_attrs_24>:
 8004fac:	2400      	movs	r4, #0
 8004fae:	e73a      	b.n	8004e26 <??zcl_persist_read_attrs_12>

08004fb0 <??zcl_persist_read_attrs_13>:
 8004fb0:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8004fb2:	f8a0 9000 	strh.w	r9, [r0]
 8004fb6:	0028      	movs	r0, r5

08004fb8 <??zcl_persist_read_attrs_9>:
 8004fb8:	b00d      	add	sp, #52	@ 0x34
 8004fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004fc0 <??DataTable5>:
 8004fc0:	0000 0000                                   ....

08004fc4 <??DataTable5_1>:
 8004fc4:	39db 0800                                   .9..

08004fc8 <??DataTable5_2>:
 8004fc8:	3451 0800                                   Q4..

08004fcc <??DataTable5_3>:
 8004fcc:	4bd8 0801                                   .K..

08004fd0 <??DataTable5_4>:
 8004fd0:	4b61 0800                                   aK..

08004fd4 <zcl_persist_send_cache>:
 8004fd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fd8:	b098      	sub	sp, #96	@ 0x60
 8004fda:	0005      	movs	r5, r0
 8004fdc:	001e      	movs	r6, r3
 8004fde:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 8004fe0:	f05f 0900 	movs.w	r9, #0
 8004fe4:	0030      	movs	r0, r6
 8004fe6:	b280      	uxth	r0, r0
 8004fe8:	28ff      	cmp	r0, #255	@ 0xff
 8004fea:	d101      	bne.n	8004ff0 <??zcl_persist_send_cache_0>
 8004fec:	2085      	movs	r0, #133	@ 0x85
 8004fee:	e0a1      	b.n	8005134 <??zcl_persist_send_cache_1>

08004ff0 <??zcl_persist_send_cache_0>:
 8004ff0:	0020      	movs	r0, r4
 8004ff2:	b280      	uxth	r0, r0
 8004ff4:	f64f 71fb 	movw	r1, #65531	@ 0xfffb
 8004ff8:	4288      	cmp	r0, r1
 8004ffa:	d301      	bcc.n	8005000 <??zcl_persist_send_cache_2>
 8004ffc:	2089      	movs	r0, #137	@ 0x89
 8004ffe:	e099      	b.n	8005134 <??zcl_persist_send_cache_1>

08005000 <??zcl_persist_send_cache_2>:
 8005000:	f05f 0a08 	movs.w	sl, #8
 8005004:	f05f 0b00 	movs.w	fp, #0
 8005008:	466f      	mov	r7, sp
 800500a:	465a      	mov	r2, fp
 800500c:	4651      	mov	r1, sl
 800500e:	0038      	movs	r0, r7
 8005010:	f000 fe17 	bl	8005c42 <__aeabi_memset>
 8005014:	2001      	movs	r0, #1
 8005016:	f88d 0000 	strb.w	r0, [sp]
 800501a:	2001      	movs	r0, #1
 800501c:	f88d 0001 	strb.w	r0, [sp, #1]
 8005020:	2000      	movs	r0, #0
 8005022:	f88d 0002 	strb.w	r0, [sp, #2]
 8005026:	2001      	movs	r0, #1
 8005028:	f88d 0003 	strb.w	r0, [sp, #3]
 800502c:	f64f 78fe 	movw	r8, #65534	@ 0xfffe
 8005030:	f8ad 8004 	strh.w	r8, [sp, #4]
 8005034:	f00b f83b 	bl	80100ae <ZbZclGetNextSeqnum>
 8005038:	f88d 0006 	strb.w	r0, [sp, #6]
 800503c:	2000      	movs	r0, #0
 800503e:	f88d 0007 	strb.w	r0, [sp, #7]
 8005042:	2205      	movs	r2, #5
 8005044:	a904      	add	r1, sp, #16
 8005046:	4668      	mov	r0, sp
 8005048:	f7fb ff47 	bl	8000eda <ZbZclAppendHeader>
 800504c:	0007      	movs	r7, r0
 800504e:	2f00      	cmp	r7, #0
 8005050:	d501      	bpl.n	8005056 <??zcl_persist_send_cache_3>
 8005052:	2085      	movs	r0, #133	@ 0x85
 8005054:	e06e      	b.n	8005134 <??zcl_persist_send_cache_1>

08005056 <??zcl_persist_send_cache_3>:
 8005056:	f10d 0a48 	add.w	sl, sp, #72	@ 0x48
 800505a:	a804      	add	r0, sp, #16
 800505c:	f84a 0039 	str.w	r0, [sl, r9, lsl #3]
 8005060:	a812      	add	r0, sp, #72	@ 0x48
 8005062:	eb00 00c9 	add.w	r0, r0, r9, lsl #3
 8005066:	6047      	str	r7, [r0, #4]
 8005068:	f119 0901 	adds.w	r9, r9, #1
 800506c:	f8bd 1064 	ldrh.w	r1, [sp, #100]	@ 0x64
 8005070:	a802      	add	r0, sp, #8
 8005072:	f7fc f8f1 	bl	8001258 <putle16>
 8005076:	f89d 0068 	ldrb.w	r0, [sp, #104]	@ 0x68
 800507a:	f88d 000a 	strb.w	r0, [sp, #10]
 800507e:	a802      	add	r0, sp, #8
 8005080:	f84a 0039 	str.w	r0, [sl, r9, lsl #3]
 8005084:	2003      	movs	r0, #3
 8005086:	a912      	add	r1, sp, #72	@ 0x48
 8005088:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
 800508c:	6048      	str	r0, [r1, #4]
 800508e:	f119 0901 	adds.w	r9, r9, #1
 8005092:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8005094:	f84a 0039 	str.w	r0, [sl, r9, lsl #3]
 8005098:	0020      	movs	r0, r4
 800509a:	b280      	uxth	r0, r0
 800509c:	a912      	add	r1, sp, #72	@ 0x48
 800509e:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
 80050a2:	6048      	str	r0, [r1, #4]
 80050a4:	f119 0901 	adds.w	r9, r9, #1
 80050a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80050ac:	f05f 0a30 	movs.w	sl, #48	@ 0x30
 80050b0:	f05f 0900 	movs.w	r9, #0
 80050b4:	f10d 0b18 	add.w	fp, sp, #24
 80050b8:	464a      	mov	r2, r9
 80050ba:	4651      	mov	r1, sl
 80050bc:	4658      	mov	r0, fp
 80050be:	f000 fdc0 	bl	8005c42 <__aeabi_memset>
 80050c2:	2003      	movs	r0, #3
 80050c4:	f88d 0018 	strb.w	r0, [sp, #24]
 80050c8:	0028      	movs	r0, r5
 80050ca:	f00a fae9 	bl	800f6a0 <ZbExtendedAddress>
 80050ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80050d2:	20ff      	movs	r0, #255	@ 0xff
 80050d4:	f8ad 001a 	strh.w	r0, [sp, #26]
 80050d8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80050dc:	f8ad 0028 	strh.w	r0, [sp, #40]	@ 0x28
 80050e0:	f8ad 802a 	strh.w	r8, [sp, #42]	@ 0x2a
 80050e4:	f8ad 602c 	strh.w	r6, [sp, #44]	@ 0x2c
 80050e8:	a812      	add	r0, sp, #72	@ 0x48
 80050ea:	900c      	str	r0, [sp, #48]	@ 0x30
 80050ec:	9803      	ldr	r0, [sp, #12]
 80050ee:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 80050f2:	2000      	movs	r0, #0
 80050f4:	f88d 003e 	strb.w	r0, [sp, #62]	@ 0x3e
 80050f8:	2000      	movs	r0, #0
 80050fa:	f88d 003f 	strb.w	r0, [sp, #63]	@ 0x3f
 80050fe:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8005102:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8005106:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 800510a:	f050 0008 	orrs.w	r0, r0, #8
 800510e:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 8005112:	f8bd 003c 	ldrh.w	r0, [sp, #60]	@ 0x3c
 8005116:	f050 0004 	orrs.w	r0, r0, #4
 800511a:	f8ad 003c 	strh.w	r0, [sp, #60]	@ 0x3c
 800511e:	2300      	movs	r3, #0
 8005120:	2200      	movs	r2, #0
 8005122:	a906      	add	r1, sp, #24
 8005124:	0028      	movs	r0, r5
 8005126:	f00a fbd1 	bl	800f8cc <ZbApsdeDataReqCallback>
 800512a:	2800      	cmp	r0, #0
 800512c:	d001      	beq.n	8005132 <??zcl_persist_send_cache_4>
 800512e:	2001      	movs	r0, #1
 8005130:	e000      	b.n	8005134 <??zcl_persist_send_cache_1>

08005132 <??zcl_persist_send_cache_4>:
 8005132:	2000      	movs	r0, #0

08005134 <??zcl_persist_send_cache_1>:
 8005134:	b01b      	add	sp, #108	@ 0x6c
 8005136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800513a <ZbZclHandleGetSceneData>:
 800513a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800513e:	b0a2      	sub	sp, #136	@ 0x88
 8005140:	0004      	movs	r4, r0
 8005142:	000d      	movs	r5, r1
 8005144:	0016      	movs	r6, r2
 8005146:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8005148:	2800      	cmp	r0, #0
 800514a:	d106      	bne.n	800515a <??ZbZclHandleGetSceneData_0>
 800514c:	2381      	movs	r3, #129	@ 0x81
 800514e:	002a      	movs	r2, r5
 8005150:	0031      	movs	r1, r6
 8005152:	0020      	movs	r0, r4
 8005154:	f00b f82f 	bl	80101b6 <ZbZclSendDefaultResponse>
 8005158:	e06c      	b.n	8005234 <??ZbZclHandleGetSceneData_1>

0800515a <??ZbZclHandleGetSceneData_0>:
 800515a:	2708      	movs	r7, #8
 800515c:	f05f 0800 	movs.w	r8, #0
 8005160:	46e9      	mov	r9, sp
 8005162:	4642      	mov	r2, r8
 8005164:	0039      	movs	r1, r7
 8005166:	4648      	mov	r0, r9
 8005168:	f000 fd6b 	bl	8005c42 <__aeabi_memset>
 800516c:	2000      	movs	r0, #0
 800516e:	f88d 0000 	strb.w	r0, [sp]
 8005172:	2001      	movs	r0, #1
 8005174:	f88d 0001 	strb.w	r0, [sp, #1]
 8005178:	78a8      	ldrb	r0, [r5, #2]
 800517a:	2800      	cmp	r0, #0
 800517c:	d103      	bne.n	8005186 <??ZbZclHandleGetSceneData_2>
 800517e:	2001      	movs	r0, #1
 8005180:	f88d 0002 	strb.w	r0, [sp, #2]
 8005184:	e002      	b.n	800518c <??ZbZclHandleGetSceneData_3>

08005186 <??ZbZclHandleGetSceneData_2>:
 8005186:	2000      	movs	r0, #0
 8005188:	f88d 0002 	strb.w	r0, [sp, #2]

0800518c <??ZbZclHandleGetSceneData_3>:
 800518c:	2001      	movs	r0, #1
 800518e:	f88d 0003 	strb.w	r0, [sp, #3]
 8005192:	f64f 70fe 	movw	r0, #65534	@ 0xfffe
 8005196:	f8ad 0004 	strh.w	r0, [sp, #4]
 800519a:	79a8      	ldrb	r0, [r5, #6]
 800519c:	f88d 0006 	strb.w	r0, [sp, #6]
 80051a0:	20f0      	movs	r0, #240	@ 0xf0
 80051a2:	f88d 0007 	strb.w	r0, [sp, #7]
 80051a6:	8b62      	ldrh	r2, [r4, #26]
 80051a8:	a90e      	add	r1, sp, #56	@ 0x38
 80051aa:	4668      	mov	r0, sp
 80051ac:	f7fb fe95 	bl	8000eda <ZbZclAppendHeader>
 80051b0:	4680      	mov	r8, r0
 80051b2:	f1b8 0f00 	cmp.w	r8, #0
 80051b6:	d506      	bpl.n	80051c6 <??ZbZclHandleGetSceneData_4>
 80051b8:	2380      	movs	r3, #128	@ 0x80
 80051ba:	002a      	movs	r2, r5
 80051bc:	0031      	movs	r1, r6
 80051be:	0020      	movs	r0, r4
 80051c0:	f00a fff9 	bl	80101b6 <ZbZclSendDefaultResponse>
 80051c4:	e036      	b.n	8005234 <??ZbZclHandleGetSceneData_1>

080051c6 <??ZbZclHandleGetSceneData_4>:
 80051c6:	46c1      	mov	r9, r8
 80051c8:	f1d9 024d 	rsbs	r2, r9, #77	@ 0x4d
 80051cc:	b2d2      	uxtb	r2, r2
 80051ce:	a80e      	add	r0, sp, #56	@ 0x38
 80051d0:	eb00 0109 	add.w	r1, r0, r9
 80051d4:	0020      	movs	r0, r4
 80051d6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80051d8:	4798      	blx	r3
 80051da:	0007      	movs	r7, r0
 80051dc:	0038      	movs	r0, r7
 80051de:	b2c0      	uxtb	r0, r0
 80051e0:	2800      	cmp	r0, #0
 80051e2:	d106      	bne.n	80051f2 <??ZbZclHandleGetSceneData_5>
 80051e4:	2381      	movs	r3, #129	@ 0x81
 80051e6:	002a      	movs	r2, r5
 80051e8:	0031      	movs	r1, r6
 80051ea:	0020      	movs	r0, r4
 80051ec:	f00a ffe3 	bl	80101b6 <ZbZclSendDefaultResponse>
 80051f0:	e020      	b.n	8005234 <??ZbZclHandleGetSceneData_1>

080051f2 <??ZbZclHandleGetSceneData_5>:
 80051f2:	fa59 f987 	uxtab	r9, r9, r7
 80051f6:	0032      	movs	r2, r6
 80051f8:	a902      	add	r1, sp, #8
 80051fa:	0020      	movs	r0, r4
 80051fc:	f7fb f911 	bl	8000422 <ZbZclClusterInitApsdeReq>
 8005200:	a802      	add	r0, sp, #8
 8005202:	f116 0110 	adds.w	r1, r6, #16
 8005206:	2210      	movs	r2, #16
 8005208:	f00e fb83 	bl	8013912 <__aeabi_memcpy>
 800520c:	2000      	movs	r0, #0
 800520e:	f8ad 002c 	strh.w	r0, [sp, #44]	@ 0x2c
 8005212:	2000      	movs	r0, #0
 8005214:	f88d 002e 	strb.w	r0, [sp, #46]	@ 0x2e
 8005218:	2000      	movs	r0, #0
 800521a:	f88d 002f 	strb.w	r0, [sp, #47]	@ 0x2f
 800521e:	a80e      	add	r0, sp, #56	@ 0x38
 8005220:	9008      	str	r0, [sp, #32]
 8005222:	4648      	mov	r0, r9
 8005224:	f8ad 0024 	strh.w	r0, [sp, #36]	@ 0x24
 8005228:	2300      	movs	r3, #0
 800522a:	2200      	movs	r2, #0
 800522c:	a902      	add	r1, sp, #8
 800522e:	68a0      	ldr	r0, [r4, #8]
 8005230:	f00a fb4c 	bl	800f8cc <ZbApsdeDataReqCallback>

08005234 <??ZbZclHandleGetSceneData_1>:
 8005234:	b023      	add	sp, #140	@ 0x8c
 8005236:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800523a <ZbZclHandleSetSceneData>:
 800523a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800523e:	b0a4      	sub	sp, #144	@ 0x90
 8005240:	0004      	movs	r4, r0
 8005242:	000d      	movs	r5, r1
 8005244:	0016      	movs	r6, r2
 8005246:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8005248:	2800      	cmp	r0, #0
 800524a:	d106      	bne.n	800525a <??ZbZclHandleSetSceneData_0>
 800524c:	2381      	movs	r3, #129	@ 0x81
 800524e:	002a      	movs	r2, r5
 8005250:	0031      	movs	r1, r6
 8005252:	0020      	movs	r0, r4
 8005254:	f00a ffaf 	bl	80101b6 <ZbZclSendDefaultResponse>
 8005258:	e085      	b.n	8005366 <??ZbZclHandleSetSceneData_1>

0800525a <??ZbZclHandleSetSceneData_0>:
 800525a:	8d30      	ldrh	r0, [r6, #40]	@ 0x28
 800525c:	2805      	cmp	r0, #5
 800525e:	da06      	bge.n	800526e <??ZbZclHandleSetSceneData_2>
 8005260:	2380      	movs	r3, #128	@ 0x80
 8005262:	002a      	movs	r2, r5
 8005264:	0031      	movs	r1, r6
 8005266:	0020      	movs	r0, r4
 8005268:	f00a ffa5 	bl	80101b6 <ZbZclSendDefaultResponse>
 800526c:	e07b      	b.n	8005366 <??ZbZclHandleSetSceneData_1>

0800526e <??ZbZclHandleSetSceneData_2>:
 800526e:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005270:	f7fb ffb7 	bl	80011e2 <pletoh32>
 8005274:	4680      	mov	r8, r0
 8005276:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 8005278:	7900      	ldrb	r0, [r0, #4]
 800527a:	f88d 0000 	strb.w	r0, [sp]
 800527e:	f89d 0000 	ldrb.w	r0, [sp]
 8005282:	1d40      	adds	r0, r0, #5
 8005284:	8d31      	ldrh	r1, [r6, #40]	@ 0x28
 8005286:	4288      	cmp	r0, r1
 8005288:	d206      	bcs.n	8005298 <??ZbZclHandleSetSceneData_3>
 800528a:	2380      	movs	r3, #128	@ 0x80
 800528c:	002a      	movs	r2, r5
 800528e:	0031      	movs	r1, r6
 8005290:	0020      	movs	r0, r4
 8005292:	f00a ff90 	bl	80101b6 <ZbZclSendDefaultResponse>
 8005296:	e066      	b.n	8005366 <??ZbZclHandleSetSceneData_1>

08005298 <??ZbZclHandleSetSceneData_3>:
 8005298:	4643      	mov	r3, r8
 800529a:	b29b      	uxth	r3, r3
 800529c:	f89d 2000 	ldrb.w	r2, [sp]
 80052a0:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 80052a2:	1d41      	adds	r1, r0, #5
 80052a4:	0020      	movs	r0, r4
 80052a6:	6e67      	ldr	r7, [r4, #100]	@ 0x64
 80052a8:	47b8      	blx	r7
 80052aa:	0007      	movs	r7, r0
 80052ac:	f05f 0908 	movs.w	r9, #8
 80052b0:	f05f 0a00 	movs.w	sl, #0
 80052b4:	f10d 0b04 	add.w	fp, sp, #4
 80052b8:	4652      	mov	r2, sl
 80052ba:	4649      	mov	r1, r9
 80052bc:	4658      	mov	r0, fp
 80052be:	f000 fcc0 	bl	8005c42 <__aeabi_memset>
 80052c2:	2000      	movs	r0, #0
 80052c4:	f88d 0004 	strb.w	r0, [sp, #4]
 80052c8:	2001      	movs	r0, #1
 80052ca:	f88d 0005 	strb.w	r0, [sp, #5]
 80052ce:	78a8      	ldrb	r0, [r5, #2]
 80052d0:	2800      	cmp	r0, #0
 80052d2:	d103      	bne.n	80052dc <??ZbZclHandleSetSceneData_4>
 80052d4:	2001      	movs	r0, #1
 80052d6:	f88d 0006 	strb.w	r0, [sp, #6]
 80052da:	e002      	b.n	80052e2 <??ZbZclHandleSetSceneData_5>

080052dc <??ZbZclHandleSetSceneData_4>:
 80052dc:	2000      	movs	r0, #0
 80052de:	f88d 0006 	strb.w	r0, [sp, #6]

080052e2 <??ZbZclHandleSetSceneData_5>:
 80052e2:	2001      	movs	r0, #1
 80052e4:	f88d 0007 	strb.w	r0, [sp, #7]
 80052e8:	f64f 70fe 	movw	r0, #65534	@ 0xfffe
 80052ec:	f8ad 0008 	strh.w	r0, [sp, #8]
 80052f0:	79a8      	ldrb	r0, [r5, #6]
 80052f2:	f88d 000a 	strb.w	r0, [sp, #10]
 80052f6:	20f1      	movs	r0, #241	@ 0xf1
 80052f8:	f88d 000b 	strb.w	r0, [sp, #11]
 80052fc:	8b62      	ldrh	r2, [r4, #26]
 80052fe:	a910      	add	r1, sp, #64	@ 0x40
 8005300:	a801      	add	r0, sp, #4
 8005302:	f7fb fdea 	bl	8000eda <ZbZclAppendHeader>
 8005306:	4681      	mov	r9, r0
 8005308:	f1b9 0f00 	cmp.w	r9, #0
 800530c:	d506      	bpl.n	800531c <??ZbZclHandleSetSceneData_6>
 800530e:	2380      	movs	r3, #128	@ 0x80
 8005310:	002a      	movs	r2, r5
 8005312:	0031      	movs	r1, r6
 8005314:	0020      	movs	r0, r4
 8005316:	f00a ff4e 	bl	80101b6 <ZbZclSendDefaultResponse>
 800531a:	e024      	b.n	8005366 <??ZbZclHandleSetSceneData_1>

0800531c <??ZbZclHandleSetSceneData_6>:
 800531c:	46ca      	mov	sl, r9
 800531e:	a810      	add	r0, sp, #64	@ 0x40
 8005320:	f800 700a 	strb.w	r7, [r0, sl]
 8005324:	f11a 0a01 	adds.w	sl, sl, #1
 8005328:	0032      	movs	r2, r6
 800532a:	a904      	add	r1, sp, #16
 800532c:	0020      	movs	r0, r4
 800532e:	f7fb f878 	bl	8000422 <ZbZclClusterInitApsdeReq>
 8005332:	a804      	add	r0, sp, #16
 8005334:	f116 0110 	adds.w	r1, r6, #16
 8005338:	2210      	movs	r2, #16
 800533a:	f00e faea 	bl	8013912 <__aeabi_memcpy>
 800533e:	2000      	movs	r0, #0
 8005340:	f8ad 0034 	strh.w	r0, [sp, #52]	@ 0x34
 8005344:	2000      	movs	r0, #0
 8005346:	f88d 0036 	strb.w	r0, [sp, #54]	@ 0x36
 800534a:	2000      	movs	r0, #0
 800534c:	f88d 0037 	strb.w	r0, [sp, #55]	@ 0x37
 8005350:	a810      	add	r0, sp, #64	@ 0x40
 8005352:	900a      	str	r0, [sp, #40]	@ 0x28
 8005354:	4650      	mov	r0, sl
 8005356:	f8ad 002c 	strh.w	r0, [sp, #44]	@ 0x2c
 800535a:	2300      	movs	r3, #0
 800535c:	2200      	movs	r2, #0
 800535e:	a904      	add	r1, sp, #16
 8005360:	68a0      	ldr	r0, [r4, #8]
 8005362:	f00a fab3 	bl	800f8cc <ZbApsdeDataReqCallback>

08005366 <??ZbZclHandleSetSceneData_1>:
 8005366:	b025      	add	sp, #148	@ 0x94
 8005368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800536c <ZbZclAppendFloat>:
 800536c:	e92d 4ff5 	stmdb	sp!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005370:	b081      	sub	sp, #4
 8005372:	ed2d 8b04 	vpush	{d8-d9}
 8005376:	b084      	sub	sp, #16
 8005378:	eeb0 8a40 	vmov.f32	s16, s0
 800537c:	eef0 8a60 	vmov.f32	s17, s1
 8005380:	000e      	movs	r6, r1
 8005382:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8005386:	2838      	cmp	r0, #56	@ 0x38
 8005388:	d149      	bne.n	800541e <??ZbZclAppendFloat_0>
 800538a:	2400      	movs	r4, #0
 800538c:	2510      	movs	r5, #16
 800538e:	f07f 070e 	mvns.w	r7, #14
 8005392:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005394:	2802      	cmp	r0, #2
 8005396:	d202      	bcs.n	800539e <??ZbZclAppendFloat_1>
 8005398:	f05f 30ff 	movs.w	r0, #4294967295
 800539c:	e120      	b.n	80055e0 <??ZbZclAppendFloat_2>

0800539e <??ZbZclAppendFloat_1>:
 800539e:	003a      	movs	r2, r7
 80053a0:	0029      	movs	r1, r5
 80053a2:	4668      	mov	r0, sp
 80053a4:	eeb0 0a48 	vmov.f32	s0, s16
 80053a8:	eef0 0a68 	vmov.f32	s1, s17
 80053ac:	f000 fb03 	bl	80059b6 <ZbZclFloatFrexp>
 80053b0:	eeb0 9a40 	vmov.f32	s18, s0
 80053b4:	eef0 9a60 	vmov.f32	s19, s1
 80053b8:	f8dd 8000 	ldr.w	r8, [sp]
 80053bc:	ebb8 0807 	subs.w	r8, r8, r7
 80053c0:	ea5f 2888 	movs.w	r8, r8, lsl #10
 80053c4:	f418 48f8 	ands.w	r8, r8, #31744	@ 0x7c00
 80053c8:	ec51 0b19 	vmov	r0, r1, d9
 80053cc:	2200      	movs	r2, #0
 80053ce:	2300      	movs	r3, #0
 80053d0:	f001 f8fe 	bl	80065d0 <__aeabi_cdcmpeq>
 80053d4:	d210      	bcs.n	80053f8 <??ZbZclAppendFloat_3>
 80053d6:	ec51 0b19 	vmov	r0, r1, d9
 80053da:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80053de:	f001 f931 	bl	8006644 <__aeabi_d2iz>
 80053e2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80053e6:	fb10 f101 	smulbb	r1, r0, r1
 80053ea:	0589      	lsls	r1, r1, #22
 80053ec:	0d89      	lsrs	r1, r1, #22
 80053ee:	ea58 0101 	orrs.w	r1, r8, r1
 80053f2:	f451 4100 	orrs.w	r1, r1, #32768	@ 0x8000
 80053f6:	e00b      	b.n	8005410 <??ZbZclAppendFloat_4>

080053f8 <??ZbZclAppendFloat_3>:
 80053f8:	ec51 0b19 	vmov	r0, r1, d9
 80053fc:	f001 f922 	bl	8006644 <__aeabi_d2iz>
 8005400:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005404:	fb10 f101 	smulbb	r1, r0, r1
 8005408:	0589      	lsls	r1, r1, #22
 800540a:	0d89      	lsrs	r1, r1, #22
 800540c:	ea58 0101 	orrs.w	r1, r8, r1

08005410 <??ZbZclAppendFloat_4>:
 8005410:	7031      	strb	r1, [r6, #0]
 8005412:	0008      	movs	r0, r1
 8005414:	b280      	uxth	r0, r0
 8005416:	0a00      	lsrs	r0, r0, #8
 8005418:	7070      	strb	r0, [r6, #1]
 800541a:	2002      	movs	r0, #2
 800541c:	e0e0      	b.n	80055e0 <??ZbZclAppendFloat_2>

0800541e <??ZbZclAppendFloat_0>:
 800541e:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8005422:	2839      	cmp	r0, #57	@ 0x39
 8005424:	d14e      	bne.n	80054c4 <??ZbZclAppendFloat_5>
 8005426:	2400      	movs	r4, #0
 8005428:	2580      	movs	r5, #128	@ 0x80
 800542a:	f07f 077e 	mvns.w	r7, #126	@ 0x7e
 800542e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005430:	2804      	cmp	r0, #4
 8005432:	d202      	bcs.n	800543a <??ZbZclAppendFloat_6>
 8005434:	f05f 30ff 	movs.w	r0, #4294967295
 8005438:	e0d2      	b.n	80055e0 <??ZbZclAppendFloat_2>

0800543a <??ZbZclAppendFloat_6>:
 800543a:	003a      	movs	r2, r7
 800543c:	0029      	movs	r1, r5
 800543e:	4668      	mov	r0, sp
 8005440:	eeb0 0a48 	vmov.f32	s0, s16
 8005444:	eef0 0a68 	vmov.f32	s1, s17
 8005448:	f000 fab5 	bl	80059b6 <ZbZclFloatFrexp>
 800544c:	eeb0 9a40 	vmov.f32	s18, s0
 8005450:	eef0 9a60 	vmov.f32	s19, s1
 8005454:	f8dd 8000 	ldr.w	r8, [sp]
 8005458:	ebb8 0807 	subs.w	r8, r8, r7
 800545c:	ea5f 58c8 	movs.w	r8, r8, lsl #23
 8005460:	f018 48ff 	ands.w	r8, r8, #2139095040	@ 0x7f800000
 8005464:	ec51 0b19 	vmov	r0, r1, d9
 8005468:	2200      	movs	r2, #0
 800546a:	2300      	movs	r3, #0
 800546c:	f001 f8b0 	bl	80065d0 <__aeabi_cdcmpeq>
 8005470:	d210      	bcs.n	8005494 <??ZbZclAppendFloat_7>
 8005472:	ec51 0b19 	vmov	r0, r1, d9
 8005476:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800547a:	f001 f90b 	bl	8006694 <__aeabi_d2uiz>
 800547e:	f45f 0100 	movs.w	r1, #8388608	@ 0x800000
 8005482:	fb01 f100 	mul.w	r1, r1, r0
 8005486:	0249      	lsls	r1, r1, #9
 8005488:	0a49      	lsrs	r1, r1, #9
 800548a:	ea58 0101 	orrs.w	r1, r8, r1
 800548e:	f051 4100 	orrs.w	r1, r1, #2147483648	@ 0x80000000
 8005492:	e00b      	b.n	80054ac <??ZbZclAppendFloat_8>

08005494 <??ZbZclAppendFloat_7>:
 8005494:	ec51 0b19 	vmov	r0, r1, d9
 8005498:	f001 f8fc 	bl	8006694 <__aeabi_d2uiz>
 800549c:	f45f 0100 	movs.w	r1, #8388608	@ 0x800000
 80054a0:	fb01 f100 	mul.w	r1, r1, r0
 80054a4:	0249      	lsls	r1, r1, #9
 80054a6:	0a49      	lsrs	r1, r1, #9
 80054a8:	ea58 0101 	orrs.w	r1, r8, r1

080054ac <??ZbZclAppendFloat_8>:
 80054ac:	7031      	strb	r1, [r6, #0]
 80054ae:	0008      	movs	r0, r1
 80054b0:	0a00      	lsrs	r0, r0, #8
 80054b2:	7070      	strb	r0, [r6, #1]
 80054b4:	0008      	movs	r0, r1
 80054b6:	0c00      	lsrs	r0, r0, #16
 80054b8:	70b0      	strb	r0, [r6, #2]
 80054ba:	0008      	movs	r0, r1
 80054bc:	0e00      	lsrs	r0, r0, #24
 80054be:	70f0      	strb	r0, [r6, #3]
 80054c0:	2004      	movs	r0, #4
 80054c2:	e08d      	b.n	80055e0 <??ZbZclAppendFloat_2>

080054c4 <??ZbZclAppendFloat_5>:
 80054c4:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 80054c8:	283a      	cmp	r0, #58	@ 0x3a
 80054ca:	f040 8087 	bne.w	80055dc <??ZbZclAppendFloat_9>
 80054ce:	2400      	movs	r4, #0
 80054d0:	2500      	movs	r5, #0
 80054d2:	f44f 6780 	mov.w	r7, #1024	@ 0x400
 80054d6:	f8df 8738 	ldr.w	r8, [pc, #1848]	@ 8005c10 <??DataTable3>
 80054da:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80054dc:	2808      	cmp	r0, #8
 80054de:	d202      	bcs.n	80054e6 <??ZbZclAppendFloat_10>
 80054e0:	f05f 30ff 	movs.w	r0, #4294967295
 80054e4:	e07c      	b.n	80055e0 <??ZbZclAppendFloat_2>

080054e6 <??ZbZclAppendFloat_10>:
 80054e6:	4642      	mov	r2, r8
 80054e8:	0039      	movs	r1, r7
 80054ea:	4668      	mov	r0, sp
 80054ec:	eeb0 0a48 	vmov.f32	s0, s16
 80054f0:	eef0 0a68 	vmov.f32	s1, s17
 80054f4:	f000 fa5f 	bl	80059b6 <ZbZclFloatFrexp>
 80054f8:	eeb0 9a40 	vmov.f32	s18, s0
 80054fc:	eef0 9a60 	vmov.f32	s19, s1
 8005500:	9800      	ldr	r0, [sp, #0]
 8005502:	17c1      	asrs	r1, r0, #31
 8005504:	ea5f 79e8 	movs.w	r9, r8, asr #31
 8005508:	ebb0 0008 	subs.w	r0, r0, r8
 800550c:	eb71 0109 	sbcs.w	r1, r1, r9
 8005510:	0501      	lsls	r1, r0, #20
 8005512:	2000      	movs	r0, #0
 8005514:	2200      	movs	r2, #0
 8005516:	f8df 36fc 	ldr.w	r3, [pc, #1788]	@ 8005c14 <??DataTable3_1>
 800551a:	4010      	ands	r0, r2
 800551c:	4019      	ands	r1, r3
 800551e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005522:	ec51 0b19 	vmov	r0, r1, d9
 8005526:	2200      	movs	r2, #0
 8005528:	2300      	movs	r3, #0
 800552a:	f001 f851 	bl	80065d0 <__aeabi_cdcmpeq>
 800552e:	d21f      	bcs.n	8005570 <??ZbZclAppendFloat_11>
 8005530:	ec51 0b19 	vmov	r0, r1, d9
 8005534:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 8005538:	f001 f8fc 	bl	8006734 <__aeabi_d2ulz>
 800553c:	2200      	movs	r2, #0
 800553e:	f45f 1380 	movs.w	r3, #1048576	@ 0x100000
 8005542:	fba2 ab00 	umull	sl, fp, r2, r0
 8005546:	fb02 bb01 	mla	fp, r2, r1, fp
 800554a:	fb03 bb00 	mla	fp, r3, r0, fp
 800554e:	f05f 30ff 	movs.w	r0, #4294967295
 8005552:	f8df 16c4 	ldr.w	r1, [pc, #1732]	@ 8005c18 <??DataTable3_2>
 8005556:	ea1a 0000 	ands.w	r0, sl, r0
 800555a:	ea1b 0101 	ands.w	r1, fp, r1
 800555e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005562:	4310      	orrs	r0, r2
 8005564:	4319      	orrs	r1, r3
 8005566:	f050 0200 	orrs.w	r2, r0, #0
 800556a:	f051 4300 	orrs.w	r3, r1, #2147483648	@ 0x80000000
 800556e:	e018      	b.n	80055a2 <??ZbZclAppendFloat_12>

08005570 <??ZbZclAppendFloat_11>:
 8005570:	ec51 0b19 	vmov	r0, r1, d9
 8005574:	f001 f8de 	bl	8006734 <__aeabi_d2ulz>
 8005578:	2200      	movs	r2, #0
 800557a:	f45f 1380 	movs.w	r3, #1048576	@ 0x100000
 800557e:	fba2 ab00 	umull	sl, fp, r2, r0
 8005582:	fb02 bb01 	mla	fp, r2, r1, fp
 8005586:	fb03 bb00 	mla	fp, r3, r0, fp
 800558a:	f05f 30ff 	movs.w	r0, #4294967295
 800558e:	f8df 1688 	ldr.w	r1, [pc, #1672]	@ 8005c18 <??DataTable3_2>
 8005592:	ea1a 0000 	ands.w	r0, sl, r0
 8005596:	ea1b 0101 	ands.w	r1, fp, r1
 800559a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800559e:	4302      	orrs	r2, r0
 80055a0:	430b      	orrs	r3, r1

080055a2 <??ZbZclAppendFloat_12>:
 80055a2:	7032      	strb	r2, [r6, #0]
 80055a4:	0010      	movs	r0, r2
 80055a6:	b280      	uxth	r0, r0
 80055a8:	0a00      	lsrs	r0, r0, #8
 80055aa:	7070      	strb	r0, [r6, #1]
 80055ac:	0010      	movs	r0, r2
 80055ae:	0c00      	lsrs	r0, r0, #16
 80055b0:	70b0      	strb	r0, [r6, #2]
 80055b2:	0010      	movs	r0, r2
 80055b4:	0e00      	lsrs	r0, r0, #24
 80055b6:	70f0      	strb	r0, [r6, #3]
 80055b8:	7133      	strb	r3, [r6, #4]
 80055ba:	0010      	movs	r0, r2
 80055bc:	0019      	movs	r1, r3
 80055be:	0a08      	lsrs	r0, r1, #8
 80055c0:	2100      	movs	r1, #0
 80055c2:	7170      	strb	r0, [r6, #5]
 80055c4:	0010      	movs	r0, r2
 80055c6:	0019      	movs	r1, r3
 80055c8:	0c08      	lsrs	r0, r1, #16
 80055ca:	2100      	movs	r1, #0
 80055cc:	71b0      	strb	r0, [r6, #6]
 80055ce:	0010      	movs	r0, r2
 80055d0:	0019      	movs	r1, r3
 80055d2:	0e08      	lsrs	r0, r1, #24
 80055d4:	2100      	movs	r1, #0
 80055d6:	71f0      	strb	r0, [r6, #7]
 80055d8:	2008      	movs	r0, #8
 80055da:	e001      	b.n	80055e0 <??ZbZclAppendFloat_2>

080055dc <??ZbZclAppendFloat_9>:
 80055dc:	f05f 30ff 	movs.w	r0, #4294967295

080055e0 <??ZbZclAppendFloat_2>:
 80055e0:	b004      	add	sp, #16
 80055e2:	ecbd 8b04 	vpop	{d8-d9}
 80055e6:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080055ea <ZbZclParseFloat>:
 80055ea:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ee:	ed2d 8b02 	vpush	{d8}
 80055f2:	000e      	movs	r6, r1
 80055f4:	4691      	mov	r9, r2
 80055f6:	2000      	movs	r0, #0
 80055f8:	f889 0000 	strb.w	r0, [r9]
 80055fc:	f89d 0008 	ldrb.w	r0, [sp, #8]
 8005600:	2838      	cmp	r0, #56	@ 0x38
 8005602:	d006      	beq.n	8005612 <??ZbZclParseFloat_0>
 8005604:	f0c0 8135 	bcc.w	8005872 <??ZbZclParseFloat_1>
 8005608:	283a      	cmp	r0, #58	@ 0x3a
 800560a:	f000 80aa 	beq.w	8005762 <??ZbZclParseFloat_2>
 800560e:	d354      	bcc.n	80056ba <??ZbZclParseFloat_3>
 8005610:	e12f      	b.n	8005872 <??ZbZclParseFloat_1>

08005612 <??ZbZclParseFloat_0>:
 8005612:	0030      	movs	r0, r6
 8005614:	f7fb fdd4 	bl	80011c0 <pletoh16>
 8005618:	0004      	movs	r4, r0
 800561a:	0020      	movs	r0, r4
 800561c:	b280      	uxth	r0, r0
 800561e:	f410 40f8 	ands.w	r0, r0, #31744	@ 0x7c00
 8005622:	f5b0 4ff8 	cmp.w	r0, #31744	@ 0x7c00
 8005626:	d121      	bne.n	800566c <??ZbZclParseFloat_4>
 8005628:	05a0      	lsls	r0, r4, #22
 800562a:	d008      	beq.n	800563e <??ZbZclParseFloat_5>
 800562c:	2000      	movs	r0, #0
 800562e:	2100      	movs	r1, #0
 8005630:	2200      	movs	r2, #0
 8005632:	2300      	movs	r3, #0
 8005634:	f000 fe96 	bl	8006364 <__aeabi_ddiv>
 8005638:	ec41 0b10 	vmov	d0, r0, r1
 800563c:	e124      	b.n	8005888 <??ZbZclParseFloat_6>

0800563e <??ZbZclParseFloat_5>:
 800563e:	0420      	lsls	r0, r4, #16
 8005640:	d50a      	bpl.n	8005658 <??ZbZclParseFloat_7>
 8005642:	2000      	movs	r0, #0
 8005644:	f8df 15d4 	ldr.w	r1, [pc, #1492]	@ 8005c1c <??DataTable3_3>
 8005648:	2200      	movs	r2, #0
 800564a:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 800564e:	f000 fe89 	bl	8006364 <__aeabi_ddiv>
 8005652:	ec41 0b10 	vmov	d0, r0, r1
 8005656:	e008      	b.n	800566a <??ZbZclParseFloat_8>

08005658 <??ZbZclParseFloat_7>:
 8005658:	2000      	movs	r0, #0
 800565a:	f8df 15c0 	ldr.w	r1, [pc, #1472]	@ 8005c1c <??DataTable3_3>
 800565e:	2200      	movs	r2, #0
 8005660:	2300      	movs	r3, #0
 8005662:	f000 fe7f 	bl	8006364 <__aeabi_ddiv>
 8005666:	ec41 0b10 	vmov	d0, r0, r1

0800566a <??ZbZclParseFloat_8>:
 800566a:	e10d      	b.n	8005888 <??ZbZclParseFloat_6>

0800566c <??ZbZclParseFloat_4>:
 800566c:	f3c4 2884 	ubfx	r8, r4, #10, #5
 8005670:	4645      	mov	r5, r8
 8005672:	b2ad      	uxth	r5, r5
 8005674:	3d0f      	subs	r5, #15
 8005676:	3d0a      	subs	r5, #10
 8005678:	f414 4ff8 	tst.w	r4, #31744	@ 0x7c00
 800567c:	d004      	beq.n	8005688 <??ZbZclParseFloat_9>
 800567e:	05a7      	lsls	r7, r4, #22
 8005680:	0dbf      	lsrs	r7, r7, #22
 8005682:	f517 6780 	adds.w	r7, r7, #1024	@ 0x400
 8005686:	e002      	b.n	800568e <??ZbZclParseFloat_10>

08005688 <??ZbZclParseFloat_9>:
 8005688:	1c6d      	adds	r5, r5, #1
 800568a:	05a7      	lsls	r7, r4, #22
 800568c:	0dbf      	lsrs	r7, r7, #22

0800568e <??ZbZclParseFloat_10>:
 800568e:	0038      	movs	r0, r7
 8005690:	b280      	uxth	r0, r0
 8005692:	f000 fcc3 	bl	800601c <__aeabi_ui2d>
 8005696:	ec41 0b18 	vmov	d8, r0, r1
 800569a:	0420      	lsls	r0, r4, #16
 800569c:	d505      	bpl.n	80056aa <??ZbZclParseFloat_11>
 800569e:	ec51 0b18 	vmov	r0, r1, d8
 80056a2:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80056a6:	ec41 0b18 	vmov	d8, r0, r1

080056aa <??ZbZclParseFloat_11>:
 80056aa:	0028      	movs	r0, r5
 80056ac:	eeb0 0a48 	vmov.f32	s0, s16
 80056b0:	eef0 0a68 	vmov.f32	s1, s17
 80056b4:	f000 f8ec 	bl	8005890 <ZbZclFloatLdexp>
 80056b8:	e0e6      	b.n	8005888 <??ZbZclParseFloat_6>

080056ba <??ZbZclParseFloat_3>:
 80056ba:	0030      	movs	r0, r6
 80056bc:	f7fb fd91 	bl	80011e2 <pletoh32>
 80056c0:	0004      	movs	r4, r0
 80056c2:	f014 40ff 	ands.w	r0, r4, #2139095040	@ 0x7f800000
 80056c6:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80056ca:	d121      	bne.n	8005710 <??ZbZclParseFloat_12>
 80056cc:	0260      	lsls	r0, r4, #9
 80056ce:	d008      	beq.n	80056e2 <??ZbZclParseFloat_13>
 80056d0:	2000      	movs	r0, #0
 80056d2:	2100      	movs	r1, #0
 80056d4:	2200      	movs	r2, #0
 80056d6:	2300      	movs	r3, #0
 80056d8:	f000 fe44 	bl	8006364 <__aeabi_ddiv>
 80056dc:	ec41 0b10 	vmov	d0, r0, r1
 80056e0:	e0d2      	b.n	8005888 <??ZbZclParseFloat_6>

080056e2 <??ZbZclParseFloat_13>:
 80056e2:	2c00      	cmp	r4, #0
 80056e4:	d50a      	bpl.n	80056fc <??ZbZclParseFloat_14>
 80056e6:	2000      	movs	r0, #0
 80056e8:	f8df 1530 	ldr.w	r1, [pc, #1328]	@ 8005c1c <??DataTable3_3>
 80056ec:	2200      	movs	r2, #0
 80056ee:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 80056f2:	f000 fe37 	bl	8006364 <__aeabi_ddiv>
 80056f6:	ec41 0b10 	vmov	d0, r0, r1
 80056fa:	e008      	b.n	800570e <??ZbZclParseFloat_15>

080056fc <??ZbZclParseFloat_14>:
 80056fc:	2000      	movs	r0, #0
 80056fe:	f8df 151c 	ldr.w	r1, [pc, #1308]	@ 8005c1c <??DataTable3_3>
 8005702:	2200      	movs	r2, #0
 8005704:	2300      	movs	r3, #0
 8005706:	f000 fe2d 	bl	8006364 <__aeabi_ddiv>
 800570a:	ec41 0b10 	vmov	d0, r0, r1

0800570e <??ZbZclParseFloat_15>:
 800570e:	e0bb      	b.n	8005888 <??ZbZclParseFloat_6>

08005710 <??ZbZclParseFloat_12>:
 8005710:	46a0      	mov	r8, r4
 8005712:	ea5f 58d8 	movs.w	r8, r8, lsr #23
 8005716:	f008 08ff 	and.w	r8, r8, #255	@ 0xff
 800571a:	4645      	mov	r5, r8
 800571c:	b2ad      	uxth	r5, r5
 800571e:	3d7f      	subs	r5, #127	@ 0x7f
 8005720:	3d17      	subs	r5, #23
 8005722:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8005726:	d004      	beq.n	8005732 <??ZbZclParseFloat_16>
 8005728:	0267      	lsls	r7, r4, #9
 800572a:	0a7f      	lsrs	r7, r7, #9
 800572c:	f517 0700 	adds.w	r7, r7, #8388608	@ 0x800000
 8005730:	e002      	b.n	8005738 <??ZbZclParseFloat_17>

08005732 <??ZbZclParseFloat_16>:
 8005732:	1c6d      	adds	r5, r5, #1
 8005734:	0267      	lsls	r7, r4, #9
 8005736:	0a7f      	lsrs	r7, r7, #9

08005738 <??ZbZclParseFloat_17>:
 8005738:	0038      	movs	r0, r7
 800573a:	f000 fc6f 	bl	800601c <__aeabi_ui2d>
 800573e:	ec41 0b18 	vmov	d8, r0, r1
 8005742:	2c00      	cmp	r4, #0
 8005744:	d505      	bpl.n	8005752 <??ZbZclParseFloat_18>
 8005746:	ec51 0b18 	vmov	r0, r1, d8
 800574a:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800574e:	ec41 0b18 	vmov	d8, r0, r1

08005752 <??ZbZclParseFloat_18>:
 8005752:	0028      	movs	r0, r5
 8005754:	eeb0 0a48 	vmov.f32	s0, s16
 8005758:	eef0 0a68 	vmov.f32	s1, s17
 800575c:	f000 f898 	bl	8005890 <ZbZclFloatLdexp>
 8005760:	e092      	b.n	8005888 <??ZbZclParseFloat_6>

08005762 <??ZbZclParseFloat_2>:
 8005762:	0030      	movs	r0, r6
 8005764:	f7fb fd6a 	bl	800123c <pletoh64>
 8005768:	0004      	movs	r4, r0
 800576a:	000d      	movs	r5, r1
 800576c:	2000      	movs	r0, #0
 800576e:	f8df 14a4 	ldr.w	r1, [pc, #1188]	@ 8005c14 <??DataTable3_1>
 8005772:	ea14 0200 	ands.w	r2, r4, r0
 8005776:	ea15 0301 	ands.w	r3, r5, r1
 800577a:	f05f 0a00 	movs.w	sl, #0
 800577e:	f8df b494 	ldr.w	fp, [pc, #1172]	@ 8005c14 <??DataTable3_1>
 8005782:	455b      	cmp	r3, fp
 8005784:	d131      	bne.n	80057ea <??ZbZclParseFloat_19>
 8005786:	4552      	cmp	r2, sl
 8005788:	d12f      	bne.n	80057ea <??ZbZclParseFloat_19>
 800578a:	f05f 30ff 	movs.w	r0, #4294967295
 800578e:	f8df 1488 	ldr.w	r1, [pc, #1160]	@ 8005c18 <??DataTable3_2>
 8005792:	4020      	ands	r0, r4
 8005794:	4029      	ands	r1, r5
 8005796:	2900      	cmp	r1, #0
 8005798:	d101      	bne.n	800579e <??ZbZclParseFloat_20>
 800579a:	2800      	cmp	r0, #0
 800579c:	d008      	beq.n	80057b0 <??ZbZclParseFloat_21>

0800579e <??ZbZclParseFloat_20>:
 800579e:	2000      	movs	r0, #0
 80057a0:	2100      	movs	r1, #0
 80057a2:	2200      	movs	r2, #0
 80057a4:	2300      	movs	r3, #0
 80057a6:	f000 fddd 	bl	8006364 <__aeabi_ddiv>
 80057aa:	ec41 0b10 	vmov	d0, r0, r1
 80057ae:	e06b      	b.n	8005888 <??ZbZclParseFloat_6>

080057b0 <??ZbZclParseFloat_21>:
 80057b0:	f014 0000 	ands.w	r0, r4, #0
 80057b4:	f015 4100 	ands.w	r1, r5, #2147483648	@ 0x80000000
 80057b8:	2900      	cmp	r1, #0
 80057ba:	d101      	bne.n	80057c0 <??ZbZclParseFloat_22>
 80057bc:	2800      	cmp	r0, #0
 80057be:	d00a      	beq.n	80057d6 <??ZbZclParseFloat_23>

080057c0 <??ZbZclParseFloat_22>:
 80057c0:	2000      	movs	r0, #0
 80057c2:	f8df 1458 	ldr.w	r1, [pc, #1112]	@ 8005c1c <??DataTable3_3>
 80057c6:	2200      	movs	r2, #0
 80057c8:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 80057cc:	f000 fdca 	bl	8006364 <__aeabi_ddiv>
 80057d0:	ec41 0b10 	vmov	d0, r0, r1
 80057d4:	e008      	b.n	80057e8 <??ZbZclParseFloat_24>

080057d6 <??ZbZclParseFloat_23>:
 80057d6:	2000      	movs	r0, #0
 80057d8:	f8df 1440 	ldr.w	r1, [pc, #1088]	@ 8005c1c <??DataTable3_3>
 80057dc:	2200      	movs	r2, #0
 80057de:	2300      	movs	r3, #0
 80057e0:	f000 fdc0 	bl	8006364 <__aeabi_ddiv>
 80057e4:	ec41 0b10 	vmov	d0, r0, r1

080057e8 <??ZbZclParseFloat_24>:
 80057e8:	e04e      	b.n	8005888 <??ZbZclParseFloat_6>

080057ea <??ZbZclParseFloat_19>:
 80057ea:	0022      	movs	r2, r4
 80057ec:	002b      	movs	r3, r5
 80057ee:	0d1a      	lsrs	r2, r3, #20
 80057f0:	2300      	movs	r3, #0
 80057f2:	4690      	mov	r8, r2
 80057f4:	ea5f 5848 	movs.w	r8, r8, lsl #21
 80057f8:	ea5f 5858 	movs.w	r8, r8, lsr #21
 80057fc:	4647      	mov	r7, r8
 80057fe:	b2bf      	uxth	r7, r7
 8005800:	f2a7 37ff 	subw	r7, r7, #1023	@ 0x3ff
 8005804:	3f34      	subs	r7, #52	@ 0x34
 8005806:	4020      	ands	r0, r4
 8005808:	4029      	ands	r1, r5
 800580a:	2900      	cmp	r1, #0
 800580c:	d101      	bne.n	8005812 <??ZbZclParseFloat_25>
 800580e:	2800      	cmp	r0, #0
 8005810:	d00a      	beq.n	8005828 <??ZbZclParseFloat_26>

08005812 <??ZbZclParseFloat_25>:
 8005812:	f05f 30ff 	movs.w	r0, #4294967295
 8005816:	f8df 1400 	ldr.w	r1, [pc, #1024]	@ 8005c18 <??DataTable3_2>
 800581a:	4020      	ands	r0, r4
 800581c:	4029      	ands	r1, r5
 800581e:	f110 0a00 	adds.w	sl, r0, #0
 8005822:	f551 1b80 	adcs.w	fp, r1, #1048576	@ 0x100000
 8005826:	e008      	b.n	800583a <??ZbZclParseFloat_27>

08005828 <??ZbZclParseFloat_26>:
 8005828:	1c7f      	adds	r7, r7, #1
 800582a:	f05f 30ff 	movs.w	r0, #4294967295
 800582e:	f8df 13e8 	ldr.w	r1, [pc, #1000]	@ 8005c18 <??DataTable3_2>
 8005832:	ea14 0a00 	ands.w	sl, r4, r0
 8005836:	ea15 0b01 	ands.w	fp, r5, r1

0800583a <??ZbZclParseFloat_27>:
 800583a:	4650      	mov	r0, sl
 800583c:	4659      	mov	r1, fp
 800583e:	f000 fc31 	bl	80060a4 <__aeabi_ul2d>
 8005842:	ec41 0b18 	vmov	d8, r0, r1
 8005846:	f014 0000 	ands.w	r0, r4, #0
 800584a:	f015 4100 	ands.w	r1, r5, #2147483648	@ 0x80000000
 800584e:	2900      	cmp	r1, #0
 8005850:	d101      	bne.n	8005856 <??ZbZclParseFloat_28>
 8005852:	2800      	cmp	r0, #0
 8005854:	d005      	beq.n	8005862 <??ZbZclParseFloat_29>

08005856 <??ZbZclParseFloat_28>:
 8005856:	ec51 0b18 	vmov	r0, r1, d8
 800585a:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 800585e:	ec41 0b18 	vmov	d8, r0, r1

08005862 <??ZbZclParseFloat_29>:
 8005862:	0038      	movs	r0, r7
 8005864:	eeb0 0a48 	vmov.f32	s0, s16
 8005868:	eef0 0a68 	vmov.f32	s1, s17
 800586c:	f000 f810 	bl	8005890 <ZbZclFloatLdexp>
 8005870:	e00a      	b.n	8005888 <??ZbZclParseFloat_6>

08005872 <??ZbZclParseFloat_1>:
 8005872:	208d      	movs	r0, #141	@ 0x8d
 8005874:	f889 0000 	strb.w	r0, [r9]
 8005878:	2000      	movs	r0, #0
 800587a:	2100      	movs	r1, #0
 800587c:	2200      	movs	r2, #0
 800587e:	2300      	movs	r3, #0
 8005880:	f000 fd70 	bl	8006364 <__aeabi_ddiv>
 8005884:	ec41 0b10 	vmov	d0, r0, r1

08005888 <??ZbZclParseFloat_6>:
 8005888:	ecbd 8b02 	vpop	{d8}
 800588c:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005890 <ZbZclFloatLdexp>:
 8005890:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005894:	ed2d 8b04 	vpush	{d8-d9}
 8005898:	b084      	sub	sp, #16
 800589a:	eeb0 8a40 	vmov.f32	s16, s0
 800589e:	eef0 8a60 	vmov.f32	s17, s1
 80058a2:	0006      	movs	r6, r0
 80058a4:	2730      	movs	r7, #48	@ 0x30
 80058a6:	ec51 0b18 	vmov	r0, r1, d8
 80058aa:	ec53 2b18 	vmov	r2, r3, d8
 80058ae:	f000 fe8f 	bl	80065d0 <__aeabi_cdcmpeq>
 80058b2:	d10a      	bne.n	80058ca <??ZbZclFloatLdexp_0>
 80058b4:	ec51 0b18 	vmov	r0, r1, d8
 80058b8:	ec53 2b18 	vmov	r2, r3, d8
 80058bc:	f000 fa72 	bl	8005da4 <__adddf3>
 80058c0:	ec53 2b18 	vmov	r2, r3, d8
 80058c4:	f000 fe84 	bl	80065d0 <__aeabi_cdcmpeq>
 80058c8:	d104      	bne.n	80058d4 <??ZbZclFloatLdexp_1>

080058ca <??ZbZclFloatLdexp_0>:
 80058ca:	eeb0 0a48 	vmov.f32	s0, s16
 80058ce:	eef0 0a68 	vmov.f32	s1, s17
 80058d2:	e06b      	b.n	80059ac <??ZbZclFloatLdexp_2>

080058d4 <??ZbZclFloatLdexp_1>:
 80058d4:	2e01      	cmp	r6, #1
 80058d6:	db2c      	blt.n	8005932 <??ZbZclFloatLdexp_3>
 80058d8:	2401      	movs	r4, #1
 80058da:	2500      	movs	r5, #0
 80058dc:	0020      	movs	r0, r4
 80058de:	0029      	movs	r1, r5
 80058e0:	003a      	movs	r2, r7
 80058e2:	f000 fa4d 	bl	8005d80 <__aeabi_llsl>
 80058e6:	4680      	mov	r8, r0
 80058e8:	4689      	mov	r9, r1
 80058ea:	4640      	mov	r0, r8
 80058ec:	4649      	mov	r1, r9
 80058ee:	f000 fbd9 	bl	80060a4 <__aeabi_ul2d>
 80058f2:	ec41 0b19 	vmov	d9, r0, r1

080058f6 <??ZbZclFloatLdexp_4>:
 80058f6:	42be      	cmp	r6, r7
 80058f8:	db09      	blt.n	800590e <??ZbZclFloatLdexp_5>
 80058fa:	ec51 0b18 	vmov	r0, r1, d8
 80058fe:	ec53 2b19 	vmov	r2, r3, d9
 8005902:	f000 fc05 	bl	8006110 <__aeabi_dmul>
 8005906:	ec41 0b18 	vmov	d8, r0, r1
 800590a:	1bf6      	subs	r6, r6, r7
 800590c:	e7f3      	b.n	80058f6 <??ZbZclFloatLdexp_4>

0800590e <??ZbZclFloatLdexp_5>:
 800590e:	0020      	movs	r0, r4
 8005910:	0029      	movs	r1, r5
 8005912:	0032      	movs	r2, r6
 8005914:	f000 fa34 	bl	8005d80 <__aeabi_llsl>
 8005918:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800591c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005920:	f000 fbc0 	bl	80060a4 <__aeabi_ul2d>
 8005924:	ec53 2b18 	vmov	r2, r3, d8
 8005928:	f000 fbf2 	bl	8006110 <__aeabi_dmul>
 800592c:	ec41 0b18 	vmov	d8, r0, r1
 8005930:	e038      	b.n	80059a4 <??ZbZclFloatLdexp_6>

08005932 <??ZbZclFloatLdexp_3>:
 8005932:	2e00      	cmp	r6, #0
 8005934:	d536      	bpl.n	80059a4 <??ZbZclFloatLdexp_6>
 8005936:	2401      	movs	r4, #1
 8005938:	2500      	movs	r5, #0
 800593a:	0020      	movs	r0, r4
 800593c:	0029      	movs	r1, r5
 800593e:	003a      	movs	r2, r7
 8005940:	f000 fa1e 	bl	8005d80 <__aeabi_llsl>
 8005944:	4682      	mov	sl, r0
 8005946:	468b      	mov	fp, r1
 8005948:	4650      	mov	r0, sl
 800594a:	4659      	mov	r1, fp
 800594c:	f000 fbaa 	bl	80060a4 <__aeabi_ul2d>
 8005950:	0002      	movs	r2, r0
 8005952:	000b      	movs	r3, r1
 8005954:	2000      	movs	r0, #0
 8005956:	49b1      	ldr	r1, [pc, #708]	@ (8005c1c <??DataTable3_3>)
 8005958:	f000 fd04 	bl	8006364 <__aeabi_ddiv>
 800595c:	ec41 0b19 	vmov	d9, r0, r1
 8005960:	f1d6 0800 	rsbs	r8, r6, #0

08005964 <??ZbZclFloatLdexp_7>:
 8005964:	45b8      	cmp	r8, r7
 8005966:	db0a      	blt.n	800597e <??ZbZclFloatLdexp_8>
 8005968:	ec53 2b18 	vmov	r2, r3, d8
 800596c:	ec51 0b19 	vmov	r0, r1, d9
 8005970:	f000 fbce 	bl	8006110 <__aeabi_dmul>
 8005974:	ec41 0b18 	vmov	d8, r0, r1
 8005978:	ebb8 0807 	subs.w	r8, r8, r7
 800597c:	e7f2      	b.n	8005964 <??ZbZclFloatLdexp_7>

0800597e <??ZbZclFloatLdexp_8>:
 800597e:	0020      	movs	r0, r4
 8005980:	0029      	movs	r1, r5
 8005982:	4642      	mov	r2, r8
 8005984:	f000 f9fc 	bl	8005d80 <__aeabi_llsl>
 8005988:	e9cd 0100 	strd	r0, r1, [sp]
 800598c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005990:	f000 fb88 	bl	80060a4 <__aeabi_ul2d>
 8005994:	0002      	movs	r2, r0
 8005996:	000b      	movs	r3, r1
 8005998:	ec51 0b18 	vmov	r0, r1, d8
 800599c:	f000 fce2 	bl	8006364 <__aeabi_ddiv>
 80059a0:	ec41 0b18 	vmov	d8, r0, r1

080059a4 <??ZbZclFloatLdexp_6>:
 80059a4:	eeb0 0a48 	vmov.f32	s0, s16
 80059a8:	eef0 0a68 	vmov.f32	s1, s17

080059ac <??ZbZclFloatLdexp_2>:
 80059ac:	b004      	add	sp, #16
 80059ae:	ecbd 8b04 	vpop	{d8-d9}
 80059b2:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080059b6 <ZbZclFloatFrexp>:
 80059b6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059ba:	ed2d 8b06 	vpush	{d8-d10}
 80059be:	b086      	sub	sp, #24
 80059c0:	eeb0 8a40 	vmov.f32	s16, s0
 80059c4:	eef0 8a60 	vmov.f32	s17, s1
 80059c8:	4682      	mov	sl, r0
 80059ca:	000e      	movs	r6, r1
 80059cc:	4693      	mov	fp, r2
 80059ce:	2730      	movs	r7, #48	@ 0x30
 80059d0:	f05f 0800 	movs.w	r8, #0
 80059d4:	f05f 0901 	movs.w	r9, #1
 80059d8:	eeb0 9a48 	vmov.f32	s18, s16
 80059dc:	eef0 9a68 	vmov.f32	s19, s17
 80059e0:	ec51 0b18 	vmov	r0, r1, d8
 80059e4:	2200      	movs	r2, #0
 80059e6:	2300      	movs	r3, #0
 80059e8:	f000 fdf2 	bl	80065d0 <__aeabi_cdcmpeq>
 80059ec:	d208      	bcs.n	8005a00 <??ZbZclFloatFrexp_0>
 80059ee:	f05f 30ff 	movs.w	r0, #4294967295
 80059f2:	4681      	mov	r9, r0
 80059f4:	ec51 0b19 	vmov	r0, r1, d9
 80059f8:	f091 4100 	eors.w	r1, r1, #2147483648	@ 0x80000000
 80059fc:	ec41 0b19 	vmov	d9, r0, r1

08005a00 <??ZbZclFloatFrexp_0>:
 8005a00:	ec53 2b19 	vmov	r2, r3, d9
 8005a04:	ec51 0b19 	vmov	r0, r1, d9
 8005a08:	f000 fde2 	bl	80065d0 <__aeabi_cdcmpeq>
 8005a0c:	d00b      	beq.n	8005a26 <??ZbZclFloatFrexp_1>
 8005a0e:	f8ca 6000 	str.w	r6, [sl]
 8005a12:	4648      	mov	r0, r9
 8005a14:	f000 fb12 	bl	800603c <__aeabi_i2d>
 8005a18:	2200      	movs	r2, #0
 8005a1a:	4b81      	ldr	r3, [pc, #516]	@ (8005c20 <??DataTable3_4>)
 8005a1c:	f000 fb78 	bl	8006110 <__aeabi_dmul>
 8005a20:	ec41 0b10 	vmov	d0, r0, r1
 8005a24:	e0ef      	b.n	8005c06 <??ZbZclFloatFrexp_2>

08005a26 <??ZbZclFloatFrexp_1>:
 8005a26:	2000      	movs	r0, #0
 8005a28:	497c      	ldr	r1, [pc, #496]	@ (8005c1c <??DataTable3_3>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	f000 fc99 	bl	8006364 <__aeabi_ddiv>
 8005a32:	ec53 2b19 	vmov	r2, r3, d9
 8005a36:	f000 fdcb 	bl	80065d0 <__aeabi_cdcmpeq>
 8005a3a:	d00b      	beq.n	8005a54 <??ZbZclFloatFrexp_3>
 8005a3c:	2000      	movs	r0, #0
 8005a3e:	4977      	ldr	r1, [pc, #476]	@ (8005c1c <??DataTable3_3>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	f05f 4300 	movs.w	r3, #2147483648	@ 0x80000000
 8005a46:	f000 fc8d 	bl	8006364 <__aeabi_ddiv>
 8005a4a:	ec53 2b19 	vmov	r2, r3, d9
 8005a4e:	f000 fdbf 	bl	80065d0 <__aeabi_cdcmpeq>
 8005a52:	d107      	bne.n	8005a64 <??ZbZclFloatFrexp_4>

08005a54 <??ZbZclFloatFrexp_3>:
 8005a54:	f8ca 6000 	str.w	r6, [sl]
 8005a58:	4648      	mov	r0, r9
 8005a5a:	f000 faef 	bl	800603c <__aeabi_i2d>
 8005a5e:	ec41 0b10 	vmov	d0, r0, r1
 8005a62:	e0d0      	b.n	8005c06 <??ZbZclFloatFrexp_2>

08005a64 <??ZbZclFloatFrexp_4>:
 8005a64:	ec53 2b19 	vmov	r2, r3, d9
 8005a68:	ec51 0b19 	vmov	r0, r1, d9
 8005a6c:	f000 f99a 	bl	8005da4 <__adddf3>
 8005a70:	ec53 2b19 	vmov	r2, r3, d9
 8005a74:	f000 fdac 	bl	80065d0 <__aeabi_cdcmpeq>
 8005a78:	d10b      	bne.n	8005a92 <??ZbZclFloatFrexp_5>
 8005a7a:	f8ca b000 	str.w	fp, [sl]
 8005a7e:	4648      	mov	r0, r9
 8005a80:	f000 fadc 	bl	800603c <__aeabi_i2d>
 8005a84:	2200      	movs	r2, #0
 8005a86:	2300      	movs	r3, #0
 8005a88:	f000 fb42 	bl	8006110 <__aeabi_dmul>
 8005a8c:	ec41 0b10 	vmov	d0, r0, r1
 8005a90:	e0b9      	b.n	8005c06 <??ZbZclFloatFrexp_2>

08005a92 <??ZbZclFloatFrexp_5>:
 8005a92:	ec51 0b19 	vmov	r0, r1, d9
 8005a96:	2200      	movs	r2, #0
 8005a98:	f05f 4380 	movs.w	r3, #1073741824	@ 0x40000000
 8005a9c:	f000 fd90 	bl	80065c0 <__aeabi_cdrcmple>
 8005aa0:	d854      	bhi.n	8005b4c <??ZbZclFloatFrexp_6>
 8005aa2:	2001      	movs	r0, #1
 8005aa4:	2100      	movs	r1, #0
 8005aa6:	003a      	movs	r2, r7
 8005aa8:	f000 f96a 	bl	8005d80 <__aeabi_llsl>
 8005aac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ab0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ab4:	f000 faf6 	bl	80060a4 <__aeabi_ul2d>
 8005ab8:	0002      	movs	r2, r0
 8005aba:	000b      	movs	r3, r1
 8005abc:	2000      	movs	r0, #0
 8005abe:	4957      	ldr	r1, [pc, #348]	@ (8005c1c <??DataTable3_3>)
 8005ac0:	f000 fc50 	bl	8006364 <__aeabi_ddiv>
 8005ac4:	ec41 0b1a 	vmov	d10, r0, r1
 8005ac8:	2002      	movs	r0, #2
 8005aca:	2100      	movs	r1, #0
 8005acc:	003a      	movs	r2, r7
 8005ace:	f000 f957 	bl	8005d80 <__aeabi_llsl>
 8005ad2:	e9cd 0100 	strd	r0, r1, [sp]

08005ad6 <??ZbZclFloatFrexp_7>:
 8005ad6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005ada:	f000 fae3 	bl	80060a4 <__aeabi_ul2d>
 8005ade:	0002      	movs	r2, r0
 8005ae0:	000b      	movs	r3, r1
 8005ae2:	ec51 0b19 	vmov	r0, r1, d9
 8005ae6:	f000 fd6b 	bl	80065c0 <__aeabi_cdrcmple>
 8005aea:	d813      	bhi.n	8005b14 <??ZbZclFloatFrexp_8>
 8005aec:	ec53 2b19 	vmov	r2, r3, d9
 8005af0:	ec51 0b1a 	vmov	r0, r1, d10
 8005af4:	f000 fb0c 	bl	8006110 <__aeabi_dmul>
 8005af8:	ec41 0b19 	vmov	d9, r0, r1
 8005afc:	eb17 0808 	adds.w	r8, r7, r8
 8005b00:	45b0      	cmp	r8, r6
 8005b02:	dbe8      	blt.n	8005ad6 <??ZbZclFloatFrexp_7>
 8005b04:	f8ca 6000 	str.w	r6, [sl]
 8005b08:	4648      	mov	r0, r9
 8005b0a:	f000 fa97 	bl	800603c <__aeabi_i2d>
 8005b0e:	ec41 0b10 	vmov	d0, r0, r1
 8005b12:	e078      	b.n	8005c06 <??ZbZclFloatFrexp_2>

08005b14 <??ZbZclFloatFrexp_8>:
 8005b14:	ec51 0b19 	vmov	r0, r1, d9
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f05f 4380 	movs.w	r3, #1073741824	@ 0x40000000
 8005b1e:	f000 fd4f 	bl	80065c0 <__aeabi_cdrcmple>
 8005b22:	d865      	bhi.n	8005bf0 <??ZbZclFloatFrexp_9>
 8005b24:	ec53 2b19 	vmov	r2, r3, d9
 8005b28:	2000      	movs	r0, #0
 8005b2a:	493e      	ldr	r1, [pc, #248]	@ (8005c24 <??DataTable3_5>)
 8005b2c:	f000 faf0 	bl	8006110 <__aeabi_dmul>
 8005b30:	ec41 0b19 	vmov	d9, r0, r1
 8005b34:	f118 0801 	adds.w	r8, r8, #1
 8005b38:	45b0      	cmp	r8, r6
 8005b3a:	dbeb      	blt.n	8005b14 <??ZbZclFloatFrexp_8>
 8005b3c:	f8ca 6000 	str.w	r6, [sl]
 8005b40:	4648      	mov	r0, r9
 8005b42:	f000 fa7b 	bl	800603c <__aeabi_i2d>
 8005b46:	ec41 0b10 	vmov	d0, r0, r1
 8005b4a:	e05c      	b.n	8005c06 <??ZbZclFloatFrexp_2>

08005b4c <??ZbZclFloatFrexp_6>:
 8005b4c:	ec51 0b19 	vmov	r0, r1, d9
 8005b50:	2200      	movs	r2, #0
 8005b52:	4b32      	ldr	r3, [pc, #200]	@ (8005c1c <??DataTable3_3>)
 8005b54:	f000 fd3c 	bl	80065d0 <__aeabi_cdcmpeq>
 8005b58:	d24a      	bcs.n	8005bf0 <??ZbZclFloatFrexp_9>
 8005b5a:	2401      	movs	r4, #1
 8005b5c:	2500      	movs	r5, #0
 8005b5e:	0020      	movs	r0, r4
 8005b60:	0029      	movs	r1, r5
 8005b62:	003a      	movs	r2, r7
 8005b64:	f000 f90c 	bl	8005d80 <__aeabi_llsl>
 8005b68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b70:	f000 fa98 	bl	80060a4 <__aeabi_ul2d>
 8005b74:	ec41 0b1a 	vmov	d10, r0, r1
 8005b78:	0020      	movs	r0, r4
 8005b7a:	0029      	movs	r1, r5
 8005b7c:	003a      	movs	r2, r7
 8005b7e:	f000 f8ff 	bl	8005d80 <__aeabi_llsl>
 8005b82:	e9cd 0100 	strd	r0, r1, [sp]

08005b86 <??ZbZclFloatFrexp_10>:
 8005b86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b8a:	f000 fa8b 	bl	80060a4 <__aeabi_ul2d>
 8005b8e:	0002      	movs	r2, r0
 8005b90:	000b      	movs	r3, r1
 8005b92:	2000      	movs	r0, #0
 8005b94:	4921      	ldr	r1, [pc, #132]	@ (8005c1c <??DataTable3_3>)
 8005b96:	f000 fbe5 	bl	8006364 <__aeabi_ddiv>
 8005b9a:	0002      	movs	r2, r0
 8005b9c:	000b      	movs	r3, r1
 8005b9e:	ec51 0b18 	vmov	r0, r1, d8
 8005ba2:	f000 fd15 	bl	80065d0 <__aeabi_cdcmpeq>
 8005ba6:	d20e      	bcs.n	8005bc6 <??ZbZclFloatFrexp_11>
 8005ba8:	ebb8 0007 	subs.w	r0, r8, r7
 8005bac:	4583      	cmp	fp, r0
 8005bae:	da0a      	bge.n	8005bc6 <??ZbZclFloatFrexp_11>

08005bb0 <??ZbZclFloatFrexp_12>:
 8005bb0:	ec53 2b19 	vmov	r2, r3, d9
 8005bb4:	ec51 0b1a 	vmov	r0, r1, d10
 8005bb8:	f000 faaa 	bl	8006110 <__aeabi_dmul>
 8005bbc:	ec41 0b19 	vmov	d9, r0, r1
 8005bc0:	ebb8 0807 	subs.w	r8, r8, r7
 8005bc4:	e7df      	b.n	8005b86 <??ZbZclFloatFrexp_10>

08005bc6 <??ZbZclFloatFrexp_11>:
 8005bc6:	ec51 0b19 	vmov	r0, r1, d9
 8005bca:	2200      	movs	r2, #0
 8005bcc:	4b13      	ldr	r3, [pc, #76]	@ (8005c1c <??DataTable3_3>)
 8005bce:	f000 fcff 	bl	80065d0 <__aeabi_cdcmpeq>
 8005bd2:	d20d      	bcs.n	8005bf0 <??ZbZclFloatFrexp_9>
 8005bd4:	f1b8 0801 	subs.w	r8, r8, #1
 8005bd8:	45d8      	cmp	r8, fp
 8005bda:	d009      	beq.n	8005bf0 <??ZbZclFloatFrexp_9>

08005bdc <??ZbZclFloatFrexp_13>:
 8005bdc:	ec53 2b19 	vmov	r2, r3, d9
 8005be0:	2000      	movs	r0, #0
 8005be2:	f05f 4180 	movs.w	r1, #1073741824	@ 0x40000000
 8005be6:	f000 fa93 	bl	8006110 <__aeabi_dmul>
 8005bea:	ec41 0b19 	vmov	d9, r0, r1
 8005bee:	e7ea      	b.n	8005bc6 <??ZbZclFloatFrexp_11>

08005bf0 <??ZbZclFloatFrexp_9>:
 8005bf0:	f8ca 8000 	str.w	r8, [sl]
 8005bf4:	4648      	mov	r0, r9
 8005bf6:	f000 fa21 	bl	800603c <__aeabi_i2d>
 8005bfa:	ec53 2b19 	vmov	r2, r3, d9
 8005bfe:	f000 fa87 	bl	8006110 <__aeabi_dmul>
 8005c02:	ec41 0b10 	vmov	d0, r0, r1

08005c06 <??ZbZclFloatFrexp_2>:
 8005c06:	b006      	add	sp, #24
 8005c08:	ecbd 8b06 	vpop	{d8-d10}
 8005c0c:	e8bd 8ff1 	ldmia.w	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005c10 <??DataTable3>:
 8005c10:	fc01 ffff                                   ....

08005c14 <??DataTable3_1>:
 8005c14:	0000 7ff0                                   ....

08005c18 <??DataTable3_2>:
 8005c18:	ffff 000f                                   ....

08005c1c <??DataTable3_3>:
 8005c1c:	0000 3ff0                                   ...?

08005c20 <??DataTable3_4>:
 8005c20:	0000 3ff8                                   ...?

08005c24 <??DataTable3_5>:
 8005c24:	0000 3fe0                                   ...?

08005c28 <ZbZclAttrIsFloat>:
 8005c28:	0001      	movs	r1, r0
 8005c2a:	0008      	movs	r0, r1
 8005c2c:	b2c0      	uxtb	r0, r0
 8005c2e:	2838      	cmp	r0, #56	@ 0x38
 8005c30:	db05      	blt.n	8005c3e <??ZbZclAttrIsFloat_0>
 8005c32:	0008      	movs	r0, r1
 8005c34:	b2c0      	uxtb	r0, r0
 8005c36:	283b      	cmp	r0, #59	@ 0x3b
 8005c38:	da01      	bge.n	8005c3e <??ZbZclAttrIsFloat_0>
 8005c3a:	2001      	movs	r0, #1
 8005c3c:	e000      	b.n	8005c40 <??ZbZclAttrIsFloat_1>

08005c3e <??ZbZclAttrIsFloat_0>:
 8005c3e:	2000      	movs	r0, #0

08005c40 <??ZbZclAttrIsFloat_1>:
 8005c40:	4770      	bx	lr

08005c42 <__aeabi_memset>:
 8005c42:	b470      	push	{r4, r5, r6}
 8005c44:	0784      	lsls	r4, r0, #30
 8005c46:	d046      	beq.n	8005cd6 <__aeabi_memset+0x94>
 8005c48:	1e4c      	subs	r4, r1, #1
 8005c4a:	2900      	cmp	r1, #0
 8005c4c:	d041      	beq.n	8005cd2 <__aeabi_memset+0x90>
 8005c4e:	b2d5      	uxtb	r5, r2
 8005c50:	4603      	mov	r3, r0
 8005c52:	e002      	b.n	8005c5a <__aeabi_memset+0x18>
 8005c54:	1e61      	subs	r1, r4, #1
 8005c56:	b3e4      	cbz	r4, 8005cd2 <__aeabi_memset+0x90>
 8005c58:	460c      	mov	r4, r1
 8005c5a:	f803 5b01 	strb.w	r5, [r3], #1
 8005c5e:	0799      	lsls	r1, r3, #30
 8005c60:	d1f8      	bne.n	8005c54 <__aeabi_memset+0x12>
 8005c62:	2c03      	cmp	r4, #3
 8005c64:	d92e      	bls.n	8005cc4 <__aeabi_memset+0x82>
 8005c66:	b2d5      	uxtb	r5, r2
 8005c68:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8005c6c:	2c0f      	cmp	r4, #15
 8005c6e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8005c72:	d919      	bls.n	8005ca8 <__aeabi_memset+0x66>
 8005c74:	4626      	mov	r6, r4
 8005c76:	f103 0110 	add.w	r1, r3, #16
 8005c7a:	3e10      	subs	r6, #16
 8005c7c:	2e0f      	cmp	r6, #15
 8005c7e:	f841 5c10 	str.w	r5, [r1, #-16]
 8005c82:	f841 5c0c 	str.w	r5, [r1, #-12]
 8005c86:	f841 5c08 	str.w	r5, [r1, #-8]
 8005c8a:	f841 5c04 	str.w	r5, [r1, #-4]
 8005c8e:	f101 0110 	add.w	r1, r1, #16
 8005c92:	d8f2      	bhi.n	8005c7a <__aeabi_memset+0x38>
 8005c94:	f1a4 0110 	sub.w	r1, r4, #16
 8005c98:	f021 010f 	bic.w	r1, r1, #15
 8005c9c:	f004 040f 	and.w	r4, r4, #15
 8005ca0:	3110      	adds	r1, #16
 8005ca2:	2c03      	cmp	r4, #3
 8005ca4:	440b      	add	r3, r1
 8005ca6:	d90d      	bls.n	8005cc4 <__aeabi_memset+0x82>
 8005ca8:	461e      	mov	r6, r3
 8005caa:	4621      	mov	r1, r4
 8005cac:	3904      	subs	r1, #4
 8005cae:	2903      	cmp	r1, #3
 8005cb0:	f846 5b04 	str.w	r5, [r6], #4
 8005cb4:	d8fa      	bhi.n	8005cac <__aeabi_memset+0x6a>
 8005cb6:	1f21      	subs	r1, r4, #4
 8005cb8:	f021 0103 	bic.w	r1, r1, #3
 8005cbc:	3104      	adds	r1, #4
 8005cbe:	440b      	add	r3, r1
 8005cc0:	f004 0403 	and.w	r4, r4, #3
 8005cc4:	b12c      	cbz	r4, 8005cd2 <__aeabi_memset+0x90>
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	441c      	add	r4, r3
 8005cca:	f803 2b01 	strb.w	r2, [r3], #1
 8005cce:	42a3      	cmp	r3, r4
 8005cd0:	d1fb      	bne.n	8005cca <__aeabi_memset+0x88>
 8005cd2:	bc70      	pop	{r4, r5, r6}
 8005cd4:	4770      	bx	lr
 8005cd6:	460c      	mov	r4, r1
 8005cd8:	4603      	mov	r3, r0
 8005cda:	e7c2      	b.n	8005c62 <__aeabi_memset+0x20>
 8005cdc:	0000      	movs	r0, r0
	...

08005ce0 <memchr>:
 8005ce0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8005ce4:	2a10      	cmp	r2, #16
 8005ce6:	db2b      	blt.n	8005d40 <memchr+0x60>
 8005ce8:	f010 0f07 	tst.w	r0, #7
 8005cec:	d008      	beq.n	8005d00 <memchr+0x20>
 8005cee:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005cf2:	3a01      	subs	r2, #1
 8005cf4:	428b      	cmp	r3, r1
 8005cf6:	d02d      	beq.n	8005d54 <memchr+0x74>
 8005cf8:	f010 0f07 	tst.w	r0, #7
 8005cfc:	b342      	cbz	r2, 8005d50 <memchr+0x70>
 8005cfe:	d1f6      	bne.n	8005cee <memchr+0xe>
 8005d00:	b4f0      	push	{r4, r5, r6, r7}
 8005d02:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8005d06:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8005d0a:	f022 0407 	bic.w	r4, r2, #7
 8005d0e:	f07f 0700 	mvns.w	r7, #0
 8005d12:	2300      	movs	r3, #0
 8005d14:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8005d18:	3c08      	subs	r4, #8
 8005d1a:	ea85 0501 	eor.w	r5, r5, r1
 8005d1e:	ea86 0601 	eor.w	r6, r6, r1
 8005d22:	fa85 f547 	uadd8	r5, r5, r7
 8005d26:	faa3 f587 	sel	r5, r3, r7
 8005d2a:	fa86 f647 	uadd8	r6, r6, r7
 8005d2e:	faa5 f687 	sel	r6, r5, r7
 8005d32:	b98e      	cbnz	r6, 8005d58 <memchr+0x78>
 8005d34:	d1ee      	bne.n	8005d14 <memchr+0x34>
 8005d36:	bcf0      	pop	{r4, r5, r6, r7}
 8005d38:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8005d3c:	f002 0207 	and.w	r2, r2, #7
 8005d40:	b132      	cbz	r2, 8005d50 <memchr+0x70>
 8005d42:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005d46:	3a01      	subs	r2, #1
 8005d48:	ea83 0301 	eor.w	r3, r3, r1
 8005d4c:	b113      	cbz	r3, 8005d54 <memchr+0x74>
 8005d4e:	d1f8      	bne.n	8005d42 <memchr+0x62>
 8005d50:	2000      	movs	r0, #0
 8005d52:	4770      	bx	lr
 8005d54:	3801      	subs	r0, #1
 8005d56:	4770      	bx	lr
 8005d58:	2d00      	cmp	r5, #0
 8005d5a:	bf06      	itte	eq
 8005d5c:	4635      	moveq	r5, r6
 8005d5e:	3803      	subeq	r0, #3
 8005d60:	3807      	subne	r0, #7
 8005d62:	f015 0f01 	tst.w	r5, #1
 8005d66:	d107      	bne.n	8005d78 <memchr+0x98>
 8005d68:	3001      	adds	r0, #1
 8005d6a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8005d6e:	bf02      	ittt	eq
 8005d70:	3001      	addeq	r0, #1
 8005d72:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8005d76:	3001      	addeq	r0, #1
 8005d78:	bcf0      	pop	{r4, r5, r6, r7}
 8005d7a:	3801      	subs	r0, #1
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop

08005d80 <__aeabi_llsl>:
 8005d80:	4091      	lsls	r1, r2
 8005d82:	0003      	movs	r3, r0
 8005d84:	4090      	lsls	r0, r2
 8005d86:	469c      	mov	ip, r3
 8005d88:	3a20      	subs	r2, #32
 8005d8a:	4093      	lsls	r3, r2
 8005d8c:	4319      	orrs	r1, r3
 8005d8e:	4252      	negs	r2, r2
 8005d90:	4663      	mov	r3, ip
 8005d92:	40d3      	lsrs	r3, r2
 8005d94:	4319      	orrs	r1, r3
 8005d96:	4770      	bx	lr

08005d98 <__aeabi_drsub>:
 8005d98:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8005d9c:	e002      	b.n	8005da4 <__adddf3>
 8005d9e:	bf00      	nop

08005da0 <__aeabi_dsub>:
 8005da0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08005da4 <__adddf3>:
 8005da4:	b530      	push	{r4, r5, lr}
 8005da6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8005daa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8005dae:	ea94 0f05 	teq	r4, r5
 8005db2:	bf08      	it	eq
 8005db4:	ea90 0f02 	teqeq	r0, r2
 8005db8:	bf1f      	itttt	ne
 8005dba:	ea54 0c00 	orrsne.w	ip, r4, r0
 8005dbe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8005dc2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8005dc6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005dca:	f000 80e2 	beq.w	8005f92 <__adddf3+0x1ee>
 8005dce:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8005dd2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8005dd6:	bfb8      	it	lt
 8005dd8:	426d      	neglt	r5, r5
 8005dda:	dd0c      	ble.n	8005df6 <__adddf3+0x52>
 8005ddc:	442c      	add	r4, r5
 8005dde:	ea80 0202 	eor.w	r2, r0, r2
 8005de2:	ea81 0303 	eor.w	r3, r1, r3
 8005de6:	ea82 0000 	eor.w	r0, r2, r0
 8005dea:	ea83 0101 	eor.w	r1, r3, r1
 8005dee:	ea80 0202 	eor.w	r2, r0, r2
 8005df2:	ea81 0303 	eor.w	r3, r1, r3
 8005df6:	2d36      	cmp	r5, #54	@ 0x36
 8005df8:	bf88      	it	hi
 8005dfa:	bd30      	pophi	{r4, r5, pc}
 8005dfc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8005e00:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005e04:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8005e08:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8005e0c:	d002      	beq.n	8005e14 <__adddf3+0x70>
 8005e0e:	4240      	negs	r0, r0
 8005e10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005e14:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8005e18:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005e1c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8005e20:	d002      	beq.n	8005e28 <__adddf3+0x84>
 8005e22:	4252      	negs	r2, r2
 8005e24:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8005e28:	ea94 0f05 	teq	r4, r5
 8005e2c:	f000 80a7 	beq.w	8005f7e <__adddf3+0x1da>
 8005e30:	f1a4 0401 	sub.w	r4, r4, #1
 8005e34:	f1d5 0e20 	rsbs	lr, r5, #32
 8005e38:	db0d      	blt.n	8005e56 <__adddf3+0xb2>
 8005e3a:	fa02 fc0e 	lsl.w	ip, r2, lr
 8005e3e:	fa22 f205 	lsr.w	r2, r2, r5
 8005e42:	1880      	adds	r0, r0, r2
 8005e44:	f141 0100 	adc.w	r1, r1, #0
 8005e48:	fa03 f20e 	lsl.w	r2, r3, lr
 8005e4c:	1880      	adds	r0, r0, r2
 8005e4e:	fa43 f305 	asr.w	r3, r3, r5
 8005e52:	4159      	adcs	r1, r3
 8005e54:	e00e      	b.n	8005e74 <__adddf3+0xd0>
 8005e56:	f1a5 0520 	sub.w	r5, r5, #32
 8005e5a:	f10e 0e20 	add.w	lr, lr, #32
 8005e5e:	2a01      	cmp	r2, #1
 8005e60:	fa03 fc0e 	lsl.w	ip, r3, lr
 8005e64:	bf28      	it	cs
 8005e66:	f04c 0c02 	orrcs.w	ip, ip, #2
 8005e6a:	fa43 f305 	asr.w	r3, r3, r5
 8005e6e:	18c0      	adds	r0, r0, r3
 8005e70:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8005e74:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8005e78:	d507      	bpl.n	8005e8a <__adddf3+0xe6>
 8005e7a:	f04f 0e00 	mov.w	lr, #0
 8005e7e:	f1dc 0c00 	rsbs	ip, ip, #0
 8005e82:	eb7e 0000 	sbcs.w	r0, lr, r0
 8005e86:	eb6e 0101 	sbc.w	r1, lr, r1
 8005e8a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8005e8e:	d31b      	bcc.n	8005ec8 <__adddf3+0x124>
 8005e90:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8005e94:	d30c      	bcc.n	8005eb0 <__adddf3+0x10c>
 8005e96:	0849      	lsrs	r1, r1, #1
 8005e98:	ea5f 0030 	movs.w	r0, r0, rrx
 8005e9c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8005ea0:	f104 0401 	add.w	r4, r4, #1
 8005ea4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8005ea8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8005eac:	f080 809a 	bcs.w	8005fe4 <__adddf3+0x240>
 8005eb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8005eb4:	bf08      	it	eq
 8005eb6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8005eba:	f150 0000 	adcs.w	r0, r0, #0
 8005ebe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005ec2:	ea41 0105 	orr.w	r1, r1, r5
 8005ec6:	bd30      	pop	{r4, r5, pc}
 8005ec8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8005ecc:	4140      	adcs	r0, r0
 8005ece:	eb41 0101 	adc.w	r1, r1, r1
 8005ed2:	3c01      	subs	r4, #1
 8005ed4:	bf28      	it	cs
 8005ed6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8005eda:	d2e9      	bcs.n	8005eb0 <__adddf3+0x10c>
 8005edc:	f091 0f00 	teq	r1, #0
 8005ee0:	bf04      	itt	eq
 8005ee2:	4601      	moveq	r1, r0
 8005ee4:	2000      	moveq	r0, #0
 8005ee6:	fab1 f381 	clz	r3, r1
 8005eea:	bf08      	it	eq
 8005eec:	3320      	addeq	r3, #32
 8005eee:	f1a3 030b 	sub.w	r3, r3, #11
 8005ef2:	f1b3 0220 	subs.w	r2, r3, #32
 8005ef6:	da0c      	bge.n	8005f12 <__adddf3+0x16e>
 8005ef8:	320c      	adds	r2, #12
 8005efa:	dd08      	ble.n	8005f0e <__adddf3+0x16a>
 8005efc:	f102 0c14 	add.w	ip, r2, #20
 8005f00:	f1c2 020c 	rsb	r2, r2, #12
 8005f04:	fa01 f00c 	lsl.w	r0, r1, ip
 8005f08:	fa21 f102 	lsr.w	r1, r1, r2
 8005f0c:	e00c      	b.n	8005f28 <__adddf3+0x184>
 8005f0e:	f102 0214 	add.w	r2, r2, #20
 8005f12:	bfd8      	it	le
 8005f14:	f1c2 0c20 	rsble	ip, r2, #32
 8005f18:	fa01 f102 	lsl.w	r1, r1, r2
 8005f1c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8005f20:	bfdc      	itt	le
 8005f22:	ea41 010c 	orrle.w	r1, r1, ip
 8005f26:	4090      	lslle	r0, r2
 8005f28:	1ae4      	subs	r4, r4, r3
 8005f2a:	bfa2      	ittt	ge
 8005f2c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8005f30:	4329      	orrge	r1, r5
 8005f32:	bd30      	popge	{r4, r5, pc}
 8005f34:	ea6f 0404 	mvn.w	r4, r4
 8005f38:	3c1f      	subs	r4, #31
 8005f3a:	da1c      	bge.n	8005f76 <__adddf3+0x1d2>
 8005f3c:	340c      	adds	r4, #12
 8005f3e:	dc0e      	bgt.n	8005f5e <__adddf3+0x1ba>
 8005f40:	f104 0414 	add.w	r4, r4, #20
 8005f44:	f1c4 0220 	rsb	r2, r4, #32
 8005f48:	fa20 f004 	lsr.w	r0, r0, r4
 8005f4c:	fa01 f302 	lsl.w	r3, r1, r2
 8005f50:	ea40 0003 	orr.w	r0, r0, r3
 8005f54:	fa21 f304 	lsr.w	r3, r1, r4
 8005f58:	ea45 0103 	orr.w	r1, r5, r3
 8005f5c:	bd30      	pop	{r4, r5, pc}
 8005f5e:	f1c4 040c 	rsb	r4, r4, #12
 8005f62:	f1c4 0220 	rsb	r2, r4, #32
 8005f66:	fa20 f002 	lsr.w	r0, r0, r2
 8005f6a:	fa01 f304 	lsl.w	r3, r1, r4
 8005f6e:	ea40 0003 	orr.w	r0, r0, r3
 8005f72:	4629      	mov	r1, r5
 8005f74:	bd30      	pop	{r4, r5, pc}
 8005f76:	fa21 f004 	lsr.w	r0, r1, r4
 8005f7a:	4629      	mov	r1, r5
 8005f7c:	bd30      	pop	{r4, r5, pc}
 8005f7e:	f094 0f00 	teq	r4, #0
 8005f82:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8005f86:	bf06      	itte	eq
 8005f88:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8005f8c:	3401      	addeq	r4, #1
 8005f8e:	3d01      	subne	r5, #1
 8005f90:	e74e      	b.n	8005e30 <__adddf3+0x8c>
 8005f92:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005f96:	bf18      	it	ne
 8005f98:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005f9c:	d029      	beq.n	8005ff2 <__adddf3+0x24e>
 8005f9e:	ea94 0f05 	teq	r4, r5
 8005fa2:	bf08      	it	eq
 8005fa4:	ea90 0f02 	teqeq	r0, r2
 8005fa8:	d005      	beq.n	8005fb6 <__adddf3+0x212>
 8005faa:	ea54 0c00 	orrs.w	ip, r4, r0
 8005fae:	bf04      	itt	eq
 8005fb0:	4619      	moveq	r1, r3
 8005fb2:	4610      	moveq	r0, r2
 8005fb4:	bd30      	pop	{r4, r5, pc}
 8005fb6:	ea91 0f03 	teq	r1, r3
 8005fba:	bf1e      	ittt	ne
 8005fbc:	2100      	movne	r1, #0
 8005fbe:	2000      	movne	r0, #0
 8005fc0:	bd30      	popne	{r4, r5, pc}
 8005fc2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8005fc6:	d105      	bne.n	8005fd4 <__adddf3+0x230>
 8005fc8:	0040      	lsls	r0, r0, #1
 8005fca:	4149      	adcs	r1, r1
 8005fcc:	bf28      	it	cs
 8005fce:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8005fd2:	bd30      	pop	{r4, r5, pc}
 8005fd4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8005fd8:	bf3c      	itt	cc
 8005fda:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8005fde:	bd30      	popcc	{r4, r5, pc}
 8005fe0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8005fe4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8005fe8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005fec:	f04f 0000 	mov.w	r0, #0
 8005ff0:	bd30      	pop	{r4, r5, pc}
 8005ff2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005ff6:	bf1a      	itte	ne
 8005ff8:	4619      	movne	r1, r3
 8005ffa:	4610      	movne	r0, r2
 8005ffc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8006000:	bf1c      	itt	ne
 8006002:	460b      	movne	r3, r1
 8006004:	4602      	movne	r2, r0
 8006006:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800600a:	bf06      	itte	eq
 800600c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8006010:	ea91 0f03 	teqeq	r1, r3
 8006014:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8006018:	bd30      	pop	{r4, r5, pc}
 800601a:	bf00      	nop

0800601c <__aeabi_ui2d>:
 800601c:	f090 0f00 	teq	r0, #0
 8006020:	bf04      	itt	eq
 8006022:	2100      	moveq	r1, #0
 8006024:	4770      	bxeq	lr
 8006026:	b530      	push	{r4, r5, lr}
 8006028:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800602c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8006030:	f04f 0500 	mov.w	r5, #0
 8006034:	f04f 0100 	mov.w	r1, #0
 8006038:	e750      	b.n	8005edc <__adddf3+0x138>
 800603a:	bf00      	nop

0800603c <__aeabi_i2d>:
 800603c:	f090 0f00 	teq	r0, #0
 8006040:	bf04      	itt	eq
 8006042:	2100      	moveq	r1, #0
 8006044:	4770      	bxeq	lr
 8006046:	b530      	push	{r4, r5, lr}
 8006048:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800604c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8006050:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8006054:	bf48      	it	mi
 8006056:	4240      	negmi	r0, r0
 8006058:	f04f 0100 	mov.w	r1, #0
 800605c:	e73e      	b.n	8005edc <__adddf3+0x138>
 800605e:	bf00      	nop

08006060 <__aeabi_f2d>:
 8006060:	0042      	lsls	r2, r0, #1
 8006062:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8006066:	ea4f 0131 	mov.w	r1, r1, rrx
 800606a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800606e:	bf1f      	itttt	ne
 8006070:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8006074:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8006078:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800607c:	4770      	bxne	lr
 800607e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8006082:	bf08      	it	eq
 8006084:	4770      	bxeq	lr
 8006086:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800608a:	bf04      	itt	eq
 800608c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8006090:	4770      	bxeq	lr
 8006092:	b530      	push	{r4, r5, lr}
 8006094:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8006098:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800609c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80060a0:	e71c      	b.n	8005edc <__adddf3+0x138>
 80060a2:	bf00      	nop

080060a4 <__aeabi_ul2d>:
 80060a4:	ea50 0201 	orrs.w	r2, r0, r1
 80060a8:	bf08      	it	eq
 80060aa:	4770      	bxeq	lr
 80060ac:	b530      	push	{r4, r5, lr}
 80060ae:	f04f 0500 	mov.w	r5, #0
 80060b2:	e00a      	b.n	80060ca <__aeabi_l2d+0x16>

080060b4 <__aeabi_l2d>:
 80060b4:	ea50 0201 	orrs.w	r2, r0, r1
 80060b8:	bf08      	it	eq
 80060ba:	4770      	bxeq	lr
 80060bc:	b530      	push	{r4, r5, lr}
 80060be:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80060c2:	d502      	bpl.n	80060ca <__aeabi_l2d+0x16>
 80060c4:	4240      	negs	r0, r0
 80060c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80060ca:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80060ce:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80060d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80060d6:	f43f aed8 	beq.w	8005e8a <__adddf3+0xe6>
 80060da:	f04f 0203 	mov.w	r2, #3
 80060de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80060e2:	bf18      	it	ne
 80060e4:	3203      	addne	r2, #3
 80060e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80060ea:	bf18      	it	ne
 80060ec:	3203      	addne	r2, #3
 80060ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80060f2:	f1c2 0320 	rsb	r3, r2, #32
 80060f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80060fa:	fa20 f002 	lsr.w	r0, r0, r2
 80060fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8006102:	ea40 000e 	orr.w	r0, r0, lr
 8006106:	fa21 f102 	lsr.w	r1, r1, r2
 800610a:	4414      	add	r4, r2
 800610c:	e6bd      	b.n	8005e8a <__adddf3+0xe6>
 800610e:	bf00      	nop

08006110 <__aeabi_dmul>:
 8006110:	b570      	push	{r4, r5, r6, lr}
 8006112:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8006116:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800611a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800611e:	bf1d      	ittte	ne
 8006120:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8006124:	ea94 0f0c 	teqne	r4, ip
 8006128:	ea95 0f0c 	teqne	r5, ip
 800612c:	f000 f8de 	bleq	80062ec <__aeabi_dmul+0x1dc>
 8006130:	442c      	add	r4, r5
 8006132:	ea81 0603 	eor.w	r6, r1, r3
 8006136:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800613a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800613e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8006142:	bf18      	it	ne
 8006144:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8006148:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800614c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006150:	d038      	beq.n	80061c4 <__aeabi_dmul+0xb4>
 8006152:	fba0 ce02 	umull	ip, lr, r0, r2
 8006156:	f04f 0500 	mov.w	r5, #0
 800615a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800615e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8006162:	fbe0 e503 	umlal	lr, r5, r0, r3
 8006166:	f04f 0600 	mov.w	r6, #0
 800616a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800616e:	f09c 0f00 	teq	ip, #0
 8006172:	bf18      	it	ne
 8006174:	f04e 0e01 	orrne.w	lr, lr, #1
 8006178:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800617c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8006180:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8006184:	d204      	bcs.n	8006190 <__aeabi_dmul+0x80>
 8006186:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800618a:	416d      	adcs	r5, r5
 800618c:	eb46 0606 	adc.w	r6, r6, r6
 8006190:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8006194:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8006198:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800619c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80061a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80061a4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80061a8:	bf88      	it	hi
 80061aa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80061ae:	d81e      	bhi.n	80061ee <__aeabi_dmul+0xde>
 80061b0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80061b4:	bf08      	it	eq
 80061b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80061ba:	f150 0000 	adcs.w	r0, r0, #0
 80061be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80061c2:	bd70      	pop	{r4, r5, r6, pc}
 80061c4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80061c8:	ea46 0101 	orr.w	r1, r6, r1
 80061cc:	ea40 0002 	orr.w	r0, r0, r2
 80061d0:	ea81 0103 	eor.w	r1, r1, r3
 80061d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80061d8:	bfc2      	ittt	gt
 80061da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80061de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80061e2:	bd70      	popgt	{r4, r5, r6, pc}
 80061e4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80061e8:	f04f 0e00 	mov.w	lr, #0
 80061ec:	3c01      	subs	r4, #1
 80061ee:	f300 80ab 	bgt.w	8006348 <__aeabi_dmul+0x238>
 80061f2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80061f6:	bfde      	ittt	le
 80061f8:	2000      	movle	r0, #0
 80061fa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80061fe:	bd70      	pople	{r4, r5, r6, pc}
 8006200:	f1c4 0400 	rsb	r4, r4, #0
 8006204:	3c20      	subs	r4, #32
 8006206:	da35      	bge.n	8006274 <__aeabi_dmul+0x164>
 8006208:	340c      	adds	r4, #12
 800620a:	dc1b      	bgt.n	8006244 <__aeabi_dmul+0x134>
 800620c:	f104 0414 	add.w	r4, r4, #20
 8006210:	f1c4 0520 	rsb	r5, r4, #32
 8006214:	fa00 f305 	lsl.w	r3, r0, r5
 8006218:	fa20 f004 	lsr.w	r0, r0, r4
 800621c:	fa01 f205 	lsl.w	r2, r1, r5
 8006220:	ea40 0002 	orr.w	r0, r0, r2
 8006224:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8006228:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800622c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8006230:	fa21 f604 	lsr.w	r6, r1, r4
 8006234:	eb42 0106 	adc.w	r1, r2, r6
 8006238:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800623c:	bf08      	it	eq
 800623e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8006242:	bd70      	pop	{r4, r5, r6, pc}
 8006244:	f1c4 040c 	rsb	r4, r4, #12
 8006248:	f1c4 0520 	rsb	r5, r4, #32
 800624c:	fa00 f304 	lsl.w	r3, r0, r4
 8006250:	fa20 f005 	lsr.w	r0, r0, r5
 8006254:	fa01 f204 	lsl.w	r2, r1, r4
 8006258:	ea40 0002 	orr.w	r0, r0, r2
 800625c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8006260:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8006264:	f141 0100 	adc.w	r1, r1, #0
 8006268:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800626c:	bf08      	it	eq
 800626e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8006272:	bd70      	pop	{r4, r5, r6, pc}
 8006274:	f1c4 0520 	rsb	r5, r4, #32
 8006278:	fa00 f205 	lsl.w	r2, r0, r5
 800627c:	ea4e 0e02 	orr.w	lr, lr, r2
 8006280:	fa20 f304 	lsr.w	r3, r0, r4
 8006284:	fa01 f205 	lsl.w	r2, r1, r5
 8006288:	ea43 0302 	orr.w	r3, r3, r2
 800628c:	fa21 f004 	lsr.w	r0, r1, r4
 8006290:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8006294:	fa21 f204 	lsr.w	r2, r1, r4
 8006298:	ea20 0002 	bic.w	r0, r0, r2
 800629c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80062a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80062a4:	bf08      	it	eq
 80062a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80062aa:	bd70      	pop	{r4, r5, r6, pc}
 80062ac:	f094 0f00 	teq	r4, #0
 80062b0:	d10f      	bne.n	80062d2 <__aeabi_dmul+0x1c2>
 80062b2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80062b6:	0040      	lsls	r0, r0, #1
 80062b8:	eb41 0101 	adc.w	r1, r1, r1
 80062bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80062c0:	bf08      	it	eq
 80062c2:	3c01      	subeq	r4, #1
 80062c4:	d0f7      	beq.n	80062b6 <__aeabi_dmul+0x1a6>
 80062c6:	ea41 0106 	orr.w	r1, r1, r6
 80062ca:	f095 0f00 	teq	r5, #0
 80062ce:	bf18      	it	ne
 80062d0:	4770      	bxne	lr
 80062d2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80062d6:	0052      	lsls	r2, r2, #1
 80062d8:	eb43 0303 	adc.w	r3, r3, r3
 80062dc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80062e0:	bf08      	it	eq
 80062e2:	3d01      	subeq	r5, #1
 80062e4:	d0f7      	beq.n	80062d6 <__aeabi_dmul+0x1c6>
 80062e6:	ea43 0306 	orr.w	r3, r3, r6
 80062ea:	4770      	bx	lr
 80062ec:	ea94 0f0c 	teq	r4, ip
 80062f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80062f4:	bf18      	it	ne
 80062f6:	ea95 0f0c 	teqne	r5, ip
 80062fa:	d00c      	beq.n	8006316 <__aeabi_dmul+0x206>
 80062fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006300:	bf18      	it	ne
 8006302:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006306:	d1d1      	bne.n	80062ac <__aeabi_dmul+0x19c>
 8006308:	ea81 0103 	eor.w	r1, r1, r3
 800630c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8006310:	f04f 0000 	mov.w	r0, #0
 8006314:	bd70      	pop	{r4, r5, r6, pc}
 8006316:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800631a:	bf06      	itte	eq
 800631c:	4610      	moveq	r0, r2
 800631e:	4619      	moveq	r1, r3
 8006320:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006324:	d019      	beq.n	800635a <__aeabi_dmul+0x24a>
 8006326:	ea94 0f0c 	teq	r4, ip
 800632a:	d102      	bne.n	8006332 <__aeabi_dmul+0x222>
 800632c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8006330:	d113      	bne.n	800635a <__aeabi_dmul+0x24a>
 8006332:	ea95 0f0c 	teq	r5, ip
 8006336:	d105      	bne.n	8006344 <__aeabi_dmul+0x234>
 8006338:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800633c:	bf1c      	itt	ne
 800633e:	4610      	movne	r0, r2
 8006340:	4619      	movne	r1, r3
 8006342:	d10a      	bne.n	800635a <__aeabi_dmul+0x24a>
 8006344:	ea81 0103 	eor.w	r1, r1, r3
 8006348:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800634c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8006350:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006354:	f04f 0000 	mov.w	r0, #0
 8006358:	bd70      	pop	{r4, r5, r6, pc}
 800635a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800635e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8006362:	bd70      	pop	{r4, r5, r6, pc}

08006364 <__aeabi_ddiv>:
 8006364:	b570      	push	{r4, r5, r6, lr}
 8006366:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800636a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800636e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8006372:	bf1d      	ittte	ne
 8006374:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8006378:	ea94 0f0c 	teqne	r4, ip
 800637c:	ea95 0f0c 	teqne	r5, ip
 8006380:	f000 f8a7 	bleq	80064d2 <__aeabi_ddiv+0x16e>
 8006384:	eba4 0405 	sub.w	r4, r4, r5
 8006388:	ea81 0e03 	eor.w	lr, r1, r3
 800638c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8006390:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8006394:	f000 8088 	beq.w	80064a8 <__aeabi_ddiv+0x144>
 8006398:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800639c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80063a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80063a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80063a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80063ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80063b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80063b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80063b8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80063bc:	429d      	cmp	r5, r3
 80063be:	bf08      	it	eq
 80063c0:	4296      	cmpeq	r6, r2
 80063c2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80063c6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80063ca:	d202      	bcs.n	80063d2 <__aeabi_ddiv+0x6e>
 80063cc:	085b      	lsrs	r3, r3, #1
 80063ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80063d2:	1ab6      	subs	r6, r6, r2
 80063d4:	eb65 0503 	sbc.w	r5, r5, r3
 80063d8:	085b      	lsrs	r3, r3, #1
 80063da:	ea4f 0232 	mov.w	r2, r2, rrx
 80063de:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80063e2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80063e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80063ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80063ee:	bf22      	ittt	cs
 80063f0:	1ab6      	subcs	r6, r6, r2
 80063f2:	4675      	movcs	r5, lr
 80063f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80063f8:	085b      	lsrs	r3, r3, #1
 80063fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80063fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8006402:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006406:	bf22      	ittt	cs
 8006408:	1ab6      	subcs	r6, r6, r2
 800640a:	4675      	movcs	r5, lr
 800640c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8006410:	085b      	lsrs	r3, r3, #1
 8006412:	ea4f 0232 	mov.w	r2, r2, rrx
 8006416:	ebb6 0e02 	subs.w	lr, r6, r2
 800641a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800641e:	bf22      	ittt	cs
 8006420:	1ab6      	subcs	r6, r6, r2
 8006422:	4675      	movcs	r5, lr
 8006424:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8006428:	085b      	lsrs	r3, r3, #1
 800642a:	ea4f 0232 	mov.w	r2, r2, rrx
 800642e:	ebb6 0e02 	subs.w	lr, r6, r2
 8006432:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006436:	bf22      	ittt	cs
 8006438:	1ab6      	subcs	r6, r6, r2
 800643a:	4675      	movcs	r5, lr
 800643c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8006440:	ea55 0e06 	orrs.w	lr, r5, r6
 8006444:	d018      	beq.n	8006478 <__aeabi_ddiv+0x114>
 8006446:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800644a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800644e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8006452:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006456:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800645a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800645e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8006462:	d1c0      	bne.n	80063e6 <__aeabi_ddiv+0x82>
 8006464:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8006468:	d10b      	bne.n	8006482 <__aeabi_ddiv+0x11e>
 800646a:	ea41 0100 	orr.w	r1, r1, r0
 800646e:	f04f 0000 	mov.w	r0, #0
 8006472:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8006476:	e7b6      	b.n	80063e6 <__aeabi_ddiv+0x82>
 8006478:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800647c:	bf04      	itt	eq
 800647e:	4301      	orreq	r1, r0
 8006480:	2000      	moveq	r0, #0
 8006482:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8006486:	bf88      	it	hi
 8006488:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800648c:	f63f aeaf 	bhi.w	80061ee <__aeabi_dmul+0xde>
 8006490:	ebb5 0c03 	subs.w	ip, r5, r3
 8006494:	bf04      	itt	eq
 8006496:	ebb6 0c02 	subseq.w	ip, r6, r2
 800649a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800649e:	f150 0000 	adcs.w	r0, r0, #0
 80064a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80064a6:	bd70      	pop	{r4, r5, r6, pc}
 80064a8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80064ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80064b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80064b4:	bfc2      	ittt	gt
 80064b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80064ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80064be:	bd70      	popgt	{r4, r5, r6, pc}
 80064c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80064c4:	f04f 0e00 	mov.w	lr, #0
 80064c8:	3c01      	subs	r4, #1
 80064ca:	e690      	b.n	80061ee <__aeabi_dmul+0xde>
 80064cc:	ea45 0e06 	orr.w	lr, r5, r6
 80064d0:	e68d      	b.n	80061ee <__aeabi_dmul+0xde>
 80064d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80064d6:	ea94 0f0c 	teq	r4, ip
 80064da:	bf08      	it	eq
 80064dc:	ea95 0f0c 	teqeq	r5, ip
 80064e0:	f43f af3b 	beq.w	800635a <__aeabi_dmul+0x24a>
 80064e4:	ea94 0f0c 	teq	r4, ip
 80064e8:	d10a      	bne.n	8006500 <__aeabi_ddiv+0x19c>
 80064ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80064ee:	f47f af34 	bne.w	800635a <__aeabi_dmul+0x24a>
 80064f2:	ea95 0f0c 	teq	r5, ip
 80064f6:	f47f af25 	bne.w	8006344 <__aeabi_dmul+0x234>
 80064fa:	4610      	mov	r0, r2
 80064fc:	4619      	mov	r1, r3
 80064fe:	e72c      	b.n	800635a <__aeabi_dmul+0x24a>
 8006500:	ea95 0f0c 	teq	r5, ip
 8006504:	d106      	bne.n	8006514 <__aeabi_ddiv+0x1b0>
 8006506:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800650a:	f43f aefd 	beq.w	8006308 <__aeabi_dmul+0x1f8>
 800650e:	4610      	mov	r0, r2
 8006510:	4619      	mov	r1, r3
 8006512:	e722      	b.n	800635a <__aeabi_dmul+0x24a>
 8006514:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006518:	bf18      	it	ne
 800651a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800651e:	f47f aec5 	bne.w	80062ac <__aeabi_dmul+0x19c>
 8006522:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8006526:	f47f af0d 	bne.w	8006344 <__aeabi_dmul+0x234>
 800652a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800652e:	f47f aeeb 	bne.w	8006308 <__aeabi_dmul+0x1f8>
 8006532:	e712      	b.n	800635a <__aeabi_dmul+0x24a>

08006534 <__gedf2>:
 8006534:	f04f 3cff 	mov.w	ip, #4294967295
 8006538:	e006      	b.n	8006548 <__cmpdf2+0x4>
 800653a:	bf00      	nop

0800653c <__ledf2>:
 800653c:	f04f 0c01 	mov.w	ip, #1
 8006540:	e002      	b.n	8006548 <__cmpdf2+0x4>
 8006542:	bf00      	nop

08006544 <__cmpdf2>:
 8006544:	f04f 0c01 	mov.w	ip, #1
 8006548:	f84d cd04 	str.w	ip, [sp, #-4]!
 800654c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006550:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006554:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006558:	bf18      	it	ne
 800655a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800655e:	d01b      	beq.n	8006598 <__cmpdf2+0x54>
 8006560:	b001      	add	sp, #4
 8006562:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8006566:	bf0c      	ite	eq
 8006568:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800656c:	ea91 0f03 	teqne	r1, r3
 8006570:	bf02      	ittt	eq
 8006572:	ea90 0f02 	teqeq	r0, r2
 8006576:	2000      	moveq	r0, #0
 8006578:	4770      	bxeq	lr
 800657a:	f110 0f00 	cmn.w	r0, #0
 800657e:	ea91 0f03 	teq	r1, r3
 8006582:	bf58      	it	pl
 8006584:	4299      	cmppl	r1, r3
 8006586:	bf08      	it	eq
 8006588:	4290      	cmpeq	r0, r2
 800658a:	bf2c      	ite	cs
 800658c:	17d8      	asrcs	r0, r3, #31
 800658e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8006592:	f040 0001 	orr.w	r0, r0, #1
 8006596:	4770      	bx	lr
 8006598:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800659c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80065a0:	d102      	bne.n	80065a8 <__cmpdf2+0x64>
 80065a2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80065a6:	d107      	bne.n	80065b8 <__cmpdf2+0x74>
 80065a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80065ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80065b0:	d1d6      	bne.n	8006560 <__cmpdf2+0x1c>
 80065b2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80065b6:	d0d3      	beq.n	8006560 <__cmpdf2+0x1c>
 80065b8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop

080065c0 <__aeabi_cdrcmple>:
 80065c0:	4684      	mov	ip, r0
 80065c2:	4610      	mov	r0, r2
 80065c4:	4662      	mov	r2, ip
 80065c6:	468c      	mov	ip, r1
 80065c8:	4619      	mov	r1, r3
 80065ca:	4663      	mov	r3, ip
 80065cc:	e000      	b.n	80065d0 <__aeabi_cdcmpeq>
 80065ce:	bf00      	nop

080065d0 <__aeabi_cdcmpeq>:
 80065d0:	b501      	push	{r0, lr}
 80065d2:	f7ff ffb7 	bl	8006544 <__cmpdf2>
 80065d6:	2800      	cmp	r0, #0
 80065d8:	bf48      	it	mi
 80065da:	f110 0f00 	cmnmi.w	r0, #0
 80065de:	bd01      	pop	{r0, pc}

080065e0 <__aeabi_dcmpeq>:
 80065e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80065e4:	f7ff fff4 	bl	80065d0 <__aeabi_cdcmpeq>
 80065e8:	bf0c      	ite	eq
 80065ea:	2001      	moveq	r0, #1
 80065ec:	2000      	movne	r0, #0
 80065ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80065f2:	bf00      	nop

080065f4 <__aeabi_dcmplt>:
 80065f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80065f8:	f7ff ffea 	bl	80065d0 <__aeabi_cdcmpeq>
 80065fc:	bf34      	ite	cc
 80065fe:	2001      	movcc	r0, #1
 8006600:	2000      	movcs	r0, #0
 8006602:	f85d fb08 	ldr.w	pc, [sp], #8
 8006606:	bf00      	nop

08006608 <__aeabi_dcmple>:
 8006608:	f84d ed08 	str.w	lr, [sp, #-8]!
 800660c:	f7ff ffe0 	bl	80065d0 <__aeabi_cdcmpeq>
 8006610:	bf94      	ite	ls
 8006612:	2001      	movls	r0, #1
 8006614:	2000      	movhi	r0, #0
 8006616:	f85d fb08 	ldr.w	pc, [sp], #8
 800661a:	bf00      	nop

0800661c <__aeabi_dcmpge>:
 800661c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006620:	f7ff ffce 	bl	80065c0 <__aeabi_cdrcmple>
 8006624:	bf94      	ite	ls
 8006626:	2001      	movls	r0, #1
 8006628:	2000      	movhi	r0, #0
 800662a:	f85d fb08 	ldr.w	pc, [sp], #8
 800662e:	bf00      	nop

08006630 <__aeabi_dcmpgt>:
 8006630:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006634:	f7ff ffc4 	bl	80065c0 <__aeabi_cdrcmple>
 8006638:	bf34      	ite	cc
 800663a:	2001      	movcc	r0, #1
 800663c:	2000      	movcs	r0, #0
 800663e:	f85d fb08 	ldr.w	pc, [sp], #8
 8006642:	bf00      	nop

08006644 <__aeabi_d2iz>:
 8006644:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8006648:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800664c:	d215      	bcs.n	800667a <__aeabi_d2iz+0x36>
 800664e:	d511      	bpl.n	8006674 <__aeabi_d2iz+0x30>
 8006650:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8006654:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8006658:	d912      	bls.n	8006680 <__aeabi_d2iz+0x3c>
 800665a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800665e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006662:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8006666:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800666a:	fa23 f002 	lsr.w	r0, r3, r2
 800666e:	bf18      	it	ne
 8006670:	4240      	negne	r0, r0
 8006672:	4770      	bx	lr
 8006674:	f04f 0000 	mov.w	r0, #0
 8006678:	4770      	bx	lr
 800667a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800667e:	d105      	bne.n	800668c <__aeabi_d2iz+0x48>
 8006680:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8006684:	bf08      	it	eq
 8006686:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800668a:	4770      	bx	lr
 800668c:	f04f 0000 	mov.w	r0, #0
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop

08006694 <__aeabi_d2uiz>:
 8006694:	004a      	lsls	r2, r1, #1
 8006696:	d211      	bcs.n	80066bc <__aeabi_d2uiz+0x28>
 8006698:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800669c:	d211      	bcs.n	80066c2 <__aeabi_d2uiz+0x2e>
 800669e:	d50d      	bpl.n	80066bc <__aeabi_d2uiz+0x28>
 80066a0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80066a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80066a8:	d40e      	bmi.n	80066c8 <__aeabi_d2uiz+0x34>
 80066aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80066ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80066b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80066b6:	fa23 f002 	lsr.w	r0, r3, r2
 80066ba:	4770      	bx	lr
 80066bc:	f04f 0000 	mov.w	r0, #0
 80066c0:	4770      	bx	lr
 80066c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80066c6:	d102      	bne.n	80066ce <__aeabi_d2uiz+0x3a>
 80066c8:	f04f 30ff 	mov.w	r0, #4294967295
 80066cc:	4770      	bx	lr
 80066ce:	f04f 0000 	mov.w	r0, #0
 80066d2:	4770      	bx	lr

080066d4 <__aeabi_uldivmod>:
 80066d4:	b953      	cbnz	r3, 80066ec <__aeabi_uldivmod+0x18>
 80066d6:	b94a      	cbnz	r2, 80066ec <__aeabi_uldivmod+0x18>
 80066d8:	2900      	cmp	r1, #0
 80066da:	bf08      	it	eq
 80066dc:	2800      	cmpeq	r0, #0
 80066de:	bf1c      	itt	ne
 80066e0:	f04f 31ff 	movne.w	r1, #4294967295
 80066e4:	f04f 30ff 	movne.w	r0, #4294967295
 80066e8:	f000 b9be 	b.w	8006a68 <__aeabi_idiv0>
 80066ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80066f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80066f4:	f000 f83c 	bl	8006770 <__udivmoddi4>
 80066f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80066fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006700:	b004      	add	sp, #16
 8006702:	4770      	bx	lr

08006704 <__aeabi_d2lz>:
 8006704:	b538      	push	{r3, r4, r5, lr}
 8006706:	2200      	movs	r2, #0
 8006708:	2300      	movs	r3, #0
 800670a:	4604      	mov	r4, r0
 800670c:	460d      	mov	r5, r1
 800670e:	f7ff ff71 	bl	80065f4 <__aeabi_dcmplt>
 8006712:	b928      	cbnz	r0, 8006720 <__aeabi_d2lz+0x1c>
 8006714:	4620      	mov	r0, r4
 8006716:	4629      	mov	r1, r5
 8006718:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800671c:	f000 b80a 	b.w	8006734 <__aeabi_d2ulz>
 8006720:	4620      	mov	r0, r4
 8006722:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8006726:	f000 f805 	bl	8006734 <__aeabi_d2ulz>
 800672a:	4240      	negs	r0, r0
 800672c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006730:	bd38      	pop	{r3, r4, r5, pc}
 8006732:	bf00      	nop

08006734 <__aeabi_d2ulz>:
 8006734:	b5d0      	push	{r4, r6, r7, lr}
 8006736:	4b0c      	ldr	r3, [pc, #48]	@ (8006768 <__aeabi_d2ulz+0x34>)
 8006738:	2200      	movs	r2, #0
 800673a:	4606      	mov	r6, r0
 800673c:	460f      	mov	r7, r1
 800673e:	f7ff fce7 	bl	8006110 <__aeabi_dmul>
 8006742:	f7ff ffa7 	bl	8006694 <__aeabi_d2uiz>
 8006746:	4604      	mov	r4, r0
 8006748:	f7ff fc68 	bl	800601c <__aeabi_ui2d>
 800674c:	4b07      	ldr	r3, [pc, #28]	@ (800676c <__aeabi_d2ulz+0x38>)
 800674e:	2200      	movs	r2, #0
 8006750:	f7ff fcde 	bl	8006110 <__aeabi_dmul>
 8006754:	4602      	mov	r2, r0
 8006756:	460b      	mov	r3, r1
 8006758:	4630      	mov	r0, r6
 800675a:	4639      	mov	r1, r7
 800675c:	f7ff fb20 	bl	8005da0 <__aeabi_dsub>
 8006760:	f7ff ff98 	bl	8006694 <__aeabi_d2uiz>
 8006764:	4621      	mov	r1, r4
 8006766:	bdd0      	pop	{r4, r6, r7, pc}
 8006768:	3df00000 	.word	0x3df00000
 800676c:	41f00000 	.word	0x41f00000

08006770 <__udivmoddi4>:
 8006770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006774:	9d08      	ldr	r5, [sp, #32]
 8006776:	468e      	mov	lr, r1
 8006778:	4604      	mov	r4, r0
 800677a:	4688      	mov	r8, r1
 800677c:	2b00      	cmp	r3, #0
 800677e:	d14a      	bne.n	8006816 <__udivmoddi4+0xa6>
 8006780:	428a      	cmp	r2, r1
 8006782:	4617      	mov	r7, r2
 8006784:	d962      	bls.n	800684c <__udivmoddi4+0xdc>
 8006786:	fab2 f682 	clz	r6, r2
 800678a:	b14e      	cbz	r6, 80067a0 <__udivmoddi4+0x30>
 800678c:	f1c6 0320 	rsb	r3, r6, #32
 8006790:	fa01 f806 	lsl.w	r8, r1, r6
 8006794:	fa20 f303 	lsr.w	r3, r0, r3
 8006798:	40b7      	lsls	r7, r6
 800679a:	ea43 0808 	orr.w	r8, r3, r8
 800679e:	40b4      	lsls	r4, r6
 80067a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80067a4:	fa1f fc87 	uxth.w	ip, r7
 80067a8:	fbb8 f1fe 	udiv	r1, r8, lr
 80067ac:	0c23      	lsrs	r3, r4, #16
 80067ae:	fb0e 8811 	mls	r8, lr, r1, r8
 80067b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80067b6:	fb01 f20c 	mul.w	r2, r1, ip
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d909      	bls.n	80067d2 <__udivmoddi4+0x62>
 80067be:	18fb      	adds	r3, r7, r3
 80067c0:	f101 30ff 	add.w	r0, r1, #4294967295
 80067c4:	f080 80ea 	bcs.w	800699c <__udivmoddi4+0x22c>
 80067c8:	429a      	cmp	r2, r3
 80067ca:	f240 80e7 	bls.w	800699c <__udivmoddi4+0x22c>
 80067ce:	3902      	subs	r1, #2
 80067d0:	443b      	add	r3, r7
 80067d2:	1a9a      	subs	r2, r3, r2
 80067d4:	b2a3      	uxth	r3, r4
 80067d6:	fbb2 f0fe 	udiv	r0, r2, lr
 80067da:	fb0e 2210 	mls	r2, lr, r0, r2
 80067de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067e2:	fb00 fc0c 	mul.w	ip, r0, ip
 80067e6:	459c      	cmp	ip, r3
 80067e8:	d909      	bls.n	80067fe <__udivmoddi4+0x8e>
 80067ea:	18fb      	adds	r3, r7, r3
 80067ec:	f100 32ff 	add.w	r2, r0, #4294967295
 80067f0:	f080 80d6 	bcs.w	80069a0 <__udivmoddi4+0x230>
 80067f4:	459c      	cmp	ip, r3
 80067f6:	f240 80d3 	bls.w	80069a0 <__udivmoddi4+0x230>
 80067fa:	443b      	add	r3, r7
 80067fc:	3802      	subs	r0, #2
 80067fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8006802:	eba3 030c 	sub.w	r3, r3, ip
 8006806:	2100      	movs	r1, #0
 8006808:	b11d      	cbz	r5, 8006812 <__udivmoddi4+0xa2>
 800680a:	40f3      	lsrs	r3, r6
 800680c:	2200      	movs	r2, #0
 800680e:	e9c5 3200 	strd	r3, r2, [r5]
 8006812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006816:	428b      	cmp	r3, r1
 8006818:	d905      	bls.n	8006826 <__udivmoddi4+0xb6>
 800681a:	b10d      	cbz	r5, 8006820 <__udivmoddi4+0xb0>
 800681c:	e9c5 0100 	strd	r0, r1, [r5]
 8006820:	2100      	movs	r1, #0
 8006822:	4608      	mov	r0, r1
 8006824:	e7f5      	b.n	8006812 <__udivmoddi4+0xa2>
 8006826:	fab3 f183 	clz	r1, r3
 800682a:	2900      	cmp	r1, #0
 800682c:	d146      	bne.n	80068bc <__udivmoddi4+0x14c>
 800682e:	4573      	cmp	r3, lr
 8006830:	d302      	bcc.n	8006838 <__udivmoddi4+0xc8>
 8006832:	4282      	cmp	r2, r0
 8006834:	f200 8105 	bhi.w	8006a42 <__udivmoddi4+0x2d2>
 8006838:	1a84      	subs	r4, r0, r2
 800683a:	eb6e 0203 	sbc.w	r2, lr, r3
 800683e:	2001      	movs	r0, #1
 8006840:	4690      	mov	r8, r2
 8006842:	2d00      	cmp	r5, #0
 8006844:	d0e5      	beq.n	8006812 <__udivmoddi4+0xa2>
 8006846:	e9c5 4800 	strd	r4, r8, [r5]
 800684a:	e7e2      	b.n	8006812 <__udivmoddi4+0xa2>
 800684c:	2a00      	cmp	r2, #0
 800684e:	f000 8090 	beq.w	8006972 <__udivmoddi4+0x202>
 8006852:	fab2 f682 	clz	r6, r2
 8006856:	2e00      	cmp	r6, #0
 8006858:	f040 80a4 	bne.w	80069a4 <__udivmoddi4+0x234>
 800685c:	1a8a      	subs	r2, r1, r2
 800685e:	0c03      	lsrs	r3, r0, #16
 8006860:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8006864:	b280      	uxth	r0, r0
 8006866:	b2bc      	uxth	r4, r7
 8006868:	2101      	movs	r1, #1
 800686a:	fbb2 fcfe 	udiv	ip, r2, lr
 800686e:	fb0e 221c 	mls	r2, lr, ip, r2
 8006872:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006876:	fb04 f20c 	mul.w	r2, r4, ip
 800687a:	429a      	cmp	r2, r3
 800687c:	d907      	bls.n	800688e <__udivmoddi4+0x11e>
 800687e:	18fb      	adds	r3, r7, r3
 8006880:	f10c 38ff 	add.w	r8, ip, #4294967295
 8006884:	d202      	bcs.n	800688c <__udivmoddi4+0x11c>
 8006886:	429a      	cmp	r2, r3
 8006888:	f200 80e0 	bhi.w	8006a4c <__udivmoddi4+0x2dc>
 800688c:	46c4      	mov	ip, r8
 800688e:	1a9b      	subs	r3, r3, r2
 8006890:	fbb3 f2fe 	udiv	r2, r3, lr
 8006894:	fb0e 3312 	mls	r3, lr, r2, r3
 8006898:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800689c:	fb02 f404 	mul.w	r4, r2, r4
 80068a0:	429c      	cmp	r4, r3
 80068a2:	d907      	bls.n	80068b4 <__udivmoddi4+0x144>
 80068a4:	18fb      	adds	r3, r7, r3
 80068a6:	f102 30ff 	add.w	r0, r2, #4294967295
 80068aa:	d202      	bcs.n	80068b2 <__udivmoddi4+0x142>
 80068ac:	429c      	cmp	r4, r3
 80068ae:	f200 80ca 	bhi.w	8006a46 <__udivmoddi4+0x2d6>
 80068b2:	4602      	mov	r2, r0
 80068b4:	1b1b      	subs	r3, r3, r4
 80068b6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80068ba:	e7a5      	b.n	8006808 <__udivmoddi4+0x98>
 80068bc:	f1c1 0620 	rsb	r6, r1, #32
 80068c0:	408b      	lsls	r3, r1
 80068c2:	fa22 f706 	lsr.w	r7, r2, r6
 80068c6:	431f      	orrs	r7, r3
 80068c8:	fa0e f401 	lsl.w	r4, lr, r1
 80068cc:	fa20 f306 	lsr.w	r3, r0, r6
 80068d0:	fa2e fe06 	lsr.w	lr, lr, r6
 80068d4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80068d8:	4323      	orrs	r3, r4
 80068da:	fa00 f801 	lsl.w	r8, r0, r1
 80068de:	fa1f fc87 	uxth.w	ip, r7
 80068e2:	fbbe f0f9 	udiv	r0, lr, r9
 80068e6:	0c1c      	lsrs	r4, r3, #16
 80068e8:	fb09 ee10 	mls	lr, r9, r0, lr
 80068ec:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80068f0:	fb00 fe0c 	mul.w	lr, r0, ip
 80068f4:	45a6      	cmp	lr, r4
 80068f6:	fa02 f201 	lsl.w	r2, r2, r1
 80068fa:	d909      	bls.n	8006910 <__udivmoddi4+0x1a0>
 80068fc:	193c      	adds	r4, r7, r4
 80068fe:	f100 3aff 	add.w	sl, r0, #4294967295
 8006902:	f080 809c 	bcs.w	8006a3e <__udivmoddi4+0x2ce>
 8006906:	45a6      	cmp	lr, r4
 8006908:	f240 8099 	bls.w	8006a3e <__udivmoddi4+0x2ce>
 800690c:	3802      	subs	r0, #2
 800690e:	443c      	add	r4, r7
 8006910:	eba4 040e 	sub.w	r4, r4, lr
 8006914:	fa1f fe83 	uxth.w	lr, r3
 8006918:	fbb4 f3f9 	udiv	r3, r4, r9
 800691c:	fb09 4413 	mls	r4, r9, r3, r4
 8006920:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8006924:	fb03 fc0c 	mul.w	ip, r3, ip
 8006928:	45a4      	cmp	ip, r4
 800692a:	d908      	bls.n	800693e <__udivmoddi4+0x1ce>
 800692c:	193c      	adds	r4, r7, r4
 800692e:	f103 3eff 	add.w	lr, r3, #4294967295
 8006932:	f080 8082 	bcs.w	8006a3a <__udivmoddi4+0x2ca>
 8006936:	45a4      	cmp	ip, r4
 8006938:	d97f      	bls.n	8006a3a <__udivmoddi4+0x2ca>
 800693a:	3b02      	subs	r3, #2
 800693c:	443c      	add	r4, r7
 800693e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8006942:	eba4 040c 	sub.w	r4, r4, ip
 8006946:	fba0 ec02 	umull	lr, ip, r0, r2
 800694a:	4564      	cmp	r4, ip
 800694c:	4673      	mov	r3, lr
 800694e:	46e1      	mov	r9, ip
 8006950:	d362      	bcc.n	8006a18 <__udivmoddi4+0x2a8>
 8006952:	d05f      	beq.n	8006a14 <__udivmoddi4+0x2a4>
 8006954:	b15d      	cbz	r5, 800696e <__udivmoddi4+0x1fe>
 8006956:	ebb8 0203 	subs.w	r2, r8, r3
 800695a:	eb64 0409 	sbc.w	r4, r4, r9
 800695e:	fa04 f606 	lsl.w	r6, r4, r6
 8006962:	fa22 f301 	lsr.w	r3, r2, r1
 8006966:	431e      	orrs	r6, r3
 8006968:	40cc      	lsrs	r4, r1
 800696a:	e9c5 6400 	strd	r6, r4, [r5]
 800696e:	2100      	movs	r1, #0
 8006970:	e74f      	b.n	8006812 <__udivmoddi4+0xa2>
 8006972:	fbb1 fcf2 	udiv	ip, r1, r2
 8006976:	0c01      	lsrs	r1, r0, #16
 8006978:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800697c:	b280      	uxth	r0, r0
 800697e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8006982:	463b      	mov	r3, r7
 8006984:	4638      	mov	r0, r7
 8006986:	463c      	mov	r4, r7
 8006988:	46b8      	mov	r8, r7
 800698a:	46be      	mov	lr, r7
 800698c:	2620      	movs	r6, #32
 800698e:	fbb1 f1f7 	udiv	r1, r1, r7
 8006992:	eba2 0208 	sub.w	r2, r2, r8
 8006996:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800699a:	e766      	b.n	800686a <__udivmoddi4+0xfa>
 800699c:	4601      	mov	r1, r0
 800699e:	e718      	b.n	80067d2 <__udivmoddi4+0x62>
 80069a0:	4610      	mov	r0, r2
 80069a2:	e72c      	b.n	80067fe <__udivmoddi4+0x8e>
 80069a4:	f1c6 0220 	rsb	r2, r6, #32
 80069a8:	fa2e f302 	lsr.w	r3, lr, r2
 80069ac:	40b7      	lsls	r7, r6
 80069ae:	40b1      	lsls	r1, r6
 80069b0:	fa20 f202 	lsr.w	r2, r0, r2
 80069b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80069b8:	430a      	orrs	r2, r1
 80069ba:	fbb3 f8fe 	udiv	r8, r3, lr
 80069be:	b2bc      	uxth	r4, r7
 80069c0:	fb0e 3318 	mls	r3, lr, r8, r3
 80069c4:	0c11      	lsrs	r1, r2, #16
 80069c6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80069ca:	fb08 f904 	mul.w	r9, r8, r4
 80069ce:	40b0      	lsls	r0, r6
 80069d0:	4589      	cmp	r9, r1
 80069d2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80069d6:	b280      	uxth	r0, r0
 80069d8:	d93e      	bls.n	8006a58 <__udivmoddi4+0x2e8>
 80069da:	1879      	adds	r1, r7, r1
 80069dc:	f108 3cff 	add.w	ip, r8, #4294967295
 80069e0:	d201      	bcs.n	80069e6 <__udivmoddi4+0x276>
 80069e2:	4589      	cmp	r9, r1
 80069e4:	d81f      	bhi.n	8006a26 <__udivmoddi4+0x2b6>
 80069e6:	eba1 0109 	sub.w	r1, r1, r9
 80069ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80069ee:	fb09 f804 	mul.w	r8, r9, r4
 80069f2:	fb0e 1119 	mls	r1, lr, r9, r1
 80069f6:	b292      	uxth	r2, r2
 80069f8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80069fc:	4542      	cmp	r2, r8
 80069fe:	d229      	bcs.n	8006a54 <__udivmoddi4+0x2e4>
 8006a00:	18ba      	adds	r2, r7, r2
 8006a02:	f109 31ff 	add.w	r1, r9, #4294967295
 8006a06:	d2c4      	bcs.n	8006992 <__udivmoddi4+0x222>
 8006a08:	4542      	cmp	r2, r8
 8006a0a:	d2c2      	bcs.n	8006992 <__udivmoddi4+0x222>
 8006a0c:	f1a9 0102 	sub.w	r1, r9, #2
 8006a10:	443a      	add	r2, r7
 8006a12:	e7be      	b.n	8006992 <__udivmoddi4+0x222>
 8006a14:	45f0      	cmp	r8, lr
 8006a16:	d29d      	bcs.n	8006954 <__udivmoddi4+0x1e4>
 8006a18:	ebbe 0302 	subs.w	r3, lr, r2
 8006a1c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8006a20:	3801      	subs	r0, #1
 8006a22:	46e1      	mov	r9, ip
 8006a24:	e796      	b.n	8006954 <__udivmoddi4+0x1e4>
 8006a26:	eba7 0909 	sub.w	r9, r7, r9
 8006a2a:	4449      	add	r1, r9
 8006a2c:	f1a8 0c02 	sub.w	ip, r8, #2
 8006a30:	fbb1 f9fe 	udiv	r9, r1, lr
 8006a34:	fb09 f804 	mul.w	r8, r9, r4
 8006a38:	e7db      	b.n	80069f2 <__udivmoddi4+0x282>
 8006a3a:	4673      	mov	r3, lr
 8006a3c:	e77f      	b.n	800693e <__udivmoddi4+0x1ce>
 8006a3e:	4650      	mov	r0, sl
 8006a40:	e766      	b.n	8006910 <__udivmoddi4+0x1a0>
 8006a42:	4608      	mov	r0, r1
 8006a44:	e6fd      	b.n	8006842 <__udivmoddi4+0xd2>
 8006a46:	443b      	add	r3, r7
 8006a48:	3a02      	subs	r2, #2
 8006a4a:	e733      	b.n	80068b4 <__udivmoddi4+0x144>
 8006a4c:	f1ac 0c02 	sub.w	ip, ip, #2
 8006a50:	443b      	add	r3, r7
 8006a52:	e71c      	b.n	800688e <__udivmoddi4+0x11e>
 8006a54:	4649      	mov	r1, r9
 8006a56:	e79c      	b.n	8006992 <__udivmoddi4+0x222>
 8006a58:	eba1 0109 	sub.w	r1, r1, r9
 8006a5c:	46c4      	mov	ip, r8
 8006a5e:	fbb1 f9fe 	udiv	r9, r1, lr
 8006a62:	fb09 f804 	mul.w	r8, r9, r4
 8006a66:	e7c4      	b.n	80069f2 <__udivmoddi4+0x282>

08006a68 <__aeabi_idiv0>:
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop

08006a6c <AT24C08_Init>:

/**
 * Initialize AT24C08 connection
 * @param i2c The I2C handler to be used
 */
void AT24C08_Init(I2C_HandleTypeDef * i2c) {
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
    AT24C08_i2c = i2c;
 8006a74:	4a04      	ldr	r2, [pc, #16]	@ (8006a88 <AT24C08_Init+0x1c>)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6013      	str	r3, [r2, #0]
}
 8006a7a:	bf00      	nop
 8006a7c:	370c      	adds	r7, #12
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop
 8006a88:	200000bc 	.word	0x200000bc

08006a8c <AT24C08_Read>:
 * @param page The page number to read the data from
 * @param address The address in the page to read the data from
 * @param buffer_out The buffer to output the data
 * @return The length of the payload
 */
uint8_t AT24C08_Read(uint8_t page, uint8_t address, uint16_t length, uint8_t * buffer_out) {
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b086      	sub	sp, #24
 8006a90:	af02      	add	r7, sp, #8
 8006a92:	603b      	str	r3, [r7, #0]
 8006a94:	4603      	mov	r3, r0
 8006a96:	71fb      	strb	r3, [r7, #7]
 8006a98:	460b      	mov	r3, r1
 8006a9a:	71bb      	strb	r3, [r7, #6]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	80bb      	strh	r3, [r7, #4]
    const uint8_t readAddress = (AT24C08_deviceAddress & 0xF0) | (page << 1);
 8006aa0:	4b15      	ldr	r3, [pc, #84]	@ (8006af8 <AT24C08_Read+0x6c>)
 8006aa2:	781b      	ldrb	r3, [r3, #0]
 8006aa4:	b25b      	sxtb	r3, r3
 8006aa6:	f023 030f 	bic.w	r3, r3, #15
 8006aaa:	b25a      	sxtb	r2, r3
 8006aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ab0:	005b      	lsls	r3, r3, #1
 8006ab2:	b25b      	sxtb	r3, r3
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	b25b      	sxtb	r3, r3
 8006ab8:	73fb      	strb	r3, [r7, #15]

    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(AT24C08_i2c, readAddress, &address, 1, HAL_MAX_DELAY);
 8006aba:	4b10      	ldr	r3, [pc, #64]	@ (8006afc <AT24C08_Read+0x70>)
 8006abc:	6818      	ldr	r0, [r3, #0]
 8006abe:	7bfb      	ldrb	r3, [r7, #15]
 8006ac0:	b299      	uxth	r1, r3
 8006ac2:	1dba      	adds	r2, r7, #6
 8006ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ac8:	9300      	str	r3, [sp, #0]
 8006aca:	2301      	movs	r3, #1
 8006acc:	f002 fb24 	bl	8009118 <HAL_I2C_Master_Transmit>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	73bb      	strb	r3, [r7, #14]
    status = HAL_I2C_Master_Receive(AT24C08_i2c, readAddress, buffer_out, 1, HAL_MAX_DELAY);
 8006ad4:	4b09      	ldr	r3, [pc, #36]	@ (8006afc <AT24C08_Read+0x70>)
 8006ad6:	6818      	ldr	r0, [r3, #0]
 8006ad8:	7bfb      	ldrb	r3, [r7, #15]
 8006ada:	b299      	uxth	r1, r3
 8006adc:	f04f 33ff 	mov.w	r3, #4294967295
 8006ae0:	9300      	str	r3, [sp, #0]
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	683a      	ldr	r2, [r7, #0]
 8006ae6:	f002 fc2f 	bl	8009348 <HAL_I2C_Master_Receive>
 8006aea:	4603      	mov	r3, r0
 8006aec:	73bb      	strb	r3, [r7, #14]

    return status;
 8006aee:	7bbb      	ldrb	r3, [r7, #14]
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3710      	adds	r7, #16
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}
 8006af8:	20000008 	.word	0x20000008
 8006afc:	200000bc 	.word	0x200000bc

08006b00 <AT24C08_ReadAddress>:

uint8_t AT24C08_ReadAddress(uint16_t address, uint16_t length, uint8_t * buffer_out) {
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	4603      	mov	r3, r0
 8006b08:	603a      	str	r2, [r7, #0]
 8006b0a:	80fb      	strh	r3, [r7, #6]
 8006b0c:	460b      	mov	r3, r1
 8006b0e:	80bb      	strh	r3, [r7, #4]
    const uint8_t page = address / AT24C08_bytesPerPage;
 8006b10:	4b0d      	ldr	r3, [pc, #52]	@ (8006b48 <AT24C08_ReadAddress+0x48>)
 8006b12:	881b      	ldrh	r3, [r3, #0]
 8006b14:	88fa      	ldrh	r2, [r7, #6]
 8006b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	73fb      	strb	r3, [r7, #15]
    const uint8_t pageAddress = address % AT24C08_bytesPerPage;
 8006b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8006b48 <AT24C08_ReadAddress+0x48>)
 8006b20:	881a      	ldrh	r2, [r3, #0]
 8006b22:	88fb      	ldrh	r3, [r7, #6]
 8006b24:	fbb3 f1f2 	udiv	r1, r3, r2
 8006b28:	fb01 f202 	mul.w	r2, r1, r2
 8006b2c:	1a9b      	subs	r3, r3, r2
 8006b2e:	b29b      	uxth	r3, r3
 8006b30:	73bb      	strb	r3, [r7, #14]

    return AT24C08_Read(page, pageAddress, length, buffer_out);
 8006b32:	88ba      	ldrh	r2, [r7, #4]
 8006b34:	7bb9      	ldrb	r1, [r7, #14]
 8006b36:	7bf8      	ldrb	r0, [r7, #15]
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	f7ff ffa7 	bl	8006a8c <AT24C08_Read>
 8006b3e:	4603      	mov	r3, r0
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3710      	adds	r7, #16
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd80      	pop	{r7, pc}
 8006b48:	2000000a 	.word	0x2000000a

08006b4c <IRInterface_Init>:
uint8_t payloadLength;
uint8_t * IRInterface_commandBuffer;

uint16_t bufferIndex = 0;

void IRInterface_Init(I2C_HandleTypeDef * i2c) {
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
    AT24C08_Init(i2c);
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f7ff ff89 	bl	8006a6c <AT24C08_Init>
}
 8006b5a:	bf00      	nop
 8006b5c:	3708      	adds	r7, #8
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
	...

08006b64 <IRInterface_Load>:

void IRInterface_Load(enum IRInterface_Commands commandOffset) {
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	71fb      	strb	r3, [r7, #7]
    payloadLength = 0;
 8006b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8006bd8 <IRInterface_Load+0x74>)
 8006b70:	2200      	movs	r2, #0
 8006b72:	701a      	strb	r2, [r3, #0]
    AT24C08_ReadAddress(commandOffset, 1, &payloadLength);
 8006b74:	79fb      	ldrb	r3, [r7, #7]
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	4a17      	ldr	r2, [pc, #92]	@ (8006bd8 <IRInterface_Load+0x74>)
 8006b7a:	2101      	movs	r1, #1
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f7ff ffbf 	bl	8006b00 <AT24C08_ReadAddress>

    IRInterface_commandBuffer = malloc(payloadLength);
 8006b82:	4b15      	ldr	r3, [pc, #84]	@ (8006bd8 <IRInterface_Load+0x74>)
 8006b84:	781b      	ldrb	r3, [r3, #0]
 8006b86:	4618      	mov	r0, r3
 8006b88:	f00c fbae 	bl	80132e8 <malloc>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	461a      	mov	r2, r3
 8006b90:	4b12      	ldr	r3, [pc, #72]	@ (8006bdc <IRInterface_Load+0x78>)
 8006b92:	601a      	str	r2, [r3, #0]
    for(int k=0; k < payloadLength; k++) {
 8006b94:	2300      	movs	r3, #0
 8006b96:	60fb      	str	r3, [r7, #12]
 8006b98:	e012      	b.n	8006bc0 <IRInterface_Load+0x5c>
    	AT24C08_ReadAddress(commandOffset + 1 + k, 1, &IRInterface_commandBuffer[k]);
 8006b9a:	79fb      	ldrb	r3, [r7, #7]
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	4413      	add	r3, r2
 8006ba4:	b29b      	uxth	r3, r3
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	b298      	uxth	r0, r3
 8006baa:	4b0c      	ldr	r3, [pc, #48]	@ (8006bdc <IRInterface_Load+0x78>)
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	2101      	movs	r1, #1
 8006bb6:	f7ff ffa3 	bl	8006b00 <AT24C08_ReadAddress>
    for(int k=0; k < payloadLength; k++) {
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	3301      	adds	r3, #1
 8006bbe:	60fb      	str	r3, [r7, #12]
 8006bc0:	4b05      	ldr	r3, [pc, #20]	@ (8006bd8 <IRInterface_Load+0x74>)
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	dbe6      	blt.n	8006b9a <IRInterface_Load+0x36>
    }
}
 8006bcc:	bf00      	nop
 8006bce:	bf00      	nop
 8006bd0:	3710      	adds	r7, #16
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop
 8006bd8:	200000c0 	.word	0x200000c0
 8006bdc:	200000c4 	.word	0x200000c4

08006be0 <IRInterface_Send>:

void IRInterface_Send(TIM_HandleTypeDef * htim, enum IRInterface_Commands commandOffset) {
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	460b      	mov	r3, r1
 8006bea:	70fb      	strb	r3, [r7, #3]
	IRInterface_Load(commandOffset);
 8006bec:	78fb      	ldrb	r3, [r7, #3]
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f7ff ffb8 	bl	8006b64 <IRInterface_Load>

    HAL_TIM_Base_Start_IT(htim);
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f004 ff39 	bl	800ba6c <HAL_TIM_Base_Start_IT>
    HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_1);
 8006bfa:	2100      	movs	r1, #0
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f005 f80b 	bl	800bc18 <HAL_TIM_PWM_Start_IT>
}
 8006c02:	bf00      	nop
 8006c04:	3708      	adds	r7, #8
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
	...

08006c0c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b084      	sub	sp, #16
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1) {
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a1f      	ldr	r2, [pc, #124]	@ (8006c98 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d138      	bne.n	8006c90 <HAL_TIM_PeriodElapsedCallback+0x84>
		if(bufferIndex < payloadLength) {
 8006c1e:	4b1f      	ldr	r3, [pc, #124]	@ (8006c9c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	461a      	mov	r2, r3
 8006c24:	4b1e      	ldr	r3, [pc, #120]	@ (8006ca0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8006c26:	881b      	ldrh	r3, [r3, #0]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d922      	bls.n	8006c72 <HAL_TIM_PeriodElapsedCallback+0x66>
			uint8_t repeat = IRInterface_commandBuffer[bufferIndex];
 8006c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ca4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a1b      	ldr	r2, [pc, #108]	@ (8006ca0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8006c32:	8812      	ldrh	r2, [r2, #0]
 8006c34:	4413      	add	r3, r2
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	73fb      	strb	r3, [r7, #15]
			if(bufferIndex % 2 == 0) {
 8006c3a:	4b19      	ldr	r3, [pc, #100]	@ (8006ca0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8006c3c:	881b      	ldrh	r3, [r3, #0]
 8006c3e:	f003 0301 	and.w	r3, r3, #1
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d105      	bne.n	8006c54 <HAL_TIM_PeriodElapsedCallback+0x48>
				htim->Instance->CCR1 = 277;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f240 1215 	movw	r2, #277	@ 0x115
 8006c50:	635a      	str	r2, [r3, #52]	@ 0x34
 8006c52:	e003      	b.n	8006c5c <HAL_TIM_PeriodElapsedCallback+0x50>
			}
			else {
				htim->Instance->CCR1 = 0;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	635a      	str	r2, [r3, #52]	@ 0x34
			}
			htim->Instance->RCR = repeat;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	7bfa      	ldrb	r2, [r7, #15]
 8006c62:	631a      	str	r2, [r3, #48]	@ 0x30
			bufferIndex++;
 8006c64:	4b0e      	ldr	r3, [pc, #56]	@ (8006ca0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8006c66:	881b      	ldrh	r3, [r3, #0]
 8006c68:	3301      	adds	r3, #1
 8006c6a:	b29a      	uxth	r2, r3
 8006c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8006ca0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8006c6e:	801a      	strh	r2, [r3, #0]
			free(IRInterface_commandBuffer);
			HAL_TIM_Base_Stop_IT(htim);
		    HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_1);
		}
	}
}
 8006c70:	e00e      	b.n	8006c90 <HAL_TIM_PeriodElapsedCallback+0x84>
			bufferIndex = 0;
 8006c72:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8006c74:	2200      	movs	r2, #0
 8006c76:	801a      	strh	r2, [r3, #0]
			free(IRInterface_commandBuffer);
 8006c78:	4b0a      	ldr	r3, [pc, #40]	@ (8006ca4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f00c fb3b 	bl	80132f8 <free>
			HAL_TIM_Base_Stop_IT(htim);
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f004 ff40 	bl	800bb08 <HAL_TIM_Base_Stop_IT>
		    HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_1);
 8006c88:	2100      	movs	r1, #0
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f004 ffc4 	bl	800bc18 <HAL_TIM_PWM_Start_IT>
}
 8006c90:	bf00      	nop
 8006c92:	3710      	adds	r7, #16
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	40012c00 	.word	0x40012c00
 8006c9c:	200000c0 	.word	0x200000c0
 8006ca0:	200000c8 	.word	0x200000c8
 8006ca4:	200000c4 	.word	0x200000c4

08006ca8 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8006cb0:	4b07      	ldr	r3, [pc, #28]	@ (8006cd0 <LL_C2_PWR_SetPowerMode+0x28>)
 8006cb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cb6:	f023 0207 	bic.w	r2, r3, #7
 8006cba:	4905      	ldr	r1, [pc, #20]	@ (8006cd0 <LL_C2_PWR_SetPowerMode+0x28>)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8006cc4:	bf00      	nop
 8006cc6:	370c      	adds	r7, #12
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr
 8006cd0:	58000400 	.word	0x58000400

08006cd4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8006cdc:	4b06      	ldr	r3, [pc, #24]	@ (8006cf8 <LL_EXTI_EnableIT_32_63+0x24>)
 8006cde:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8006ce2:	4905      	ldr	r1, [pc, #20]	@ (8006cf8 <LL_EXTI_EnableIT_32_63+0x24>)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8006cec:	bf00      	nop
 8006cee:	370c      	adds	r7, #12
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr
 8006cf8:	58000800 	.word	0x58000800

08006cfc <LL_C2_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2IMR2, ExtiLine);
 8006d04:	4b06      	ldr	r3, [pc, #24]	@ (8006d20 <LL_C2_EXTI_EnableIT_32_63+0x24>)
 8006d06:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8006d0a:	4905      	ldr	r1, [pc, #20]	@ (8006d20 <LL_C2_EXTI_EnableIT_32_63+0x24>)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	f8c1 30d0 	str.w	r3, [r1, #208]	@ 0xd0
}
 8006d14:	bf00      	nop
 8006d16:	370c      	adds	r7, #12
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	58000800 	.word	0x58000800

08006d24 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8006d2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d30:	4a0a      	ldr	r2, [pc, #40]	@ (8006d5c <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8006d32:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8006d36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d3e:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	021b      	lsls	r3, r3, #8
 8006d46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8006d50:	bf00      	nop
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr
 8006d5c:	cafecafe 	.word	0xcafecafe

08006d60 <LL_RCC_HSI_EnableAutoFromStop>:
  * @brief  Enable HSI Automatic from stop mode
  * @rmtoll CR           HSIASFS       LL_RCC_HSI_EnableAutoFromStop
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void)
{
 8006d60:	b480      	push	{r7}
 8006d62:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSIASFS);
 8006d64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d6e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006d72:	6013      	str	r3, [r2, #0]
}
 8006d74:	bf00      	nop
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr

08006d7e <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8006d7e:	b480      	push	{r7}
 8006d80:	b083      	sub	sp, #12
 8006d82:	af00      	add	r7, sp, #0
 8006d84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8006d86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8006d90:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	608b      	str	r3, [r1, #8]
}
 8006d9a:	bf00      	nop
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr

08006da6 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8006da6:	b480      	push	{r7}
 8006da8:	b083      	sub	sp, #12
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	22ff      	movs	r2, #255	@ 0xff
 8006db2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	22ca      	movs	r2, #202	@ 0xca
 8006dcc:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2253      	movs	r2, #83	@ 0x53
 8006dd2:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f023 0207 	bic.w	r2, r3, #7
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	431a      	orrs	r2, r3
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	609a      	str	r2, [r3, #8]
}
 8006dfa:	bf00      	nop
 8006dfc:	370c      	adds	r7, #12
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
	...

08006e08 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8006e0c:	4b04      	ldr	r3, [pc, #16]	@ (8006e20 <MX_APPE_Config+0x18>)
 8006e0e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8006e12:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8006e14:	f000 f836 	bl	8006e84 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8006e18:	f000 f83b 	bl	8006e92 <Config_HSE>

  return;
 8006e1c:	bf00      	nop
}
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	58004000 	.word	0x58004000

08006e24 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8006e28:	f000 f847 	bl	8006eba <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8006e2c:	f000 f860 	bl	8006ef0 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8006e30:	4904      	ldr	r1, [pc, #16]	@ (8006e44 <MX_APPE_Init+0x20>)
 8006e32:	2000      	movs	r0, #0
 8006e34:	f000 f9ae 	bl	8007194 <HW_TS_Init>

  Init_Debug();
 8006e38:	f000 f814 	bl	8006e64 <Init_Debug>
/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8006e3c:	f000 f870 	bl	8006f20 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8006e40:	bf00      	nop
}
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	20000200 	.word	0x20000200

08006e48 <Init_Smps>:

void Init_Smps(void)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8006e4c:	bf00      	nop
}
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr

08006e56 <Init_Exti>:

void Init_Exti(void)
{
 8006e56:	b580      	push	{r7, lr}
 8006e58:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8006e5a:	2050      	movs	r0, #80	@ 0x50
 8006e5c:	f7ff ff3a 	bl	8006cd4 <LL_EXTI_EnableIT_32_63>

  return;
 8006e60:	bf00      	nop
}
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <Init_Debug>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Init_Debug(void)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	af00      	add	r7, sp, #0
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8006e68:	f001 fa86 	bl	8008378 <HAL_DBGMCU_EnableDBGSleepMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8006e6c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006e70:	f7ff ff30 	bl	8006cd4 <LL_EXTI_EnableIT_32_63>
  LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8006e74:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006e78:	f7ff ff40 	bl	8006cfc <LL_C2_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if (CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8006e7c:	f007 fdb0 	bl	800e9e0 <DbgTraceInit>
#endif /* CFG_DEBUG_TRACE != 0 */

  return;
 8006e80:	bf00      	nop
}
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <Reset_Device>:
static void Reset_Device(void)
{
 8006e84:	b480      	push	{r7}
 8006e86:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8006e88:	bf00      	nop
}
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr

08006e92 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8006e92:	b580      	push	{r7, lr}
 8006e94:	b082      	sub	sp, #8
 8006e96:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8006e98:	2000      	movs	r0, #0
 8006e9a:	f007 fe1f 	bl	800eadc <OTP_Read>
 8006e9e:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d005      	beq.n	8006eb2 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	799b      	ldrb	r3, [r3, #6]
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7ff ff3a 	bl	8006d24 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8006eb0:	bf00      	nop
 8006eb2:	bf00      	nop
}
 8006eb4:	3708      	adds	r7, #8
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}

08006eba <System_Init>:

static void System_Init(void)
{
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	af00      	add	r7, sp, #0
  Init_Smps();
 8006ebe:	f7ff ffc3 	bl	8006e48 <Init_Smps>

  Init_Exti();
 8006ec2:	f7ff ffc8 	bl	8006e56 <Init_Exti>

  Init_Rtc();
 8006ec6:	f000 f803 	bl	8006ed0 <Init_Rtc>

  return;
 8006eca:	bf00      	nop
}
 8006ecc:	bd80      	pop	{r7, pc}
	...

08006ed0 <Init_Rtc>:

static void Init_Rtc(void)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8006ed4:	4805      	ldr	r0, [pc, #20]	@ (8006eec <Init_Rtc+0x1c>)
 8006ed6:	f7ff ff73 	bl	8006dc0 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8006eda:	2100      	movs	r1, #0
 8006edc:	4803      	ldr	r0, [pc, #12]	@ (8006eec <Init_Rtc+0x1c>)
 8006ede:	f7ff ff7f 	bl	8006de0 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8006ee2:	4802      	ldr	r0, [pc, #8]	@ (8006eec <Init_Rtc+0x1c>)
 8006ee4:	f7ff ff5f 	bl	8006da6 <LL_RTC_EnableWriteProtection>

  return;
 8006ee8:	bf00      	nop
}
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	40002800 	.word	0x40002800

08006ef0 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	af00      	add	r7, sp, #0
  /* Before going to stop or standby modes, do the settings so that system clock and IP80215.4 clock start on HSI automatically */
  LL_RCC_HSI_EnableAutoFromStop();
 8006ef4:	f7ff ff34 	bl	8006d60 <LL_RCC_HSI_EnableAutoFromStop>

  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8006ef8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006efc:	f7ff ff3f 	bl	8006d7e <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8006f00:	f00b fee2 	bl	8012cc8 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8006f04:	2004      	movs	r0, #4
 8006f06:	f7ff fecf 	bl	8006ca8 <LL_C2_PWR_SetPowerMode>

  /* Disable Stop & Off Modes until Initialisation is complete */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8006f0a:	2101      	movs	r1, #1
 8006f0c:	2001      	movs	r0, #1
 8006f0e:	f00b ff1d 	bl	8012d4c <UTIL_LPM_SetOffMode>
  UTIL_LPM_SetStopMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8006f12:	2101      	movs	r1, #1
 8006f14:	2001      	movs	r0, #1
 8006f16:	f00b fee9 	bl	8012cec <UTIL_LPM_SetStopMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8006f1a:	bf00      	nop
}
 8006f1c:	bd80      	pop	{r7, pc}
	...

08006f20 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b088      	sub	sp, #32
 8006f24:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8006f26:	f007 fabd 	bl	800e4a4 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, UTIL_SEQ_RFU, shci_user_evt_proc);
 8006f2a:	4a14      	ldr	r2, [pc, #80]	@ (8006f7c <appe_Tl_Init+0x5c>)
 8006f2c:	2100      	movs	r1, #0
 8006f2e:	2008      	movs	r0, #8
 8006f30:	f00c f8be 	bl	80130b0 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8006f34:	4b12      	ldr	r3, [pc, #72]	@ (8006f80 <appe_Tl_Init+0x60>)
 8006f36:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8006f38:	4b12      	ldr	r3, [pc, #72]	@ (8006f84 <appe_Tl_Init+0x64>)
 8006f3a:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8006f3c:	463b      	mov	r3, r7
 8006f3e:	4619      	mov	r1, r3
 8006f40:	4811      	ldr	r0, [pc, #68]	@ (8006f88 <appe_Tl_Init+0x68>)
 8006f42:	f007 f971 	bl	800e228 <shci_init>

  /**< Memory Manager channel initialization */
  memset(&tl_mm_config, 0, sizeof(TL_MM_Config_t));
 8006f46:	f107 0308 	add.w	r3, r7, #8
 8006f4a:	2218      	movs	r2, #24
 8006f4c:	2100      	movs	r1, #0
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f00c fc46 	bl	80137e0 <memset>
  tl_mm_config.p_BleSpareEvtBuffer = 0;
 8006f54:	2300      	movs	r3, #0
 8006f56:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8006f58:	4b0c      	ldr	r3, [pc, #48]	@ (8006f8c <appe_Tl_Init+0x6c>)
 8006f5a:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8006f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8006f90 <appe_Tl_Init+0x70>)
 8006f5e:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8006f60:	f240 533c 	movw	r3, #1340	@ 0x53c
 8006f64:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8006f66:	f107 0308 	add.w	r3, r7, #8
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f007 fbfa 	bl	800e764 <TL_MM_Init>

  TL_Enable();
 8006f70:	f007 fa92 	bl	800e498 <TL_Enable>

  return;
 8006f74:	bf00      	nop
}
 8006f76:	3720      	adds	r7, #32
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}
 8006f7c:	0800e261 	.word	0x0800e261
 8006f80:	20030620 	.word	0x20030620
 8006f84:	08006f95 	.word	0x08006f95
 8006f88:	08006fab 	.word	0x08006fab
 8006f8c:	2003072c 	.word	0x2003072c
 8006f90:	200300e4 	.word	0x200300e4

08006f94 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8006f9e:	bf00      	nop
}
 8006fa0:	370c      	adds	r7, #12
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8006faa:	b580      	push	{r7, lr}
 8006fac:	b084      	sub	sp, #16
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	330b      	adds	r3, #11
 8006fb8:	60fb      	str	r3, [r7, #12]

  switch(p_sys_event->subevtcode)
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	881b      	ldrh	r3, [r3, #0]
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	f5b3 4f12 	cmp.w	r3, #37376	@ 0x9200
 8006fc4:	d004      	beq.n	8006fd0 <APPE_SysUserEvtRx+0x26>
 8006fc6:	f249 2201 	movw	r2, #37377	@ 0x9201
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d003      	beq.n	8006fd6 <APPE_SysUserEvtRx+0x2c>
         break;
     case SHCI_SUB_EVT_ERROR_NOTIF:
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
         break;
     default:
         break;
 8006fce:	e008      	b.n	8006fe2 <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtReadyProcessing();
 8006fd0:	f000 f82a 	bl	8007028 <APPE_SysEvtReadyProcessing>
         break;
 8006fd4:	e005      	b.n	8006fe2 <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	789b      	ldrb	r3, [r3, #2]
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f000 f806 	bl	8006fec <APPE_SysEvtError>
         break;
 8006fe0:	bf00      	nop
  }
  return;
 8006fe2:	bf00      	nop
}
 8006fe4:	3710      	adds	r7, #16
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}
	...

08006fec <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(SCHI_SystemErrCode_t ErrorCode)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	71fb      	strb	r3, [r7, #7]
  switch(ErrorCode)
 8006ff6:	79fb      	ldrb	r3, [r7, #7]
 8006ff8:	2bc8      	cmp	r3, #200	@ 0xc8
 8006ffa:	d105      	bne.n	8007008 <APPE_SysEvtError+0x1c>
  {
  case ERR_ZIGBEE_UNKNOWN_CMD:
       APP_DBG("** ERR_ZIGBEE : UNKNOWN_CMD \n");
 8006ffc:	4a08      	ldr	r2, [pc, #32]	@ (8007020 <APPE_SysEvtError+0x34>)
 8006ffe:	2101      	movs	r1, #1
 8007000:	2000      	movs	r0, #0
 8007002:	f000 ff4d 	bl	8007ea0 <logApplication>
       break;
 8007006:	e006      	b.n	8007016 <APPE_SysEvtError+0x2a>
  default:
       APP_DBG("** ERR_ZIGBEE : ErroCode=%d \n",ErrorCode);
 8007008:	79fb      	ldrb	r3, [r7, #7]
 800700a:	4a06      	ldr	r2, [pc, #24]	@ (8007024 <APPE_SysEvtError+0x38>)
 800700c:	2101      	movs	r1, #1
 800700e:	2000      	movs	r0, #0
 8007010:	f000 ff46 	bl	8007ea0 <logApplication>
       break;
 8007014:	bf00      	nop
  }
  return;
 8007016:	bf00      	nop
}
 8007018:	3708      	adds	r7, #8
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}
 800701e:	bf00      	nop
 8007020:	080146e8 	.word	0x080146e8
 8007024:	08014708 	.word	0x08014708

08007028 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	af00      	add	r7, sp, #0
  /* Traces channel initialization */
  TL_TRACES_Init();
 800702c:	f007 fc0e 	bl	800e84c <TL_TRACES_Init>

  APP_ZIGBEE_Init();
 8007030:	f00a ff1e 	bl	8011e70 <APP_ZIGBEE_Init>
  return;
 8007034:	bf00      	nop
}
 8007036:	bd80      	pop	{r7, pc}

08007038 <MX_APPE_Process>:
    __WFI();
  }
}

void MX_APPE_Process(void)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800703c:	f04f 30ff 	mov.w	r0, #4294967295
 8007040:	f00b feb4 	bl	8012dac <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 8007044:	bf00      	nop
 8007046:	bd80      	pop	{r7, pc}

08007048 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 8007048:	b480      	push	{r7}
 800704a:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 800704c:	bf00      	nop
}
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
	...

08007058 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b082      	sub	sp, #8
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	6039      	str	r1, [r7, #0]
        /* Check the notification condition */
        if (g_ot_notification_allowed) {
 8007062:	4b11      	ldr	r3, [pc, #68]	@ (80070a8 <UTIL_SEQ_EvtIdle+0x50>)
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d002      	beq.n	8007070 <UTIL_SEQ_EvtIdle+0x18>
                UTIL_SEQ_Run(1U << CFG_TASK_NOTIFY_FROM_M0_TO_M4);
 800706a:	2001      	movs	r0, #1
 800706c:	f00b fe9e 	bl	8012dac <UTIL_SEQ_Run>
        }
  switch(evt_waited_bm)
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	2b02      	cmp	r3, #2
 8007074:	d003      	beq.n	800707e <UTIL_SEQ_EvtIdle+0x26>
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	2b04      	cmp	r3, #4
 800707a:	d004      	beq.n	8007086 <UTIL_SEQ_EvtIdle+0x2e>
 800707c:	e00a      	b.n	8007094 <UTIL_SEQ_EvtIdle+0x3c>
    /**
     * Run only the task CFG_TASK_REQUEST_FROM_M0_TO_M4 to process
     * direct requests from the M0 (e.g. ZbMalloc), but no stack notifications
     * until we're done the request to the M0.
     */
    UTIL_SEQ_Run((1U << CFG_TASK_REQUEST_FROM_M0_TO_M4));
 800707e:	2002      	movs	r0, #2
 8007080:	f00b fe94 	bl	8012dac <UTIL_SEQ_Run>
    break;
 8007084:	e00b      	b.n	800709e <UTIL_SEQ_EvtIdle+0x46>
  case EVENT_SYNCHRO_BYPASS_IDLE:
    UTIL_SEQ_SetEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 8007086:	2004      	movs	r0, #4
 8007088:	f00c f860 	bl	801314c <UTIL_SEQ_SetEvt>
    /* Process notifications and requests from the M0 */
    UTIL_SEQ_Run((1U << CFG_TASK_NOTIFY_FROM_M0_TO_M4) | (1U << CFG_TASK_REQUEST_FROM_M0_TO_M4));
 800708c:	2003      	movs	r0, #3
 800708e:	f00b fe8d 	bl	8012dac <UTIL_SEQ_Run>
    break;
 8007092:	e004      	b.n	800709e <UTIL_SEQ_EvtIdle+0x46>
  default :
    /* default case */
    UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8007094:	f04f 30ff 	mov.w	r0, #4294967295
 8007098:	f00b fe88 	bl	8012dac <UTIL_SEQ_Run>
    break;
 800709c:	bf00      	nop
  }
}
 800709e:	bf00      	nop
 80070a0:	3708      	adds	r7, #8
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}
 80070a6:	bf00      	nop
 80070a8:	200015ec 	.word	0x200015ec

080070ac <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b082      	sub	sp, #8
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  UTIL_SEQ_SetTask(1U << CFG_TASK_SYSTEM_HCI_ASYNCH_EVT, CFG_SCH_PRIO_0);
 80070b4:	2100      	movs	r1, #0
 80070b6:	2008      	movs	r0, #8
 80070b8:	f00c f81c 	bl	80130f4 <UTIL_SEQ_SetTask>
  return;
 80070bc:	bf00      	nop
}
 80070be:	3708      	adds	r7, #8
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b082      	sub	sp, #8
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  UTIL_SEQ_SetEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 80070cc:	2001      	movs	r0, #1
 80070ce:	f00c f83d 	bl	801314c <UTIL_SEQ_SetEvt>
  return;
 80070d2:	bf00      	nop
}
 80070d4:	3708      	adds	r7, #8
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}

080070da <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80070da:	b580      	push	{r7, lr}
 80070dc:	b082      	sub	sp, #8
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  UTIL_SEQ_WaitEvt(1U << CFG_EVT_SYSTEM_HCI_CMD_EVT_RESP);
 80070e2:	2001      	movs	r0, #1
 80070e4:	f00c f852 	bl	801318c <UTIL_SEQ_WaitEvt>
  return;
 80070e8:	bf00      	nop
}
 80070ea:	3708      	adds	r7, #8
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <TL_TRACES_EvtReceived>:

/* Received trace buffer from M0 */
void TL_TRACES_EvtReceived(TL_EvtPacket_t * hcievt)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
#if (CFG_DEBUG_TRACE != 0)
  /* Call write/print function using DMA from dbg_trace */
  /* - Cast to TL_AsynchEvt_t* to get "real" payload (without Sub Evt code 2bytes),
     - (-2) to size to remove Sub Evt Code */
  DbgTraceWrite(1U, (const unsigned char *) ((TL_AsynchEvt_t *)(hcievt->evtserial.evt.payload))->payload, hcievt->evtserial.evt.plen - 2U);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	330b      	adds	r3, #11
 80070fc:	1c99      	adds	r1, r3, #2
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	7a9b      	ldrb	r3, [r3, #10]
 8007102:	3b02      	subs	r3, #2
 8007104:	461a      	mov	r2, r3
 8007106:	2001      	movs	r0, #1
 8007108:	f007 fc90 	bl	800ea2c <DbgTraceWrite>
#endif /* CFG_DEBUG_TRACE != 0 */
  /* Release buffer */
  TL_MM_EvtDone(hcievt);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f007 fb65 	bl	800e7dc <TL_MM_EvtDone>
}
 8007112:	bf00      	nop
 8007114:	3708      	adds	r7, #8
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}

0800711a <DbgOutputInit>:
  * @param  None
  * @retval None
  */
#if (CFG_DEBUG_TRACE != 0)
void DbgOutputInit(void)
{
 800711a:	b580      	push	{r7, lr}
 800711c:	af00      	add	r7, sp, #0
#ifdef CFG_DEBUG_TRACE_UART
  MX_USART1_UART_Init();
 800711e:	f000 fb63 	bl	80077e8 <MX_USART1_UART_Init>
  return;
 8007122:	bf00      	nop
#endif /* CFG_DEBUG_TRACE_UART */
}
 8007124:	bd80      	pop	{r7, pc}

08007126 <DbgOutputTraces>:
  * @param  size : size
  * @param  call-back :
  * @retval None
  */
void DbgOutputTraces(uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8007126:	b580      	push	{r7, lr}
 8007128:	b084      	sub	sp, #16
 800712a:	af00      	add	r7, sp, #0
 800712c:	60f8      	str	r0, [r7, #12]
 800712e:	460b      	mov	r3, r1
 8007130:	607a      	str	r2, [r7, #4]
 8007132:	817b      	strh	r3, [r7, #10]
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8007134:	897a      	ldrh	r2, [r7, #10]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	68f9      	ldr	r1, [r7, #12]
 800713a:	2000      	movs	r0, #0
 800713c:	f000 f904 	bl	8007348 <HW_UART_Transmit_DMA>

  return;
 8007140:	bf00      	nop
}
 8007142:	3710      	adds	r7, #16
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <LL_EXTI_EnableIT_0_31>:
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8007150:	4b06      	ldr	r3, [pc, #24]	@ (800716c <LL_EXTI_EnableIT_0_31+0x24>)
 8007152:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007156:	4905      	ldr	r1, [pc, #20]	@ (800716c <LL_EXTI_EnableIT_0_31+0x24>)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4313      	orrs	r3, r2
 800715c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8007160:	bf00      	nop
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr
 800716c:	58000800 	.word	0x58000800

08007170 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8007178:	4b05      	ldr	r3, [pc, #20]	@ (8007190 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	4904      	ldr	r1, [pc, #16]	@ (8007190 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4313      	orrs	r3, r2
 8007182:	600b      	str	r3, [r1, #0]

}
 8007184:	bf00      	nop
 8007186:	370c      	adds	r7, #12
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr
 8007190:	58000800 	.word	0x58000800

08007194 <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b088      	sub	sp, #32
 8007198:	af00      	add	r7, sp, #0
 800719a:	4603      	mov	r3, r0
 800719c:	6039      	str	r1, [r7, #0]
 800719e:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80071a0:	4b5e      	ldr	r3, [pc, #376]	@ (800731c <HW_TS_Init+0x188>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	22ca      	movs	r2, #202	@ 0xca
 80071a6:	625a      	str	r2, [r3, #36]	@ 0x24
 80071a8:	4b5c      	ldr	r3, [pc, #368]	@ (800731c <HW_TS_Init+0x188>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	2253      	movs	r2, #83	@ 0x53
 80071ae:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80071b0:	4b5b      	ldr	r3, [pc, #364]	@ (8007320 <HW_TS_Init+0x18c>)
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	4a5a      	ldr	r2, [pc, #360]	@ (8007320 <HW_TS_Init+0x18c>)
 80071b6:	f043 0320 	orr.w	r3, r3, #32
 80071ba:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80071bc:	4b58      	ldr	r3, [pc, #352]	@ (8007320 <HW_TS_Init+0x18c>)
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	f003 0307 	and.w	r3, r3, #7
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	f1c3 0304 	rsb	r3, r3, #4
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	4b55      	ldr	r3, [pc, #340]	@ (8007324 <HW_TS_Init+0x190>)
 80071d0:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80071d2:	4b53      	ldr	r3, [pc, #332]	@ (8007320 <HW_TS_Init+0x18c>)
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80071da:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80071de:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071e0:	693a      	ldr	r2, [r7, #16]
 80071e2:	fa92 f2a2 	rbit	r2, r2
 80071e6:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80071ec:	697a      	ldr	r2, [r7, #20]
 80071ee:	2a00      	cmp	r2, #0
 80071f0:	d101      	bne.n	80071f6 <HW_TS_Init+0x62>
  {
    return 32U;
 80071f2:	2220      	movs	r2, #32
 80071f4:	e003      	b.n	80071fe <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80071f6:	697a      	ldr	r2, [r7, #20]
 80071f8:	fab2 f282 	clz	r2, r2
 80071fc:	b2d2      	uxtb	r2, r2
 80071fe:	40d3      	lsrs	r3, r2
 8007200:	b2db      	uxtb	r3, r3
 8007202:	3301      	adds	r3, #1
 8007204:	b2da      	uxtb	r2, r3
 8007206:	4b48      	ldr	r3, [pc, #288]	@ (8007328 <HW_TS_Init+0x194>)
 8007208:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 800720a:	4b45      	ldr	r3, [pc, #276]	@ (8007320 <HW_TS_Init+0x18c>)
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	b29b      	uxth	r3, r3
 8007210:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8007214:	b29b      	uxth	r3, r3
 8007216:	3301      	adds	r3, #1
 8007218:	b29a      	uxth	r2, r3
 800721a:	4b44      	ldr	r3, [pc, #272]	@ (800732c <HW_TS_Init+0x198>)
 800721c:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 800721e:	4b43      	ldr	r3, [pc, #268]	@ (800732c <HW_TS_Init+0x198>)
 8007220:	881b      	ldrh	r3, [r3, #0]
 8007222:	3b01      	subs	r3, #1
 8007224:	4a40      	ldr	r2, [pc, #256]	@ (8007328 <HW_TS_Init+0x194>)
 8007226:	7812      	ldrb	r2, [r2, #0]
 8007228:	fb02 f303 	mul.w	r3, r2, r3
 800722c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8007230:	4a3c      	ldr	r2, [pc, #240]	@ (8007324 <HW_TS_Init+0x190>)
 8007232:	7812      	ldrb	r2, [r2, #0]
 8007234:	40d3      	lsrs	r3, r2
 8007236:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8007238:	69bb      	ldr	r3, [r7, #24]
 800723a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800723e:	4293      	cmp	r3, r2
 8007240:	d904      	bls.n	800724c <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8007242:	4b3b      	ldr	r3, [pc, #236]	@ (8007330 <HW_TS_Init+0x19c>)
 8007244:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007248:	801a      	strh	r2, [r3, #0]
 800724a:	e003      	b.n	8007254 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	b29a      	uxth	r2, r3
 8007250:	4b37      	ldr	r3, [pc, #220]	@ (8007330 <HW_TS_Init+0x19c>)
 8007252:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8007254:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007258:	f7ff ff8a 	bl	8007170 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 800725c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8007260:	f7ff ff72 	bl	8007148 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8007264:	79fb      	ldrb	r3, [r7, #7]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d13d      	bne.n	80072e6 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800726a:	4b32      	ldr	r3, [pc, #200]	@ (8007334 <HW_TS_Init+0x1a0>)
 800726c:	2201      	movs	r2, #1
 800726e:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8007270:	4b31      	ldr	r3, [pc, #196]	@ (8007338 <HW_TS_Init+0x1a4>)
 8007272:	f04f 32ff 	mov.w	r2, #4294967295
 8007276:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8007278:	2300      	movs	r3, #0
 800727a:	77fb      	strb	r3, [r7, #31]
 800727c:	e00c      	b.n	8007298 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800727e:	7ffa      	ldrb	r2, [r7, #31]
 8007280:	492e      	ldr	r1, [pc, #184]	@ (800733c <HW_TS_Init+0x1a8>)
 8007282:	4613      	mov	r3, r2
 8007284:	005b      	lsls	r3, r3, #1
 8007286:	4413      	add	r3, r2
 8007288:	00db      	lsls	r3, r3, #3
 800728a:	440b      	add	r3, r1
 800728c:	330c      	adds	r3, #12
 800728e:	2200      	movs	r2, #0
 8007290:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8007292:	7ffb      	ldrb	r3, [r7, #31]
 8007294:	3301      	adds	r3, #1
 8007296:	77fb      	strb	r3, [r7, #31]
 8007298:	7ffb      	ldrb	r3, [r7, #31]
 800729a:	2b05      	cmp	r3, #5
 800729c:	d9ef      	bls.n	800727e <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 800729e:	4b28      	ldr	r3, [pc, #160]	@ (8007340 <HW_TS_Init+0x1ac>)
 80072a0:	2206      	movs	r2, #6
 80072a2:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 80072a4:	4b1d      	ldr	r3, [pc, #116]	@ (800731c <HW_TS_Init+0x188>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	689a      	ldr	r2, [r3, #8]
 80072aa:	4b1c      	ldr	r3, [pc, #112]	@ (800731c <HW_TS_Init+0x188>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80072b2:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80072b4:	4b19      	ldr	r3, [pc, #100]	@ (800731c <HW_TS_Init+0x188>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	b2da      	uxtb	r2, r3
 80072bc:	4b17      	ldr	r3, [pc, #92]	@ (800731c <HW_TS_Init+0x188>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80072c4:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80072c6:	4b1f      	ldr	r3, [pc, #124]	@ (8007344 <HW_TS_Init+0x1b0>)
 80072c8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80072cc:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80072ce:	2003      	movs	r0, #3
 80072d0:	f001 f9b1 	bl	8008636 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80072d4:	4b11      	ldr	r3, [pc, #68]	@ (800731c <HW_TS_Init+0x188>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	689a      	ldr	r2, [r3, #8]
 80072da:	4b10      	ldr	r3, [pc, #64]	@ (800731c <HW_TS_Init+0x188>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80072e2:	609a      	str	r2, [r3, #8]
 80072e4:	e009      	b.n	80072fa <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80072e6:	4b0d      	ldr	r3, [pc, #52]	@ (800731c <HW_TS_Init+0x188>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d002      	beq.n	80072fa <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80072f4:	2003      	movs	r0, #3
 80072f6:	f001 f990 	bl	800861a <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80072fa:	4b08      	ldr	r3, [pc, #32]	@ (800731c <HW_TS_Init+0x188>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	22ff      	movs	r2, #255	@ 0xff
 8007300:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8007302:	2200      	movs	r2, #0
 8007304:	2103      	movs	r1, #3
 8007306:	2003      	movs	r0, #3
 8007308:	f001 f953 	bl	80085b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800730c:	2003      	movs	r0, #3
 800730e:	f001 f96a 	bl	80085e6 <HAL_NVIC_EnableIRQ>

  return;
 8007312:	bf00      	nop
}
 8007314:	3720      	adds	r7, #32
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}
 800731a:	bf00      	nop
 800731c:	20000200 	.word	0x20000200
 8007320:	40002800 	.word	0x40002800
 8007324:	20000165 	.word	0x20000165
 8007328:	20000166 	.word	0x20000166
 800732c:	20000168 	.word	0x20000168
 8007330:	2000016a 	.word	0x2000016a
 8007334:	20000164 	.word	0x20000164
 8007338:	20000160 	.word	0x20000160
 800733c:	200000cc 	.word	0x200000cc
 8007340:	2000015c 	.word	0x2000015c
 8007344:	58000800 	.word	0x58000800

08007348 <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b086      	sub	sp, #24
 800734c:	af00      	add	r7, sp, #0
 800734e:	60b9      	str	r1, [r7, #8]
 8007350:	607b      	str	r3, [r7, #4]
 8007352:	4603      	mov	r3, r0
 8007354:	73fb      	strb	r3, [r7, #15]
 8007356:	4613      	mov	r3, r2
 8007358:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800735a:	2300      	movs	r3, #0
 800735c:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 800735e:	2300      	movs	r3, #0
 8007360:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 8007362:	7bfb      	ldrb	r3, [r7, #15]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d10e      	bne.n	8007386 <HW_UART_Transmit_DMA+0x3e>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_huart1TxCb = cb;
 8007368:	4a17      	ldr	r2, [pc, #92]	@ (80073c8 <HW_UART_Transmit_DMA+0x80>)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 800736e:	4b17      	ldr	r3, [pc, #92]	@ (80073cc <HW_UART_Transmit_DMA+0x84>)
 8007370:	4a17      	ldr	r2, [pc, #92]	@ (80073d0 <HW_UART_Transmit_DMA+0x88>)
 8007372:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8007374:	89bb      	ldrh	r3, [r7, #12]
 8007376:	461a      	mov	r2, r3
 8007378:	68b9      	ldr	r1, [r7, #8]
 800737a:	4814      	ldr	r0, [pc, #80]	@ (80073cc <HW_UART_Transmit_DMA+0x84>)
 800737c:	f005 fc3e 	bl	800cbfc <HAL_UART_Transmit_DMA>
 8007380:	4603      	mov	r3, r0
 8007382:	75fb      	strb	r3, [r7, #23]
            break;
 8007384:	e000      	b.n	8007388 <HW_UART_Transmit_DMA+0x40>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 8007386:	bf00      	nop
    }

    switch (hal_status)
 8007388:	7dfb      	ldrb	r3, [r7, #23]
 800738a:	2b03      	cmp	r3, #3
 800738c:	d816      	bhi.n	80073bc <HW_UART_Transmit_DMA+0x74>
 800738e:	a201      	add	r2, pc, #4	@ (adr r2, 8007394 <HW_UART_Transmit_DMA+0x4c>)
 8007390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007394:	080073a5 	.word	0x080073a5
 8007398:	080073ab 	.word	0x080073ab
 800739c:	080073b1 	.word	0x080073b1
 80073a0:	080073b7 	.word	0x080073b7
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 80073a4:	2300      	movs	r3, #0
 80073a6:	75bb      	strb	r3, [r7, #22]
            break;
 80073a8:	e009      	b.n	80073be <HW_UART_Transmit_DMA+0x76>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 80073aa:	2301      	movs	r3, #1
 80073ac:	75bb      	strb	r3, [r7, #22]
            break;
 80073ae:	e006      	b.n	80073be <HW_UART_Transmit_DMA+0x76>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 80073b0:	2302      	movs	r3, #2
 80073b2:	75bb      	strb	r3, [r7, #22]
            break;
 80073b4:	e003      	b.n	80073be <HW_UART_Transmit_DMA+0x76>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 80073b6:	2303      	movs	r3, #3
 80073b8:	75bb      	strb	r3, [r7, #22]
            break;
 80073ba:	e000      	b.n	80073be <HW_UART_Transmit_DMA+0x76>

        default:
            break;
 80073bc:	bf00      	nop
    }

    return hw_status;
 80073be:	7dbb      	ldrb	r3, [r7, #22]
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3718      	adds	r7, #24
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}
 80073c8:	2000016c 	.word	0x2000016c
 80073cc:	20000270 	.word	0x20000270
 80073d0:	40013800 	.word	0x40013800

080073d4 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b082      	sub	sp, #8
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	461a      	mov	r2, r3
 80073e2:	4b09      	ldr	r3, [pc, #36]	@ (8007408 <HAL_UART_TxCpltCallback+0x34>)
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d107      	bne.n	80073f8 <HAL_UART_TxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 80073e8:	4b08      	ldr	r3, [pc, #32]	@ (800740c <HAL_UART_TxCpltCallback+0x38>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d005      	beq.n	80073fc <HAL_UART_TxCpltCallback+0x28>
            {
                HW_huart1TxCb();
 80073f0:	4b06      	ldr	r3, [pc, #24]	@ (800740c <HAL_UART_TxCpltCallback+0x38>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4798      	blx	r3
            }
            break;
 80073f6:	e001      	b.n	80073fc <HAL_UART_TxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 80073f8:	bf00      	nop
 80073fa:	e000      	b.n	80073fe <HAL_UART_TxCpltCallback+0x2a>
            break;
 80073fc:	bf00      	nop
    }

    return;
 80073fe:	bf00      	nop
}
 8007400:	3708      	adds	r7, #8
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}
 8007406:	bf00      	nop
 8007408:	40013800 	.word	0x40013800
 800740c:	2000016c 	.word	0x2000016c

08007410 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8007410:	b480      	push	{r7}
 8007412:	b085      	sub	sp, #20
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8007418:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800741c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800741e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4313      	orrs	r3, r2
 8007426:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8007428:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800742c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4013      	ands	r3, r2
 8007432:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007434:	68fb      	ldr	r3, [r7, #12]
}
 8007436:	bf00      	nop
 8007438:	3714      	adds	r7, #20
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr

08007442 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8007442:	b480      	push	{r7}
 8007444:	b085      	sub	sp, #20
 8007446:	af00      	add	r7, sp, #0
 8007448:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800744a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800744e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007450:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	4313      	orrs	r3, r2
 8007458:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800745a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800745e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4013      	ands	r3, r2
 8007464:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007466:	68fb      	ldr	r3, [r7, #12]
}
 8007468:	bf00      	nop
 800746a:	3714      	adds	r7, #20
 800746c:	46bd      	mov	sp, r7
 800746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007472:	4770      	bx	lr

08007474 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007478:	f000 fef8 	bl	800826c <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 800747c:	f7ff fcc4 	bl	8006e08 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007480:	f000 f81a 	bl	80074b8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8007484:	f000 f876 	bl	8007574 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8007488:	f000 f8d4 	bl	8007634 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800748c:	f000 fa0c 	bl	80078a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8007490:	f000 f9f8 	bl	8007884 <MX_DMA_Init>
  MX_I2C1_Init();
 8007494:	f000 f88e 	bl	80075b4 <MX_I2C1_Init>
  MX_TIM1_Init();
 8007498:	f000 f912 	bl	80076c0 <MX_TIM1_Init>
  MX_RTC_Init();
 800749c:	f000 f8e6 	bl	800766c <MX_RTC_Init>
  MX_RF_Init();
 80074a0:	f000 f8dc 	bl	800765c <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  IRInterface_Init(&hi2c1);
 80074a4:	4803      	ldr	r0, [pc, #12]	@ (80074b4 <main+0x40>)
 80074a6:	f7ff fb51 	bl	8006b4c <IRInterface_Init>

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80074aa:	f7ff fcbb 	bl	8006e24 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 80074ae:	f7ff fdc3 	bl	8007038 <MX_APPE_Process>
 80074b2:	e7fc      	b.n	80074ae <main+0x3a>
 80074b4:	20000170 	.word	0x20000170

080074b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b09a      	sub	sp, #104	@ 0x68
 80074bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80074be:	f107 0320 	add.w	r3, r7, #32
 80074c2:	2248      	movs	r2, #72	@ 0x48
 80074c4:	2100      	movs	r1, #0
 80074c6:	4618      	mov	r0, r3
 80074c8:	f00c f98a 	bl	80137e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80074cc:	1d3b      	adds	r3, r7, #4
 80074ce:	2200      	movs	r2, #0
 80074d0:	601a      	str	r2, [r3, #0]
 80074d2:	605a      	str	r2, [r3, #4]
 80074d4:	609a      	str	r2, [r3, #8]
 80074d6:	60da      	str	r2, [r3, #12]
 80074d8:	611a      	str	r2, [r3, #16]
 80074da:	615a      	str	r2, [r3, #20]
 80074dc:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80074de:	4b24      	ldr	r3, [pc, #144]	@ (8007570 <SystemClock_Config+0xb8>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80074e6:	4a22      	ldr	r2, [pc, #136]	@ (8007570 <SystemClock_Config+0xb8>)
 80074e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80074ec:	6013      	str	r3, [r2, #0]
 80074ee:	4b20      	ldr	r3, [pc, #128]	@ (8007570 <SystemClock_Config+0xb8>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80074f6:	603b      	str	r3, [r7, #0]
 80074f8:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 80074fa:	232b      	movs	r3, #43	@ 0x2b
 80074fc:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80074fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007502:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007504:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007508:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800750a:	2301      	movs	r3, #1
 800750c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800750e:	2340      	movs	r3, #64	@ 0x40
 8007510:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8007512:	2300      	movs	r3, #0
 8007514:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8007516:	23a0      	movs	r3, #160	@ 0xa0
 8007518:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800751a:	2305      	movs	r3, #5
 800751c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800751e:	2300      	movs	r3, #0
 8007520:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007522:	f107 0320 	add.w	r3, r7, #32
 8007526:	4618      	mov	r0, r3
 8007528:	f002 ff5c 	bl	800a3e4 <HAL_RCC_OscConfig>
 800752c:	4603      	mov	r3, r0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d001      	beq.n	8007536 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8007532:	f000 f9c6 	bl	80078c2 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8007536:	236f      	movs	r3, #111	@ 0x6f
 8007538:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800753a:	2300      	movs	r3, #0
 800753c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800753e:	2300      	movs	r3, #0
 8007540:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007542:	2300      	movs	r3, #0
 8007544:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007546:	2300      	movs	r3, #0
 8007548:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800754a:	2300      	movs	r3, #0
 800754c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800754e:	2300      	movs	r3, #0
 8007550:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8007552:	1d3b      	adds	r3, r7, #4
 8007554:	2101      	movs	r1, #1
 8007556:	4618      	mov	r0, r3
 8007558:	f003 fab8 	bl	800aacc <HAL_RCC_ClockConfig>
 800755c:	4603      	mov	r3, r0
 800755e:	2b00      	cmp	r3, #0
 8007560:	d001      	beq.n	8007566 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8007562:	f000 f9ae 	bl	80078c2 <Error_Handler>
  }
}
 8007566:	bf00      	nop
 8007568:	3768      	adds	r7, #104	@ 0x68
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
 800756e:	bf00      	nop
 8007570:	58000400 	.word	0x58000400

08007574 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b094      	sub	sp, #80	@ 0x50
 8007578:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800757a:	463b      	mov	r3, r7
 800757c:	2250      	movs	r2, #80	@ 0x50
 800757e:	2100      	movs	r1, #0
 8007580:	4618      	mov	r0, r3
 8007582:	f00c f92d 	bl	80137e0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8007586:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800758a:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 800758c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8007590:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8007592:	2300      	movs	r3, #0
 8007594:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8007596:	2310      	movs	r3, #16
 8007598:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800759a:	463b      	mov	r3, r7
 800759c:	4618      	mov	r0, r3
 800759e:	f003 fed2 	bl	800b346 <HAL_RCCEx_PeriphCLKConfig>
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d001      	beq.n	80075ac <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80075a8:	f000 f98b 	bl	80078c2 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80075ac:	bf00      	nop
 80075ae:	3750      	adds	r7, #80	@ 0x50
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80075b8:	4b1b      	ldr	r3, [pc, #108]	@ (8007628 <MX_I2C1_Init+0x74>)
 80075ba:	4a1c      	ldr	r2, [pc, #112]	@ (800762c <MX_I2C1_Init+0x78>)
 80075bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 80075be:	4b1a      	ldr	r3, [pc, #104]	@ (8007628 <MX_I2C1_Init+0x74>)
 80075c0:	4a1b      	ldr	r2, [pc, #108]	@ (8007630 <MX_I2C1_Init+0x7c>)
 80075c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80075c4:	4b18      	ldr	r3, [pc, #96]	@ (8007628 <MX_I2C1_Init+0x74>)
 80075c6:	2200      	movs	r2, #0
 80075c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80075ca:	4b17      	ldr	r3, [pc, #92]	@ (8007628 <MX_I2C1_Init+0x74>)
 80075cc:	2201      	movs	r2, #1
 80075ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80075d0:	4b15      	ldr	r3, [pc, #84]	@ (8007628 <MX_I2C1_Init+0x74>)
 80075d2:	2200      	movs	r2, #0
 80075d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80075d6:	4b14      	ldr	r3, [pc, #80]	@ (8007628 <MX_I2C1_Init+0x74>)
 80075d8:	2200      	movs	r2, #0
 80075da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80075dc:	4b12      	ldr	r3, [pc, #72]	@ (8007628 <MX_I2C1_Init+0x74>)
 80075de:	2200      	movs	r2, #0
 80075e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80075e2:	4b11      	ldr	r3, [pc, #68]	@ (8007628 <MX_I2C1_Init+0x74>)
 80075e4:	2200      	movs	r2, #0
 80075e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80075e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007628 <MX_I2C1_Init+0x74>)
 80075ea:	2200      	movs	r2, #0
 80075ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80075ee:	480e      	ldr	r0, [pc, #56]	@ (8007628 <MX_I2C1_Init+0x74>)
 80075f0:	f001 fcf6 	bl	8008fe0 <HAL_I2C_Init>
 80075f4:	4603      	mov	r3, r0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d001      	beq.n	80075fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80075fa:	f000 f962 	bl	80078c2 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80075fe:	2100      	movs	r1, #0
 8007600:	4809      	ldr	r0, [pc, #36]	@ (8007628 <MX_I2C1_Init+0x74>)
 8007602:	f002 fa3d 	bl	8009a80 <HAL_I2CEx_ConfigAnalogFilter>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d001      	beq.n	8007610 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800760c:	f000 f959 	bl	80078c2 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8007610:	2100      	movs	r1, #0
 8007612:	4805      	ldr	r0, [pc, #20]	@ (8007628 <MX_I2C1_Init+0x74>)
 8007614:	f002 fa7f 	bl	8009b16 <HAL_I2CEx_ConfigDigitalFilter>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d001      	beq.n	8007622 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800761e:	f000 f950 	bl	80078c2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8007622:	bf00      	nop
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	20000170 	.word	0x20000170
 800762c:	40005400 	.word	0x40005400
 8007630:	00b07cb4 	.word	0x00b07cb4

08007634 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8007638:	4b06      	ldr	r3, [pc, #24]	@ (8007654 <MX_IPCC_Init+0x20>)
 800763a:	4a07      	ldr	r2, [pc, #28]	@ (8007658 <MX_IPCC_Init+0x24>)
 800763c:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800763e:	4805      	ldr	r0, [pc, #20]	@ (8007654 <MX_IPCC_Init+0x20>)
 8007640:	f002 fab6 	bl	8009bb0 <HAL_IPCC_Init>
 8007644:	4603      	mov	r3, r0
 8007646:	2b00      	cmp	r3, #0
 8007648:	d001      	beq.n	800764e <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 800764a:	f000 f93a 	bl	80078c2 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800764e:	bf00      	nop
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	200001c4 	.word	0x200001c4
 8007658:	58000c00 	.word	0x58000c00

0800765c <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 800765c:	b480      	push	{r7}
 800765e:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8007660:	bf00      	nop
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr
	...

0800766c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8007670:	4b11      	ldr	r3, [pc, #68]	@ (80076b8 <MX_RTC_Init+0x4c>)
 8007672:	4a12      	ldr	r2, [pc, #72]	@ (80076bc <MX_RTC_Init+0x50>)
 8007674:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8007676:	4b10      	ldr	r3, [pc, #64]	@ (80076b8 <MX_RTC_Init+0x4c>)
 8007678:	2200      	movs	r2, #0
 800767a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 800767c:	4b0e      	ldr	r3, [pc, #56]	@ (80076b8 <MX_RTC_Init+0x4c>)
 800767e:	220f      	movs	r2, #15
 8007680:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8007682:	4b0d      	ldr	r3, [pc, #52]	@ (80076b8 <MX_RTC_Init+0x4c>)
 8007684:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8007688:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800768a:	4b0b      	ldr	r3, [pc, #44]	@ (80076b8 <MX_RTC_Init+0x4c>)
 800768c:	2200      	movs	r2, #0
 800768e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8007690:	4b09      	ldr	r3, [pc, #36]	@ (80076b8 <MX_RTC_Init+0x4c>)
 8007692:	2200      	movs	r2, #0
 8007694:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8007696:	4b08      	ldr	r3, [pc, #32]	@ (80076b8 <MX_RTC_Init+0x4c>)
 8007698:	2200      	movs	r2, #0
 800769a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800769c:	4b06      	ldr	r3, [pc, #24]	@ (80076b8 <MX_RTC_Init+0x4c>)
 800769e:	2200      	movs	r2, #0
 80076a0:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80076a2:	4805      	ldr	r0, [pc, #20]	@ (80076b8 <MX_RTC_Init+0x4c>)
 80076a4:	f004 f8d6 	bl	800b854 <HAL_RTC_Init>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d001      	beq.n	80076b2 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80076ae:	f000 f908 	bl	80078c2 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80076b2:	bf00      	nop
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	20000200 	.word	0x20000200
 80076bc:	40002800 	.word	0x40002800

080076c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b098      	sub	sp, #96	@ 0x60
 80076c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80076c6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80076ca:	2200      	movs	r2, #0
 80076cc:	601a      	str	r2, [r3, #0]
 80076ce:	605a      	str	r2, [r3, #4]
 80076d0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80076d2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80076d6:	2200      	movs	r2, #0
 80076d8:	601a      	str	r2, [r3, #0]
 80076da:	605a      	str	r2, [r3, #4]
 80076dc:	609a      	str	r2, [r3, #8]
 80076de:	60da      	str	r2, [r3, #12]
 80076e0:	611a      	str	r2, [r3, #16]
 80076e2:	615a      	str	r2, [r3, #20]
 80076e4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80076e6:	1d3b      	adds	r3, r7, #4
 80076e8:	2234      	movs	r2, #52	@ 0x34
 80076ea:	2100      	movs	r1, #0
 80076ec:	4618      	mov	r0, r3
 80076ee:	f00c f877 	bl	80137e0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80076f2:	4b3b      	ldr	r3, [pc, #236]	@ (80077e0 <MX_TIM1_Init+0x120>)
 80076f4:	4a3b      	ldr	r2, [pc, #236]	@ (80077e4 <MX_TIM1_Init+0x124>)
 80076f6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80076f8:	4b39      	ldr	r3, [pc, #228]	@ (80077e0 <MX_TIM1_Init+0x120>)
 80076fa:	2200      	movs	r2, #0
 80076fc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80076fe:	4b38      	ldr	r3, [pc, #224]	@ (80077e0 <MX_TIM1_Init+0x120>)
 8007700:	2200      	movs	r2, #0
 8007702:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 841;
 8007704:	4b36      	ldr	r3, [pc, #216]	@ (80077e0 <MX_TIM1_Init+0x120>)
 8007706:	f240 3249 	movw	r2, #841	@ 0x349
 800770a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800770c:	4b34      	ldr	r3, [pc, #208]	@ (80077e0 <MX_TIM1_Init+0x120>)
 800770e:	2200      	movs	r2, #0
 8007710:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007712:	4b33      	ldr	r3, [pc, #204]	@ (80077e0 <MX_TIM1_Init+0x120>)
 8007714:	2200      	movs	r2, #0
 8007716:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007718:	4b31      	ldr	r3, [pc, #196]	@ (80077e0 <MX_TIM1_Init+0x120>)
 800771a:	2200      	movs	r2, #0
 800771c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800771e:	4830      	ldr	r0, [pc, #192]	@ (80077e0 <MX_TIM1_Init+0x120>)
 8007720:	f004 fa22 	bl	800bb68 <HAL_TIM_PWM_Init>
 8007724:	4603      	mov	r3, r0
 8007726:	2b00      	cmp	r3, #0
 8007728:	d001      	beq.n	800772e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800772a:	f000 f8ca 	bl	80078c2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800772e:	2300      	movs	r3, #0
 8007730:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007732:	2300      	movs	r3, #0
 8007734:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007736:	2300      	movs	r3, #0
 8007738:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800773a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800773e:	4619      	mov	r1, r3
 8007740:	4827      	ldr	r0, [pc, #156]	@ (80077e0 <MX_TIM1_Init+0x120>)
 8007742:	f005 f8e7 	bl	800c914 <HAL_TIMEx_MasterConfigSynchronization>
 8007746:	4603      	mov	r3, r0
 8007748:	2b00      	cmp	r3, #0
 800774a:	d001      	beq.n	8007750 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800774c:	f000 f8b9 	bl	80078c2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007750:	2360      	movs	r3, #96	@ 0x60
 8007752:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8007754:	2300      	movs	r3, #0
 8007756:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007758:	2300      	movs	r3, #0
 800775a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800775c:	2300      	movs	r3, #0
 800775e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007760:	2300      	movs	r3, #0
 8007762:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007764:	2300      	movs	r3, #0
 8007766:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007768:	2300      	movs	r3, #0
 800776a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800776c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8007770:	2200      	movs	r2, #0
 8007772:	4619      	mov	r1, r3
 8007774:	481a      	ldr	r0, [pc, #104]	@ (80077e0 <MX_TIM1_Init+0x120>)
 8007776:	f004 fc7d 	bl	800c074 <HAL_TIM_PWM_ConfigChannel>
 800777a:	4603      	mov	r3, r0
 800777c:	2b00      	cmp	r3, #0
 800777e:	d001      	beq.n	8007784 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8007780:	f000 f89f 	bl	80078c2 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8007784:	2300      	movs	r3, #0
 8007786:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8007788:	2300      	movs	r3, #0
 800778a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800778c:	2300      	movs	r3, #0
 800778e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8007790:	2300      	movs	r3, #0
 8007792:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8007794:	2300      	movs	r3, #0
 8007796:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8007798:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800779c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800779e:	2300      	movs	r3, #0
 80077a0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80077a2:	2300      	movs	r3, #0
 80077a4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80077a6:	2300      	movs	r3, #0
 80077a8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80077aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80077ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80077b0:	2300      	movs	r3, #0
 80077b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80077b4:	2300      	movs	r3, #0
 80077b6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80077b8:	2300      	movs	r3, #0
 80077ba:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80077bc:	1d3b      	adds	r3, r7, #4
 80077be:	4619      	mov	r1, r3
 80077c0:	4807      	ldr	r0, [pc, #28]	@ (80077e0 <MX_TIM1_Init+0x120>)
 80077c2:	f005 f907 	bl	800c9d4 <HAL_TIMEx_ConfigBreakDeadTime>
 80077c6:	4603      	mov	r3, r0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d001      	beq.n	80077d0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80077cc:	f000 f879 	bl	80078c2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80077d0:	4803      	ldr	r0, [pc, #12]	@ (80077e0 <MX_TIM1_Init+0x120>)
 80077d2:	f000 f9d3 	bl	8007b7c <HAL_TIM_MspPostInit>

}
 80077d6:	bf00      	nop
 80077d8:	3760      	adds	r7, #96	@ 0x60
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	20000224 	.word	0x20000224
 80077e4:	40012c00 	.word	0x40012c00

080077e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80077ec:	4b23      	ldr	r3, [pc, #140]	@ (800787c <MX_USART1_UART_Init+0x94>)
 80077ee:	4a24      	ldr	r2, [pc, #144]	@ (8007880 <MX_USART1_UART_Init+0x98>)
 80077f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80077f2:	4b22      	ldr	r3, [pc, #136]	@ (800787c <MX_USART1_UART_Init+0x94>)
 80077f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80077f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80077fa:	4b20      	ldr	r3, [pc, #128]	@ (800787c <MX_USART1_UART_Init+0x94>)
 80077fc:	2200      	movs	r2, #0
 80077fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007800:	4b1e      	ldr	r3, [pc, #120]	@ (800787c <MX_USART1_UART_Init+0x94>)
 8007802:	2200      	movs	r2, #0
 8007804:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007806:	4b1d      	ldr	r3, [pc, #116]	@ (800787c <MX_USART1_UART_Init+0x94>)
 8007808:	2200      	movs	r2, #0
 800780a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800780c:	4b1b      	ldr	r3, [pc, #108]	@ (800787c <MX_USART1_UART_Init+0x94>)
 800780e:	220c      	movs	r2, #12
 8007810:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007812:	4b1a      	ldr	r3, [pc, #104]	@ (800787c <MX_USART1_UART_Init+0x94>)
 8007814:	2200      	movs	r2, #0
 8007816:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8007818:	4b18      	ldr	r3, [pc, #96]	@ (800787c <MX_USART1_UART_Init+0x94>)
 800781a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800781e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007820:	4b16      	ldr	r3, [pc, #88]	@ (800787c <MX_USART1_UART_Init+0x94>)
 8007822:	2200      	movs	r2, #0
 8007824:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007826:	4b15      	ldr	r3, [pc, #84]	@ (800787c <MX_USART1_UART_Init+0x94>)
 8007828:	2200      	movs	r2, #0
 800782a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800782c:	4b13      	ldr	r3, [pc, #76]	@ (800787c <MX_USART1_UART_Init+0x94>)
 800782e:	2200      	movs	r2, #0
 8007830:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007832:	4812      	ldr	r0, [pc, #72]	@ (800787c <MX_USART1_UART_Init+0x94>)
 8007834:	f005 f992 	bl	800cb5c <HAL_UART_Init>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d001      	beq.n	8007842 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800783e:	f000 f840 	bl	80078c2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007842:	2100      	movs	r1, #0
 8007844:	480d      	ldr	r0, [pc, #52]	@ (800787c <MX_USART1_UART_Init+0x94>)
 8007846:	f006 fb62 	bl	800df0e <HAL_UARTEx_SetTxFifoThreshold>
 800784a:	4603      	mov	r3, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	d001      	beq.n	8007854 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8007850:	f000 f837 	bl	80078c2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007854:	2100      	movs	r1, #0
 8007856:	4809      	ldr	r0, [pc, #36]	@ (800787c <MX_USART1_UART_Init+0x94>)
 8007858:	f006 fb97 	bl	800df8a <HAL_UARTEx_SetRxFifoThreshold>
 800785c:	4603      	mov	r3, r0
 800785e:	2b00      	cmp	r3, #0
 8007860:	d001      	beq.n	8007866 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8007862:	f000 f82e 	bl	80078c2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8007866:	4805      	ldr	r0, [pc, #20]	@ (800787c <MX_USART1_UART_Init+0x94>)
 8007868:	f006 fb18 	bl	800de9c <HAL_UARTEx_DisableFifoMode>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d001      	beq.n	8007876 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8007872:	f000 f826 	bl	80078c2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8007876:	bf00      	nop
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	20000270 	.word	0x20000270
 8007880:	40013800 	.word	0x40013800

08007884 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8007888:	2004      	movs	r0, #4
 800788a:	f7ff fdc1 	bl	8007410 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800788e:	2001      	movs	r0, #1
 8007890:	f7ff fdbe 	bl	8007410 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8007894:	2200      	movs	r2, #0
 8007896:	2100      	movs	r1, #0
 8007898:	200b      	movs	r0, #11
 800789a:	f000 fe8a 	bl	80085b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800789e:	200b      	movs	r0, #11
 80078a0:	f000 fea1 	bl	80085e6 <HAL_NVIC_EnableIRQ>

}
 80078a4:	bf00      	nop
 80078a6:	bd80      	pop	{r7, pc}

080078a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80078ac:	2002      	movs	r0, #2
 80078ae:	f7ff fdc8 	bl	8007442 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80078b2:	2001      	movs	r0, #1
 80078b4:	f7ff fdc5 	bl	8007442 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80078b8:	2008      	movs	r0, #8
 80078ba:	f7ff fdc2 	bl	8007442 <LL_AHB2_GRP1_EnableClock>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80078be:	bf00      	nop
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80078c2:	b480      	push	{r7}
 80078c4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80078c6:	b672      	cpsid	i
}
 80078c8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80078ca:	bf00      	nop
 80078cc:	e7fd      	b.n	80078ca <Error_Handler+0x8>

080078ce <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80078ce:	b480      	push	{r7}
 80078d0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80078d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80078d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80078de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80078e6:	bf00      	nop
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr

080078f0 <LL_AHB2_GRP1_EnableClock>:
{
 80078f0:	b480      	push	{r7}
 80078f2:	b085      	sub	sp, #20
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80078f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80078fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80078fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4313      	orrs	r3, r2
 8007906:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8007908:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800790c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4013      	ands	r3, r2
 8007912:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007914:	68fb      	ldr	r3, [r7, #12]
}
 8007916:	bf00      	nop
 8007918:	3714      	adds	r7, #20
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr

08007922 <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8007922:	b480      	push	{r7}
 8007924:	b085      	sub	sp, #20
 8007926:	af00      	add	r7, sp, #0
 8007928:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 800792a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800792e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007930:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	4313      	orrs	r3, r2
 8007938:	650b      	str	r3, [r1, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800793a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800793e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	4013      	ands	r3, r2
 8007944:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007946:	68fb      	ldr	r3, [r7, #12]
}
 8007948:	bf00      	nop
 800794a:	3714      	adds	r7, #20
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr

08007954 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8007954:	b480      	push	{r7}
 8007956:	b085      	sub	sp, #20
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800795c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007960:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007962:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4313      	orrs	r3, r2
 800796a:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800796c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007970:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	4013      	ands	r3, r2
 8007976:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007978:	68fb      	ldr	r3, [r7, #12]
}
 800797a:	bf00      	nop
 800797c:	3714      	adds	r7, #20
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr

08007986 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8007986:	b480      	push	{r7}
 8007988:	b085      	sub	sp, #20
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800798e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007992:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007994:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	4313      	orrs	r3, r2
 800799c:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800799e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80079a2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4013      	ands	r3, r2
 80079a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80079aa:	68fb      	ldr	r3, [r7, #12]
}
 80079ac:	bf00      	nop
 80079ae:	3714      	adds	r7, #20
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80079bc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80079c0:	f7ff ffaf 	bl	8007922 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80079c4:	2200      	movs	r2, #0
 80079c6:	2100      	movs	r1, #0
 80079c8:	202e      	movs	r0, #46	@ 0x2e
 80079ca:	f000 fdf2 	bl	80085b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80079ce:	202e      	movs	r0, #46	@ 0x2e
 80079d0:	f000 fe09 	bl	80085e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80079d4:	bf00      	nop
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b09c      	sub	sp, #112	@ 0x70
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80079e0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80079e4:	2200      	movs	r2, #0
 80079e6:	601a      	str	r2, [r3, #0]
 80079e8:	605a      	str	r2, [r3, #4]
 80079ea:	609a      	str	r2, [r3, #8]
 80079ec:	60da      	str	r2, [r3, #12]
 80079ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80079f0:	f107 030c 	add.w	r3, r7, #12
 80079f4:	2250      	movs	r2, #80	@ 0x50
 80079f6:	2100      	movs	r1, #0
 80079f8:	4618      	mov	r0, r3
 80079fa:	f00b fef1 	bl	80137e0 <memset>
  if(hi2c->Instance==I2C1)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a21      	ldr	r2, [pc, #132]	@ (8007a88 <HAL_I2C_MspInit+0xb0>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d13b      	bne.n	8007a80 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8007a08:	2304      	movs	r3, #4
 8007a0a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8007a0c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8007a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007a12:	f107 030c 	add.w	r3, r7, #12
 8007a16:	4618      	mov	r0, r3
 8007a18:	f003 fc95 	bl	800b346 <HAL_RCCEx_PeriphCLKConfig>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d001      	beq.n	8007a26 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8007a22:	f7ff ff4e 	bl	80078c2 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a26:	2002      	movs	r0, #2
 8007a28:	f7ff ff62 	bl	80078f0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a2c:	2001      	movs	r0, #1
 8007a2e:	f7ff ff5f 	bl	80078f0 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007a32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007a36:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007a38:	2312      	movs	r3, #18
 8007a3a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007a40:	2300      	movs	r3, #0
 8007a42:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007a44:	2304      	movs	r3, #4
 8007a46:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007a48:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	480f      	ldr	r0, [pc, #60]	@ (8007a8c <HAL_I2C_MspInit+0xb4>)
 8007a50:	f001 f932 	bl	8008cb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8007a54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a58:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007a5a:	2312      	movs	r3, #18
 8007a5c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007a62:	2300      	movs	r3, #0
 8007a64:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007a66:	2304      	movs	r3, #4
 8007a68:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007a6a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007a6e:	4619      	mov	r1, r3
 8007a70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007a74:	f001 f920 	bl	8008cb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007a78:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8007a7c:	f7ff ff6a 	bl	8007954 <LL_APB1_GRP1_EnableClock>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8007a80:	bf00      	nop
 8007a82:	3770      	adds	r7, #112	@ 0x70
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}
 8007a88:	40005400 	.word	0x40005400
 8007a8c:	48000400 	.word	0x48000400

08007a90 <HAL_IPCC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8007ad4 <HAL_IPCC_MspInit+0x44>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d113      	bne.n	8007aca <HAL_IPCC_MspInit+0x3a>
  {
    /* USER CODE BEGIN IPCC_MspInit 0 */

    /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8007aa2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8007aa6:	f7ff ff3c 	bl	8007922 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8007aaa:	2200      	movs	r2, #0
 8007aac:	2100      	movs	r1, #0
 8007aae:	202c      	movs	r0, #44	@ 0x2c
 8007ab0:	f000 fd7f 	bl	80085b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8007ab4:	202c      	movs	r0, #44	@ 0x2c
 8007ab6:	f000 fd96 	bl	80085e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8007aba:	2200      	movs	r2, #0
 8007abc:	2100      	movs	r1, #0
 8007abe:	202d      	movs	r0, #45	@ 0x2d
 8007ac0:	f000 fd77 	bl	80085b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8007ac4:	202d      	movs	r0, #45	@ 0x2d
 8007ac6:	f000 fd8e 	bl	80085e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 8007aca:	bf00      	nop
 8007acc:	3708      	adds	r7, #8
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
 8007ad2:	bf00      	nop
 8007ad4:	58000c00 	.word	0x58000c00

08007ad8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b096      	sub	sp, #88	@ 0x58
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007ae0:	f107 0308 	add.w	r3, r7, #8
 8007ae4:	2250      	movs	r2, #80	@ 0x50
 8007ae6:	2100      	movs	r1, #0
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f00b fe79 	bl	80137e0 <memset>
  if(hrtc->Instance==RTC)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a0f      	ldr	r2, [pc, #60]	@ (8007b30 <HAL_RTC_MspInit+0x58>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d117      	bne.n	8007b28 <HAL_RTC_MspInit+0x50>

    /* USER CODE END RTC_MspInit 0 */

  /** Enable access to the backup domain
  */
    HAL_PWR_EnableBkUpAccess();
 8007af8:	f002 f8e0 	bl	8009cbc <HAL_PWR_EnableBkUpAccess>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007afc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007b00:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8007b02:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b06:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007b08:	f107 0308 	add.w	r3, r7, #8
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f003 fc1a 	bl	800b346 <HAL_RCCEx_PeriphCLKConfig>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d001      	beq.n	8007b1c <HAL_RTC_MspInit+0x44>
    {
      Error_Handler();
 8007b18:	f7ff fed3 	bl	80078c2 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8007b1c:	f7ff fed7 	bl	80078ce <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8007b20:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8007b24:	f7ff ff16 	bl	8007954 <LL_APB1_GRP1_EnableClock>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8007b28:	bf00      	nop
 8007b2a:	3758      	adds	r7, #88	@ 0x58
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}
 8007b30:	40002800 	.word	0x40002800

08007b34 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b082      	sub	sp, #8
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a0d      	ldr	r2, [pc, #52]	@ (8007b78 <HAL_TIM_PWM_MspInit+0x44>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d113      	bne.n	8007b6e <HAL_TIM_PWM_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007b46:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007b4a:	f7ff ff1c 	bl	8007986 <LL_APB2_GRP1_EnableClock>
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8007b4e:	2200      	movs	r2, #0
 8007b50:	2100      	movs	r1, #0
 8007b52:	2019      	movs	r0, #25
 8007b54:	f000 fd2d 	bl	80085b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8007b58:	2019      	movs	r0, #25
 8007b5a:	f000 fd44 	bl	80085e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8007b5e:	2200      	movs	r2, #0
 8007b60:	2100      	movs	r1, #0
 8007b62:	201a      	movs	r0, #26
 8007b64:	f000 fd25 	bl	80085b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8007b68:	201a      	movs	r0, #26
 8007b6a:	f000 fd3c 	bl	80085e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8007b6e:	bf00      	nop
 8007b70:	3708      	adds	r7, #8
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
 8007b76:	bf00      	nop
 8007b78:	40012c00 	.word	0x40012c00

08007b7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b088      	sub	sp, #32
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b84:	f107 030c 	add.w	r3, r7, #12
 8007b88:	2200      	movs	r2, #0
 8007b8a:	601a      	str	r2, [r3, #0]
 8007b8c:	605a      	str	r2, [r3, #4]
 8007b8e:	609a      	str	r2, [r3, #8]
 8007b90:	60da      	str	r2, [r3, #12]
 8007b92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a0d      	ldr	r2, [pc, #52]	@ (8007bd0 <HAL_TIM_MspPostInit+0x54>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d113      	bne.n	8007bc6 <HAL_TIM_MspPostInit+0x4a>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007b9e:	2008      	movs	r0, #8
 8007ba0:	f7ff fea6 	bl	80078f0 <LL_AHB2_GRP1_EnableClock>
    /**TIM1 GPIO Configuration
    PD14     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8007ba4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007ba8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007baa:	2302      	movs	r3, #2
 8007bac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007bba:	f107 030c 	add.w	r3, r7, #12
 8007bbe:	4619      	mov	r1, r3
 8007bc0:	4804      	ldr	r0, [pc, #16]	@ (8007bd4 <HAL_TIM_MspPostInit+0x58>)
 8007bc2:	f001 f879 	bl	8008cb8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8007bc6:	bf00      	nop
 8007bc8:	3720      	adds	r7, #32
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
 8007bce:	bf00      	nop
 8007bd0:	40012c00 	.word	0x40012c00
 8007bd4:	48000c00 	.word	0x48000c00

08007bd8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b09c      	sub	sp, #112	@ 0x70
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007be0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007be4:	2200      	movs	r2, #0
 8007be6:	601a      	str	r2, [r3, #0]
 8007be8:	605a      	str	r2, [r3, #4]
 8007bea:	609a      	str	r2, [r3, #8]
 8007bec:	60da      	str	r2, [r3, #12]
 8007bee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007bf0:	f107 030c 	add.w	r3, r7, #12
 8007bf4:	2250      	movs	r2, #80	@ 0x50
 8007bf6:	2100      	movs	r1, #0
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f00b fdf1 	bl	80137e0 <memset>
  if(huart->Instance==USART1)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a2e      	ldr	r2, [pc, #184]	@ (8007cbc <HAL_UART_MspInit+0xe4>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d155      	bne.n	8007cb4 <HAL_UART_MspInit+0xdc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007c10:	f107 030c 	add.w	r3, r7, #12
 8007c14:	4618      	mov	r0, r3
 8007c16:	f003 fb96 	bl	800b346 <HAL_RCCEx_PeriphCLKConfig>
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d001      	beq.n	8007c24 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8007c20:	f7ff fe4f 	bl	80078c2 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007c24:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8007c28:	f7ff fead 	bl	8007986 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c2c:	2002      	movs	r0, #2
 8007c2e:	f7ff fe5f 	bl	80078f0 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8007c32:	23c0      	movs	r3, #192	@ 0xc0
 8007c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c36:	2302      	movs	r3, #2
 8007c38:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007c42:	2307      	movs	r3, #7
 8007c44:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c46:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8007c4a:	4619      	mov	r1, r3
 8007c4c:	481c      	ldr	r0, [pc, #112]	@ (8007cc0 <HAL_UART_MspInit+0xe8>)
 8007c4e:	f001 f833 	bl	8008cb8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 8007c52:	4b1c      	ldr	r3, [pc, #112]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007c54:	4a1c      	ldr	r2, [pc, #112]	@ (8007cc8 <HAL_UART_MspInit+0xf0>)
 8007c56:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8007c58:	4b1a      	ldr	r3, [pc, #104]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007c5a:	220f      	movs	r2, #15
 8007c5c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007c5e:	4b19      	ldr	r3, [pc, #100]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007c60:	2210      	movs	r2, #16
 8007c62:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007c64:	4b17      	ldr	r3, [pc, #92]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007c66:	2200      	movs	r2, #0
 8007c68:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007c6a:	4b16      	ldr	r3, [pc, #88]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007c6c:	2280      	movs	r2, #128	@ 0x80
 8007c6e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007c70:	4b14      	ldr	r3, [pc, #80]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007c72:	2200      	movs	r2, #0
 8007c74:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007c76:	4b13      	ldr	r3, [pc, #76]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007c78:	2200      	movs	r2, #0
 8007c7a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8007c7c:	4b11      	ldr	r3, [pc, #68]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007c7e:	2200      	movs	r2, #0
 8007c80:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007c82:	4b10      	ldr	r3, [pc, #64]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007c84:	2200      	movs	r2, #0
 8007c86:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8007c88:	480e      	ldr	r0, [pc, #56]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007c8a:	f000 fce3 	bl	8008654 <HAL_DMA_Init>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d001      	beq.n	8007c98 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8007c94:	f7ff fe15 	bl	80078c2 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007c9c:	67da      	str	r2, [r3, #124]	@ 0x7c
 8007c9e:	4a09      	ldr	r2, [pc, #36]	@ (8007cc4 <HAL_UART_MspInit+0xec>)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	2100      	movs	r1, #0
 8007ca8:	2024      	movs	r0, #36	@ 0x24
 8007caa:	f000 fc82 	bl	80085b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007cae:	2024      	movs	r0, #36	@ 0x24
 8007cb0:	f000 fc99 	bl	80085e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8007cb4:	bf00      	nop
 8007cb6:	3770      	adds	r7, #112	@ 0x70
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	40013800 	.word	0x40013800
 8007cc0:	48000400 	.word	0x48000400
 8007cc4:	20000304 	.word	0x20000304
 8007cc8:	40020008 	.word	0x40020008

08007ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007cd0:	bf00      	nop
 8007cd2:	e7fd      	b.n	8007cd0 <NMI_Handler+0x4>

08007cd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007cd8:	bf00      	nop
 8007cda:	e7fd      	b.n	8007cd8 <HardFault_Handler+0x4>

08007cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007ce0:	bf00      	nop
 8007ce2:	e7fd      	b.n	8007ce0 <MemManage_Handler+0x4>

08007ce4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007ce8:	bf00      	nop
 8007cea:	e7fd      	b.n	8007ce8 <BusFault_Handler+0x4>

08007cec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007cec:	b480      	push	{r7}
 8007cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007cf0:	bf00      	nop
 8007cf2:	e7fd      	b.n	8007cf0 <UsageFault_Handler+0x4>

08007cf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007cf8:	bf00      	nop
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr

08007d02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007d02:	b480      	push	{r7}
 8007d04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007d06:	bf00      	nop
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007d10:	b480      	push	{r7}
 8007d12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007d14:	bf00      	nop
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr

08007d1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007d22:	f000 fafd 	bl	8008320 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007d26:	bf00      	nop
 8007d28:	bd80      	pop	{r7, pc}
	...

08007d2c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8007d30:	4802      	ldr	r0, [pc, #8]	@ (8007d3c <DMA1_Channel1_IRQHandler+0x10>)
 8007d32:	f000 fe70 	bl	8008a16 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007d36:	bf00      	nop
 8007d38:	bd80      	pop	{r7, pc}
 8007d3a:	bf00      	nop
 8007d3c:	20000304 	.word	0x20000304

08007d40 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007d44:	4802      	ldr	r0, [pc, #8]	@ (8007d50 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8007d46:	f004 f88d 	bl	800be64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8007d4a:	bf00      	nop
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	20000224 	.word	0x20000224

08007d54 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8007d58:	4802      	ldr	r0, [pc, #8]	@ (8007d64 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8007d5a:	f004 f883 	bl	800be64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8007d5e:	bf00      	nop
 8007d60:	bd80      	pop	{r7, pc}
 8007d62:	bf00      	nop
 8007d64:	20000224 	.word	0x20000224

08007d68 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007d6c:	4802      	ldr	r0, [pc, #8]	@ (8007d78 <USART1_IRQHandler+0x10>)
 8007d6e:	f004 ffc5 	bl	800ccfc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8007d72:	bf00      	nop
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	20000270 	.word	0x20000270

08007d7c <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8007d80:	f00a fd10 	bl	80127a4 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8007d84:	bf00      	nop
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8007d8c:	f00a fd60 	bl	8012850 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8007d90:	bf00      	nop
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8007d98:	f001 f8fe 	bl	8008f98 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8007d9c:	bf00      	nop
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <logRegion>:
 *
 * @returns  String with a log level color value.
 */
static inline uint16_t logRegion(char *aLogString, uint16_t aMaxSize,
        appliLogRegion_t aLogRegion)
{
 8007da0:	b5b0      	push	{r4, r5, r7, lr}
 8007da2:	b08a      	sub	sp, #40	@ 0x28
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	460b      	mov	r3, r1
 8007daa:	807b      	strh	r3, [r7, #2]
 8007dac:	4613      	mov	r3, r2
 8007dae:	707b      	strb	r3, [r7, #1]
  char logRegionString[30U];

  switch (aLogRegion)
 8007db0:	787b      	ldrb	r3, [r7, #1]
 8007db2:	2b01      	cmp	r3, #1
 8007db4:	d002      	beq.n	8007dbc <logRegion+0x1c>
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d00a      	beq.n	8007dd0 <logRegion+0x30>
 8007dba:	e012      	b.n	8007de2 <logRegion+0x42>
  {
    case APPLI_LOG_REGION_GENERAL:
      strcpy(logRegionString, "[M4 APPLICATION]");
 8007dbc:	f107 0308 	add.w	r3, r7, #8
 8007dc0:	4a13      	ldr	r2, [pc, #76]	@ (8007e10 <logRegion+0x70>)
 8007dc2:	461c      	mov	r4, r3
 8007dc4:	4615      	mov	r5, r2
 8007dc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007dc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007dca:	682b      	ldr	r3, [r5, #0]
 8007dcc:	7023      	strb	r3, [r4, #0]
      break;
 8007dce:	e011      	b.n	8007df4 <logRegion+0x54>
    case APPLI_LOG_REGION_ZIGBEE_API:
      strcpy(logRegionString, "[M4 ZIGBEE API]");
 8007dd0:	f107 0308 	add.w	r3, r7, #8
 8007dd4:	4a0f      	ldr	r2, [pc, #60]	@ (8007e14 <logRegion+0x74>)
 8007dd6:	461c      	mov	r4, r3
 8007dd8:	4613      	mov	r3, r2
 8007dda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007ddc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      break;
 8007de0:	e008      	b.n	8007df4 <logRegion+0x54>
    default:
      strcpy(logRegionString, "[M4]");
 8007de2:	f107 0308 	add.w	r3, r7, #8
 8007de6:	4a0c      	ldr	r2, [pc, #48]	@ (8007e18 <logRegion+0x78>)
 8007de8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007dec:	6018      	str	r0, [r3, #0]
 8007dee:	3304      	adds	r3, #4
 8007df0:	7019      	strb	r1, [r3, #0]
      break;
 8007df2:	bf00      	nop
  }

  return snprintf(aLogString, aMaxSize, "%s ", logRegionString);
 8007df4:	8879      	ldrh	r1, [r7, #2]
 8007df6:	f107 0308 	add.w	r3, r7, #8
 8007dfa:	4a08      	ldr	r2, [pc, #32]	@ (8007e1c <logRegion+0x7c>)
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f00b fc17 	bl	8013630 <sniprintf>
 8007e02:	4603      	mov	r3, r0
 8007e04:	b29b      	uxth	r3, r3
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3728      	adds	r7, #40	@ 0x28
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bdb0      	pop	{r4, r5, r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	08014728 	.word	0x08014728
 8007e14:	0801473c 	.word	0x0801473c
 8007e18:	0801474c 	.word	0x0801474c
 8007e1c:	08014754 	.word	0x08014754

08007e20 <levelToString>:
 * @param[in]  aLogLevel The log level.
 *
 * @returns  String with a log level color value.
 */
static inline const char *levelToString(appliLogLevel_t aLogLevel)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	4603      	mov	r3, r0
 8007e28:	71fb      	strb	r3, [r7, #7]
  switch (aLogLevel)
 8007e2a:	79fb      	ldrb	r3, [r7, #7]
 8007e2c:	2b03      	cmp	r3, #3
 8007e2e:	d00a      	beq.n	8007e46 <levelToString+0x26>
 8007e30:	2b03      	cmp	r3, #3
 8007e32:	dc0a      	bgt.n	8007e4a <levelToString+0x2a>
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d002      	beq.n	8007e3e <levelToString+0x1e>
 8007e38:	2b02      	cmp	r3, #2
 8007e3a:	d002      	beq.n	8007e42 <levelToString+0x22>
 8007e3c:	e005      	b.n	8007e4a <levelToString+0x2a>
  {
  case LOG_LEVEL_CRIT:
    return RTT_COLOR_CODE_RED;
 8007e3e:	4b06      	ldr	r3, [pc, #24]	@ (8007e58 <levelToString+0x38>)
 8007e40:	e004      	b.n	8007e4c <levelToString+0x2c>

  case LOG_LEVEL_WARN:
    return RTT_COLOR_CODE_YELLOW;
 8007e42:	4b06      	ldr	r3, [pc, #24]	@ (8007e5c <levelToString+0x3c>)
 8007e44:	e002      	b.n	8007e4c <levelToString+0x2c>

  case LOG_LEVEL_INFO:
    return RTT_COLOR_CODE_GREEN;
 8007e46:	4b06      	ldr	r3, [pc, #24]	@ (8007e60 <levelToString+0x40>)
 8007e48:	e000      	b.n	8007e4c <levelToString+0x2c>

  case LOG_LEVEL_DEBG:
  default:
    return RTT_COLOR_CODE_DEFAULT;
 8007e4a:	4b06      	ldr	r3, [pc, #24]	@ (8007e64 <levelToString+0x44>)
  }
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	370c      	adds	r7, #12
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr
 8007e58:	08014758 	.word	0x08014758
 8007e5c:	08014760 	.word	0x08014760
 8007e60:	08014768 	.word	0x08014768
 8007e64:	08014770 	.word	0x08014770

08007e68 <logLevel>:
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
static inline uint16_t logLevel(char *aLogString, uint16_t aMaxSize,
                                appliLogLevel_t aLogLevel)
{
 8007e68:	b590      	push	{r4, r7, lr}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	460b      	mov	r3, r1
 8007e72:	807b      	strh	r3, [r7, #2]
 8007e74:	4613      	mov	r3, r2
 8007e76:	707b      	strb	r3, [r7, #1]
  return snprintf(aLogString, aMaxSize, "%s", levelToString(aLogLevel));
 8007e78:	887c      	ldrh	r4, [r7, #2]
 8007e7a:	787b      	ldrb	r3, [r7, #1]
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f7ff ffcf 	bl	8007e20 <levelToString>
 8007e82:	4603      	mov	r3, r0
 8007e84:	4a05      	ldr	r2, [pc, #20]	@ (8007e9c <logLevel+0x34>)
 8007e86:	4621      	mov	r1, r4
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f00b fbd1 	bl	8013630 <sniprintf>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	b29b      	uxth	r3, r3
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	370c      	adds	r7, #12
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd90      	pop	{r4, r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	08014778 	.word	0x08014778

08007ea0 <logApplication>:
 * @param[in]     aFormat     User string format.
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
void logApplication(appliLogLevel_t aLogLevel, appliLogRegion_t aLogRegion, const char *aFormat, ...)
{
 8007ea0:	b40c      	push	{r2, r3}
 8007ea2:	b580      	push	{r7, lr}
 8007ea4:	b0c4      	sub	sp, #272	@ 0x110
 8007ea6:	af00      	add	r7, sp, #0
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007eae:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8007eb2:	701a      	strb	r2, [r3, #0]
 8007eb4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007eb8:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8007ebc:	460a      	mov	r2, r1
 8007ebe:	701a      	strb	r2, [r3, #0]
#if (CFG_DEBUG_TRACE != 0) /* Since the traces are disabled, there is nothing to print */
  uint16_t length = 0;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
  length += logTimestamp(logString, LOG_PARSE_BUFFER_SIZE);
#endif

#if (LOG_RTT_COLOR_ENABLE == 1U)
  /* Add level information */
  length += logLevel(&logString[length], (LOG_PARSE_BUFFER_SIZE - length),
 8007ec6:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007eca:	f107 020c 	add.w	r2, r7, #12
 8007ece:	18d0      	adds	r0, r2, r3
 8007ed0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007ed4:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8007ed8:	b299      	uxth	r1, r3
 8007eda:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007ede:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	f7ff ffbf 	bl	8007e68 <logLevel>
 8007eea:	4603      	mov	r3, r0
 8007eec:	461a      	mov	r2, r3
 8007eee:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007ef2:	4413      	add	r3, r2
 8007ef4:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
      aLogLevel);
#endif

#if (LOG_REGION_ENABLE == 1U)
  /* Add Region information */
  length += logRegion(&logString[length], (LOG_PARSE_BUFFER_SIZE - length),
 8007ef8:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007efc:	f107 020c 	add.w	r2, r7, #12
 8007f00:	18d0      	adds	r0, r2, r3
 8007f02:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007f06:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8007f0a:	b299      	uxth	r1, r3
 8007f0c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007f10:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8007f14:	781b      	ldrb	r3, [r3, #0]
 8007f16:	461a      	mov	r2, r3
 8007f18:	f7ff ff42 	bl	8007da0 <logRegion>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	461a      	mov	r2, r3
 8007f20:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007f24:	4413      	add	r3, r2
 8007f26:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
      aLogRegion);
#endif

  /* Parse user string */
  va_list paramList;
  va_start(paramList, aFormat);
 8007f2a:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8007f2e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007f32:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f36:	601a      	str	r2, [r3, #0]
  length += vsnprintf(&logString[length], (LOG_PARSE_BUFFER_SIZE - length),
 8007f38:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007f3c:	f107 020c 	add.w	r2, r7, #12
 8007f40:	18d0      	adds	r0, r2, r3
 8007f42:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007f46:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8007f4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007f4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8007f58:	f00b fc34 	bl	80137c4 <vsniprintf>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	b29a      	uxth	r2, r3
 8007f60:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007f64:	4413      	add	r3, r2
 8007f66:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
      aFormat, paramList);
  logString[length++] = '\r';
 8007f6a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007f6e:	1c5a      	adds	r2, r3, #1
 8007f70:	f8a7 210e 	strh.w	r2, [r7, #270]	@ 0x10e
 8007f74:	461a      	mov	r2, r3
 8007f76:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007f7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f7e:	210d      	movs	r1, #13
 8007f80:	5499      	strb	r1, [r3, r2]
  logString[length++] = '\n';
 8007f82:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007f86:	1c5a      	adds	r2, r3, #1
 8007f88:	f8a7 210e 	strh.w	r2, [r7, #270]	@ 0x10e
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007f92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f96:	210a      	movs	r1, #10
 8007f98:	5499      	strb	r1, [r3, r2]
  logString[length++] = 0;
 8007f9a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8007f9e:	1c5a      	adds	r2, r3, #1
 8007fa0:	f8a7 210e 	strh.w	r2, [r7, #270]	@ 0x10e
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007faa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007fae:	2100      	movs	r1, #0
 8007fb0:	5499      	strb	r1, [r3, r2]
  va_end(paramList);

  if (aLogLevel <= APPLI_CONFIG_LOG_LEVEL)
 8007fb2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007fb6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	2b04      	cmp	r3, #4
 8007fbe:	d805      	bhi.n	8007fcc <logApplication+0x12c>
  {
    printf("%s", logString);
 8007fc0:	f107 030c 	add.w	r3, r7, #12
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	4805      	ldr	r0, [pc, #20]	@ (8007fdc <logApplication+0x13c>)
 8007fc8:	f00b fb20 	bl	801360c <iprintf>
  }else
  {
    /* Print nothing */
  }
#endif /* CFG_DEBUG_TRACE */
}
 8007fcc:	bf00      	nop
 8007fce:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007fd8:	b002      	add	sp, #8
 8007fda:	4770      	bx	lr
 8007fdc:	08014778 	.word	0x08014778

08007fe0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	af00      	add	r7, sp, #0
  return 1;
 8007fe4:	2301      	movs	r3, #1
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr

08007ff0 <_kill>:

int _kill(int pid, int sig)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b082      	sub	sp, #8
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007ffa:	f00b fc5d 	bl	80138b8 <__errno>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2216      	movs	r2, #22
 8008002:	601a      	str	r2, [r3, #0]
  return -1;
 8008004:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008008:	4618      	mov	r0, r3
 800800a:	3708      	adds	r7, #8
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <_exit>:

void _exit (int status)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b082      	sub	sp, #8
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8008018:	f04f 31ff 	mov.w	r1, #4294967295
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f7ff ffe7 	bl	8007ff0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8008022:	bf00      	nop
 8008024:	e7fd      	b.n	8008022 <_exit+0x12>

08008026 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008026:	b580      	push	{r7, lr}
 8008028:	b086      	sub	sp, #24
 800802a:	af00      	add	r7, sp, #0
 800802c:	60f8      	str	r0, [r7, #12]
 800802e:	60b9      	str	r1, [r7, #8]
 8008030:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008032:	2300      	movs	r3, #0
 8008034:	617b      	str	r3, [r7, #20]
 8008036:	e00a      	b.n	800804e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8008038:	f3af 8000 	nop.w
 800803c:	4601      	mov	r1, r0
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	1c5a      	adds	r2, r3, #1
 8008042:	60ba      	str	r2, [r7, #8]
 8008044:	b2ca      	uxtb	r2, r1
 8008046:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	3301      	adds	r3, #1
 800804c:	617b      	str	r3, [r7, #20]
 800804e:	697a      	ldr	r2, [r7, #20]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	429a      	cmp	r2, r3
 8008054:	dbf0      	blt.n	8008038 <_read+0x12>
  }

  return len;
 8008056:	687b      	ldr	r3, [r7, #4]
}
 8008058:	4618      	mov	r0, r3
 800805a:	3718      	adds	r7, #24
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <_close>:
  }
  return len;
}

int _close(int file)
{
 8008060:	b480      	push	{r7}
 8008062:	b083      	sub	sp, #12
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8008068:	f04f 33ff 	mov.w	r3, #4294967295
}
 800806c:	4618      	mov	r0, r3
 800806e:	370c      	adds	r7, #12
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
 8008080:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008088:	605a      	str	r2, [r3, #4]
  return 0;
 800808a:	2300      	movs	r3, #0
}
 800808c:	4618      	mov	r0, r3
 800808e:	370c      	adds	r7, #12
 8008090:	46bd      	mov	sp, r7
 8008092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008096:	4770      	bx	lr

08008098 <_isatty>:

int _isatty(int file)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80080a0:	2301      	movs	r3, #1
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	370c      	adds	r7, #12
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr

080080ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80080ae:	b480      	push	{r7}
 80080b0:	b085      	sub	sp, #20
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	60f8      	str	r0, [r7, #12]
 80080b6:	60b9      	str	r1, [r7, #8]
 80080b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80080ba:	2300      	movs	r3, #0
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3714      	adds	r7, #20
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b086      	sub	sp, #24
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80080d0:	4a14      	ldr	r2, [pc, #80]	@ (8008124 <_sbrk+0x5c>)
 80080d2:	4b15      	ldr	r3, [pc, #84]	@ (8008128 <_sbrk+0x60>)
 80080d4:	1ad3      	subs	r3, r2, r3
 80080d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80080dc:	4b13      	ldr	r3, [pc, #76]	@ (800812c <_sbrk+0x64>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d102      	bne.n	80080ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80080e4:	4b11      	ldr	r3, [pc, #68]	@ (800812c <_sbrk+0x64>)
 80080e6:	4a12      	ldr	r2, [pc, #72]	@ (8008130 <_sbrk+0x68>)
 80080e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80080ea:	4b10      	ldr	r3, [pc, #64]	@ (800812c <_sbrk+0x64>)
 80080ec:	681a      	ldr	r2, [r3, #0]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	4413      	add	r3, r2
 80080f2:	693a      	ldr	r2, [r7, #16]
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d207      	bcs.n	8008108 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80080f8:	f00b fbde 	bl	80138b8 <__errno>
 80080fc:	4603      	mov	r3, r0
 80080fe:	220c      	movs	r2, #12
 8008100:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008102:	f04f 33ff 	mov.w	r3, #4294967295
 8008106:	e009      	b.n	800811c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008108:	4b08      	ldr	r3, [pc, #32]	@ (800812c <_sbrk+0x64>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800810e:	4b07      	ldr	r3, [pc, #28]	@ (800812c <_sbrk+0x64>)
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	4413      	add	r3, r2
 8008116:	4a05      	ldr	r2, [pc, #20]	@ (800812c <_sbrk+0x64>)
 8008118:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800811a:	68fb      	ldr	r3, [r7, #12]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3718      	adds	r7, #24
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}
 8008124:	20030000 	.word	0x20030000
 8008128:	00000400 	.word	0x00000400
 800812c:	20000364 	.word	0x20000364
 8008130:	20001808 	.word	0x20001808

08008134 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008134:	b480      	push	{r7}
 8008136:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8008138:	4b24      	ldr	r3, [pc, #144]	@ (80081cc <SystemInit+0x98>)
 800813a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800813e:	4a23      	ldr	r2, [pc, #140]	@ (80081cc <SystemInit+0x98>)
 8008140:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008144:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8008148:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008152:	f043 0301 	orr.w	r3, r3, #1
 8008156:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8008158:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800815c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8008160:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8008162:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800816c:	4b18      	ldr	r3, [pc, #96]	@ (80081d0 <SystemInit+0x9c>)
 800816e:	4013      	ands	r3, r2
 8008170:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8008172:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008176:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800817a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800817e:	f023 0305 	bic.w	r3, r3, #5
 8008182:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8008186:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800818a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800818e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008192:	f023 0301 	bic.w	r3, r3, #1
 8008196:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800819a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800819e:	4a0d      	ldr	r2, [pc, #52]	@ (80081d4 <SystemInit+0xa0>)
 80081a0:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80081a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081a6:	4a0b      	ldr	r2, [pc, #44]	@ (80081d4 <SystemInit+0xa0>)
 80081a8:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80081aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80081b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80081b8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80081ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081be:	2200      	movs	r2, #0
 80081c0:	619a      	str	r2, [r3, #24]
}
 80081c2:	bf00      	nop
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr
 80081cc:	e000ed00 	.word	0xe000ed00
 80081d0:	faf6fefb 	.word	0xfaf6fefb
 80081d4:	22041000 	.word	0x22041000

080081d8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80081d8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80081da:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80081dc:	3304      	adds	r3, #4

080081de <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80081de:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80081e0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80081e2:	d3f9      	bcc.n	80081d8 <CopyDataInit>
  bx lr
 80081e4:	4770      	bx	lr

080081e6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80081e6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80081e8:	3004      	adds	r0, #4

080081ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80081ea:	4288      	cmp	r0, r1
  bcc FillZerobss
 80081ec:	d3fb      	bcc.n	80081e6 <FillZerobss>
  bx lr
 80081ee:	4770      	bx	lr

080081f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80081f0:	480c      	ldr	r0, [pc, #48]	@ (8008224 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80081f2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80081f4:	f7ff ff9e 	bl	8008134 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80081f8:	480b      	ldr	r0, [pc, #44]	@ (8008228 <LoopForever+0x6>)
 80081fa:	490c      	ldr	r1, [pc, #48]	@ (800822c <LoopForever+0xa>)
 80081fc:	4a0c      	ldr	r2, [pc, #48]	@ (8008230 <LoopForever+0xe>)
 80081fe:	2300      	movs	r3, #0
 8008200:	f7ff ffed 	bl	80081de <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8008204:	480b      	ldr	r0, [pc, #44]	@ (8008234 <LoopForever+0x12>)
 8008206:	490c      	ldr	r1, [pc, #48]	@ (8008238 <LoopForever+0x16>)
 8008208:	4a0c      	ldr	r2, [pc, #48]	@ (800823c <LoopForever+0x1a>)
 800820a:	2300      	movs	r3, #0
 800820c:	f7ff ffe7 	bl	80081de <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8008210:	480b      	ldr	r0, [pc, #44]	@ (8008240 <LoopForever+0x1e>)
 8008212:	490c      	ldr	r1, [pc, #48]	@ (8008244 <LoopForever+0x22>)
 8008214:	2300      	movs	r3, #0
 8008216:	f7ff ffe8 	bl	80081ea <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800821a:	f00b fb53 	bl	80138c4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800821e:	f7ff f929 	bl	8007474 <main>

08008222 <LoopForever>:

LoopForever:
  b LoopForever
 8008222:	e7fe      	b.n	8008222 <LoopForever>
  ldr   r0, =_estack
 8008224:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8008228:	20000008 	.word	0x20000008
 800822c:	2000008c 	.word	0x2000008c
 8008230:	08015008 	.word	0x08015008
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8008234:	200300e4 	.word	0x200300e4
 8008238:	20030b5a 	.word	0x20030b5a
 800823c:	0801509d 	.word	0x0801509d
  INIT_BSS _sbss, _ebss
 8008240:	200000a0 	.word	0x200000a0
 8008244:	20001804 	.word	0x20001804

08008248 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008248:	e7fe      	b.n	8008248 <ADC1_IRQHandler>
	...

0800824c <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 800824c:	b480      	push	{r7}
 800824e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8008250:	4b05      	ldr	r3, [pc, #20]	@ (8008268 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	4a04      	ldr	r2, [pc, #16]	@ (8008268 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8008256:	f043 0301 	orr.w	r3, r3, #1
 800825a:	6053      	str	r3, [r2, #4]
}
 800825c:	bf00      	nop
 800825e:	46bd      	mov	sp, r7
 8008260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	e0042000 	.word	0xe0042000

0800826c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008272:	2300      	movs	r3, #0
 8008274:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008276:	4b0c      	ldr	r3, [pc, #48]	@ (80082a8 <HAL_Init+0x3c>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a0b      	ldr	r2, [pc, #44]	@ (80082a8 <HAL_Init+0x3c>)
 800827c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008280:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008282:	2003      	movs	r0, #3
 8008284:	f000 f98a 	bl	800859c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008288:	2000      	movs	r0, #0
 800828a:	f000 f80f 	bl	80082ac <HAL_InitTick>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d002      	beq.n	800829a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8008294:	2301      	movs	r3, #1
 8008296:	71fb      	strb	r3, [r7, #7]
 8008298:	e001      	b.n	800829e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800829a:	f7ff fb8d 	bl	80079b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800829e:	79fb      	ldrb	r3, [r7, #7]
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3708      	adds	r7, #8
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	58004000 	.word	0x58004000

080082ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b084      	sub	sp, #16
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80082b4:	2300      	movs	r3, #0
 80082b6:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80082b8:	4b17      	ldr	r3, [pc, #92]	@ (8008318 <HAL_InitTick+0x6c>)
 80082ba:	781b      	ldrb	r3, [r3, #0]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d024      	beq.n	800830a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80082c0:	f002 fdb0 	bl	800ae24 <HAL_RCC_GetHCLKFreq>
 80082c4:	4602      	mov	r2, r0
 80082c6:	4b14      	ldr	r3, [pc, #80]	@ (8008318 <HAL_InitTick+0x6c>)
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	4619      	mov	r1, r3
 80082cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80082d0:	fbb3 f3f1 	udiv	r3, r3, r1
 80082d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80082d8:	4618      	mov	r0, r3
 80082da:	f000 f992 	bl	8008602 <HAL_SYSTICK_Config>
 80082de:	4603      	mov	r3, r0
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d10f      	bne.n	8008304 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2b0f      	cmp	r3, #15
 80082e8:	d809      	bhi.n	80082fe <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80082ea:	2200      	movs	r2, #0
 80082ec:	6879      	ldr	r1, [r7, #4]
 80082ee:	f04f 30ff 	mov.w	r0, #4294967295
 80082f2:	f000 f95e 	bl	80085b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80082f6:	4a09      	ldr	r2, [pc, #36]	@ (800831c <HAL_InitTick+0x70>)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6013      	str	r3, [r2, #0]
 80082fc:	e007      	b.n	800830e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80082fe:	2301      	movs	r3, #1
 8008300:	73fb      	strb	r3, [r7, #15]
 8008302:	e004      	b.n	800830e <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8008304:	2301      	movs	r3, #1
 8008306:	73fb      	strb	r3, [r7, #15]
 8008308:	e001      	b.n	800830e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800830e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008310:	4618      	mov	r0, r3
 8008312:	3710      	adds	r7, #16
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}
 8008318:	20000014 	.word	0x20000014
 800831c:	20000010 	.word	0x20000010

08008320 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008320:	b480      	push	{r7}
 8008322:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008324:	4b06      	ldr	r3, [pc, #24]	@ (8008340 <HAL_IncTick+0x20>)
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	461a      	mov	r2, r3
 800832a:	4b06      	ldr	r3, [pc, #24]	@ (8008344 <HAL_IncTick+0x24>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4413      	add	r3, r2
 8008330:	4a04      	ldr	r2, [pc, #16]	@ (8008344 <HAL_IncTick+0x24>)
 8008332:	6013      	str	r3, [r2, #0]
}
 8008334:	bf00      	nop
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	20000014 	.word	0x20000014
 8008344:	20000368 	.word	0x20000368

08008348 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008348:	b480      	push	{r7}
 800834a:	af00      	add	r7, sp, #0
  return uwTick;
 800834c:	4b03      	ldr	r3, [pc, #12]	@ (800835c <HAL_GetTick+0x14>)
 800834e:	681b      	ldr	r3, [r3, #0]
}
 8008350:	4618      	mov	r0, r3
 8008352:	46bd      	mov	sp, r7
 8008354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008358:	4770      	bx	lr
 800835a:	bf00      	nop
 800835c:	20000368 	.word	0x20000368

08008360 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8008360:	b480      	push	{r7}
 8008362:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8008364:	4b03      	ldr	r3, [pc, #12]	@ (8008374 <HAL_GetTickPrio+0x14>)
 8008366:	681b      	ldr	r3, [r3, #0]
}
 8008368:	4618      	mov	r0, r3
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	20000010 	.word	0x20000010

08008378 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 800837c:	f7ff ff66 	bl	800824c <LL_DBGMCU_EnableDBGSleepMode>
}
 8008380:	bf00      	nop
 8008382:	bd80      	pop	{r7, pc}

08008384 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008384:	b480      	push	{r7}
 8008386:	b085      	sub	sp, #20
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f003 0307 	and.w	r3, r3, #7
 8008392:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008394:	4b0c      	ldr	r3, [pc, #48]	@ (80083c8 <__NVIC_SetPriorityGrouping+0x44>)
 8008396:	68db      	ldr	r3, [r3, #12]
 8008398:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800839a:	68ba      	ldr	r2, [r7, #8]
 800839c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80083a0:	4013      	ands	r3, r2
 80083a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80083ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80083b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80083b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80083b6:	4a04      	ldr	r2, [pc, #16]	@ (80083c8 <__NVIC_SetPriorityGrouping+0x44>)
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	60d3      	str	r3, [r2, #12]
}
 80083bc:	bf00      	nop
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr
 80083c8:	e000ed00 	.word	0xe000ed00

080083cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80083cc:	b480      	push	{r7}
 80083ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80083d0:	4b04      	ldr	r3, [pc, #16]	@ (80083e4 <__NVIC_GetPriorityGrouping+0x18>)
 80083d2:	68db      	ldr	r3, [r3, #12]
 80083d4:	0a1b      	lsrs	r3, r3, #8
 80083d6:	f003 0307 	and.w	r3, r3, #7
}
 80083da:	4618      	mov	r0, r3
 80083dc:	46bd      	mov	sp, r7
 80083de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e2:	4770      	bx	lr
 80083e4:	e000ed00 	.word	0xe000ed00

080083e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b083      	sub	sp, #12
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	4603      	mov	r3, r0
 80083f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80083f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	db0b      	blt.n	8008412 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80083fa:	79fb      	ldrb	r3, [r7, #7]
 80083fc:	f003 021f 	and.w	r2, r3, #31
 8008400:	4907      	ldr	r1, [pc, #28]	@ (8008420 <__NVIC_EnableIRQ+0x38>)
 8008402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008406:	095b      	lsrs	r3, r3, #5
 8008408:	2001      	movs	r0, #1
 800840a:	fa00 f202 	lsl.w	r2, r0, r2
 800840e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008412:	bf00      	nop
 8008414:	370c      	adds	r7, #12
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr
 800841e:	bf00      	nop
 8008420:	e000e100 	.word	0xe000e100

08008424 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	4603      	mov	r3, r0
 800842c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800842e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008432:	2b00      	cmp	r3, #0
 8008434:	db0c      	blt.n	8008450 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008436:	79fb      	ldrb	r3, [r7, #7]
 8008438:	f003 021f 	and.w	r2, r3, #31
 800843c:	4907      	ldr	r1, [pc, #28]	@ (800845c <__NVIC_SetPendingIRQ+0x38>)
 800843e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008442:	095b      	lsrs	r3, r3, #5
 8008444:	2001      	movs	r0, #1
 8008446:	fa00 f202 	lsl.w	r2, r0, r2
 800844a:	3340      	adds	r3, #64	@ 0x40
 800844c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008450:	bf00      	nop
 8008452:	370c      	adds	r7, #12
 8008454:	46bd      	mov	sp, r7
 8008456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845a:	4770      	bx	lr
 800845c:	e000e100 	.word	0xe000e100

08008460 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8008460:	b480      	push	{r7}
 8008462:	b083      	sub	sp, #12
 8008464:	af00      	add	r7, sp, #0
 8008466:	4603      	mov	r3, r0
 8008468:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800846a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800846e:	2b00      	cmp	r3, #0
 8008470:	db0c      	blt.n	800848c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008472:	79fb      	ldrb	r3, [r7, #7]
 8008474:	f003 021f 	and.w	r2, r3, #31
 8008478:	4907      	ldr	r1, [pc, #28]	@ (8008498 <__NVIC_ClearPendingIRQ+0x38>)
 800847a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800847e:	095b      	lsrs	r3, r3, #5
 8008480:	2001      	movs	r0, #1
 8008482:	fa00 f202 	lsl.w	r2, r0, r2
 8008486:	3360      	adds	r3, #96	@ 0x60
 8008488:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800848c:	bf00      	nop
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr
 8008498:	e000e100 	.word	0xe000e100

0800849c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800849c:	b480      	push	{r7}
 800849e:	b083      	sub	sp, #12
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	4603      	mov	r3, r0
 80084a4:	6039      	str	r1, [r7, #0]
 80084a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80084a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	db0a      	blt.n	80084c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	b2da      	uxtb	r2, r3
 80084b4:	490c      	ldr	r1, [pc, #48]	@ (80084e8 <__NVIC_SetPriority+0x4c>)
 80084b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084ba:	0112      	lsls	r2, r2, #4
 80084bc:	b2d2      	uxtb	r2, r2
 80084be:	440b      	add	r3, r1
 80084c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80084c4:	e00a      	b.n	80084dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	b2da      	uxtb	r2, r3
 80084ca:	4908      	ldr	r1, [pc, #32]	@ (80084ec <__NVIC_SetPriority+0x50>)
 80084cc:	79fb      	ldrb	r3, [r7, #7]
 80084ce:	f003 030f 	and.w	r3, r3, #15
 80084d2:	3b04      	subs	r3, #4
 80084d4:	0112      	lsls	r2, r2, #4
 80084d6:	b2d2      	uxtb	r2, r2
 80084d8:	440b      	add	r3, r1
 80084da:	761a      	strb	r2, [r3, #24]
}
 80084dc:	bf00      	nop
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr
 80084e8:	e000e100 	.word	0xe000e100
 80084ec:	e000ed00 	.word	0xe000ed00

080084f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b089      	sub	sp, #36	@ 0x24
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	60f8      	str	r0, [r7, #12]
 80084f8:	60b9      	str	r1, [r7, #8]
 80084fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f003 0307 	and.w	r3, r3, #7
 8008502:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008504:	69fb      	ldr	r3, [r7, #28]
 8008506:	f1c3 0307 	rsb	r3, r3, #7
 800850a:	2b04      	cmp	r3, #4
 800850c:	bf28      	it	cs
 800850e:	2304      	movcs	r3, #4
 8008510:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008512:	69fb      	ldr	r3, [r7, #28]
 8008514:	3304      	adds	r3, #4
 8008516:	2b06      	cmp	r3, #6
 8008518:	d902      	bls.n	8008520 <NVIC_EncodePriority+0x30>
 800851a:	69fb      	ldr	r3, [r7, #28]
 800851c:	3b03      	subs	r3, #3
 800851e:	e000      	b.n	8008522 <NVIC_EncodePriority+0x32>
 8008520:	2300      	movs	r3, #0
 8008522:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008524:	f04f 32ff 	mov.w	r2, #4294967295
 8008528:	69bb      	ldr	r3, [r7, #24]
 800852a:	fa02 f303 	lsl.w	r3, r2, r3
 800852e:	43da      	mvns	r2, r3
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	401a      	ands	r2, r3
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008538:	f04f 31ff 	mov.w	r1, #4294967295
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	fa01 f303 	lsl.w	r3, r1, r3
 8008542:	43d9      	mvns	r1, r3
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008548:	4313      	orrs	r3, r2
         );
}
 800854a:	4618      	mov	r0, r3
 800854c:	3724      	adds	r7, #36	@ 0x24
 800854e:	46bd      	mov	sp, r7
 8008550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008554:	4770      	bx	lr
	...

08008558 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b082      	sub	sp, #8
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	3b01      	subs	r3, #1
 8008564:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008568:	d301      	bcc.n	800856e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800856a:	2301      	movs	r3, #1
 800856c:	e00f      	b.n	800858e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800856e:	4a0a      	ldr	r2, [pc, #40]	@ (8008598 <SysTick_Config+0x40>)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	3b01      	subs	r3, #1
 8008574:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008576:	210f      	movs	r1, #15
 8008578:	f04f 30ff 	mov.w	r0, #4294967295
 800857c:	f7ff ff8e 	bl	800849c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008580:	4b05      	ldr	r3, [pc, #20]	@ (8008598 <SysTick_Config+0x40>)
 8008582:	2200      	movs	r2, #0
 8008584:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008586:	4b04      	ldr	r3, [pc, #16]	@ (8008598 <SysTick_Config+0x40>)
 8008588:	2207      	movs	r2, #7
 800858a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3708      	adds	r7, #8
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
 8008596:	bf00      	nop
 8008598:	e000e010 	.word	0xe000e010

0800859c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b082      	sub	sp, #8
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f7ff feed 	bl	8008384 <__NVIC_SetPriorityGrouping>
}
 80085aa:	bf00      	nop
 80085ac:	3708      	adds	r7, #8
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}

080085b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b086      	sub	sp, #24
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	4603      	mov	r3, r0
 80085ba:	60b9      	str	r1, [r7, #8]
 80085bc:	607a      	str	r2, [r7, #4]
 80085be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80085c0:	f7ff ff04 	bl	80083cc <__NVIC_GetPriorityGrouping>
 80085c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	68b9      	ldr	r1, [r7, #8]
 80085ca:	6978      	ldr	r0, [r7, #20]
 80085cc:	f7ff ff90 	bl	80084f0 <NVIC_EncodePriority>
 80085d0:	4602      	mov	r2, r0
 80085d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085d6:	4611      	mov	r1, r2
 80085d8:	4618      	mov	r0, r3
 80085da:	f7ff ff5f 	bl	800849c <__NVIC_SetPriority>
}
 80085de:	bf00      	nop
 80085e0:	3718      	adds	r7, #24
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}

080085e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80085e6:	b580      	push	{r7, lr}
 80085e8:	b082      	sub	sp, #8
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	4603      	mov	r3, r0
 80085ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80085f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085f4:	4618      	mov	r0, r3
 80085f6:	f7ff fef7 	bl	80083e8 <__NVIC_EnableIRQ>
}
 80085fa:	bf00      	nop
 80085fc:	3708      	adds	r7, #8
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}

08008602 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008602:	b580      	push	{r7, lr}
 8008604:	b082      	sub	sp, #8
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f7ff ffa4 	bl	8008558 <SysTick_Config>
 8008610:	4603      	mov	r3, r0
}
 8008612:	4618      	mov	r0, r3
 8008614:	3708      	adds	r7, #8
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}

0800861a <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800861a:	b580      	push	{r7, lr}
 800861c:	b082      	sub	sp, #8
 800861e:	af00      	add	r7, sp, #0
 8008620:	4603      	mov	r3, r0
 8008622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8008624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008628:	4618      	mov	r0, r3
 800862a:	f7ff fefb 	bl	8008424 <__NVIC_SetPendingIRQ>
}
 800862e:	bf00      	nop
 8008630:	3708      	adds	r7, #8
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}

08008636 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8008636:	b580      	push	{r7, lr}
 8008638:	b082      	sub	sp, #8
 800863a:	af00      	add	r7, sp, #0
 800863c:	4603      	mov	r3, r0
 800863e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8008640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008644:	4618      	mov	r0, r3
 8008646:	f7ff ff0b 	bl	8008460 <__NVIC_ClearPendingIRQ>
}
 800864a:	bf00      	nop
 800864c:	3708      	adds	r7, #8
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}
	...

08008654 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b084      	sub	sp, #16
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d101      	bne.n	8008666 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e08e      	b.n	8008784 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	461a      	mov	r2, r3
 800866c:	4b47      	ldr	r3, [pc, #284]	@ (800878c <HAL_DMA_Init+0x138>)
 800866e:	429a      	cmp	r2, r3
 8008670:	d80f      	bhi.n	8008692 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	461a      	mov	r2, r3
 8008678:	4b45      	ldr	r3, [pc, #276]	@ (8008790 <HAL_DMA_Init+0x13c>)
 800867a:	4413      	add	r3, r2
 800867c:	4a45      	ldr	r2, [pc, #276]	@ (8008794 <HAL_DMA_Init+0x140>)
 800867e:	fba2 2303 	umull	r2, r3, r2, r3
 8008682:	091b      	lsrs	r3, r3, #4
 8008684:	009a      	lsls	r2, r3, #2
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a42      	ldr	r2, [pc, #264]	@ (8008798 <HAL_DMA_Init+0x144>)
 800868e:	641a      	str	r2, [r3, #64]	@ 0x40
 8008690:	e00e      	b.n	80086b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	461a      	mov	r2, r3
 8008698:	4b40      	ldr	r3, [pc, #256]	@ (800879c <HAL_DMA_Init+0x148>)
 800869a:	4413      	add	r3, r2
 800869c:	4a3d      	ldr	r2, [pc, #244]	@ (8008794 <HAL_DMA_Init+0x140>)
 800869e:	fba2 2303 	umull	r2, r3, r2, r3
 80086a2:	091b      	lsrs	r3, r3, #4
 80086a4:	009a      	lsls	r2, r3, #2
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4a3c      	ldr	r2, [pc, #240]	@ (80087a0 <HAL_DMA_Init+0x14c>)
 80086ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2202      	movs	r2, #2
 80086b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80086c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80086d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	691b      	ldr	r3, [r3, #16]
 80086da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80086e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	699b      	ldr	r3, [r3, #24]
 80086e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80086ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6a1b      	ldr	r3, [r3, #32]
 80086f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80086f4:	68fa      	ldr	r2, [r7, #12]
 80086f6:	4313      	orrs	r3, r2
 80086f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 fa74 	bl	8008bf0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008710:	d102      	bne.n	8008718 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2200      	movs	r2, #0
 8008716:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008720:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8008724:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800872a:	687a      	ldr	r2, [r7, #4]
 800872c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800872e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d010      	beq.n	800875a <HAL_DMA_Init+0x106>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	685b      	ldr	r3, [r3, #4]
 800873c:	2b04      	cmp	r3, #4
 800873e:	d80c      	bhi.n	800875a <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f000 fa93 	bl	8008c6c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800874a:	2200      	movs	r2, #0
 800874c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008756:	605a      	str	r2, [r3, #4]
 8008758:	e008      	b.n	800876c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2200      	movs	r2, #0
 800875e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2200      	movs	r2, #0
 8008770:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2201      	movs	r2, #1
 8008776:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2200      	movs	r2, #0
 800877e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008782:	2300      	movs	r3, #0
}
 8008784:	4618      	mov	r0, r3
 8008786:	3710      	adds	r7, #16
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}
 800878c:	40020407 	.word	0x40020407
 8008790:	bffdfff8 	.word	0xbffdfff8
 8008794:	cccccccd 	.word	0xcccccccd
 8008798:	40020000 	.word	0x40020000
 800879c:	bffdfbf8 	.word	0xbffdfbf8
 80087a0:	40020400 	.word	0x40020400

080087a4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b086      	sub	sp, #24
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	60b9      	str	r1, [r7, #8]
 80087ae:	607a      	str	r2, [r7, #4]
 80087b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087b2:	2300      	movs	r3, #0
 80087b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80087bc:	2b01      	cmp	r3, #1
 80087be:	d101      	bne.n	80087c4 <HAL_DMA_Start_IT+0x20>
 80087c0:	2302      	movs	r3, #2
 80087c2:	e066      	b.n	8008892 <HAL_DMA_Start_IT+0xee>
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d155      	bne.n	8008884 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2202      	movs	r2, #2
 80087dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2200      	movs	r2, #0
 80087e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f022 0201 	bic.w	r2, r2, #1
 80087f4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	687a      	ldr	r2, [r7, #4]
 80087fa:	68b9      	ldr	r1, [r7, #8]
 80087fc:	68f8      	ldr	r0, [r7, #12]
 80087fe:	f000 f9b9 	bl	8008b74 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008806:	2b00      	cmp	r3, #0
 8008808:	d008      	beq.n	800881c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f042 020e 	orr.w	r2, r2, #14
 8008818:	601a      	str	r2, [r3, #0]
 800881a:	e00f      	b.n	800883c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f022 0204 	bic.w	r2, r2, #4
 800882a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f042 020a 	orr.w	r2, r2, #10
 800883a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008846:	2b00      	cmp	r3, #0
 8008848:	d007      	beq.n	800885a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008854:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008858:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800885e:	2b00      	cmp	r3, #0
 8008860:	d007      	beq.n	8008872 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800886c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008870:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	681a      	ldr	r2, [r3, #0]
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f042 0201 	orr.w	r2, r2, #1
 8008880:	601a      	str	r2, [r3, #0]
 8008882:	e005      	b.n	8008890 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2200      	movs	r2, #0
 8008888:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800888c:	2302      	movs	r3, #2
 800888e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008890:	7dfb      	ldrb	r3, [r7, #23]
}
 8008892:	4618      	mov	r0, r3
 8008894:	3718      	adds	r7, #24
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}

0800889a <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800889a:	b480      	push	{r7}
 800889c:	b083      	sub	sp, #12
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d101      	bne.n	80088ac <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80088a8:	2301      	movs	r3, #1
 80088aa:	e04f      	b.n	800894c <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	2b02      	cmp	r3, #2
 80088b6:	d008      	beq.n	80088ca <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2204      	movs	r2, #4
 80088bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2200      	movs	r2, #0
 80088c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80088c6:	2301      	movs	r3, #1
 80088c8:	e040      	b.n	800894c <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f022 020e 	bic.w	r2, r2, #14
 80088d8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088de:	681a      	ldr	r2, [r3, #0]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80088e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	681a      	ldr	r2, [r3, #0]
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f022 0201 	bic.w	r2, r2, #1
 80088f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088fe:	f003 021c 	and.w	r2, r3, #28
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008906:	2101      	movs	r1, #1
 8008908:	fa01 f202 	lsl.w	r2, r1, r2
 800890c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008916:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800891c:	2b00      	cmp	r3, #0
 800891e:	d00c      	beq.n	800893a <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008924:	681a      	ldr	r2, [r3, #0]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800892a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800892e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008938:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2201      	movs	r2, #1
 800893e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800894a:	2300      	movs	r3, #0
}
 800894c:	4618      	mov	r0, r3
 800894e:	370c      	adds	r7, #12
 8008950:	46bd      	mov	sp, r7
 8008952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008956:	4770      	bx	lr

08008958 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b084      	sub	sp, #16
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008960:	2300      	movs	r3, #0
 8008962:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800896a:	b2db      	uxtb	r3, r3
 800896c:	2b02      	cmp	r3, #2
 800896e:	d005      	beq.n	800897c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2204      	movs	r2, #4
 8008974:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	73fb      	strb	r3, [r7, #15]
 800897a:	e047      	b.n	8008a0c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f022 020e 	bic.w	r2, r2, #14
 800898a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	681a      	ldr	r2, [r3, #0]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f022 0201 	bic.w	r2, r2, #1
 800899a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089b0:	f003 021c 	and.w	r2, r3, #28
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089b8:	2101      	movs	r1, #1
 80089ba:	fa01 f202 	lsl.w	r2, r1, r2
 80089be:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80089c8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d00c      	beq.n	80089ec <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089d6:	681a      	ldr	r2, [r3, #0]
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089e0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80089ea:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2201      	movs	r2, #1
 80089f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2200      	movs	r2, #0
 80089f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d003      	beq.n	8008a0c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	4798      	blx	r3
    }
  }
  return status;
 8008a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3710      	adds	r7, #16
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}

08008a16 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008a16:	b580      	push	{r7, lr}
 8008a18:	b084      	sub	sp, #16
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a32:	f003 031c 	and.w	r3, r3, #28
 8008a36:	2204      	movs	r2, #4
 8008a38:	409a      	lsls	r2, r3
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d026      	beq.n	8008a90 <HAL_DMA_IRQHandler+0x7a>
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	f003 0304 	and.w	r3, r3, #4
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d021      	beq.n	8008a90 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f003 0320 	and.w	r3, r3, #32
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d107      	bne.n	8008a6a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	681a      	ldr	r2, [r3, #0]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f022 0204 	bic.w	r2, r2, #4
 8008a68:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a6e:	f003 021c 	and.w	r2, r3, #28
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a76:	2104      	movs	r1, #4
 8008a78:	fa01 f202 	lsl.w	r2, r1, r2
 8008a7c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d071      	beq.n	8008b6a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008a8e:	e06c      	b.n	8008b6a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a94:	f003 031c 	and.w	r3, r3, #28
 8008a98:	2202      	movs	r2, #2
 8008a9a:	409a      	lsls	r2, r3
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d02e      	beq.n	8008b02 <HAL_DMA_IRQHandler+0xec>
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	f003 0302 	and.w	r3, r3, #2
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d029      	beq.n	8008b02 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f003 0320 	and.w	r3, r3, #32
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d10b      	bne.n	8008ad4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	681a      	ldr	r2, [r3, #0]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f022 020a 	bic.w	r2, r2, #10
 8008aca:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ad8:	f003 021c 	and.w	r2, r3, #28
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ae0:	2102      	movs	r1, #2
 8008ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8008ae6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d038      	beq.n	8008b6a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008b00:	e033      	b.n	8008b6a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b06:	f003 031c 	and.w	r3, r3, #28
 8008b0a:	2208      	movs	r2, #8
 8008b0c:	409a      	lsls	r2, r3
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	4013      	ands	r3, r2
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d02a      	beq.n	8008b6c <HAL_DMA_IRQHandler+0x156>
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	f003 0308 	and.w	r3, r3, #8
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d025      	beq.n	8008b6c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f022 020e 	bic.w	r2, r2, #14
 8008b2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b34:	f003 021c 	and.w	r2, r3, #28
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b3c:	2101      	movs	r1, #1
 8008b3e:	fa01 f202 	lsl.w	r2, r1, r2
 8008b42:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2201      	movs	r2, #1
 8008b48:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2200      	movs	r2, #0
 8008b56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d004      	beq.n	8008b6c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008b6a:	bf00      	nop
 8008b6c:	bf00      	nop
}
 8008b6e:	3710      	adds	r7, #16
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	60f8      	str	r0, [r7, #12]
 8008b7c:	60b9      	str	r1, [r7, #8]
 8008b7e:	607a      	str	r2, [r7, #4]
 8008b80:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b86:	68fa      	ldr	r2, [r7, #12]
 8008b88:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008b8a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d004      	beq.n	8008b9e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b98:	68fa      	ldr	r2, [r7, #12]
 8008b9a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008b9c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ba2:	f003 021c 	and.w	r2, r3, #28
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008baa:	2101      	movs	r1, #1
 8008bac:	fa01 f202 	lsl.w	r2, r1, r2
 8008bb0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	683a      	ldr	r2, [r7, #0]
 8008bb8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	689b      	ldr	r3, [r3, #8]
 8008bbe:	2b10      	cmp	r3, #16
 8008bc0:	d108      	bne.n	8008bd4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	687a      	ldr	r2, [r7, #4]
 8008bc8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	68ba      	ldr	r2, [r7, #8]
 8008bd0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008bd2:	e007      	b.n	8008be4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	68ba      	ldr	r2, [r7, #8]
 8008bda:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	60da      	str	r2, [r3, #12]
}
 8008be4:	bf00      	nop
 8008be6:	3714      	adds	r7, #20
 8008be8:	46bd      	mov	sp, r7
 8008bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bee:	4770      	bx	lr

08008bf0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b085      	sub	sp, #20
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	4b17      	ldr	r3, [pc, #92]	@ (8008c5c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d80a      	bhi.n	8008c1a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c08:	089b      	lsrs	r3, r3, #2
 8008c0a:	009b      	lsls	r3, r3, #2
 8008c0c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008c10:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8008c14:	687a      	ldr	r2, [r7, #4]
 8008c16:	6493      	str	r3, [r2, #72]	@ 0x48
 8008c18:	e007      	b.n	8008c2a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c1e:	089b      	lsrs	r3, r3, #2
 8008c20:	009a      	lsls	r2, r3, #2
 8008c22:	4b0f      	ldr	r3, [pc, #60]	@ (8008c60 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008c24:	4413      	add	r3, r2
 8008c26:	687a      	ldr	r2, [r7, #4]
 8008c28:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	3b08      	subs	r3, #8
 8008c32:	4a0c      	ldr	r2, [pc, #48]	@ (8008c64 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008c34:	fba2 2303 	umull	r2, r3, r2, r3
 8008c38:	091b      	lsrs	r3, r3, #4
 8008c3a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8008c68 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008c40:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	f003 031f 	and.w	r3, r3, #31
 8008c48:	2201      	movs	r2, #1
 8008c4a:	409a      	lsls	r2, r3
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008c50:	bf00      	nop
 8008c52:	3714      	adds	r7, #20
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr
 8008c5c:	40020407 	.word	0x40020407
 8008c60:	4002081c 	.word	0x4002081c
 8008c64:	cccccccd 	.word	0xcccccccd
 8008c68:	40020880 	.word	0x40020880

08008c6c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b085      	sub	sp, #20
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c7c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008c7e:	68fa      	ldr	r2, [r7, #12]
 8008c80:	4b0b      	ldr	r3, [pc, #44]	@ (8008cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008c82:	4413      	add	r3, r2
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	461a      	mov	r2, r3
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	4a09      	ldr	r2, [pc, #36]	@ (8008cb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8008c90:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	3b01      	subs	r3, #1
 8008c96:	f003 0303 	and.w	r3, r3, #3
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	409a      	lsls	r2, r3
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008ca2:	bf00      	nop
 8008ca4:	3714      	adds	r7, #20
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr
 8008cae:	bf00      	nop
 8008cb0:	1000823f 	.word	0x1000823f
 8008cb4:	40020940 	.word	0x40020940

08008cb8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b087      	sub	sp, #28
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008cc6:	e14c      	b.n	8008f62 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	681a      	ldr	r2, [r3, #0]
 8008ccc:	2101      	movs	r1, #1
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8008cd4:	4013      	ands	r3, r2
 8008cd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	f000 813e 	beq.w	8008f5c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	685b      	ldr	r3, [r3, #4]
 8008ce4:	f003 0303 	and.w	r3, r3, #3
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d005      	beq.n	8008cf8 <HAL_GPIO_Init+0x40>
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	f003 0303 	and.w	r3, r3, #3
 8008cf4:	2b02      	cmp	r3, #2
 8008cf6:	d130      	bne.n	8008d5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	005b      	lsls	r3, r3, #1
 8008d02:	2203      	movs	r2, #3
 8008d04:	fa02 f303 	lsl.w	r3, r2, r3
 8008d08:	43db      	mvns	r3, r3
 8008d0a:	693a      	ldr	r2, [r7, #16]
 8008d0c:	4013      	ands	r3, r2
 8008d0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	68da      	ldr	r2, [r3, #12]
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	005b      	lsls	r3, r3, #1
 8008d18:	fa02 f303 	lsl.w	r3, r2, r3
 8008d1c:	693a      	ldr	r2, [r7, #16]
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	693a      	ldr	r2, [r7, #16]
 8008d26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008d2e:	2201      	movs	r2, #1
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	fa02 f303 	lsl.w	r3, r2, r3
 8008d36:	43db      	mvns	r3, r3
 8008d38:	693a      	ldr	r2, [r7, #16]
 8008d3a:	4013      	ands	r3, r2
 8008d3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	091b      	lsrs	r3, r3, #4
 8008d44:	f003 0201 	and.w	r2, r3, #1
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d4e:	693a      	ldr	r2, [r7, #16]
 8008d50:	4313      	orrs	r3, r2
 8008d52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	693a      	ldr	r2, [r7, #16]
 8008d58:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	685b      	ldr	r3, [r3, #4]
 8008d5e:	f003 0303 	and.w	r3, r3, #3
 8008d62:	2b03      	cmp	r3, #3
 8008d64:	d017      	beq.n	8008d96 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	68db      	ldr	r3, [r3, #12]
 8008d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	005b      	lsls	r3, r3, #1
 8008d70:	2203      	movs	r2, #3
 8008d72:	fa02 f303 	lsl.w	r3, r2, r3
 8008d76:	43db      	mvns	r3, r3
 8008d78:	693a      	ldr	r2, [r7, #16]
 8008d7a:	4013      	ands	r3, r2
 8008d7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	689a      	ldr	r2, [r3, #8]
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	005b      	lsls	r3, r3, #1
 8008d86:	fa02 f303 	lsl.w	r3, r2, r3
 8008d8a:	693a      	ldr	r2, [r7, #16]
 8008d8c:	4313      	orrs	r3, r2
 8008d8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	693a      	ldr	r2, [r7, #16]
 8008d94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	f003 0303 	and.w	r3, r3, #3
 8008d9e:	2b02      	cmp	r3, #2
 8008da0:	d123      	bne.n	8008dea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	08da      	lsrs	r2, r3, #3
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	3208      	adds	r2, #8
 8008daa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	f003 0307 	and.w	r3, r3, #7
 8008db6:	009b      	lsls	r3, r3, #2
 8008db8:	220f      	movs	r2, #15
 8008dba:	fa02 f303 	lsl.w	r3, r2, r3
 8008dbe:	43db      	mvns	r3, r3
 8008dc0:	693a      	ldr	r2, [r7, #16]
 8008dc2:	4013      	ands	r3, r2
 8008dc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	691a      	ldr	r2, [r3, #16]
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	f003 0307 	and.w	r3, r3, #7
 8008dd0:	009b      	lsls	r3, r3, #2
 8008dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd6:	693a      	ldr	r2, [r7, #16]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	08da      	lsrs	r2, r3, #3
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	3208      	adds	r2, #8
 8008de4:	6939      	ldr	r1, [r7, #16]
 8008de6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	005b      	lsls	r3, r3, #1
 8008df4:	2203      	movs	r2, #3
 8008df6:	fa02 f303 	lsl.w	r3, r2, r3
 8008dfa:	43db      	mvns	r3, r3
 8008dfc:	693a      	ldr	r2, [r7, #16]
 8008dfe:	4013      	ands	r3, r2
 8008e00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	f003 0203 	and.w	r2, r3, #3
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	005b      	lsls	r3, r3, #1
 8008e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e12:	693a      	ldr	r2, [r7, #16]
 8008e14:	4313      	orrs	r3, r2
 8008e16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	693a      	ldr	r2, [r7, #16]
 8008e1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	f000 8098 	beq.w	8008f5c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8008e2c:	4a54      	ldr	r2, [pc, #336]	@ (8008f80 <HAL_GPIO_Init+0x2c8>)
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	089b      	lsrs	r3, r3, #2
 8008e32:	3302      	adds	r3, #2
 8008e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	f003 0303 	and.w	r3, r3, #3
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	220f      	movs	r2, #15
 8008e44:	fa02 f303 	lsl.w	r3, r2, r3
 8008e48:	43db      	mvns	r3, r3
 8008e4a:	693a      	ldr	r2, [r7, #16]
 8008e4c:	4013      	ands	r3, r2
 8008e4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008e56:	d019      	beq.n	8008e8c <HAL_GPIO_Init+0x1d4>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	4a4a      	ldr	r2, [pc, #296]	@ (8008f84 <HAL_GPIO_Init+0x2cc>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d013      	beq.n	8008e88 <HAL_GPIO_Init+0x1d0>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	4a49      	ldr	r2, [pc, #292]	@ (8008f88 <HAL_GPIO_Init+0x2d0>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d00d      	beq.n	8008e84 <HAL_GPIO_Init+0x1cc>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	4a48      	ldr	r2, [pc, #288]	@ (8008f8c <HAL_GPIO_Init+0x2d4>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d007      	beq.n	8008e80 <HAL_GPIO_Init+0x1c8>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	4a47      	ldr	r2, [pc, #284]	@ (8008f90 <HAL_GPIO_Init+0x2d8>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d101      	bne.n	8008e7c <HAL_GPIO_Init+0x1c4>
 8008e78:	2304      	movs	r3, #4
 8008e7a:	e008      	b.n	8008e8e <HAL_GPIO_Init+0x1d6>
 8008e7c:	2307      	movs	r3, #7
 8008e7e:	e006      	b.n	8008e8e <HAL_GPIO_Init+0x1d6>
 8008e80:	2303      	movs	r3, #3
 8008e82:	e004      	b.n	8008e8e <HAL_GPIO_Init+0x1d6>
 8008e84:	2302      	movs	r3, #2
 8008e86:	e002      	b.n	8008e8e <HAL_GPIO_Init+0x1d6>
 8008e88:	2301      	movs	r3, #1
 8008e8a:	e000      	b.n	8008e8e <HAL_GPIO_Init+0x1d6>
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	697a      	ldr	r2, [r7, #20]
 8008e90:	f002 0203 	and.w	r2, r2, #3
 8008e94:	0092      	lsls	r2, r2, #2
 8008e96:	4093      	lsls	r3, r2
 8008e98:	693a      	ldr	r2, [r7, #16]
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008e9e:	4938      	ldr	r1, [pc, #224]	@ (8008f80 <HAL_GPIO_Init+0x2c8>)
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	089b      	lsrs	r3, r3, #2
 8008ea4:	3302      	adds	r3, #2
 8008ea6:	693a      	ldr	r2, [r7, #16]
 8008ea8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008eac:	4b39      	ldr	r3, [pc, #228]	@ (8008f94 <HAL_GPIO_Init+0x2dc>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	43db      	mvns	r3, r3
 8008eb6:	693a      	ldr	r2, [r7, #16]
 8008eb8:	4013      	ands	r3, r2
 8008eba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d003      	beq.n	8008ed0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8008ec8:	693a      	ldr	r2, [r7, #16]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008ed0:	4a30      	ldr	r2, [pc, #192]	@ (8008f94 <HAL_GPIO_Init+0x2dc>)
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008ed6:	4b2f      	ldr	r3, [pc, #188]	@ (8008f94 <HAL_GPIO_Init+0x2dc>)
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	43db      	mvns	r3, r3
 8008ee0:	693a      	ldr	r2, [r7, #16]
 8008ee2:	4013      	ands	r3, r2
 8008ee4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d003      	beq.n	8008efa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8008ef2:	693a      	ldr	r2, [r7, #16]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008efa:	4a26      	ldr	r2, [pc, #152]	@ (8008f94 <HAL_GPIO_Init+0x2dc>)
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8008f00:	4b24      	ldr	r3, [pc, #144]	@ (8008f94 <HAL_GPIO_Init+0x2dc>)
 8008f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	43db      	mvns	r3, r3
 8008f0c:	693a      	ldr	r2, [r7, #16]
 8008f0e:	4013      	ands	r3, r2
 8008f10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d003      	beq.n	8008f26 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8008f1e:	693a      	ldr	r2, [r7, #16]
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	4313      	orrs	r3, r2
 8008f24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008f26:	4a1b      	ldr	r2, [pc, #108]	@ (8008f94 <HAL_GPIO_Init+0x2dc>)
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8008f2e:	4b19      	ldr	r3, [pc, #100]	@ (8008f94 <HAL_GPIO_Init+0x2dc>)
 8008f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	43db      	mvns	r3, r3
 8008f3a:	693a      	ldr	r2, [r7, #16]
 8008f3c:	4013      	ands	r3, r2
 8008f3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	685b      	ldr	r3, [r3, #4]
 8008f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d003      	beq.n	8008f54 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8008f4c:	693a      	ldr	r2, [r7, #16]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	4313      	orrs	r3, r2
 8008f52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008f54:	4a0f      	ldr	r2, [pc, #60]	@ (8008f94 <HAL_GPIO_Init+0x2dc>)
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	3301      	adds	r3, #1
 8008f60:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	fa22 f303 	lsr.w	r3, r2, r3
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	f47f aeab 	bne.w	8008cc8 <HAL_GPIO_Init+0x10>
  }
}
 8008f72:	bf00      	nop
 8008f74:	bf00      	nop
 8008f76:	371c      	adds	r7, #28
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7e:	4770      	bx	lr
 8008f80:	40010000 	.word	0x40010000
 8008f84:	48000400 	.word	0x48000400
 8008f88:	48000800 	.word	0x48000800
 8008f8c:	48000c00 	.word	0x48000c00
 8008f90:	48001000 	.word	0x48001000
 8008f94:	58000800 	.word	0x58000800

08008f98 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8008f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8008fc8 <HAL_HSEM_IRQHandler+0x30>)
 8008fa0:	68db      	ldr	r3, [r3, #12]
 8008fa2:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8008fa4:	4b08      	ldr	r3, [pc, #32]	@ (8008fc8 <HAL_HSEM_IRQHandler+0x30>)
 8008fa6:	681a      	ldr	r2, [r3, #0]
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	43db      	mvns	r3, r3
 8008fac:	4906      	ldr	r1, [pc, #24]	@ (8008fc8 <HAL_HSEM_IRQHandler+0x30>)
 8008fae:	4013      	ands	r3, r2
 8008fb0:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8008fb2:	4a05      	ldr	r2, [pc, #20]	@ (8008fc8 <HAL_HSEM_IRQHandler+0x30>)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 f807 	bl	8008fcc <HAL_HSEM_FreeCallback>
}
 8008fbe:	bf00      	nop
 8008fc0:	3708      	adds	r7, #8
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	58001500 	.word	0x58001500

08008fcc <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8008fd4:	bf00      	nop
 8008fd6:	370c      	adds	r7, #12
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fde:	4770      	bx	lr

08008fe0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b082      	sub	sp, #8
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d101      	bne.n	8008ff2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	e08d      	b.n	800910e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d106      	bne.n	800900c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009006:	6878      	ldr	r0, [r7, #4]
 8009008:	f7fe fce6 	bl	80079d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2224      	movs	r2, #36	@ 0x24
 8009010:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f022 0201 	bic.w	r2, r2, #1
 8009022:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	685a      	ldr	r2, [r3, #4]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009030:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	689a      	ldr	r2, [r3, #8]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009040:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	68db      	ldr	r3, [r3, #12]
 8009046:	2b01      	cmp	r3, #1
 8009048:	d107      	bne.n	800905a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	689a      	ldr	r2, [r3, #8]
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009056:	609a      	str	r2, [r3, #8]
 8009058:	e006      	b.n	8009068 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	689a      	ldr	r2, [r3, #8]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009066:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	68db      	ldr	r3, [r3, #12]
 800906c:	2b02      	cmp	r3, #2
 800906e:	d108      	bne.n	8009082 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	685a      	ldr	r2, [r3, #4]
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800907e:	605a      	str	r2, [r3, #4]
 8009080:	e007      	b.n	8009092 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	685a      	ldr	r2, [r3, #4]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009090:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	687a      	ldr	r2, [r7, #4]
 800909a:	6812      	ldr	r2, [r2, #0]
 800909c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80090a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80090a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	68da      	ldr	r2, [r3, #12]
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80090b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	691a      	ldr	r2, [r3, #16]
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	695b      	ldr	r3, [r3, #20]
 80090be:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	699b      	ldr	r3, [r3, #24]
 80090c6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	430a      	orrs	r2, r1
 80090ce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	69d9      	ldr	r1, [r3, #28]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6a1a      	ldr	r2, [r3, #32]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	430a      	orrs	r2, r1
 80090de:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	681a      	ldr	r2, [r3, #0]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f042 0201 	orr.w	r2, r2, #1
 80090ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2200      	movs	r2, #0
 80090f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2220      	movs	r2, #32
 80090fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2200      	movs	r2, #0
 8009102:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2200      	movs	r2, #0
 8009108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800910c:	2300      	movs	r3, #0
}
 800910e:	4618      	mov	r0, r3
 8009110:	3708      	adds	r7, #8
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}
	...

08009118 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b088      	sub	sp, #32
 800911c:	af02      	add	r7, sp, #8
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	607a      	str	r2, [r7, #4]
 8009122:	461a      	mov	r2, r3
 8009124:	460b      	mov	r3, r1
 8009126:	817b      	strh	r3, [r7, #10]
 8009128:	4613      	mov	r3, r2
 800912a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009132:	b2db      	uxtb	r3, r3
 8009134:	2b20      	cmp	r3, #32
 8009136:	f040 80fd 	bne.w	8009334 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009140:	2b01      	cmp	r3, #1
 8009142:	d101      	bne.n	8009148 <HAL_I2C_Master_Transmit+0x30>
 8009144:	2302      	movs	r3, #2
 8009146:	e0f6      	b.n	8009336 <HAL_I2C_Master_Transmit+0x21e>
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2201      	movs	r2, #1
 800914c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009150:	f7ff f8fa 	bl	8008348 <HAL_GetTick>
 8009154:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009156:	693b      	ldr	r3, [r7, #16]
 8009158:	9300      	str	r3, [sp, #0]
 800915a:	2319      	movs	r3, #25
 800915c:	2201      	movs	r2, #1
 800915e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009162:	68f8      	ldr	r0, [r7, #12]
 8009164:	f000 fa0a 	bl	800957c <I2C_WaitOnFlagUntilTimeout>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d001      	beq.n	8009172 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800916e:	2301      	movs	r3, #1
 8009170:	e0e1      	b.n	8009336 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2221      	movs	r2, #33	@ 0x21
 8009176:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	2210      	movs	r2, #16
 800917e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2200      	movs	r2, #0
 8009186:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	687a      	ldr	r2, [r7, #4]
 800918c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	893a      	ldrh	r2, [r7, #8]
 8009192:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2200      	movs	r2, #0
 8009198:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800919e:	b29b      	uxth	r3, r3
 80091a0:	2bff      	cmp	r3, #255	@ 0xff
 80091a2:	d906      	bls.n	80091b2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	22ff      	movs	r2, #255	@ 0xff
 80091a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80091aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80091ae:	617b      	str	r3, [r7, #20]
 80091b0:	e007      	b.n	80091c2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091b6:	b29a      	uxth	r2, r3
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80091bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80091c0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d024      	beq.n	8009214 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ce:	781a      	ldrb	r2, [r3, #0]
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091da:	1c5a      	adds	r2, r3, #1
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	3b01      	subs	r3, #1
 80091e8:	b29a      	uxth	r2, r3
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091f2:	3b01      	subs	r3, #1
 80091f4:	b29a      	uxth	r2, r3
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	3301      	adds	r3, #1
 8009202:	b2da      	uxtb	r2, r3
 8009204:	8979      	ldrh	r1, [r7, #10]
 8009206:	4b4e      	ldr	r3, [pc, #312]	@ (8009340 <HAL_I2C_Master_Transmit+0x228>)
 8009208:	9300      	str	r3, [sp, #0]
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	68f8      	ldr	r0, [r7, #12]
 800920e:	f000 fc05 	bl	8009a1c <I2C_TransferConfig>
 8009212:	e066      	b.n	80092e2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009218:	b2da      	uxtb	r2, r3
 800921a:	8979      	ldrh	r1, [r7, #10]
 800921c:	4b48      	ldr	r3, [pc, #288]	@ (8009340 <HAL_I2C_Master_Transmit+0x228>)
 800921e:	9300      	str	r3, [sp, #0]
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	68f8      	ldr	r0, [r7, #12]
 8009224:	f000 fbfa 	bl	8009a1c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009228:	e05b      	b.n	80092e2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800922a:	693a      	ldr	r2, [r7, #16]
 800922c:	6a39      	ldr	r1, [r7, #32]
 800922e:	68f8      	ldr	r0, [r7, #12]
 8009230:	f000 f9fd 	bl	800962e <I2C_WaitOnTXISFlagUntilTimeout>
 8009234:	4603      	mov	r3, r0
 8009236:	2b00      	cmp	r3, #0
 8009238:	d001      	beq.n	800923e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800923a:	2301      	movs	r3, #1
 800923c:	e07b      	b.n	8009336 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009242:	781a      	ldrb	r2, [r3, #0]
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800924e:	1c5a      	adds	r2, r3, #1
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009258:	b29b      	uxth	r3, r3
 800925a:	3b01      	subs	r3, #1
 800925c:	b29a      	uxth	r2, r3
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009266:	3b01      	subs	r3, #1
 8009268:	b29a      	uxth	r2, r3
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009272:	b29b      	uxth	r3, r3
 8009274:	2b00      	cmp	r3, #0
 8009276:	d034      	beq.n	80092e2 <HAL_I2C_Master_Transmit+0x1ca>
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800927c:	2b00      	cmp	r3, #0
 800927e:	d130      	bne.n	80092e2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	9300      	str	r3, [sp, #0]
 8009284:	6a3b      	ldr	r3, [r7, #32]
 8009286:	2200      	movs	r2, #0
 8009288:	2180      	movs	r1, #128	@ 0x80
 800928a:	68f8      	ldr	r0, [r7, #12]
 800928c:	f000 f976 	bl	800957c <I2C_WaitOnFlagUntilTimeout>
 8009290:	4603      	mov	r3, r0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d001      	beq.n	800929a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8009296:	2301      	movs	r3, #1
 8009298:	e04d      	b.n	8009336 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800929e:	b29b      	uxth	r3, r3
 80092a0:	2bff      	cmp	r3, #255	@ 0xff
 80092a2:	d90e      	bls.n	80092c2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	22ff      	movs	r2, #255	@ 0xff
 80092a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092ae:	b2da      	uxtb	r2, r3
 80092b0:	8979      	ldrh	r1, [r7, #10]
 80092b2:	2300      	movs	r3, #0
 80092b4:	9300      	str	r3, [sp, #0]
 80092b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80092ba:	68f8      	ldr	r0, [r7, #12]
 80092bc:	f000 fbae 	bl	8009a1c <I2C_TransferConfig>
 80092c0:	e00f      	b.n	80092e2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092c6:	b29a      	uxth	r2, r3
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092d0:	b2da      	uxtb	r2, r3
 80092d2:	8979      	ldrh	r1, [r7, #10]
 80092d4:	2300      	movs	r3, #0
 80092d6:	9300      	str	r3, [sp, #0]
 80092d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80092dc:	68f8      	ldr	r0, [r7, #12]
 80092de:	f000 fb9d 	bl	8009a1c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d19e      	bne.n	800922a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80092ec:	693a      	ldr	r2, [r7, #16]
 80092ee:	6a39      	ldr	r1, [r7, #32]
 80092f0:	68f8      	ldr	r0, [r7, #12]
 80092f2:	f000 f9e3 	bl	80096bc <I2C_WaitOnSTOPFlagUntilTimeout>
 80092f6:	4603      	mov	r3, r0
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d001      	beq.n	8009300 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80092fc:	2301      	movs	r3, #1
 80092fe:	e01a      	b.n	8009336 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	2220      	movs	r2, #32
 8009306:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	6859      	ldr	r1, [r3, #4]
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	4b0c      	ldr	r3, [pc, #48]	@ (8009344 <HAL_I2C_Master_Transmit+0x22c>)
 8009314:	400b      	ands	r3, r1
 8009316:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2220      	movs	r2, #32
 800931c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2200      	movs	r2, #0
 8009324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2200      	movs	r2, #0
 800932c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009330:	2300      	movs	r3, #0
 8009332:	e000      	b.n	8009336 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8009334:	2302      	movs	r3, #2
  }
}
 8009336:	4618      	mov	r0, r3
 8009338:	3718      	adds	r7, #24
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	80002000 	.word	0x80002000
 8009344:	fe00e800 	.word	0xfe00e800

08009348 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b088      	sub	sp, #32
 800934c:	af02      	add	r7, sp, #8
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	607a      	str	r2, [r7, #4]
 8009352:	461a      	mov	r2, r3
 8009354:	460b      	mov	r3, r1
 8009356:	817b      	strh	r3, [r7, #10]
 8009358:	4613      	mov	r3, r2
 800935a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009362:	b2db      	uxtb	r3, r3
 8009364:	2b20      	cmp	r3, #32
 8009366:	f040 80db 	bne.w	8009520 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009370:	2b01      	cmp	r3, #1
 8009372:	d101      	bne.n	8009378 <HAL_I2C_Master_Receive+0x30>
 8009374:	2302      	movs	r3, #2
 8009376:	e0d4      	b.n	8009522 <HAL_I2C_Master_Receive+0x1da>
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2201      	movs	r2, #1
 800937c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009380:	f7fe ffe2 	bl	8008348 <HAL_GetTick>
 8009384:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	9300      	str	r3, [sp, #0]
 800938a:	2319      	movs	r3, #25
 800938c:	2201      	movs	r2, #1
 800938e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009392:	68f8      	ldr	r0, [r7, #12]
 8009394:	f000 f8f2 	bl	800957c <I2C_WaitOnFlagUntilTimeout>
 8009398:	4603      	mov	r3, r0
 800939a:	2b00      	cmp	r3, #0
 800939c:	d001      	beq.n	80093a2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800939e:	2301      	movs	r3, #1
 80093a0:	e0bf      	b.n	8009522 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2222      	movs	r2, #34	@ 0x22
 80093a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2210      	movs	r2, #16
 80093ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2200      	movs	r2, #0
 80093b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	687a      	ldr	r2, [r7, #4]
 80093bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	893a      	ldrh	r2, [r7, #8]
 80093c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2200      	movs	r2, #0
 80093c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093ce:	b29b      	uxth	r3, r3
 80093d0:	2bff      	cmp	r3, #255	@ 0xff
 80093d2:	d90e      	bls.n	80093f2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	22ff      	movs	r2, #255	@ 0xff
 80093d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093de:	b2da      	uxtb	r2, r3
 80093e0:	8979      	ldrh	r1, [r7, #10]
 80093e2:	4b52      	ldr	r3, [pc, #328]	@ (800952c <HAL_I2C_Master_Receive+0x1e4>)
 80093e4:	9300      	str	r3, [sp, #0]
 80093e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80093ea:	68f8      	ldr	r0, [r7, #12]
 80093ec:	f000 fb16 	bl	8009a1c <I2C_TransferConfig>
 80093f0:	e06d      	b.n	80094ce <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80093f6:	b29a      	uxth	r2, r3
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009400:	b2da      	uxtb	r2, r3
 8009402:	8979      	ldrh	r1, [r7, #10]
 8009404:	4b49      	ldr	r3, [pc, #292]	@ (800952c <HAL_I2C_Master_Receive+0x1e4>)
 8009406:	9300      	str	r3, [sp, #0]
 8009408:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800940c:	68f8      	ldr	r0, [r7, #12]
 800940e:	f000 fb05 	bl	8009a1c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8009412:	e05c      	b.n	80094ce <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009414:	697a      	ldr	r2, [r7, #20]
 8009416:	6a39      	ldr	r1, [r7, #32]
 8009418:	68f8      	ldr	r0, [r7, #12]
 800941a:	f000 f993 	bl	8009744 <I2C_WaitOnRXNEFlagUntilTimeout>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	d001      	beq.n	8009428 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8009424:	2301      	movs	r3, #1
 8009426:	e07c      	b.n	8009522 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009432:	b2d2      	uxtb	r2, r2
 8009434:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800943a:	1c5a      	adds	r2, r3, #1
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009444:	3b01      	subs	r3, #1
 8009446:	b29a      	uxth	r2, r3
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009450:	b29b      	uxth	r3, r3
 8009452:	3b01      	subs	r3, #1
 8009454:	b29a      	uxth	r2, r3
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800945e:	b29b      	uxth	r3, r3
 8009460:	2b00      	cmp	r3, #0
 8009462:	d034      	beq.n	80094ce <HAL_I2C_Master_Receive+0x186>
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009468:	2b00      	cmp	r3, #0
 800946a:	d130      	bne.n	80094ce <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	9300      	str	r3, [sp, #0]
 8009470:	6a3b      	ldr	r3, [r7, #32]
 8009472:	2200      	movs	r2, #0
 8009474:	2180      	movs	r1, #128	@ 0x80
 8009476:	68f8      	ldr	r0, [r7, #12]
 8009478:	f000 f880 	bl	800957c <I2C_WaitOnFlagUntilTimeout>
 800947c:	4603      	mov	r3, r0
 800947e:	2b00      	cmp	r3, #0
 8009480:	d001      	beq.n	8009486 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	e04d      	b.n	8009522 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800948a:	b29b      	uxth	r3, r3
 800948c:	2bff      	cmp	r3, #255	@ 0xff
 800948e:	d90e      	bls.n	80094ae <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	22ff      	movs	r2, #255	@ 0xff
 8009494:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800949a:	b2da      	uxtb	r2, r3
 800949c:	8979      	ldrh	r1, [r7, #10]
 800949e:	2300      	movs	r3, #0
 80094a0:	9300      	str	r3, [sp, #0]
 80094a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80094a6:	68f8      	ldr	r0, [r7, #12]
 80094a8:	f000 fab8 	bl	8009a1c <I2C_TransferConfig>
 80094ac:	e00f      	b.n	80094ce <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094b2:	b29a      	uxth	r2, r3
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80094bc:	b2da      	uxtb	r2, r3
 80094be:	8979      	ldrh	r1, [r7, #10]
 80094c0:	2300      	movs	r3, #0
 80094c2:	9300      	str	r3, [sp, #0]
 80094c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80094c8:	68f8      	ldr	r0, [r7, #12]
 80094ca:	f000 faa7 	bl	8009a1c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d19d      	bne.n	8009414 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80094d8:	697a      	ldr	r2, [r7, #20]
 80094da:	6a39      	ldr	r1, [r7, #32]
 80094dc:	68f8      	ldr	r0, [r7, #12]
 80094de:	f000 f8ed 	bl	80096bc <I2C_WaitOnSTOPFlagUntilTimeout>
 80094e2:	4603      	mov	r3, r0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d001      	beq.n	80094ec <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80094e8:	2301      	movs	r3, #1
 80094ea:	e01a      	b.n	8009522 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	2220      	movs	r2, #32
 80094f2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	6859      	ldr	r1, [r3, #4]
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681a      	ldr	r2, [r3, #0]
 80094fe:	4b0c      	ldr	r3, [pc, #48]	@ (8009530 <HAL_I2C_Master_Receive+0x1e8>)
 8009500:	400b      	ands	r3, r1
 8009502:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	2220      	movs	r2, #32
 8009508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	2200      	movs	r2, #0
 8009510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	2200      	movs	r2, #0
 8009518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800951c:	2300      	movs	r3, #0
 800951e:	e000      	b.n	8009522 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8009520:	2302      	movs	r3, #2
  }
}
 8009522:	4618      	mov	r0, r3
 8009524:	3718      	adds	r7, #24
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}
 800952a:	bf00      	nop
 800952c:	80002400 	.word	0x80002400
 8009530:	fe00e800 	.word	0xfe00e800

08009534 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009534:	b480      	push	{r7}
 8009536:	b083      	sub	sp, #12
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	699b      	ldr	r3, [r3, #24]
 8009542:	f003 0302 	and.w	r3, r3, #2
 8009546:	2b02      	cmp	r3, #2
 8009548:	d103      	bne.n	8009552 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	2200      	movs	r2, #0
 8009550:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	699b      	ldr	r3, [r3, #24]
 8009558:	f003 0301 	and.w	r3, r3, #1
 800955c:	2b01      	cmp	r3, #1
 800955e:	d007      	beq.n	8009570 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	699a      	ldr	r2, [r3, #24]
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f042 0201 	orr.w	r2, r2, #1
 800956e:	619a      	str	r2, [r3, #24]
  }
}
 8009570:	bf00      	nop
 8009572:	370c      	adds	r7, #12
 8009574:	46bd      	mov	sp, r7
 8009576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957a:	4770      	bx	lr

0800957c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b084      	sub	sp, #16
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	603b      	str	r3, [r7, #0]
 8009588:	4613      	mov	r3, r2
 800958a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800958c:	e03b      	b.n	8009606 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800958e:	69ba      	ldr	r2, [r7, #24]
 8009590:	6839      	ldr	r1, [r7, #0]
 8009592:	68f8      	ldr	r0, [r7, #12]
 8009594:	f000 f962 	bl	800985c <I2C_IsErrorOccurred>
 8009598:	4603      	mov	r3, r0
 800959a:	2b00      	cmp	r3, #0
 800959c:	d001      	beq.n	80095a2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800959e:	2301      	movs	r3, #1
 80095a0:	e041      	b.n	8009626 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095a8:	d02d      	beq.n	8009606 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095aa:	f7fe fecd 	bl	8008348 <HAL_GetTick>
 80095ae:	4602      	mov	r2, r0
 80095b0:	69bb      	ldr	r3, [r7, #24]
 80095b2:	1ad3      	subs	r3, r2, r3
 80095b4:	683a      	ldr	r2, [r7, #0]
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d302      	bcc.n	80095c0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d122      	bne.n	8009606 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	699a      	ldr	r2, [r3, #24]
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	4013      	ands	r3, r2
 80095ca:	68ba      	ldr	r2, [r7, #8]
 80095cc:	429a      	cmp	r2, r3
 80095ce:	bf0c      	ite	eq
 80095d0:	2301      	moveq	r3, #1
 80095d2:	2300      	movne	r3, #0
 80095d4:	b2db      	uxtb	r3, r3
 80095d6:	461a      	mov	r2, r3
 80095d8:	79fb      	ldrb	r3, [r7, #7]
 80095da:	429a      	cmp	r2, r3
 80095dc:	d113      	bne.n	8009606 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095e2:	f043 0220 	orr.w	r2, r3, #32
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	2220      	movs	r2, #32
 80095ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	2200      	movs	r2, #0
 80095f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	2200      	movs	r2, #0
 80095fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009602:	2301      	movs	r3, #1
 8009604:	e00f      	b.n	8009626 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	699a      	ldr	r2, [r3, #24]
 800960c:	68bb      	ldr	r3, [r7, #8]
 800960e:	4013      	ands	r3, r2
 8009610:	68ba      	ldr	r2, [r7, #8]
 8009612:	429a      	cmp	r2, r3
 8009614:	bf0c      	ite	eq
 8009616:	2301      	moveq	r3, #1
 8009618:	2300      	movne	r3, #0
 800961a:	b2db      	uxtb	r3, r3
 800961c:	461a      	mov	r2, r3
 800961e:	79fb      	ldrb	r3, [r7, #7]
 8009620:	429a      	cmp	r2, r3
 8009622:	d0b4      	beq.n	800958e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009624:	2300      	movs	r3, #0
}
 8009626:	4618      	mov	r0, r3
 8009628:	3710      	adds	r7, #16
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}

0800962e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800962e:	b580      	push	{r7, lr}
 8009630:	b084      	sub	sp, #16
 8009632:	af00      	add	r7, sp, #0
 8009634:	60f8      	str	r0, [r7, #12]
 8009636:	60b9      	str	r1, [r7, #8]
 8009638:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800963a:	e033      	b.n	80096a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800963c:	687a      	ldr	r2, [r7, #4]
 800963e:	68b9      	ldr	r1, [r7, #8]
 8009640:	68f8      	ldr	r0, [r7, #12]
 8009642:	f000 f90b 	bl	800985c <I2C_IsErrorOccurred>
 8009646:	4603      	mov	r3, r0
 8009648:	2b00      	cmp	r3, #0
 800964a:	d001      	beq.n	8009650 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800964c:	2301      	movs	r3, #1
 800964e:	e031      	b.n	80096b4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009656:	d025      	beq.n	80096a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009658:	f7fe fe76 	bl	8008348 <HAL_GetTick>
 800965c:	4602      	mov	r2, r0
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	1ad3      	subs	r3, r2, r3
 8009662:	68ba      	ldr	r2, [r7, #8]
 8009664:	429a      	cmp	r2, r3
 8009666:	d302      	bcc.n	800966e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d11a      	bne.n	80096a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	699b      	ldr	r3, [r3, #24]
 8009674:	f003 0302 	and.w	r3, r3, #2
 8009678:	2b02      	cmp	r3, #2
 800967a:	d013      	beq.n	80096a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009680:	f043 0220 	orr.w	r2, r3, #32
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	2220      	movs	r2, #32
 800968c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	2200      	movs	r2, #0
 8009694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2200      	movs	r2, #0
 800969c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80096a0:	2301      	movs	r3, #1
 80096a2:	e007      	b.n	80096b4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	699b      	ldr	r3, [r3, #24]
 80096aa:	f003 0302 	and.w	r3, r3, #2
 80096ae:	2b02      	cmp	r3, #2
 80096b0:	d1c4      	bne.n	800963c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80096b2:	2300      	movs	r3, #0
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3710      	adds	r7, #16
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}

080096bc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b084      	sub	sp, #16
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80096c8:	e02f      	b.n	800972a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80096ca:	687a      	ldr	r2, [r7, #4]
 80096cc:	68b9      	ldr	r1, [r7, #8]
 80096ce:	68f8      	ldr	r0, [r7, #12]
 80096d0:	f000 f8c4 	bl	800985c <I2C_IsErrorOccurred>
 80096d4:	4603      	mov	r3, r0
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d001      	beq.n	80096de <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	e02d      	b.n	800973a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096de:	f7fe fe33 	bl	8008348 <HAL_GetTick>
 80096e2:	4602      	mov	r2, r0
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	1ad3      	subs	r3, r2, r3
 80096e8:	68ba      	ldr	r2, [r7, #8]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d302      	bcc.n	80096f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d11a      	bne.n	800972a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	699b      	ldr	r3, [r3, #24]
 80096fa:	f003 0320 	and.w	r3, r3, #32
 80096fe:	2b20      	cmp	r3, #32
 8009700:	d013      	beq.n	800972a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009706:	f043 0220 	orr.w	r2, r3, #32
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	2220      	movs	r2, #32
 8009712:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	2200      	movs	r2, #0
 800971a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2200      	movs	r2, #0
 8009722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009726:	2301      	movs	r3, #1
 8009728:	e007      	b.n	800973a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	699b      	ldr	r3, [r3, #24]
 8009730:	f003 0320 	and.w	r3, r3, #32
 8009734:	2b20      	cmp	r3, #32
 8009736:	d1c8      	bne.n	80096ca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009738:	2300      	movs	r3, #0
}
 800973a:	4618      	mov	r0, r3
 800973c:	3710      	adds	r7, #16
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
	...

08009744 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b086      	sub	sp, #24
 8009748:	af00      	add	r7, sp, #0
 800974a:	60f8      	str	r0, [r7, #12]
 800974c:	60b9      	str	r1, [r7, #8]
 800974e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009750:	2300      	movs	r3, #0
 8009752:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009754:	e071      	b.n	800983a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009756:	687a      	ldr	r2, [r7, #4]
 8009758:	68b9      	ldr	r1, [r7, #8]
 800975a:	68f8      	ldr	r0, [r7, #12]
 800975c:	f000 f87e 	bl	800985c <I2C_IsErrorOccurred>
 8009760:	4603      	mov	r3, r0
 8009762:	2b00      	cmp	r3, #0
 8009764:	d001      	beq.n	800976a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8009766:	2301      	movs	r3, #1
 8009768:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	699b      	ldr	r3, [r3, #24]
 8009770:	f003 0320 	and.w	r3, r3, #32
 8009774:	2b20      	cmp	r3, #32
 8009776:	d13b      	bne.n	80097f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009778:	7dfb      	ldrb	r3, [r7, #23]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d138      	bne.n	80097f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	699b      	ldr	r3, [r3, #24]
 8009784:	f003 0304 	and.w	r3, r3, #4
 8009788:	2b04      	cmp	r3, #4
 800978a:	d105      	bne.n	8009798 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009790:	2b00      	cmp	r3, #0
 8009792:	d001      	beq.n	8009798 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009794:	2300      	movs	r3, #0
 8009796:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	699b      	ldr	r3, [r3, #24]
 800979e:	f003 0310 	and.w	r3, r3, #16
 80097a2:	2b10      	cmp	r3, #16
 80097a4:	d121      	bne.n	80097ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	2210      	movs	r2, #16
 80097ac:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2204      	movs	r2, #4
 80097b2:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	2220      	movs	r2, #32
 80097ba:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	6859      	ldr	r1, [r3, #4]
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681a      	ldr	r2, [r3, #0]
 80097c6:	4b24      	ldr	r3, [pc, #144]	@ (8009858 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80097c8:	400b      	ands	r3, r1
 80097ca:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	2220      	movs	r2, #32
 80097d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2200      	movs	r2, #0
 80097d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2200      	movs	r2, #0
 80097e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80097e4:	2301      	movs	r3, #1
 80097e6:	75fb      	strb	r3, [r7, #23]
 80097e8:	e002      	b.n	80097f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	2200      	movs	r2, #0
 80097ee:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80097f0:	f7fe fdaa 	bl	8008348 <HAL_GetTick>
 80097f4:	4602      	mov	r2, r0
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	1ad3      	subs	r3, r2, r3
 80097fa:	68ba      	ldr	r2, [r7, #8]
 80097fc:	429a      	cmp	r2, r3
 80097fe:	d302      	bcc.n	8009806 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d119      	bne.n	800983a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8009806:	7dfb      	ldrb	r3, [r7, #23]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d116      	bne.n	800983a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	699b      	ldr	r3, [r3, #24]
 8009812:	f003 0304 	and.w	r3, r3, #4
 8009816:	2b04      	cmp	r3, #4
 8009818:	d00f      	beq.n	800983a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800981e:	f043 0220 	orr.w	r2, r3, #32
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2220      	movs	r2, #32
 800982a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2200      	movs	r2, #0
 8009832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8009836:	2301      	movs	r3, #1
 8009838:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	699b      	ldr	r3, [r3, #24]
 8009840:	f003 0304 	and.w	r3, r3, #4
 8009844:	2b04      	cmp	r3, #4
 8009846:	d002      	beq.n	800984e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009848:	7dfb      	ldrb	r3, [r7, #23]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d083      	beq.n	8009756 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800984e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009850:	4618      	mov	r0, r3
 8009852:	3718      	adds	r7, #24
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}
 8009858:	fe00e800 	.word	0xfe00e800

0800985c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b08a      	sub	sp, #40	@ 0x28
 8009860:	af00      	add	r7, sp, #0
 8009862:	60f8      	str	r0, [r7, #12]
 8009864:	60b9      	str	r1, [r7, #8]
 8009866:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009868:	2300      	movs	r3, #0
 800986a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	699b      	ldr	r3, [r3, #24]
 8009874:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009876:	2300      	movs	r3, #0
 8009878:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800987e:	69bb      	ldr	r3, [r7, #24]
 8009880:	f003 0310 	and.w	r3, r3, #16
 8009884:	2b00      	cmp	r3, #0
 8009886:	d068      	beq.n	800995a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	2210      	movs	r2, #16
 800988e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009890:	e049      	b.n	8009926 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009898:	d045      	beq.n	8009926 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800989a:	f7fe fd55 	bl	8008348 <HAL_GetTick>
 800989e:	4602      	mov	r2, r0
 80098a0:	69fb      	ldr	r3, [r7, #28]
 80098a2:	1ad3      	subs	r3, r2, r3
 80098a4:	68ba      	ldr	r2, [r7, #8]
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d302      	bcc.n	80098b0 <I2C_IsErrorOccurred+0x54>
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d13a      	bne.n	8009926 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	685b      	ldr	r3, [r3, #4]
 80098b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80098ba:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80098c2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	699b      	ldr	r3, [r3, #24]
 80098ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80098ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80098d2:	d121      	bne.n	8009918 <I2C_IsErrorOccurred+0xbc>
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80098da:	d01d      	beq.n	8009918 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80098dc:	7cfb      	ldrb	r3, [r7, #19]
 80098de:	2b20      	cmp	r3, #32
 80098e0:	d01a      	beq.n	8009918 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	685a      	ldr	r2, [r3, #4]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80098f0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80098f2:	f7fe fd29 	bl	8008348 <HAL_GetTick>
 80098f6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80098f8:	e00e      	b.n	8009918 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80098fa:	f7fe fd25 	bl	8008348 <HAL_GetTick>
 80098fe:	4602      	mov	r2, r0
 8009900:	69fb      	ldr	r3, [r7, #28]
 8009902:	1ad3      	subs	r3, r2, r3
 8009904:	2b19      	cmp	r3, #25
 8009906:	d907      	bls.n	8009918 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009908:	6a3b      	ldr	r3, [r7, #32]
 800990a:	f043 0320 	orr.w	r3, r3, #32
 800990e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009910:	2301      	movs	r3, #1
 8009912:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009916:	e006      	b.n	8009926 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	699b      	ldr	r3, [r3, #24]
 800991e:	f003 0320 	and.w	r3, r3, #32
 8009922:	2b20      	cmp	r3, #32
 8009924:	d1e9      	bne.n	80098fa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	699b      	ldr	r3, [r3, #24]
 800992c:	f003 0320 	and.w	r3, r3, #32
 8009930:	2b20      	cmp	r3, #32
 8009932:	d003      	beq.n	800993c <I2C_IsErrorOccurred+0xe0>
 8009934:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009938:	2b00      	cmp	r3, #0
 800993a:	d0aa      	beq.n	8009892 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800993c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009940:	2b00      	cmp	r3, #0
 8009942:	d103      	bne.n	800994c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	2220      	movs	r2, #32
 800994a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800994c:	6a3b      	ldr	r3, [r7, #32]
 800994e:	f043 0304 	orr.w	r3, r3, #4
 8009952:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009954:	2301      	movs	r3, #1
 8009956:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	699b      	ldr	r3, [r3, #24]
 8009960:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009962:	69bb      	ldr	r3, [r7, #24]
 8009964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009968:	2b00      	cmp	r3, #0
 800996a:	d00b      	beq.n	8009984 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800996c:	6a3b      	ldr	r3, [r7, #32]
 800996e:	f043 0301 	orr.w	r3, r3, #1
 8009972:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800997c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800997e:	2301      	movs	r3, #1
 8009980:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009984:	69bb      	ldr	r3, [r7, #24]
 8009986:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800998a:	2b00      	cmp	r3, #0
 800998c:	d00b      	beq.n	80099a6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800998e:	6a3b      	ldr	r3, [r7, #32]
 8009990:	f043 0308 	orr.w	r3, r3, #8
 8009994:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800999e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80099a0:	2301      	movs	r3, #1
 80099a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80099a6:	69bb      	ldr	r3, [r7, #24]
 80099a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d00b      	beq.n	80099c8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80099b0:	6a3b      	ldr	r3, [r7, #32]
 80099b2:	f043 0302 	orr.w	r3, r3, #2
 80099b6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80099c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80099c2:	2301      	movs	r3, #1
 80099c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80099c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d01c      	beq.n	8009a0a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80099d0:	68f8      	ldr	r0, [r7, #12]
 80099d2:	f7ff fdaf 	bl	8009534 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	6859      	ldr	r1, [r3, #4]
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681a      	ldr	r2, [r3, #0]
 80099e0:	4b0d      	ldr	r3, [pc, #52]	@ (8009a18 <I2C_IsErrorOccurred+0x1bc>)
 80099e2:	400b      	ands	r3, r1
 80099e4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80099ea:	6a3b      	ldr	r3, [r7, #32]
 80099ec:	431a      	orrs	r2, r3
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	2220      	movs	r2, #32
 80099f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2200      	movs	r2, #0
 80099fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	2200      	movs	r2, #0
 8009a06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009a0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009a0e:	4618      	mov	r0, r3
 8009a10:	3728      	adds	r7, #40	@ 0x28
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}
 8009a16:	bf00      	nop
 8009a18:	fe00e800 	.word	0xfe00e800

08009a1c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b087      	sub	sp, #28
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	607b      	str	r3, [r7, #4]
 8009a26:	460b      	mov	r3, r1
 8009a28:	817b      	strh	r3, [r7, #10]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009a2e:	897b      	ldrh	r3, [r7, #10]
 8009a30:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009a34:	7a7b      	ldrb	r3, [r7, #9]
 8009a36:	041b      	lsls	r3, r3, #16
 8009a38:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009a3c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009a42:	6a3b      	ldr	r3, [r7, #32]
 8009a44:	4313      	orrs	r3, r2
 8009a46:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009a4a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	685a      	ldr	r2, [r3, #4]
 8009a52:	6a3b      	ldr	r3, [r7, #32]
 8009a54:	0d5b      	lsrs	r3, r3, #21
 8009a56:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009a5a:	4b08      	ldr	r3, [pc, #32]	@ (8009a7c <I2C_TransferConfig+0x60>)
 8009a5c:	430b      	orrs	r3, r1
 8009a5e:	43db      	mvns	r3, r3
 8009a60:	ea02 0103 	and.w	r1, r2, r3
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	697a      	ldr	r2, [r7, #20]
 8009a6a:	430a      	orrs	r2, r1
 8009a6c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009a6e:	bf00      	nop
 8009a70:	371c      	adds	r7, #28
 8009a72:	46bd      	mov	sp, r7
 8009a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a78:	4770      	bx	lr
 8009a7a:	bf00      	nop
 8009a7c:	03ff63ff 	.word	0x03ff63ff

08009a80 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b083      	sub	sp, #12
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a90:	b2db      	uxtb	r3, r3
 8009a92:	2b20      	cmp	r3, #32
 8009a94:	d138      	bne.n	8009b08 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009a9c:	2b01      	cmp	r3, #1
 8009a9e:	d101      	bne.n	8009aa4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009aa0:	2302      	movs	r3, #2
 8009aa2:	e032      	b.n	8009b0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2224      	movs	r2, #36	@ 0x24
 8009ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	681a      	ldr	r2, [r3, #0]
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f022 0201 	bic.w	r2, r2, #1
 8009ac2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009ad2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	6819      	ldr	r1, [r3, #0]
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	683a      	ldr	r2, [r7, #0]
 8009ae0:	430a      	orrs	r2, r1
 8009ae2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	681a      	ldr	r2, [r3, #0]
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f042 0201 	orr.w	r2, r2, #1
 8009af2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2220      	movs	r2, #32
 8009af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009b04:	2300      	movs	r3, #0
 8009b06:	e000      	b.n	8009b0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009b08:	2302      	movs	r3, #2
  }
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	370c      	adds	r7, #12
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b14:	4770      	bx	lr

08009b16 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009b16:	b480      	push	{r7}
 8009b18:	b085      	sub	sp, #20
 8009b1a:	af00      	add	r7, sp, #0
 8009b1c:	6078      	str	r0, [r7, #4]
 8009b1e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b26:	b2db      	uxtb	r3, r3
 8009b28:	2b20      	cmp	r3, #32
 8009b2a:	d139      	bne.n	8009ba0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009b32:	2b01      	cmp	r3, #1
 8009b34:	d101      	bne.n	8009b3a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009b36:	2302      	movs	r3, #2
 8009b38:	e033      	b.n	8009ba2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2224      	movs	r2, #36	@ 0x24
 8009b46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	681a      	ldr	r2, [r3, #0]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f022 0201 	bic.w	r2, r2, #1
 8009b58:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009b68:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	021b      	lsls	r3, r3, #8
 8009b6e:	68fa      	ldr	r2, [r7, #12]
 8009b70:	4313      	orrs	r3, r2
 8009b72:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	68fa      	ldr	r2, [r7, #12]
 8009b7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f042 0201 	orr.w	r2, r2, #1
 8009b8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2220      	movs	r2, #32
 8009b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2200      	movs	r2, #0
 8009b98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	e000      	b.n	8009ba2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009ba0:	2302      	movs	r3, #2
  }
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3714      	adds	r7, #20
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bac:	4770      	bx	lr
	...

08009bb0 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b084      	sub	sp, #16
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d01e      	beq.n	8009c00 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8009bc2:	4b13      	ldr	r3, [pc, #76]	@ (8009c10 <HAL_IPCC_Init+0x60>)
 8009bc4:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d102      	bne.n	8009bd8 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f7fd ff5c 	bl	8007a90 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8009bd8:	68b8      	ldr	r0, [r7, #8]
 8009bda:	f000 f85b 	bl	8009c94 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 f82c 	bl	8009c48 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8009bfe:	e001      	b.n	8009c04 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8009c00:	2301      	movs	r3, #1
 8009c02:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8009c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	3710      	adds	r7, #16
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}
 8009c0e:	bf00      	nop
 8009c10:	58000c00 	.word	0x58000c00

08009c14 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	60f8      	str	r0, [r7, #12]
 8009c1c:	60b9      	str	r1, [r7, #8]
 8009c1e:	4613      	mov	r3, r2
 8009c20:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8009c22:	bf00      	nop
 8009c24:	3714      	adds	r7, #20
 8009c26:	46bd      	mov	sp, r7
 8009c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2c:	4770      	bx	lr

08009c2e <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8009c2e:	b480      	push	{r7}
 8009c30:	b085      	sub	sp, #20
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	60f8      	str	r0, [r7, #12]
 8009c36:	60b9      	str	r1, [r7, #8]
 8009c38:	4613      	mov	r3, r2
 8009c3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8009c3c:	bf00      	nop
 8009c3e:	3714      	adds	r7, #20
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b085      	sub	sp, #20
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8009c50:	2300      	movs	r3, #0
 8009c52:	60fb      	str	r3, [r7, #12]
 8009c54:	e00f      	b.n	8009c76 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	4413      	add	r3, r2
 8009c5e:	4a0b      	ldr	r2, [pc, #44]	@ (8009c8c <IPCC_SetDefaultCallbacks+0x44>)
 8009c60:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8009c62:	687a      	ldr	r2, [r7, #4]
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	3306      	adds	r3, #6
 8009c68:	009b      	lsls	r3, r3, #2
 8009c6a:	4413      	add	r3, r2
 8009c6c:	4a08      	ldr	r2, [pc, #32]	@ (8009c90 <IPCC_SetDefaultCallbacks+0x48>)
 8009c6e:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	3301      	adds	r3, #1
 8009c74:	60fb      	str	r3, [r7, #12]
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	2b05      	cmp	r3, #5
 8009c7a:	d9ec      	bls.n	8009c56 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8009c7c:	bf00      	nop
 8009c7e:	bf00      	nop
 8009c80:	3714      	adds	r7, #20
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr
 8009c8a:	bf00      	nop
 8009c8c:	08009c15 	.word	0x08009c15
 8009c90:	08009c2f 	.word	0x08009c2f

08009c94 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8009c94:	b480      	push	{r7}
 8009c96:	b083      	sub	sp, #12
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8009ca8:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	223f      	movs	r2, #63	@ 0x3f
 8009cae:	609a      	str	r2, [r3, #8]
}
 8009cb0:	bf00      	nop
 8009cb2:	370c      	adds	r7, #12
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr

08009cbc <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009cc0:	4b05      	ldr	r3, [pc, #20]	@ (8009cd8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	4a04      	ldr	r2, [pc, #16]	@ (8009cd8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009cc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009cca:	6013      	str	r3, [r2, #0]
}
 8009ccc:	bf00      	nop
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd4:	4770      	bx	lr
 8009cd6:	bf00      	nop
 8009cd8:	58000400 	.word	0x58000400

08009cdc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009cdc:	b480      	push	{r7}
 8009cde:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8009ce0:	4b04      	ldr	r3, [pc, #16]	@ (8009cf4 <HAL_PWREx_GetVoltageRange+0x18>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	46bd      	mov	sp, r7
 8009cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf0:	4770      	bx	lr
 8009cf2:	bf00      	nop
 8009cf4:	58000400 	.word	0x58000400

08009cf8 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8009cfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009d06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d0a:	d101      	bne.n	8009d10 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	e000      	b.n	8009d12 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8009d10:	2300      	movs	r3, #0
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr

08009d1c <LL_RCC_HSE_Enable>:
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8009d20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009d2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d2e:	6013      	str	r3, [r2, #0]
}
 8009d30:	bf00      	nop
 8009d32:	46bd      	mov	sp, r7
 8009d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d38:	4770      	bx	lr

08009d3a <LL_RCC_HSE_Disable>:
{
 8009d3a:	b480      	push	{r7}
 8009d3c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8009d3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009d48:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d4c:	6013      	str	r3, [r2, #0]
}
 8009d4e:	bf00      	nop
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr

08009d58 <LL_RCC_HSE_IsReady>:
{
 8009d58:	b480      	push	{r7}
 8009d5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8009d5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d6a:	d101      	bne.n	8009d70 <LL_RCC_HSE_IsReady+0x18>
 8009d6c:	2301      	movs	r3, #1
 8009d6e:	e000      	b.n	8009d72 <LL_RCC_HSE_IsReady+0x1a>
 8009d70:	2300      	movs	r3, #0
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr

08009d7c <LL_RCC_HSI_Enable>:
{
 8009d7c:	b480      	push	{r7}
 8009d7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009d80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009d8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d8e:	6013      	str	r3, [r2, #0]
}
 8009d90:	bf00      	nop
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr

08009d9a <LL_RCC_HSI_Disable>:
{
 8009d9a:	b480      	push	{r7}
 8009d9c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8009d9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009da8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009dac:	6013      	str	r3, [r2, #0]
}
 8009dae:	bf00      	nop
 8009db0:	46bd      	mov	sp, r7
 8009db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db6:	4770      	bx	lr

08009db8 <LL_RCC_HSI_IsReady>:
{
 8009db8:	b480      	push	{r7}
 8009dba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8009dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009dc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009dca:	d101      	bne.n	8009dd0 <LL_RCC_HSI_IsReady+0x18>
 8009dcc:	2301      	movs	r3, #1
 8009dce:	e000      	b.n	8009dd2 <LL_RCC_HSI_IsReady+0x1a>
 8009dd0:	2300      	movs	r3, #0
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dda:	4770      	bx	lr

08009ddc <LL_RCC_HSI_SetCalibTrimming>:
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b083      	sub	sp, #12
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8009de4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009de8:	685b      	ldr	r3, [r3, #4]
 8009dea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	061b      	lsls	r3, r3, #24
 8009df2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009df6:	4313      	orrs	r3, r2
 8009df8:	604b      	str	r3, [r1, #4]
}
 8009dfa:	bf00      	nop
 8009dfc:	370c      	adds	r7, #12
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e04:	4770      	bx	lr

08009e06 <LL_RCC_HSI48_Enable>:
{
 8009e06:	b480      	push	{r7}
 8009e08:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8009e0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e16:	f043 0301 	orr.w	r3, r3, #1
 8009e1a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8009e1e:	bf00      	nop
 8009e20:	46bd      	mov	sp, r7
 8009e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e26:	4770      	bx	lr

08009e28 <LL_RCC_HSI48_Disable>:
{
 8009e28:	b480      	push	{r7}
 8009e2a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8009e2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e38:	f023 0301 	bic.w	r3, r3, #1
 8009e3c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8009e40:	bf00      	nop
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr

08009e4a <LL_RCC_HSI48_IsReady>:
{
 8009e4a:	b480      	push	{r7}
 8009e4c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8009e4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e56:	f003 0302 	and.w	r3, r3, #2
 8009e5a:	2b02      	cmp	r3, #2
 8009e5c:	d101      	bne.n	8009e62 <LL_RCC_HSI48_IsReady+0x18>
 8009e5e:	2301      	movs	r3, #1
 8009e60:	e000      	b.n	8009e64 <LL_RCC_HSI48_IsReady+0x1a>
 8009e62:	2300      	movs	r3, #0
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	46bd      	mov	sp, r7
 8009e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6c:	4770      	bx	lr

08009e6e <LL_RCC_LSE_Enable>:
{
 8009e6e:	b480      	push	{r7}
 8009e70:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009e72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009e7e:	f043 0301 	orr.w	r3, r3, #1
 8009e82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009e86:	bf00      	nop
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8e:	4770      	bx	lr

08009e90 <LL_RCC_LSE_Disable>:
{
 8009e90:	b480      	push	{r7}
 8009e92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009e94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009ea0:	f023 0301 	bic.w	r3, r3, #1
 8009ea4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009ea8:	bf00      	nop
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr

08009eb2 <LL_RCC_LSE_EnableBypass>:
{
 8009eb2:	b480      	push	{r7}
 8009eb4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009eb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ebe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009ec2:	f043 0304 	orr.w	r3, r3, #4
 8009ec6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009eca:	bf00      	nop
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr

08009ed4 <LL_RCC_LSE_DisableBypass>:
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009ed8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ee0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009ee4:	f023 0304 	bic.w	r3, r3, #4
 8009ee8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009eec:	bf00      	nop
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr

08009ef6 <LL_RCC_LSE_IsReady>:
{
 8009ef6:	b480      	push	{r7}
 8009ef8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009efa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f02:	f003 0302 	and.w	r3, r3, #2
 8009f06:	2b02      	cmp	r3, #2
 8009f08:	d101      	bne.n	8009f0e <LL_RCC_LSE_IsReady+0x18>
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	e000      	b.n	8009f10 <LL_RCC_LSE_IsReady+0x1a>
 8009f0e:	2300      	movs	r3, #0
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	46bd      	mov	sp, r7
 8009f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f18:	4770      	bx	lr

08009f1a <LL_RCC_LSI1_Enable>:
{
 8009f1a:	b480      	push	{r7}
 8009f1c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8009f1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f2a:	f043 0301 	orr.w	r3, r3, #1
 8009f2e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009f32:	bf00      	nop
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <LL_RCC_LSI1_Disable>:
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8009f40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f4c:	f023 0301 	bic.w	r3, r3, #1
 8009f50:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009f54:	bf00      	nop
 8009f56:	46bd      	mov	sp, r7
 8009f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5c:	4770      	bx	lr

08009f5e <LL_RCC_LSI1_IsReady>:
{
 8009f5e:	b480      	push	{r7}
 8009f60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8009f62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f6a:	f003 0302 	and.w	r3, r3, #2
 8009f6e:	2b02      	cmp	r3, #2
 8009f70:	d101      	bne.n	8009f76 <LL_RCC_LSI1_IsReady+0x18>
 8009f72:	2301      	movs	r3, #1
 8009f74:	e000      	b.n	8009f78 <LL_RCC_LSI1_IsReady+0x1a>
 8009f76:	2300      	movs	r3, #0
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f80:	4770      	bx	lr

08009f82 <LL_RCC_LSI2_Enable>:
{
 8009f82:	b480      	push	{r7}
 8009f84:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8009f86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f92:	f043 0304 	orr.w	r3, r3, #4
 8009f96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009f9a:	bf00      	nop
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr

08009fa4 <LL_RCC_LSI2_Disable>:
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8009fa8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009fb0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009fb4:	f023 0304 	bic.w	r3, r3, #4
 8009fb8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009fbc:	bf00      	nop
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc4:	4770      	bx	lr

08009fc6 <LL_RCC_LSI2_IsReady>:
{
 8009fc6:	b480      	push	{r7}
 8009fc8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8009fca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009fd2:	f003 0308 	and.w	r3, r3, #8
 8009fd6:	2b08      	cmp	r3, #8
 8009fd8:	d101      	bne.n	8009fde <LL_RCC_LSI2_IsReady+0x18>
 8009fda:	2301      	movs	r3, #1
 8009fdc:	e000      	b.n	8009fe0 <LL_RCC_LSI2_IsReady+0x1a>
 8009fde:	2300      	movs	r3, #0
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe8:	4770      	bx	lr

08009fea <LL_RCC_LSI2_SetTrimming>:
{
 8009fea:	b480      	push	{r7}
 8009fec:	b083      	sub	sp, #12
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8009ff2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ff6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ffa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	021b      	lsls	r3, r3, #8
 800a002:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a006:	4313      	orrs	r3, r2
 800a008:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800a00c:	bf00      	nop
 800a00e:	370c      	adds	r7, #12
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <LL_RCC_MSI_Enable>:
{
 800a018:	b480      	push	{r7}
 800a01a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800a01c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a026:	f043 0301 	orr.w	r3, r3, #1
 800a02a:	6013      	str	r3, [r2, #0]
}
 800a02c:	bf00      	nop
 800a02e:	46bd      	mov	sp, r7
 800a030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a034:	4770      	bx	lr

0800a036 <LL_RCC_MSI_Disable>:
{
 800a036:	b480      	push	{r7}
 800a038:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800a03a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a044:	f023 0301 	bic.w	r3, r3, #1
 800a048:	6013      	str	r3, [r2, #0]
}
 800a04a:	bf00      	nop
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr

0800a054 <LL_RCC_MSI_IsReady>:
{
 800a054:	b480      	push	{r7}
 800a056:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800a058:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f003 0302 	and.w	r3, r3, #2
 800a062:	2b02      	cmp	r3, #2
 800a064:	d101      	bne.n	800a06a <LL_RCC_MSI_IsReady+0x16>
 800a066:	2301      	movs	r3, #1
 800a068:	e000      	b.n	800a06c <LL_RCC_MSI_IsReady+0x18>
 800a06a:	2300      	movs	r3, #0
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	46bd      	mov	sp, r7
 800a070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a074:	4770      	bx	lr

0800a076 <LL_RCC_MSI_SetRange>:
{
 800a076:	b480      	push	{r7}
 800a078:	b083      	sub	sp, #12
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800a07e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a088:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	4313      	orrs	r3, r2
 800a090:	600b      	str	r3, [r1, #0]
}
 800a092:	bf00      	nop
 800a094:	370c      	adds	r7, #12
 800a096:	46bd      	mov	sp, r7
 800a098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09c:	4770      	bx	lr

0800a09e <LL_RCC_MSI_GetRange>:
{
 800a09e:	b480      	push	{r7}
 800a0a0:	b083      	sub	sp, #12
 800a0a2:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800a0a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a0ae:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2bb0      	cmp	r3, #176	@ 0xb0
 800a0b4:	d901      	bls.n	800a0ba <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800a0b6:	23b0      	movs	r3, #176	@ 0xb0
 800a0b8:	607b      	str	r3, [r7, #4]
  return msiRange;
 800a0ba:	687b      	ldr	r3, [r7, #4]
}
 800a0bc:	4618      	mov	r0, r3
 800a0be:	370c      	adds	r7, #12
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr

0800a0c8 <LL_RCC_MSI_SetCalibTrimming>:
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b083      	sub	sp, #12
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800a0d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	021b      	lsls	r3, r3, #8
 800a0de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	604b      	str	r3, [r1, #4]
}
 800a0e6:	bf00      	nop
 800a0e8:	370c      	adds	r7, #12
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f0:	4770      	bx	lr

0800a0f2 <LL_RCC_SetSysClkSource>:
{
 800a0f2:	b480      	push	{r7}
 800a0f4:	b083      	sub	sp, #12
 800a0f6:	af00      	add	r7, sp, #0
 800a0f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800a0fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0fe:	689b      	ldr	r3, [r3, #8]
 800a100:	f023 0203 	bic.w	r2, r3, #3
 800a104:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	4313      	orrs	r3, r2
 800a10c:	608b      	str	r3, [r1, #8]
}
 800a10e:	bf00      	nop
 800a110:	370c      	adds	r7, #12
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr

0800a11a <LL_RCC_GetSysClkSource>:
{
 800a11a:	b480      	push	{r7}
 800a11c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800a11e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a122:	689b      	ldr	r3, [r3, #8]
 800a124:	f003 030c 	and.w	r3, r3, #12
}
 800a128:	4618      	mov	r0, r3
 800a12a:	46bd      	mov	sp, r7
 800a12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a130:	4770      	bx	lr

0800a132 <LL_RCC_SetAHBPrescaler>:
{
 800a132:	b480      	push	{r7}
 800a134:	b083      	sub	sp, #12
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800a13a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a13e:	689b      	ldr	r3, [r3, #8]
 800a140:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a144:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	4313      	orrs	r3, r2
 800a14c:	608b      	str	r3, [r1, #8]
}
 800a14e:	bf00      	nop
 800a150:	370c      	adds	r7, #12
 800a152:	46bd      	mov	sp, r7
 800a154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a158:	4770      	bx	lr

0800a15a <LL_C2_RCC_SetAHBPrescaler>:
{
 800a15a:	b480      	push	{r7}
 800a15c:	b083      	sub	sp, #12
 800a15e:	af00      	add	r7, sp, #0
 800a160:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800a162:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a166:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a16a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a16e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	4313      	orrs	r3, r2
 800a176:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800a17a:	bf00      	nop
 800a17c:	370c      	adds	r7, #12
 800a17e:	46bd      	mov	sp, r7
 800a180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a184:	4770      	bx	lr

0800a186 <LL_RCC_SetAHB4Prescaler>:
{
 800a186:	b480      	push	{r7}
 800a188:	b083      	sub	sp, #12
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800a18e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a192:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a196:	f023 020f 	bic.w	r2, r3, #15
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	091b      	lsrs	r3, r3, #4
 800a19e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a1a2:	4313      	orrs	r3, r2
 800a1a4:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800a1a8:	bf00      	nop
 800a1aa:	370c      	adds	r7, #12
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b2:	4770      	bx	lr

0800a1b4 <LL_RCC_SetAPB1Prescaler>:
{
 800a1b4:	b480      	push	{r7}
 800a1b6:	b083      	sub	sp, #12
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800a1bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1c0:	689b      	ldr	r3, [r3, #8]
 800a1c2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a1c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	608b      	str	r3, [r1, #8]
}
 800a1d0:	bf00      	nop
 800a1d2:	370c      	adds	r7, #12
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr

0800a1dc <LL_RCC_SetAPB2Prescaler>:
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b083      	sub	sp, #12
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800a1e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a1e8:	689b      	ldr	r3, [r3, #8]
 800a1ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a1ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	4313      	orrs	r3, r2
 800a1f6:	608b      	str	r3, [r1, #8]
}
 800a1f8:	bf00      	nop
 800a1fa:	370c      	adds	r7, #12
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a202:	4770      	bx	lr

0800a204 <LL_RCC_GetAHBPrescaler>:
{
 800a204:	b480      	push	{r7}
 800a206:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800a208:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a20c:	689b      	ldr	r3, [r3, #8]
 800a20e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a212:	4618      	mov	r0, r3
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr

0800a21c <LL_RCC_GetAHB4Prescaler>:
{
 800a21c:	b480      	push	{r7}
 800a21e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800a220:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a224:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a228:	011b      	lsls	r3, r3, #4
 800a22a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800a22e:	4618      	mov	r0, r3
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <LL_RCC_GetAPB1Prescaler>:
{
 800a238:	b480      	push	{r7}
 800a23a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800a23c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a240:	689b      	ldr	r3, [r3, #8]
 800a242:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800a246:	4618      	mov	r0, r3
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr

0800a250 <LL_RCC_GetAPB2Prescaler>:
{
 800a250:	b480      	push	{r7}
 800a252:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800a254:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a258:	689b      	ldr	r3, [r3, #8]
 800a25a:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800a25e:	4618      	mov	r0, r3
 800a260:	46bd      	mov	sp, r7
 800a262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a266:	4770      	bx	lr

0800a268 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800a268:	b480      	push	{r7}
 800a26a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800a26c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a276:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a27a:	6013      	str	r3, [r2, #0]
}
 800a27c:	bf00      	nop
 800a27e:	46bd      	mov	sp, r7
 800a280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a284:	4770      	bx	lr

0800a286 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800a286:	b480      	push	{r7}
 800a288:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800a28a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a294:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a298:	6013      	str	r3, [r2, #0]
}
 800a29a:	bf00      	nop
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr

0800a2a4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800a2a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a2b6:	d101      	bne.n	800a2bc <LL_RCC_PLL_IsReady+0x18>
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	e000      	b.n	800a2be <LL_RCC_PLL_IsReady+0x1a>
 800a2bc:	2300      	movs	r3, #0
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c6:	4770      	bx	lr

0800a2c8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800a2cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2d0:	68db      	ldr	r3, [r3, #12]
 800a2d2:	0a1b      	lsrs	r3, r3, #8
 800a2d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800a2d8:	4618      	mov	r0, r3
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e0:	4770      	bx	lr

0800a2e2 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800a2e2:	b480      	push	{r7}
 800a2e4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800a2e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2ea:	68db      	ldr	r3, [r3, #12]
 800a2ec:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f8:	4770      	bx	lr

0800a2fa <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800a2fa:	b480      	push	{r7}
 800a2fc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800a2fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a302:	68db      	ldr	r3, [r3, #12]
 800a304:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800a308:	4618      	mov	r0, r3
 800a30a:	46bd      	mov	sp, r7
 800a30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a310:	4770      	bx	lr

0800a312 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800a312:	b480      	push	{r7}
 800a314:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800a316:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a31a:	68db      	ldr	r3, [r3, #12]
 800a31c:	f003 0303 	and.w	r3, r3, #3
}
 800a320:	4618      	mov	r0, r3
 800a322:	46bd      	mov	sp, r7
 800a324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a328:	4770      	bx	lr

0800a32a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800a32a:	b480      	push	{r7}
 800a32c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800a32e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a332:	689b      	ldr	r3, [r3, #8]
 800a334:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a33c:	d101      	bne.n	800a342 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800a33e:	2301      	movs	r3, #1
 800a340:	e000      	b.n	800a344 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800a342:	2300      	movs	r3, #0
}
 800a344:	4618      	mov	r0, r3
 800a346:	46bd      	mov	sp, r7
 800a348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34c:	4770      	bx	lr

0800a34e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800a34e:	b480      	push	{r7}
 800a350:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800a352:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a356:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a35a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a35e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a362:	d101      	bne.n	800a368 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800a364:	2301      	movs	r3, #1
 800a366:	e000      	b.n	800a36a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800a368:	2300      	movs	r3, #0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr

0800a374 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800a374:	b480      	push	{r7}
 800a376:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800a378:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a37c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a380:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a388:	d101      	bne.n	800a38e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800a38a:	2301      	movs	r3, #1
 800a38c:	e000      	b.n	800a390 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800a38e:	2300      	movs	r3, #0
}
 800a390:	4618      	mov	r0, r3
 800a392:	46bd      	mov	sp, r7
 800a394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a398:	4770      	bx	lr

0800a39a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800a39a:	b480      	push	{r7}
 800a39c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800a39e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3a2:	689b      	ldr	r3, [r3, #8]
 800a3a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a3a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a3ac:	d101      	bne.n	800a3b2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	e000      	b.n	800a3b4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800a3b2:	2300      	movs	r3, #0
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr

0800a3be <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800a3be:	b480      	push	{r7}
 800a3c0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800a3c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a3c6:	689b      	ldr	r3, [r3, #8]
 800a3c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a3cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a3d0:	d101      	bne.n	800a3d6 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	e000      	b.n	800a3d8 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800a3d6:	2300      	movs	r3, #0
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e0:	4770      	bx	lr
	...

0800a3e4 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a3e4:	b590      	push	{r4, r7, lr}
 800a3e6:	b08d      	sub	sp, #52	@ 0x34
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d101      	bne.n	800a3f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	e363      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f003 0320 	and.w	r3, r3, #32
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	f000 808d 	beq.w	800a51e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a404:	f7ff fe89 	bl	800a11a <LL_RCC_GetSysClkSource>
 800a408:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a40a:	f7ff ff82 	bl	800a312 <LL_RCC_PLL_GetMainSource>
 800a40e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800a410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a412:	2b00      	cmp	r3, #0
 800a414:	d005      	beq.n	800a422 <HAL_RCC_OscConfig+0x3e>
 800a416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a418:	2b0c      	cmp	r3, #12
 800a41a:	d147      	bne.n	800a4ac <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800a41c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a41e:	2b01      	cmp	r3, #1
 800a420:	d144      	bne.n	800a4ac <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	69db      	ldr	r3, [r3, #28]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d101      	bne.n	800a42e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800a42a:	2301      	movs	r3, #1
 800a42c:	e347      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800a432:	f7ff fe34 	bl	800a09e <LL_RCC_MSI_GetRange>
 800a436:	4603      	mov	r3, r0
 800a438:	429c      	cmp	r4, r3
 800a43a:	d914      	bls.n	800a466 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a440:	4618      	mov	r0, r3
 800a442:	f000 fd2f 	bl	800aea4 <RCC_SetFlashLatencyFromMSIRange>
 800a446:	4603      	mov	r3, r0
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d001      	beq.n	800a450 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800a44c:	2301      	movs	r3, #1
 800a44e:	e336      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a454:	4618      	mov	r0, r3
 800a456:	f7ff fe0e 	bl	800a076 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6a1b      	ldr	r3, [r3, #32]
 800a45e:	4618      	mov	r0, r3
 800a460:	f7ff fe32 	bl	800a0c8 <LL_RCC_MSI_SetCalibTrimming>
 800a464:	e013      	b.n	800a48e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a46a:	4618      	mov	r0, r3
 800a46c:	f7ff fe03 	bl	800a076 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6a1b      	ldr	r3, [r3, #32]
 800a474:	4618      	mov	r0, r3
 800a476:	f7ff fe27 	bl	800a0c8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a47e:	4618      	mov	r0, r3
 800a480:	f000 fd10 	bl	800aea4 <RCC_SetFlashLatencyFromMSIRange>
 800a484:	4603      	mov	r3, r0
 800a486:	2b00      	cmp	r3, #0
 800a488:	d001      	beq.n	800a48e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800a48a:	2301      	movs	r3, #1
 800a48c:	e317      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a48e:	f000 fcc9 	bl	800ae24 <HAL_RCC_GetHCLKFreq>
 800a492:	4603      	mov	r3, r0
 800a494:	4aa4      	ldr	r2, [pc, #656]	@ (800a728 <HAL_RCC_OscConfig+0x344>)
 800a496:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a498:	4ba4      	ldr	r3, [pc, #656]	@ (800a72c <HAL_RCC_OscConfig+0x348>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	4618      	mov	r0, r3
 800a49e:	f7fd ff05 	bl	80082ac <HAL_InitTick>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d039      	beq.n	800a51c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	e308      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	69db      	ldr	r3, [r3, #28]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d01e      	beq.n	800a4f2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a4b4:	f7ff fdb0 	bl	800a018 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a4b8:	f7fd ff46 	bl	8008348 <HAL_GetTick>
 800a4bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800a4be:	e008      	b.n	800a4d2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a4c0:	f7fd ff42 	bl	8008348 <HAL_GetTick>
 800a4c4:	4602      	mov	r2, r0
 800a4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4c8:	1ad3      	subs	r3, r2, r3
 800a4ca:	2b02      	cmp	r3, #2
 800a4cc:	d901      	bls.n	800a4d2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800a4ce:	2303      	movs	r3, #3
 800a4d0:	e2f5      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800a4d2:	f7ff fdbf 	bl	800a054 <LL_RCC_MSI_IsReady>
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d0f1      	beq.n	800a4c0 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f7ff fdc8 	bl	800a076 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6a1b      	ldr	r3, [r3, #32]
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	f7ff fdec 	bl	800a0c8 <LL_RCC_MSI_SetCalibTrimming>
 800a4f0:	e015      	b.n	800a51e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a4f2:	f7ff fda0 	bl	800a036 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a4f6:	f7fd ff27 	bl	8008348 <HAL_GetTick>
 800a4fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800a4fc:	e008      	b.n	800a510 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a4fe:	f7fd ff23 	bl	8008348 <HAL_GetTick>
 800a502:	4602      	mov	r2, r0
 800a504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a506:	1ad3      	subs	r3, r2, r3
 800a508:	2b02      	cmp	r3, #2
 800a50a:	d901      	bls.n	800a510 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800a50c:	2303      	movs	r3, #3
 800a50e:	e2d6      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800a510:	f7ff fda0 	bl	800a054 <LL_RCC_MSI_IsReady>
 800a514:	4603      	mov	r3, r0
 800a516:	2b00      	cmp	r3, #0
 800a518:	d1f1      	bne.n	800a4fe <HAL_RCC_OscConfig+0x11a>
 800a51a:	e000      	b.n	800a51e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800a51c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f003 0301 	and.w	r3, r3, #1
 800a526:	2b00      	cmp	r3, #0
 800a528:	d047      	beq.n	800a5ba <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a52a:	f7ff fdf6 	bl	800a11a <LL_RCC_GetSysClkSource>
 800a52e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a530:	f7ff feef 	bl	800a312 <LL_RCC_PLL_GetMainSource>
 800a534:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800a536:	6a3b      	ldr	r3, [r7, #32]
 800a538:	2b08      	cmp	r3, #8
 800a53a:	d005      	beq.n	800a548 <HAL_RCC_OscConfig+0x164>
 800a53c:	6a3b      	ldr	r3, [r7, #32]
 800a53e:	2b0c      	cmp	r3, #12
 800a540:	d108      	bne.n	800a554 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800a542:	69fb      	ldr	r3, [r7, #28]
 800a544:	2b03      	cmp	r3, #3
 800a546:	d105      	bne.n	800a554 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	685b      	ldr	r3, [r3, #4]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d134      	bne.n	800a5ba <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800a550:	2301      	movs	r3, #1
 800a552:	e2b4      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	685b      	ldr	r3, [r3, #4]
 800a558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a55c:	d102      	bne.n	800a564 <HAL_RCC_OscConfig+0x180>
 800a55e:	f7ff fbdd 	bl	8009d1c <LL_RCC_HSE_Enable>
 800a562:	e001      	b.n	800a568 <HAL_RCC_OscConfig+0x184>
 800a564:	f7ff fbe9 	bl	8009d3a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	685b      	ldr	r3, [r3, #4]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d012      	beq.n	800a596 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a570:	f7fd feea 	bl	8008348 <HAL_GetTick>
 800a574:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800a576:	e008      	b.n	800a58a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a578:	f7fd fee6 	bl	8008348 <HAL_GetTick>
 800a57c:	4602      	mov	r2, r0
 800a57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a580:	1ad3      	subs	r3, r2, r3
 800a582:	2b64      	cmp	r3, #100	@ 0x64
 800a584:	d901      	bls.n	800a58a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800a586:	2303      	movs	r3, #3
 800a588:	e299      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800a58a:	f7ff fbe5 	bl	8009d58 <LL_RCC_HSE_IsReady>
 800a58e:	4603      	mov	r3, r0
 800a590:	2b00      	cmp	r3, #0
 800a592:	d0f1      	beq.n	800a578 <HAL_RCC_OscConfig+0x194>
 800a594:	e011      	b.n	800a5ba <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a596:	f7fd fed7 	bl	8008348 <HAL_GetTick>
 800a59a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800a59c:	e008      	b.n	800a5b0 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a59e:	f7fd fed3 	bl	8008348 <HAL_GetTick>
 800a5a2:	4602      	mov	r2, r0
 800a5a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a6:	1ad3      	subs	r3, r2, r3
 800a5a8:	2b64      	cmp	r3, #100	@ 0x64
 800a5aa:	d901      	bls.n	800a5b0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800a5ac:	2303      	movs	r3, #3
 800a5ae:	e286      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800a5b0:	f7ff fbd2 	bl	8009d58 <LL_RCC_HSE_IsReady>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d1f1      	bne.n	800a59e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f003 0302 	and.w	r3, r3, #2
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d04c      	beq.n	800a660 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5c6:	f7ff fda8 	bl	800a11a <LL_RCC_GetSysClkSource>
 800a5ca:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a5cc:	f7ff fea1 	bl	800a312 <LL_RCC_PLL_GetMainSource>
 800a5d0:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800a5d2:	69bb      	ldr	r3, [r7, #24]
 800a5d4:	2b04      	cmp	r3, #4
 800a5d6:	d005      	beq.n	800a5e4 <HAL_RCC_OscConfig+0x200>
 800a5d8:	69bb      	ldr	r3, [r7, #24]
 800a5da:	2b0c      	cmp	r3, #12
 800a5dc:	d10e      	bne.n	800a5fc <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	2b02      	cmp	r3, #2
 800a5e2:	d10b      	bne.n	800a5fc <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	68db      	ldr	r3, [r3, #12]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d101      	bne.n	800a5f0 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	e266      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	691b      	ldr	r3, [r3, #16]
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f7ff fbf1 	bl	8009ddc <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800a5fa:	e031      	b.n	800a660 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	68db      	ldr	r3, [r3, #12]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d019      	beq.n	800a638 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a604:	f7ff fbba 	bl	8009d7c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a608:	f7fd fe9e 	bl	8008348 <HAL_GetTick>
 800a60c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800a60e:	e008      	b.n	800a622 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a610:	f7fd fe9a 	bl	8008348 <HAL_GetTick>
 800a614:	4602      	mov	r2, r0
 800a616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a618:	1ad3      	subs	r3, r2, r3
 800a61a:	2b02      	cmp	r3, #2
 800a61c:	d901      	bls.n	800a622 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a61e:	2303      	movs	r3, #3
 800a620:	e24d      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800a622:	f7ff fbc9 	bl	8009db8 <LL_RCC_HSI_IsReady>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d0f1      	beq.n	800a610 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	691b      	ldr	r3, [r3, #16]
 800a630:	4618      	mov	r0, r3
 800a632:	f7ff fbd3 	bl	8009ddc <LL_RCC_HSI_SetCalibTrimming>
 800a636:	e013      	b.n	800a660 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a638:	f7ff fbaf 	bl	8009d9a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a63c:	f7fd fe84 	bl	8008348 <HAL_GetTick>
 800a640:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800a642:	e008      	b.n	800a656 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a644:	f7fd fe80 	bl	8008348 <HAL_GetTick>
 800a648:	4602      	mov	r2, r0
 800a64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a64c:	1ad3      	subs	r3, r2, r3
 800a64e:	2b02      	cmp	r3, #2
 800a650:	d901      	bls.n	800a656 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800a652:	2303      	movs	r3, #3
 800a654:	e233      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800a656:	f7ff fbaf 	bl	8009db8 <LL_RCC_HSI_IsReady>
 800a65a:	4603      	mov	r3, r0
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d1f1      	bne.n	800a644 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f003 0308 	and.w	r3, r3, #8
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d106      	bne.n	800a67a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800a674:	2b00      	cmp	r3, #0
 800a676:	f000 80a3 	beq.w	800a7c0 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	695b      	ldr	r3, [r3, #20]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d076      	beq.n	800a770 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	f003 0310 	and.w	r3, r3, #16
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d046      	beq.n	800a71c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800a68e:	f7ff fc66 	bl	8009f5e <LL_RCC_LSI1_IsReady>
 800a692:	4603      	mov	r3, r0
 800a694:	2b00      	cmp	r3, #0
 800a696:	d113      	bne.n	800a6c0 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800a698:	f7ff fc3f 	bl	8009f1a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a69c:	f7fd fe54 	bl	8008348 <HAL_GetTick>
 800a6a0:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800a6a2:	e008      	b.n	800a6b6 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a6a4:	f7fd fe50 	bl	8008348 <HAL_GetTick>
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ac:	1ad3      	subs	r3, r2, r3
 800a6ae:	2b02      	cmp	r3, #2
 800a6b0:	d901      	bls.n	800a6b6 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800a6b2:	2303      	movs	r3, #3
 800a6b4:	e203      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800a6b6:	f7ff fc52 	bl	8009f5e <LL_RCC_LSI1_IsReady>
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d0f1      	beq.n	800a6a4 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800a6c0:	f7ff fc5f 	bl	8009f82 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6c4:	f7fd fe40 	bl	8008348 <HAL_GetTick>
 800a6c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800a6ca:	e008      	b.n	800a6de <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a6cc:	f7fd fe3c 	bl	8008348 <HAL_GetTick>
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d4:	1ad3      	subs	r3, r2, r3
 800a6d6:	2b03      	cmp	r3, #3
 800a6d8:	d901      	bls.n	800a6de <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800a6da:	2303      	movs	r3, #3
 800a6dc:	e1ef      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800a6de:	f7ff fc72 	bl	8009fc6 <LL_RCC_LSI2_IsReady>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d0f1      	beq.n	800a6cc <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	699b      	ldr	r3, [r3, #24]
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f7ff fc7c 	bl	8009fea <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800a6f2:	f7ff fc23 	bl	8009f3c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6f6:	f7fd fe27 	bl	8008348 <HAL_GetTick>
 800a6fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800a6fc:	e008      	b.n	800a710 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a6fe:	f7fd fe23 	bl	8008348 <HAL_GetTick>
 800a702:	4602      	mov	r2, r0
 800a704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a706:	1ad3      	subs	r3, r2, r3
 800a708:	2b02      	cmp	r3, #2
 800a70a:	d901      	bls.n	800a710 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800a70c:	2303      	movs	r3, #3
 800a70e:	e1d6      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800a710:	f7ff fc25 	bl	8009f5e <LL_RCC_LSI1_IsReady>
 800a714:	4603      	mov	r3, r0
 800a716:	2b00      	cmp	r3, #0
 800a718:	d1f1      	bne.n	800a6fe <HAL_RCC_OscConfig+0x31a>
 800a71a:	e051      	b.n	800a7c0 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800a71c:	f7ff fbfd 	bl	8009f1a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a720:	f7fd fe12 	bl	8008348 <HAL_GetTick>
 800a724:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800a726:	e00c      	b.n	800a742 <HAL_RCC_OscConfig+0x35e>
 800a728:	2000000c 	.word	0x2000000c
 800a72c:	20000010 	.word	0x20000010
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a730:	f7fd fe0a 	bl	8008348 <HAL_GetTick>
 800a734:	4602      	mov	r2, r0
 800a736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a738:	1ad3      	subs	r3, r2, r3
 800a73a:	2b02      	cmp	r3, #2
 800a73c:	d901      	bls.n	800a742 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800a73e:	2303      	movs	r3, #3
 800a740:	e1bd      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800a742:	f7ff fc0c 	bl	8009f5e <LL_RCC_LSI1_IsReady>
 800a746:	4603      	mov	r3, r0
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d0f1      	beq.n	800a730 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800a74c:	f7ff fc2a 	bl	8009fa4 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800a750:	e008      	b.n	800a764 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a752:	f7fd fdf9 	bl	8008348 <HAL_GetTick>
 800a756:	4602      	mov	r2, r0
 800a758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a75a:	1ad3      	subs	r3, r2, r3
 800a75c:	2b03      	cmp	r3, #3
 800a75e:	d901      	bls.n	800a764 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800a760:	2303      	movs	r3, #3
 800a762:	e1ac      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800a764:	f7ff fc2f 	bl	8009fc6 <LL_RCC_LSI2_IsReady>
 800a768:	4603      	mov	r3, r0
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d1f1      	bne.n	800a752 <HAL_RCC_OscConfig+0x36e>
 800a76e:	e027      	b.n	800a7c0 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800a770:	f7ff fc18 	bl	8009fa4 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a774:	f7fd fde8 	bl	8008348 <HAL_GetTick>
 800a778:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800a77a:	e008      	b.n	800a78e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a77c:	f7fd fde4 	bl	8008348 <HAL_GetTick>
 800a780:	4602      	mov	r2, r0
 800a782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a784:	1ad3      	subs	r3, r2, r3
 800a786:	2b03      	cmp	r3, #3
 800a788:	d901      	bls.n	800a78e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800a78a:	2303      	movs	r3, #3
 800a78c:	e197      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800a78e:	f7ff fc1a 	bl	8009fc6 <LL_RCC_LSI2_IsReady>
 800a792:	4603      	mov	r3, r0
 800a794:	2b00      	cmp	r3, #0
 800a796:	d1f1      	bne.n	800a77c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800a798:	f7ff fbd0 	bl	8009f3c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a79c:	f7fd fdd4 	bl	8008348 <HAL_GetTick>
 800a7a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a7a2:	e008      	b.n	800a7b6 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a7a4:	f7fd fdd0 	bl	8008348 <HAL_GetTick>
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ac:	1ad3      	subs	r3, r2, r3
 800a7ae:	2b02      	cmp	r3, #2
 800a7b0:	d901      	bls.n	800a7b6 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800a7b2:	2303      	movs	r3, #3
 800a7b4:	e183      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a7b6:	f7ff fbd2 	bl	8009f5e <LL_RCC_LSI1_IsReady>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d1f1      	bne.n	800a7a4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f003 0304 	and.w	r3, r3, #4
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d05b      	beq.n	800a884 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a7cc:	4ba7      	ldr	r3, [pc, #668]	@ (800aa6c <HAL_RCC_OscConfig+0x688>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d114      	bne.n	800a802 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800a7d8:	f7ff fa70 	bl	8009cbc <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a7dc:	f7fd fdb4 	bl	8008348 <HAL_GetTick>
 800a7e0:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a7e2:	e008      	b.n	800a7f6 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a7e4:	f7fd fdb0 	bl	8008348 <HAL_GetTick>
 800a7e8:	4602      	mov	r2, r0
 800a7ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ec:	1ad3      	subs	r3, r2, r3
 800a7ee:	2b02      	cmp	r3, #2
 800a7f0:	d901      	bls.n	800a7f6 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800a7f2:	2303      	movs	r3, #3
 800a7f4:	e163      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a7f6:	4b9d      	ldr	r3, [pc, #628]	@ (800aa6c <HAL_RCC_OscConfig+0x688>)
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d0f0      	beq.n	800a7e4 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	689b      	ldr	r3, [r3, #8]
 800a806:	2b01      	cmp	r3, #1
 800a808:	d102      	bne.n	800a810 <HAL_RCC_OscConfig+0x42c>
 800a80a:	f7ff fb30 	bl	8009e6e <LL_RCC_LSE_Enable>
 800a80e:	e00c      	b.n	800a82a <HAL_RCC_OscConfig+0x446>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	689b      	ldr	r3, [r3, #8]
 800a814:	2b05      	cmp	r3, #5
 800a816:	d104      	bne.n	800a822 <HAL_RCC_OscConfig+0x43e>
 800a818:	f7ff fb4b 	bl	8009eb2 <LL_RCC_LSE_EnableBypass>
 800a81c:	f7ff fb27 	bl	8009e6e <LL_RCC_LSE_Enable>
 800a820:	e003      	b.n	800a82a <HAL_RCC_OscConfig+0x446>
 800a822:	f7ff fb35 	bl	8009e90 <LL_RCC_LSE_Disable>
 800a826:	f7ff fb55 	bl	8009ed4 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d014      	beq.n	800a85c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a832:	f7fd fd89 	bl	8008348 <HAL_GetTick>
 800a836:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800a838:	e00a      	b.n	800a850 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a83a:	f7fd fd85 	bl	8008348 <HAL_GetTick>
 800a83e:	4602      	mov	r2, r0
 800a840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a842:	1ad3      	subs	r3, r2, r3
 800a844:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a848:	4293      	cmp	r3, r2
 800a84a:	d901      	bls.n	800a850 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800a84c:	2303      	movs	r3, #3
 800a84e:	e136      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800a850:	f7ff fb51 	bl	8009ef6 <LL_RCC_LSE_IsReady>
 800a854:	4603      	mov	r3, r0
 800a856:	2b00      	cmp	r3, #0
 800a858:	d0ef      	beq.n	800a83a <HAL_RCC_OscConfig+0x456>
 800a85a:	e013      	b.n	800a884 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a85c:	f7fd fd74 	bl	8008348 <HAL_GetTick>
 800a860:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800a862:	e00a      	b.n	800a87a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a864:	f7fd fd70 	bl	8008348 <HAL_GetTick>
 800a868:	4602      	mov	r2, r0
 800a86a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a86c:	1ad3      	subs	r3, r2, r3
 800a86e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a872:	4293      	cmp	r3, r2
 800a874:	d901      	bls.n	800a87a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800a876:	2303      	movs	r3, #3
 800a878:	e121      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800a87a:	f7ff fb3c 	bl	8009ef6 <LL_RCC_LSE_IsReady>
 800a87e:	4603      	mov	r3, r0
 800a880:	2b00      	cmp	r3, #0
 800a882:	d1ef      	bne.n	800a864 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d02c      	beq.n	800a8ea <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a894:	2b00      	cmp	r3, #0
 800a896:	d014      	beq.n	800a8c2 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a898:	f7ff fab5 	bl	8009e06 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a89c:	f7fd fd54 	bl	8008348 <HAL_GetTick>
 800a8a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800a8a2:	e008      	b.n	800a8b6 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a8a4:	f7fd fd50 	bl	8008348 <HAL_GetTick>
 800a8a8:	4602      	mov	r2, r0
 800a8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ac:	1ad3      	subs	r3, r2, r3
 800a8ae:	2b02      	cmp	r3, #2
 800a8b0:	d901      	bls.n	800a8b6 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800a8b2:	2303      	movs	r3, #3
 800a8b4:	e103      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800a8b6:	f7ff fac8 	bl	8009e4a <LL_RCC_HSI48_IsReady>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d0f1      	beq.n	800a8a4 <HAL_RCC_OscConfig+0x4c0>
 800a8c0:	e013      	b.n	800a8ea <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a8c2:	f7ff fab1 	bl	8009e28 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a8c6:	f7fd fd3f 	bl	8008348 <HAL_GetTick>
 800a8ca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800a8cc:	e008      	b.n	800a8e0 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a8ce:	f7fd fd3b 	bl	8008348 <HAL_GetTick>
 800a8d2:	4602      	mov	r2, r0
 800a8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d6:	1ad3      	subs	r3, r2, r3
 800a8d8:	2b02      	cmp	r3, #2
 800a8da:	d901      	bls.n	800a8e0 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800a8dc:	2303      	movs	r3, #3
 800a8de:	e0ee      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800a8e0:	f7ff fab3 	bl	8009e4a <LL_RCC_HSI48_IsReady>
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d1f1      	bne.n	800a8ce <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	f000 80e4 	beq.w	800aabc <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a8f4:	f7ff fc11 	bl	800a11a <LL_RCC_GetSysClkSource>
 800a8f8:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800a8fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8fe:	68db      	ldr	r3, [r3, #12]
 800a900:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a906:	2b02      	cmp	r3, #2
 800a908:	f040 80b4 	bne.w	800aa74 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	f003 0203 	and.w	r2, r3, #3
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a916:	429a      	cmp	r2, r3
 800a918:	d123      	bne.n	800a962 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a924:	429a      	cmp	r2, r3
 800a926:	d11c      	bne.n	800a962 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	0a1b      	lsrs	r3, r3, #8
 800a92c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a934:	429a      	cmp	r2, r3
 800a936:	d114      	bne.n	800a962 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800a942:	429a      	cmp	r2, r3
 800a944:	d10d      	bne.n	800a962 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a950:	429a      	cmp	r2, r3
 800a952:	d106      	bne.n	800a962 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a95e:	429a      	cmp	r2, r3
 800a960:	d05d      	beq.n	800aa1e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a962:	693b      	ldr	r3, [r7, #16]
 800a964:	2b0c      	cmp	r3, #12
 800a966:	d058      	beq.n	800aa1a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a968:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a972:	2b00      	cmp	r3, #0
 800a974:	d001      	beq.n	800a97a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800a976:	2301      	movs	r3, #1
 800a978:	e0a1      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a97a:	f7ff fc84 	bl	800a286 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a97e:	f7fd fce3 	bl	8008348 <HAL_GetTick>
 800a982:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a984:	e008      	b.n	800a998 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a986:	f7fd fcdf 	bl	8008348 <HAL_GetTick>
 800a98a:	4602      	mov	r2, r0
 800a98c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a98e:	1ad3      	subs	r3, r2, r3
 800a990:	2b02      	cmp	r3, #2
 800a992:	d901      	bls.n	800a998 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800a994:	2303      	movs	r3, #3
 800a996:	e092      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a998:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d1ef      	bne.n	800a986 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a9a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9aa:	68da      	ldr	r2, [r3, #12]
 800a9ac:	4b30      	ldr	r3, [pc, #192]	@ (800aa70 <HAL_RCC_OscConfig+0x68c>)
 800a9ae:	4013      	ands	r3, r2
 800a9b0:	687a      	ldr	r2, [r7, #4]
 800a9b2:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800a9b4:	687a      	ldr	r2, [r7, #4]
 800a9b6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a9b8:	4311      	orrs	r1, r2
 800a9ba:	687a      	ldr	r2, [r7, #4]
 800a9bc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a9be:	0212      	lsls	r2, r2, #8
 800a9c0:	4311      	orrs	r1, r2
 800a9c2:	687a      	ldr	r2, [r7, #4]
 800a9c4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a9c6:	4311      	orrs	r1, r2
 800a9c8:	687a      	ldr	r2, [r7, #4]
 800a9ca:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a9cc:	4311      	orrs	r1, r2
 800a9ce:	687a      	ldr	r2, [r7, #4]
 800a9d0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800a9d2:	430a      	orrs	r2, r1
 800a9d4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a9dc:	f7ff fc44 	bl	800a268 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a9e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a9e4:	68db      	ldr	r3, [r3, #12]
 800a9e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a9ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a9ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a9f0:	f7fd fcaa 	bl	8008348 <HAL_GetTick>
 800a9f4:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a9f6:	e008      	b.n	800aa0a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9f8:	f7fd fca6 	bl	8008348 <HAL_GetTick>
 800a9fc:	4602      	mov	r2, r0
 800a9fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa00:	1ad3      	subs	r3, r2, r3
 800aa02:	2b02      	cmp	r3, #2
 800aa04:	d901      	bls.n	800aa0a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800aa06:	2303      	movs	r3, #3
 800aa08:	e059      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d0ef      	beq.n	800a9f8 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800aa18:	e050      	b.n	800aabc <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800aa1a:	2301      	movs	r3, #1
 800aa1c:	e04f      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d147      	bne.n	800aabc <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800aa2c:	f7ff fc1c 	bl	800a268 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800aa30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa34:	68db      	ldr	r3, [r3, #12]
 800aa36:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800aa3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aa3e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800aa40:	f7fd fc82 	bl	8008348 <HAL_GetTick>
 800aa44:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa46:	e008      	b.n	800aa5a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa48:	f7fd fc7e 	bl	8008348 <HAL_GetTick>
 800aa4c:	4602      	mov	r2, r0
 800aa4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa50:	1ad3      	subs	r3, r2, r3
 800aa52:	2b02      	cmp	r3, #2
 800aa54:	d901      	bls.n	800aa5a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800aa56:	2303      	movs	r3, #3
 800aa58:	e031      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800aa5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d0ef      	beq.n	800aa48 <HAL_RCC_OscConfig+0x664>
 800aa68:	e028      	b.n	800aabc <HAL_RCC_OscConfig+0x6d8>
 800aa6a:	bf00      	nop
 800aa6c:	58000400 	.word	0x58000400
 800aa70:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	2b0c      	cmp	r3, #12
 800aa78:	d01e      	beq.n	800aab8 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa7a:	f7ff fc04 	bl	800a286 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa7e:	f7fd fc63 	bl	8008348 <HAL_GetTick>
 800aa82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa84:	e008      	b.n	800aa98 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa86:	f7fd fc5f 	bl	8008348 <HAL_GetTick>
 800aa8a:	4602      	mov	r2, r0
 800aa8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa8e:	1ad3      	subs	r3, r2, r3
 800aa90:	2b02      	cmp	r3, #2
 800aa92:	d901      	bls.n	800aa98 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800aa94:	2303      	movs	r3, #3
 800aa96:	e012      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800aa98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d1ef      	bne.n	800aa86 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800aaa6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aaaa:	68da      	ldr	r2, [r3, #12]
 800aaac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800aab0:	4b05      	ldr	r3, [pc, #20]	@ (800aac8 <HAL_RCC_OscConfig+0x6e4>)
 800aab2:	4013      	ands	r3, r2
 800aab4:	60cb      	str	r3, [r1, #12]
 800aab6:	e001      	b.n	800aabc <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800aab8:	2301      	movs	r3, #1
 800aaba:	e000      	b.n	800aabe <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800aabc:	2300      	movs	r3, #0
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3734      	adds	r7, #52	@ 0x34
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd90      	pop	{r4, r7, pc}
 800aac6:	bf00      	nop
 800aac8:	eefefffc 	.word	0xeefefffc

0800aacc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b084      	sub	sp, #16
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
 800aad4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d101      	bne.n	800aae0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aadc:	2301      	movs	r3, #1
 800aade:	e12d      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800aae0:	4b98      	ldr	r3, [pc, #608]	@ (800ad44 <HAL_RCC_ClockConfig+0x278>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f003 0307 	and.w	r3, r3, #7
 800aae8:	683a      	ldr	r2, [r7, #0]
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d91b      	bls.n	800ab26 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aaee:	4b95      	ldr	r3, [pc, #596]	@ (800ad44 <HAL_RCC_ClockConfig+0x278>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f023 0207 	bic.w	r2, r3, #7
 800aaf6:	4993      	ldr	r1, [pc, #588]	@ (800ad44 <HAL_RCC_ClockConfig+0x278>)
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	4313      	orrs	r3, r2
 800aafc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aafe:	f7fd fc23 	bl	8008348 <HAL_GetTick>
 800ab02:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab04:	e008      	b.n	800ab18 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800ab06:	f7fd fc1f 	bl	8008348 <HAL_GetTick>
 800ab0a:	4602      	mov	r2, r0
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	1ad3      	subs	r3, r2, r3
 800ab10:	2b02      	cmp	r3, #2
 800ab12:	d901      	bls.n	800ab18 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800ab14:	2303      	movs	r3, #3
 800ab16:	e111      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab18:	4b8a      	ldr	r3, [pc, #552]	@ (800ad44 <HAL_RCC_ClockConfig+0x278>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f003 0307 	and.w	r3, r3, #7
 800ab20:	683a      	ldr	r2, [r7, #0]
 800ab22:	429a      	cmp	r2, r3
 800ab24:	d1ef      	bne.n	800ab06 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f003 0302 	and.w	r3, r3, #2
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d016      	beq.n	800ab60 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	689b      	ldr	r3, [r3, #8]
 800ab36:	4618      	mov	r0, r3
 800ab38:	f7ff fafb 	bl	800a132 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ab3c:	f7fd fc04 	bl	8008348 <HAL_GetTick>
 800ab40:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800ab42:	e008      	b.n	800ab56 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ab44:	f7fd fc00 	bl	8008348 <HAL_GetTick>
 800ab48:	4602      	mov	r2, r0
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	1ad3      	subs	r3, r2, r3
 800ab4e:	2b02      	cmp	r3, #2
 800ab50:	d901      	bls.n	800ab56 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800ab52:	2303      	movs	r3, #3
 800ab54:	e0f2      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800ab56:	f7ff fbe8 	bl	800a32a <LL_RCC_IsActiveFlag_HPRE>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d0f1      	beq.n	800ab44 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f003 0320 	and.w	r3, r3, #32
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d016      	beq.n	800ab9a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	695b      	ldr	r3, [r3, #20]
 800ab70:	4618      	mov	r0, r3
 800ab72:	f7ff faf2 	bl	800a15a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ab76:	f7fd fbe7 	bl	8008348 <HAL_GetTick>
 800ab7a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800ab7c:	e008      	b.n	800ab90 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ab7e:	f7fd fbe3 	bl	8008348 <HAL_GetTick>
 800ab82:	4602      	mov	r2, r0
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	1ad3      	subs	r3, r2, r3
 800ab88:	2b02      	cmp	r3, #2
 800ab8a:	d901      	bls.n	800ab90 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800ab8c:	2303      	movs	r3, #3
 800ab8e:	e0d5      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800ab90:	f7ff fbdd 	bl	800a34e <LL_RCC_IsActiveFlag_C2HPRE>
 800ab94:	4603      	mov	r3, r0
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d0f1      	beq.n	800ab7e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d016      	beq.n	800abd4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	699b      	ldr	r3, [r3, #24]
 800abaa:	4618      	mov	r0, r3
 800abac:	f7ff faeb 	bl	800a186 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800abb0:	f7fd fbca 	bl	8008348 <HAL_GetTick>
 800abb4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800abb6:	e008      	b.n	800abca <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800abb8:	f7fd fbc6 	bl	8008348 <HAL_GetTick>
 800abbc:	4602      	mov	r2, r0
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	1ad3      	subs	r3, r2, r3
 800abc2:	2b02      	cmp	r3, #2
 800abc4:	d901      	bls.n	800abca <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800abc6:	2303      	movs	r3, #3
 800abc8:	e0b8      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800abca:	f7ff fbd3 	bl	800a374 <LL_RCC_IsActiveFlag_SHDHPRE>
 800abce:	4603      	mov	r3, r0
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d0f1      	beq.n	800abb8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	f003 0304 	and.w	r3, r3, #4
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d016      	beq.n	800ac0e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	68db      	ldr	r3, [r3, #12]
 800abe4:	4618      	mov	r0, r3
 800abe6:	f7ff fae5 	bl	800a1b4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800abea:	f7fd fbad 	bl	8008348 <HAL_GetTick>
 800abee:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800abf0:	e008      	b.n	800ac04 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800abf2:	f7fd fba9 	bl	8008348 <HAL_GetTick>
 800abf6:	4602      	mov	r2, r0
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	1ad3      	subs	r3, r2, r3
 800abfc:	2b02      	cmp	r3, #2
 800abfe:	d901      	bls.n	800ac04 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800ac00:	2303      	movs	r3, #3
 800ac02:	e09b      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800ac04:	f7ff fbc9 	bl	800a39a <LL_RCC_IsActiveFlag_PPRE1>
 800ac08:	4603      	mov	r3, r0
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d0f1      	beq.n	800abf2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f003 0308 	and.w	r3, r3, #8
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d017      	beq.n	800ac4a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	691b      	ldr	r3, [r3, #16]
 800ac1e:	00db      	lsls	r3, r3, #3
 800ac20:	4618      	mov	r0, r3
 800ac22:	f7ff fadb 	bl	800a1dc <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ac26:	f7fd fb8f 	bl	8008348 <HAL_GetTick>
 800ac2a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800ac2c:	e008      	b.n	800ac40 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ac2e:	f7fd fb8b 	bl	8008348 <HAL_GetTick>
 800ac32:	4602      	mov	r2, r0
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	1ad3      	subs	r3, r2, r3
 800ac38:	2b02      	cmp	r3, #2
 800ac3a:	d901      	bls.n	800ac40 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800ac3c:	2303      	movs	r3, #3
 800ac3e:	e07d      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800ac40:	f7ff fbbd 	bl	800a3be <LL_RCC_IsActiveFlag_PPRE2>
 800ac44:	4603      	mov	r3, r0
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d0f1      	beq.n	800ac2e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	f003 0301 	and.w	r3, r3, #1
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d043      	beq.n	800acde <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	685b      	ldr	r3, [r3, #4]
 800ac5a:	2b02      	cmp	r3, #2
 800ac5c:	d106      	bne.n	800ac6c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800ac5e:	f7ff f87b 	bl	8009d58 <LL_RCC_HSE_IsReady>
 800ac62:	4603      	mov	r3, r0
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d11e      	bne.n	800aca6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ac68:	2301      	movs	r3, #1
 800ac6a:	e067      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	2b03      	cmp	r3, #3
 800ac72:	d106      	bne.n	800ac82 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800ac74:	f7ff fb16 	bl	800a2a4 <LL_RCC_PLL_IsReady>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d113      	bne.n	800aca6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ac7e:	2301      	movs	r3, #1
 800ac80:	e05c      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d106      	bne.n	800ac98 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800ac8a:	f7ff f9e3 	bl	800a054 <LL_RCC_MSI_IsReady>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d108      	bne.n	800aca6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ac94:	2301      	movs	r3, #1
 800ac96:	e051      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800ac98:	f7ff f88e 	bl	8009db8 <LL_RCC_HSI_IsReady>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d101      	bne.n	800aca6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800aca2:	2301      	movs	r3, #1
 800aca4:	e04a      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	685b      	ldr	r3, [r3, #4]
 800acaa:	4618      	mov	r0, r3
 800acac:	f7ff fa21 	bl	800a0f2 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800acb0:	f7fd fb4a 	bl	8008348 <HAL_GetTick>
 800acb4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acb6:	e00a      	b.n	800acce <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800acb8:	f7fd fb46 	bl	8008348 <HAL_GetTick>
 800acbc:	4602      	mov	r2, r0
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	1ad3      	subs	r3, r2, r3
 800acc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d901      	bls.n	800acce <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800acca:	2303      	movs	r3, #3
 800accc:	e036      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acce:	f7ff fa24 	bl	800a11a <LL_RCC_GetSysClkSource>
 800acd2:	4602      	mov	r2, r0
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	685b      	ldr	r3, [r3, #4]
 800acd8:	009b      	lsls	r3, r3, #2
 800acda:	429a      	cmp	r2, r3
 800acdc:	d1ec      	bne.n	800acb8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800acde:	4b19      	ldr	r3, [pc, #100]	@ (800ad44 <HAL_RCC_ClockConfig+0x278>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f003 0307 	and.w	r3, r3, #7
 800ace6:	683a      	ldr	r2, [r7, #0]
 800ace8:	429a      	cmp	r2, r3
 800acea:	d21b      	bcs.n	800ad24 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800acec:	4b15      	ldr	r3, [pc, #84]	@ (800ad44 <HAL_RCC_ClockConfig+0x278>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f023 0207 	bic.w	r2, r3, #7
 800acf4:	4913      	ldr	r1, [pc, #76]	@ (800ad44 <HAL_RCC_ClockConfig+0x278>)
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	4313      	orrs	r3, r2
 800acfa:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800acfc:	f7fd fb24 	bl	8008348 <HAL_GetTick>
 800ad00:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad02:	e008      	b.n	800ad16 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800ad04:	f7fd fb20 	bl	8008348 <HAL_GetTick>
 800ad08:	4602      	mov	r2, r0
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	1ad3      	subs	r3, r2, r3
 800ad0e:	2b02      	cmp	r3, #2
 800ad10:	d901      	bls.n	800ad16 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800ad12:	2303      	movs	r3, #3
 800ad14:	e012      	b.n	800ad3c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad16:	4b0b      	ldr	r3, [pc, #44]	@ (800ad44 <HAL_RCC_ClockConfig+0x278>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f003 0307 	and.w	r3, r3, #7
 800ad1e:	683a      	ldr	r2, [r7, #0]
 800ad20:	429a      	cmp	r2, r3
 800ad22:	d1ef      	bne.n	800ad04 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800ad24:	f000 f87e 	bl	800ae24 <HAL_RCC_GetHCLKFreq>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	4a07      	ldr	r2, [pc, #28]	@ (800ad48 <HAL_RCC_ClockConfig+0x27c>)
 800ad2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800ad2e:	f7fd fb17 	bl	8008360 <HAL_GetTickPrio>
 800ad32:	4603      	mov	r3, r0
 800ad34:	4618      	mov	r0, r3
 800ad36:	f7fd fab9 	bl	80082ac <HAL_InitTick>
 800ad3a:	4603      	mov	r3, r0
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3710      	adds	r7, #16
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}
 800ad44:	58004000 	.word	0x58004000
 800ad48:	2000000c 	.word	0x2000000c

0800ad4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ad4c:	b590      	push	{r4, r7, lr}
 800ad4e:	b085      	sub	sp, #20
 800ad50:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ad52:	f7ff f9e2 	bl	800a11a <LL_RCC_GetSysClkSource>
 800ad56:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d10a      	bne.n	800ad74 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800ad5e:	f7ff f99e 	bl	800a09e <LL_RCC_MSI_GetRange>
 800ad62:	4603      	mov	r3, r0
 800ad64:	091b      	lsrs	r3, r3, #4
 800ad66:	f003 030f 	and.w	r3, r3, #15
 800ad6a:	4a2b      	ldr	r2, [pc, #172]	@ (800ae18 <HAL_RCC_GetSysClockFreq+0xcc>)
 800ad6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad70:	60fb      	str	r3, [r7, #12]
 800ad72:	e04b      	b.n	800ae0c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2b04      	cmp	r3, #4
 800ad78:	d102      	bne.n	800ad80 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800ad7a:	4b28      	ldr	r3, [pc, #160]	@ (800ae1c <HAL_RCC_GetSysClockFreq+0xd0>)
 800ad7c:	60fb      	str	r3, [r7, #12]
 800ad7e:	e045      	b.n	800ae0c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	2b08      	cmp	r3, #8
 800ad84:	d10a      	bne.n	800ad9c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800ad86:	f7fe ffb7 	bl	8009cf8 <LL_RCC_HSE_IsEnabledDiv2>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	2b01      	cmp	r3, #1
 800ad8e:	d102      	bne.n	800ad96 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800ad90:	4b22      	ldr	r3, [pc, #136]	@ (800ae1c <HAL_RCC_GetSysClockFreq+0xd0>)
 800ad92:	60fb      	str	r3, [r7, #12]
 800ad94:	e03a      	b.n	800ae0c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800ad96:	4b22      	ldr	r3, [pc, #136]	@ (800ae20 <HAL_RCC_GetSysClockFreq+0xd4>)
 800ad98:	60fb      	str	r3, [r7, #12]
 800ad9a:	e037      	b.n	800ae0c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800ad9c:	f7ff fab9 	bl	800a312 <LL_RCC_PLL_GetMainSource>
 800ada0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	2b02      	cmp	r3, #2
 800ada6:	d003      	beq.n	800adb0 <HAL_RCC_GetSysClockFreq+0x64>
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	2b03      	cmp	r3, #3
 800adac:	d003      	beq.n	800adb6 <HAL_RCC_GetSysClockFreq+0x6a>
 800adae:	e00d      	b.n	800adcc <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800adb0:	4b1a      	ldr	r3, [pc, #104]	@ (800ae1c <HAL_RCC_GetSysClockFreq+0xd0>)
 800adb2:	60bb      	str	r3, [r7, #8]
        break;
 800adb4:	e015      	b.n	800ade2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800adb6:	f7fe ff9f 	bl	8009cf8 <LL_RCC_HSE_IsEnabledDiv2>
 800adba:	4603      	mov	r3, r0
 800adbc:	2b01      	cmp	r3, #1
 800adbe:	d102      	bne.n	800adc6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800adc0:	4b16      	ldr	r3, [pc, #88]	@ (800ae1c <HAL_RCC_GetSysClockFreq+0xd0>)
 800adc2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800adc4:	e00d      	b.n	800ade2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800adc6:	4b16      	ldr	r3, [pc, #88]	@ (800ae20 <HAL_RCC_GetSysClockFreq+0xd4>)
 800adc8:	60bb      	str	r3, [r7, #8]
        break;
 800adca:	e00a      	b.n	800ade2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800adcc:	f7ff f967 	bl	800a09e <LL_RCC_MSI_GetRange>
 800add0:	4603      	mov	r3, r0
 800add2:	091b      	lsrs	r3, r3, #4
 800add4:	f003 030f 	and.w	r3, r3, #15
 800add8:	4a0f      	ldr	r2, [pc, #60]	@ (800ae18 <HAL_RCC_GetSysClockFreq+0xcc>)
 800adda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800adde:	60bb      	str	r3, [r7, #8]
        break;
 800ade0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800ade2:	f7ff fa71 	bl	800a2c8 <LL_RCC_PLL_GetN>
 800ade6:	4602      	mov	r2, r0
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	fb03 f402 	mul.w	r4, r3, r2
 800adee:	f7ff fa84 	bl	800a2fa <LL_RCC_PLL_GetDivider>
 800adf2:	4603      	mov	r3, r0
 800adf4:	091b      	lsrs	r3, r3, #4
 800adf6:	3301      	adds	r3, #1
 800adf8:	fbb4 f4f3 	udiv	r4, r4, r3
 800adfc:	f7ff fa71 	bl	800a2e2 <LL_RCC_PLL_GetR>
 800ae00:	4603      	mov	r3, r0
 800ae02:	0f5b      	lsrs	r3, r3, #29
 800ae04:	3301      	adds	r3, #1
 800ae06:	fbb4 f3f3 	udiv	r3, r4, r3
 800ae0a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
}
 800ae0e:	4618      	mov	r0, r3
 800ae10:	3714      	adds	r7, #20
 800ae12:	46bd      	mov	sp, r7
 800ae14:	bd90      	pop	{r4, r7, pc}
 800ae16:	bf00      	nop
 800ae18:	08014c60 	.word	0x08014c60
 800ae1c:	00f42400 	.word	0x00f42400
 800ae20:	01e84800 	.word	0x01e84800

0800ae24 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ae24:	b598      	push	{r3, r4, r7, lr}
 800ae26:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800ae28:	f7ff ff90 	bl	800ad4c <HAL_RCC_GetSysClockFreq>
 800ae2c:	4604      	mov	r4, r0
 800ae2e:	f7ff f9e9 	bl	800a204 <LL_RCC_GetAHBPrescaler>
 800ae32:	4603      	mov	r3, r0
 800ae34:	091b      	lsrs	r3, r3, #4
 800ae36:	f003 030f 	and.w	r3, r3, #15
 800ae3a:	4a03      	ldr	r2, [pc, #12]	@ (800ae48 <HAL_RCC_GetHCLKFreq+0x24>)
 800ae3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae40:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	bd98      	pop	{r3, r4, r7, pc}
 800ae48:	08014c00 	.word	0x08014c00

0800ae4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ae4c:	b598      	push	{r3, r4, r7, lr}
 800ae4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800ae50:	f7ff ffe8 	bl	800ae24 <HAL_RCC_GetHCLKFreq>
 800ae54:	4604      	mov	r4, r0
 800ae56:	f7ff f9ef 	bl	800a238 <LL_RCC_GetAPB1Prescaler>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	0a1b      	lsrs	r3, r3, #8
 800ae5e:	f003 0307 	and.w	r3, r3, #7
 800ae62:	4a04      	ldr	r2, [pc, #16]	@ (800ae74 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ae64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae68:	f003 031f 	and.w	r3, r3, #31
 800ae6c:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	bd98      	pop	{r3, r4, r7, pc}
 800ae74:	08014c40 	.word	0x08014c40

0800ae78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ae78:	b598      	push	{r3, r4, r7, lr}
 800ae7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800ae7c:	f7ff ffd2 	bl	800ae24 <HAL_RCC_GetHCLKFreq>
 800ae80:	4604      	mov	r4, r0
 800ae82:	f7ff f9e5 	bl	800a250 <LL_RCC_GetAPB2Prescaler>
 800ae86:	4603      	mov	r3, r0
 800ae88:	0adb      	lsrs	r3, r3, #11
 800ae8a:	f003 0307 	and.w	r3, r3, #7
 800ae8e:	4a04      	ldr	r2, [pc, #16]	@ (800aea0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ae90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae94:	f003 031f 	and.w	r3, r3, #31
 800ae98:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	bd98      	pop	{r3, r4, r7, pc}
 800aea0:	08014c40 	.word	0x08014c40

0800aea4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800aea4:	b590      	push	{r4, r7, lr}
 800aea6:	b085      	sub	sp, #20
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2bb0      	cmp	r3, #176	@ 0xb0
 800aeb0:	d903      	bls.n	800aeba <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800aeb2:	4b15      	ldr	r3, [pc, #84]	@ (800af08 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800aeb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeb6:	60fb      	str	r3, [r7, #12]
 800aeb8:	e007      	b.n	800aeca <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	091b      	lsrs	r3, r3, #4
 800aebe:	f003 030f 	and.w	r3, r3, #15
 800aec2:	4a11      	ldr	r2, [pc, #68]	@ (800af08 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800aec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aec8:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800aeca:	f7ff f9a7 	bl	800a21c <LL_RCC_GetAHB4Prescaler>
 800aece:	4603      	mov	r3, r0
 800aed0:	091b      	lsrs	r3, r3, #4
 800aed2:	f003 030f 	and.w	r3, r3, #15
 800aed6:	4a0d      	ldr	r2, [pc, #52]	@ (800af0c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800aed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aedc:	68fa      	ldr	r2, [r7, #12]
 800aede:	fbb2 f3f3 	udiv	r3, r2, r3
 800aee2:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	4a0a      	ldr	r2, [pc, #40]	@ (800af10 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800aee8:	fba2 2303 	umull	r2, r3, r2, r3
 800aeec:	0c9c      	lsrs	r4, r3, #18
 800aeee:	f7fe fef5 	bl	8009cdc <HAL_PWREx_GetVoltageRange>
 800aef2:	4603      	mov	r3, r0
 800aef4:	4619      	mov	r1, r3
 800aef6:	4620      	mov	r0, r4
 800aef8:	f000 f80c 	bl	800af14 <RCC_SetFlashLatency>
 800aefc:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3714      	adds	r7, #20
 800af02:	46bd      	mov	sp, r7
 800af04:	bd90      	pop	{r4, r7, pc}
 800af06:	bf00      	nop
 800af08:	08014c60 	.word	0x08014c60
 800af0c:	08014c00 	.word	0x08014c00
 800af10:	431bde83 	.word	0x431bde83

0800af14 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800af14:	b590      	push	{r4, r7, lr}
 800af16:	b093      	sub	sp, #76	@ 0x4c
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
 800af1c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800af1e:	4b37      	ldr	r3, [pc, #220]	@ (800affc <RCC_SetFlashLatency+0xe8>)
 800af20:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800af24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800af26:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800af2a:	4a35      	ldr	r2, [pc, #212]	@ (800b000 <RCC_SetFlashLatency+0xec>)
 800af2c:	f107 031c 	add.w	r3, r7, #28
 800af30:	ca07      	ldmia	r2, {r0, r1, r2}
 800af32:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800af36:	4b33      	ldr	r3, [pc, #204]	@ (800b004 <RCC_SetFlashLatency+0xf0>)
 800af38:	f107 040c 	add.w	r4, r7, #12
 800af3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800af3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800af42:	2300      	movs	r3, #0
 800af44:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af4c:	d11a      	bne.n	800af84 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800af4e:	2300      	movs	r3, #0
 800af50:	643b      	str	r3, [r7, #64]	@ 0x40
 800af52:	e013      	b.n	800af7c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800af54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af56:	009b      	lsls	r3, r3, #2
 800af58:	3348      	adds	r3, #72	@ 0x48
 800af5a:	443b      	add	r3, r7
 800af5c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800af60:	687a      	ldr	r2, [r7, #4]
 800af62:	429a      	cmp	r2, r3
 800af64:	d807      	bhi.n	800af76 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800af66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af68:	009b      	lsls	r3, r3, #2
 800af6a:	3348      	adds	r3, #72	@ 0x48
 800af6c:	443b      	add	r3, r7
 800af6e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800af72:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800af74:	e020      	b.n	800afb8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800af76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af78:	3301      	adds	r3, #1
 800af7a:	643b      	str	r3, [r7, #64]	@ 0x40
 800af7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af7e:	2b03      	cmp	r3, #3
 800af80:	d9e8      	bls.n	800af54 <RCC_SetFlashLatency+0x40>
 800af82:	e019      	b.n	800afb8 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800af84:	2300      	movs	r3, #0
 800af86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af88:	e013      	b.n	800afb2 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800af8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af8c:	009b      	lsls	r3, r3, #2
 800af8e:	3348      	adds	r3, #72	@ 0x48
 800af90:	443b      	add	r3, r7
 800af92:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800af96:	687a      	ldr	r2, [r7, #4]
 800af98:	429a      	cmp	r2, r3
 800af9a:	d807      	bhi.n	800afac <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800af9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af9e:	009b      	lsls	r3, r3, #2
 800afa0:	3348      	adds	r3, #72	@ 0x48
 800afa2:	443b      	add	r3, r7
 800afa4:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800afa8:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800afaa:	e005      	b.n	800afb8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800afac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afae:	3301      	adds	r3, #1
 800afb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800afb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afb4:	2b02      	cmp	r3, #2
 800afb6:	d9e8      	bls.n	800af8a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800afb8:	4b13      	ldr	r3, [pc, #76]	@ (800b008 <RCC_SetFlashLatency+0xf4>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f023 0207 	bic.w	r2, r3, #7
 800afc0:	4911      	ldr	r1, [pc, #68]	@ (800b008 <RCC_SetFlashLatency+0xf4>)
 800afc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afc4:	4313      	orrs	r3, r2
 800afc6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800afc8:	f7fd f9be 	bl	8008348 <HAL_GetTick>
 800afcc:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800afce:	e008      	b.n	800afe2 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800afd0:	f7fd f9ba 	bl	8008348 <HAL_GetTick>
 800afd4:	4602      	mov	r2, r0
 800afd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afd8:	1ad3      	subs	r3, r2, r3
 800afda:	2b02      	cmp	r3, #2
 800afdc:	d901      	bls.n	800afe2 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800afde:	2303      	movs	r3, #3
 800afe0:	e007      	b.n	800aff2 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800afe2:	4b09      	ldr	r3, [pc, #36]	@ (800b008 <RCC_SetFlashLatency+0xf4>)
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f003 0307 	and.w	r3, r3, #7
 800afea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afec:	429a      	cmp	r2, r3
 800afee:	d1ef      	bne.n	800afd0 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800aff0:	2300      	movs	r3, #0
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	374c      	adds	r7, #76	@ 0x4c
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd90      	pop	{r4, r7, pc}
 800affa:	bf00      	nop
 800affc:	0801477c 	.word	0x0801477c
 800b000:	0801478c 	.word	0x0801478c
 800b004:	08014798 	.word	0x08014798
 800b008:	58004000 	.word	0x58004000

0800b00c <LL_RCC_LSE_IsEnabled>:
{
 800b00c:	b480      	push	{r7}
 800b00e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800b010:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b018:	f003 0301 	and.w	r3, r3, #1
 800b01c:	2b01      	cmp	r3, #1
 800b01e:	d101      	bne.n	800b024 <LL_RCC_LSE_IsEnabled+0x18>
 800b020:	2301      	movs	r3, #1
 800b022:	e000      	b.n	800b026 <LL_RCC_LSE_IsEnabled+0x1a>
 800b024:	2300      	movs	r3, #0
}
 800b026:	4618      	mov	r0, r3
 800b028:	46bd      	mov	sp, r7
 800b02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02e:	4770      	bx	lr

0800b030 <LL_RCC_LSE_IsReady>:
{
 800b030:	b480      	push	{r7}
 800b032:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800b034:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b038:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b03c:	f003 0302 	and.w	r3, r3, #2
 800b040:	2b02      	cmp	r3, #2
 800b042:	d101      	bne.n	800b048 <LL_RCC_LSE_IsReady+0x18>
 800b044:	2301      	movs	r3, #1
 800b046:	e000      	b.n	800b04a <LL_RCC_LSE_IsReady+0x1a>
 800b048:	2300      	movs	r3, #0
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	46bd      	mov	sp, r7
 800b04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b052:	4770      	bx	lr

0800b054 <LL_RCC_SetRFWKPClockSource>:
{
 800b054:	b480      	push	{r7}
 800b056:	b083      	sub	sp, #12
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800b05c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b060:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b064:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800b068:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	4313      	orrs	r3, r2
 800b070:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800b074:	bf00      	nop
 800b076:	370c      	adds	r7, #12
 800b078:	46bd      	mov	sp, r7
 800b07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07e:	4770      	bx	lr

0800b080 <LL_RCC_SetSMPSClockSource>:
{
 800b080:	b480      	push	{r7}
 800b082:	b083      	sub	sp, #12
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800b088:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b08c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b08e:	f023 0203 	bic.w	r2, r3, #3
 800b092:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	4313      	orrs	r3, r2
 800b09a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800b09c:	bf00      	nop
 800b09e:	370c      	adds	r7, #12
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a6:	4770      	bx	lr

0800b0a8 <LL_RCC_SetSMPSPrescaler>:
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b083      	sub	sp, #12
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800b0b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b0b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0b6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800b0ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800b0c4:	bf00      	nop
 800b0c6:	370c      	adds	r7, #12
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ce:	4770      	bx	lr

0800b0d0 <LL_RCC_SetUSARTClockSource>:
{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b083      	sub	sp, #12
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800b0d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b0dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0e0:	f023 0203 	bic.w	r2, r3, #3
 800b0e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	4313      	orrs	r3, r2
 800b0ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b0f0:	bf00      	nop
 800b0f2:	370c      	adds	r7, #12
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fa:	4770      	bx	lr

0800b0fc <LL_RCC_SetLPUARTClockSource>:
{
 800b0fc:	b480      	push	{r7}
 800b0fe:	b083      	sub	sp, #12
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800b104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b10c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b110:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	4313      	orrs	r3, r2
 800b118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b11c:	bf00      	nop
 800b11e:	370c      	adds	r7, #12
 800b120:	46bd      	mov	sp, r7
 800b122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b126:	4770      	bx	lr

0800b128 <LL_RCC_SetI2CClockSource>:
{
 800b128:	b480      	push	{r7}
 800b12a:	b083      	sub	sp, #12
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800b130:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b134:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	091b      	lsrs	r3, r3, #4
 800b13c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800b140:	43db      	mvns	r3, r3
 800b142:	401a      	ands	r2, r3
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	011b      	lsls	r3, r3, #4
 800b148:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800b14c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b150:	4313      	orrs	r3, r2
 800b152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b156:	bf00      	nop
 800b158:	370c      	adds	r7, #12
 800b15a:	46bd      	mov	sp, r7
 800b15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b160:	4770      	bx	lr

0800b162 <LL_RCC_SetLPTIMClockSource>:
{
 800b162:	b480      	push	{r7}
 800b164:	b083      	sub	sp, #12
 800b166:	af00      	add	r7, sp, #0
 800b168:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800b16a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b16e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	0c1b      	lsrs	r3, r3, #16
 800b176:	041b      	lsls	r3, r3, #16
 800b178:	43db      	mvns	r3, r3
 800b17a:	401a      	ands	r2, r3
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	041b      	lsls	r3, r3, #16
 800b180:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b184:	4313      	orrs	r3, r2
 800b186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b18a:	bf00      	nop
 800b18c:	370c      	adds	r7, #12
 800b18e:	46bd      	mov	sp, r7
 800b190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b194:	4770      	bx	lr

0800b196 <LL_RCC_SetSAIClockSource>:
{
 800b196:	b480      	push	{r7}
 800b198:	b083      	sub	sp, #12
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800b19e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b1a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800b1aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	4313      	orrs	r3, r2
 800b1b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b1b6:	bf00      	nop
 800b1b8:	370c      	adds	r7, #12
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c0:	4770      	bx	lr

0800b1c2 <LL_RCC_SetRNGClockSource>:
{
 800b1c2:	b480      	push	{r7}
 800b1c4:	b083      	sub	sp, #12
 800b1c6:	af00      	add	r7, sp, #0
 800b1c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800b1ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b1ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1d2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800b1d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	4313      	orrs	r3, r2
 800b1de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b1e2:	bf00      	nop
 800b1e4:	370c      	adds	r7, #12
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ec:	4770      	bx	lr

0800b1ee <LL_RCC_SetCLK48ClockSource>:
{
 800b1ee:	b480      	push	{r7}
 800b1f0:	b083      	sub	sp, #12
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800b1f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b1fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b202:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	4313      	orrs	r3, r2
 800b20a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b20e:	bf00      	nop
 800b210:	370c      	adds	r7, #12
 800b212:	46bd      	mov	sp, r7
 800b214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b218:	4770      	bx	lr

0800b21a <LL_RCC_SetUSBClockSource>:
{
 800b21a:	b580      	push	{r7, lr}
 800b21c:	b082      	sub	sp, #8
 800b21e:	af00      	add	r7, sp, #0
 800b220:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f7ff ffe3 	bl	800b1ee <LL_RCC_SetCLK48ClockSource>
}
 800b228:	bf00      	nop
 800b22a:	3708      	adds	r7, #8
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}

0800b230 <LL_RCC_SetADCClockSource>:
{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800b238:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b23c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b240:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800b244:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	4313      	orrs	r3, r2
 800b24c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800b250:	bf00      	nop
 800b252:	370c      	adds	r7, #12
 800b254:	46bd      	mov	sp, r7
 800b256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25a:	4770      	bx	lr

0800b25c <LL_RCC_SetRTCClockSource>:
{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800b264:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b268:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b26c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b270:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	4313      	orrs	r3, r2
 800b278:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800b27c:	bf00      	nop
 800b27e:	370c      	adds	r7, #12
 800b280:	46bd      	mov	sp, r7
 800b282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b286:	4770      	bx	lr

0800b288 <LL_RCC_GetRTCClockSource>:
{
 800b288:	b480      	push	{r7}
 800b28a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800b28c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b294:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800b298:	4618      	mov	r0, r3
 800b29a:	46bd      	mov	sp, r7
 800b29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a0:	4770      	bx	lr

0800b2a2 <LL_RCC_ForceBackupDomainReset>:
{
 800b2a2:	b480      	push	{r7}
 800b2a4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b2a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b2aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b2b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b2b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b2ba:	bf00      	nop
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c2:	4770      	bx	lr

0800b2c4 <LL_RCC_ReleaseBackupDomainReset>:
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b2c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b2cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b2d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b2d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b2d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b2dc:	bf00      	nop
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e4:	4770      	bx	lr

0800b2e6 <LL_RCC_PLLSAI1_Enable>:
{
 800b2e6:	b480      	push	{r7}
 800b2e8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b2ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b2f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b2f8:	6013      	str	r3, [r2, #0]
}
 800b2fa:	bf00      	nop
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b302:	4770      	bx	lr

0800b304 <LL_RCC_PLLSAI1_Disable>:
{
 800b304:	b480      	push	{r7}
 800b306:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b308:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b312:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b316:	6013      	str	r3, [r2, #0]
}
 800b318:	bf00      	nop
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr

0800b322 <LL_RCC_PLLSAI1_IsReady>:
{
 800b322:	b480      	push	{r7}
 800b324:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800b326:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b330:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b334:	d101      	bne.n	800b33a <LL_RCC_PLLSAI1_IsReady+0x18>
 800b336:	2301      	movs	r3, #1
 800b338:	e000      	b.n	800b33c <LL_RCC_PLLSAI1_IsReady+0x1a>
 800b33a:	2300      	movs	r3, #0
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	46bd      	mov	sp, r7
 800b340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b344:	4770      	bx	lr

0800b346 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b346:	b580      	push	{r7, lr}
 800b348:	b088      	sub	sp, #32
 800b34a:	af00      	add	r7, sp, #0
 800b34c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800b34e:	2300      	movs	r3, #0
 800b350:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800b352:	2300      	movs	r3, #0
 800b354:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d034      	beq.n	800b3cc <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b366:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b36a:	d021      	beq.n	800b3b0 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800b36c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b370:	d81b      	bhi.n	800b3aa <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b372:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b376:	d01d      	beq.n	800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800b378:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b37c:	d815      	bhi.n	800b3aa <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d00b      	beq.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0x54>
 800b382:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b386:	d110      	bne.n	800b3aa <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800b388:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b38c:	68db      	ldr	r3, [r3, #12]
 800b38e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b392:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b396:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800b398:	e00d      	b.n	800b3b6 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	3304      	adds	r3, #4
 800b39e:	4618      	mov	r0, r3
 800b3a0:	f000 f947 	bl	800b632 <RCCEx_PLLSAI1_ConfigNP>
 800b3a4:	4603      	mov	r3, r0
 800b3a6:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b3a8:	e005      	b.n	800b3b6 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800b3aa:	2301      	movs	r3, #1
 800b3ac:	77fb      	strb	r3, [r7, #31]
        break;
 800b3ae:	e002      	b.n	800b3b6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b3b0:	bf00      	nop
 800b3b2:	e000      	b.n	800b3b6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b3b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3b6:	7ffb      	ldrb	r3, [r7, #31]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d105      	bne.n	800b3c8 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	f7ff fee8 	bl	800b196 <LL_RCC_SetSAIClockSource>
 800b3c6:	e001      	b.n	800b3cc <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3c8:	7ffb      	ldrb	r3, [r7, #31]
 800b3ca:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d046      	beq.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800b3d8:	f7ff ff56 	bl	800b288 <LL_RCC_GetRTCClockSource>
 800b3dc:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3e2:	69ba      	ldr	r2, [r7, #24]
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d03c      	beq.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800b3e8:	f7fe fc68 	bl	8009cbc <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800b3ec:	69bb      	ldr	r3, [r7, #24]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d105      	bne.n	800b3fe <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f7ff ff30 	bl	800b25c <LL_RCC_SetRTCClockSource>
 800b3fc:	e02e      	b.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800b3fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b406:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800b408:	f7ff ff4b 	bl	800b2a2 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800b40c:	f7ff ff5a 	bl	800b2c4 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800b410:	697b      	ldr	r3, [r7, #20]
 800b412:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b41a:	4313      	orrs	r3, r2
 800b41c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800b41e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b422:	697b      	ldr	r3, [r7, #20]
 800b424:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800b428:	f7ff fdf0 	bl	800b00c <LL_RCC_LSE_IsEnabled>
 800b42c:	4603      	mov	r3, r0
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d114      	bne.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b432:	f7fc ff89 	bl	8008348 <HAL_GetTick>
 800b436:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800b438:	e00b      	b.n	800b452 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b43a:	f7fc ff85 	bl	8008348 <HAL_GetTick>
 800b43e:	4602      	mov	r2, r0
 800b440:	693b      	ldr	r3, [r7, #16]
 800b442:	1ad3      	subs	r3, r2, r3
 800b444:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b448:	4293      	cmp	r3, r2
 800b44a:	d902      	bls.n	800b452 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800b44c:	2303      	movs	r3, #3
 800b44e:	77fb      	strb	r3, [r7, #31]
              break;
 800b450:	e004      	b.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800b452:	f7ff fded 	bl	800b030 <LL_RCC_LSE_IsReady>
 800b456:	4603      	mov	r3, r0
 800b458:	2b01      	cmp	r3, #1
 800b45a:	d1ee      	bne.n	800b43a <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800b45c:	7ffb      	ldrb	r3, [r7, #31]
 800b45e:	77bb      	strb	r3, [r7, #30]
 800b460:	e001      	b.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b462:	7ffb      	ldrb	r3, [r7, #31]
 800b464:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f003 0301 	and.w	r3, r3, #1
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d004      	beq.n	800b47c <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	699b      	ldr	r3, [r3, #24]
 800b476:	4618      	mov	r0, r3
 800b478:	f7ff fe2a 	bl	800b0d0 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	f003 0302 	and.w	r3, r3, #2
 800b484:	2b00      	cmp	r3, #0
 800b486:	d004      	beq.n	800b492 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	69db      	ldr	r3, [r3, #28]
 800b48c:	4618      	mov	r0, r3
 800b48e:	f7ff fe35 	bl	800b0fc <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	f003 0310 	and.w	r3, r3, #16
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d004      	beq.n	800b4a8 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	f7ff fe5d 	bl	800b162 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	f003 0320 	and.w	r3, r3, #32
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d004      	beq.n	800b4be <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	f7ff fe52 	bl	800b162 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f003 0304 	and.w	r3, r3, #4
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d004      	beq.n	800b4d4 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6a1b      	ldr	r3, [r3, #32]
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f7ff fe2a 	bl	800b128 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	f003 0308 	and.w	r3, r3, #8
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d004      	beq.n	800b4ea <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	f7ff fe1f 	bl	800b128 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d022      	beq.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	f7ff fe8d 	bl	800b21a <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b504:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b508:	d107      	bne.n	800b51a <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800b50a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b50e:	68db      	ldr	r3, [r3, #12]
 800b510:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b514:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b518:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b51e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b522:	d10b      	bne.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	3304      	adds	r3, #4
 800b528:	4618      	mov	r0, r3
 800b52a:	f000 f8dd 	bl	800b6e8 <RCCEx_PLLSAI1_ConfigNQ>
 800b52e:	4603      	mov	r3, r0
 800b530:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800b532:	7ffb      	ldrb	r3, [r7, #31]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d001      	beq.n	800b53c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800b538:	7ffb      	ldrb	r3, [r7, #31]
 800b53a:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b544:	2b00      	cmp	r3, #0
 800b546:	d02b      	beq.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b54c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b550:	d008      	beq.n	800b564 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b556:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b55a:	d003      	beq.n	800b564 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b560:	2b00      	cmp	r3, #0
 800b562:	d105      	bne.n	800b570 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b568:	4618      	mov	r0, r3
 800b56a:	f7ff fe2a 	bl	800b1c2 <LL_RCC_SetRNGClockSource>
 800b56e:	e00a      	b.n	800b586 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b574:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b578:	60fb      	str	r3, [r7, #12]
 800b57a:	2000      	movs	r0, #0
 800b57c:	f7ff fe21 	bl	800b1c2 <LL_RCC_SetRNGClockSource>
 800b580:	68f8      	ldr	r0, [r7, #12]
 800b582:	f7ff fe34 	bl	800b1ee <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b58a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800b58e:	d107      	bne.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800b590:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b594:	68db      	ldr	r3, [r3, #12]
 800b596:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b59a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b59e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d022      	beq.n	800b5f2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f7ff fe3d 	bl	800b230 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b5be:	d107      	bne.n	800b5d0 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b5c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b5c4:	68db      	ldr	r3, [r3, #12]
 800b5c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b5ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b5ce:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b5d8:	d10b      	bne.n	800b5f2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	3304      	adds	r3, #4
 800b5de:	4618      	mov	r0, r3
 800b5e0:	f000 f8dd 	bl	800b79e <RCCEx_PLLSAI1_ConfigNR>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800b5e8:	7ffb      	ldrb	r3, [r7, #31]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d001      	beq.n	800b5f2 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800b5ee:	7ffb      	ldrb	r3, [r7, #31]
 800b5f0:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d004      	beq.n	800b608 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b602:	4618      	mov	r0, r3
 800b604:	f7ff fd26 	bl	800b054 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b610:	2b00      	cmp	r3, #0
 800b612:	d009      	beq.n	800b628 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b618:	4618      	mov	r0, r3
 800b61a:	f7ff fd45 	bl	800b0a8 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b622:	4618      	mov	r0, r3
 800b624:	f7ff fd2c 	bl	800b080 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800b628:	7fbb      	ldrb	r3, [r7, #30]
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	3720      	adds	r7, #32
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}

0800b632 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b632:	b580      	push	{r7, lr}
 800b634:	b084      	sub	sp, #16
 800b636:	af00      	add	r7, sp, #0
 800b638:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b63a:	2300      	movs	r3, #0
 800b63c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b63e:	f7ff fe61 	bl	800b304 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b642:	f7fc fe81 	bl	8008348 <HAL_GetTick>
 800b646:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b648:	e009      	b.n	800b65e <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b64a:	f7fc fe7d 	bl	8008348 <HAL_GetTick>
 800b64e:	4602      	mov	r2, r0
 800b650:	68bb      	ldr	r3, [r7, #8]
 800b652:	1ad3      	subs	r3, r2, r3
 800b654:	2b02      	cmp	r3, #2
 800b656:	d902      	bls.n	800b65e <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800b658:	2303      	movs	r3, #3
 800b65a:	73fb      	strb	r3, [r7, #15]
      break;
 800b65c:	e004      	b.n	800b668 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b65e:	f7ff fe60 	bl	800b322 <LL_RCC_PLLSAI1_IsReady>
 800b662:	4603      	mov	r3, r0
 800b664:	2b00      	cmp	r3, #0
 800b666:	d1f0      	bne.n	800b64a <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800b668:	7bfb      	ldrb	r3, [r7, #15]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d137      	bne.n	800b6de <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b66e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b672:	691b      	ldr	r3, [r3, #16]
 800b674:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	021b      	lsls	r3, r3, #8
 800b67e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b682:	4313      	orrs	r3, r2
 800b684:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800b686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b68a:	691b      	ldr	r3, [r3, #16]
 800b68c:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	685b      	ldr	r3, [r3, #4]
 800b694:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b698:	4313      	orrs	r3, r2
 800b69a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b69c:	f7ff fe23 	bl	800b2e6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6a0:	f7fc fe52 	bl	8008348 <HAL_GetTick>
 800b6a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b6a6:	e009      	b.n	800b6bc <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b6a8:	f7fc fe4e 	bl	8008348 <HAL_GetTick>
 800b6ac:	4602      	mov	r2, r0
 800b6ae:	68bb      	ldr	r3, [r7, #8]
 800b6b0:	1ad3      	subs	r3, r2, r3
 800b6b2:	2b02      	cmp	r3, #2
 800b6b4:	d902      	bls.n	800b6bc <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800b6b6:	2303      	movs	r3, #3
 800b6b8:	73fb      	strb	r3, [r7, #15]
        break;
 800b6ba:	e004      	b.n	800b6c6 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b6bc:	f7ff fe31 	bl	800b322 <LL_RCC_PLLSAI1_IsReady>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	2b01      	cmp	r3, #1
 800b6c4:	d1f0      	bne.n	800b6a8 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800b6c6:	7bfb      	ldrb	r3, [r7, #15]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d108      	bne.n	800b6de <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b6cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6d0:	691a      	ldr	r2, [r3, #16]
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	691b      	ldr	r3, [r3, #16]
 800b6d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b6da:	4313      	orrs	r3, r2
 800b6dc:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b6de:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3710      	adds	r7, #16
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}

0800b6e8 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b084      	sub	sp, #16
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b6f4:	f7ff fe06 	bl	800b304 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b6f8:	f7fc fe26 	bl	8008348 <HAL_GetTick>
 800b6fc:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b6fe:	e009      	b.n	800b714 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b700:	f7fc fe22 	bl	8008348 <HAL_GetTick>
 800b704:	4602      	mov	r2, r0
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	1ad3      	subs	r3, r2, r3
 800b70a:	2b02      	cmp	r3, #2
 800b70c:	d902      	bls.n	800b714 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800b70e:	2303      	movs	r3, #3
 800b710:	73fb      	strb	r3, [r7, #15]
      break;
 800b712:	e004      	b.n	800b71e <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b714:	f7ff fe05 	bl	800b322 <LL_RCC_PLLSAI1_IsReady>
 800b718:	4603      	mov	r3, r0
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d1f0      	bne.n	800b700 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800b71e:	7bfb      	ldrb	r3, [r7, #15]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d137      	bne.n	800b794 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b724:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b728:	691b      	ldr	r3, [r3, #16]
 800b72a:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	021b      	lsls	r3, r3, #8
 800b734:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b738:	4313      	orrs	r3, r2
 800b73a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800b73c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b740:	691b      	ldr	r3, [r3, #16]
 800b742:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	689b      	ldr	r3, [r3, #8]
 800b74a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b74e:	4313      	orrs	r3, r2
 800b750:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b752:	f7ff fdc8 	bl	800b2e6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b756:	f7fc fdf7 	bl	8008348 <HAL_GetTick>
 800b75a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b75c:	e009      	b.n	800b772 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b75e:	f7fc fdf3 	bl	8008348 <HAL_GetTick>
 800b762:	4602      	mov	r2, r0
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	1ad3      	subs	r3, r2, r3
 800b768:	2b02      	cmp	r3, #2
 800b76a:	d902      	bls.n	800b772 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800b76c:	2303      	movs	r3, #3
 800b76e:	73fb      	strb	r3, [r7, #15]
        break;
 800b770:	e004      	b.n	800b77c <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b772:	f7ff fdd6 	bl	800b322 <LL_RCC_PLLSAI1_IsReady>
 800b776:	4603      	mov	r3, r0
 800b778:	2b01      	cmp	r3, #1
 800b77a:	d1f0      	bne.n	800b75e <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800b77c:	7bfb      	ldrb	r3, [r7, #15]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d108      	bne.n	800b794 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b782:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b786:	691a      	ldr	r2, [r3, #16]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	691b      	ldr	r3, [r3, #16]
 800b78c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b790:	4313      	orrs	r3, r2
 800b792:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b794:	7bfb      	ldrb	r3, [r7, #15]
}
 800b796:	4618      	mov	r0, r3
 800b798:	3710      	adds	r7, #16
 800b79a:	46bd      	mov	sp, r7
 800b79c:	bd80      	pop	{r7, pc}

0800b79e <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b79e:	b580      	push	{r7, lr}
 800b7a0:	b084      	sub	sp, #16
 800b7a2:	af00      	add	r7, sp, #0
 800b7a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b7aa:	f7ff fdab 	bl	800b304 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b7ae:	f7fc fdcb 	bl	8008348 <HAL_GetTick>
 800b7b2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b7b4:	e009      	b.n	800b7ca <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b7b6:	f7fc fdc7 	bl	8008348 <HAL_GetTick>
 800b7ba:	4602      	mov	r2, r0
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	1ad3      	subs	r3, r2, r3
 800b7c0:	2b02      	cmp	r3, #2
 800b7c2:	d902      	bls.n	800b7ca <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800b7c4:	2303      	movs	r3, #3
 800b7c6:	73fb      	strb	r3, [r7, #15]
      break;
 800b7c8:	e004      	b.n	800b7d4 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b7ca:	f7ff fdaa 	bl	800b322 <LL_RCC_PLLSAI1_IsReady>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d1f0      	bne.n	800b7b6 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800b7d4:	7bfb      	ldrb	r3, [r7, #15]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d137      	bne.n	800b84a <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b7da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7de:	691b      	ldr	r3, [r3, #16]
 800b7e0:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	021b      	lsls	r3, r3, #8
 800b7ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b7ee:	4313      	orrs	r3, r2
 800b7f0:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800b7f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7f6:	691b      	ldr	r3, [r3, #16]
 800b7f8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	68db      	ldr	r3, [r3, #12]
 800b800:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b804:	4313      	orrs	r3, r2
 800b806:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b808:	f7ff fd6d 	bl	800b2e6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b80c:	f7fc fd9c 	bl	8008348 <HAL_GetTick>
 800b810:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b812:	e009      	b.n	800b828 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b814:	f7fc fd98 	bl	8008348 <HAL_GetTick>
 800b818:	4602      	mov	r2, r0
 800b81a:	68bb      	ldr	r3, [r7, #8]
 800b81c:	1ad3      	subs	r3, r2, r3
 800b81e:	2b02      	cmp	r3, #2
 800b820:	d902      	bls.n	800b828 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800b822:	2303      	movs	r3, #3
 800b824:	73fb      	strb	r3, [r7, #15]
        break;
 800b826:	e004      	b.n	800b832 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b828:	f7ff fd7b 	bl	800b322 <LL_RCC_PLLSAI1_IsReady>
 800b82c:	4603      	mov	r3, r0
 800b82e:	2b01      	cmp	r3, #1
 800b830:	d1f0      	bne.n	800b814 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800b832:	7bfb      	ldrb	r3, [r7, #15]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d108      	bne.n	800b84a <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b838:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b83c:	691a      	ldr	r2, [r3, #16]
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	691b      	ldr	r3, [r3, #16]
 800b842:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b846:	4313      	orrs	r3, r2
 800b848:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b84a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	3710      	adds	r7, #16
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}

0800b854 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b084      	sub	sp, #16
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d101      	bne.n	800b866 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800b862:	2301      	movs	r3, #1
 800b864:	e07a      	b.n	800b95c <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b86c:	b2db      	uxtb	r3, r3
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d106      	bne.n	800b880 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	2200      	movs	r2, #0
 800b876:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800b87a:	6878      	ldr	r0, [r7, #4]
 800b87c:	f7fc f92c 	bl	8007ad8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	2202      	movs	r2, #2
 800b884:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	68db      	ldr	r3, [r3, #12]
 800b88e:	f003 0310 	and.w	r3, r3, #16
 800b892:	2b10      	cmp	r3, #16
 800b894:	d058      	beq.n	800b948 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	22ca      	movs	r2, #202	@ 0xca
 800b89c:	625a      	str	r2, [r3, #36]	@ 0x24
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	2253      	movs	r2, #83	@ 0x53
 800b8a4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b8a6:	6878      	ldr	r0, [r7, #4]
 800b8a8:	f000 f882 	bl	800b9b0 <RTC_EnterInitMode>
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b8b0:	7bfb      	ldrb	r3, [r7, #15]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d12c      	bne.n	800b910 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	689b      	ldr	r3, [r3, #8]
 800b8bc:	687a      	ldr	r2, [r7, #4]
 800b8be:	6812      	ldr	r2, [r2, #0]
 800b8c0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b8c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b8c8:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	6899      	ldr	r1, [r3, #8]
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	685a      	ldr	r2, [r3, #4]
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	691b      	ldr	r3, [r3, #16]
 800b8d8:	431a      	orrs	r2, r3
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	699b      	ldr	r3, [r3, #24]
 800b8de:	431a      	orrs	r2, r3
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	430a      	orrs	r2, r1
 800b8e6:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	687a      	ldr	r2, [r7, #4]
 800b8ee:	68d2      	ldr	r2, [r2, #12]
 800b8f0:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	6919      	ldr	r1, [r3, #16]
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	689b      	ldr	r3, [r3, #8]
 800b8fc:	041a      	lsls	r2, r3, #16
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	430a      	orrs	r2, r1
 800b904:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b906:	6878      	ldr	r0, [r7, #4]
 800b908:	f000 f88a 	bl	800ba20 <RTC_ExitInitMode>
 800b90c:	4603      	mov	r3, r0
 800b90e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800b910:	7bfb      	ldrb	r3, [r7, #15]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d113      	bne.n	800b93e <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f022 0203 	bic.w	r2, r2, #3
 800b924:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	69da      	ldr	r2, [r3, #28]
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	695b      	ldr	r3, [r3, #20]
 800b934:	431a      	orrs	r2, r3
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	430a      	orrs	r2, r1
 800b93c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	22ff      	movs	r2, #255	@ 0xff
 800b944:	625a      	str	r2, [r3, #36]	@ 0x24
 800b946:	e001      	b.n	800b94c <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800b948:	2300      	movs	r3, #0
 800b94a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800b94c:	7bfb      	ldrb	r3, [r7, #15]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d103      	bne.n	800b95a <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	2201      	movs	r2, #1
 800b956:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800b95a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b95c:	4618      	mov	r0, r3
 800b95e:	3710      	adds	r7, #16
 800b960:	46bd      	mov	sp, r7
 800b962:	bd80      	pop	{r7, pc}

0800b964 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b084      	sub	sp, #16
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b96c:	2300      	movs	r3, #0
 800b96e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	4a0d      	ldr	r2, [pc, #52]	@ (800b9ac <HAL_RTC_WaitForSynchro+0x48>)
 800b976:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b978:	f7fc fce6 	bl	8008348 <HAL_GetTick>
 800b97c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b97e:	e009      	b.n	800b994 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b980:	f7fc fce2 	bl	8008348 <HAL_GetTick>
 800b984:	4602      	mov	r2, r0
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	1ad3      	subs	r3, r2, r3
 800b98a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b98e:	d901      	bls.n	800b994 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800b990:	2303      	movs	r3, #3
 800b992:	e007      	b.n	800b9a4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	68db      	ldr	r3, [r3, #12]
 800b99a:	f003 0320 	and.w	r3, r3, #32
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d0ee      	beq.n	800b980 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800b9a2:	2300      	movs	r3, #0
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3710      	adds	r7, #16
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}
 800b9ac:	0001ff5f 	.word	0x0001ff5f

0800b9b0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b084      	sub	sp, #16
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800b9bc:	2300      	movs	r3, #0
 800b9be:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	68db      	ldr	r3, [r3, #12]
 800b9c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d123      	bne.n	800ba16 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	68da      	ldr	r2, [r3, #12]
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b9dc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b9de:	f7fc fcb3 	bl	8008348 <HAL_GetTick>
 800b9e2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800b9e4:	e00d      	b.n	800ba02 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b9e6:	f7fc fcaf 	bl	8008348 <HAL_GetTick>
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	1ad3      	subs	r3, r2, r3
 800b9f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b9f4:	d905      	bls.n	800ba02 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2204      	movs	r2, #4
 800b9fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 800b9fe:	2301      	movs	r3, #1
 800ba00:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	68db      	ldr	r3, [r3, #12]
 800ba08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d102      	bne.n	800ba16 <RTC_EnterInitMode+0x66>
 800ba10:	7bfb      	ldrb	r3, [r7, #15]
 800ba12:	2b01      	cmp	r3, #1
 800ba14:	d1e7      	bne.n	800b9e6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800ba16:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba18:	4618      	mov	r0, r3
 800ba1a:	3710      	adds	r7, #16
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}

0800ba20 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b084      	sub	sp, #16
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ba28:	2300      	movs	r3, #0
 800ba2a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	68da      	ldr	r2, [r3, #12]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ba3a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	689b      	ldr	r3, [r3, #8]
 800ba42:	f003 0320 	and.w	r3, r3, #32
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d10b      	bne.n	800ba62 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f7ff ff8a 	bl	800b964 <HAL_RTC_WaitForSynchro>
 800ba50:	4603      	mov	r3, r0
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d005      	beq.n	800ba62 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2204      	movs	r2, #4
 800ba5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 800ba5e:	2301      	movs	r3, #1
 800ba60:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800ba62:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba64:	4618      	mov	r0, r3
 800ba66:	3710      	adds	r7, #16
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	bd80      	pop	{r7, pc}

0800ba6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b085      	sub	sp, #20
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ba7a:	b2db      	uxtb	r3, r3
 800ba7c:	2b01      	cmp	r3, #1
 800ba7e:	d001      	beq.n	800ba84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ba80:	2301      	movs	r3, #1
 800ba82:	e036      	b.n	800baf2 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2202      	movs	r2, #2
 800ba88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	68da      	ldr	r2, [r3, #12]
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f042 0201 	orr.w	r2, r2, #1
 800ba9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	4a17      	ldr	r2, [pc, #92]	@ (800bb00 <HAL_TIM_Base_Start_IT+0x94>)
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d004      	beq.n	800bab0 <HAL_TIM_Base_Start_IT+0x44>
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800baae:	d115      	bne.n	800badc <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	689a      	ldr	r2, [r3, #8]
 800bab6:	4b13      	ldr	r3, [pc, #76]	@ (800bb04 <HAL_TIM_Base_Start_IT+0x98>)
 800bab8:	4013      	ands	r3, r2
 800baba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	2b06      	cmp	r3, #6
 800bac0:	d015      	beq.n	800baee <HAL_TIM_Base_Start_IT+0x82>
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bac8:	d011      	beq.n	800baee <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	681a      	ldr	r2, [r3, #0]
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	f042 0201 	orr.w	r2, r2, #1
 800bad8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bada:	e008      	b.n	800baee <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	681a      	ldr	r2, [r3, #0]
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f042 0201 	orr.w	r2, r2, #1
 800baea:	601a      	str	r2, [r3, #0]
 800baec:	e000      	b.n	800baf0 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800baee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800baf0:	2300      	movs	r3, #0
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	3714      	adds	r7, #20
 800baf6:	46bd      	mov	sp, r7
 800baf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafc:	4770      	bx	lr
 800bafe:	bf00      	nop
 800bb00:	40012c00 	.word	0x40012c00
 800bb04:	00010007 	.word	0x00010007

0800bb08 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b083      	sub	sp, #12
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	68da      	ldr	r2, [r3, #12]
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f022 0201 	bic.w	r2, r2, #1
 800bb1e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	6a1b      	ldr	r3, [r3, #32]
 800bb26:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 800bb2a:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d10f      	bne.n	800bb52 <HAL_TIM_Base_Stop_IT+0x4a>
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	6a1a      	ldr	r2, [r3, #32]
 800bb38:	f240 4344 	movw	r3, #1092	@ 0x444
 800bb3c:	4013      	ands	r3, r2
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d107      	bne.n	800bb52 <HAL_TIM_Base_Stop_IT+0x4a>
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	681a      	ldr	r2, [r3, #0]
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	f022 0201 	bic.w	r2, r2, #1
 800bb50:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2201      	movs	r2, #1
 800bb56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800bb5a:	2300      	movs	r3, #0
}
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	370c      	adds	r7, #12
 800bb60:	46bd      	mov	sp, r7
 800bb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb66:	4770      	bx	lr

0800bb68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bb68:	b580      	push	{r7, lr}
 800bb6a:	b082      	sub	sp, #8
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d101      	bne.n	800bb7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bb76:	2301      	movs	r3, #1
 800bb78:	e049      	b.n	800bc0e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bb80:	b2db      	uxtb	r3, r3
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d106      	bne.n	800bb94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	2200      	movs	r2, #0
 800bb8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f7fb ffd0 	bl	8007b34 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2202      	movs	r2, #2
 800bb98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	681a      	ldr	r2, [r3, #0]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	3304      	adds	r3, #4
 800bba4:	4619      	mov	r1, r3
 800bba6:	4610      	mov	r0, r2
 800bba8:	f000 fba0 	bl	800c2ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2201      	movs	r2, #1
 800bbb0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	2201      	movs	r2, #1
 800bbb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2201      	movs	r2, #1
 800bbc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	2201      	movs	r2, #1
 800bbd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2201      	movs	r2, #1
 800bbe0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2201      	movs	r2, #1
 800bbe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2201      	movs	r2, #1
 800bbf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	2201      	movs	r2, #1
 800bbf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2201      	movs	r2, #1
 800bc00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2201      	movs	r2, #1
 800bc08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bc0c:	2300      	movs	r3, #0
}
 800bc0e:	4618      	mov	r0, r3
 800bc10:	3708      	adds	r7, #8
 800bc12:	46bd      	mov	sp, r7
 800bc14:	bd80      	pop	{r7, pc}
	...

0800bc18 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b084      	sub	sp, #16
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bc22:	2300      	movs	r3, #0
 800bc24:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d109      	bne.n	800bc40 <HAL_TIM_PWM_Start_IT+0x28>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bc32:	b2db      	uxtb	r3, r3
 800bc34:	2b01      	cmp	r3, #1
 800bc36:	bf14      	ite	ne
 800bc38:	2301      	movne	r3, #1
 800bc3a:	2300      	moveq	r3, #0
 800bc3c:	b2db      	uxtb	r3, r3
 800bc3e:	e03c      	b.n	800bcba <HAL_TIM_PWM_Start_IT+0xa2>
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	2b04      	cmp	r3, #4
 800bc44:	d109      	bne.n	800bc5a <HAL_TIM_PWM_Start_IT+0x42>
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bc4c:	b2db      	uxtb	r3, r3
 800bc4e:	2b01      	cmp	r3, #1
 800bc50:	bf14      	ite	ne
 800bc52:	2301      	movne	r3, #1
 800bc54:	2300      	moveq	r3, #0
 800bc56:	b2db      	uxtb	r3, r3
 800bc58:	e02f      	b.n	800bcba <HAL_TIM_PWM_Start_IT+0xa2>
 800bc5a:	683b      	ldr	r3, [r7, #0]
 800bc5c:	2b08      	cmp	r3, #8
 800bc5e:	d109      	bne.n	800bc74 <HAL_TIM_PWM_Start_IT+0x5c>
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bc66:	b2db      	uxtb	r3, r3
 800bc68:	2b01      	cmp	r3, #1
 800bc6a:	bf14      	ite	ne
 800bc6c:	2301      	movne	r3, #1
 800bc6e:	2300      	moveq	r3, #0
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	e022      	b.n	800bcba <HAL_TIM_PWM_Start_IT+0xa2>
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	2b0c      	cmp	r3, #12
 800bc78:	d109      	bne.n	800bc8e <HAL_TIM_PWM_Start_IT+0x76>
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bc80:	b2db      	uxtb	r3, r3
 800bc82:	2b01      	cmp	r3, #1
 800bc84:	bf14      	ite	ne
 800bc86:	2301      	movne	r3, #1
 800bc88:	2300      	moveq	r3, #0
 800bc8a:	b2db      	uxtb	r3, r3
 800bc8c:	e015      	b.n	800bcba <HAL_TIM_PWM_Start_IT+0xa2>
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	2b10      	cmp	r3, #16
 800bc92:	d109      	bne.n	800bca8 <HAL_TIM_PWM_Start_IT+0x90>
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bc9a:	b2db      	uxtb	r3, r3
 800bc9c:	2b01      	cmp	r3, #1
 800bc9e:	bf14      	ite	ne
 800bca0:	2301      	movne	r3, #1
 800bca2:	2300      	moveq	r3, #0
 800bca4:	b2db      	uxtb	r3, r3
 800bca6:	e008      	b.n	800bcba <HAL_TIM_PWM_Start_IT+0xa2>
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bcae:	b2db      	uxtb	r3, r3
 800bcb0:	2b01      	cmp	r3, #1
 800bcb2:	bf14      	ite	ne
 800bcb4:	2301      	movne	r3, #1
 800bcb6:	2300      	moveq	r3, #0
 800bcb8:	b2db      	uxtb	r3, r3
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d001      	beq.n	800bcc2 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800bcbe:	2301      	movs	r3, #1
 800bcc0:	e0c4      	b.n	800be4c <HAL_TIM_PWM_Start_IT+0x234>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bcc2:	683b      	ldr	r3, [r7, #0]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d104      	bne.n	800bcd2 <HAL_TIM_PWM_Start_IT+0xba>
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2202      	movs	r2, #2
 800bccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bcd0:	e023      	b.n	800bd1a <HAL_TIM_PWM_Start_IT+0x102>
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	2b04      	cmp	r3, #4
 800bcd6:	d104      	bne.n	800bce2 <HAL_TIM_PWM_Start_IT+0xca>
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	2202      	movs	r2, #2
 800bcdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bce0:	e01b      	b.n	800bd1a <HAL_TIM_PWM_Start_IT+0x102>
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	2b08      	cmp	r3, #8
 800bce6:	d104      	bne.n	800bcf2 <HAL_TIM_PWM_Start_IT+0xda>
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2202      	movs	r2, #2
 800bcec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bcf0:	e013      	b.n	800bd1a <HAL_TIM_PWM_Start_IT+0x102>
 800bcf2:	683b      	ldr	r3, [r7, #0]
 800bcf4:	2b0c      	cmp	r3, #12
 800bcf6:	d104      	bne.n	800bd02 <HAL_TIM_PWM_Start_IT+0xea>
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2202      	movs	r2, #2
 800bcfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bd00:	e00b      	b.n	800bd1a <HAL_TIM_PWM_Start_IT+0x102>
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	2b10      	cmp	r3, #16
 800bd06:	d104      	bne.n	800bd12 <HAL_TIM_PWM_Start_IT+0xfa>
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2202      	movs	r2, #2
 800bd0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bd10:	e003      	b.n	800bd1a <HAL_TIM_PWM_Start_IT+0x102>
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2202      	movs	r2, #2
 800bd16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800bd1a:	683b      	ldr	r3, [r7, #0]
 800bd1c:	2b0c      	cmp	r3, #12
 800bd1e:	d841      	bhi.n	800bda4 <HAL_TIM_PWM_Start_IT+0x18c>
 800bd20:	a201      	add	r2, pc, #4	@ (adr r2, 800bd28 <HAL_TIM_PWM_Start_IT+0x110>)
 800bd22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd26:	bf00      	nop
 800bd28:	0800bd5d 	.word	0x0800bd5d
 800bd2c:	0800bda5 	.word	0x0800bda5
 800bd30:	0800bda5 	.word	0x0800bda5
 800bd34:	0800bda5 	.word	0x0800bda5
 800bd38:	0800bd6f 	.word	0x0800bd6f
 800bd3c:	0800bda5 	.word	0x0800bda5
 800bd40:	0800bda5 	.word	0x0800bda5
 800bd44:	0800bda5 	.word	0x0800bda5
 800bd48:	0800bd81 	.word	0x0800bd81
 800bd4c:	0800bda5 	.word	0x0800bda5
 800bd50:	0800bda5 	.word	0x0800bda5
 800bd54:	0800bda5 	.word	0x0800bda5
 800bd58:	0800bd93 	.word	0x0800bd93
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	68da      	ldr	r2, [r3, #12]
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f042 0202 	orr.w	r2, r2, #2
 800bd6a:	60da      	str	r2, [r3, #12]
      break;
 800bd6c:	e01d      	b.n	800bdaa <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	68da      	ldr	r2, [r3, #12]
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	f042 0204 	orr.w	r2, r2, #4
 800bd7c:	60da      	str	r2, [r3, #12]
      break;
 800bd7e:	e014      	b.n	800bdaa <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	68da      	ldr	r2, [r3, #12]
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f042 0208 	orr.w	r2, r2, #8
 800bd8e:	60da      	str	r2, [r3, #12]
      break;
 800bd90:	e00b      	b.n	800bdaa <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	68da      	ldr	r2, [r3, #12]
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	f042 0210 	orr.w	r2, r2, #16
 800bda0:	60da      	str	r2, [r3, #12]
      break;
 800bda2:	e002      	b.n	800bdaa <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800bda4:	2301      	movs	r3, #1
 800bda6:	73fb      	strb	r3, [r7, #15]
      break;
 800bda8:	bf00      	nop
  }

  if (status == HAL_OK)
 800bdaa:	7bfb      	ldrb	r3, [r7, #15]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d14c      	bne.n	800be4a <HAL_TIM_PWM_Start_IT+0x232>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	2201      	movs	r2, #1
 800bdb6:	6839      	ldr	r1, [r7, #0]
 800bdb8:	4618      	mov	r0, r3
 800bdba:	f000 fd85 	bl	800c8c8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	4a24      	ldr	r2, [pc, #144]	@ (800be54 <HAL_TIM_PWM_Start_IT+0x23c>)
 800bdc4:	4293      	cmp	r3, r2
 800bdc6:	d009      	beq.n	800bddc <HAL_TIM_PWM_Start_IT+0x1c4>
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	4a22      	ldr	r2, [pc, #136]	@ (800be58 <HAL_TIM_PWM_Start_IT+0x240>)
 800bdce:	4293      	cmp	r3, r2
 800bdd0:	d004      	beq.n	800bddc <HAL_TIM_PWM_Start_IT+0x1c4>
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	4a21      	ldr	r2, [pc, #132]	@ (800be5c <HAL_TIM_PWM_Start_IT+0x244>)
 800bdd8:	4293      	cmp	r3, r2
 800bdda:	d101      	bne.n	800bde0 <HAL_TIM_PWM_Start_IT+0x1c8>
 800bddc:	2301      	movs	r3, #1
 800bdde:	e000      	b.n	800bde2 <HAL_TIM_PWM_Start_IT+0x1ca>
 800bde0:	2300      	movs	r3, #0
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d007      	beq.n	800bdf6 <HAL_TIM_PWM_Start_IT+0x1de>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bdf4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	4a16      	ldr	r2, [pc, #88]	@ (800be54 <HAL_TIM_PWM_Start_IT+0x23c>)
 800bdfc:	4293      	cmp	r3, r2
 800bdfe:	d004      	beq.n	800be0a <HAL_TIM_PWM_Start_IT+0x1f2>
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be08:	d115      	bne.n	800be36 <HAL_TIM_PWM_Start_IT+0x21e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	689a      	ldr	r2, [r3, #8]
 800be10:	4b13      	ldr	r3, [pc, #76]	@ (800be60 <HAL_TIM_PWM_Start_IT+0x248>)
 800be12:	4013      	ands	r3, r2
 800be14:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	2b06      	cmp	r3, #6
 800be1a:	d015      	beq.n	800be48 <HAL_TIM_PWM_Start_IT+0x230>
 800be1c:	68bb      	ldr	r3, [r7, #8]
 800be1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be22:	d011      	beq.n	800be48 <HAL_TIM_PWM_Start_IT+0x230>
      {
        __HAL_TIM_ENABLE(htim);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	681a      	ldr	r2, [r3, #0]
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	f042 0201 	orr.w	r2, r2, #1
 800be32:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be34:	e008      	b.n	800be48 <HAL_TIM_PWM_Start_IT+0x230>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	681a      	ldr	r2, [r3, #0]
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	f042 0201 	orr.w	r2, r2, #1
 800be44:	601a      	str	r2, [r3, #0]
 800be46:	e000      	b.n	800be4a <HAL_TIM_PWM_Start_IT+0x232>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be48:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800be4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	3710      	adds	r7, #16
 800be50:	46bd      	mov	sp, r7
 800be52:	bd80      	pop	{r7, pc}
 800be54:	40012c00 	.word	0x40012c00
 800be58:	40014400 	.word	0x40014400
 800be5c:	40014800 	.word	0x40014800
 800be60:	00010007 	.word	0x00010007

0800be64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b084      	sub	sp, #16
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	68db      	ldr	r3, [r3, #12]
 800be72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	691b      	ldr	r3, [r3, #16]
 800be7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800be7c:	68bb      	ldr	r3, [r7, #8]
 800be7e:	f003 0302 	and.w	r3, r3, #2
 800be82:	2b00      	cmp	r3, #0
 800be84:	d020      	beq.n	800bec8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	f003 0302 	and.w	r3, r3, #2
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d01b      	beq.n	800bec8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	f06f 0202 	mvn.w	r2, #2
 800be98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	2201      	movs	r2, #1
 800be9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	699b      	ldr	r3, [r3, #24]
 800bea6:	f003 0303 	and.w	r3, r3, #3
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d003      	beq.n	800beb6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800beae:	6878      	ldr	r0, [r7, #4]
 800beb0:	f000 f9fe 	bl	800c2b0 <HAL_TIM_IC_CaptureCallback>
 800beb4:	e005      	b.n	800bec2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	f000 f9f0 	bl	800c29c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bebc:	6878      	ldr	r0, [r7, #4]
 800bebe:	f000 fa01 	bl	800c2c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2200      	movs	r2, #0
 800bec6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	f003 0304 	and.w	r3, r3, #4
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d020      	beq.n	800bf14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	f003 0304 	and.w	r3, r3, #4
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d01b      	beq.n	800bf14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	f06f 0204 	mvn.w	r2, #4
 800bee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	2202      	movs	r2, #2
 800beea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	699b      	ldr	r3, [r3, #24]
 800bef2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d003      	beq.n	800bf02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f000 f9d8 	bl	800c2b0 <HAL_TIM_IC_CaptureCallback>
 800bf00:	e005      	b.n	800bf0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf02:	6878      	ldr	r0, [r7, #4]
 800bf04:	f000 f9ca 	bl	800c29c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf08:	6878      	ldr	r0, [r7, #4]
 800bf0a:	f000 f9db 	bl	800c2c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2200      	movs	r2, #0
 800bf12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	f003 0308 	and.w	r3, r3, #8
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d020      	beq.n	800bf60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	f003 0308 	and.w	r3, r3, #8
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d01b      	beq.n	800bf60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f06f 0208 	mvn.w	r2, #8
 800bf30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	2204      	movs	r2, #4
 800bf36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	69db      	ldr	r3, [r3, #28]
 800bf3e:	f003 0303 	and.w	r3, r3, #3
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d003      	beq.n	800bf4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bf46:	6878      	ldr	r0, [r7, #4]
 800bf48:	f000 f9b2 	bl	800c2b0 <HAL_TIM_IC_CaptureCallback>
 800bf4c:	e005      	b.n	800bf5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf4e:	6878      	ldr	r0, [r7, #4]
 800bf50:	f000 f9a4 	bl	800c29c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf54:	6878      	ldr	r0, [r7, #4]
 800bf56:	f000 f9b5 	bl	800c2c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	f003 0310 	and.w	r3, r3, #16
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d020      	beq.n	800bfac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	f003 0310 	and.w	r3, r3, #16
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d01b      	beq.n	800bfac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	f06f 0210 	mvn.w	r2, #16
 800bf7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2208      	movs	r2, #8
 800bf82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	69db      	ldr	r3, [r3, #28]
 800bf8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d003      	beq.n	800bf9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bf92:	6878      	ldr	r0, [r7, #4]
 800bf94:	f000 f98c 	bl	800c2b0 <HAL_TIM_IC_CaptureCallback>
 800bf98:	e005      	b.n	800bfa6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf9a:	6878      	ldr	r0, [r7, #4]
 800bf9c:	f000 f97e 	bl	800c29c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f000 f98f 	bl	800c2c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bfac:	68bb      	ldr	r3, [r7, #8]
 800bfae:	f003 0301 	and.w	r3, r3, #1
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d00c      	beq.n	800bfd0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f003 0301 	and.w	r3, r3, #1
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d007      	beq.n	800bfd0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f06f 0201 	mvn.w	r2, #1
 800bfc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f7fa fe1e 	bl	8006c0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bfd0:	68bb      	ldr	r3, [r7, #8]
 800bfd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d104      	bne.n	800bfe4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d00c      	beq.n	800bffe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d007      	beq.n	800bffe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800bff6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bff8:	6878      	ldr	r0, [r7, #4]
 800bffa:	f000 fd7b 	bl	800caf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800bffe:	68bb      	ldr	r3, [r7, #8]
 800c000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c004:	2b00      	cmp	r3, #0
 800c006:	d00c      	beq.n	800c022 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d007      	beq.n	800c022 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c01a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c01c:	6878      	ldr	r0, [r7, #4]
 800c01e:	f000 fd73 	bl	800cb08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d00c      	beq.n	800c046 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c032:	2b00      	cmp	r3, #0
 800c034:	d007      	beq.n	800c046 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c03e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f000 f949 	bl	800c2d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c046:	68bb      	ldr	r3, [r7, #8]
 800c048:	f003 0320 	and.w	r3, r3, #32
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d00c      	beq.n	800c06a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	f003 0320 	and.w	r3, r3, #32
 800c056:	2b00      	cmp	r3, #0
 800c058:	d007      	beq.n	800c06a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	f06f 0220 	mvn.w	r2, #32
 800c062:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c064:	6878      	ldr	r0, [r7, #4]
 800c066:	f000 fd3b 	bl	800cae0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c06a:	bf00      	nop
 800c06c:	3710      	adds	r7, #16
 800c06e:	46bd      	mov	sp, r7
 800c070:	bd80      	pop	{r7, pc}
	...

0800c074 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b086      	sub	sp, #24
 800c078:	af00      	add	r7, sp, #0
 800c07a:	60f8      	str	r0, [r7, #12]
 800c07c:	60b9      	str	r1, [r7, #8]
 800c07e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c080:	2300      	movs	r3, #0
 800c082:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c08a:	2b01      	cmp	r3, #1
 800c08c:	d101      	bne.n	800c092 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c08e:	2302      	movs	r3, #2
 800c090:	e0ff      	b.n	800c292 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	2201      	movs	r2, #1
 800c096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	2b14      	cmp	r3, #20
 800c09e:	f200 80f0 	bhi.w	800c282 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c0a2:	a201      	add	r2, pc, #4	@ (adr r2, 800c0a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c0a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0a8:	0800c0fd 	.word	0x0800c0fd
 800c0ac:	0800c283 	.word	0x0800c283
 800c0b0:	0800c283 	.word	0x0800c283
 800c0b4:	0800c283 	.word	0x0800c283
 800c0b8:	0800c13d 	.word	0x0800c13d
 800c0bc:	0800c283 	.word	0x0800c283
 800c0c0:	0800c283 	.word	0x0800c283
 800c0c4:	0800c283 	.word	0x0800c283
 800c0c8:	0800c17f 	.word	0x0800c17f
 800c0cc:	0800c283 	.word	0x0800c283
 800c0d0:	0800c283 	.word	0x0800c283
 800c0d4:	0800c283 	.word	0x0800c283
 800c0d8:	0800c1bf 	.word	0x0800c1bf
 800c0dc:	0800c283 	.word	0x0800c283
 800c0e0:	0800c283 	.word	0x0800c283
 800c0e4:	0800c283 	.word	0x0800c283
 800c0e8:	0800c201 	.word	0x0800c201
 800c0ec:	0800c283 	.word	0x0800c283
 800c0f0:	0800c283 	.word	0x0800c283
 800c0f4:	0800c283 	.word	0x0800c283
 800c0f8:	0800c241 	.word	0x0800c241
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	68b9      	ldr	r1, [r7, #8]
 800c102:	4618      	mov	r0, r3
 800c104:	f000 f95c 	bl	800c3c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	699a      	ldr	r2, [r3, #24]
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	f042 0208 	orr.w	r2, r2, #8
 800c116:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	699a      	ldr	r2, [r3, #24]
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	f022 0204 	bic.w	r2, r2, #4
 800c126:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	6999      	ldr	r1, [r3, #24]
 800c12e:	68bb      	ldr	r3, [r7, #8]
 800c130:	691a      	ldr	r2, [r3, #16]
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	430a      	orrs	r2, r1
 800c138:	619a      	str	r2, [r3, #24]
      break;
 800c13a:	e0a5      	b.n	800c288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	68b9      	ldr	r1, [r7, #8]
 800c142:	4618      	mov	r0, r3
 800c144:	f000 f9ba 	bl	800c4bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	699a      	ldr	r2, [r3, #24]
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c156:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	699a      	ldr	r2, [r3, #24]
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c166:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	6999      	ldr	r1, [r3, #24]
 800c16e:	68bb      	ldr	r3, [r7, #8]
 800c170:	691b      	ldr	r3, [r3, #16]
 800c172:	021a      	lsls	r2, r3, #8
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	430a      	orrs	r2, r1
 800c17a:	619a      	str	r2, [r3, #24]
      break;
 800c17c:	e084      	b.n	800c288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	68b9      	ldr	r1, [r7, #8]
 800c184:	4618      	mov	r0, r3
 800c186:	f000 fa15 	bl	800c5b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	69da      	ldr	r2, [r3, #28]
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	f042 0208 	orr.w	r2, r2, #8
 800c198:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	69da      	ldr	r2, [r3, #28]
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	f022 0204 	bic.w	r2, r2, #4
 800c1a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	69d9      	ldr	r1, [r3, #28]
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	691a      	ldr	r2, [r3, #16]
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	430a      	orrs	r2, r1
 800c1ba:	61da      	str	r2, [r3, #28]
      break;
 800c1bc:	e064      	b.n	800c288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	68b9      	ldr	r1, [r7, #8]
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	f000 fa6f 	bl	800c6a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	69da      	ldr	r2, [r3, #28]
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c1d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	69da      	ldr	r2, [r3, #28]
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c1e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	69d9      	ldr	r1, [r3, #28]
 800c1f0:	68bb      	ldr	r3, [r7, #8]
 800c1f2:	691b      	ldr	r3, [r3, #16]
 800c1f4:	021a      	lsls	r2, r3, #8
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	430a      	orrs	r2, r1
 800c1fc:	61da      	str	r2, [r3, #28]
      break;
 800c1fe:	e043      	b.n	800c288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	68b9      	ldr	r1, [r7, #8]
 800c206:	4618      	mov	r0, r3
 800c208:	f000 faac 	bl	800c764 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	f042 0208 	orr.w	r2, r2, #8
 800c21a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	f022 0204 	bic.w	r2, r2, #4
 800c22a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c232:	68bb      	ldr	r3, [r7, #8]
 800c234:	691a      	ldr	r2, [r3, #16]
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	430a      	orrs	r2, r1
 800c23c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c23e:	e023      	b.n	800c288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	68b9      	ldr	r1, [r7, #8]
 800c246:	4618      	mov	r0, r3
 800c248:	f000 fae4 	bl	800c814 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c25a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c26a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c272:	68bb      	ldr	r3, [r7, #8]
 800c274:	691b      	ldr	r3, [r3, #16]
 800c276:	021a      	lsls	r2, r3, #8
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	430a      	orrs	r2, r1
 800c27e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c280:	e002      	b.n	800c288 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c282:	2301      	movs	r3, #1
 800c284:	75fb      	strb	r3, [r7, #23]
      break;
 800c286:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	2200      	movs	r2, #0
 800c28c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c290:	7dfb      	ldrb	r3, [r7, #23]
}
 800c292:	4618      	mov	r0, r3
 800c294:	3718      	adds	r7, #24
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}
 800c29a:	bf00      	nop

0800c29c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c29c:	b480      	push	{r7}
 800c29e:	b083      	sub	sp, #12
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c2a4:	bf00      	nop
 800c2a6:	370c      	adds	r7, #12
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ae:	4770      	bx	lr

0800c2b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c2b0:	b480      	push	{r7}
 800c2b2:	b083      	sub	sp, #12
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c2b8:	bf00      	nop
 800c2ba:	370c      	adds	r7, #12
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c2:	4770      	bx	lr

0800c2c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c2c4:	b480      	push	{r7}
 800c2c6:	b083      	sub	sp, #12
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c2cc:	bf00      	nop
 800c2ce:	370c      	adds	r7, #12
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d6:	4770      	bx	lr

0800c2d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b083      	sub	sp, #12
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c2e0:	bf00      	nop
 800c2e2:	370c      	adds	r7, #12
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ea:	4770      	bx	lr

0800c2ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b085      	sub	sp, #20
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
 800c2f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	4a2d      	ldr	r2, [pc, #180]	@ (800c3b4 <TIM_Base_SetConfig+0xc8>)
 800c300:	4293      	cmp	r3, r2
 800c302:	d003      	beq.n	800c30c <TIM_Base_SetConfig+0x20>
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c30a:	d108      	bne.n	800c31e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c312:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	685b      	ldr	r3, [r3, #4]
 800c318:	68fa      	ldr	r2, [r7, #12]
 800c31a:	4313      	orrs	r3, r2
 800c31c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	4a24      	ldr	r2, [pc, #144]	@ (800c3b4 <TIM_Base_SetConfig+0xc8>)
 800c322:	4293      	cmp	r3, r2
 800c324:	d00b      	beq.n	800c33e <TIM_Base_SetConfig+0x52>
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c32c:	d007      	beq.n	800c33e <TIM_Base_SetConfig+0x52>
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	4a21      	ldr	r2, [pc, #132]	@ (800c3b8 <TIM_Base_SetConfig+0xcc>)
 800c332:	4293      	cmp	r3, r2
 800c334:	d003      	beq.n	800c33e <TIM_Base_SetConfig+0x52>
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	4a20      	ldr	r2, [pc, #128]	@ (800c3bc <TIM_Base_SetConfig+0xd0>)
 800c33a:	4293      	cmp	r3, r2
 800c33c:	d108      	bne.n	800c350 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c344:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	68db      	ldr	r3, [r3, #12]
 800c34a:	68fa      	ldr	r2, [r7, #12]
 800c34c:	4313      	orrs	r3, r2
 800c34e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	695b      	ldr	r3, [r3, #20]
 800c35a:	4313      	orrs	r3, r2
 800c35c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c35e:	683b      	ldr	r3, [r7, #0]
 800c360:	689a      	ldr	r2, [r3, #8]
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c366:	683b      	ldr	r3, [r7, #0]
 800c368:	681a      	ldr	r2, [r3, #0]
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	4a10      	ldr	r2, [pc, #64]	@ (800c3b4 <TIM_Base_SetConfig+0xc8>)
 800c372:	4293      	cmp	r3, r2
 800c374:	d007      	beq.n	800c386 <TIM_Base_SetConfig+0x9a>
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	4a0f      	ldr	r2, [pc, #60]	@ (800c3b8 <TIM_Base_SetConfig+0xcc>)
 800c37a:	4293      	cmp	r3, r2
 800c37c:	d003      	beq.n	800c386 <TIM_Base_SetConfig+0x9a>
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	4a0e      	ldr	r2, [pc, #56]	@ (800c3bc <TIM_Base_SetConfig+0xd0>)
 800c382:	4293      	cmp	r3, r2
 800c384:	d103      	bne.n	800c38e <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	691a      	ldr	r2, [r3, #16]
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	f043 0204 	orr.w	r2, r3, #4
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	2201      	movs	r2, #1
 800c39e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	68fa      	ldr	r2, [r7, #12]
 800c3a4:	601a      	str	r2, [r3, #0]
}
 800c3a6:	bf00      	nop
 800c3a8:	3714      	adds	r7, #20
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b0:	4770      	bx	lr
 800c3b2:	bf00      	nop
 800c3b4:	40012c00 	.word	0x40012c00
 800c3b8:	40014400 	.word	0x40014400
 800c3bc:	40014800 	.word	0x40014800

0800c3c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c3c0:	b480      	push	{r7}
 800c3c2:	b087      	sub	sp, #28
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	6078      	str	r0, [r7, #4]
 800c3c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	6a1b      	ldr	r3, [r3, #32]
 800c3ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	6a1b      	ldr	r3, [r3, #32]
 800c3d4:	f023 0201 	bic.w	r2, r3, #1
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	685b      	ldr	r3, [r3, #4]
 800c3e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	699b      	ldr	r3, [r3, #24]
 800c3e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c3ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	f023 0303 	bic.w	r3, r3, #3
 800c3fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	68fa      	ldr	r2, [r7, #12]
 800c402:	4313      	orrs	r3, r2
 800c404:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c406:	697b      	ldr	r3, [r7, #20]
 800c408:	f023 0302 	bic.w	r3, r3, #2
 800c40c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	689b      	ldr	r3, [r3, #8]
 800c412:	697a      	ldr	r2, [r7, #20]
 800c414:	4313      	orrs	r3, r2
 800c416:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	4a25      	ldr	r2, [pc, #148]	@ (800c4b0 <TIM_OC1_SetConfig+0xf0>)
 800c41c:	4293      	cmp	r3, r2
 800c41e:	d007      	beq.n	800c430 <TIM_OC1_SetConfig+0x70>
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	4a24      	ldr	r2, [pc, #144]	@ (800c4b4 <TIM_OC1_SetConfig+0xf4>)
 800c424:	4293      	cmp	r3, r2
 800c426:	d003      	beq.n	800c430 <TIM_OC1_SetConfig+0x70>
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	4a23      	ldr	r2, [pc, #140]	@ (800c4b8 <TIM_OC1_SetConfig+0xf8>)
 800c42c:	4293      	cmp	r3, r2
 800c42e:	d10e      	bne.n	800c44e <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	6a1b      	ldr	r3, [r3, #32]
 800c434:	f023 0204 	bic.w	r2, r3, #4
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c43c:	697b      	ldr	r3, [r7, #20]
 800c43e:	f023 0308 	bic.w	r3, r3, #8
 800c442:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c444:	683b      	ldr	r3, [r7, #0]
 800c446:	68db      	ldr	r3, [r3, #12]
 800c448:	697a      	ldr	r2, [r7, #20]
 800c44a:	4313      	orrs	r3, r2
 800c44c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	4a17      	ldr	r2, [pc, #92]	@ (800c4b0 <TIM_OC1_SetConfig+0xf0>)
 800c452:	4293      	cmp	r3, r2
 800c454:	d007      	beq.n	800c466 <TIM_OC1_SetConfig+0xa6>
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	4a17      	ldr	r2, [pc, #92]	@ (800c4b8 <TIM_OC1_SetConfig+0xf8>)
 800c45a:	4293      	cmp	r3, r2
 800c45c:	d003      	beq.n	800c466 <TIM_OC1_SetConfig+0xa6>
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	4a14      	ldr	r2, [pc, #80]	@ (800c4b4 <TIM_OC1_SetConfig+0xf4>)
 800c462:	4293      	cmp	r3, r2
 800c464:	d111      	bne.n	800c48a <TIM_OC1_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c466:	693b      	ldr	r3, [r7, #16]
 800c468:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c46c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c46e:	693b      	ldr	r3, [r7, #16]
 800c470:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c474:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	695b      	ldr	r3, [r3, #20]
 800c47a:	693a      	ldr	r2, [r7, #16]
 800c47c:	4313      	orrs	r3, r2
 800c47e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	699b      	ldr	r3, [r3, #24]
 800c484:	693a      	ldr	r2, [r7, #16]
 800c486:	4313      	orrs	r3, r2
 800c488:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	693a      	ldr	r2, [r7, #16]
 800c48e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	68fa      	ldr	r2, [r7, #12]
 800c494:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	685a      	ldr	r2, [r3, #4]
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	697a      	ldr	r2, [r7, #20]
 800c4a2:	621a      	str	r2, [r3, #32]
}
 800c4a4:	bf00      	nop
 800c4a6:	371c      	adds	r7, #28
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ae:	4770      	bx	lr
 800c4b0:	40012c00 	.word	0x40012c00
 800c4b4:	40014800 	.word	0x40014800
 800c4b8:	40014400 	.word	0x40014400

0800c4bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c4bc:	b480      	push	{r7}
 800c4be:	b087      	sub	sp, #28
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
 800c4c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6a1b      	ldr	r3, [r3, #32]
 800c4ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	6a1b      	ldr	r3, [r3, #32]
 800c4d0:	f023 0210 	bic.w	r2, r3, #16
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	685b      	ldr	r3, [r3, #4]
 800c4dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	699b      	ldr	r3, [r3, #24]
 800c4e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c4ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c4ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c4f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	021b      	lsls	r3, r3, #8
 800c4fe:	68fa      	ldr	r2, [r7, #12]
 800c500:	4313      	orrs	r3, r2
 800c502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c504:	697b      	ldr	r3, [r7, #20]
 800c506:	f023 0320 	bic.w	r3, r3, #32
 800c50a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c50c:	683b      	ldr	r3, [r7, #0]
 800c50e:	689b      	ldr	r3, [r3, #8]
 800c510:	011b      	lsls	r3, r3, #4
 800c512:	697a      	ldr	r2, [r7, #20]
 800c514:	4313      	orrs	r3, r2
 800c516:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	4a23      	ldr	r2, [pc, #140]	@ (800c5a8 <TIM_OC2_SetConfig+0xec>)
 800c51c:	4293      	cmp	r3, r2
 800c51e:	d10f      	bne.n	800c540 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	6a1b      	ldr	r3, [r3, #32]
 800c524:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c52c:	697b      	ldr	r3, [r7, #20]
 800c52e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c532:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	68db      	ldr	r3, [r3, #12]
 800c538:	011b      	lsls	r3, r3, #4
 800c53a:	697a      	ldr	r2, [r7, #20]
 800c53c:	4313      	orrs	r3, r2
 800c53e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	4a19      	ldr	r2, [pc, #100]	@ (800c5a8 <TIM_OC2_SetConfig+0xec>)
 800c544:	4293      	cmp	r3, r2
 800c546:	d007      	beq.n	800c558 <TIM_OC2_SetConfig+0x9c>
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	4a18      	ldr	r2, [pc, #96]	@ (800c5ac <TIM_OC2_SetConfig+0xf0>)
 800c54c:	4293      	cmp	r3, r2
 800c54e:	d003      	beq.n	800c558 <TIM_OC2_SetConfig+0x9c>
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	4a17      	ldr	r2, [pc, #92]	@ (800c5b0 <TIM_OC2_SetConfig+0xf4>)
 800c554:	4293      	cmp	r3, r2
 800c556:	d113      	bne.n	800c580 <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c558:	693b      	ldr	r3, [r7, #16]
 800c55a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c55e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c560:	693b      	ldr	r3, [r7, #16]
 800c562:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c566:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	695b      	ldr	r3, [r3, #20]
 800c56c:	009b      	lsls	r3, r3, #2
 800c56e:	693a      	ldr	r2, [r7, #16]
 800c570:	4313      	orrs	r3, r2
 800c572:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	699b      	ldr	r3, [r3, #24]
 800c578:	009b      	lsls	r3, r3, #2
 800c57a:	693a      	ldr	r2, [r7, #16]
 800c57c:	4313      	orrs	r3, r2
 800c57e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	693a      	ldr	r2, [r7, #16]
 800c584:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	68fa      	ldr	r2, [r7, #12]
 800c58a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	685a      	ldr	r2, [r3, #4]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	697a      	ldr	r2, [r7, #20]
 800c598:	621a      	str	r2, [r3, #32]
}
 800c59a:	bf00      	nop
 800c59c:	371c      	adds	r7, #28
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a4:	4770      	bx	lr
 800c5a6:	bf00      	nop
 800c5a8:	40012c00 	.word	0x40012c00
 800c5ac:	40014400 	.word	0x40014400
 800c5b0:	40014800 	.word	0x40014800

0800c5b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b087      	sub	sp, #28
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
 800c5bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6a1b      	ldr	r3, [r3, #32]
 800c5c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6a1b      	ldr	r3, [r3, #32]
 800c5c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	685b      	ldr	r3, [r3, #4]
 800c5d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	69db      	ldr	r3, [r3, #28]
 800c5da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c5e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	f023 0303 	bic.w	r3, r3, #3
 800c5ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c5f0:	683b      	ldr	r3, [r7, #0]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	68fa      	ldr	r2, [r7, #12]
 800c5f6:	4313      	orrs	r3, r2
 800c5f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c5fa:	697b      	ldr	r3, [r7, #20]
 800c5fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c600:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	689b      	ldr	r3, [r3, #8]
 800c606:	021b      	lsls	r3, r3, #8
 800c608:	697a      	ldr	r2, [r7, #20]
 800c60a:	4313      	orrs	r3, r2
 800c60c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	4a22      	ldr	r2, [pc, #136]	@ (800c69c <TIM_OC3_SetConfig+0xe8>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d10f      	bne.n	800c636 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	6a1b      	ldr	r3, [r3, #32]
 800c61a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c622:	697b      	ldr	r3, [r7, #20]
 800c624:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c628:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	68db      	ldr	r3, [r3, #12]
 800c62e:	021b      	lsls	r3, r3, #8
 800c630:	697a      	ldr	r2, [r7, #20]
 800c632:	4313      	orrs	r3, r2
 800c634:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	4a18      	ldr	r2, [pc, #96]	@ (800c69c <TIM_OC3_SetConfig+0xe8>)
 800c63a:	4293      	cmp	r3, r2
 800c63c:	d007      	beq.n	800c64e <TIM_OC3_SetConfig+0x9a>
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	4a17      	ldr	r2, [pc, #92]	@ (800c6a0 <TIM_OC3_SetConfig+0xec>)
 800c642:	4293      	cmp	r3, r2
 800c644:	d003      	beq.n	800c64e <TIM_OC3_SetConfig+0x9a>
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	4a16      	ldr	r2, [pc, #88]	@ (800c6a4 <TIM_OC3_SetConfig+0xf0>)
 800c64a:	4293      	cmp	r3, r2
 800c64c:	d113      	bne.n	800c676 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c654:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c656:	693b      	ldr	r3, [r7, #16]
 800c658:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c65c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c65e:	683b      	ldr	r3, [r7, #0]
 800c660:	695b      	ldr	r3, [r3, #20]
 800c662:	011b      	lsls	r3, r3, #4
 800c664:	693a      	ldr	r2, [r7, #16]
 800c666:	4313      	orrs	r3, r2
 800c668:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c66a:	683b      	ldr	r3, [r7, #0]
 800c66c:	699b      	ldr	r3, [r3, #24]
 800c66e:	011b      	lsls	r3, r3, #4
 800c670:	693a      	ldr	r2, [r7, #16]
 800c672:	4313      	orrs	r3, r2
 800c674:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	693a      	ldr	r2, [r7, #16]
 800c67a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	68fa      	ldr	r2, [r7, #12]
 800c680:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c682:	683b      	ldr	r3, [r7, #0]
 800c684:	685a      	ldr	r2, [r3, #4]
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	697a      	ldr	r2, [r7, #20]
 800c68e:	621a      	str	r2, [r3, #32]
}
 800c690:	bf00      	nop
 800c692:	371c      	adds	r7, #28
 800c694:	46bd      	mov	sp, r7
 800c696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69a:	4770      	bx	lr
 800c69c:	40012c00 	.word	0x40012c00
 800c6a0:	40014400 	.word	0x40014400
 800c6a4:	40014800 	.word	0x40014800

0800c6a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	b087      	sub	sp, #28
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
 800c6b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	6a1b      	ldr	r3, [r3, #32]
 800c6b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	6a1b      	ldr	r3, [r3, #32]
 800c6bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	685b      	ldr	r3, [r3, #4]
 800c6c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	69db      	ldr	r3, [r3, #28]
 800c6ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c6d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c6da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c6e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	021b      	lsls	r3, r3, #8
 800c6ea:	68fa      	ldr	r2, [r7, #12]
 800c6ec:	4313      	orrs	r3, r2
 800c6ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c6f0:	693b      	ldr	r3, [r7, #16]
 800c6f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c6f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	689b      	ldr	r3, [r3, #8]
 800c6fc:	031b      	lsls	r3, r3, #12
 800c6fe:	693a      	ldr	r2, [r7, #16]
 800c700:	4313      	orrs	r3, r2
 800c702:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	4a14      	ldr	r2, [pc, #80]	@ (800c758 <TIM_OC4_SetConfig+0xb0>)
 800c708:	4293      	cmp	r3, r2
 800c70a:	d007      	beq.n	800c71c <TIM_OC4_SetConfig+0x74>
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	4a13      	ldr	r2, [pc, #76]	@ (800c75c <TIM_OC4_SetConfig+0xb4>)
 800c710:	4293      	cmp	r3, r2
 800c712:	d003      	beq.n	800c71c <TIM_OC4_SetConfig+0x74>
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	4a12      	ldr	r2, [pc, #72]	@ (800c760 <TIM_OC4_SetConfig+0xb8>)
 800c718:	4293      	cmp	r3, r2
 800c71a:	d109      	bne.n	800c730 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c71c:	697b      	ldr	r3, [r7, #20]
 800c71e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c722:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c724:	683b      	ldr	r3, [r7, #0]
 800c726:	695b      	ldr	r3, [r3, #20]
 800c728:	019b      	lsls	r3, r3, #6
 800c72a:	697a      	ldr	r2, [r7, #20]
 800c72c:	4313      	orrs	r3, r2
 800c72e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	697a      	ldr	r2, [r7, #20]
 800c734:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	68fa      	ldr	r2, [r7, #12]
 800c73a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	685a      	ldr	r2, [r3, #4]
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	693a      	ldr	r2, [r7, #16]
 800c748:	621a      	str	r2, [r3, #32]
}
 800c74a:	bf00      	nop
 800c74c:	371c      	adds	r7, #28
 800c74e:	46bd      	mov	sp, r7
 800c750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c754:	4770      	bx	lr
 800c756:	bf00      	nop
 800c758:	40012c00 	.word	0x40012c00
 800c75c:	40014400 	.word	0x40014400
 800c760:	40014800 	.word	0x40014800

0800c764 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c764:	b480      	push	{r7}
 800c766:	b087      	sub	sp, #28
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
 800c76c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	6a1b      	ldr	r3, [r3, #32]
 800c772:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	6a1b      	ldr	r3, [r3, #32]
 800c778:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	685b      	ldr	r3, [r3, #4]
 800c784:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c78a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	68fa      	ldr	r2, [r7, #12]
 800c79e:	4313      	orrs	r3, r2
 800c7a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c7a2:	693b      	ldr	r3, [r7, #16]
 800c7a4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c7a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c7aa:	683b      	ldr	r3, [r7, #0]
 800c7ac:	689b      	ldr	r3, [r3, #8]
 800c7ae:	041b      	lsls	r3, r3, #16
 800c7b0:	693a      	ldr	r2, [r7, #16]
 800c7b2:	4313      	orrs	r3, r2
 800c7b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	4a13      	ldr	r2, [pc, #76]	@ (800c808 <TIM_OC5_SetConfig+0xa4>)
 800c7ba:	4293      	cmp	r3, r2
 800c7bc:	d007      	beq.n	800c7ce <TIM_OC5_SetConfig+0x6a>
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	4a12      	ldr	r2, [pc, #72]	@ (800c80c <TIM_OC5_SetConfig+0xa8>)
 800c7c2:	4293      	cmp	r3, r2
 800c7c4:	d003      	beq.n	800c7ce <TIM_OC5_SetConfig+0x6a>
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	4a11      	ldr	r2, [pc, #68]	@ (800c810 <TIM_OC5_SetConfig+0xac>)
 800c7ca:	4293      	cmp	r3, r2
 800c7cc:	d109      	bne.n	800c7e2 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c7ce:	697b      	ldr	r3, [r7, #20]
 800c7d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c7d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	695b      	ldr	r3, [r3, #20]
 800c7da:	021b      	lsls	r3, r3, #8
 800c7dc:	697a      	ldr	r2, [r7, #20]
 800c7de:	4313      	orrs	r3, r2
 800c7e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	697a      	ldr	r2, [r7, #20]
 800c7e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	68fa      	ldr	r2, [r7, #12]
 800c7ec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	685a      	ldr	r2, [r3, #4]
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	693a      	ldr	r2, [r7, #16]
 800c7fa:	621a      	str	r2, [r3, #32]
}
 800c7fc:	bf00      	nop
 800c7fe:	371c      	adds	r7, #28
 800c800:	46bd      	mov	sp, r7
 800c802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c806:	4770      	bx	lr
 800c808:	40012c00 	.word	0x40012c00
 800c80c:	40014400 	.word	0x40014400
 800c810:	40014800 	.word	0x40014800

0800c814 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c814:	b480      	push	{r7}
 800c816:	b087      	sub	sp, #28
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
 800c81c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	6a1b      	ldr	r3, [r3, #32]
 800c822:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	6a1b      	ldr	r3, [r3, #32]
 800c828:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	685b      	ldr	r3, [r3, #4]
 800c834:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c83a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c842:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c846:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c848:	683b      	ldr	r3, [r7, #0]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	021b      	lsls	r3, r3, #8
 800c84e:	68fa      	ldr	r2, [r7, #12]
 800c850:	4313      	orrs	r3, r2
 800c852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c854:	693b      	ldr	r3, [r7, #16]
 800c856:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c85a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	689b      	ldr	r3, [r3, #8]
 800c860:	051b      	lsls	r3, r3, #20
 800c862:	693a      	ldr	r2, [r7, #16]
 800c864:	4313      	orrs	r3, r2
 800c866:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	4a14      	ldr	r2, [pc, #80]	@ (800c8bc <TIM_OC6_SetConfig+0xa8>)
 800c86c:	4293      	cmp	r3, r2
 800c86e:	d007      	beq.n	800c880 <TIM_OC6_SetConfig+0x6c>
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	4a13      	ldr	r2, [pc, #76]	@ (800c8c0 <TIM_OC6_SetConfig+0xac>)
 800c874:	4293      	cmp	r3, r2
 800c876:	d003      	beq.n	800c880 <TIM_OC6_SetConfig+0x6c>
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	4a12      	ldr	r2, [pc, #72]	@ (800c8c4 <TIM_OC6_SetConfig+0xb0>)
 800c87c:	4293      	cmp	r3, r2
 800c87e:	d109      	bne.n	800c894 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c880:	697b      	ldr	r3, [r7, #20]
 800c882:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c886:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	695b      	ldr	r3, [r3, #20]
 800c88c:	029b      	lsls	r3, r3, #10
 800c88e:	697a      	ldr	r2, [r7, #20]
 800c890:	4313      	orrs	r3, r2
 800c892:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	697a      	ldr	r2, [r7, #20]
 800c898:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	68fa      	ldr	r2, [r7, #12]
 800c89e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	685a      	ldr	r2, [r3, #4]
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	693a      	ldr	r2, [r7, #16]
 800c8ac:	621a      	str	r2, [r3, #32]
}
 800c8ae:	bf00      	nop
 800c8b0:	371c      	adds	r7, #28
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b8:	4770      	bx	lr
 800c8ba:	bf00      	nop
 800c8bc:	40012c00 	.word	0x40012c00
 800c8c0:	40014400 	.word	0x40014400
 800c8c4:	40014800 	.word	0x40014800

0800c8c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c8c8:	b480      	push	{r7}
 800c8ca:	b087      	sub	sp, #28
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	60f8      	str	r0, [r7, #12]
 800c8d0:	60b9      	str	r1, [r7, #8]
 800c8d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	f003 031f 	and.w	r3, r3, #31
 800c8da:	2201      	movs	r2, #1
 800c8dc:	fa02 f303 	lsl.w	r3, r2, r3
 800c8e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	6a1a      	ldr	r2, [r3, #32]
 800c8e6:	697b      	ldr	r3, [r7, #20]
 800c8e8:	43db      	mvns	r3, r3
 800c8ea:	401a      	ands	r2, r3
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	6a1a      	ldr	r2, [r3, #32]
 800c8f4:	68bb      	ldr	r3, [r7, #8]
 800c8f6:	f003 031f 	and.w	r3, r3, #31
 800c8fa:	6879      	ldr	r1, [r7, #4]
 800c8fc:	fa01 f303 	lsl.w	r3, r1, r3
 800c900:	431a      	orrs	r2, r3
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	621a      	str	r2, [r3, #32]
}
 800c906:	bf00      	nop
 800c908:	371c      	adds	r7, #28
 800c90a:	46bd      	mov	sp, r7
 800c90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c910:	4770      	bx	lr
	...

0800c914 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c914:	b480      	push	{r7}
 800c916:	b085      	sub	sp, #20
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
 800c91c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c924:	2b01      	cmp	r3, #1
 800c926:	d101      	bne.n	800c92c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c928:	2302      	movs	r3, #2
 800c92a:	e04a      	b.n	800c9c2 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2201      	movs	r2, #1
 800c930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	2202      	movs	r2, #2
 800c938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	685b      	ldr	r3, [r3, #4]
 800c942:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	689b      	ldr	r3, [r3, #8]
 800c94a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	4a1f      	ldr	r2, [pc, #124]	@ (800c9d0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800c952:	4293      	cmp	r3, r2
 800c954:	d108      	bne.n	800c968 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c95c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c95e:	683b      	ldr	r3, [r7, #0]
 800c960:	685b      	ldr	r3, [r3, #4]
 800c962:	68fa      	ldr	r2, [r7, #12]
 800c964:	4313      	orrs	r3, r2
 800c966:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c96e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	68fa      	ldr	r2, [r7, #12]
 800c976:	4313      	orrs	r3, r2
 800c978:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	68fa      	ldr	r2, [r7, #12]
 800c980:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	4a12      	ldr	r2, [pc, #72]	@ (800c9d0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800c988:	4293      	cmp	r3, r2
 800c98a:	d004      	beq.n	800c996 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c994:	d10c      	bne.n	800c9b0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c996:	68bb      	ldr	r3, [r7, #8]
 800c998:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c99c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c99e:	683b      	ldr	r3, [r7, #0]
 800c9a0:	689b      	ldr	r3, [r3, #8]
 800c9a2:	68ba      	ldr	r2, [r7, #8]
 800c9a4:	4313      	orrs	r3, r2
 800c9a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	68ba      	ldr	r2, [r7, #8]
 800c9ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	2201      	movs	r2, #1
 800c9b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c9c0:	2300      	movs	r3, #0
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	3714      	adds	r7, #20
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9cc:	4770      	bx	lr
 800c9ce:	bf00      	nop
 800c9d0:	40012c00 	.word	0x40012c00

0800c9d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c9d4:	b480      	push	{r7}
 800c9d6:	b085      	sub	sp, #20
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
 800c9dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c9de:	2300      	movs	r3, #0
 800c9e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c9e8:	2b01      	cmp	r3, #1
 800c9ea:	d101      	bne.n	800c9f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c9ec:	2302      	movs	r3, #2
 800c9ee:	e06e      	b.n	800cace <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	2201      	movs	r2, #1
 800c9f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	68db      	ldr	r3, [r3, #12]
 800ca02:	4313      	orrs	r3, r2
 800ca04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ca0c:	683b      	ldr	r3, [r7, #0]
 800ca0e:	689b      	ldr	r3, [r3, #8]
 800ca10:	4313      	orrs	r3, r2
 800ca12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	685b      	ldr	r3, [r3, #4]
 800ca1e:	4313      	orrs	r3, r2
 800ca20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	4313      	orrs	r3, r2
 800ca2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	691b      	ldr	r3, [r3, #16]
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	695b      	ldr	r3, [r3, #20]
 800ca48:	4313      	orrs	r3, r2
 800ca4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ca52:	683b      	ldr	r3, [r7, #0]
 800ca54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca56:	4313      	orrs	r3, r2
 800ca58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800ca60:	683b      	ldr	r3, [r7, #0]
 800ca62:	699b      	ldr	r3, [r3, #24]
 800ca64:	041b      	lsls	r3, r3, #16
 800ca66:	4313      	orrs	r3, r2
 800ca68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800ca70:	683b      	ldr	r3, [r7, #0]
 800ca72:	69db      	ldr	r3, [r3, #28]
 800ca74:	4313      	orrs	r3, r2
 800ca76:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	4a17      	ldr	r2, [pc, #92]	@ (800cadc <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800ca7e:	4293      	cmp	r3, r2
 800ca80:	d11c      	bne.n	800cabc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca8c:	051b      	lsls	r3, r3, #20
 800ca8e:	4313      	orrs	r3, r2
 800ca90:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	6a1b      	ldr	r3, [r3, #32]
 800ca9c:	4313      	orrs	r3, r2
 800ca9e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800caaa:	4313      	orrs	r3, r2
 800caac:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cab8:	4313      	orrs	r3, r2
 800caba:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	68fa      	ldr	r2, [r7, #12]
 800cac2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2200      	movs	r2, #0
 800cac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cacc:	2300      	movs	r3, #0
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3714      	adds	r7, #20
 800cad2:	46bd      	mov	sp, r7
 800cad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad8:	4770      	bx	lr
 800cada:	bf00      	nop
 800cadc:	40012c00 	.word	0x40012c00

0800cae0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cae0:	b480      	push	{r7}
 800cae2:	b083      	sub	sp, #12
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cae8:	bf00      	nop
 800caea:	370c      	adds	r7, #12
 800caec:	46bd      	mov	sp, r7
 800caee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf2:	4770      	bx	lr

0800caf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800caf4:	b480      	push	{r7}
 800caf6:	b083      	sub	sp, #12
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cafc:	bf00      	nop
 800cafe:	370c      	adds	r7, #12
 800cb00:	46bd      	mov	sp, r7
 800cb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb06:	4770      	bx	lr

0800cb08 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cb08:	b480      	push	{r7}
 800cb0a:	b083      	sub	sp, #12
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cb10:	bf00      	nop
 800cb12:	370c      	adds	r7, #12
 800cb14:	46bd      	mov	sp, r7
 800cb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1a:	4770      	bx	lr

0800cb1c <LL_RCC_GetUSARTClockSource>:
{
 800cb1c:	b480      	push	{r7}
 800cb1e:	b083      	sub	sp, #12
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800cb24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cb28:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	4013      	ands	r3, r2
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	370c      	adds	r7, #12
 800cb34:	46bd      	mov	sp, r7
 800cb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3a:	4770      	bx	lr

0800cb3c <LL_RCC_GetLPUARTClockSource>:
{
 800cb3c:	b480      	push	{r7}
 800cb3e:	b083      	sub	sp, #12
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800cb44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cb48:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	4013      	ands	r3, r2
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	370c      	adds	r7, #12
 800cb54:	46bd      	mov	sp, r7
 800cb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5a:	4770      	bx	lr

0800cb5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b082      	sub	sp, #8
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d101      	bne.n	800cb6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cb6a:	2301      	movs	r3, #1
 800cb6c:	e042      	b.n	800cbf4 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d106      	bne.n	800cb86 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	2200      	movs	r2, #0
 800cb7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	f7fb f829 	bl	8007bd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	2224      	movs	r2, #36	@ 0x24
 800cb8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	681a      	ldr	r2, [r3, #0]
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	f022 0201 	bic.w	r2, r2, #1
 800cb9c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d002      	beq.n	800cbac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800cba6:	6878      	ldr	r0, [r7, #4]
 800cba8:	f000 fe32 	bl	800d810 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	f000 fc07 	bl	800d3c0 <UART_SetConfig>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	2b01      	cmp	r3, #1
 800cbb6:	d101      	bne.n	800cbbc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800cbb8:	2301      	movs	r3, #1
 800cbba:	e01b      	b.n	800cbf4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	685a      	ldr	r2, [r3, #4]
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cbca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	689a      	ldr	r2, [r3, #8]
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cbda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	681a      	ldr	r2, [r3, #0]
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f042 0201 	orr.w	r2, r2, #1
 800cbea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cbec:	6878      	ldr	r0, [r7, #4]
 800cbee:	f000 feb1 	bl	800d954 <UART_CheckIdleState>
 800cbf2:	4603      	mov	r3, r0
}
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	3708      	adds	r7, #8
 800cbf8:	46bd      	mov	sp, r7
 800cbfa:	bd80      	pop	{r7, pc}

0800cbfc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	b08a      	sub	sp, #40	@ 0x28
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	60f8      	str	r0, [r7, #12]
 800cc04:	60b9      	str	r1, [r7, #8]
 800cc06:	4613      	mov	r3, r2
 800cc08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc10:	2b20      	cmp	r3, #32
 800cc12:	d167      	bne.n	800cce4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800cc14:	68bb      	ldr	r3, [r7, #8]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d002      	beq.n	800cc20 <HAL_UART_Transmit_DMA+0x24>
 800cc1a:	88fb      	ldrh	r3, [r7, #6]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d101      	bne.n	800cc24 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800cc20:	2301      	movs	r3, #1
 800cc22:	e060      	b.n	800cce6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	68ba      	ldr	r2, [r7, #8]
 800cc28:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	88fa      	ldrh	r2, [r7, #6]
 800cc2e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	88fa      	ldrh	r2, [r7, #6]
 800cc36:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	2221      	movs	r2, #33	@ 0x21
 800cc46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d028      	beq.n	800cca4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cc56:	4a26      	ldr	r2, [pc, #152]	@ (800ccf0 <HAL_UART_Transmit_DMA+0xf4>)
 800cc58:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cc5e:	4a25      	ldr	r2, [pc, #148]	@ (800ccf4 <HAL_UART_Transmit_DMA+0xf8>)
 800cc60:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cc66:	4a24      	ldr	r2, [pc, #144]	@ (800ccf8 <HAL_UART_Transmit_DMA+0xfc>)
 800cc68:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cc6e:	2200      	movs	r2, #0
 800cc70:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc7a:	4619      	mov	r1, r3
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	3328      	adds	r3, #40	@ 0x28
 800cc82:	461a      	mov	r2, r3
 800cc84:	88fb      	ldrh	r3, [r7, #6]
 800cc86:	f7fb fd8d 	bl	80087a4 <HAL_DMA_Start_IT>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d009      	beq.n	800cca4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	2210      	movs	r2, #16
 800cc94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	2220      	movs	r2, #32
 800cc9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800cca0:	2301      	movs	r3, #1
 800cca2:	e020      	b.n	800cce6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	2240      	movs	r2, #64	@ 0x40
 800ccaa:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	3308      	adds	r3, #8
 800ccb2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccb4:	697b      	ldr	r3, [r7, #20]
 800ccb6:	e853 3f00 	ldrex	r3, [r3]
 800ccba:	613b      	str	r3, [r7, #16]
   return(result);
 800ccbc:	693b      	ldr	r3, [r7, #16]
 800ccbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccc2:	627b      	str	r3, [r7, #36]	@ 0x24
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	3308      	adds	r3, #8
 800ccca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cccc:	623a      	str	r2, [r7, #32]
 800ccce:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccd0:	69f9      	ldr	r1, [r7, #28]
 800ccd2:	6a3a      	ldr	r2, [r7, #32]
 800ccd4:	e841 2300 	strex	r3, r2, [r1]
 800ccd8:	61bb      	str	r3, [r7, #24]
   return(result);
 800ccda:	69bb      	ldr	r3, [r7, #24]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d1e5      	bne.n	800ccac <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800cce0:	2300      	movs	r3, #0
 800cce2:	e000      	b.n	800cce6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800cce4:	2302      	movs	r3, #2
  }
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	3728      	adds	r7, #40	@ 0x28
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}
 800ccee:	bf00      	nop
 800ccf0:	0800dcd1 	.word	0x0800dcd1
 800ccf4:	0800dd63 	.word	0x0800dd63
 800ccf8:	0800dd7f 	.word	0x0800dd7f

0800ccfc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b0ba      	sub	sp, #232	@ 0xe8
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	69db      	ldr	r3, [r3, #28]
 800cd0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	689b      	ldr	r3, [r3, #8]
 800cd1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cd22:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800cd26:	f640 030f 	movw	r3, #2063	@ 0x80f
 800cd2a:	4013      	ands	r3, r2
 800cd2c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800cd30:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	d11b      	bne.n	800cd70 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cd38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd3c:	f003 0320 	and.w	r3, r3, #32
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d015      	beq.n	800cd70 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cd44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd48:	f003 0320 	and.w	r3, r3, #32
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d105      	bne.n	800cd5c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cd50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d009      	beq.n	800cd70 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	f000 8300 	beq.w	800d366 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd6a:	6878      	ldr	r0, [r7, #4]
 800cd6c:	4798      	blx	r3
      }
      return;
 800cd6e:	e2fa      	b.n	800d366 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800cd70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	f000 8123 	beq.w	800cfc0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cd7a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800cd7e:	4b8d      	ldr	r3, [pc, #564]	@ (800cfb4 <HAL_UART_IRQHandler+0x2b8>)
 800cd80:	4013      	ands	r3, r2
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d106      	bne.n	800cd94 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cd86:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800cd8a:	4b8b      	ldr	r3, [pc, #556]	@ (800cfb8 <HAL_UART_IRQHandler+0x2bc>)
 800cd8c:	4013      	ands	r3, r2
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	f000 8116 	beq.w	800cfc0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cd94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd98:	f003 0301 	and.w	r3, r3, #1
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d011      	beq.n	800cdc4 <HAL_UART_IRQHandler+0xc8>
 800cda0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cda4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d00b      	beq.n	800cdc4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	2201      	movs	r2, #1
 800cdb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cdba:	f043 0201 	orr.w	r2, r3, #1
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cdc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdc8:	f003 0302 	and.w	r3, r3, #2
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d011      	beq.n	800cdf4 <HAL_UART_IRQHandler+0xf8>
 800cdd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cdd4:	f003 0301 	and.w	r3, r3, #1
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d00b      	beq.n	800cdf4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	2202      	movs	r2, #2
 800cde2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cdea:	f043 0204 	orr.w	r2, r3, #4
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cdf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cdf8:	f003 0304 	and.w	r3, r3, #4
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d011      	beq.n	800ce24 <HAL_UART_IRQHandler+0x128>
 800ce00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ce04:	f003 0301 	and.w	r3, r3, #1
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d00b      	beq.n	800ce24 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	2204      	movs	r2, #4
 800ce12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce1a:	f043 0202 	orr.w	r2, r3, #2
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ce24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce28:	f003 0308 	and.w	r3, r3, #8
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d017      	beq.n	800ce60 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ce30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce34:	f003 0320 	and.w	r3, r3, #32
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d105      	bne.n	800ce48 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ce3c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ce40:	4b5c      	ldr	r3, [pc, #368]	@ (800cfb4 <HAL_UART_IRQHandler+0x2b8>)
 800ce42:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d00b      	beq.n	800ce60 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	2208      	movs	r2, #8
 800ce4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce56:	f043 0208 	orr.w	r2, r3, #8
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ce60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d012      	beq.n	800ce92 <HAL_UART_IRQHandler+0x196>
 800ce6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce70:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d00c      	beq.n	800ce92 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ce80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce88:	f043 0220 	orr.w	r2, r3, #32
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	f000 8266 	beq.w	800d36a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ce9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cea2:	f003 0320 	and.w	r3, r3, #32
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d013      	beq.n	800ced2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ceaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ceae:	f003 0320 	and.w	r3, r3, #32
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d105      	bne.n	800cec2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ceb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ceba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d007      	beq.n	800ced2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d003      	beq.n	800ced2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ced8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	689b      	ldr	r3, [r3, #8]
 800cee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cee6:	2b40      	cmp	r3, #64	@ 0x40
 800cee8:	d005      	beq.n	800cef6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ceea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ceee:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d054      	beq.n	800cfa0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cef6:	6878      	ldr	r0, [r7, #4]
 800cef8:	f000 fe84 	bl	800dc04 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	689b      	ldr	r3, [r3, #8]
 800cf02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf06:	2b40      	cmp	r3, #64	@ 0x40
 800cf08:	d146      	bne.n	800cf98 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	3308      	adds	r3, #8
 800cf10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cf18:	e853 3f00 	ldrex	r3, [r3]
 800cf1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cf20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cf24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	3308      	adds	r3, #8
 800cf32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cf36:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cf3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cf42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cf46:	e841 2300 	strex	r3, r2, [r1]
 800cf4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cf4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d1d9      	bne.n	800cf0a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d017      	beq.n	800cf90 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf66:	4a15      	ldr	r2, [pc, #84]	@ (800cfbc <HAL_UART_IRQHandler+0x2c0>)
 800cf68:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf70:	4618      	mov	r0, r3
 800cf72:	f7fb fcf1 	bl	8008958 <HAL_DMA_Abort_IT>
 800cf76:	4603      	mov	r3, r0
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d019      	beq.n	800cfb0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf84:	687a      	ldr	r2, [r7, #4]
 800cf86:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800cf8a:	4610      	mov	r0, r2
 800cf8c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cf8e:	e00f      	b.n	800cfb0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800cf90:	6878      	ldr	r0, [r7, #4]
 800cf92:	f000 f9ff 	bl	800d394 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cf96:	e00b      	b.n	800cfb0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cf98:	6878      	ldr	r0, [r7, #4]
 800cf9a:	f000 f9fb 	bl	800d394 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cf9e:	e007      	b.n	800cfb0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800cfa0:	6878      	ldr	r0, [r7, #4]
 800cfa2:	f000 f9f7 	bl	800d394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800cfae:	e1dc      	b.n	800d36a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cfb0:	bf00      	nop
    return;
 800cfb2:	e1da      	b.n	800d36a <HAL_UART_IRQHandler+0x66e>
 800cfb4:	10000001 	.word	0x10000001
 800cfb8:	04000120 	.word	0x04000120
 800cfbc:	0800ddef 	.word	0x0800ddef

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cfc4:	2b01      	cmp	r3, #1
 800cfc6:	f040 8170 	bne.w	800d2aa <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cfca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cfce:	f003 0310 	and.w	r3, r3, #16
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	f000 8169 	beq.w	800d2aa <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cfd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cfdc:	f003 0310 	and.w	r3, r3, #16
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	f000 8162 	beq.w	800d2aa <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	2210      	movs	r2, #16
 800cfec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	689b      	ldr	r3, [r3, #8]
 800cff4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cff8:	2b40      	cmp	r3, #64	@ 0x40
 800cffa:	f040 80d8 	bne.w	800d1ae <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	685b      	ldr	r3, [r3, #4]
 800d008:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d00c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800d010:	2b00      	cmp	r3, #0
 800d012:	f000 80af 	beq.w	800d174 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d01c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d020:	429a      	cmp	r2, r3
 800d022:	f080 80a7 	bcs.w	800d174 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d02c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	f003 0320 	and.w	r3, r3, #32
 800d03e:	2b00      	cmp	r3, #0
 800d040:	f040 8087 	bne.w	800d152 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d04c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d050:	e853 3f00 	ldrex	r3, [r3]
 800d054:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800d058:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d05c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d060:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	461a      	mov	r2, r3
 800d06a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800d06e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d072:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d076:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d07a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d07e:	e841 2300 	strex	r3, r2, [r1]
 800d082:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d086:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d1da      	bne.n	800d044 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	3308      	adds	r3, #8
 800d094:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d096:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d098:	e853 3f00 	ldrex	r3, [r3]
 800d09c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d09e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d0a0:	f023 0301 	bic.w	r3, r3, #1
 800d0a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	3308      	adds	r3, #8
 800d0ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d0b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d0b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d0ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d0be:	e841 2300 	strex	r3, r2, [r1]
 800d0c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d0c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d1e1      	bne.n	800d08e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	3308      	adds	r3, #8
 800d0d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d0d4:	e853 3f00 	ldrex	r3, [r3]
 800d0d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d0da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d0e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	3308      	adds	r3, #8
 800d0ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d0ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d0f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d0f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d0f6:	e841 2300 	strex	r3, r2, [r1]
 800d0fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d0fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d1e3      	bne.n	800d0ca <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	2220      	movs	r2, #32
 800d106:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	2200      	movs	r2, #0
 800d10e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d116:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d118:	e853 3f00 	ldrex	r3, [r3]
 800d11c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d11e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d120:	f023 0310 	bic.w	r3, r3, #16
 800d124:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	461a      	mov	r2, r3
 800d12e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d132:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d134:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d136:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d138:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d13a:	e841 2300 	strex	r3, r2, [r1]
 800d13e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d140:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d142:	2b00      	cmp	r3, #0
 800d144:	d1e4      	bne.n	800d110 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d14c:	4618      	mov	r0, r3
 800d14e:	f7fb fba4 	bl	800889a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	2202      	movs	r2, #2
 800d156:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d164:	b29b      	uxth	r3, r3
 800d166:	1ad3      	subs	r3, r2, r3
 800d168:	b29b      	uxth	r3, r3
 800d16a:	4619      	mov	r1, r3
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f000 f91b 	bl	800d3a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d172:	e0fc      	b.n	800d36e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d17a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d17e:	429a      	cmp	r2, r3
 800d180:	f040 80f5 	bne.w	800d36e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	f003 0320 	and.w	r3, r3, #32
 800d192:	2b20      	cmp	r3, #32
 800d194:	f040 80eb 	bne.w	800d36e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	2202      	movs	r2, #2
 800d19c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d1a4:	4619      	mov	r1, r3
 800d1a6:	6878      	ldr	r0, [r7, #4]
 800d1a8:	f000 f8fe 	bl	800d3a8 <HAL_UARTEx_RxEventCallback>
      return;
 800d1ac:	e0df      	b.n	800d36e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d1ba:	b29b      	uxth	r3, r3
 800d1bc:	1ad3      	subs	r3, r2, r3
 800d1be:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d1c8:	b29b      	uxth	r3, r3
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	f000 80d1 	beq.w	800d372 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800d1d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	f000 80cc 	beq.w	800d372 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1e2:	e853 3f00 	ldrex	r3, [r3]
 800d1e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d1e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d1ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	461a      	mov	r2, r3
 800d1f8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d1fc:	647b      	str	r3, [r7, #68]	@ 0x44
 800d1fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d200:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d202:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d204:	e841 2300 	strex	r3, r2, [r1]
 800d208:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d20a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d1e4      	bne.n	800d1da <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	3308      	adds	r3, #8
 800d216:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d21a:	e853 3f00 	ldrex	r3, [r3]
 800d21e:	623b      	str	r3, [r7, #32]
   return(result);
 800d220:	6a3b      	ldr	r3, [r7, #32]
 800d222:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d226:	f023 0301 	bic.w	r3, r3, #1
 800d22a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	3308      	adds	r3, #8
 800d234:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d238:	633a      	str	r2, [r7, #48]	@ 0x30
 800d23a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d23c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d23e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d240:	e841 2300 	strex	r3, r2, [r1]
 800d244:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d1e1      	bne.n	800d210 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	2220      	movs	r2, #32
 800d250:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	2200      	movs	r2, #0
 800d258:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	2200      	movs	r2, #0
 800d25e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d266:	693b      	ldr	r3, [r7, #16]
 800d268:	e853 3f00 	ldrex	r3, [r3]
 800d26c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	f023 0310 	bic.w	r3, r3, #16
 800d274:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	461a      	mov	r2, r3
 800d27e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d282:	61fb      	str	r3, [r7, #28]
 800d284:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d286:	69b9      	ldr	r1, [r7, #24]
 800d288:	69fa      	ldr	r2, [r7, #28]
 800d28a:	e841 2300 	strex	r3, r2, [r1]
 800d28e:	617b      	str	r3, [r7, #20]
   return(result);
 800d290:	697b      	ldr	r3, [r7, #20]
 800d292:	2b00      	cmp	r3, #0
 800d294:	d1e4      	bne.n	800d260 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	2202      	movs	r2, #2
 800d29a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d29c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d2a0:	4619      	mov	r1, r3
 800d2a2:	6878      	ldr	r0, [r7, #4]
 800d2a4:	f000 f880 	bl	800d3a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d2a8:	e063      	b.n	800d372 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d2aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d2ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d00e      	beq.n	800d2d4 <HAL_UART_IRQHandler+0x5d8>
 800d2b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d2ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d008      	beq.n	800d2d4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d2ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d2cc:	6878      	ldr	r0, [r7, #4]
 800d2ce:	f000 fdc7 	bl	800de60 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d2d2:	e051      	b.n	800d378 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d2d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d2d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d014      	beq.n	800d30a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d2e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d2e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d105      	bne.n	800d2f8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d2ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d2f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d008      	beq.n	800d30a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d03a      	beq.n	800d376 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d304:	6878      	ldr	r0, [r7, #4]
 800d306:	4798      	blx	r3
    }
    return;
 800d308:	e035      	b.n	800d376 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d30a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d30e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d312:	2b00      	cmp	r3, #0
 800d314:	d009      	beq.n	800d32a <HAL_UART_IRQHandler+0x62e>
 800d316:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d31a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d003      	beq.n	800d32a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800d322:	6878      	ldr	r0, [r7, #4]
 800d324:	f000 fd71 	bl	800de0a <UART_EndTransmit_IT>
    return;
 800d328:	e026      	b.n	800d378 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d32a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d32e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d332:	2b00      	cmp	r3, #0
 800d334:	d009      	beq.n	800d34a <HAL_UART_IRQHandler+0x64e>
 800d336:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d33a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d003      	beq.n	800d34a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d342:	6878      	ldr	r0, [r7, #4]
 800d344:	f000 fda0 	bl	800de88 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d348:	e016      	b.n	800d378 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d34a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d34e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d352:	2b00      	cmp	r3, #0
 800d354:	d010      	beq.n	800d378 <HAL_UART_IRQHandler+0x67c>
 800d356:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	da0c      	bge.n	800d378 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d35e:	6878      	ldr	r0, [r7, #4]
 800d360:	f000 fd88 	bl	800de74 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d364:	e008      	b.n	800d378 <HAL_UART_IRQHandler+0x67c>
      return;
 800d366:	bf00      	nop
 800d368:	e006      	b.n	800d378 <HAL_UART_IRQHandler+0x67c>
    return;
 800d36a:	bf00      	nop
 800d36c:	e004      	b.n	800d378 <HAL_UART_IRQHandler+0x67c>
      return;
 800d36e:	bf00      	nop
 800d370:	e002      	b.n	800d378 <HAL_UART_IRQHandler+0x67c>
      return;
 800d372:	bf00      	nop
 800d374:	e000      	b.n	800d378 <HAL_UART_IRQHandler+0x67c>
    return;
 800d376:	bf00      	nop
  }
}
 800d378:	37e8      	adds	r7, #232	@ 0xe8
 800d37a:	46bd      	mov	sp, r7
 800d37c:	bd80      	pop	{r7, pc}
 800d37e:	bf00      	nop

0800d380 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d380:	b480      	push	{r7}
 800d382:	b083      	sub	sp, #12
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d388:	bf00      	nop
 800d38a:	370c      	adds	r7, #12
 800d38c:	46bd      	mov	sp, r7
 800d38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d392:	4770      	bx	lr

0800d394 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d394:	b480      	push	{r7}
 800d396:	b083      	sub	sp, #12
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d39c:	bf00      	nop
 800d39e:	370c      	adds	r7, #12
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a6:	4770      	bx	lr

0800d3a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d3a8:	b480      	push	{r7}
 800d3aa:	b083      	sub	sp, #12
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
 800d3b0:	460b      	mov	r3, r1
 800d3b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d3b4:	bf00      	nop
 800d3b6:	370c      	adds	r7, #12
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3be:	4770      	bx	lr

0800d3c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d3c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d3c4:	b08c      	sub	sp, #48	@ 0x30
 800d3c6:	af00      	add	r7, sp, #0
 800d3c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d3d0:	697b      	ldr	r3, [r7, #20]
 800d3d2:	689a      	ldr	r2, [r3, #8]
 800d3d4:	697b      	ldr	r3, [r7, #20]
 800d3d6:	691b      	ldr	r3, [r3, #16]
 800d3d8:	431a      	orrs	r2, r3
 800d3da:	697b      	ldr	r3, [r7, #20]
 800d3dc:	695b      	ldr	r3, [r3, #20]
 800d3de:	431a      	orrs	r2, r3
 800d3e0:	697b      	ldr	r3, [r7, #20]
 800d3e2:	69db      	ldr	r3, [r3, #28]
 800d3e4:	4313      	orrs	r3, r2
 800d3e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d3e8:	697b      	ldr	r3, [r7, #20]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	681a      	ldr	r2, [r3, #0]
 800d3ee:	4baf      	ldr	r3, [pc, #700]	@ (800d6ac <UART_SetConfig+0x2ec>)
 800d3f0:	4013      	ands	r3, r2
 800d3f2:	697a      	ldr	r2, [r7, #20]
 800d3f4:	6812      	ldr	r2, [r2, #0]
 800d3f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d3f8:	430b      	orrs	r3, r1
 800d3fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d3fc:	697b      	ldr	r3, [r7, #20]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	685b      	ldr	r3, [r3, #4]
 800d402:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d406:	697b      	ldr	r3, [r7, #20]
 800d408:	68da      	ldr	r2, [r3, #12]
 800d40a:	697b      	ldr	r3, [r7, #20]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	430a      	orrs	r2, r1
 800d410:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	699b      	ldr	r3, [r3, #24]
 800d416:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d418:	697b      	ldr	r3, [r7, #20]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	4aa4      	ldr	r2, [pc, #656]	@ (800d6b0 <UART_SetConfig+0x2f0>)
 800d41e:	4293      	cmp	r3, r2
 800d420:	d004      	beq.n	800d42c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d422:	697b      	ldr	r3, [r7, #20]
 800d424:	6a1b      	ldr	r3, [r3, #32]
 800d426:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d428:	4313      	orrs	r3, r2
 800d42a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d42c:	697b      	ldr	r3, [r7, #20]
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	689b      	ldr	r3, [r3, #8]
 800d432:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800d436:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800d43a:	697a      	ldr	r2, [r7, #20]
 800d43c:	6812      	ldr	r2, [r2, #0]
 800d43e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d440:	430b      	orrs	r3, r1
 800d442:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d444:	697b      	ldr	r3, [r7, #20]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d44a:	f023 010f 	bic.w	r1, r3, #15
 800d44e:	697b      	ldr	r3, [r7, #20]
 800d450:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d452:	697b      	ldr	r3, [r7, #20]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	430a      	orrs	r2, r1
 800d458:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d45a:	697b      	ldr	r3, [r7, #20]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	4a95      	ldr	r2, [pc, #596]	@ (800d6b4 <UART_SetConfig+0x2f4>)
 800d460:	4293      	cmp	r3, r2
 800d462:	d125      	bne.n	800d4b0 <UART_SetConfig+0xf0>
 800d464:	2003      	movs	r0, #3
 800d466:	f7ff fb59 	bl	800cb1c <LL_RCC_GetUSARTClockSource>
 800d46a:	4603      	mov	r3, r0
 800d46c:	2b03      	cmp	r3, #3
 800d46e:	d81b      	bhi.n	800d4a8 <UART_SetConfig+0xe8>
 800d470:	a201      	add	r2, pc, #4	@ (adr r2, 800d478 <UART_SetConfig+0xb8>)
 800d472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d476:	bf00      	nop
 800d478:	0800d489 	.word	0x0800d489
 800d47c:	0800d499 	.word	0x0800d499
 800d480:	0800d491 	.word	0x0800d491
 800d484:	0800d4a1 	.word	0x0800d4a1
 800d488:	2301      	movs	r3, #1
 800d48a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d48e:	e042      	b.n	800d516 <UART_SetConfig+0x156>
 800d490:	2302      	movs	r3, #2
 800d492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d496:	e03e      	b.n	800d516 <UART_SetConfig+0x156>
 800d498:	2304      	movs	r3, #4
 800d49a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d49e:	e03a      	b.n	800d516 <UART_SetConfig+0x156>
 800d4a0:	2308      	movs	r3, #8
 800d4a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d4a6:	e036      	b.n	800d516 <UART_SetConfig+0x156>
 800d4a8:	2310      	movs	r3, #16
 800d4aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d4ae:	e032      	b.n	800d516 <UART_SetConfig+0x156>
 800d4b0:	697b      	ldr	r3, [r7, #20]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	4a7e      	ldr	r2, [pc, #504]	@ (800d6b0 <UART_SetConfig+0x2f0>)
 800d4b6:	4293      	cmp	r3, r2
 800d4b8:	d12a      	bne.n	800d510 <UART_SetConfig+0x150>
 800d4ba:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800d4be:	f7ff fb3d 	bl	800cb3c <LL_RCC_GetLPUARTClockSource>
 800d4c2:	4603      	mov	r3, r0
 800d4c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d4c8:	d01a      	beq.n	800d500 <UART_SetConfig+0x140>
 800d4ca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d4ce:	d81b      	bhi.n	800d508 <UART_SetConfig+0x148>
 800d4d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d4d4:	d00c      	beq.n	800d4f0 <UART_SetConfig+0x130>
 800d4d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d4da:	d815      	bhi.n	800d508 <UART_SetConfig+0x148>
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d003      	beq.n	800d4e8 <UART_SetConfig+0x128>
 800d4e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d4e4:	d008      	beq.n	800d4f8 <UART_SetConfig+0x138>
 800d4e6:	e00f      	b.n	800d508 <UART_SetConfig+0x148>
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d4ee:	e012      	b.n	800d516 <UART_SetConfig+0x156>
 800d4f0:	2302      	movs	r3, #2
 800d4f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d4f6:	e00e      	b.n	800d516 <UART_SetConfig+0x156>
 800d4f8:	2304      	movs	r3, #4
 800d4fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d4fe:	e00a      	b.n	800d516 <UART_SetConfig+0x156>
 800d500:	2308      	movs	r3, #8
 800d502:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d506:	e006      	b.n	800d516 <UART_SetConfig+0x156>
 800d508:	2310      	movs	r3, #16
 800d50a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d50e:	e002      	b.n	800d516 <UART_SetConfig+0x156>
 800d510:	2310      	movs	r3, #16
 800d512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d516:	697b      	ldr	r3, [r7, #20]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	4a65      	ldr	r2, [pc, #404]	@ (800d6b0 <UART_SetConfig+0x2f0>)
 800d51c:	4293      	cmp	r3, r2
 800d51e:	f040 8097 	bne.w	800d650 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d522:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d526:	2b08      	cmp	r3, #8
 800d528:	d823      	bhi.n	800d572 <UART_SetConfig+0x1b2>
 800d52a:	a201      	add	r2, pc, #4	@ (adr r2, 800d530 <UART_SetConfig+0x170>)
 800d52c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d530:	0800d555 	.word	0x0800d555
 800d534:	0800d573 	.word	0x0800d573
 800d538:	0800d55d 	.word	0x0800d55d
 800d53c:	0800d573 	.word	0x0800d573
 800d540:	0800d563 	.word	0x0800d563
 800d544:	0800d573 	.word	0x0800d573
 800d548:	0800d573 	.word	0x0800d573
 800d54c:	0800d573 	.word	0x0800d573
 800d550:	0800d56b 	.word	0x0800d56b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d554:	f7fd fc7a 	bl	800ae4c <HAL_RCC_GetPCLK1Freq>
 800d558:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d55a:	e010      	b.n	800d57e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d55c:	4b56      	ldr	r3, [pc, #344]	@ (800d6b8 <UART_SetConfig+0x2f8>)
 800d55e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d560:	e00d      	b.n	800d57e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d562:	f7fd fbf3 	bl	800ad4c <HAL_RCC_GetSysClockFreq>
 800d566:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d568:	e009      	b.n	800d57e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d56a:	f248 0306 	movw	r3, #32774	@ 0x8006
 800d56e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d570:	e005      	b.n	800d57e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800d572:	2300      	movs	r3, #0
 800d574:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d576:	2301      	movs	r3, #1
 800d578:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d57c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d580:	2b00      	cmp	r3, #0
 800d582:	f000 812b 	beq.w	800d7dc <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d586:	697b      	ldr	r3, [r7, #20]
 800d588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d58a:	4a4c      	ldr	r2, [pc, #304]	@ (800d6bc <UART_SetConfig+0x2fc>)
 800d58c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d590:	461a      	mov	r2, r3
 800d592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d594:	fbb3 f3f2 	udiv	r3, r3, r2
 800d598:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d59a:	697b      	ldr	r3, [r7, #20]
 800d59c:	685a      	ldr	r2, [r3, #4]
 800d59e:	4613      	mov	r3, r2
 800d5a0:	005b      	lsls	r3, r3, #1
 800d5a2:	4413      	add	r3, r2
 800d5a4:	69ba      	ldr	r2, [r7, #24]
 800d5a6:	429a      	cmp	r2, r3
 800d5a8:	d305      	bcc.n	800d5b6 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d5aa:	697b      	ldr	r3, [r7, #20]
 800d5ac:	685b      	ldr	r3, [r3, #4]
 800d5ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d5b0:	69ba      	ldr	r2, [r7, #24]
 800d5b2:	429a      	cmp	r2, r3
 800d5b4:	d903      	bls.n	800d5be <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800d5b6:	2301      	movs	r3, #1
 800d5b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d5bc:	e10e      	b.n	800d7dc <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	60bb      	str	r3, [r7, #8]
 800d5c4:	60fa      	str	r2, [r7, #12]
 800d5c6:	697b      	ldr	r3, [r7, #20]
 800d5c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5ca:	4a3c      	ldr	r2, [pc, #240]	@ (800d6bc <UART_SetConfig+0x2fc>)
 800d5cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d5d0:	b29b      	uxth	r3, r3
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	603b      	str	r3, [r7, #0]
 800d5d6:	607a      	str	r2, [r7, #4]
 800d5d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d5dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d5e0:	f7f9 f878 	bl	80066d4 <__aeabi_uldivmod>
 800d5e4:	4602      	mov	r2, r0
 800d5e6:	460b      	mov	r3, r1
 800d5e8:	4610      	mov	r0, r2
 800d5ea:	4619      	mov	r1, r3
 800d5ec:	f04f 0200 	mov.w	r2, #0
 800d5f0:	f04f 0300 	mov.w	r3, #0
 800d5f4:	020b      	lsls	r3, r1, #8
 800d5f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d5fa:	0202      	lsls	r2, r0, #8
 800d5fc:	6979      	ldr	r1, [r7, #20]
 800d5fe:	6849      	ldr	r1, [r1, #4]
 800d600:	0849      	lsrs	r1, r1, #1
 800d602:	2000      	movs	r0, #0
 800d604:	460c      	mov	r4, r1
 800d606:	4605      	mov	r5, r0
 800d608:	eb12 0804 	adds.w	r8, r2, r4
 800d60c:	eb43 0905 	adc.w	r9, r3, r5
 800d610:	697b      	ldr	r3, [r7, #20]
 800d612:	685b      	ldr	r3, [r3, #4]
 800d614:	2200      	movs	r2, #0
 800d616:	469a      	mov	sl, r3
 800d618:	4693      	mov	fp, r2
 800d61a:	4652      	mov	r2, sl
 800d61c:	465b      	mov	r3, fp
 800d61e:	4640      	mov	r0, r8
 800d620:	4649      	mov	r1, r9
 800d622:	f7f9 f857 	bl	80066d4 <__aeabi_uldivmod>
 800d626:	4602      	mov	r2, r0
 800d628:	460b      	mov	r3, r1
 800d62a:	4613      	mov	r3, r2
 800d62c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d62e:	6a3b      	ldr	r3, [r7, #32]
 800d630:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d634:	d308      	bcc.n	800d648 <UART_SetConfig+0x288>
 800d636:	6a3b      	ldr	r3, [r7, #32]
 800d638:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d63c:	d204      	bcs.n	800d648 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800d63e:	697b      	ldr	r3, [r7, #20]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	6a3a      	ldr	r2, [r7, #32]
 800d644:	60da      	str	r2, [r3, #12]
 800d646:	e0c9      	b.n	800d7dc <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800d648:	2301      	movs	r3, #1
 800d64a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d64e:	e0c5      	b.n	800d7dc <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d650:	697b      	ldr	r3, [r7, #20]
 800d652:	69db      	ldr	r3, [r3, #28]
 800d654:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d658:	d16d      	bne.n	800d736 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800d65a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d65e:	3b01      	subs	r3, #1
 800d660:	2b07      	cmp	r3, #7
 800d662:	d82d      	bhi.n	800d6c0 <UART_SetConfig+0x300>
 800d664:	a201      	add	r2, pc, #4	@ (adr r2, 800d66c <UART_SetConfig+0x2ac>)
 800d666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d66a:	bf00      	nop
 800d66c:	0800d68d 	.word	0x0800d68d
 800d670:	0800d695 	.word	0x0800d695
 800d674:	0800d6c1 	.word	0x0800d6c1
 800d678:	0800d69b 	.word	0x0800d69b
 800d67c:	0800d6c1 	.word	0x0800d6c1
 800d680:	0800d6c1 	.word	0x0800d6c1
 800d684:	0800d6c1 	.word	0x0800d6c1
 800d688:	0800d6a3 	.word	0x0800d6a3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d68c:	f7fd fbf4 	bl	800ae78 <HAL_RCC_GetPCLK2Freq>
 800d690:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d692:	e01b      	b.n	800d6cc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d694:	4b08      	ldr	r3, [pc, #32]	@ (800d6b8 <UART_SetConfig+0x2f8>)
 800d696:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d698:	e018      	b.n	800d6cc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d69a:	f7fd fb57 	bl	800ad4c <HAL_RCC_GetSysClockFreq>
 800d69e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d6a0:	e014      	b.n	800d6cc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d6a2:	f248 0306 	movw	r3, #32774	@ 0x8006
 800d6a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d6a8:	e010      	b.n	800d6cc <UART_SetConfig+0x30c>
 800d6aa:	bf00      	nop
 800d6ac:	cfff69f3 	.word	0xcfff69f3
 800d6b0:	40008000 	.word	0x40008000
 800d6b4:	40013800 	.word	0x40013800
 800d6b8:	00f42400 	.word	0x00f42400
 800d6bc:	08014ca0 	.word	0x08014ca0
      default:
        pclk = 0U;
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d6ca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	f000 8084 	beq.w	800d7dc <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d6d4:	697b      	ldr	r3, [r7, #20]
 800d6d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6d8:	4a4b      	ldr	r2, [pc, #300]	@ (800d808 <UART_SetConfig+0x448>)
 800d6da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d6de:	461a      	mov	r2, r3
 800d6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800d6e6:	005a      	lsls	r2, r3, #1
 800d6e8:	697b      	ldr	r3, [r7, #20]
 800d6ea:	685b      	ldr	r3, [r3, #4]
 800d6ec:	085b      	lsrs	r3, r3, #1
 800d6ee:	441a      	add	r2, r3
 800d6f0:	697b      	ldr	r3, [r7, #20]
 800d6f2:	685b      	ldr	r3, [r3, #4]
 800d6f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800d6f8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d6fa:	6a3b      	ldr	r3, [r7, #32]
 800d6fc:	2b0f      	cmp	r3, #15
 800d6fe:	d916      	bls.n	800d72e <UART_SetConfig+0x36e>
 800d700:	6a3b      	ldr	r3, [r7, #32]
 800d702:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d706:	d212      	bcs.n	800d72e <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d708:	6a3b      	ldr	r3, [r7, #32]
 800d70a:	b29b      	uxth	r3, r3
 800d70c:	f023 030f 	bic.w	r3, r3, #15
 800d710:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d712:	6a3b      	ldr	r3, [r7, #32]
 800d714:	085b      	lsrs	r3, r3, #1
 800d716:	b29b      	uxth	r3, r3
 800d718:	f003 0307 	and.w	r3, r3, #7
 800d71c:	b29a      	uxth	r2, r3
 800d71e:	8bfb      	ldrh	r3, [r7, #30]
 800d720:	4313      	orrs	r3, r2
 800d722:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d724:	697b      	ldr	r3, [r7, #20]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	8bfa      	ldrh	r2, [r7, #30]
 800d72a:	60da      	str	r2, [r3, #12]
 800d72c:	e056      	b.n	800d7dc <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800d72e:	2301      	movs	r3, #1
 800d730:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d734:	e052      	b.n	800d7dc <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d736:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d73a:	3b01      	subs	r3, #1
 800d73c:	2b07      	cmp	r3, #7
 800d73e:	d822      	bhi.n	800d786 <UART_SetConfig+0x3c6>
 800d740:	a201      	add	r2, pc, #4	@ (adr r2, 800d748 <UART_SetConfig+0x388>)
 800d742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d746:	bf00      	nop
 800d748:	0800d769 	.word	0x0800d769
 800d74c:	0800d771 	.word	0x0800d771
 800d750:	0800d787 	.word	0x0800d787
 800d754:	0800d777 	.word	0x0800d777
 800d758:	0800d787 	.word	0x0800d787
 800d75c:	0800d787 	.word	0x0800d787
 800d760:	0800d787 	.word	0x0800d787
 800d764:	0800d77f 	.word	0x0800d77f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d768:	f7fd fb86 	bl	800ae78 <HAL_RCC_GetPCLK2Freq>
 800d76c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d76e:	e010      	b.n	800d792 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d770:	4b26      	ldr	r3, [pc, #152]	@ (800d80c <UART_SetConfig+0x44c>)
 800d772:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d774:	e00d      	b.n	800d792 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d776:	f7fd fae9 	bl	800ad4c <HAL_RCC_GetSysClockFreq>
 800d77a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d77c:	e009      	b.n	800d792 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d77e:	f248 0306 	movw	r3, #32774	@ 0x8006
 800d782:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d784:	e005      	b.n	800d792 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800d786:	2300      	movs	r3, #0
 800d788:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d78a:	2301      	movs	r3, #1
 800d78c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d790:	bf00      	nop
    }

    if (pclk != 0U)
 800d792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d794:	2b00      	cmp	r3, #0
 800d796:	d021      	beq.n	800d7dc <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d798:	697b      	ldr	r3, [r7, #20]
 800d79a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d79c:	4a1a      	ldr	r2, [pc, #104]	@ (800d808 <UART_SetConfig+0x448>)
 800d79e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d7a2:	461a      	mov	r2, r3
 800d7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7a6:	fbb3 f2f2 	udiv	r2, r3, r2
 800d7aa:	697b      	ldr	r3, [r7, #20]
 800d7ac:	685b      	ldr	r3, [r3, #4]
 800d7ae:	085b      	lsrs	r3, r3, #1
 800d7b0:	441a      	add	r2, r3
 800d7b2:	697b      	ldr	r3, [r7, #20]
 800d7b4:	685b      	ldr	r3, [r3, #4]
 800d7b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d7bc:	6a3b      	ldr	r3, [r7, #32]
 800d7be:	2b0f      	cmp	r3, #15
 800d7c0:	d909      	bls.n	800d7d6 <UART_SetConfig+0x416>
 800d7c2:	6a3b      	ldr	r3, [r7, #32]
 800d7c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7c8:	d205      	bcs.n	800d7d6 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d7ca:	6a3b      	ldr	r3, [r7, #32]
 800d7cc:	b29a      	uxth	r2, r3
 800d7ce:	697b      	ldr	r3, [r7, #20]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	60da      	str	r2, [r3, #12]
 800d7d4:	e002      	b.n	800d7dc <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d7dc:	697b      	ldr	r3, [r7, #20]
 800d7de:	2201      	movs	r2, #1
 800d7e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d7e4:	697b      	ldr	r3, [r7, #20]
 800d7e6:	2201      	movs	r2, #1
 800d7e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d7ec:	697b      	ldr	r3, [r7, #20]
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d7f2:	697b      	ldr	r3, [r7, #20]
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d7f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	3730      	adds	r7, #48	@ 0x30
 800d800:	46bd      	mov	sp, r7
 800d802:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d806:	bf00      	nop
 800d808:	08014ca0 	.word	0x08014ca0
 800d80c:	00f42400 	.word	0x00f42400

0800d810 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d810:	b480      	push	{r7}
 800d812:	b083      	sub	sp, #12
 800d814:	af00      	add	r7, sp, #0
 800d816:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d81c:	f003 0308 	and.w	r3, r3, #8
 800d820:	2b00      	cmp	r3, #0
 800d822:	d00a      	beq.n	800d83a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	685b      	ldr	r3, [r3, #4]
 800d82a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	430a      	orrs	r2, r1
 800d838:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d83e:	f003 0301 	and.w	r3, r3, #1
 800d842:	2b00      	cmp	r3, #0
 800d844:	d00a      	beq.n	800d85c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	685b      	ldr	r3, [r3, #4]
 800d84c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	430a      	orrs	r2, r1
 800d85a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d860:	f003 0302 	and.w	r3, r3, #2
 800d864:	2b00      	cmp	r3, #0
 800d866:	d00a      	beq.n	800d87e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	685b      	ldr	r3, [r3, #4]
 800d86e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	430a      	orrs	r2, r1
 800d87c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d882:	f003 0304 	and.w	r3, r3, #4
 800d886:	2b00      	cmp	r3, #0
 800d888:	d00a      	beq.n	800d8a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	685b      	ldr	r3, [r3, #4]
 800d890:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	430a      	orrs	r2, r1
 800d89e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8a4:	f003 0310 	and.w	r3, r3, #16
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d00a      	beq.n	800d8c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	689b      	ldr	r3, [r3, #8]
 800d8b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	430a      	orrs	r2, r1
 800d8c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8c6:	f003 0320 	and.w	r3, r3, #32
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d00a      	beq.n	800d8e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	689b      	ldr	r3, [r3, #8]
 800d8d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	430a      	orrs	r2, r1
 800d8e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d01a      	beq.n	800d926 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	685b      	ldr	r3, [r3, #4]
 800d8f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	430a      	orrs	r2, r1
 800d904:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d90a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d90e:	d10a      	bne.n	800d926 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	685b      	ldr	r3, [r3, #4]
 800d916:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	430a      	orrs	r2, r1
 800d924:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d92a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d00a      	beq.n	800d948 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	685b      	ldr	r3, [r3, #4]
 800d938:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	430a      	orrs	r2, r1
 800d946:	605a      	str	r2, [r3, #4]
  }
}
 800d948:	bf00      	nop
 800d94a:	370c      	adds	r7, #12
 800d94c:	46bd      	mov	sp, r7
 800d94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d952:	4770      	bx	lr

0800d954 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b098      	sub	sp, #96	@ 0x60
 800d958:	af02      	add	r7, sp, #8
 800d95a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	2200      	movs	r2, #0
 800d960:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d964:	f7fa fcf0 	bl	8008348 <HAL_GetTick>
 800d968:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	f003 0308 	and.w	r3, r3, #8
 800d974:	2b08      	cmp	r3, #8
 800d976:	d12f      	bne.n	800d9d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d978:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d97c:	9300      	str	r3, [sp, #0]
 800d97e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d980:	2200      	movs	r2, #0
 800d982:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d986:	6878      	ldr	r0, [r7, #4]
 800d988:	f000 f88e 	bl	800daa8 <UART_WaitOnFlagUntilTimeout>
 800d98c:	4603      	mov	r3, r0
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d022      	beq.n	800d9d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d99a:	e853 3f00 	ldrex	r3, [r3]
 800d99e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d9a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d9a6:	653b      	str	r3, [r7, #80]	@ 0x50
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	461a      	mov	r2, r3
 800d9ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d9b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d9b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d9b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d9b8:	e841 2300 	strex	r3, r2, [r1]
 800d9bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d9be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d1e6      	bne.n	800d992 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	2220      	movs	r2, #32
 800d9c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d9d4:	2303      	movs	r3, #3
 800d9d6:	e063      	b.n	800daa0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	f003 0304 	and.w	r3, r3, #4
 800d9e2:	2b04      	cmp	r3, #4
 800d9e4:	d149      	bne.n	800da7a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d9e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d9ea:	9300      	str	r3, [sp, #0]
 800d9ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d9f4:	6878      	ldr	r0, [r7, #4]
 800d9f6:	f000 f857 	bl	800daa8 <UART_WaitOnFlagUntilTimeout>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d03c      	beq.n	800da7a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da08:	e853 3f00 	ldrex	r3, [r3]
 800da0c:	623b      	str	r3, [r7, #32]
   return(result);
 800da0e:	6a3b      	ldr	r3, [r7, #32]
 800da10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800da14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	461a      	mov	r2, r3
 800da1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da1e:	633b      	str	r3, [r7, #48]	@ 0x30
 800da20:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800da24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da26:	e841 2300 	strex	r3, r2, [r1]
 800da2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800da2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d1e6      	bne.n	800da00 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	3308      	adds	r3, #8
 800da38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da3a:	693b      	ldr	r3, [r7, #16]
 800da3c:	e853 3f00 	ldrex	r3, [r3]
 800da40:	60fb      	str	r3, [r7, #12]
   return(result);
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	f023 0301 	bic.w	r3, r3, #1
 800da48:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	3308      	adds	r3, #8
 800da50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da52:	61fa      	str	r2, [r7, #28]
 800da54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da56:	69b9      	ldr	r1, [r7, #24]
 800da58:	69fa      	ldr	r2, [r7, #28]
 800da5a:	e841 2300 	strex	r3, r2, [r1]
 800da5e:	617b      	str	r3, [r7, #20]
   return(result);
 800da60:	697b      	ldr	r3, [r7, #20]
 800da62:	2b00      	cmp	r3, #0
 800da64:	d1e5      	bne.n	800da32 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	2220      	movs	r2, #32
 800da6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	2200      	movs	r2, #0
 800da72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800da76:	2303      	movs	r3, #3
 800da78:	e012      	b.n	800daa0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	2220      	movs	r2, #32
 800da7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	2220      	movs	r2, #32
 800da86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	2200      	movs	r2, #0
 800da8e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2200      	movs	r2, #0
 800da94:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	2200      	movs	r2, #0
 800da9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800da9e:	2300      	movs	r3, #0
}
 800daa0:	4618      	mov	r0, r3
 800daa2:	3758      	adds	r7, #88	@ 0x58
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bd80      	pop	{r7, pc}

0800daa8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b084      	sub	sp, #16
 800daac:	af00      	add	r7, sp, #0
 800daae:	60f8      	str	r0, [r7, #12]
 800dab0:	60b9      	str	r1, [r7, #8]
 800dab2:	603b      	str	r3, [r7, #0]
 800dab4:	4613      	mov	r3, r2
 800dab6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dab8:	e04f      	b.n	800db5a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800daba:	69bb      	ldr	r3, [r7, #24]
 800dabc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dac0:	d04b      	beq.n	800db5a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800dac2:	f7fa fc41 	bl	8008348 <HAL_GetTick>
 800dac6:	4602      	mov	r2, r0
 800dac8:	683b      	ldr	r3, [r7, #0]
 800daca:	1ad3      	subs	r3, r2, r3
 800dacc:	69ba      	ldr	r2, [r7, #24]
 800dace:	429a      	cmp	r2, r3
 800dad0:	d302      	bcc.n	800dad8 <UART_WaitOnFlagUntilTimeout+0x30>
 800dad2:	69bb      	ldr	r3, [r7, #24]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d101      	bne.n	800dadc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800dad8:	2303      	movs	r3, #3
 800dada:	e04e      	b.n	800db7a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	f003 0304 	and.w	r3, r3, #4
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d037      	beq.n	800db5a <UART_WaitOnFlagUntilTimeout+0xb2>
 800daea:	68bb      	ldr	r3, [r7, #8]
 800daec:	2b80      	cmp	r3, #128	@ 0x80
 800daee:	d034      	beq.n	800db5a <UART_WaitOnFlagUntilTimeout+0xb2>
 800daf0:	68bb      	ldr	r3, [r7, #8]
 800daf2:	2b40      	cmp	r3, #64	@ 0x40
 800daf4:	d031      	beq.n	800db5a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	69db      	ldr	r3, [r3, #28]
 800dafc:	f003 0308 	and.w	r3, r3, #8
 800db00:	2b08      	cmp	r3, #8
 800db02:	d110      	bne.n	800db26 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	2208      	movs	r2, #8
 800db0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800db0c:	68f8      	ldr	r0, [r7, #12]
 800db0e:	f000 f879 	bl	800dc04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	2208      	movs	r2, #8
 800db16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	2200      	movs	r2, #0
 800db1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800db22:	2301      	movs	r3, #1
 800db24:	e029      	b.n	800db7a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	69db      	ldr	r3, [r3, #28]
 800db2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800db30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800db34:	d111      	bne.n	800db5a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800db3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800db40:	68f8      	ldr	r0, [r7, #12]
 800db42:	f000 f85f 	bl	800dc04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	2220      	movs	r2, #32
 800db4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	2200      	movs	r2, #0
 800db52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800db56:	2303      	movs	r3, #3
 800db58:	e00f      	b.n	800db7a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	69da      	ldr	r2, [r3, #28]
 800db60:	68bb      	ldr	r3, [r7, #8]
 800db62:	4013      	ands	r3, r2
 800db64:	68ba      	ldr	r2, [r7, #8]
 800db66:	429a      	cmp	r2, r3
 800db68:	bf0c      	ite	eq
 800db6a:	2301      	moveq	r3, #1
 800db6c:	2300      	movne	r3, #0
 800db6e:	b2db      	uxtb	r3, r3
 800db70:	461a      	mov	r2, r3
 800db72:	79fb      	ldrb	r3, [r7, #7]
 800db74:	429a      	cmp	r2, r3
 800db76:	d0a0      	beq.n	800daba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800db78:	2300      	movs	r3, #0
}
 800db7a:	4618      	mov	r0, r3
 800db7c:	3710      	adds	r7, #16
 800db7e:	46bd      	mov	sp, r7
 800db80:	bd80      	pop	{r7, pc}

0800db82 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800db82:	b480      	push	{r7}
 800db84:	b08f      	sub	sp, #60	@ 0x3c
 800db86:	af00      	add	r7, sp, #0
 800db88:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db90:	6a3b      	ldr	r3, [r7, #32]
 800db92:	e853 3f00 	ldrex	r3, [r3]
 800db96:	61fb      	str	r3, [r7, #28]
   return(result);
 800db98:	69fb      	ldr	r3, [r7, #28]
 800db9a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800db9e:	637b      	str	r3, [r7, #52]	@ 0x34
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	461a      	mov	r2, r3
 800dba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dbaa:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dbae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dbb0:	e841 2300 	strex	r3, r2, [r1]
 800dbb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dbb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d1e6      	bne.n	800db8a <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	3308      	adds	r3, #8
 800dbc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	e853 3f00 	ldrex	r3, [r3]
 800dbca:	60bb      	str	r3, [r7, #8]
   return(result);
 800dbcc:	68bb      	ldr	r3, [r7, #8]
 800dbce:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800dbd2:	633b      	str	r3, [r7, #48]	@ 0x30
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	3308      	adds	r3, #8
 800dbda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dbdc:	61ba      	str	r2, [r7, #24]
 800dbde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbe0:	6979      	ldr	r1, [r7, #20]
 800dbe2:	69ba      	ldr	r2, [r7, #24]
 800dbe4:	e841 2300 	strex	r3, r2, [r1]
 800dbe8:	613b      	str	r3, [r7, #16]
   return(result);
 800dbea:	693b      	ldr	r3, [r7, #16]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d1e5      	bne.n	800dbbc <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2220      	movs	r2, #32
 800dbf4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800dbf8:	bf00      	nop
 800dbfa:	373c      	adds	r7, #60	@ 0x3c
 800dbfc:	46bd      	mov	sp, r7
 800dbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc02:	4770      	bx	lr

0800dc04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dc04:	b480      	push	{r7}
 800dc06:	b095      	sub	sp, #84	@ 0x54
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc14:	e853 3f00 	ldrex	r3, [r3]
 800dc18:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dc1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dc20:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	461a      	mov	r2, r3
 800dc28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc2a:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dc30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dc32:	e841 2300 	strex	r3, r2, [r1]
 800dc36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dc38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d1e6      	bne.n	800dc0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	3308      	adds	r3, #8
 800dc44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc46:	6a3b      	ldr	r3, [r7, #32]
 800dc48:	e853 3f00 	ldrex	r3, [r3]
 800dc4c:	61fb      	str	r3, [r7, #28]
   return(result);
 800dc4e:	69fb      	ldr	r3, [r7, #28]
 800dc50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dc54:	f023 0301 	bic.w	r3, r3, #1
 800dc58:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	3308      	adds	r3, #8
 800dc60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dc62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dc64:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dc68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dc6a:	e841 2300 	strex	r3, r2, [r1]
 800dc6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dc70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d1e3      	bne.n	800dc3e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dc7a:	2b01      	cmp	r3, #1
 800dc7c:	d118      	bne.n	800dcb0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	e853 3f00 	ldrex	r3, [r3]
 800dc8a:	60bb      	str	r3, [r7, #8]
   return(result);
 800dc8c:	68bb      	ldr	r3, [r7, #8]
 800dc8e:	f023 0310 	bic.w	r3, r3, #16
 800dc92:	647b      	str	r3, [r7, #68]	@ 0x44
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	461a      	mov	r2, r3
 800dc9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc9c:	61bb      	str	r3, [r7, #24]
 800dc9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dca0:	6979      	ldr	r1, [r7, #20]
 800dca2:	69ba      	ldr	r2, [r7, #24]
 800dca4:	e841 2300 	strex	r3, r2, [r1]
 800dca8:	613b      	str	r3, [r7, #16]
   return(result);
 800dcaa:	693b      	ldr	r3, [r7, #16]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d1e6      	bne.n	800dc7e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	2220      	movs	r2, #32
 800dcb4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	2200      	movs	r2, #0
 800dcbc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800dcc4:	bf00      	nop
 800dcc6:	3754      	adds	r7, #84	@ 0x54
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcce:	4770      	bx	lr

0800dcd0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b090      	sub	sp, #64	@ 0x40
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcdc:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	f003 0320 	and.w	r3, r3, #32
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d133      	bne.n	800dd54 <UART_DMATransmitCplt+0x84>
  {
    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800dcec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	3308      	adds	r3, #8
 800dcf2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcf6:	e853 3f00 	ldrex	r3, [r3]
 800dcfa:	623b      	str	r3, [r7, #32]
   return(result);
 800dcfc:	6a3b      	ldr	r3, [r7, #32]
 800dcfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dd02:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dd04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	3308      	adds	r3, #8
 800dd0a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dd0c:	633a      	str	r2, [r7, #48]	@ 0x30
 800dd0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd10:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dd12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd14:	e841 2300 	strex	r3, r2, [r1]
 800dd18:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dd1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d1e5      	bne.n	800dcec <UART_DMATransmitCplt+0x1c>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dd20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd26:	693b      	ldr	r3, [r7, #16]
 800dd28:	e853 3f00 	ldrex	r3, [r3]
 800dd2c:	60fb      	str	r3, [r7, #12]
   return(result);
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd34:	637b      	str	r3, [r7, #52]	@ 0x34
 800dd36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	461a      	mov	r2, r3
 800dd3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd3e:	61fb      	str	r3, [r7, #28]
 800dd40:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd42:	69b9      	ldr	r1, [r7, #24]
 800dd44:	69fa      	ldr	r2, [r7, #28]
 800dd46:	e841 2300 	strex	r3, r2, [r1]
 800dd4a:	617b      	str	r3, [r7, #20]
   return(result);
 800dd4c:	697b      	ldr	r3, [r7, #20]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d1e6      	bne.n	800dd20 <UART_DMATransmitCplt+0x50>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dd52:	e002      	b.n	800dd5a <UART_DMATransmitCplt+0x8a>
    HAL_UART_TxCpltCallback(huart);
 800dd54:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800dd56:	f7f9 fb3d 	bl	80073d4 <HAL_UART_TxCpltCallback>
}
 800dd5a:	bf00      	nop
 800dd5c:	3740      	adds	r7, #64	@ 0x40
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	bd80      	pop	{r7, pc}

0800dd62 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dd62:	b580      	push	{r7, lr}
 800dd64:	b084      	sub	sp, #16
 800dd66:	af00      	add	r7, sp, #0
 800dd68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd6e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800dd70:	68f8      	ldr	r0, [r7, #12]
 800dd72:	f7ff fb05 	bl	800d380 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dd76:	bf00      	nop
 800dd78:	3710      	adds	r7, #16
 800dd7a:	46bd      	mov	sp, r7
 800dd7c:	bd80      	pop	{r7, pc}

0800dd7e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800dd7e:	b580      	push	{r7, lr}
 800dd80:	b086      	sub	sp, #24
 800dd82:	af00      	add	r7, sp, #0
 800dd84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd8a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800dd8c:	697b      	ldr	r3, [r7, #20]
 800dd8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd92:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800dd94:	697b      	ldr	r3, [r7, #20]
 800dd96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dd9a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800dd9c:	697b      	ldr	r3, [r7, #20]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	689b      	ldr	r3, [r3, #8]
 800dda2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dda6:	2b80      	cmp	r3, #128	@ 0x80
 800dda8:	d105      	bne.n	800ddb6 <UART_DMAError+0x38>
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	2b21      	cmp	r3, #33	@ 0x21
 800ddae:	d102      	bne.n	800ddb6 <UART_DMAError+0x38>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 800ddb0:	6978      	ldr	r0, [r7, #20]
 800ddb2:	f7ff fee6 	bl	800db82 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ddb6:	697b      	ldr	r3, [r7, #20]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	689b      	ldr	r3, [r3, #8]
 800ddbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ddc0:	2b40      	cmp	r3, #64	@ 0x40
 800ddc2:	d105      	bne.n	800ddd0 <UART_DMAError+0x52>
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	2b22      	cmp	r3, #34	@ 0x22
 800ddc8:	d102      	bne.n	800ddd0 <UART_DMAError+0x52>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 800ddca:	6978      	ldr	r0, [r7, #20]
 800ddcc:	f7ff ff1a 	bl	800dc04 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ddd0:	697b      	ldr	r3, [r7, #20]
 800ddd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ddd6:	f043 0210 	orr.w	r2, r3, #16
 800ddda:	697b      	ldr	r3, [r7, #20]
 800dddc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800dde0:	6978      	ldr	r0, [r7, #20]
 800dde2:	f7ff fad7 	bl	800d394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dde6:	bf00      	nop
 800dde8:	3718      	adds	r7, #24
 800ddea:	46bd      	mov	sp, r7
 800ddec:	bd80      	pop	{r7, pc}

0800ddee <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ddee:	b580      	push	{r7, lr}
 800ddf0:	b084      	sub	sp, #16
 800ddf2:	af00      	add	r7, sp, #0
 800ddf4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddfa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ddfc:	68f8      	ldr	r0, [r7, #12]
 800ddfe:	f7ff fac9 	bl	800d394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800de02:	bf00      	nop
 800de04:	3710      	adds	r7, #16
 800de06:	46bd      	mov	sp, r7
 800de08:	bd80      	pop	{r7, pc}

0800de0a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800de0a:	b580      	push	{r7, lr}
 800de0c:	b088      	sub	sp, #32
 800de0e:	af00      	add	r7, sp, #0
 800de10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	e853 3f00 	ldrex	r3, [r3]
 800de1e:	60bb      	str	r3, [r7, #8]
   return(result);
 800de20:	68bb      	ldr	r3, [r7, #8]
 800de22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800de26:	61fb      	str	r3, [r7, #28]
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	461a      	mov	r2, r3
 800de2e:	69fb      	ldr	r3, [r7, #28]
 800de30:	61bb      	str	r3, [r7, #24]
 800de32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de34:	6979      	ldr	r1, [r7, #20]
 800de36:	69ba      	ldr	r2, [r7, #24]
 800de38:	e841 2300 	strex	r3, r2, [r1]
 800de3c:	613b      	str	r3, [r7, #16]
   return(result);
 800de3e:	693b      	ldr	r3, [r7, #16]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d1e6      	bne.n	800de12 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	2220      	movs	r2, #32
 800de48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	2200      	movs	r2, #0
 800de50:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800de52:	6878      	ldr	r0, [r7, #4]
 800de54:	f7f9 fabe 	bl	80073d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800de58:	bf00      	nop
 800de5a:	3720      	adds	r7, #32
 800de5c:	46bd      	mov	sp, r7
 800de5e:	bd80      	pop	{r7, pc}

0800de60 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800de60:	b480      	push	{r7}
 800de62:	b083      	sub	sp, #12
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800de68:	bf00      	nop
 800de6a:	370c      	adds	r7, #12
 800de6c:	46bd      	mov	sp, r7
 800de6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de72:	4770      	bx	lr

0800de74 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800de74:	b480      	push	{r7}
 800de76:	b083      	sub	sp, #12
 800de78:	af00      	add	r7, sp, #0
 800de7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800de7c:	bf00      	nop
 800de7e:	370c      	adds	r7, #12
 800de80:	46bd      	mov	sp, r7
 800de82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de86:	4770      	bx	lr

0800de88 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800de88:	b480      	push	{r7}
 800de8a:	b083      	sub	sp, #12
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800de90:	bf00      	nop
 800de92:	370c      	adds	r7, #12
 800de94:	46bd      	mov	sp, r7
 800de96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de9a:	4770      	bx	lr

0800de9c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800de9c:	b480      	push	{r7}
 800de9e:	b085      	sub	sp, #20
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800deaa:	2b01      	cmp	r3, #1
 800deac:	d101      	bne.n	800deb2 <HAL_UARTEx_DisableFifoMode+0x16>
 800deae:	2302      	movs	r3, #2
 800deb0:	e027      	b.n	800df02 <HAL_UARTEx_DisableFifoMode+0x66>
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	2201      	movs	r2, #1
 800deb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	2224      	movs	r2, #36	@ 0x24
 800debe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	681a      	ldr	r2, [r3, #0]
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	f022 0201 	bic.w	r2, r2, #1
 800ded8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800dee0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	2200      	movs	r2, #0
 800dee6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	68fa      	ldr	r2, [r7, #12]
 800deee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	2220      	movs	r2, #32
 800def4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	2200      	movs	r2, #0
 800defc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800df00:	2300      	movs	r3, #0
}
 800df02:	4618      	mov	r0, r3
 800df04:	3714      	adds	r7, #20
 800df06:	46bd      	mov	sp, r7
 800df08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0c:	4770      	bx	lr

0800df0e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800df0e:	b580      	push	{r7, lr}
 800df10:	b084      	sub	sp, #16
 800df12:	af00      	add	r7, sp, #0
 800df14:	6078      	str	r0, [r7, #4]
 800df16:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800df1e:	2b01      	cmp	r3, #1
 800df20:	d101      	bne.n	800df26 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800df22:	2302      	movs	r3, #2
 800df24:	e02d      	b.n	800df82 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	2201      	movs	r2, #1
 800df2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	2224      	movs	r2, #36	@ 0x24
 800df32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	681a      	ldr	r2, [r3, #0]
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	f022 0201 	bic.w	r2, r2, #1
 800df4c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	689b      	ldr	r3, [r3, #8]
 800df54:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	683a      	ldr	r2, [r7, #0]
 800df5e:	430a      	orrs	r2, r1
 800df60:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800df62:	6878      	ldr	r0, [r7, #4]
 800df64:	f000 f850 	bl	800e008 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	68fa      	ldr	r2, [r7, #12]
 800df6e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	2220      	movs	r2, #32
 800df74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	2200      	movs	r2, #0
 800df7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800df80:	2300      	movs	r3, #0
}
 800df82:	4618      	mov	r0, r3
 800df84:	3710      	adds	r7, #16
 800df86:	46bd      	mov	sp, r7
 800df88:	bd80      	pop	{r7, pc}

0800df8a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800df8a:	b580      	push	{r7, lr}
 800df8c:	b084      	sub	sp, #16
 800df8e:	af00      	add	r7, sp, #0
 800df90:	6078      	str	r0, [r7, #4]
 800df92:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800df9a:	2b01      	cmp	r3, #1
 800df9c:	d101      	bne.n	800dfa2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800df9e:	2302      	movs	r3, #2
 800dfa0:	e02d      	b.n	800dffe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	2201      	movs	r2, #1
 800dfa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	2224      	movs	r2, #36	@ 0x24
 800dfae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	681a      	ldr	r2, [r3, #0]
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	f022 0201 	bic.w	r2, r2, #1
 800dfc8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	689b      	ldr	r3, [r3, #8]
 800dfd0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	683a      	ldr	r2, [r7, #0]
 800dfda:	430a      	orrs	r2, r1
 800dfdc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	f000 f812 	bl	800e008 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	68fa      	ldr	r2, [r7, #12]
 800dfea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	2220      	movs	r2, #32
 800dff0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	2200      	movs	r2, #0
 800dff8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dffc:	2300      	movs	r3, #0
}
 800dffe:	4618      	mov	r0, r3
 800e000:	3710      	adds	r7, #16
 800e002:	46bd      	mov	sp, r7
 800e004:	bd80      	pop	{r7, pc}
	...

0800e008 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e008:	b480      	push	{r7}
 800e00a:	b085      	sub	sp, #20
 800e00c:	af00      	add	r7, sp, #0
 800e00e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e014:	2b00      	cmp	r3, #0
 800e016:	d108      	bne.n	800e02a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	2201      	movs	r2, #1
 800e01c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2201      	movs	r2, #1
 800e024:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e028:	e031      	b.n	800e08e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e02a:	2308      	movs	r3, #8
 800e02c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e02e:	2308      	movs	r3, #8
 800e030:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	689b      	ldr	r3, [r3, #8]
 800e038:	0e5b      	lsrs	r3, r3, #25
 800e03a:	b2db      	uxtb	r3, r3
 800e03c:	f003 0307 	and.w	r3, r3, #7
 800e040:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	689b      	ldr	r3, [r3, #8]
 800e048:	0f5b      	lsrs	r3, r3, #29
 800e04a:	b2db      	uxtb	r3, r3
 800e04c:	f003 0307 	and.w	r3, r3, #7
 800e050:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e052:	7bbb      	ldrb	r3, [r7, #14]
 800e054:	7b3a      	ldrb	r2, [r7, #12]
 800e056:	4911      	ldr	r1, [pc, #68]	@ (800e09c <UARTEx_SetNbDataToProcess+0x94>)
 800e058:	5c8a      	ldrb	r2, [r1, r2]
 800e05a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e05e:	7b3a      	ldrb	r2, [r7, #12]
 800e060:	490f      	ldr	r1, [pc, #60]	@ (800e0a0 <UARTEx_SetNbDataToProcess+0x98>)
 800e062:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e064:	fb93 f3f2 	sdiv	r3, r3, r2
 800e068:	b29a      	uxth	r2, r3
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e070:	7bfb      	ldrb	r3, [r7, #15]
 800e072:	7b7a      	ldrb	r2, [r7, #13]
 800e074:	4909      	ldr	r1, [pc, #36]	@ (800e09c <UARTEx_SetNbDataToProcess+0x94>)
 800e076:	5c8a      	ldrb	r2, [r1, r2]
 800e078:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e07c:	7b7a      	ldrb	r2, [r7, #13]
 800e07e:	4908      	ldr	r1, [pc, #32]	@ (800e0a0 <UARTEx_SetNbDataToProcess+0x98>)
 800e080:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e082:	fb93 f3f2 	sdiv	r3, r3, r2
 800e086:	b29a      	uxth	r2, r3
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e08e:	bf00      	nop
 800e090:	3714      	adds	r7, #20
 800e092:	46bd      	mov	sp, r7
 800e094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e098:	4770      	bx	lr
 800e09a:	bf00      	nop
 800e09c:	08014cb8 	.word	0x08014cb8
 800e0a0:	08014cc0 	.word	0x08014cc0

0800e0a4 <SHCI_C2_ZIGBEE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_ZIGBEE_Init( void )
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b086      	sub	sp, #24
 800e0a8:	af00      	add	r7, sp, #0
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800e0aa:	1d3b      	adds	r3, r7, #4
 800e0ac:	617b      	str	r3, [r7, #20]

  shci_send( SHCI_OPCODE_C2_ZIGBEE_INIT,
 800e0ae:	697b      	ldr	r3, [r7, #20]
 800e0b0:	2200      	movs	r2, #0
 800e0b2:	2100      	movs	r1, #0
 800e0b4:	f64f 4070 	movw	r0, #64624	@ 0xfc70
 800e0b8:	f000 f920 	bl	800e2fc <shci_send>
             0,
             0,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800e0bc:	697b      	ldr	r3, [r7, #20]
 800e0be:	330b      	adds	r3, #11
 800e0c0:	78db      	ldrb	r3, [r3, #3]
}
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	3718      	adds	r7, #24
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	bd80      	pop	{r7, pc}
	...

0800e0cc <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800e0cc:	b480      	push	{r7}
 800e0ce:	b08b      	sub	sp, #44	@ 0x2c
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800e0d8:	2300      	movs	r3, #0
 800e0da:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800e0dc:	2300      	movs	r3, #0
 800e0de:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800e0f4:	4b4a      	ldr	r3, [pc, #296]	@ (800e220 <SHCI_GetWirelessFwInfo+0x154>)
 800e0f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0f8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800e0fc:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800e0fe:	693b      	ldr	r3, [r7, #16]
 800e100:	009b      	lsls	r3, r3, #2
 800e102:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800e106:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800e10e:	68bb      	ldr	r3, [r7, #8]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	4a44      	ldr	r2, [pc, #272]	@ (800e224 <SHCI_GetWirelessFwInfo+0x158>)
 800e114:	4293      	cmp	r3, r2
 800e116:	d10f      	bne.n	800e138 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800e118:	68bb      	ldr	r3, [r7, #8]
 800e11a:	695b      	ldr	r3, [r3, #20]
 800e11c:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800e11e:	68bb      	ldr	r3, [r7, #8]
 800e120:	699b      	ldr	r3, [r3, #24]
 800e122:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800e124:	68bb      	ldr	r3, [r7, #8]
 800e126:	69db      	ldr	r3, [r3, #28]
 800e128:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	68db      	ldr	r3, [r3, #12]
 800e12e:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800e130:	68bb      	ldr	r3, [r7, #8]
 800e132:	691b      	ldr	r3, [r3, #16]
 800e134:	617b      	str	r3, [r7, #20]
 800e136:	e01a      	b.n	800e16e <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800e138:	693b      	ldr	r3, [r7, #16]
 800e13a:	009b      	lsls	r3, r3, #2
 800e13c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800e140:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800e144:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	691b      	ldr	r3, [r3, #16]
 800e14c:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	695b      	ldr	r3, [r3, #20]
 800e154:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	699b      	ldr	r3, [r3, #24]
 800e15c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	685b      	ldr	r3, [r3, #4]
 800e164:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	689b      	ldr	r3, [r3, #8]
 800e16c:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800e16e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e170:	0e1b      	lsrs	r3, r3, #24
 800e172:	b2da      	uxtb	r2, r3
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800e178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e17a:	0c1b      	lsrs	r3, r3, #16
 800e17c:	b2da      	uxtb	r2, r3
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800e182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e184:	0a1b      	lsrs	r3, r3, #8
 800e186:	b2da      	uxtb	r2, r3
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800e18c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e18e:	091b      	lsrs	r3, r3, #4
 800e190:	b2db      	uxtb	r3, r3
 800e192:	f003 030f 	and.w	r3, r3, #15
 800e196:	b2da      	uxtb	r2, r3
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800e19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e19e:	b2db      	uxtb	r3, r3
 800e1a0:	f003 030f 	and.w	r3, r3, #15
 800e1a4:	b2da      	uxtb	r2, r3
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800e1aa:	6a3b      	ldr	r3, [r7, #32]
 800e1ac:	0e1b      	lsrs	r3, r3, #24
 800e1ae:	b2da      	uxtb	r2, r3
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800e1b4:	6a3b      	ldr	r3, [r7, #32]
 800e1b6:	0c1b      	lsrs	r3, r3, #16
 800e1b8:	b2da      	uxtb	r2, r3
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800e1be:	6a3b      	ldr	r3, [r7, #32]
 800e1c0:	0a1b      	lsrs	r3, r3, #8
 800e1c2:	b2da      	uxtb	r2, r3
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800e1c8:	6a3b      	ldr	r3, [r7, #32]
 800e1ca:	b2da      	uxtb	r2, r3
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800e1d0:	69fb      	ldr	r3, [r7, #28]
 800e1d2:	b2da      	uxtb	r2, r3
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800e1d8:	69bb      	ldr	r3, [r7, #24]
 800e1da:	0e1b      	lsrs	r3, r3, #24
 800e1dc:	b2da      	uxtb	r2, r3
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800e1e2:	69bb      	ldr	r3, [r7, #24]
 800e1e4:	0c1b      	lsrs	r3, r3, #16
 800e1e6:	b2da      	uxtb	r2, r3
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800e1ec:	69bb      	ldr	r3, [r7, #24]
 800e1ee:	0a1b      	lsrs	r3, r3, #8
 800e1f0:	b2da      	uxtb	r2, r3
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800e1f6:	697b      	ldr	r3, [r7, #20]
 800e1f8:	0e1b      	lsrs	r3, r3, #24
 800e1fa:	b2da      	uxtb	r2, r3
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800e200:	697b      	ldr	r3, [r7, #20]
 800e202:	0c1b      	lsrs	r3, r3, #16
 800e204:	b2da      	uxtb	r2, r3
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800e20a:	697b      	ldr	r3, [r7, #20]
 800e20c:	b2da      	uxtb	r2, r3
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800e212:	2300      	movs	r3, #0
}
 800e214:	4618      	mov	r0, r3
 800e216:	372c      	adds	r7, #44	@ 0x2c
 800e218:	46bd      	mov	sp, r7
 800e21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21e:	4770      	bx	lr
 800e220:	58004000 	.word	0x58004000
 800e224:	a94656b9 	.word	0xa94656b9

0800e228 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b082      	sub	sp, #8
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
 800e230:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800e232:	683b      	ldr	r3, [r7, #0]
 800e234:	685b      	ldr	r3, [r3, #4]
 800e236:	4a08      	ldr	r2, [pc, #32]	@ (800e258 <shci_init+0x30>)
 800e238:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800e23a:	4a08      	ldr	r2, [pc, #32]	@ (800e25c <shci_init+0x34>)
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800e240:	4806      	ldr	r0, [pc, #24]	@ (800e25c <shci_init+0x34>)
 800e242:	f000 f915 	bl	800e470 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	4618      	mov	r0, r3
 800e24c:	f000 f898 	bl	800e380 <TlInit>

  return;
 800e250:	bf00      	nop
}
 800e252:	3708      	adds	r7, #8
 800e254:	46bd      	mov	sp, r7
 800e256:	bd80      	pop	{r7, pc}
 800e258:	2000038c 	.word	0x2000038c
 800e25c:	2000036c 	.word	0x2000036c

0800e260 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800e260:	b580      	push	{r7, lr}
 800e262:	b084      	sub	sp, #16
 800e264:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800e266:	4822      	ldr	r0, [pc, #136]	@ (800e2f0 <shci_user_evt_proc+0x90>)
 800e268:	f000 fc70 	bl	800eb4c <LST_is_empty>
 800e26c:	4603      	mov	r3, r0
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d12b      	bne.n	800e2ca <shci_user_evt_proc+0x6a>
 800e272:	4b20      	ldr	r3, [pc, #128]	@ (800e2f4 <shci_user_evt_proc+0x94>)
 800e274:	781b      	ldrb	r3, [r3, #0]
 800e276:	2b00      	cmp	r3, #0
 800e278:	d027      	beq.n	800e2ca <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800e27a:	f107 030c 	add.w	r3, r7, #12
 800e27e:	4619      	mov	r1, r3
 800e280:	481b      	ldr	r0, [pc, #108]	@ (800e2f0 <shci_user_evt_proc+0x90>)
 800e282:	f000 fcf2 	bl	800ec6a <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800e286:	4b1c      	ldr	r3, [pc, #112]	@ (800e2f8 <shci_user_evt_proc+0x98>)
 800e288:	69db      	ldr	r3, [r3, #28]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d00c      	beq.n	800e2a8 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800e292:	2301      	movs	r3, #1
 800e294:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800e296:	4b18      	ldr	r3, [pc, #96]	@ (800e2f8 <shci_user_evt_proc+0x98>)
 800e298:	69db      	ldr	r3, [r3, #28]
 800e29a:	1d3a      	adds	r2, r7, #4
 800e29c:	4610      	mov	r0, r2
 800e29e:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800e2a0:	793a      	ldrb	r2, [r7, #4]
 800e2a2:	4b14      	ldr	r3, [pc, #80]	@ (800e2f4 <shci_user_evt_proc+0x94>)
 800e2a4:	701a      	strb	r2, [r3, #0]
 800e2a6:	e002      	b.n	800e2ae <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800e2a8:	4b12      	ldr	r3, [pc, #72]	@ (800e2f4 <shci_user_evt_proc+0x94>)
 800e2aa:	2201      	movs	r2, #1
 800e2ac:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800e2ae:	4b11      	ldr	r3, [pc, #68]	@ (800e2f4 <shci_user_evt_proc+0x94>)
 800e2b0:	781b      	ldrb	r3, [r3, #0]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d004      	beq.n	800e2c0 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	f000 fa8f 	bl	800e7dc <TL_MM_EvtDone>
 800e2be:	e004      	b.n	800e2ca <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	4619      	mov	r1, r3
 800e2c4:	480a      	ldr	r0, [pc, #40]	@ (800e2f0 <shci_user_evt_proc+0x90>)
 800e2c6:	f000 fc63 	bl	800eb90 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800e2ca:	4809      	ldr	r0, [pc, #36]	@ (800e2f0 <shci_user_evt_proc+0x90>)
 800e2cc:	f000 fc3e 	bl	800eb4c <LST_is_empty>
 800e2d0:	4603      	mov	r3, r0
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d107      	bne.n	800e2e6 <shci_user_evt_proc+0x86>
 800e2d6:	4b07      	ldr	r3, [pc, #28]	@ (800e2f4 <shci_user_evt_proc+0x94>)
 800e2d8:	781b      	ldrb	r3, [r3, #0]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d003      	beq.n	800e2e6 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800e2de:	4804      	ldr	r0, [pc, #16]	@ (800e2f0 <shci_user_evt_proc+0x90>)
 800e2e0:	f7f8 fee4 	bl	80070ac <shci_notify_asynch_evt>
  }


  return;
 800e2e4:	bf00      	nop
 800e2e6:	bf00      	nop
}
 800e2e8:	3710      	adds	r7, #16
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	bd80      	pop	{r7, pc}
 800e2ee:	bf00      	nop
 800e2f0:	2000008c 	.word	0x2000008c
 800e2f4:	2000009c 	.word	0x2000009c
 800e2f8:	2000036c 	.word	0x2000036c

0800e2fc <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800e2fc:	b580      	push	{r7, lr}
 800e2fe:	b084      	sub	sp, #16
 800e300:	af00      	add	r7, sp, #0
 800e302:	60ba      	str	r2, [r7, #8]
 800e304:	607b      	str	r3, [r7, #4]
 800e306:	4603      	mov	r3, r0
 800e308:	81fb      	strh	r3, [r7, #14]
 800e30a:	460b      	mov	r3, r1
 800e30c:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800e30e:	2000      	movs	r0, #0
 800e310:	f000 f868 	bl	800e3e4 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800e314:	4b17      	ldr	r3, [pc, #92]	@ (800e374 <shci_send+0x78>)
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	89fa      	ldrh	r2, [r7, #14]
 800e31a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800e31e:	4b15      	ldr	r3, [pc, #84]	@ (800e374 <shci_send+0x78>)
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	7b7a      	ldrb	r2, [r7, #13]
 800e324:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800e326:	4b13      	ldr	r3, [pc, #76]	@ (800e374 <shci_send+0x78>)
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	330c      	adds	r3, #12
 800e32c:	7b7a      	ldrb	r2, [r7, #13]
 800e32e:	68b9      	ldr	r1, [r7, #8]
 800e330:	4618      	mov	r0, r3
 800e332:	f005 faf0 	bl	8013916 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800e336:	4b10      	ldr	r3, [pc, #64]	@ (800e378 <shci_send+0x7c>)
 800e338:	2201      	movs	r2, #1
 800e33a:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800e33c:	4b0f      	ldr	r3, [pc, #60]	@ (800e37c <shci_send+0x80>)
 800e33e:	691b      	ldr	r3, [r3, #16]
 800e340:	2100      	movs	r1, #0
 800e342:	2000      	movs	r0, #0
 800e344:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800e346:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800e34a:	f7f8 fec6 	bl	80070da <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	f103 0008 	add.w	r0, r3, #8
 800e354:	4b07      	ldr	r3, [pc, #28]	@ (800e374 <shci_send+0x78>)
 800e356:	6819      	ldr	r1, [r3, #0]
 800e358:	4b06      	ldr	r3, [pc, #24]	@ (800e374 <shci_send+0x78>)
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	789b      	ldrb	r3, [r3, #2]
 800e35e:	3303      	adds	r3, #3
 800e360:	461a      	mov	r2, r3
 800e362:	f005 fad8 	bl	8013916 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800e366:	2001      	movs	r0, #1
 800e368:	f000 f83c 	bl	800e3e4 <Cmd_SetStatus>

  return;
 800e36c:	bf00      	nop
}
 800e36e:	3710      	adds	r7, #16
 800e370:	46bd      	mov	sp, r7
 800e372:	bd80      	pop	{r7, pc}
 800e374:	20000098 	.word	0x20000098
 800e378:	20000390 	.word	0x20000390
 800e37c:	2000036c 	.word	0x2000036c

0800e380 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b086      	sub	sp, #24
 800e384:	af00      	add	r7, sp, #0
 800e386:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800e388:	4a10      	ldr	r2, [pc, #64]	@ (800e3cc <TlInit+0x4c>)
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800e38e:	4810      	ldr	r0, [pc, #64]	@ (800e3d0 <TlInit+0x50>)
 800e390:	f000 fbcc 	bl	800eb2c <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800e394:	2001      	movs	r0, #1
 800e396:	f000 f825 	bl	800e3e4 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800e39a:	4b0e      	ldr	r3, [pc, #56]	@ (800e3d4 <TlInit+0x54>)
 800e39c:	2201      	movs	r2, #1
 800e39e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800e3a0:	4b0d      	ldr	r3, [pc, #52]	@ (800e3d8 <TlInit+0x58>)
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d00c      	beq.n	800e3c2 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800e3ac:	4b0b      	ldr	r3, [pc, #44]	@ (800e3dc <TlInit+0x5c>)
 800e3ae:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800e3b0:	4b0b      	ldr	r3, [pc, #44]	@ (800e3e0 <TlInit+0x60>)
 800e3b2:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800e3b4:	4b08      	ldr	r3, [pc, #32]	@ (800e3d8 <TlInit+0x58>)
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	f107 020c 	add.w	r2, r7, #12
 800e3bc:	4610      	mov	r0, r2
 800e3be:	4798      	blx	r3
  }

  return;
 800e3c0:	bf00      	nop
 800e3c2:	bf00      	nop
}
 800e3c4:	3718      	adds	r7, #24
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	bd80      	pop	{r7, pc}
 800e3ca:	bf00      	nop
 800e3cc:	20000098 	.word	0x20000098
 800e3d0:	2000008c 	.word	0x2000008c
 800e3d4:	2000009c 	.word	0x2000009c
 800e3d8:	2000036c 	.word	0x2000036c
 800e3dc:	0800e435 	.word	0x0800e435
 800e3e0:	0800e44d 	.word	0x0800e44d

0800e3e4 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b082      	sub	sp, #8
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800e3ee:	79fb      	ldrb	r3, [r7, #7]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d10b      	bne.n	800e40c <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800e3f4:	4b0d      	ldr	r3, [pc, #52]	@ (800e42c <Cmd_SetStatus+0x48>)
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d003      	beq.n	800e404 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800e3fc:	4b0b      	ldr	r3, [pc, #44]	@ (800e42c <Cmd_SetStatus+0x48>)
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	2000      	movs	r0, #0
 800e402:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800e404:	4b0a      	ldr	r3, [pc, #40]	@ (800e430 <Cmd_SetStatus+0x4c>)
 800e406:	2200      	movs	r2, #0
 800e408:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800e40a:	e00b      	b.n	800e424 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800e40c:	4b08      	ldr	r3, [pc, #32]	@ (800e430 <Cmd_SetStatus+0x4c>)
 800e40e:	2201      	movs	r2, #1
 800e410:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800e412:	4b06      	ldr	r3, [pc, #24]	@ (800e42c <Cmd_SetStatus+0x48>)
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d004      	beq.n	800e424 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800e41a:	4b04      	ldr	r3, [pc, #16]	@ (800e42c <Cmd_SetStatus+0x48>)
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	2001      	movs	r0, #1
 800e420:	4798      	blx	r3
  return;
 800e422:	bf00      	nop
 800e424:	bf00      	nop
}
 800e426:	3708      	adds	r7, #8
 800e428:	46bd      	mov	sp, r7
 800e42a:	bd80      	pop	{r7, pc}
 800e42c:	2000038c 	.word	0x2000038c
 800e430:	20000094 	.word	0x20000094

0800e434 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b082      	sub	sp, #8
 800e438:	af00      	add	r7, sp, #0
 800e43a:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800e43c:	2000      	movs	r0, #0
 800e43e:	f7f8 fe41 	bl	80070c4 <shci_cmd_resp_release>

  return;
 800e442:	bf00      	nop
}
 800e444:	3708      	adds	r7, #8
 800e446:	46bd      	mov	sp, r7
 800e448:	bd80      	pop	{r7, pc}
	...

0800e44c <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b082      	sub	sp, #8
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800e454:	6879      	ldr	r1, [r7, #4]
 800e456:	4805      	ldr	r0, [pc, #20]	@ (800e46c <TlUserEvtReceived+0x20>)
 800e458:	f000 fbc0 	bl	800ebdc <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800e45c:	4803      	ldr	r0, [pc, #12]	@ (800e46c <TlUserEvtReceived+0x20>)
 800e45e:	f7f8 fe25 	bl	80070ac <shci_notify_asynch_evt>

  return;
 800e462:	bf00      	nop
}
 800e464:	3708      	adds	r7, #8
 800e466:	46bd      	mov	sp, r7
 800e468:	bd80      	pop	{r7, pc}
 800e46a:	bf00      	nop
 800e46c:	2000008c 	.word	0x2000008c

0800e470 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800e470:	b480      	push	{r7}
 800e472:	b083      	sub	sp, #12
 800e474:	af00      	add	r7, sp, #0
 800e476:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	4a05      	ldr	r2, [pc, #20]	@ (800e490 <shci_register_io_bus+0x20>)
 800e47c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	4a04      	ldr	r2, [pc, #16]	@ (800e494 <shci_register_io_bus+0x24>)
 800e482:	611a      	str	r2, [r3, #16]

  return;
 800e484:	bf00      	nop
}
 800e486:	370c      	adds	r7, #12
 800e488:	46bd      	mov	sp, r7
 800e48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e48e:	4770      	bx	lr
 800e490:	0800e595 	.word	0x0800e595
 800e494:	0800e5e9 	.word	0x0800e5e9

0800e498 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800e498:	b580      	push	{r7, lr}
 800e49a:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800e49c:	f004 fa1e 	bl	80128dc <HW_IPCC_Enable>

  return;
 800e4a0:	bf00      	nop
}
 800e4a2:	bd80      	pop	{r7, pc}

0800e4a4 <TL_Init>:


void TL_Init( void )
{
 800e4a4:	b580      	push	{r7, lr}
 800e4a6:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800e4a8:	4b10      	ldr	r3, [pc, #64]	@ (800e4ec <TL_Init+0x48>)
 800e4aa:	4a11      	ldr	r2, [pc, #68]	@ (800e4f0 <TL_Init+0x4c>)
 800e4ac:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800e4ae:	4b0f      	ldr	r3, [pc, #60]	@ (800e4ec <TL_Init+0x48>)
 800e4b0:	4a10      	ldr	r2, [pc, #64]	@ (800e4f4 <TL_Init+0x50>)
 800e4b2:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800e4b4:	4b0d      	ldr	r3, [pc, #52]	@ (800e4ec <TL_Init+0x48>)
 800e4b6:	4a10      	ldr	r2, [pc, #64]	@ (800e4f8 <TL_Init+0x54>)
 800e4b8:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800e4ba:	4b0c      	ldr	r3, [pc, #48]	@ (800e4ec <TL_Init+0x48>)
 800e4bc:	4a0f      	ldr	r2, [pc, #60]	@ (800e4fc <TL_Init+0x58>)
 800e4be:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800e4c0:	4b0a      	ldr	r3, [pc, #40]	@ (800e4ec <TL_Init+0x48>)
 800e4c2:	4a0f      	ldr	r2, [pc, #60]	@ (800e500 <TL_Init+0x5c>)
 800e4c4:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800e4c6:	4b09      	ldr	r3, [pc, #36]	@ (800e4ec <TL_Init+0x48>)
 800e4c8:	4a0e      	ldr	r2, [pc, #56]	@ (800e504 <TL_Init+0x60>)
 800e4ca:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800e4cc:	4b07      	ldr	r3, [pc, #28]	@ (800e4ec <TL_Init+0x48>)
 800e4ce:	4a0e      	ldr	r2, [pc, #56]	@ (800e508 <TL_Init+0x64>)
 800e4d0:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800e4d2:	4b06      	ldr	r3, [pc, #24]	@ (800e4ec <TL_Init+0x48>)
 800e4d4:	4a0d      	ldr	r2, [pc, #52]	@ (800e50c <TL_Init+0x68>)
 800e4d6:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800e4d8:	4b04      	ldr	r3, [pc, #16]	@ (800e4ec <TL_Init+0x48>)
 800e4da:	4a0d      	ldr	r2, [pc, #52]	@ (800e510 <TL_Init+0x6c>)
 800e4dc:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800e4de:	4b03      	ldr	r3, [pc, #12]	@ (800e4ec <TL_Init+0x48>)
 800e4e0:	4a0c      	ldr	r2, [pc, #48]	@ (800e514 <TL_Init+0x70>)
 800e4e2:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800e4e4:	f004 fa0e 	bl	8012904 <HW_IPCC_Init>

  return;
 800e4e8:	bf00      	nop
}
 800e4ea:	bd80      	pop	{r7, pc}
 800e4ec:	20030000 	.word	0x20030000
 800e4f0:	20030028 	.word	0x20030028
 800e4f4:	20030048 	.word	0x20030048
 800e4f8:	20030058 	.word	0x20030058
 800e4fc:	20030068 	.word	0x20030068
 800e500:	20030070 	.word	0x20030070
 800e504:	20030078 	.word	0x20030078
 800e508:	20030080 	.word	0x20030080
 800e50c:	2003009c 	.word	0x2003009c
 800e510:	200300a0 	.word	0x200300a0
 800e514:	200300ac 	.word	0x200300ac

0800e518 <HW_IPCC_BLE_RxEvtNot>:

  return 0;
}

void HW_IPCC_BLE_RxEvtNot(void)
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b082      	sub	sp, #8
 800e51c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800e51e:	e01c      	b.n	800e55a <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800e520:	1d3b      	adds	r3, r7, #4
 800e522:	4619      	mov	r1, r3
 800e524:	4812      	ldr	r0, [pc, #72]	@ (800e570 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800e526:	f000 fba0 	bl	800ec6a <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	7a5b      	ldrb	r3, [r3, #9]
 800e52e:	2b0f      	cmp	r3, #15
 800e530:	d003      	beq.n	800e53a <HW_IPCC_BLE_RxEvtNot+0x22>
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	7a5b      	ldrb	r3, [r3, #9]
 800e536:	2b0e      	cmp	r3, #14
 800e538:	d105      	bne.n	800e546 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	4619      	mov	r1, r3
 800e53e:	2002      	movs	r0, #2
 800e540:	f000 f9b0 	bl	800e8a4 <OutputDbgTrace>
 800e544:	e004      	b.n	800e550 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	4619      	mov	r1, r3
 800e54a:	2005      	movs	r0, #5
 800e54c:	f000 f9aa 	bl	800e8a4 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800e550:	4b08      	ldr	r3, [pc, #32]	@ (800e574 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	687a      	ldr	r2, [r7, #4]
 800e556:	4610      	mov	r0, r2
 800e558:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800e55a:	4805      	ldr	r0, [pc, #20]	@ (800e570 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800e55c:	f000 faf6 	bl	800eb4c <LST_is_empty>
 800e560:	4603      	mov	r3, r0
 800e562:	2b00      	cmp	r3, #0
 800e564:	d0dc      	beq.n	800e520 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800e566:	bf00      	nop
}
 800e568:	3708      	adds	r7, #8
 800e56a:	46bd      	mov	sp, r7
 800e56c:	bd80      	pop	{r7, pc}
 800e56e:	bf00      	nop
 800e570:	200300c8 	.word	0x200300c8
 800e574:	2000039c 	.word	0x2000039c

0800e578 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 800e57c:	2100      	movs	r1, #0
 800e57e:	2004      	movs	r0, #4
 800e580:	f000 f990 	bl	800e8a4 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 800e584:	4b02      	ldr	r3, [pc, #8]	@ (800e590 <HW_IPCC_BLE_AclDataAckNot+0x18>)
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	4798      	blx	r3
       
  return;
 800e58a:	bf00      	nop
}
 800e58c:	bd80      	pop	{r7, pc}
 800e58e:	bf00      	nop
 800e590:	200003a0 	.word	0x200003a0

0800e594 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800e594:	b580      	push	{r7, lr}
 800e596:	b084      	sub	sp, #16
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800e5a0:	480d      	ldr	r0, [pc, #52]	@ (800e5d8 <TL_SYS_Init+0x44>)
 800e5a2:	f000 fac3 	bl	800eb2c <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800e5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800e5dc <TL_SYS_Init+0x48>)
 800e5a8:	68db      	ldr	r3, [r3, #12]
 800e5aa:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	689a      	ldr	r2, [r3, #8]
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800e5b4:	68bb      	ldr	r3, [r7, #8]
 800e5b6:	4a08      	ldr	r2, [pc, #32]	@ (800e5d8 <TL_SYS_Init+0x44>)
 800e5b8:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800e5ba:	f004 f9e1 	bl	8012980 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	4a07      	ldr	r2, [pc, #28]	@ (800e5e0 <TL_SYS_Init+0x4c>)
 800e5c4:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	685b      	ldr	r3, [r3, #4]
 800e5ca:	4a06      	ldr	r2, [pc, #24]	@ (800e5e4 <TL_SYS_Init+0x50>)
 800e5cc:	6013      	str	r3, [r2, #0]

  return 0;
 800e5ce:	2300      	movs	r3, #0
}
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	3710      	adds	r7, #16
 800e5d4:	46bd      	mov	sp, r7
 800e5d6:	bd80      	pop	{r7, pc}
 800e5d8:	200300d0 	.word	0x200300d0
 800e5dc:	20030000 	.word	0x20030000
 800e5e0:	200003a4 	.word	0x200003a4
 800e5e4:	200003a8 	.word	0x200003a8

0800e5e8 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800e5e8:	b580      	push	{r7, lr}
 800e5ea:	b082      	sub	sp, #8
 800e5ec:	af00      	add	r7, sp, #0
 800e5ee:	6078      	str	r0, [r7, #4]
 800e5f0:	460b      	mov	r3, r1
 800e5f2:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800e5f4:	4b09      	ldr	r3, [pc, #36]	@ (800e61c <TL_SYS_SendCmd+0x34>)
 800e5f6:	68db      	ldr	r3, [r3, #12]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	2210      	movs	r2, #16
 800e5fc:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800e5fe:	4b07      	ldr	r3, [pc, #28]	@ (800e61c <TL_SYS_SendCmd+0x34>)
 800e600:	68db      	ldr	r3, [r3, #12]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	4619      	mov	r1, r3
 800e606:	2006      	movs	r0, #6
 800e608:	f000 f94c 	bl	800e8a4 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800e60c:	f004 f9d2 	bl	80129b4 <HW_IPCC_SYS_SendCmd>

  return 0;
 800e610:	2300      	movs	r3, #0
}
 800e612:	4618      	mov	r0, r3
 800e614:	3708      	adds	r7, #8
 800e616:	46bd      	mov	sp, r7
 800e618:	bd80      	pop	{r7, pc}
 800e61a:	bf00      	nop
 800e61c:	20030000 	.word	0x20030000

0800e620 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800e620:	b580      	push	{r7, lr}
 800e622:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800e624:	4b07      	ldr	r3, [pc, #28]	@ (800e644 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800e626:	68db      	ldr	r3, [r3, #12]
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	4619      	mov	r1, r3
 800e62c:	2007      	movs	r0, #7
 800e62e:	f000 f939 	bl	800e8a4 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800e632:	4b05      	ldr	r3, [pc, #20]	@ (800e648 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	4a03      	ldr	r2, [pc, #12]	@ (800e644 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800e638:	68d2      	ldr	r2, [r2, #12]
 800e63a:	6812      	ldr	r2, [r2, #0]
 800e63c:	4610      	mov	r0, r2
 800e63e:	4798      	blx	r3

  return;
 800e640:	bf00      	nop
}
 800e642:	bd80      	pop	{r7, pc}
 800e644:	20030000 	.word	0x20030000
 800e648:	200003a4 	.word	0x200003a4

0800e64c <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800e64c:	b580      	push	{r7, lr}
 800e64e:	b082      	sub	sp, #8
 800e650:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800e652:	e00e      	b.n	800e672 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800e654:	1d3b      	adds	r3, r7, #4
 800e656:	4619      	mov	r1, r3
 800e658:	480b      	ldr	r0, [pc, #44]	@ (800e688 <HW_IPCC_SYS_EvtNot+0x3c>)
 800e65a:	f000 fb06 	bl	800ec6a <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	4619      	mov	r1, r3
 800e662:	2008      	movs	r0, #8
 800e664:	f000 f91e 	bl	800e8a4 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800e668:	4b08      	ldr	r3, [pc, #32]	@ (800e68c <HW_IPCC_SYS_EvtNot+0x40>)
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	687a      	ldr	r2, [r7, #4]
 800e66e:	4610      	mov	r0, r2
 800e670:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800e672:	4805      	ldr	r0, [pc, #20]	@ (800e688 <HW_IPCC_SYS_EvtNot+0x3c>)
 800e674:	f000 fa6a 	bl	800eb4c <LST_is_empty>
 800e678:	4603      	mov	r3, r0
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d0ea      	beq.n	800e654 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800e67e:	bf00      	nop
}
 800e680:	3708      	adds	r7, #8
 800e682:	46bd      	mov	sp, r7
 800e684:	bd80      	pop	{r7, pc}
 800e686:	bf00      	nop
 800e688:	200300d0 	.word	0x200300d0
 800e68c:	200003a8 	.word	0x200003a8

0800e690 <TL_ZIGBEE_Init>:
#ifdef ZIGBEE_WB
/******************************************************************************
 * ZIGBEE
 ******************************************************************************/
void TL_ZIGBEE_Init( TL_ZIGBEE_Config_t *p_Config )
{
 800e690:	b580      	push	{r7, lr}
 800e692:	b084      	sub	sp, #16
 800e694:	af00      	add	r7, sp, #0
 800e696:	6078      	str	r0, [r7, #4]
  MB_ZigbeeTable_t  * p_zigbee_table;

  p_zigbee_table = TL_RefTable.p_zigbee_table;
 800e698:	4b0a      	ldr	r3, [pc, #40]	@ (800e6c4 <TL_ZIGBEE_Init+0x34>)
 800e69a:	69db      	ldr	r3, [r3, #28]
 800e69c:	60fb      	str	r3, [r7, #12]
  p_zigbee_table->appliCmdM4toM0_buffer = p_Config->p_ZigbeeOtCmdRspBuffer;
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	681a      	ldr	r2, [r3, #0]
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	605a      	str	r2, [r3, #4]
  p_zigbee_table->notifM0toM4_buffer = p_Config->p_ZigbeeNotAckBuffer;
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	685a      	ldr	r2, [r3, #4]
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	601a      	str	r2, [r3, #0]
  p_zigbee_table->requestM0toM4_buffer = p_Config->p_ZigbeeNotifRequestBuffer;
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	689a      	ldr	r2, [r3, #8]
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	609a      	str	r2, [r3, #8]

  HW_IPCC_ZIGBEE_Init();
 800e6b6:	f004 f9c3 	bl	8012a40 <HW_IPCC_ZIGBEE_Init>

  return;
 800e6ba:	bf00      	nop
}
 800e6bc:	3710      	adds	r7, #16
 800e6be:	46bd      	mov	sp, r7
 800e6c0:	bd80      	pop	{r7, pc}
 800e6c2:	bf00      	nop
 800e6c4:	20030000 	.word	0x20030000

0800e6c8 <TL_ZIGBEE_SendM4RequestToM0>:

/* Zigbee M4 to M0 Request */
void TL_ZIGBEE_SendM4RequestToM0( void )
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->appliCmdM4toM0_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE;
 800e6cc:	4b04      	ldr	r3, [pc, #16]	@ (800e6e0 <TL_ZIGBEE_SendM4RequestToM0+0x18>)
 800e6ce:	69db      	ldr	r3, [r3, #28]
 800e6d0:	685b      	ldr	r3, [r3, #4]
 800e6d2:	2208      	movs	r2, #8
 800e6d4:	721a      	strb	r2, [r3, #8]

  HW_IPCC_ZIGBEE_SendM4RequestToM0();
 800e6d6:	f004 f9d1 	bl	8012a7c <HW_IPCC_ZIGBEE_SendM4RequestToM0>

  return;
 800e6da:	bf00      	nop
}
 800e6dc:	bd80      	pop	{r7, pc}
 800e6de:	bf00      	nop
 800e6e0:	20030000 	.word	0x20030000

0800e6e4 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0>:

/* Used to receive an ACK from the M0 */
void HW_IPCC_ZIGBEE_RecvAppliAckFromM0(void)
{
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	af00      	add	r7, sp, #0
  TL_ZIGBEE_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->appliCmdM4toM0_buffer) );
 800e6e8:	4b03      	ldr	r3, [pc, #12]	@ (800e6f8 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0+0x14>)
 800e6ea:	69db      	ldr	r3, [r3, #28]
 800e6ec:	685b      	ldr	r3, [r3, #4]
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	f003 feae 	bl	8012450 <TL_ZIGBEE_CmdEvtReceived>

  return;
 800e6f4:	bf00      	nop
}
 800e6f6:	bd80      	pop	{r7, pc}
 800e6f8:	20030000 	.word	0x20030000

0800e6fc <HW_IPCC_ZIGBEE_RecvM0NotifyToM4>:

/* Zigbee notification from M0 to M4 */
void HW_IPCC_ZIGBEE_RecvM0NotifyToM4( void )
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	af00      	add	r7, sp, #0
  TL_ZIGBEE_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->notifM0toM4_buffer) );
 800e700:	4b03      	ldr	r3, [pc, #12]	@ (800e710 <HW_IPCC_ZIGBEE_RecvM0NotifyToM4+0x14>)
 800e702:	69db      	ldr	r3, [r3, #28]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	4618      	mov	r0, r3
 800e708:	f003 feac 	bl	8012464 <TL_ZIGBEE_NotReceived>

  return;
 800e70c:	bf00      	nop
}
 800e70e:	bd80      	pop	{r7, pc}
 800e710:	20030000 	.word	0x20030000

0800e714 <TL_ZIGBEE_SendM4AckToM0Notify>:

/* Send an ACK to the M0 for a Notification */
void TL_ZIGBEE_SendM4AckToM0Notify ( void )
{
 800e714:	b580      	push	{r7, lr}
 800e716:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->notifM0toM4_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 800e718:	4b04      	ldr	r3, [pc, #16]	@ (800e72c <TL_ZIGBEE_SendM4AckToM0Notify+0x18>)
 800e71a:	69db      	ldr	r3, [r3, #28]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	220d      	movs	r2, #13
 800e720:	721a      	strb	r2, [r3, #8]

  HW_IPCC_ZIGBEE_SendM4AckToM0Notify();
 800e722:	f004 f9c9 	bl	8012ab8 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify>

  return;
 800e726:	bf00      	nop
}
 800e728:	bd80      	pop	{r7, pc}
 800e72a:	bf00      	nop
 800e72c:	20030000 	.word	0x20030000

0800e730 <HW_IPCC_ZIGBEE_RecvM0RequestToM4>:

/* Zigbee M0 to M4 Request */
void HW_IPCC_ZIGBEE_RecvM0RequestToM4( void )
{
 800e730:	b580      	push	{r7, lr}
 800e732:	af00      	add	r7, sp, #0
  TL_ZIGBEE_M0RequestReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->requestM0toM4_buffer) );
 800e734:	4b03      	ldr	r3, [pc, #12]	@ (800e744 <HW_IPCC_ZIGBEE_RecvM0RequestToM4+0x14>)
 800e736:	69db      	ldr	r3, [r3, #28]
 800e738:	689b      	ldr	r3, [r3, #8]
 800e73a:	4618      	mov	r0, r3
 800e73c:	f003 fec8 	bl	80124d0 <TL_ZIGBEE_M0RequestReceived>

  return;
 800e740:	bf00      	nop
}
 800e742:	bd80      	pop	{r7, pc}
 800e744:	20030000 	.word	0x20030000

0800e748 <TL_ZIGBEE_SendM4AckToM0Request>:

/* Send an ACK to the M0 for a Request */
void TL_ZIGBEE_SendM4AckToM0Request(void)
{
 800e748:	b580      	push	{r7, lr}
 800e74a:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->requestM0toM4_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 800e74c:	4b04      	ldr	r3, [pc, #16]	@ (800e760 <TL_ZIGBEE_SendM4AckToM0Request+0x18>)
 800e74e:	69db      	ldr	r3, [r3, #28]
 800e750:	689b      	ldr	r3, [r3, #8]
 800e752:	220d      	movs	r2, #13
 800e754:	721a      	strb	r2, [r3, #8]

  HW_IPCC_ZIGBEE_SendM4AckToM0Request();
 800e756:	f004 fa21 	bl	8012b9c <HW_IPCC_ZIGBEE_SendM4AckToM0Request>

  return;
 800e75a:	bf00      	nop
}
 800e75c:	bd80      	pop	{r7, pc}
 800e75e:	bf00      	nop
 800e760:	20030000 	.word	0x20030000

0800e764 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800e764:	b580      	push	{r7, lr}
 800e766:	b082      	sub	sp, #8
 800e768:	af00      	add	r7, sp, #0
 800e76a:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800e76c:	4817      	ldr	r0, [pc, #92]	@ (800e7cc <TL_MM_Init+0x68>)
 800e76e:	f000 f9dd 	bl	800eb2c <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800e772:	4817      	ldr	r0, [pc, #92]	@ (800e7d0 <TL_MM_Init+0x6c>)
 800e774:	f000 f9da 	bl	800eb2c <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800e778:	4b16      	ldr	r3, [pc, #88]	@ (800e7d4 <TL_MM_Init+0x70>)
 800e77a:	691b      	ldr	r3, [r3, #16]
 800e77c:	4a16      	ldr	r2, [pc, #88]	@ (800e7d8 <TL_MM_Init+0x74>)
 800e77e:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800e780:	4b15      	ldr	r3, [pc, #84]	@ (800e7d8 <TL_MM_Init+0x74>)
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	687a      	ldr	r2, [r7, #4]
 800e786:	6892      	ldr	r2, [r2, #8]
 800e788:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800e78a:	4b13      	ldr	r3, [pc, #76]	@ (800e7d8 <TL_MM_Init+0x74>)
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	687a      	ldr	r2, [r7, #4]
 800e790:	68d2      	ldr	r2, [r2, #12]
 800e792:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800e794:	4b10      	ldr	r3, [pc, #64]	@ (800e7d8 <TL_MM_Init+0x74>)
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	4a0c      	ldr	r2, [pc, #48]	@ (800e7cc <TL_MM_Init+0x68>)
 800e79a:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800e79c:	4b0e      	ldr	r3, [pc, #56]	@ (800e7d8 <TL_MM_Init+0x74>)
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	687a      	ldr	r2, [r7, #4]
 800e7a2:	6812      	ldr	r2, [r2, #0]
 800e7a4:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800e7a6:	4b0c      	ldr	r3, [pc, #48]	@ (800e7d8 <TL_MM_Init+0x74>)
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	687a      	ldr	r2, [r7, #4]
 800e7ac:	6852      	ldr	r2, [r2, #4]
 800e7ae:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800e7b0:	4b09      	ldr	r3, [pc, #36]	@ (800e7d8 <TL_MM_Init+0x74>)
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	687a      	ldr	r2, [r7, #4]
 800e7b6:	6912      	ldr	r2, [r2, #16]
 800e7b8:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800e7ba:	4b07      	ldr	r3, [pc, #28]	@ (800e7d8 <TL_MM_Init+0x74>)
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	687a      	ldr	r2, [r7, #4]
 800e7c0:	6952      	ldr	r2, [r2, #20]
 800e7c2:	619a      	str	r2, [r3, #24]

  return;
 800e7c4:	bf00      	nop
}
 800e7c6:	3708      	adds	r7, #8
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bd80      	pop	{r7, pc}
 800e7cc:	200300b8 	.word	0x200300b8
 800e7d0:	20000394 	.word	0x20000394
 800e7d4:	20030000 	.word	0x20030000
 800e7d8:	200003ac 	.word	0x200003ac

0800e7dc <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800e7dc:	b580      	push	{r7, lr}
 800e7de:	b082      	sub	sp, #8
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800e7e4:	6879      	ldr	r1, [r7, #4]
 800e7e6:	4807      	ldr	r0, [pc, #28]	@ (800e804 <TL_MM_EvtDone+0x28>)
 800e7e8:	f000 f9f8 	bl	800ebdc <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800e7ec:	6879      	ldr	r1, [r7, #4]
 800e7ee:	2000      	movs	r0, #0
 800e7f0:	f000 f858 	bl	800e8a4 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800e7f4:	4804      	ldr	r0, [pc, #16]	@ (800e808 <TL_MM_EvtDone+0x2c>)
 800e7f6:	f004 f9ef 	bl	8012bd8 <HW_IPCC_MM_SendFreeBuf>

  return;
 800e7fa:	bf00      	nop
}
 800e7fc:	3708      	adds	r7, #8
 800e7fe:	46bd      	mov	sp, r7
 800e800:	bd80      	pop	{r7, pc}
 800e802:	bf00      	nop
 800e804:	20000394 	.word	0x20000394
 800e808:	0800e80d 	.word	0x0800e80d

0800e80c <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800e80c:	b580      	push	{r7, lr}
 800e80e:	b082      	sub	sp, #8
 800e810:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800e812:	e00c      	b.n	800e82e <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800e814:	1d3b      	adds	r3, r7, #4
 800e816:	4619      	mov	r1, r3
 800e818:	480a      	ldr	r0, [pc, #40]	@ (800e844 <SendFreeBuf+0x38>)
 800e81a:	f000 fa26 	bl	800ec6a <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800e81e:	4b0a      	ldr	r3, [pc, #40]	@ (800e848 <SendFreeBuf+0x3c>)
 800e820:	691b      	ldr	r3, [r3, #16]
 800e822:	691b      	ldr	r3, [r3, #16]
 800e824:	687a      	ldr	r2, [r7, #4]
 800e826:	4611      	mov	r1, r2
 800e828:	4618      	mov	r0, r3
 800e82a:	f000 f9d7 	bl	800ebdc <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800e82e:	4805      	ldr	r0, [pc, #20]	@ (800e844 <SendFreeBuf+0x38>)
 800e830:	f000 f98c 	bl	800eb4c <LST_is_empty>
 800e834:	4603      	mov	r3, r0
 800e836:	2b00      	cmp	r3, #0
 800e838:	d0ec      	beq.n	800e814 <SendFreeBuf+0x8>
  }

  return;
 800e83a:	bf00      	nop
}
 800e83c:	3708      	adds	r7, #8
 800e83e:	46bd      	mov	sp, r7
 800e840:	bd80      	pop	{r7, pc}
 800e842:	bf00      	nop
 800e844:	20000394 	.word	0x20000394
 800e848:	20030000 	.word	0x20030000

0800e84c <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800e84c:	b580      	push	{r7, lr}
 800e84e:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800e850:	4805      	ldr	r0, [pc, #20]	@ (800e868 <TL_TRACES_Init+0x1c>)
 800e852:	f000 f96b 	bl	800eb2c <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800e856:	4b05      	ldr	r3, [pc, #20]	@ (800e86c <TL_TRACES_Init+0x20>)
 800e858:	695b      	ldr	r3, [r3, #20]
 800e85a:	4a03      	ldr	r2, [pc, #12]	@ (800e868 <TL_TRACES_Init+0x1c>)
 800e85c:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800e85e:	f004 fa0d 	bl	8012c7c <HW_IPCC_TRACES_Init>

  return;
 800e862:	bf00      	nop
}
 800e864:	bd80      	pop	{r7, pc}
 800e866:	bf00      	nop
 800e868:	200300c0 	.word	0x200300c0
 800e86c:	20030000 	.word	0x20030000

0800e870 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b082      	sub	sp, #8
 800e874:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800e876:	e008      	b.n	800e88a <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800e878:	1d3b      	adds	r3, r7, #4
 800e87a:	4619      	mov	r1, r3
 800e87c:	4808      	ldr	r0, [pc, #32]	@ (800e8a0 <HW_IPCC_TRACES_EvtNot+0x30>)
 800e87e:	f000 f9f4 	bl	800ec6a <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	4618      	mov	r0, r3
 800e886:	f7f8 fc33 	bl	80070f0 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800e88a:	4805      	ldr	r0, [pc, #20]	@ (800e8a0 <HW_IPCC_TRACES_EvtNot+0x30>)
 800e88c:	f000 f95e 	bl	800eb4c <LST_is_empty>
 800e890:	4603      	mov	r3, r0
 800e892:	2b00      	cmp	r3, #0
 800e894:	d0f0      	beq.n	800e878 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800e896:	bf00      	nop
}
 800e898:	3708      	adds	r7, #8
 800e89a:	46bd      	mov	sp, r7
 800e89c:	bd80      	pop	{r7, pc}
 800e89e:	bf00      	nop
 800e8a0:	200300c0 	.word	0x200300c0

0800e8a4 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800e8a4:	b480      	push	{r7}
 800e8a6:	b087      	sub	sp, #28
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	4603      	mov	r3, r0
 800e8ac:	6039      	str	r1, [r7, #0]
 800e8ae:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 800e8b0:	79fb      	ldrb	r3, [r7, #7]
 800e8b2:	2b08      	cmp	r3, #8
 800e8b4:	d84c      	bhi.n	800e950 <OutputDbgTrace+0xac>
 800e8b6:	a201      	add	r2, pc, #4	@ (adr r2, 800e8bc <OutputDbgTrace+0x18>)
 800e8b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8bc:	0800e8e1 	.word	0x0800e8e1
 800e8c0:	0800e905 	.word	0x0800e905
 800e8c4:	0800e911 	.word	0x0800e911
 800e8c8:	0800e90b 	.word	0x0800e90b
 800e8cc:	0800e951 	.word	0x0800e951
 800e8d0:	0800e925 	.word	0x0800e925
 800e8d4:	0800e931 	.word	0x0800e931
 800e8d8:	0800e937 	.word	0x0800e937
 800e8dc:	0800e945 	.word	0x0800e945
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800e8e4:	697b      	ldr	r3, [r7, #20]
 800e8e6:	7a5b      	ldrb	r3, [r3, #9]
 800e8e8:	2bff      	cmp	r3, #255	@ 0xff
 800e8ea:	d005      	beq.n	800e8f8 <OutputDbgTrace+0x54>
 800e8ec:	2bff      	cmp	r3, #255	@ 0xff
 800e8ee:	dc05      	bgt.n	800e8fc <OutputDbgTrace+0x58>
 800e8f0:	2b0e      	cmp	r3, #14
 800e8f2:	d005      	beq.n	800e900 <OutputDbgTrace+0x5c>
 800e8f4:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 800e8f6:	e001      	b.n	800e8fc <OutputDbgTrace+0x58>
      break;
 800e8f8:	bf00      	nop
 800e8fa:	e02a      	b.n	800e952 <OutputDbgTrace+0xae>
      break;
 800e8fc:	bf00      	nop
 800e8fe:	e028      	b.n	800e952 <OutputDbgTrace+0xae>
      break;
 800e900:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 800e902:	e026      	b.n	800e952 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800e904:	683b      	ldr	r3, [r7, #0]
 800e906:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800e908:	e023      	b.n	800e952 <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 800e90a:	683b      	ldr	r3, [r7, #0]
 800e90c:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 800e90e:	e020      	b.n	800e952 <OutputDbgTrace+0xae>
      TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received");
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e910:	683b      	ldr	r3, [r7, #0]
 800e912:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 800e914:	697b      	ldr	r3, [r7, #20]
 800e916:	7a5b      	ldrb	r3, [r3, #9]
 800e918:	2b0e      	cmp	r3, #14
 800e91a:	d001      	beq.n	800e920 <OutputDbgTrace+0x7c>
 800e91c:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 800e91e:	e000      	b.n	800e922 <OutputDbgTrace+0x7e>
      break;
 800e920:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800e922:	e016      	b.n	800e952 <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800e928:	697b      	ldr	r3, [r7, #20]
 800e92a:	7a5b      	ldrb	r3, [r3, #9]
 800e92c:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800e92e:	e010      	b.n	800e952 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 800e934:	e00d      	b.n	800e952 <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 800e93a:	693b      	ldr	r3, [r7, #16]
 800e93c:	785b      	ldrb	r3, [r3, #1]
 800e93e:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 800e940:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 800e942:	e006      	b.n	800e952 <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800e948:	697b      	ldr	r3, [r7, #20]
 800e94a:	7a5b      	ldrb	r3, [r3, #9]
 800e94c:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 800e94e:	e000      	b.n	800e952 <OutputDbgTrace+0xae>
    
  default:
    break;
 800e950:	bf00      	nop
  }
  
  return;
 800e952:	bf00      	nop
}
 800e954:	371c      	adds	r7, #28
 800e956:	46bd      	mov	sp, r7
 800e958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e95c:	4770      	bx	lr
 800e95e:	bf00      	nop

0800e960 <Post_ZigbeeCmdProcessing>:
/* Private function prototypes -----------------------------------------------*/


/* Private functions ----------------------------------------------------------*/
__weak void Pre_ZigbeeCmdProcessing(void){return;}
__weak void Post_ZigbeeCmdProcessing(void){return;}
 800e960:	b480      	push	{r7}
 800e962:	af00      	add	r7, sp, #0
 800e964:	bf00      	nop
 800e966:	46bd      	mov	sp, r7
 800e968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96c:	4770      	bx	lr
	...

0800e970 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800e970:	b580      	push	{r7, lr}
 800e972:	b086      	sub	sp, #24
 800e974:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e976:	f3ef 8310 	mrs	r3, PRIMASK
 800e97a:	60fb      	str	r3, [r7, #12]
  return(result);
 800e97c:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800e97e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e980:	b672      	cpsid	i
}
 800e982:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800e984:	1cbb      	adds	r3, r7, #2
 800e986:	4619      	mov	r1, r3
 800e988:	4812      	ldr	r0, [pc, #72]	@ (800e9d4 <DbgTrace_TxCpltCallback+0x64>)
 800e98a:	f000 fbe5 	bl	800f158 <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800e98e:	1cbb      	adds	r3, r7, #2
 800e990:	4619      	mov	r1, r3
 800e992:	4810      	ldr	r0, [pc, #64]	@ (800e9d4 <DbgTrace_TxCpltCallback+0x64>)
 800e994:	f000 fccf 	bl	800f336 <CircularQueue_Sense>
 800e998:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800e99a:	693b      	ldr	r3, [r7, #16]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d00c      	beq.n	800e9ba <DbgTrace_TxCpltCallback+0x4a>
 800e9a0:	697b      	ldr	r3, [r7, #20]
 800e9a2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e9a4:	68bb      	ldr	r3, [r7, #8]
 800e9a6:	f383 8810 	msr	PRIMASK, r3
}
 800e9aa:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800e9ac:	887b      	ldrh	r3, [r7, #2]
 800e9ae:	4a0a      	ldr	r2, [pc, #40]	@ (800e9d8 <DbgTrace_TxCpltCallback+0x68>)
 800e9b0:	4619      	mov	r1, r3
 800e9b2:	6938      	ldr	r0, [r7, #16]
 800e9b4:	f7f8 fbb7 	bl	8007126 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800e9b8:	e008      	b.n	800e9cc <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800e9ba:	4b08      	ldr	r3, [pc, #32]	@ (800e9dc <DbgTrace_TxCpltCallback+0x6c>)
 800e9bc:	2201      	movs	r2, #1
 800e9be:	701a      	strb	r2, [r3, #0]
 800e9c0:	697b      	ldr	r3, [r7, #20]
 800e9c2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	f383 8810 	msr	PRIMASK, r3
}
 800e9ca:	bf00      	nop
}
 800e9cc:	bf00      	nop
 800e9ce:	3718      	adds	r7, #24
 800e9d0:	46bd      	mov	sp, r7
 800e9d2:	bd80      	pop	{r7, pc}
 800e9d4:	200003b0 	.word	0x200003b0
 800e9d8:	0800e971 	.word	0x0800e971
 800e9dc:	20000015 	.word	0x20000015

0800e9e0 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800e9e0:	b580      	push	{r7, lr}
 800e9e2:	b082      	sub	sp, #8
 800e9e4:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800e9e6:	f7f8 fb98 	bl	800711a <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800e9ea:	2302      	movs	r3, #2
 800e9ec:	9300      	str	r3, [sp, #0]
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800e9f4:	4903      	ldr	r1, [pc, #12]	@ (800ea04 <DbgTraceInit+0x24>)
 800e9f6:	4804      	ldr	r0, [pc, #16]	@ (800ea08 <DbgTraceInit+0x28>)
 800e9f8:	f000 f956 	bl	800eca8 <CircularQueue_Init>
#endif 
#endif
  return;
 800e9fc:	bf00      	nop
}
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	bd80      	pop	{r7, pc}
 800ea02:	bf00      	nop
 800ea04:	200003d0 	.word	0x200003d0
 800ea08:	200003b0 	.word	0x200003b0

0800ea0c <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800ea0c:	b580      	push	{r7, lr}
 800ea0e:	b084      	sub	sp, #16
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	60f8      	str	r0, [r7, #12]
 800ea14:	60b9      	str	r1, [r7, #8]
 800ea16:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800ea18:	687a      	ldr	r2, [r7, #4]
 800ea1a:	68b9      	ldr	r1, [r7, #8]
 800ea1c:	68f8      	ldr	r0, [r7, #12]
 800ea1e:	f000 f805 	bl	800ea2c <DbgTraceWrite>
 800ea22:	4603      	mov	r3, r0
}
 800ea24:	4618      	mov	r0, r3
 800ea26:	3710      	adds	r7, #16
 800ea28:	46bd      	mov	sp, r7
 800ea2a:	bd80      	pop	{r7, pc}

0800ea2c <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800ea2c:	b580      	push	{r7, lr}
 800ea2e:	b08a      	sub	sp, #40	@ 0x28
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	60f8      	str	r0, [r7, #12]
 800ea34:	60b9      	str	r1, [r7, #8]
 800ea36:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800ea38:	2300      	movs	r3, #0
 800ea3a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ea3c:	f3ef 8310 	mrs	r3, PRIMASK
 800ea40:	61bb      	str	r3, [r7, #24]
  return(result);
 800ea42:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800ea44:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea4c:	d102      	bne.n	800ea54 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800ea4e:	2300      	movs	r3, #0
 800ea50:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea52:	e037      	b.n	800eac4 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	2b01      	cmp	r3, #1
 800ea58:	d006      	beq.n	800ea68 <DbgTraceWrite+0x3c>
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	2b02      	cmp	r3, #2
 800ea5e:	d003      	beq.n	800ea68 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800ea60:	f04f 33ff 	mov.w	r3, #4294967295
 800ea64:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea66:	e02d      	b.n	800eac4 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d02a      	beq.n	800eac4 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800ea72:	b672      	cpsid	i
}
 800ea74:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	b29a      	uxth	r2, r3
 800ea7a:	2301      	movs	r3, #1
 800ea7c:	68b9      	ldr	r1, [r7, #8]
 800ea7e:	4814      	ldr	r0, [pc, #80]	@ (800ead0 <DbgTraceWrite+0xa4>)
 800ea80:	f000 f944 	bl	800ed0c <CircularQueue_Add>
 800ea84:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800ea86:	69fb      	ldr	r3, [r7, #28]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d015      	beq.n	800eab8 <DbgTraceWrite+0x8c>
 800ea8c:	4b11      	ldr	r3, [pc, #68]	@ (800ead4 <DbgTraceWrite+0xa8>)
 800ea8e:	781b      	ldrb	r3, [r3, #0]
 800ea90:	b2db      	uxtb	r3, r3
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d010      	beq.n	800eab8 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800ea96:	4b0f      	ldr	r3, [pc, #60]	@ (800ead4 <DbgTraceWrite+0xa8>)
 800ea98:	2200      	movs	r2, #0
 800ea9a:	701a      	strb	r2, [r3, #0]
 800ea9c:	6a3b      	ldr	r3, [r7, #32]
 800ea9e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eaa0:	697b      	ldr	r3, [r7, #20]
 800eaa2:	f383 8810 	msr	PRIMASK, r3
}
 800eaa6:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	b29b      	uxth	r3, r3
 800eaac:	4a0a      	ldr	r2, [pc, #40]	@ (800ead8 <DbgTraceWrite+0xac>)
 800eaae:	4619      	mov	r1, r3
 800eab0:	69f8      	ldr	r0, [r7, #28]
 800eab2:	f7f8 fb38 	bl	8007126 <DbgOutputTraces>
 800eab6:	e005      	b.n	800eac4 <DbgTraceWrite+0x98>
 800eab8:	6a3b      	ldr	r3, [r7, #32]
 800eaba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eabc:	693b      	ldr	r3, [r7, #16]
 800eabe:	f383 8810 	msr	PRIMASK, r3
}
 800eac2:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800eac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800eac6:	4618      	mov	r0, r3
 800eac8:	3728      	adds	r7, #40	@ 0x28
 800eaca:	46bd      	mov	sp, r7
 800eacc:	bd80      	pop	{r7, pc}
 800eace:	bf00      	nop
 800ead0:	200003b0 	.word	0x200003b0
 800ead4:	20000015 	.word	0x20000015
 800ead8:	0800e971 	.word	0x0800e971

0800eadc <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800eadc:	b480      	push	{r7}
 800eade:	b085      	sub	sp, #20
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	4603      	mov	r3, r0
 800eae4:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800eae6:	4b0f      	ldr	r3, [pc, #60]	@ (800eb24 <OTP_Read+0x48>)
 800eae8:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800eaea:	e002      	b.n	800eaf2 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	3b08      	subs	r3, #8
 800eaf0:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	3307      	adds	r3, #7
 800eaf6:	781b      	ldrb	r3, [r3, #0]
 800eaf8:	79fa      	ldrb	r2, [r7, #7]
 800eafa:	429a      	cmp	r2, r3
 800eafc:	d003      	beq.n	800eb06 <OTP_Read+0x2a>
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	4a09      	ldr	r2, [pc, #36]	@ (800eb28 <OTP_Read+0x4c>)
 800eb02:	4293      	cmp	r3, r2
 800eb04:	d1f2      	bne.n	800eaec <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	3307      	adds	r3, #7
 800eb0a:	781b      	ldrb	r3, [r3, #0]
 800eb0c:	79fa      	ldrb	r2, [r7, #7]
 800eb0e:	429a      	cmp	r2, r3
 800eb10:	d001      	beq.n	800eb16 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800eb12:	2300      	movs	r3, #0
 800eb14:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800eb16:	68fb      	ldr	r3, [r7, #12]
}
 800eb18:	4618      	mov	r0, r3
 800eb1a:	3714      	adds	r7, #20
 800eb1c:	46bd      	mov	sp, r7
 800eb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb22:	4770      	bx	lr
 800eb24:	1fff73f8 	.word	0x1fff73f8
 800eb28:	1fff7000 	.word	0x1fff7000

0800eb2c <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800eb2c:	b480      	push	{r7}
 800eb2e:	b083      	sub	sp, #12
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	687a      	ldr	r2, [r7, #4]
 800eb38:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	687a      	ldr	r2, [r7, #4]
 800eb3e:	605a      	str	r2, [r3, #4]
}
 800eb40:	bf00      	nop
 800eb42:	370c      	adds	r7, #12
 800eb44:	46bd      	mov	sp, r7
 800eb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb4a:	4770      	bx	lr

0800eb4c <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800eb4c:	b480      	push	{r7}
 800eb4e:	b087      	sub	sp, #28
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eb54:	f3ef 8310 	mrs	r3, PRIMASK
 800eb58:	60fb      	str	r3, [r7, #12]
  return(result);
 800eb5a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800eb5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800eb5e:	b672      	cpsid	i
}
 800eb60:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	687a      	ldr	r2, [r7, #4]
 800eb68:	429a      	cmp	r2, r3
 800eb6a:	d102      	bne.n	800eb72 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800eb6c:	2301      	movs	r3, #1
 800eb6e:	75fb      	strb	r3, [r7, #23]
 800eb70:	e001      	b.n	800eb76 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800eb72:	2300      	movs	r3, #0
 800eb74:	75fb      	strb	r3, [r7, #23]
 800eb76:	693b      	ldr	r3, [r7, #16]
 800eb78:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800eb7a:	68bb      	ldr	r3, [r7, #8]
 800eb7c:	f383 8810 	msr	PRIMASK, r3
}
 800eb80:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800eb82:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb84:	4618      	mov	r0, r3
 800eb86:	371c      	adds	r7, #28
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8e:	4770      	bx	lr

0800eb90 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800eb90:	b480      	push	{r7}
 800eb92:	b087      	sub	sp, #28
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
 800eb98:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eb9a:	f3ef 8310 	mrs	r3, PRIMASK
 800eb9e:	60fb      	str	r3, [r7, #12]
  return(result);
 800eba0:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800eba2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800eba4:	b672      	cpsid	i
}
 800eba6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	681a      	ldr	r2, [r3, #0]
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800ebb0:	683b      	ldr	r3, [r7, #0]
 800ebb2:	687a      	ldr	r2, [r7, #4]
 800ebb4:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	683a      	ldr	r2, [r7, #0]
 800ebba:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	683a      	ldr	r2, [r7, #0]
 800ebc2:	605a      	str	r2, [r3, #4]
 800ebc4:	697b      	ldr	r3, [r7, #20]
 800ebc6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ebc8:	693b      	ldr	r3, [r7, #16]
 800ebca:	f383 8810 	msr	PRIMASK, r3
}
 800ebce:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ebd0:	bf00      	nop
 800ebd2:	371c      	adds	r7, #28
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebda:	4770      	bx	lr

0800ebdc <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800ebdc:	b480      	push	{r7}
 800ebde:	b087      	sub	sp, #28
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	6078      	str	r0, [r7, #4]
 800ebe4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ebe6:	f3ef 8310 	mrs	r3, PRIMASK
 800ebea:	60fb      	str	r3, [r7, #12]
  return(result);
 800ebec:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ebee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ebf0:	b672      	cpsid	i
}
 800ebf2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	687a      	ldr	r2, [r7, #4]
 800ebf8:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	685a      	ldr	r2, [r3, #4]
 800ebfe:	683b      	ldr	r3, [r7, #0]
 800ec00:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	683a      	ldr	r2, [r7, #0]
 800ec06:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800ec08:	683b      	ldr	r3, [r7, #0]
 800ec0a:	685b      	ldr	r3, [r3, #4]
 800ec0c:	683a      	ldr	r2, [r7, #0]
 800ec0e:	601a      	str	r2, [r3, #0]
 800ec10:	697b      	ldr	r3, [r7, #20]
 800ec12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ec14:	693b      	ldr	r3, [r7, #16]
 800ec16:	f383 8810 	msr	PRIMASK, r3
}
 800ec1a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ec1c:	bf00      	nop
 800ec1e:	371c      	adds	r7, #28
 800ec20:	46bd      	mov	sp, r7
 800ec22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec26:	4770      	bx	lr

0800ec28 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800ec28:	b480      	push	{r7}
 800ec2a:	b087      	sub	sp, #28
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ec30:	f3ef 8310 	mrs	r3, PRIMASK
 800ec34:	60fb      	str	r3, [r7, #12]
  return(result);
 800ec36:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ec38:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ec3a:	b672      	cpsid	i
}
 800ec3c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	685b      	ldr	r3, [r3, #4]
 800ec42:	687a      	ldr	r2, [r7, #4]
 800ec44:	6812      	ldr	r2, [r2, #0]
 800ec46:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	687a      	ldr	r2, [r7, #4]
 800ec4e:	6852      	ldr	r2, [r2, #4]
 800ec50:	605a      	str	r2, [r3, #4]
 800ec52:	697b      	ldr	r3, [r7, #20]
 800ec54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ec56:	693b      	ldr	r3, [r7, #16]
 800ec58:	f383 8810 	msr	PRIMASK, r3
}
 800ec5c:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ec5e:	bf00      	nop
 800ec60:	371c      	adds	r7, #28
 800ec62:	46bd      	mov	sp, r7
 800ec64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec68:	4770      	bx	lr

0800ec6a <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800ec6a:	b580      	push	{r7, lr}
 800ec6c:	b086      	sub	sp, #24
 800ec6e:	af00      	add	r7, sp, #0
 800ec70:	6078      	str	r0, [r7, #4]
 800ec72:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ec74:	f3ef 8310 	mrs	r3, PRIMASK
 800ec78:	60fb      	str	r3, [r7, #12]
  return(result);
 800ec7a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ec7c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ec7e:	b672      	cpsid	i
}
 800ec80:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	681a      	ldr	r2, [r3, #0]
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	4618      	mov	r0, r3
 800ec90:	f7ff ffca 	bl	800ec28 <LST_remove_node>
 800ec94:	697b      	ldr	r3, [r7, #20]
 800ec96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ec98:	693b      	ldr	r3, [r7, #16]
 800ec9a:	f383 8810 	msr	PRIMASK, r3
}
 800ec9e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800eca0:	bf00      	nop
 800eca2:	3718      	adds	r7, #24
 800eca4:	46bd      	mov	sp, r7
 800eca6:	bd80      	pop	{r7, pc}

0800eca8 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800eca8:	b480      	push	{r7}
 800ecaa:	b085      	sub	sp, #20
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	60f8      	str	r0, [r7, #12]
 800ecb0:	60b9      	str	r1, [r7, #8]
 800ecb2:	607a      	str	r2, [r7, #4]
 800ecb4:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	68ba      	ldr	r2, [r7, #8]
 800ecba:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	2200      	movs	r2, #0
 800ecc0:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	2200      	movs	r2, #0
 800ecc6:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	2200      	movs	r2, #0
 800eccc:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	687a      	ldr	r2, [r7, #4]
 800ecd8:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	887a      	ldrh	r2, [r7, #2]
 800ecde:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	7e3a      	ldrb	r2, [r7, #24]
 800ece4:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800ece6:	7e3b      	ldrb	r3, [r7, #24]
 800ece8:	f003 0302 	and.w	r3, r3, #2
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d006      	beq.n	800ecfe <CircularQueue_Init+0x56>
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	891b      	ldrh	r3, [r3, #8]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d002      	beq.n	800ecfe <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800ecf8:	f04f 33ff 	mov.w	r3, #4294967295
 800ecfc:	e000      	b.n	800ed00 <CircularQueue_Init+0x58>
  }
  return 0;
 800ecfe:	2300      	movs	r3, #0
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3714      	adds	r7, #20
 800ed04:	46bd      	mov	sp, r7
 800ed06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed0a:	4770      	bx	lr

0800ed0c <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800ed0c:	b580      	push	{r7, lr}
 800ed0e:	b08e      	sub	sp, #56	@ 0x38
 800ed10:	af00      	add	r7, sp, #0
 800ed12:	60f8      	str	r0, [r7, #12]
 800ed14:	60b9      	str	r1, [r7, #8]
 800ed16:	603b      	str	r3, [r7, #0]
 800ed18:	4613      	mov	r3, r2
 800ed1a:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800ed20:	2300      	movs	r3, #0
 800ed22:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 800ed24:	2300      	movs	r3, #0
 800ed26:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800ed28:	2300      	movs	r3, #0
 800ed2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800ed30:	2300      	movs	r3, #0
 800ed32:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800ed34:	2300      	movs	r3, #0
 800ed36:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	891b      	ldrh	r3, [r3, #8]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d101      	bne.n	800ed44 <CircularQueue_Add+0x38>
 800ed40:	2302      	movs	r3, #2
 800ed42:	e000      	b.n	800ed46 <CircularQueue_Add+0x3a>
 800ed44:	2300      	movs	r3, #0
 800ed46:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	695b      	ldr	r3, [r3, #20]
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d029      	beq.n	800eda4 <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	891b      	ldrh	r3, [r3, #8]
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d122      	bne.n	800ed9e <CircularQueue_Add+0x92>
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	681a      	ldr	r2, [r3, #0]
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	691b      	ldr	r3, [r3, #16]
 800ed60:	4413      	add	r3, r2
 800ed62:	781b      	ldrb	r3, [r3, #0]
 800ed64:	4618      	mov	r0, r3
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	681a      	ldr	r2, [r3, #0]
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	691b      	ldr	r3, [r3, #16]
 800ed6e:	1c59      	adds	r1, r3, #1
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	685b      	ldr	r3, [r3, #4]
 800ed74:	4299      	cmp	r1, r3
 800ed76:	d306      	bcc.n	800ed86 <CircularQueue_Add+0x7a>
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	6919      	ldr	r1, [r3, #16]
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	685b      	ldr	r3, [r3, #4]
 800ed80:	1acb      	subs	r3, r1, r3
 800ed82:	3301      	adds	r3, #1
 800ed84:	e002      	b.n	800ed8c <CircularQueue_Add+0x80>
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	691b      	ldr	r3, [r3, #16]
 800ed8a:	3301      	adds	r3, #1
 800ed8c:	4413      	add	r3, r2
 800ed8e:	781b      	ldrb	r3, [r3, #0]
 800ed90:	021b      	lsls	r3, r3, #8
 800ed92:	b29b      	uxth	r3, r3
 800ed94:	4403      	add	r3, r0
 800ed96:	b29b      	uxth	r3, r3
 800ed98:	3302      	adds	r3, #2
 800ed9a:	b29b      	uxth	r3, r3
 800ed9c:	e001      	b.n	800eda2 <CircularQueue_Add+0x96>
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	891b      	ldrh	r3, [r3, #8]
 800eda2:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	891b      	ldrh	r3, [r3, #8]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d002      	beq.n	800edb2 <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	891b      	ldrh	r3, [r3, #8]
 800edb0:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	691a      	ldr	r2, [r3, #16]
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	68db      	ldr	r3, [r3, #12]
 800edba:	429a      	cmp	r2, r3
 800edbc:	d307      	bcc.n	800edce <CircularQueue_Add+0xc2>
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	685a      	ldr	r2, [r3, #4]
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	6919      	ldr	r1, [r3, #16]
 800edc6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800edc8:	440b      	add	r3, r1
 800edca:	1ad3      	subs	r3, r2, r3
 800edcc:	e000      	b.n	800edd0 <CircularQueue_Add+0xc4>
 800edce:	2300      	movs	r3, #0
 800edd0:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800edd2:	88fa      	ldrh	r2, [r7, #6]
 800edd4:	7ffb      	ldrb	r3, [r7, #31]
 800edd6:	4413      	add	r3, r2
 800edd8:	461a      	mov	r2, r3
 800edda:	683b      	ldr	r3, [r7, #0]
 800eddc:	fb02 f303 	mul.w	r3, r2, r3
 800ede0:	69ba      	ldr	r2, [r7, #24]
 800ede2:	429a      	cmp	r2, r3
 800ede4:	d80b      	bhi.n	800edfe <CircularQueue_Add+0xf2>
 800ede6:	88fa      	ldrh	r2, [r7, #6]
 800ede8:	7ffb      	ldrb	r3, [r7, #31]
 800edea:	4413      	add	r3, r2
 800edec:	461a      	mov	r2, r3
 800edee:	69bb      	ldr	r3, [r7, #24]
 800edf0:	fbb3 f1f2 	udiv	r1, r3, r2
 800edf4:	fb01 f202 	mul.w	r2, r1, r2
 800edf8:	1a9b      	subs	r3, r3, r2
 800edfa:	b2db      	uxtb	r3, r3
 800edfc:	e000      	b.n	800ee00 <CircularQueue_Add+0xf4>
 800edfe:	2300      	movs	r3, #0
 800ee00:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800ee02:	7dfa      	ldrb	r2, [r7, #23]
 800ee04:	7ffb      	ldrb	r3, [r7, #31]
 800ee06:	429a      	cmp	r2, r3
 800ee08:	bf8c      	ite	hi
 800ee0a:	2301      	movhi	r3, #1
 800ee0c:	2300      	movls	r3, #0
 800ee0e:	b2db      	uxtb	r3, r3
 800ee10:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800ee12:	7fbb      	ldrb	r3, [r7, #30]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d008      	beq.n	800ee2a <CircularQueue_Add+0x11e>
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	7f1b      	ldrb	r3, [r3, #28]
 800ee1c:	f003 0301 	and.w	r3, r3, #1
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d002      	beq.n	800ee2a <CircularQueue_Add+0x11e>
 800ee24:	7dfb      	ldrb	r3, [r7, #23]
 800ee26:	b29b      	uxth	r3, r3
 800ee28:	e000      	b.n	800ee2c <CircularQueue_Add+0x120>
 800ee2a:	8bbb      	ldrh	r3, [r7, #28]
 800ee2c:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800ee2e:	7fbb      	ldrb	r3, [r7, #30]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d008      	beq.n	800ee46 <CircularQueue_Add+0x13a>
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	7f1b      	ldrb	r3, [r3, #28]
 800ee38:	f003 0302 	and.w	r3, r3, #2
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d002      	beq.n	800ee46 <CircularQueue_Add+0x13a>
 800ee40:	7ffb      	ldrb	r3, [r7, #31]
 800ee42:	b29b      	uxth	r3, r3
 800ee44:	e000      	b.n	800ee48 <CircularQueue_Add+0x13c>
 800ee46:	8bbb      	ldrh	r3, [r7, #28]
 800ee48:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800ee4a:	88fb      	ldrh	r3, [r7, #6]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	f000 817e 	beq.w	800f14e <CircularQueue_Add+0x442>
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	695a      	ldr	r2, [r3, #20]
 800ee56:	88f9      	ldrh	r1, [r7, #6]
 800ee58:	7ffb      	ldrb	r3, [r7, #31]
 800ee5a:	440b      	add	r3, r1
 800ee5c:	4619      	mov	r1, r3
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	fb01 f303 	mul.w	r3, r1, r3
 800ee64:	441a      	add	r2, r3
 800ee66:	8bbb      	ldrh	r3, [r7, #28]
 800ee68:	441a      	add	r2, r3
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	685b      	ldr	r3, [r3, #4]
 800ee6e:	429a      	cmp	r2, r3
 800ee70:	f200 816d 	bhi.w	800f14e <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800ee74:	2300      	movs	r3, #0
 800ee76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee78:	e14a      	b.n	800f110 <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	691a      	ldr	r2, [r3, #16]
 800ee7e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ee80:	441a      	add	r2, r3
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	685b      	ldr	r3, [r3, #4]
 800ee86:	429a      	cmp	r2, r3
 800ee88:	d307      	bcc.n	800ee9a <CircularQueue_Add+0x18e>
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	691a      	ldr	r2, [r3, #16]
 800ee8e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ee90:	441a      	add	r2, r3
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	685b      	ldr	r3, [r3, #4]
 800ee96:	1ad3      	subs	r3, r2, r3
 800ee98:	e003      	b.n	800eea2 <CircularQueue_Add+0x196>
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	691a      	ldr	r2, [r3, #16]
 800ee9e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800eea0:	4413      	add	r3, r2
 800eea2:	68fa      	ldr	r2, [r7, #12]
 800eea4:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	691b      	ldr	r3, [r3, #16]
 800eeaa:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	891b      	ldrh	r3, [r3, #8]
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d130      	bne.n	800ef16 <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	681a      	ldr	r2, [r3, #0]
 800eeb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eeba:	1c59      	adds	r1, r3, #1
 800eebc:	6339      	str	r1, [r7, #48]	@ 0x30
 800eebe:	4413      	add	r3, r2
 800eec0:	88fa      	ldrh	r2, [r7, #6]
 800eec2:	b2d2      	uxtb	r2, r2
 800eec4:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	685b      	ldr	r3, [r3, #4]
 800eeca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eecc:	429a      	cmp	r2, r3
 800eece:	d304      	bcc.n	800eeda <CircularQueue_Add+0x1ce>
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	685b      	ldr	r3, [r3, #4]
 800eed4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eed6:	1ad3      	subs	r3, r2, r3
 800eed8:	e000      	b.n	800eedc <CircularQueue_Add+0x1d0>
 800eeda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eedc:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800eede:	88fb      	ldrh	r3, [r7, #6]
 800eee0:	0a1b      	lsrs	r3, r3, #8
 800eee2:	b298      	uxth	r0, r3
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	681a      	ldr	r2, [r3, #0]
 800eee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eeea:	1c59      	adds	r1, r3, #1
 800eeec:	6339      	str	r1, [r7, #48]	@ 0x30
 800eeee:	4413      	add	r3, r2
 800eef0:	b2c2      	uxtb	r2, r0
 800eef2:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	685b      	ldr	r3, [r3, #4]
 800eef8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eefa:	429a      	cmp	r2, r3
 800eefc:	d304      	bcc.n	800ef08 <CircularQueue_Add+0x1fc>
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	685b      	ldr	r3, [r3, #4]
 800ef02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef04:	1ad3      	subs	r3, r2, r3
 800ef06:	e000      	b.n	800ef0a <CircularQueue_Add+0x1fe>
 800ef08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef0a:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	695b      	ldr	r3, [r3, #20]
 800ef10:	1c9a      	adds	r2, r3, #2
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800ef16:	88fa      	ldrh	r2, [r7, #6]
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	6859      	ldr	r1, [r3, #4]
 800ef1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef1e:	1acb      	subs	r3, r1, r3
 800ef20:	4293      	cmp	r3, r2
 800ef22:	bf28      	it	cs
 800ef24:	4613      	movcs	r3, r2
 800ef26:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800ef28:	88fb      	ldrh	r3, [r7, #6]
 800ef2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef2c:	429a      	cmp	r2, r3
 800ef2e:	d007      	beq.n	800ef40 <CircularQueue_Add+0x234>
 800ef30:	88fb      	ldrh	r3, [r7, #6]
 800ef32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef34:	429a      	cmp	r2, r3
 800ef36:	d225      	bcs.n	800ef84 <CircularQueue_Add+0x278>
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	7f1b      	ldrb	r3, [r3, #28]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d121      	bne.n	800ef84 <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800ef40:	68fb      	ldr	r3, [r7, #12]
 800ef42:	681a      	ldr	r2, [r3, #0]
 800ef44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef46:	18d0      	adds	r0, r2, r3
 800ef48:	88fb      	ldrh	r3, [r7, #6]
 800ef4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ef4c:	fb02 f303 	mul.w	r3, r2, r3
 800ef50:	68ba      	ldr	r2, [r7, #8]
 800ef52:	4413      	add	r3, r2
 800ef54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef56:	4619      	mov	r1, r3
 800ef58:	f004 fcdd 	bl	8013916 <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	695a      	ldr	r2, [r3, #20]
 800ef60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef62:	441a      	add	r2, r3
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800ef68:	2300      	movs	r3, #0
 800ef6a:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800ef6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef6e:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800ef70:	88fa      	ldrh	r2, [r7, #6]
 800ef72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef74:	1ad3      	subs	r3, r2, r3
 800ef76:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800ef78:	7ffb      	ldrb	r3, [r7, #31]
 800ef7a:	b29a      	uxth	r2, r3
 800ef7c:	88fb      	ldrh	r3, [r7, #6]
 800ef7e:	4413      	add	r3, r2
 800ef80:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800ef82:	e0a4      	b.n	800f0ce <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800ef84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	f000 80a1 	beq.w	800f0ce <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	7f1b      	ldrb	r3, [r3, #28]
 800ef90:	f003 0301 	and.w	r3, r3, #1
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d03a      	beq.n	800f00e <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	891b      	ldrh	r3, [r3, #8]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d10d      	bne.n	800efbc <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	681a      	ldr	r2, [r3, #0]
 800efa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efa6:	3b02      	subs	r3, #2
 800efa8:	4413      	add	r3, r2
 800efaa:	22ff      	movs	r2, #255	@ 0xff
 800efac:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	681a      	ldr	r2, [r3, #0]
 800efb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efb4:	3b01      	subs	r3, #1
 800efb6:	4413      	add	r3, r2
 800efb8:	22ff      	movs	r2, #255	@ 0xff
 800efba:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	695a      	ldr	r2, [r3, #20]
 800efc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efc2:	441a      	add	r2, r3
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800efc8:	2300      	movs	r3, #0
 800efca:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800efcc:	88fb      	ldrh	r3, [r7, #6]
 800efce:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800efd0:	2300      	movs	r3, #0
 800efd2:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	891b      	ldrh	r3, [r3, #8]
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d16f      	bne.n	800f0bc <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	681a      	ldr	r2, [r3, #0]
 800efe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efe2:	1c59      	adds	r1, r3, #1
 800efe4:	6339      	str	r1, [r7, #48]	@ 0x30
 800efe6:	4413      	add	r3, r2
 800efe8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800efea:	b2d2      	uxtb	r2, r2
 800efec:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800efee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eff0:	0a18      	lsrs	r0, r3, #8
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	681a      	ldr	r2, [r3, #0]
 800eff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eff8:	1c59      	adds	r1, r3, #1
 800effa:	6339      	str	r1, [r7, #48]	@ 0x30
 800effc:	4413      	add	r3, r2
 800effe:	b2c2      	uxtb	r2, r0
 800f000:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	695b      	ldr	r3, [r3, #20]
 800f006:	1c9a      	adds	r2, r3, #2
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	615a      	str	r2, [r3, #20]
 800f00c:	e056      	b.n	800f0bc <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	7f1b      	ldrb	r3, [r3, #28]
 800f012:	f003 0302 	and.w	r3, r3, #2
 800f016:	2b00      	cmp	r3, #0
 800f018:	d050      	beq.n	800f0bc <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	891b      	ldrh	r3, [r3, #8]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d14a      	bne.n	800f0b8 <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	681a      	ldr	r2, [r3, #0]
 800f026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f028:	3b02      	subs	r3, #2
 800f02a:	4413      	add	r3, r2
 800f02c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f02e:	b2d2      	uxtb	r2, r2
 800f030:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800f032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f034:	0a19      	lsrs	r1, r3, #8
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	681a      	ldr	r2, [r3, #0]
 800f03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f03c:	3b01      	subs	r3, #1
 800f03e:	4413      	add	r3, r2
 800f040:	b2ca      	uxtb	r2, r1
 800f042:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	681a      	ldr	r2, [r3, #0]
 800f048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f04a:	18d0      	adds	r0, r2, r3
 800f04c:	88fb      	ldrh	r3, [r7, #6]
 800f04e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f050:	fb02 f303 	mul.w	r3, r2, r3
 800f054:	68ba      	ldr	r2, [r7, #8]
 800f056:	4413      	add	r3, r2
 800f058:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f05a:	4619      	mov	r1, r3
 800f05c:	f004 fc5b 	bl	8013916 <memcpy>
             q->byteCount += NbBytesToCopy; 
 800f060:	68fb      	ldr	r3, [r7, #12]
 800f062:	695a      	ldr	r2, [r3, #20]
 800f064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f066:	441a      	add	r2, r3
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800f06c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f06e:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800f070:	88fa      	ldrh	r2, [r7, #6]
 800f072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f074:	1ad3      	subs	r3, r2, r3
 800f076:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	699b      	ldr	r3, [r3, #24]
 800f07c:	1c5a      	adds	r2, r3, #1
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800f082:	2300      	movs	r3, #0
 800f084:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	681a      	ldr	r2, [r3, #0]
 800f08a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f08c:	1c59      	adds	r1, r3, #1
 800f08e:	6339      	str	r1, [r7, #48]	@ 0x30
 800f090:	4413      	add	r3, r2
 800f092:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f094:	b2d2      	uxtb	r2, r2
 800f096:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800f098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f09a:	0a18      	lsrs	r0, r3, #8
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	681a      	ldr	r2, [r3, #0]
 800f0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0a2:	1c59      	adds	r1, r3, #1
 800f0a4:	6339      	str	r1, [r7, #48]	@ 0x30
 800f0a6:	4413      	add	r3, r2
 800f0a8:	b2c2      	uxtb	r2, r0
 800f0aa:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	695b      	ldr	r3, [r3, #20]
 800f0b0:	1c9a      	adds	r2, r3, #2
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	615a      	str	r2, [r3, #20]
 800f0b6:	e001      	b.n	800f0bc <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	e049      	b.n	800f150 <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800f0bc:	7ffb      	ldrb	r3, [r7, #31]
 800f0be:	b29a      	uxth	r2, r3
 800f0c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0c2:	b29b      	uxth	r3, r3
 800f0c4:	4413      	add	r3, r2
 800f0c6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 800f0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d015      	beq.n	800f100 <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	681a      	ldr	r2, [r3, #0]
 800f0d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0da:	18d0      	adds	r0, r2, r3
 800f0dc:	88fb      	ldrh	r3, [r7, #6]
 800f0de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f0e0:	fb03 f202 	mul.w	r2, r3, r2
 800f0e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0e6:	4413      	add	r3, r2
 800f0e8:	68ba      	ldr	r2, [r7, #8]
 800f0ea:	4413      	add	r3, r2
 800f0ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f0ee:	4619      	mov	r1, r3
 800f0f0:	f004 fc11 	bl	8013916 <memcpy>
        q->byteCount += NbBytesToCopy;
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	695a      	ldr	r2, [r3, #20]
 800f0f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0fa:	441a      	add	r2, r3
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	699b      	ldr	r3, [r3, #24]
 800f104:	1c5a      	adds	r2, r3, #1
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800f10a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f10c:	3301      	adds	r3, #1
 800f10e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f110:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f112:	683b      	ldr	r3, [r7, #0]
 800f114:	429a      	cmp	r2, r3
 800f116:	f4ff aeb0 	bcc.w	800ee7a <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	681a      	ldr	r2, [r3, #0]
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	6919      	ldr	r1, [r3, #16]
 800f122:	7ffb      	ldrb	r3, [r7, #31]
 800f124:	4419      	add	r1, r3
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	685b      	ldr	r3, [r3, #4]
 800f12a:	4299      	cmp	r1, r3
 800f12c:	d307      	bcc.n	800f13e <CircularQueue_Add+0x432>
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	6919      	ldr	r1, [r3, #16]
 800f132:	7ffb      	ldrb	r3, [r7, #31]
 800f134:	4419      	add	r1, r3
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	685b      	ldr	r3, [r3, #4]
 800f13a:	1acb      	subs	r3, r1, r3
 800f13c:	e003      	b.n	800f146 <CircularQueue_Add+0x43a>
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	6919      	ldr	r1, [r3, #16]
 800f142:	7ffb      	ldrb	r3, [r7, #31]
 800f144:	440b      	add	r3, r1
 800f146:	4413      	add	r3, r2
 800f148:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800f14a:	6a3b      	ldr	r3, [r7, #32]
 800f14c:	e000      	b.n	800f150 <CircularQueue_Add+0x444>
    return NULL;
 800f14e:	2300      	movs	r3, #0
}
 800f150:	4618      	mov	r0, r3
 800f152:	3738      	adds	r7, #56	@ 0x38
 800f154:	46bd      	mov	sp, r7
 800f156:	bd80      	pop	{r7, pc}

0800f158 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800f158:	b480      	push	{r7}
 800f15a:	b085      	sub	sp, #20
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	6078      	str	r0, [r7, #4]
 800f160:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800f162:	2300      	movs	r3, #0
 800f164:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800f166:	2300      	movs	r3, #0
 800f168:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	891b      	ldrh	r3, [r3, #8]
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d101      	bne.n	800f176 <CircularQueue_Remove+0x1e>
 800f172:	2302      	movs	r3, #2
 800f174:	e000      	b.n	800f178 <CircularQueue_Remove+0x20>
 800f176:	2300      	movs	r3, #0
 800f178:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800f17a:	2300      	movs	r3, #0
 800f17c:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	695b      	ldr	r3, [r3, #20]
 800f182:	2b00      	cmp	r3, #0
 800f184:	f000 80ca 	beq.w	800f31c <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	891b      	ldrh	r3, [r3, #8]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d120      	bne.n	800f1d2 <CircularQueue_Remove+0x7a>
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	681a      	ldr	r2, [r3, #0]
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	68db      	ldr	r3, [r3, #12]
 800f198:	4413      	add	r3, r2
 800f19a:	781b      	ldrb	r3, [r3, #0]
 800f19c:	4618      	mov	r0, r3
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	681a      	ldr	r2, [r3, #0]
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	68db      	ldr	r3, [r3, #12]
 800f1a6:	1c59      	adds	r1, r3, #1
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	685b      	ldr	r3, [r3, #4]
 800f1ac:	4299      	cmp	r1, r3
 800f1ae:	d306      	bcc.n	800f1be <CircularQueue_Remove+0x66>
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	68d9      	ldr	r1, [r3, #12]
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	685b      	ldr	r3, [r3, #4]
 800f1b8:	1acb      	subs	r3, r1, r3
 800f1ba:	3301      	adds	r3, #1
 800f1bc:	e002      	b.n	800f1c4 <CircularQueue_Remove+0x6c>
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	68db      	ldr	r3, [r3, #12]
 800f1c2:	3301      	adds	r3, #1
 800f1c4:	4413      	add	r3, r2
 800f1c6:	781b      	ldrb	r3, [r3, #0]
 800f1c8:	021b      	lsls	r3, r3, #8
 800f1ca:	b29b      	uxth	r3, r3
 800f1cc:	4403      	add	r3, r0
 800f1ce:	b29b      	uxth	r3, r3
 800f1d0:	e001      	b.n	800f1d6 <CircularQueue_Remove+0x7e>
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	891b      	ldrh	r3, [r3, #8]
 800f1d6:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	7f1b      	ldrb	r3, [r3, #28]
 800f1dc:	f003 0301 	and.w	r3, r3, #1
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	d056      	beq.n	800f292 <CircularQueue_Remove+0x13a>
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	7f1b      	ldrb	r3, [r3, #28]
 800f1e8:	f003 0302 	and.w	r3, r3, #2
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d150      	bne.n	800f292 <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800f1f0:	897b      	ldrh	r3, [r7, #10]
 800f1f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f1f6:	4293      	cmp	r3, r2
 800f1f8:	d103      	bne.n	800f202 <CircularQueue_Remove+0xaa>
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	891b      	ldrh	r3, [r3, #8]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d012      	beq.n	800f228 <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	68da      	ldr	r2, [r3, #12]
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800f20a:	429a      	cmp	r2, r3
 800f20c:	d941      	bls.n	800f292 <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	891b      	ldrh	r3, [r3, #8]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d03d      	beq.n	800f292 <CircularQueue_Remove+0x13a>
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	685a      	ldr	r2, [r3, #4]
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	68db      	ldr	r3, [r3, #12]
 800f21e:	1ad3      	subs	r3, r2, r3
 800f220:	687a      	ldr	r2, [r7, #4]
 800f222:	8912      	ldrh	r2, [r2, #8]
 800f224:	4293      	cmp	r3, r2
 800f226:	d234      	bcs.n	800f292 <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	695a      	ldr	r2, [r3, #20]
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	68d9      	ldr	r1, [r3, #12]
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	685b      	ldr	r3, [r3, #4]
 800f234:	1acb      	subs	r3, r1, r3
 800f236:	441a      	add	r2, r3
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	2200      	movs	r2, #0
 800f240:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	891b      	ldrh	r3, [r3, #8]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d120      	bne.n	800f28c <CircularQueue_Remove+0x134>
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	681a      	ldr	r2, [r3, #0]
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	68db      	ldr	r3, [r3, #12]
 800f252:	4413      	add	r3, r2
 800f254:	781b      	ldrb	r3, [r3, #0]
 800f256:	4618      	mov	r0, r3
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	681a      	ldr	r2, [r3, #0]
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	68db      	ldr	r3, [r3, #12]
 800f260:	1c59      	adds	r1, r3, #1
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	685b      	ldr	r3, [r3, #4]
 800f266:	4299      	cmp	r1, r3
 800f268:	d306      	bcc.n	800f278 <CircularQueue_Remove+0x120>
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	68d9      	ldr	r1, [r3, #12]
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	685b      	ldr	r3, [r3, #4]
 800f272:	1acb      	subs	r3, r1, r3
 800f274:	3301      	adds	r3, #1
 800f276:	e002      	b.n	800f27e <CircularQueue_Remove+0x126>
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	68db      	ldr	r3, [r3, #12]
 800f27c:	3301      	adds	r3, #1
 800f27e:	4413      	add	r3, r2
 800f280:	781b      	ldrb	r3, [r3, #0]
 800f282:	021b      	lsls	r3, r3, #8
 800f284:	b29b      	uxth	r3, r3
 800f286:	4403      	add	r3, r0
 800f288:	b29b      	uxth	r3, r3
 800f28a:	e001      	b.n	800f290 <CircularQueue_Remove+0x138>
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	891b      	ldrh	r3, [r3, #8]
 800f290:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	681a      	ldr	r2, [r3, #0]
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	68d9      	ldr	r1, [r3, #12]
 800f29a:	7a7b      	ldrb	r3, [r7, #9]
 800f29c:	4419      	add	r1, r3
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	685b      	ldr	r3, [r3, #4]
 800f2a2:	4299      	cmp	r1, r3
 800f2a4:	d307      	bcc.n	800f2b6 <CircularQueue_Remove+0x15e>
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	68d9      	ldr	r1, [r3, #12]
 800f2aa:	7a7b      	ldrb	r3, [r7, #9]
 800f2ac:	4419      	add	r1, r3
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	685b      	ldr	r3, [r3, #4]
 800f2b2:	1acb      	subs	r3, r1, r3
 800f2b4:	e003      	b.n	800f2be <CircularQueue_Remove+0x166>
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	68d9      	ldr	r1, [r3, #12]
 800f2ba:	7a7b      	ldrb	r3, [r7, #9]
 800f2bc:	440b      	add	r3, r1
 800f2be:	4413      	add	r3, r2
 800f2c0:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	695b      	ldr	r3, [r3, #20]
 800f2c6:	8979      	ldrh	r1, [r7, #10]
 800f2c8:	7a7a      	ldrb	r2, [r7, #9]
 800f2ca:	440a      	add	r2, r1
 800f2cc:	1a9a      	subs	r2, r3, r2
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	695b      	ldr	r3, [r3, #20]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d01b      	beq.n	800f312 <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	68da      	ldr	r2, [r3, #12]
 800f2de:	897b      	ldrh	r3, [r7, #10]
 800f2e0:	441a      	add	r2, r3
 800f2e2:	7a7b      	ldrb	r3, [r7, #9]
 800f2e4:	441a      	add	r2, r3
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	685b      	ldr	r3, [r3, #4]
 800f2ea:	429a      	cmp	r2, r3
 800f2ec:	d309      	bcc.n	800f302 <CircularQueue_Remove+0x1aa>
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	68da      	ldr	r2, [r3, #12]
 800f2f2:	897b      	ldrh	r3, [r7, #10]
 800f2f4:	441a      	add	r2, r3
 800f2f6:	7a7b      	ldrb	r3, [r7, #9]
 800f2f8:	441a      	add	r2, r3
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	685b      	ldr	r3, [r3, #4]
 800f2fe:	1ad3      	subs	r3, r2, r3
 800f300:	e005      	b.n	800f30e <CircularQueue_Remove+0x1b6>
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	68da      	ldr	r2, [r3, #12]
 800f306:	897b      	ldrh	r3, [r7, #10]
 800f308:	441a      	add	r2, r3
 800f30a:	7a7b      	ldrb	r3, [r7, #9]
 800f30c:	4413      	add	r3, r2
 800f30e:	687a      	ldr	r2, [r7, #4]
 800f310:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	699b      	ldr	r3, [r3, #24]
 800f316:	1e5a      	subs	r2, r3, #1
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800f31c:	683b      	ldr	r3, [r7, #0]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d002      	beq.n	800f328 <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 800f322:	683b      	ldr	r3, [r7, #0]
 800f324:	897a      	ldrh	r2, [r7, #10]
 800f326:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800f328:	68fb      	ldr	r3, [r7, #12]
}
 800f32a:	4618      	mov	r0, r3
 800f32c:	3714      	adds	r7, #20
 800f32e:	46bd      	mov	sp, r7
 800f330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f334:	4770      	bx	lr

0800f336 <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800f336:	b480      	push	{r7}
 800f338:	b087      	sub	sp, #28
 800f33a:	af00      	add	r7, sp, #0
 800f33c:	6078      	str	r0, [r7, #4]
 800f33e:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800f340:	2300      	movs	r3, #0
 800f342:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800f344:	2300      	movs	r3, #0
 800f346:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	891b      	ldrh	r3, [r3, #8]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d101      	bne.n	800f354 <CircularQueue_Sense+0x1e>
 800f350:	2302      	movs	r3, #2
 800f352:	e000      	b.n	800f356 <CircularQueue_Sense+0x20>
 800f354:	2300      	movs	r3, #0
 800f356:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800f358:	2300      	movs	r3, #0
 800f35a:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800f35c:	2300      	movs	r3, #0
 800f35e:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	695b      	ldr	r3, [r3, #20]
 800f364:	2b00      	cmp	r3, #0
 800f366:	f000 808e 	beq.w	800f486 <CircularQueue_Sense+0x150>
  {
    FirstElemetPos = q->first;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	68db      	ldr	r3, [r3, #12]
 800f36e:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	891b      	ldrh	r3, [r3, #8]
 800f374:	2b00      	cmp	r3, #0
 800f376:	d120      	bne.n	800f3ba <CircularQueue_Sense+0x84>
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681a      	ldr	r2, [r3, #0]
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	68db      	ldr	r3, [r3, #12]
 800f380:	4413      	add	r3, r2
 800f382:	781b      	ldrb	r3, [r3, #0]
 800f384:	4618      	mov	r0, r3
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	681a      	ldr	r2, [r3, #0]
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	68db      	ldr	r3, [r3, #12]
 800f38e:	1c59      	adds	r1, r3, #1
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	685b      	ldr	r3, [r3, #4]
 800f394:	4299      	cmp	r1, r3
 800f396:	d306      	bcc.n	800f3a6 <CircularQueue_Sense+0x70>
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	68d9      	ldr	r1, [r3, #12]
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	685b      	ldr	r3, [r3, #4]
 800f3a0:	1acb      	subs	r3, r1, r3
 800f3a2:	3301      	adds	r3, #1
 800f3a4:	e002      	b.n	800f3ac <CircularQueue_Sense+0x76>
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	68db      	ldr	r3, [r3, #12]
 800f3aa:	3301      	adds	r3, #1
 800f3ac:	4413      	add	r3, r2
 800f3ae:	781b      	ldrb	r3, [r3, #0]
 800f3b0:	021b      	lsls	r3, r3, #8
 800f3b2:	b29b      	uxth	r3, r3
 800f3b4:	4403      	add	r3, r0
 800f3b6:	b29b      	uxth	r3, r3
 800f3b8:	e001      	b.n	800f3be <CircularQueue_Sense+0x88>
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	891b      	ldrh	r3, [r3, #8]
 800f3be:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	7f1b      	ldrb	r3, [r3, #28]
 800f3c4:	f003 0301 	and.w	r3, r3, #1
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d047      	beq.n	800f45c <CircularQueue_Sense+0x126>
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	7f1b      	ldrb	r3, [r3, #28]
 800f3d0:	f003 0302 	and.w	r3, r3, #2
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d141      	bne.n	800f45c <CircularQueue_Sense+0x126>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800f3d8:	8a7b      	ldrh	r3, [r7, #18]
 800f3da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f3de:	4293      	cmp	r3, r2
 800f3e0:	d103      	bne.n	800f3ea <CircularQueue_Sense+0xb4>
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	891b      	ldrh	r3, [r3, #8]
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d012      	beq.n	800f410 <CircularQueue_Sense+0xda>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	68da      	ldr	r2, [r3, #12]
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800f3f2:	429a      	cmp	r2, r3
 800f3f4:	d932      	bls.n	800f45c <CircularQueue_Sense+0x126>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	891b      	ldrh	r3, [r3, #8]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d02e      	beq.n	800f45c <CircularQueue_Sense+0x126>
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	685a      	ldr	r2, [r3, #4]
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	68db      	ldr	r3, [r3, #12]
 800f406:	1ad3      	subs	r3, r2, r3
 800f408:	687a      	ldr	r2, [r7, #4]
 800f40a:	8912      	ldrh	r2, [r2, #8]
 800f40c:	4293      	cmp	r3, r2
 800f40e:	d225      	bcs.n	800f45c <CircularQueue_Sense+0x126>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800f410:	2300      	movs	r3, #0
 800f412:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	891b      	ldrh	r3, [r3, #8]
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d11c      	bne.n	800f456 <CircularQueue_Sense+0x120>
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	681a      	ldr	r2, [r3, #0]
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	4413      	add	r3, r2
 800f424:	781b      	ldrb	r3, [r3, #0]
 800f426:	4618      	mov	r0, r3
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	681a      	ldr	r2, [r3, #0]
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	1c59      	adds	r1, r3, #1
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	685b      	ldr	r3, [r3, #4]
 800f434:	4299      	cmp	r1, r3
 800f436:	d305      	bcc.n	800f444 <CircularQueue_Sense+0x10e>
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	685b      	ldr	r3, [r3, #4]
 800f43c:	68f9      	ldr	r1, [r7, #12]
 800f43e:	1acb      	subs	r3, r1, r3
 800f440:	3301      	adds	r3, #1
 800f442:	e001      	b.n	800f448 <CircularQueue_Sense+0x112>
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	3301      	adds	r3, #1
 800f448:	4413      	add	r3, r2
 800f44a:	781b      	ldrb	r3, [r3, #0]
 800f44c:	021b      	lsls	r3, r3, #8
 800f44e:	b29b      	uxth	r3, r3
 800f450:	4403      	add	r3, r0
 800f452:	b29b      	uxth	r3, r3
 800f454:	e001      	b.n	800f45a <CircularQueue_Sense+0x124>
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	891b      	ldrh	r3, [r3, #8]
 800f45a:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681a      	ldr	r2, [r3, #0]
 800f460:	7af9      	ldrb	r1, [r7, #11]
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	4419      	add	r1, r3
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	685b      	ldr	r3, [r3, #4]
 800f46a:	4299      	cmp	r1, r3
 800f46c:	d306      	bcc.n	800f47c <CircularQueue_Sense+0x146>
 800f46e:	7af9      	ldrb	r1, [r7, #11]
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	4419      	add	r1, r3
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	685b      	ldr	r3, [r3, #4]
 800f478:	1acb      	subs	r3, r1, r3
 800f47a:	e002      	b.n	800f482 <CircularQueue_Sense+0x14c>
 800f47c:	7af9      	ldrb	r1, [r7, #11]
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	440b      	add	r3, r1
 800f482:	4413      	add	r3, r2
 800f484:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800f486:	683b      	ldr	r3, [r7, #0]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d002      	beq.n	800f492 <CircularQueue_Sense+0x15c>
  {
    *elementSize = eltSize;
 800f48c:	683b      	ldr	r3, [r7, #0]
 800f48e:	8a7a      	ldrh	r2, [r7, #18]
 800f490:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800f492:	697b      	ldr	r3, [r7, #20]
}
 800f494:	4618      	mov	r0, r3
 800f496:	371c      	adds	r7, #28
 800f498:	46bd      	mov	sp, r7
 800f49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f49e:	4770      	bx	lr

0800f4a0 <zb_ipc_m4_memcpy2>:
/* ST: Don't use built-in memcpy. "Unfortunately when full size optimization is enabled on
 * M4 side, IAR maps memcpy to aeaby_memcpy4 instead of aeabi_memcpy which allows
 * unaligned memcpy." */
static void
zb_ipc_m4_memcpy2(void *dst, void *src, unsigned int len)
{
 800f4a0:	b480      	push	{r7}
 800f4a2:	b087      	sub	sp, #28
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	60f8      	str	r0, [r7, #12]
 800f4a8:	60b9      	str	r1, [r7, #8]
 800f4aa:	607a      	str	r2, [r7, #4]
    unsigned int i;

    for (i = 0; i < len; i++) {
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	617b      	str	r3, [r7, #20]
 800f4b0:	e00a      	b.n	800f4c8 <zb_ipc_m4_memcpy2+0x28>
        ((uint8_t *)dst)[i] = ((uint8_t *)src)[i];
 800f4b2:	68ba      	ldr	r2, [r7, #8]
 800f4b4:	697b      	ldr	r3, [r7, #20]
 800f4b6:	441a      	add	r2, r3
 800f4b8:	68f9      	ldr	r1, [r7, #12]
 800f4ba:	697b      	ldr	r3, [r7, #20]
 800f4bc:	440b      	add	r3, r1
 800f4be:	7812      	ldrb	r2, [r2, #0]
 800f4c0:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < len; i++) {
 800f4c2:	697b      	ldr	r3, [r7, #20]
 800f4c4:	3301      	adds	r3, #1
 800f4c6:	617b      	str	r3, [r7, #20]
 800f4c8:	697a      	ldr	r2, [r7, #20]
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	429a      	cmp	r2, r3
 800f4ce:	d3f0      	bcc.n	800f4b2 <zb_ipc_m4_memcpy2+0x12>
    }
}
 800f4d0:	bf00      	nop
 800f4d2:	bf00      	nop
 800f4d4:	371c      	adds	r7, #28
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4dc:	4770      	bx	lr

0800f4de <zb_ipc_m4_cb_info_alloc>:
    ZbSetLogging(zb_ipc_globals.zb, mask, func);
}

static struct zb_ipc_m4_cb_info_t *
zb_ipc_m4_cb_info_alloc(void *callback, void *arg)
{
 800f4de:	b580      	push	{r7, lr}
 800f4e0:	b084      	sub	sp, #16
 800f4e2:	af00      	add	r7, sp, #0
 800f4e4:	6078      	str	r0, [r7, #4]
 800f4e6:	6039      	str	r1, [r7, #0]
    struct zb_ipc_m4_cb_info_t *info;

    info = malloc(sizeof(struct zb_ipc_m4_cb_info_t));
 800f4e8:	200c      	movs	r0, #12
 800f4ea:	f003 fefd 	bl	80132e8 <malloc>
 800f4ee:	4603      	mov	r3, r0
 800f4f0:	60fb      	str	r3, [r7, #12]
    if (info != NULL) {
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d00a      	beq.n	800f50e <zb_ipc_m4_cb_info_alloc+0x30>
        memset(info, 0, sizeof(struct zb_ipc_m4_cb_info_t));
 800f4f8:	220c      	movs	r2, #12
 800f4fa:	2100      	movs	r1, #0
 800f4fc:	68f8      	ldr	r0, [r7, #12]
 800f4fe:	f004 f96f 	bl	80137e0 <memset>
        info->callback = callback;
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	687a      	ldr	r2, [r7, #4]
 800f506:	601a      	str	r2, [r3, #0]
        info->arg = arg;
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	683a      	ldr	r2, [r7, #0]
 800f50c:	605a      	str	r2, [r3, #4]
    }
    return info;
 800f50e:	68fb      	ldr	r3, [r7, #12]
}
 800f510:	4618      	mov	r0, r3
 800f512:	3710      	adds	r7, #16
 800f514:	46bd      	mov	sp, r7
 800f516:	bd80      	pop	{r7, pc}

0800f518 <zb_ipc_m4_cb_info_free>:

static void
zb_ipc_m4_cb_info_free(struct zb_ipc_m4_cb_info_t *info)
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	b082      	sub	sp, #8
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	6078      	str	r0, [r7, #4]
    free(info);
 800f520:	6878      	ldr	r0, [r7, #4]
 800f522:	f003 fee9 	bl	80132f8 <free>
}
 800f526:	bf00      	nop
 800f528:	3708      	adds	r7, #8
 800f52a:	46bd      	mov	sp, r7
 800f52c:	bd80      	pop	{r7, pc}
	...

0800f530 <zb_ipc_m4_get_retval>:

static uint32_t
zb_ipc_m4_get_retval(void)
{
 800f530:	b580      	push	{r7, lr}
 800f532:	b082      	sub	sp, #8
 800f534:	af00      	add	r7, sp, #0
    Zigbee_Cmd_Request_t *ipcc_req;
    uint32_t retval;

    ipcc_req = ZIGBEE_Get_OTCmdRspPayloadBuffer();
 800f536:	f002 ff43 	bl	80123c0 <ZIGBEE_Get_OTCmdRspPayloadBuffer>
 800f53a:	6078      	str	r0, [r7, #4]
    assert(ipcc_req->Size == 1);
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	685b      	ldr	r3, [r3, #4]
 800f540:	2b01      	cmp	r3, #1
 800f542:	d006      	beq.n	800f552 <zb_ipc_m4_get_retval+0x22>
 800f544:	4b09      	ldr	r3, [pc, #36]	@ (800f56c <zb_ipc_m4_get_retval+0x3c>)
 800f546:	4a0a      	ldr	r2, [pc, #40]	@ (800f570 <zb_ipc_m4_get_retval+0x40>)
 800f548:	f240 1153 	movw	r1, #339	@ 0x153
 800f54c:	4809      	ldr	r0, [pc, #36]	@ (800f574 <zb_ipc_m4_get_retval+0x44>)
 800f54e:	f003 fead 	bl	80132ac <__assert_func>
    zb_ipc_m4_memcpy2(&retval, (void *)&ipcc_req->Data[0], 4);
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	f103 0108 	add.w	r1, r3, #8
 800f558:	463b      	mov	r3, r7
 800f55a:	2204      	movs	r2, #4
 800f55c:	4618      	mov	r0, r3
 800f55e:	f7ff ff9f 	bl	800f4a0 <zb_ipc_m4_memcpy2>
    return retval;
 800f562:	683b      	ldr	r3, [r7, #0]
}
 800f564:	4618      	mov	r0, r3
 800f566:	3708      	adds	r7, #8
 800f568:	46bd      	mov	sp, r7
 800f56a:	bd80      	pop	{r7, pc}
 800f56c:	080147a8 	.word	0x080147a8
 800f570:	08014eec 	.word	0x08014eec
 800f574:	080147bc 	.word	0x080147bc

0800f578 <ZbInit>:
    return ZB_HEAP_MAX_ALLOC;
}

struct ZigBeeT *
ZbInit(uint64_t extAddr, struct ZbInitTblSizesT *tblSizes, struct ZbInitSetLoggingT *setLogging)
{
 800f578:	b580      	push	{r7, lr}
 800f57a:	b086      	sub	sp, #24
 800f57c:	af00      	add	r7, sp, #0
 800f57e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800f582:	607a      	str	r2, [r7, #4]
 800f584:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;

    if (zb_ipc_globals.zb != NULL) {
 800f586:	4b25      	ldr	r3, [pc, #148]	@ (800f61c <ZbInit+0xa4>)
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d001      	beq.n	800f592 <ZbInit+0x1a>
        return NULL;
 800f58e:	2300      	movs	r3, #0
 800f590:	e03f      	b.n	800f612 <ZbInit+0x9a>
    }
    Pre_ZigbeeCmdProcessing();
 800f592:	f002 ff77 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800f596:	f002 ff07 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800f59a:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZB_INIT;
 800f59c:	697b      	ldr	r3, [r7, #20]
 800f59e:	2200      	movs	r2, #0
 800f5a0:	f042 020a 	orr.w	r2, r2, #10
 800f5a4:	701a      	strb	r2, [r3, #0]
 800f5a6:	2200      	movs	r2, #0
 800f5a8:	705a      	strb	r2, [r3, #1]
 800f5aa:	2200      	movs	r2, #0
 800f5ac:	709a      	strb	r2, [r3, #2]
 800f5ae:	2200      	movs	r2, #0
 800f5b0:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 4;
 800f5b2:	697b      	ldr	r3, [r7, #20]
 800f5b4:	2200      	movs	r2, #0
 800f5b6:	f042 0204 	orr.w	r2, r2, #4
 800f5ba:	711a      	strb	r2, [r3, #4]
 800f5bc:	2200      	movs	r2, #0
 800f5be:	715a      	strb	r2, [r3, #5]
 800f5c0:	2200      	movs	r2, #0
 800f5c2:	719a      	strb	r2, [r3, #6]
 800f5c4:	2200      	movs	r2, #0
 800f5c6:	71da      	strb	r2, [r3, #7]
    zb_ipc_m4_memcpy2((void *)&ipcc_req->Data[0], &extAddr, 8);
 800f5c8:	697b      	ldr	r3, [r7, #20]
 800f5ca:	3308      	adds	r3, #8
 800f5cc:	f107 0108 	add.w	r1, r7, #8
 800f5d0:	2208      	movs	r2, #8
 800f5d2:	4618      	mov	r0, r3
 800f5d4:	f7ff ff64 	bl	800f4a0 <zb_ipc_m4_memcpy2>
    ipcc_req->Data[2] = (uint32_t)tblSizes;
 800f5d8:	687a      	ldr	r2, [r7, #4]
 800f5da:	697b      	ldr	r3, [r7, #20]
 800f5dc:	611a      	str	r2, [r3, #16]
    ipcc_req->Data[3] = (uint32_t)setLogging;
 800f5de:	683a      	ldr	r2, [r7, #0]
 800f5e0:	697b      	ldr	r3, [r7, #20]
 800f5e2:	615a      	str	r2, [r3, #20]
    ZIGBEE_CmdTransfer();
 800f5e4:	f002 ff10 	bl	8012408 <ZIGBEE_CmdTransfer>
    zb_ipc_globals.zb = (struct ZigBeeT *)zb_ipc_m4_get_retval();
 800f5e8:	f7ff ffa2 	bl	800f530 <zb_ipc_m4_get_retval>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	461a      	mov	r2, r3
 800f5f0:	4b0a      	ldr	r3, [pc, #40]	@ (800f61c <ZbInit+0xa4>)
 800f5f2:	601a      	str	r2, [r3, #0]
    Post_ZigbeeCmdProcessing();
 800f5f4:	f7ff f9b4 	bl	800e960 <Post_ZigbeeCmdProcessing>
    if (setLogging != NULL) {
 800f5f8:	683b      	ldr	r3, [r7, #0]
 800f5fa:	2b00      	cmp	r3, #0
 800f5fc:	d007      	beq.n	800f60e <ZbInit+0x96>
        /* Save the log mask */
        zb_ipc_globals.log_cb = setLogging->func;
 800f5fe:	683b      	ldr	r3, [r7, #0]
 800f600:	685b      	ldr	r3, [r3, #4]
 800f602:	4a06      	ldr	r2, [pc, #24]	@ (800f61c <ZbInit+0xa4>)
 800f604:	6053      	str	r3, [r2, #4]
        zb_ipc_globals.log_mask = setLogging->mask;
 800f606:	683b      	ldr	r3, [r7, #0]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	4a04      	ldr	r2, [pc, #16]	@ (800f61c <ZbInit+0xa4>)
 800f60c:	6093      	str	r3, [r2, #8]
    }
    return zb_ipc_globals.zb;
 800f60e:	4b03      	ldr	r3, [pc, #12]	@ (800f61c <ZbInit+0xa4>)
 800f610:	681b      	ldr	r3, [r3, #0]
}
 800f612:	4618      	mov	r0, r3
 800f614:	3718      	adds	r7, #24
 800f616:	46bd      	mov	sp, r7
 800f618:	bd80      	pop	{r7, pc}
 800f61a:	bf00      	nop
 800f61c:	200013e4 	.word	0x200013e4

0800f620 <ZbSetLogging>:
}

void
ZbSetLogging(struct ZigBeeT *zb, uint32_t mask,
    void (*func)(struct ZigBeeT *zb, uint32_t mask, const char *hdr, const char *fmt, va_list argptr))
{
 800f620:	b580      	push	{r7, lr}
 800f622:	b086      	sub	sp, #24
 800f624:	af00      	add	r7, sp, #0
 800f626:	60f8      	str	r0, [r7, #12]
 800f628:	60b9      	str	r1, [r7, #8]
 800f62a:	607a      	str	r2, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 800f62c:	f002 ff2a 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800f630:	f002 feba 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800f634:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_LOG_CONFIG;
 800f636:	697b      	ldr	r3, [r7, #20]
 800f638:	2200      	movs	r2, #0
 800f63a:	f042 0213 	orr.w	r2, r2, #19
 800f63e:	701a      	strb	r2, [r3, #0]
 800f640:	2200      	movs	r2, #0
 800f642:	705a      	strb	r2, [r3, #1]
 800f644:	2200      	movs	r2, #0
 800f646:	709a      	strb	r2, [r3, #2]
 800f648:	2200      	movs	r2, #0
 800f64a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800f64c:	697b      	ldr	r3, [r7, #20]
 800f64e:	2200      	movs	r2, #0
 800f650:	f042 0202 	orr.w	r2, r2, #2
 800f654:	711a      	strb	r2, [r3, #4]
 800f656:	2200      	movs	r2, #0
 800f658:	715a      	strb	r2, [r3, #5]
 800f65a:	2200      	movs	r2, #0
 800f65c:	719a      	strb	r2, [r3, #6]
 800f65e:	2200      	movs	r2, #0
 800f660:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = mask;
 800f662:	697b      	ldr	r3, [r7, #20]
 800f664:	68ba      	ldr	r2, [r7, #8]
 800f666:	609a      	str	r2, [r3, #8]
    /* Ignore the 'func' argument. Only use zb_ipc_globals.log_enable to determine if we want
     * log messages from the M4. If zb_ipc_globals.log_func != NULL, M0 sends log messages
     * over IPCC. */
    ipcc_req->Data[1] = (zb_ipc_globals.log_enable || (func != NULL)) ? 1U : 0U;
 800f668:	4b0c      	ldr	r3, [pc, #48]	@ (800f69c <ZbSetLogging+0x7c>)
 800f66a:	7b1b      	ldrb	r3, [r3, #12]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d102      	bne.n	800f676 <ZbSetLogging+0x56>
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d001      	beq.n	800f67a <ZbSetLogging+0x5a>
 800f676:	2201      	movs	r2, #1
 800f678:	e000      	b.n	800f67c <ZbSetLogging+0x5c>
 800f67a:	2200      	movs	r2, #0
 800f67c:	697b      	ldr	r3, [r7, #20]
 800f67e:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800f680:	f002 fec2 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800f684:	f7ff f96c 	bl	800e960 <Post_ZigbeeCmdProcessing>
    /* Save the log mask */
    zb_ipc_globals.log_cb = func;
 800f688:	4a04      	ldr	r2, [pc, #16]	@ (800f69c <ZbSetLogging+0x7c>)
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	6053      	str	r3, [r2, #4]
    zb_ipc_globals.log_mask = mask;
 800f68e:	4a03      	ldr	r2, [pc, #12]	@ (800f69c <ZbSetLogging+0x7c>)
 800f690:	68bb      	ldr	r3, [r7, #8]
 800f692:	6093      	str	r3, [r2, #8]
}
 800f694:	bf00      	nop
 800f696:	3718      	adds	r7, #24
 800f698:	46bd      	mov	sp, r7
 800f69a:	bd80      	pop	{r7, pc}
 800f69c:	200013e4 	.word	0x200013e4

0800f6a0 <ZbExtendedAddress>:
    }
}

uint64_t
ZbExtendedAddress(struct ZigBeeT *zb)
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b086      	sub	sp, #24
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    uint64_t ext_addr = 0U;
 800f6a8:	f04f 0200 	mov.w	r2, #0
 800f6ac:	f04f 0300 	mov.w	r3, #0
 800f6b0:	e9c7 2302 	strd	r2, r3, [r7, #8]

    Pre_ZigbeeCmdProcessing();
 800f6b4:	f002 fee6 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800f6b8:	f002 fe76 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800f6bc:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_EXTADDR_GET;
 800f6be:	697b      	ldr	r3, [r7, #20]
 800f6c0:	2200      	movs	r2, #0
 800f6c2:	f042 020e 	orr.w	r2, r2, #14
 800f6c6:	701a      	strb	r2, [r3, #0]
 800f6c8:	2200      	movs	r2, #0
 800f6ca:	705a      	strb	r2, [r3, #1]
 800f6cc:	2200      	movs	r2, #0
 800f6ce:	709a      	strb	r2, [r3, #2]
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 0;
 800f6d4:	697b      	ldr	r3, [r7, #20]
 800f6d6:	2200      	movs	r2, #0
 800f6d8:	711a      	strb	r2, [r3, #4]
 800f6da:	2200      	movs	r2, #0
 800f6dc:	715a      	strb	r2, [r3, #5]
 800f6de:	2200      	movs	r2, #0
 800f6e0:	719a      	strb	r2, [r3, #6]
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	71da      	strb	r2, [r3, #7]
    ZIGBEE_CmdTransfer();
 800f6e6:	f002 fe8f 	bl	8012408 <ZIGBEE_CmdTransfer>
    ipcc_req = ZIGBEE_Get_OTCmdRspPayloadBuffer();
 800f6ea:	f002 fe69 	bl	80123c0 <ZIGBEE_Get_OTCmdRspPayloadBuffer>
 800f6ee:	6178      	str	r0, [r7, #20]
    assert(ipcc_req->Size == 2);
 800f6f0:	697b      	ldr	r3, [r7, #20]
 800f6f2:	685b      	ldr	r3, [r3, #4]
 800f6f4:	2b02      	cmp	r3, #2
 800f6f6:	d006      	beq.n	800f706 <ZbExtendedAddress+0x66>
 800f6f8:	4b0c      	ldr	r3, [pc, #48]	@ (800f72c <ZbExtendedAddress+0x8c>)
 800f6fa:	4a0d      	ldr	r2, [pc, #52]	@ (800f730 <ZbExtendedAddress+0x90>)
 800f6fc:	f240 11cf 	movw	r1, #463	@ 0x1cf
 800f700:	480c      	ldr	r0, [pc, #48]	@ (800f734 <ZbExtendedAddress+0x94>)
 800f702:	f003 fdd3 	bl	80132ac <__assert_func>
    zb_ipc_m4_memcpy2(&ext_addr, &ipcc_req->Data, 8);
 800f706:	697b      	ldr	r3, [r7, #20]
 800f708:	f103 0108 	add.w	r1, r3, #8
 800f70c:	f107 0308 	add.w	r3, r7, #8
 800f710:	2208      	movs	r2, #8
 800f712:	4618      	mov	r0, r3
 800f714:	f7ff fec4 	bl	800f4a0 <zb_ipc_m4_memcpy2>
    Post_ZigbeeCmdProcessing();
 800f718:	f7ff f922 	bl	800e960 <Post_ZigbeeCmdProcessing>
    return ext_addr;
 800f71c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 800f720:	4610      	mov	r0, r2
 800f722:	4619      	mov	r1, r3
 800f724:	3718      	adds	r7, #24
 800f726:	46bd      	mov	sp, r7
 800f728:	bd80      	pop	{r7, pc}
 800f72a:	bf00      	nop
 800f72c:	080147fc 	.word	0x080147fc
 800f730:	08014f04 	.word	0x08014f04
 800f734:	080147bc 	.word	0x080147bc

0800f738 <ZbShortAddress>:

uint16_t
ZbShortAddress(struct ZigBeeT *zb)
{
 800f738:	b580      	push	{r7, lr}
 800f73a:	b084      	sub	sp, #16
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	6078      	str	r0, [r7, #4]
    uint16_t nwkAddr = 0U;
 800f740:	2300      	movs	r3, #0
 800f742:	81fb      	strh	r3, [r7, #14]

    (void)ZbNwkGet(zb, ZB_NWK_NIB_ID_NetworkAddress, &nwkAddr, sizeof(nwkAddr));
 800f744:	f107 020e 	add.w	r2, r7, #14
 800f748:	2302      	movs	r3, #2
 800f74a:	2196      	movs	r1, #150	@ 0x96
 800f74c:	6878      	ldr	r0, [r7, #4]
 800f74e:	f000 fc1d 	bl	800ff8c <ZbNwkGet>
    return nwkAddr;
 800f752:	89fb      	ldrh	r3, [r7, #14]
}
 800f754:	4618      	mov	r0, r3
 800f756:	3710      	adds	r7, #16
 800f758:	46bd      	mov	sp, r7
 800f75a:	bd80      	pop	{r7, pc}

0800f75c <ZbStartupConfigGetProDefaults>:
    Post_ZigbeeCmdProcessing();
}

void
ZbStartupConfigGetProDefaults(struct ZbStartupT *configPtr)
{
 800f75c:	b580      	push	{r7, lr}
 800f75e:	b084      	sub	sp, #16
 800f760:	af00      	add	r7, sp, #0
 800f762:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 800f764:	f002 fe8e 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800f768:	f002 fe1e 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800f76c:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_STARTUP_GET_CFG;
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	2200      	movs	r2, #0
 800f772:	f042 021b 	orr.w	r2, r2, #27
 800f776:	701a      	strb	r2, [r3, #0]
 800f778:	2200      	movs	r2, #0
 800f77a:	705a      	strb	r2, [r3, #1]
 800f77c:	2200      	movs	r2, #0
 800f77e:	709a      	strb	r2, [r3, #2]
 800f780:	2200      	movs	r2, #0
 800f782:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	2200      	movs	r2, #0
 800f788:	f042 0201 	orr.w	r2, r2, #1
 800f78c:	711a      	strb	r2, [r3, #4]
 800f78e:	2200      	movs	r2, #0
 800f790:	715a      	strb	r2, [r3, #5]
 800f792:	2200      	movs	r2, #0
 800f794:	719a      	strb	r2, [r3, #6]
 800f796:	2200      	movs	r2, #0
 800f798:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)configPtr;
 800f79a:	687a      	ldr	r2, [r7, #4]
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 800f7a0:	f002 fe32 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800f7a4:	f7ff f8dc 	bl	800e960 <Post_ZigbeeCmdProcessing>
}
 800f7a8:	bf00      	nop
 800f7aa:	3710      	adds	r7, #16
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	bd80      	pop	{r7, pc}

0800f7b0 <ZbStartup>:
}

enum ZbStatusCodeT
ZbStartup(struct ZigBeeT *zb, struct ZbStartupT *configPtr,
    void (*callback)(enum ZbStatusCodeT status, void *cb_arg), void *arg)
{
 800f7b0:	b580      	push	{r7, lr}
 800f7b2:	b088      	sub	sp, #32
 800f7b4:	af00      	add	r7, sp, #0
 800f7b6:	60f8      	str	r0, [r7, #12]
 800f7b8:	60b9      	str	r1, [r7, #8]
 800f7ba:	607a      	str	r2, [r7, #4]
 800f7bc:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct zb_ipc_m4_cb_info_t *info;
    enum ZbStatusCodeT status;

    info = zb_ipc_m4_cb_info_alloc((void *)callback, arg);
 800f7be:	6839      	ldr	r1, [r7, #0]
 800f7c0:	6878      	ldr	r0, [r7, #4]
 800f7c2:	f7ff fe8c 	bl	800f4de <zb_ipc_m4_cb_info_alloc>
 800f7c6:	61f8      	str	r0, [r7, #28]
    if (info == NULL) {
 800f7c8:	69fb      	ldr	r3, [r7, #28]
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d101      	bne.n	800f7d2 <ZbStartup+0x22>
        return ZB_STATUS_ALLOC_FAIL;
 800f7ce:	2370      	movs	r3, #112	@ 0x70
 800f7d0:	e036      	b.n	800f840 <ZbStartup+0x90>
    }

    /* Save the touchlink callbacks */
    /* I.e. MSG_M0TOM4_ZCL_TL_EP_INFO_CB */
    memcpy(&zigbee_m4_tl_callbacks, &configPtr->touchlink.callbacks, sizeof(struct ZbTouchlinkCallbacks));
 800f7d2:	68bb      	ldr	r3, [r7, #8]
 800f7d4:	f503 73e6 	add.w	r3, r3, #460	@ 0x1cc
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	461a      	mov	r2, r3
 800f7dc:	4b1a      	ldr	r3, [pc, #104]	@ (800f848 <ZbStartup+0x98>)
 800f7de:	601a      	str	r2, [r3, #0]

    Pre_ZigbeeCmdProcessing();
 800f7e0:	f002 fe50 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800f7e4:	f002 fde0 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800f7e8:	61b8      	str	r0, [r7, #24]
    ipcc_req->ID = MSG_M4TOM0_STARTUP_REQ;
 800f7ea:	69bb      	ldr	r3, [r7, #24]
 800f7ec:	2200      	movs	r2, #0
 800f7ee:	f042 021c 	orr.w	r2, r2, #28
 800f7f2:	701a      	strb	r2, [r3, #0]
 800f7f4:	2200      	movs	r2, #0
 800f7f6:	705a      	strb	r2, [r3, #1]
 800f7f8:	2200      	movs	r2, #0
 800f7fa:	709a      	strb	r2, [r3, #2]
 800f7fc:	2200      	movs	r2, #0
 800f7fe:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800f800:	69bb      	ldr	r3, [r7, #24]
 800f802:	2200      	movs	r2, #0
 800f804:	f042 0202 	orr.w	r2, r2, #2
 800f808:	711a      	strb	r2, [r3, #4]
 800f80a:	2200      	movs	r2, #0
 800f80c:	715a      	strb	r2, [r3, #5]
 800f80e:	2200      	movs	r2, #0
 800f810:	719a      	strb	r2, [r3, #6]
 800f812:	2200      	movs	r2, #0
 800f814:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)configPtr;
 800f816:	68ba      	ldr	r2, [r7, #8]
 800f818:	69bb      	ldr	r3, [r7, #24]
 800f81a:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)info;
 800f81c:	69fa      	ldr	r2, [r7, #28]
 800f81e:	69bb      	ldr	r3, [r7, #24]
 800f820:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800f822:	f002 fdf1 	bl	8012408 <ZIGBEE_CmdTransfer>
    status = (enum ZbStatusCodeT)zb_ipc_m4_get_retval();
 800f826:	f7ff fe83 	bl	800f530 <zb_ipc_m4_get_retval>
 800f82a:	4603      	mov	r3, r0
 800f82c:	75fb      	strb	r3, [r7, #23]
    Post_ZigbeeCmdProcessing();
 800f82e:	f7ff f897 	bl	800e960 <Post_ZigbeeCmdProcessing>
    if (status != ZB_STATUS_SUCCESS) {
 800f832:	7dfb      	ldrb	r3, [r7, #23]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d002      	beq.n	800f83e <ZbStartup+0x8e>
        zb_ipc_m4_cb_info_free(info);
 800f838:	69f8      	ldr	r0, [r7, #28]
 800f83a:	f7ff fe6d 	bl	800f518 <zb_ipc_m4_cb_info_free>
    }
    return status;
 800f83e:	7dfb      	ldrb	r3, [r7, #23]
    /* If success, followed up in MSG_M0TOM4_STARTUP_CB handler */
}
 800f840:	4618      	mov	r0, r3
 800f842:	3720      	adds	r7, #32
 800f844:	46bd      	mov	sp, r7
 800f846:	bd80      	pop	{r7, pc}
 800f848:	200013d0 	.word	0x200013d0

0800f84c <ZbBdbGetIndex>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbBdbGetIndex(struct ZigBeeT *zb, enum ZbBdbAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 800f84c:	b580      	push	{r7, lr}
 800f84e:	b08c      	sub	sp, #48	@ 0x30
 800f850:	af00      	add	r7, sp, #0
 800f852:	60f8      	str	r0, [r7, #12]
 800f854:	607a      	str	r2, [r7, #4]
 800f856:	603b      	str	r3, [r7, #0]
 800f858:	460b      	mov	r3, r1
 800f85a:	817b      	strh	r3, [r7, #10]
    struct ZbBdbGetReqT bdbGetReq;
    struct ZbBdbGetConfT bdbGetConf;
    enum ZbStatusCodeT status;

    /* Do the BDB-GET.request */
    bdbGetReq.attrId = attrId;
 800f85c:	897b      	ldrh	r3, [r7, #10]
 800f85e:	833b      	strh	r3, [r7, #24]
    bdbGetReq.attr = attrPtr;
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	61fb      	str	r3, [r7, #28]
    bdbGetReq.attrLength = attrSz;
 800f864:	683b      	ldr	r3, [r7, #0]
 800f866:	623b      	str	r3, [r7, #32]
    bdbGetReq.attrIndex = attrIndex;
 800f868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f86a:	627b      	str	r3, [r7, #36]	@ 0x24

    Pre_ZigbeeCmdProcessing();
 800f86c:	f002 fe0a 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800f870:	f002 fd9a 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800f874:	62f8      	str	r0, [r7, #44]	@ 0x2c
    ipcc_req->ID = MSG_M4TOM0_BDB_GET_REQ;
 800f876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f878:	2200      	movs	r2, #0
 800f87a:	701a      	strb	r2, [r3, #0]
 800f87c:	2200      	movs	r2, #0
 800f87e:	f042 0202 	orr.w	r2, r2, #2
 800f882:	705a      	strb	r2, [r3, #1]
 800f884:	2200      	movs	r2, #0
 800f886:	709a      	strb	r2, [r3, #2]
 800f888:	2200      	movs	r2, #0
 800f88a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800f88c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f88e:	2200      	movs	r2, #0
 800f890:	f042 0202 	orr.w	r2, r2, #2
 800f894:	711a      	strb	r2, [r3, #4]
 800f896:	2200      	movs	r2, #0
 800f898:	715a      	strb	r2, [r3, #5]
 800f89a:	2200      	movs	r2, #0
 800f89c:	719a      	strb	r2, [r3, #6]
 800f89e:	2200      	movs	r2, #0
 800f8a0:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&bdbGetReq;
 800f8a2:	f107 0218 	add.w	r2, r7, #24
 800f8a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8a8:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&bdbGetConf;
 800f8aa:	f107 0214 	add.w	r2, r7, #20
 800f8ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8b0:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800f8b2:	f002 fda9 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800f8b6:	f7ff f853 	bl	800e960 <Post_ZigbeeCmdProcessing>
    status = (enum ZbStatusCodeT)bdbGetConf.status;
 800f8ba:	7d3b      	ldrb	r3, [r7, #20]
 800f8bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    return status;
 800f8c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800f8c4:	4618      	mov	r0, r3
 800f8c6:	3730      	adds	r7, #48	@ 0x30
 800f8c8:	46bd      	mov	sp, r7
 800f8ca:	bd80      	pop	{r7, pc}

0800f8cc <ZbApsdeDataReqCallback>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbApsdeDataReqCallback(struct ZigBeeT *zb, struct ZbApsdeDataReqT *req,
    void (*callback)(struct ZbApsdeDataConfT *conf, void *arg), void *arg)
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b088      	sub	sp, #32
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	60f8      	str	r0, [r7, #12]
 800f8d4:	60b9      	str	r1, [r7, #8]
 800f8d6:	607a      	str	r2, [r7, #4]
 800f8d8:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    enum ZbStatusCodeT status;
    struct zb_ipc_m4_cb_info_t *info;

    info = zb_ipc_m4_cb_info_alloc((void *)callback, arg);
 800f8da:	6839      	ldr	r1, [r7, #0]
 800f8dc:	6878      	ldr	r0, [r7, #4]
 800f8de:	f7ff fdfe 	bl	800f4de <zb_ipc_m4_cb_info_alloc>
 800f8e2:	61f8      	str	r0, [r7, #28]
    if (info == NULL) {
 800f8e4:	69fb      	ldr	r3, [r7, #28]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d101      	bne.n	800f8ee <ZbApsdeDataReqCallback+0x22>
        return ZB_STATUS_ALLOC_FAIL;
 800f8ea:	2370      	movs	r3, #112	@ 0x70
 800f8ec:	e031      	b.n	800f952 <ZbApsdeDataReqCallback+0x86>
    }
    Pre_ZigbeeCmdProcessing();
 800f8ee:	f002 fdc9 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800f8f2:	f002 fd59 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800f8f6:	61b8      	str	r0, [r7, #24]
    ipcc_req->ID = MSG_M4TOM0_APSDE_DATA_REQ;
 800f8f8:	69bb      	ldr	r3, [r7, #24]
 800f8fa:	2200      	movs	r2, #0
 800f8fc:	f042 0204 	orr.w	r2, r2, #4
 800f900:	701a      	strb	r2, [r3, #0]
 800f902:	2200      	movs	r2, #0
 800f904:	f042 0202 	orr.w	r2, r2, #2
 800f908:	705a      	strb	r2, [r3, #1]
 800f90a:	2200      	movs	r2, #0
 800f90c:	709a      	strb	r2, [r3, #2]
 800f90e:	2200      	movs	r2, #0
 800f910:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800f912:	69bb      	ldr	r3, [r7, #24]
 800f914:	2200      	movs	r2, #0
 800f916:	f042 0202 	orr.w	r2, r2, #2
 800f91a:	711a      	strb	r2, [r3, #4]
 800f91c:	2200      	movs	r2, #0
 800f91e:	715a      	strb	r2, [r3, #5]
 800f920:	2200      	movs	r2, #0
 800f922:	719a      	strb	r2, [r3, #6]
 800f924:	2200      	movs	r2, #0
 800f926:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)req;
 800f928:	68ba      	ldr	r2, [r7, #8]
 800f92a:	69bb      	ldr	r3, [r7, #24]
 800f92c:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)info;
 800f92e:	69fa      	ldr	r2, [r7, #28]
 800f930:	69bb      	ldr	r3, [r7, #24]
 800f932:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800f934:	f002 fd68 	bl	8012408 <ZIGBEE_CmdTransfer>
    /* Get the status code */
    status = (enum ZbStatusCodeT)zb_ipc_m4_get_retval();
 800f938:	f7ff fdfa 	bl	800f530 <zb_ipc_m4_get_retval>
 800f93c:	4603      	mov	r3, r0
 800f93e:	75fb      	strb	r3, [r7, #23]
    Post_ZigbeeCmdProcessing();
 800f940:	f7ff f80e 	bl	800e960 <Post_ZigbeeCmdProcessing>
    if (status != ZB_STATUS_SUCCESS) {
 800f944:	7dfb      	ldrb	r3, [r7, #23]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d002      	beq.n	800f950 <ZbApsdeDataReqCallback+0x84>
        zb_ipc_m4_cb_info_free(info);
 800f94a:	69f8      	ldr	r0, [r7, #28]
 800f94c:	f7ff fde4 	bl	800f518 <zb_ipc_m4_cb_info_free>
    }
    return status;
 800f950:	7dfb      	ldrb	r3, [r7, #23]
    /* If success, followed up in MSG_M0TOM4_APSDE_DATA_REQ_CB handler */
}
 800f952:	4618      	mov	r0, r3
 800f954:	3720      	adds	r7, #32
 800f956:	46bd      	mov	sp, r7
 800f958:	bd80      	pop	{r7, pc}

0800f95a <ZbApsAddrIsBcast>:
    return val_ret;
}

bool
ZbApsAddrIsBcast(const struct ZbApsAddrT *addr)
{
 800f95a:	b480      	push	{r7}
 800f95c:	b083      	sub	sp, #12
 800f95e:	af00      	add	r7, sp, #0
 800f960:	6078      	str	r0, [r7, #4]
    /* Check the destination of the original request */
    if (addr->mode == ZB_APSDE_ADDRMODE_GROUP) {
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	781b      	ldrb	r3, [r3, #0]
 800f966:	2b01      	cmp	r3, #1
 800f968:	d101      	bne.n	800f96e <ZbApsAddrIsBcast+0x14>
        return true;
 800f96a:	2301      	movs	r3, #1
 800f96c:	e012      	b.n	800f994 <ZbApsAddrIsBcast+0x3a>
    }
    if ((addr->mode == ZB_APSDE_ADDRMODE_SHORT) && (ZbNwkAddrIsBcast(addr->nwkAddr))) {
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	781b      	ldrb	r3, [r3, #0]
 800f972:	2b02      	cmp	r3, #2
 800f974:	d10d      	bne.n	800f992 <ZbApsAddrIsBcast+0x38>
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	88db      	ldrh	r3, [r3, #6]
 800f97a:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 800f97e:	4293      	cmp	r3, r2
 800f980:	d907      	bls.n	800f992 <ZbApsAddrIsBcast+0x38>
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	88db      	ldrh	r3, [r3, #6]
 800f986:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800f98a:	4293      	cmp	r3, r2
 800f98c:	d001      	beq.n	800f992 <ZbApsAddrIsBcast+0x38>
        return true;
 800f98e:	2301      	movs	r3, #1
 800f990:	e000      	b.n	800f994 <ZbApsAddrIsBcast+0x3a>
    }
    return false;
 800f992:	2300      	movs	r3, #0
}
 800f994:	4618      	mov	r0, r3
 800f996:	370c      	adds	r7, #12
 800f998:	46bd      	mov	sp, r7
 800f99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99e:	4770      	bx	lr

0800f9a0 <ZbApsAddrIsLocal>:

bool
ZbApsAddrIsLocal(struct ZigBeeT *zb, const struct ZbApsAddrT *addr)
{
 800f9a0:	b5b0      	push	{r4, r5, r7, lr}
 800f9a2:	b082      	sub	sp, #8
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	6078      	str	r0, [r7, #4]
 800f9a8:	6039      	str	r1, [r7, #0]
    if (addr->mode == ZB_APSDE_ADDRMODE_EXT) {
 800f9aa:	683b      	ldr	r3, [r7, #0]
 800f9ac:	781b      	ldrb	r3, [r3, #0]
 800f9ae:	2b03      	cmp	r3, #3
 800f9b0:	d10d      	bne.n	800f9ce <ZbApsAddrIsLocal+0x2e>
        if (addr->extAddr == ZbExtendedAddress(zb)) {
 800f9b2:	683b      	ldr	r3, [r7, #0]
 800f9b4:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800f9b8:	6878      	ldr	r0, [r7, #4]
 800f9ba:	f7ff fe71 	bl	800f6a0 <ZbExtendedAddress>
 800f9be:	4602      	mov	r2, r0
 800f9c0:	460b      	mov	r3, r1
 800f9c2:	429d      	cmp	r5, r3
 800f9c4:	bf08      	it	eq
 800f9c6:	4294      	cmpeq	r4, r2
 800f9c8:	d101      	bne.n	800f9ce <ZbApsAddrIsLocal+0x2e>
            return true;
 800f9ca:	2301      	movs	r3, #1
 800f9cc:	e00e      	b.n	800f9ec <ZbApsAddrIsLocal+0x4c>
        }
    }
    if (addr->mode == ZB_APSDE_ADDRMODE_SHORT) {
 800f9ce:	683b      	ldr	r3, [r7, #0]
 800f9d0:	781b      	ldrb	r3, [r3, #0]
 800f9d2:	2b02      	cmp	r3, #2
 800f9d4:	d109      	bne.n	800f9ea <ZbApsAddrIsLocal+0x4a>
        if (addr->nwkAddr == ZbShortAddress(zb)) {
 800f9d6:	683b      	ldr	r3, [r7, #0]
 800f9d8:	88dc      	ldrh	r4, [r3, #6]
 800f9da:	6878      	ldr	r0, [r7, #4]
 800f9dc:	f7ff feac 	bl	800f738 <ZbShortAddress>
 800f9e0:	4603      	mov	r3, r0
 800f9e2:	429c      	cmp	r4, r3
 800f9e4:	d101      	bne.n	800f9ea <ZbApsAddrIsLocal+0x4a>
            /* Note, if our address is ZB_NWK_ADDR_UNDEFINED, then this message could only
             * have been generated locally. */
            return true;
 800f9e6:	2301      	movs	r3, #1
 800f9e8:	e000      	b.n	800f9ec <ZbApsAddrIsLocal+0x4c>
        }
    }
    return false;
 800f9ea:	2300      	movs	r3, #0
}
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	3708      	adds	r7, #8
 800f9f0:	46bd      	mov	sp, r7
 800f9f2:	bdb0      	pop	{r4, r5, r7, pc}

0800f9f4 <ZbApsGetIndex>:
};

enum ZbStatusCodeT
ZbApsGetIndex(struct ZigBeeT *zb, enum ZbApsmeIbAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b08a      	sub	sp, #40	@ 0x28
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	60f8      	str	r0, [r7, #12]
 800f9fc:	607a      	str	r2, [r7, #4]
 800f9fe:	603b      	str	r3, [r7, #0]
 800fa00:	460b      	mov	r3, r1
 800fa02:	817b      	strh	r3, [r7, #10]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct ZbApsmeGetReqT apsmeGetReq;
    struct ZbApsmeGetConfT apsmeGetConf;

    /* Do the APSME-GET.request */
    apsmeGetReq.attrId = attrId;
 800fa04:	897b      	ldrh	r3, [r7, #10]
 800fa06:	82bb      	strh	r3, [r7, #20]
    apsmeGetReq.attr = attrPtr;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	61bb      	str	r3, [r7, #24]
    apsmeGetReq.attrLength = attrSz;
 800fa0c:	683b      	ldr	r3, [r7, #0]
 800fa0e:	61fb      	str	r3, [r7, #28]
    apsmeGetReq.attrIndex = attrIndex;
 800fa10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa12:	623b      	str	r3, [r7, #32]

    Pre_ZigbeeCmdProcessing();
 800fa14:	f002 fd36 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800fa18:	f002 fcc6 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800fa1c:	6278      	str	r0, [r7, #36]	@ 0x24
    ipcc_req->ID = MSG_M4TOM0_APS_GET_REQ;
 800fa1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa20:	2200      	movs	r2, #0
 800fa22:	f042 0210 	orr.w	r2, r2, #16
 800fa26:	701a      	strb	r2, [r3, #0]
 800fa28:	2200      	movs	r2, #0
 800fa2a:	f042 0202 	orr.w	r2, r2, #2
 800fa2e:	705a      	strb	r2, [r3, #1]
 800fa30:	2200      	movs	r2, #0
 800fa32:	709a      	strb	r2, [r3, #2]
 800fa34:	2200      	movs	r2, #0
 800fa36:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800fa38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa3a:	2200      	movs	r2, #0
 800fa3c:	f042 0202 	orr.w	r2, r2, #2
 800fa40:	711a      	strb	r2, [r3, #4]
 800fa42:	2200      	movs	r2, #0
 800fa44:	715a      	strb	r2, [r3, #5]
 800fa46:	2200      	movs	r2, #0
 800fa48:	719a      	strb	r2, [r3, #6]
 800fa4a:	2200      	movs	r2, #0
 800fa4c:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&apsmeGetReq;
 800fa4e:	f107 0214 	add.w	r2, r7, #20
 800fa52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa54:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&apsmeGetConf;
 800fa56:	f107 0210 	add.w	r2, r7, #16
 800fa5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa5c:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800fa5e:	f002 fcd3 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800fa62:	f7fe ff7d 	bl	800e960 <Post_ZigbeeCmdProcessing>
    return apsmeGetConf.status;
 800fa66:	7c3b      	ldrb	r3, [r7, #16]
}
 800fa68:	4618      	mov	r0, r3
 800fa6a:	3728      	adds	r7, #40	@ 0x28
 800fa6c:	46bd      	mov	sp, r7
 800fa6e:	bd80      	pop	{r7, pc}

0800fa70 <ZbApsmeBindReq>:
    }
    ZbExitCritical(zb);
    return len;
}

IPC_REQ_CONF_FUNC(ZbApsmeBindReq, MSG_M4TOM0_APSME_BIND, struct ZbApsmeBindReqT, struct ZbApsmeBindConfT)
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b086      	sub	sp, #24
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	60f8      	str	r0, [r7, #12]
 800fa78:	60b9      	str	r1, [r7, #8]
 800fa7a:	607a      	str	r2, [r7, #4]
 800fa7c:	f002 fd02 	bl	8012484 <Pre_ZigbeeCmdProcessing>
 800fa80:	f002 fc92 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800fa84:	6178      	str	r0, [r7, #20]
 800fa86:	697b      	ldr	r3, [r7, #20]
 800fa88:	2200      	movs	r2, #0
 800fa8a:	f042 0215 	orr.w	r2, r2, #21
 800fa8e:	701a      	strb	r2, [r3, #0]
 800fa90:	2200      	movs	r2, #0
 800fa92:	f042 0202 	orr.w	r2, r2, #2
 800fa96:	705a      	strb	r2, [r3, #1]
 800fa98:	2200      	movs	r2, #0
 800fa9a:	709a      	strb	r2, [r3, #2]
 800fa9c:	2200      	movs	r2, #0
 800fa9e:	70da      	strb	r2, [r3, #3]
 800faa0:	697b      	ldr	r3, [r7, #20]
 800faa2:	2200      	movs	r2, #0
 800faa4:	f042 0202 	orr.w	r2, r2, #2
 800faa8:	711a      	strb	r2, [r3, #4]
 800faaa:	2200      	movs	r2, #0
 800faac:	715a      	strb	r2, [r3, #5]
 800faae:	2200      	movs	r2, #0
 800fab0:	719a      	strb	r2, [r3, #6]
 800fab2:	2200      	movs	r2, #0
 800fab4:	71da      	strb	r2, [r3, #7]
 800fab6:	68ba      	ldr	r2, [r7, #8]
 800fab8:	697b      	ldr	r3, [r7, #20]
 800faba:	609a      	str	r2, [r3, #8]
 800fabc:	687a      	ldr	r2, [r7, #4]
 800fabe:	697b      	ldr	r3, [r7, #20]
 800fac0:	60da      	str	r2, [r3, #12]
 800fac2:	f002 fca1 	bl	8012408 <ZIGBEE_CmdTransfer>
 800fac6:	f7fe ff4b 	bl	800e960 <Post_ZigbeeCmdProcessing>
 800faca:	3718      	adds	r7, #24
 800facc:	46bd      	mov	sp, r7
 800face:	bd80      	pop	{r7, pc}

0800fad0 <ZbApsBindSrcExists>:
    Post_ZigbeeCmdProcessing();
}

bool
ZbApsBindSrcExists(struct ZigBeeT *zb, uint8_t endpoint, uint16_t clusterId)
{
 800fad0:	b580      	push	{r7, lr}
 800fad2:	b092      	sub	sp, #72	@ 0x48
 800fad4:	af02      	add	r7, sp, #8
 800fad6:	6078      	str	r0, [r7, #4]
 800fad8:	460b      	mov	r3, r1
 800fada:	70fb      	strb	r3, [r7, #3]
 800fadc:	4613      	mov	r3, r2
 800fade:	803b      	strh	r3, [r7, #0]
    struct ZbApsmeBindT entry;
    enum ZbStatusCodeT status;
    unsigned int i;
    uint64_t local_ext = ZbExtendedAddress(zb);
 800fae0:	6878      	ldr	r0, [r7, #4]
 800fae2:	f7ff fddd 	bl	800f6a0 <ZbExtendedAddress>
 800fae6:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30

    ZbEnterCritical(zb);
    for (i = 0;; i++) {
 800faea:	2300      	movs	r3, #0
 800faec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        status = ZbApsGetIndex(zb, ZB_APS_IB_ID_BINDING_TABLE, &entry, sizeof(entry), i);
 800faee:	f107 0208 	add.w	r2, r7, #8
 800faf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800faf4:	9300      	str	r3, [sp, #0]
 800faf6:	2320      	movs	r3, #32
 800faf8:	21c1      	movs	r1, #193	@ 0xc1
 800fafa:	6878      	ldr	r0, [r7, #4]
 800fafc:	f7ff ff7a 	bl	800f9f4 <ZbApsGetIndex>
 800fb00:	4603      	mov	r3, r0
 800fb02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (status != ZB_APS_STATUS_SUCCESS) {
 800fb06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d120      	bne.n	800fb50 <ZbApsBindSrcExists+0x80>
            break;
        }
        if (entry.srcExtAddr == 0ULL) {
 800fb0e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800fb12:	4313      	orrs	r3, r2
 800fb14:	d011      	beq.n	800fb3a <ZbApsBindSrcExists+0x6a>
            continue;
        }
        if (entry.srcExtAddr != local_ext) {
 800fb16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800fb1a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800fb1e:	4299      	cmp	r1, r3
 800fb20:	bf08      	it	eq
 800fb22:	4290      	cmpeq	r0, r2
 800fb24:	d10b      	bne.n	800fb3e <ZbApsBindSrcExists+0x6e>
            continue;
        }
        if (entry.srcEndpt != endpoint) {
 800fb26:	7c3b      	ldrb	r3, [r7, #16]
 800fb28:	78fa      	ldrb	r2, [r7, #3]
 800fb2a:	429a      	cmp	r2, r3
 800fb2c:	d109      	bne.n	800fb42 <ZbApsBindSrcExists+0x72>
            continue;
        }
        if (entry.clusterId != clusterId) {
 800fb2e:	8a7b      	ldrh	r3, [r7, #18]
 800fb30:	883a      	ldrh	r2, [r7, #0]
 800fb32:	429a      	cmp	r2, r3
 800fb34:	d107      	bne.n	800fb46 <ZbApsBindSrcExists+0x76>
            continue;
        }
        ZbExitCritical(zb);
        return true;
 800fb36:	2301      	movs	r3, #1
 800fb38:	e00c      	b.n	800fb54 <ZbApsBindSrcExists+0x84>
            continue;
 800fb3a:	bf00      	nop
 800fb3c:	e004      	b.n	800fb48 <ZbApsBindSrcExists+0x78>
            continue;
 800fb3e:	bf00      	nop
 800fb40:	e002      	b.n	800fb48 <ZbApsBindSrcExists+0x78>
            continue;
 800fb42:	bf00      	nop
 800fb44:	e000      	b.n	800fb48 <ZbApsBindSrcExists+0x78>
            continue;
 800fb46:	bf00      	nop
    for (i = 0;; i++) {
 800fb48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb4a:	3301      	adds	r3, #1
 800fb4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        status = ZbApsGetIndex(zb, ZB_APS_IB_ID_BINDING_TABLE, &entry, sizeof(entry), i);
 800fb4e:	e7ce      	b.n	800faee <ZbApsBindSrcExists+0x1e>
            break;
 800fb50:	bf00      	nop
    }
    ZbExitCritical(zb);
    return false;
 800fb52:	2300      	movs	r3, #0
}
 800fb54:	4618      	mov	r0, r3
 800fb56:	3740      	adds	r7, #64	@ 0x40
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	bd80      	pop	{r7, pc}

0800fb5c <ZbMsgFilterRegister>:
static struct zb_msg_filter_cb_info_t zb_msg_filter_cb_list[ZB_IPC_MSG_FILTER_CB_LIST_MAX];

struct ZbMsgFilterT *
ZbMsgFilterRegister(struct ZigBeeT *zb, uint32_t mask, uint8_t prio,
    enum zb_msg_filter_rc (*callback)(struct ZigBeeT *zb, uint32_t id, void *msg, void *cbarg), void *arg)
{
 800fb5c:	b580      	push	{r7, lr}
 800fb5e:	b088      	sub	sp, #32
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	60f8      	str	r0, [r7, #12]
 800fb64:	60b9      	str	r1, [r7, #8]
 800fb66:	603b      	str	r3, [r7, #0]
 800fb68:	4613      	mov	r3, r2
 800fb6a:	71fb      	strb	r3, [r7, #7]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct ZbMsgFilterT *filter;
    struct zb_msg_filter_cb_info_t *cb_info;
    unsigned int i;

    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 800fb6c:	2300      	movs	r3, #0
 800fb6e:	61bb      	str	r3, [r7, #24]
 800fb70:	e00e      	b.n	800fb90 <ZbMsgFilterRegister+0x34>
        cb_info = &zb_msg_filter_cb_list[i];
 800fb72:	69ba      	ldr	r2, [r7, #24]
 800fb74:	4613      	mov	r3, r2
 800fb76:	005b      	lsls	r3, r3, #1
 800fb78:	4413      	add	r3, r2
 800fb7a:	009b      	lsls	r3, r3, #2
 800fb7c:	4a28      	ldr	r2, [pc, #160]	@ (800fc20 <ZbMsgFilterRegister+0xc4>)
 800fb7e:	4413      	add	r3, r2
 800fb80:	61fb      	str	r3, [r7, #28]
        if (cb_info->filter == NULL) {
 800fb82:	69fb      	ldr	r3, [r7, #28]
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d006      	beq.n	800fb98 <ZbMsgFilterRegister+0x3c>
    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 800fb8a:	69bb      	ldr	r3, [r7, #24]
 800fb8c:	3301      	adds	r3, #1
 800fb8e:	61bb      	str	r3, [r7, #24]
 800fb90:	69bb      	ldr	r3, [r7, #24]
 800fb92:	2b1f      	cmp	r3, #31
 800fb94:	d9ed      	bls.n	800fb72 <ZbMsgFilterRegister+0x16>
 800fb96:	e000      	b.n	800fb9a <ZbMsgFilterRegister+0x3e>
            break;
 800fb98:	bf00      	nop
        }
    }
    if (i == ZB_IPC_MSG_FILTER_CB_LIST_MAX) {
 800fb9a:	69bb      	ldr	r3, [r7, #24]
 800fb9c:	2b20      	cmp	r3, #32
 800fb9e:	d101      	bne.n	800fba4 <ZbMsgFilterRegister+0x48>
        return NULL;
 800fba0:	2300      	movs	r3, #0
 800fba2:	e038      	b.n	800fc16 <ZbMsgFilterRegister+0xba>
    }

    Pre_ZigbeeCmdProcessing();
 800fba4:	f002 fc6e 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800fba8:	f002 fbfe 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800fbac:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_FILTER_ADD;
 800fbae:	697b      	ldr	r3, [r7, #20]
 800fbb0:	2200      	movs	r2, #0
 800fbb2:	f042 0210 	orr.w	r2, r2, #16
 800fbb6:	701a      	strb	r2, [r3, #0]
 800fbb8:	2200      	movs	r2, #0
 800fbba:	705a      	strb	r2, [r3, #1]
 800fbbc:	2200      	movs	r2, #0
 800fbbe:	709a      	strb	r2, [r3, #2]
 800fbc0:	2200      	movs	r2, #0
 800fbc2:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 3;
 800fbc4:	697b      	ldr	r3, [r7, #20]
 800fbc6:	2200      	movs	r2, #0
 800fbc8:	f042 0203 	orr.w	r2, r2, #3
 800fbcc:	711a      	strb	r2, [r3, #4]
 800fbce:	2200      	movs	r2, #0
 800fbd0:	715a      	strb	r2, [r3, #5]
 800fbd2:	2200      	movs	r2, #0
 800fbd4:	719a      	strb	r2, [r3, #6]
 800fbd6:	2200      	movs	r2, #0
 800fbd8:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)mask;
 800fbda:	697b      	ldr	r3, [r7, #20]
 800fbdc:	68ba      	ldr	r2, [r7, #8]
 800fbde:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)prio;
 800fbe0:	79fa      	ldrb	r2, [r7, #7]
 800fbe2:	697b      	ldr	r3, [r7, #20]
 800fbe4:	60da      	str	r2, [r3, #12]
    ipcc_req->Data[2] = (uint32_t)cb_info;
 800fbe6:	69fa      	ldr	r2, [r7, #28]
 800fbe8:	697b      	ldr	r3, [r7, #20]
 800fbea:	611a      	str	r2, [r3, #16]
    ZIGBEE_CmdTransfer();
 800fbec:	f002 fc0c 	bl	8012408 <ZIGBEE_CmdTransfer>
    filter = (struct ZbMsgFilterT *)zb_ipc_m4_get_retval();
 800fbf0:	f7ff fc9e 	bl	800f530 <zb_ipc_m4_get_retval>
 800fbf4:	4603      	mov	r3, r0
 800fbf6:	613b      	str	r3, [r7, #16]
    Post_ZigbeeCmdProcessing();
 800fbf8:	f7fe feb2 	bl	800e960 <Post_ZigbeeCmdProcessing>
    if (filter != NULL) {
 800fbfc:	693b      	ldr	r3, [r7, #16]
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d008      	beq.n	800fc14 <ZbMsgFilterRegister+0xb8>
        cb_info->filter = filter;
 800fc02:	69fb      	ldr	r3, [r7, #28]
 800fc04:	693a      	ldr	r2, [r7, #16]
 800fc06:	601a      	str	r2, [r3, #0]
        cb_info->callback = callback;
 800fc08:	69fb      	ldr	r3, [r7, #28]
 800fc0a:	683a      	ldr	r2, [r7, #0]
 800fc0c:	605a      	str	r2, [r3, #4]
        cb_info->arg = arg;
 800fc0e:	69fb      	ldr	r3, [r7, #28]
 800fc10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fc12:	609a      	str	r2, [r3, #8]
    }
    return filter;
 800fc14:	693b      	ldr	r3, [r7, #16]
    /* Followed up by MSG_M0TOM4_FILTER_MSG_CB */
}
 800fc16:	4618      	mov	r0, r3
 800fc18:	3720      	adds	r7, #32
 800fc1a:	46bd      	mov	sp, r7
 800fc1c:	bd80      	pop	{r7, pc}
 800fc1e:	bf00      	nop
 800fc20:	200013f8 	.word	0x200013f8

0800fc24 <ZbMsgFilterRemove>:

void
ZbMsgFilterRemove(struct ZigBeeT *zb, struct ZbMsgFilterT *filter)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b086      	sub	sp, #24
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	6078      	str	r0, [r7, #4]
 800fc2c:	6039      	str	r1, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct zb_msg_filter_cb_info_t *cb_info;
    unsigned int i;

    if (filter == NULL) {
 800fc2e:	683b      	ldr	r3, [r7, #0]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d046      	beq.n	800fcc2 <ZbMsgFilterRemove+0x9e>
        return;
    }
    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 800fc34:	2300      	movs	r3, #0
 800fc36:	613b      	str	r3, [r7, #16]
 800fc38:	e00f      	b.n	800fc5a <ZbMsgFilterRemove+0x36>
        cb_info = &zb_msg_filter_cb_list[i];
 800fc3a:	693a      	ldr	r2, [r7, #16]
 800fc3c:	4613      	mov	r3, r2
 800fc3e:	005b      	lsls	r3, r3, #1
 800fc40:	4413      	add	r3, r2
 800fc42:	009b      	lsls	r3, r3, #2
 800fc44:	4a22      	ldr	r2, [pc, #136]	@ (800fcd0 <ZbMsgFilterRemove+0xac>)
 800fc46:	4413      	add	r3, r2
 800fc48:	617b      	str	r3, [r7, #20]
        if (cb_info->filter == filter) {
 800fc4a:	697b      	ldr	r3, [r7, #20]
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	683a      	ldr	r2, [r7, #0]
 800fc50:	429a      	cmp	r2, r3
 800fc52:	d006      	beq.n	800fc62 <ZbMsgFilterRemove+0x3e>
    for (i = 0; i < ZB_IPC_MSG_FILTER_CB_LIST_MAX; i++) {
 800fc54:	693b      	ldr	r3, [r7, #16]
 800fc56:	3301      	adds	r3, #1
 800fc58:	613b      	str	r3, [r7, #16]
 800fc5a:	693b      	ldr	r3, [r7, #16]
 800fc5c:	2b1f      	cmp	r3, #31
 800fc5e:	d9ec      	bls.n	800fc3a <ZbMsgFilterRemove+0x16>
 800fc60:	e000      	b.n	800fc64 <ZbMsgFilterRemove+0x40>
            break;
 800fc62:	bf00      	nop
        }
    }
    if (i == ZB_IPC_MSG_FILTER_CB_LIST_MAX) {
 800fc64:	693b      	ldr	r3, [r7, #16]
 800fc66:	2b20      	cmp	r3, #32
 800fc68:	d02d      	beq.n	800fcc6 <ZbMsgFilterRemove+0xa2>
        return;
    }

    Pre_ZigbeeCmdProcessing();
 800fc6a:	f002 fc0b 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800fc6e:	f002 fb9b 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800fc72:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_FILTER_DEL;
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	2200      	movs	r2, #0
 800fc78:	f042 0211 	orr.w	r2, r2, #17
 800fc7c:	701a      	strb	r2, [r3, #0]
 800fc7e:	2200      	movs	r2, #0
 800fc80:	705a      	strb	r2, [r3, #1]
 800fc82:	2200      	movs	r2, #0
 800fc84:	709a      	strb	r2, [r3, #2]
 800fc86:	2200      	movs	r2, #0
 800fc88:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	f042 0201 	orr.w	r2, r2, #1
 800fc92:	711a      	strb	r2, [r3, #4]
 800fc94:	2200      	movs	r2, #0
 800fc96:	715a      	strb	r2, [r3, #5]
 800fc98:	2200      	movs	r2, #0
 800fc9a:	719a      	strb	r2, [r3, #6]
 800fc9c:	2200      	movs	r2, #0
 800fc9e:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)filter;
 800fca0:	683a      	ldr	r2, [r7, #0]
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 800fca6:	f002 fbaf 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800fcaa:	f7fe fe59 	bl	800e960 <Post_ZigbeeCmdProcessing>
    cb_info->filter = NULL;
 800fcae:	697b      	ldr	r3, [r7, #20]
 800fcb0:	2200      	movs	r2, #0
 800fcb2:	701a      	strb	r2, [r3, #0]
 800fcb4:	2200      	movs	r2, #0
 800fcb6:	705a      	strb	r2, [r3, #1]
 800fcb8:	2200      	movs	r2, #0
 800fcba:	709a      	strb	r2, [r3, #2]
 800fcbc:	2200      	movs	r2, #0
 800fcbe:	70da      	strb	r2, [r3, #3]
 800fcc0:	e002      	b.n	800fcc8 <ZbMsgFilterRemove+0xa4>
        return;
 800fcc2:	bf00      	nop
 800fcc4:	e000      	b.n	800fcc8 <ZbMsgFilterRemove+0xa4>
        return;
 800fcc6:	bf00      	nop
}
 800fcc8:	3718      	adds	r7, #24
 800fcca:	46bd      	mov	sp, r7
 800fccc:	bd80      	pop	{r7, pc}
 800fcce:	bf00      	nop
 800fcd0:	200013f8 	.word	0x200013f8

0800fcd4 <ZbTimerAlloc>:
    void *m0_timer; /* Handle */
};

struct ZbTimerT *
ZbTimerAlloc(struct ZigBeeT *zb, void (*callback)(struct ZigBeeT *zb, void *cn_arg), void *arg)
{
 800fcd4:	b580      	push	{r7, lr}
 800fcd6:	b086      	sub	sp, #24
 800fcd8:	af00      	add	r7, sp, #0
 800fcda:	60f8      	str	r0, [r7, #12]
 800fcdc:	60b9      	str	r1, [r7, #8]
 800fcde:	607a      	str	r2, [r7, #4]
    struct ZbTimerT *timer;

    timer = ZbHeapAlloc(NULL, sizeof(struct ZbTimerT));
 800fce0:	2300      	movs	r3, #0
 800fce2:	4a24      	ldr	r2, [pc, #144]	@ (800fd74 <ZbTimerAlloc+0xa0>)
 800fce4:	210c      	movs	r1, #12
 800fce6:	2000      	movs	r0, #0
 800fce8:	f000 fba2 	bl	8010430 <zb_heap_alloc>
 800fcec:	6178      	str	r0, [r7, #20]
    if (timer != NULL) {
 800fcee:	697b      	ldr	r3, [r7, #20]
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d039      	beq.n	800fd68 <ZbTimerAlloc+0x94>
        Zigbee_Cmd_Request_t *ipcc_req;

        /* Configure the callback struct */
        timer->callback = callback;
 800fcf4:	697b      	ldr	r3, [r7, #20]
 800fcf6:	68ba      	ldr	r2, [r7, #8]
 800fcf8:	601a      	str	r2, [r3, #0]
        timer->arg = arg;
 800fcfa:	697b      	ldr	r3, [r7, #20]
 800fcfc:	687a      	ldr	r2, [r7, #4]
 800fcfe:	605a      	str	r2, [r3, #4]

        /* Pass this to the M0 (stack) */
        Pre_ZigbeeCmdProcessing();
 800fd00:	f002 fbc0 	bl	8012484 <Pre_ZigbeeCmdProcessing>
        ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800fd04:	f002 fb50 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800fd08:	6138      	str	r0, [r7, #16]
        ipcc_req->ID = MSG_M4TOM0_TIMER_ALLOC;
 800fd0a:	693b      	ldr	r3, [r7, #16]
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	f042 0214 	orr.w	r2, r2, #20
 800fd12:	701a      	strb	r2, [r3, #0]
 800fd14:	2200      	movs	r2, #0
 800fd16:	705a      	strb	r2, [r3, #1]
 800fd18:	2200      	movs	r2, #0
 800fd1a:	709a      	strb	r2, [r3, #2]
 800fd1c:	2200      	movs	r2, #0
 800fd1e:	70da      	strb	r2, [r3, #3]
        ipcc_req->Size = 1;
 800fd20:	693b      	ldr	r3, [r7, #16]
 800fd22:	2200      	movs	r2, #0
 800fd24:	f042 0201 	orr.w	r2, r2, #1
 800fd28:	711a      	strb	r2, [r3, #4]
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	715a      	strb	r2, [r3, #5]
 800fd2e:	2200      	movs	r2, #0
 800fd30:	719a      	strb	r2, [r3, #6]
 800fd32:	2200      	movs	r2, #0
 800fd34:	71da      	strb	r2, [r3, #7]
        ipcc_req->Data[0] = (uint32_t)timer;
 800fd36:	697a      	ldr	r2, [r7, #20]
 800fd38:	693b      	ldr	r3, [r7, #16]
 800fd3a:	609a      	str	r2, [r3, #8]
        ZIGBEE_CmdTransfer();
 800fd3c:	f002 fb64 	bl	8012408 <ZIGBEE_CmdTransfer>
        timer->m0_timer = (void *)zb_ipc_m4_get_retval();
 800fd40:	f7ff fbf6 	bl	800f530 <zb_ipc_m4_get_retval>
 800fd44:	4603      	mov	r3, r0
 800fd46:	461a      	mov	r2, r3
 800fd48:	697b      	ldr	r3, [r7, #20]
 800fd4a:	609a      	str	r2, [r3, #8]
        Post_ZigbeeCmdProcessing();
 800fd4c:	f7fe fe08 	bl	800e960 <Post_ZigbeeCmdProcessing>
        if (timer->m0_timer == NULL) {
 800fd50:	697b      	ldr	r3, [r7, #20]
 800fd52:	689b      	ldr	r3, [r3, #8]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d107      	bne.n	800fd68 <ZbTimerAlloc+0x94>
            ZbHeapFree(NULL, timer);
 800fd58:	2300      	movs	r3, #0
 800fd5a:	4a06      	ldr	r2, [pc, #24]	@ (800fd74 <ZbTimerAlloc+0xa0>)
 800fd5c:	6979      	ldr	r1, [r7, #20]
 800fd5e:	2000      	movs	r0, #0
 800fd60:	f000 fb75 	bl	801044e <zb_heap_free>
            timer = NULL;
 800fd64:	2300      	movs	r3, #0
 800fd66:	617b      	str	r3, [r7, #20]
        }
    }
    return timer;
 800fd68:	697b      	ldr	r3, [r7, #20]
}
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	3718      	adds	r7, #24
 800fd6e:	46bd      	mov	sp, r7
 800fd70:	bd80      	pop	{r7, pc}
 800fd72:	bf00      	nop
 800fd74:	08014810 	.word	0x08014810

0800fd78 <ZbTimerFree>:
    timer->arg = arg;
}

void
ZbTimerFree(struct ZbTimerT *timer)
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b084      	sub	sp, #16
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    /* Stop and free the timer on the M0 */
    Pre_ZigbeeCmdProcessing();
 800fd80:	f002 fb80 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800fd84:	f002 fb10 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800fd88:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_TIMER_FREE;
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	f042 0215 	orr.w	r2, r2, #21
 800fd92:	701a      	strb	r2, [r3, #0]
 800fd94:	2200      	movs	r2, #0
 800fd96:	705a      	strb	r2, [r3, #1]
 800fd98:	2200      	movs	r2, #0
 800fd9a:	709a      	strb	r2, [r3, #2]
 800fd9c:	2200      	movs	r2, #0
 800fd9e:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	2200      	movs	r2, #0
 800fda4:	f042 0201 	orr.w	r2, r2, #1
 800fda8:	711a      	strb	r2, [r3, #4]
 800fdaa:	2200      	movs	r2, #0
 800fdac:	715a      	strb	r2, [r3, #5]
 800fdae:	2200      	movs	r2, #0
 800fdb0:	719a      	strb	r2, [r3, #6]
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)timer->m0_timer;
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	689b      	ldr	r3, [r3, #8]
 800fdba:	461a      	mov	r2, r3
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 800fdc0:	f002 fb22 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800fdc4:	f7fe fdcc 	bl	800e960 <Post_ZigbeeCmdProcessing>

    /* Free the timer struct on the M4 */
    ZbHeapFree(NULL, timer);
 800fdc8:	2300      	movs	r3, #0
 800fdca:	4a04      	ldr	r2, [pc, #16]	@ (800fddc <ZbTimerFree+0x64>)
 800fdcc:	6879      	ldr	r1, [r7, #4]
 800fdce:	2000      	movs	r0, #0
 800fdd0:	f000 fb3d 	bl	801044e <zb_heap_free>
}
 800fdd4:	bf00      	nop
 800fdd6:	3710      	adds	r7, #16
 800fdd8:	46bd      	mov	sp, r7
 800fdda:	bd80      	pop	{r7, pc}
 800fddc:	08014810 	.word	0x08014810

0800fde0 <ZbTimerRunning>:

bool
ZbTimerRunning(struct ZbTimerT *timer)
{
 800fde0:	b580      	push	{r7, lr}
 800fde2:	b084      	sub	sp, #16
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    bool rc;

    Pre_ZigbeeCmdProcessing();
 800fde8:	f002 fb4c 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800fdec:	f002 fadc 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800fdf0:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_TIMER_RUNNING;
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	2200      	movs	r2, #0
 800fdf6:	f042 0218 	orr.w	r2, r2, #24
 800fdfa:	701a      	strb	r2, [r3, #0]
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	705a      	strb	r2, [r3, #1]
 800fe00:	2200      	movs	r2, #0
 800fe02:	709a      	strb	r2, [r3, #2]
 800fe04:	2200      	movs	r2, #0
 800fe06:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	2200      	movs	r2, #0
 800fe0c:	f042 0201 	orr.w	r2, r2, #1
 800fe10:	711a      	strb	r2, [r3, #4]
 800fe12:	2200      	movs	r2, #0
 800fe14:	715a      	strb	r2, [r3, #5]
 800fe16:	2200      	movs	r2, #0
 800fe18:	719a      	strb	r2, [r3, #6]
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)timer->m0_timer;
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	689b      	ldr	r3, [r3, #8]
 800fe22:	461a      	mov	r2, r3
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 800fe28:	f002 faee 	bl	8012408 <ZIGBEE_CmdTransfer>
    rc = zb_ipc_m4_get_retval() != 0U ? true : false;
 800fe2c:	f7ff fb80 	bl	800f530 <zb_ipc_m4_get_retval>
 800fe30:	4603      	mov	r3, r0
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	bf14      	ite	ne
 800fe36:	2301      	movne	r3, #1
 800fe38:	2300      	moveq	r3, #0
 800fe3a:	72fb      	strb	r3, [r7, #11]
    Post_ZigbeeCmdProcessing();
 800fe3c:	f7fe fd90 	bl	800e960 <Post_ZigbeeCmdProcessing>
    return rc;
 800fe40:	7afb      	ldrb	r3, [r7, #11]
}
 800fe42:	4618      	mov	r0, r3
 800fe44:	3710      	adds	r7, #16
 800fe46:	46bd      	mov	sp, r7
 800fe48:	bd80      	pop	{r7, pc}

0800fe4a <ZbTimerReset>:
    Post_ZigbeeCmdProcessing();
}

void
ZbTimerReset(struct ZbTimerT *timer, unsigned int timeout)
{
 800fe4a:	b580      	push	{r7, lr}
 800fe4c:	b084      	sub	sp, #16
 800fe4e:	af00      	add	r7, sp, #0
 800fe50:	6078      	str	r0, [r7, #4]
 800fe52:	6039      	str	r1, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 800fe54:	f002 fb16 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800fe58:	f002 faa6 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800fe5c:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_TIMER_RESET;
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	2200      	movs	r2, #0
 800fe62:	f042 0217 	orr.w	r2, r2, #23
 800fe66:	701a      	strb	r2, [r3, #0]
 800fe68:	2200      	movs	r2, #0
 800fe6a:	705a      	strb	r2, [r3, #1]
 800fe6c:	2200      	movs	r2, #0
 800fe6e:	709a      	strb	r2, [r3, #2]
 800fe70:	2200      	movs	r2, #0
 800fe72:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	2200      	movs	r2, #0
 800fe78:	f042 0202 	orr.w	r2, r2, #2
 800fe7c:	711a      	strb	r2, [r3, #4]
 800fe7e:	2200      	movs	r2, #0
 800fe80:	715a      	strb	r2, [r3, #5]
 800fe82:	2200      	movs	r2, #0
 800fe84:	719a      	strb	r2, [r3, #6]
 800fe86:	2200      	movs	r2, #0
 800fe88:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)timer->m0_timer;
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	689b      	ldr	r3, [r3, #8]
 800fe8e:	461a      	mov	r2, r3
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)timeout;
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	683a      	ldr	r2, [r7, #0]
 800fe98:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800fe9a:	f002 fab5 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800fe9e:	f7fe fd5f 	bl	800e960 <Post_ZigbeeCmdProcessing>
}
 800fea2:	bf00      	nop
 800fea4:	3710      	adds	r7, #16
 800fea6:	46bd      	mov	sp, r7
 800fea8:	bd80      	pop	{r7, pc}
	...

0800feac <ZbTimeoutRemaining>:

unsigned int
ZbTimeoutRemaining(ZbUptimeT now, ZbUptimeT expire_time)
{
 800feac:	b480      	push	{r7}
 800feae:	b085      	sub	sp, #20
 800feb0:	af00      	add	r7, sp, #0
 800feb2:	6078      	str	r0, [r7, #4]
 800feb4:	6039      	str	r1, [r7, #0]
    ZbUptimeT u_delta;

    /* Check for 'timeout' rollover condition */
    if ((now >= TIMER_ROLL_OVER_HIGH) && (expire_time <= TIMER_ROLL_OVER_LOW)) {
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	4a13      	ldr	r2, [pc, #76]	@ (800ff08 <ZbTimeoutRemaining+0x5c>)
 800feba:	4293      	cmp	r3, r2
 800febc:	d909      	bls.n	800fed2 <ZbTimeoutRemaining+0x26>
 800febe:	683b      	ldr	r3, [r7, #0]
 800fec0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fec4:	d805      	bhi.n	800fed2 <ZbTimeoutRemaining+0x26>
        /* Timeout has rolled over, we haven't expired.
         * Compute timeout remaining */
        u_delta = (ZB_UPTIME_MAX - now) + expire_time + 1U;
 800fec6:	683a      	ldr	r2, [r7, #0]
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	1ad3      	subs	r3, r2, r3
 800fecc:	60fb      	str	r3, [r7, #12]

        return (unsigned int)u_delta;
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	e014      	b.n	800fefc <ZbTimeoutRemaining+0x50>
    }

    /* Check for 'now' rollover condition */
    if ((expire_time >= TIMER_ROLL_OVER_HIGH) && (now <= TIMER_ROLL_OVER_LOW)) {
 800fed2:	683b      	ldr	r3, [r7, #0]
 800fed4:	4a0c      	ldr	r2, [pc, #48]	@ (800ff08 <ZbTimeoutRemaining+0x5c>)
 800fed6:	4293      	cmp	r3, r2
 800fed8:	d905      	bls.n	800fee6 <ZbTimeoutRemaining+0x3a>
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fee0:	d801      	bhi.n	800fee6 <ZbTimeoutRemaining+0x3a>
        /* 'now' has rolled over, so now is > timeout, meaning we expired. */
        return 0;
 800fee2:	2300      	movs	r3, #0
 800fee4:	e00a      	b.n	800fefc <ZbTimeoutRemaining+0x50>
    }

    /* No rollover, check if timer has expired */
    if (now >= expire_time) {
 800fee6:	687a      	ldr	r2, [r7, #4]
 800fee8:	683b      	ldr	r3, [r7, #0]
 800feea:	429a      	cmp	r2, r3
 800feec:	d301      	bcc.n	800fef2 <ZbTimeoutRemaining+0x46>
        /* Timer has expired */
        return 0;
 800feee:	2300      	movs	r3, #0
 800fef0:	e004      	b.n	800fefc <ZbTimeoutRemaining+0x50>
    }

    /* Compute time remaining */
    u_delta = expire_time - now;
 800fef2:	683a      	ldr	r2, [r7, #0]
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	1ad3      	subs	r3, r2, r3
 800fef8:	60fb      	str	r3, [r7, #12]

    return (unsigned int)u_delta;
 800fefa:	68fb      	ldr	r3, [r7, #12]
}
 800fefc:	4618      	mov	r0, r3
 800fefe:	3714      	adds	r7, #20
 800ff00:	46bd      	mov	sp, r7
 800ff02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff06:	4770      	bx	lr
 800ff08:	bffffffd 	.word	0xbffffffd

0800ff0c <ZbNwkGetIndex>:
 ******************************************************************************
 */
enum ZbStatusCodeT
ZbNwkGetIndex(struct ZigBeeT *zb, enum ZbNwkNibAttrIdT attrId, void *attrPtr,
    unsigned int attrSz, unsigned int attrIndex)
{
 800ff0c:	b580      	push	{r7, lr}
 800ff0e:	b08c      	sub	sp, #48	@ 0x30
 800ff10:	af00      	add	r7, sp, #0
 800ff12:	60f8      	str	r0, [r7, #12]
 800ff14:	607a      	str	r2, [r7, #4]
 800ff16:	603b      	str	r3, [r7, #0]
 800ff18:	460b      	mov	r3, r1
 800ff1a:	817b      	strh	r3, [r7, #10]
    struct ZbNlmeGetReqT nlmeGetReq;
    struct ZbNlmeGetConfT nlmeGetConf;
    enum ZbStatusCodeT status;

    /* Form the NLME-GET.request */
    nlmeGetReq.attrId = attrId;
 800ff1c:	897b      	ldrh	r3, [r7, #10]
 800ff1e:	833b      	strh	r3, [r7, #24]
    nlmeGetReq.attr = attrPtr;
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	61fb      	str	r3, [r7, #28]
    nlmeGetReq.attrLength = attrSz;
 800ff24:	683b      	ldr	r3, [r7, #0]
 800ff26:	623b      	str	r3, [r7, #32]
    nlmeGetReq.attrIndex = attrIndex;
 800ff28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff2a:	627b      	str	r3, [r7, #36]	@ 0x24

    Pre_ZigbeeCmdProcessing();
 800ff2c:	f002 faaa 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800ff30:	f002 fa3a 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800ff34:	62f8      	str	r0, [r7, #44]	@ 0x2c
    ipcc_req->ID = MSG_M4TOM0_NWK_GET_INDEX;
 800ff36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff38:	2200      	movs	r2, #0
 800ff3a:	701a      	strb	r2, [r3, #0]
 800ff3c:	2200      	movs	r2, #0
 800ff3e:	f042 0203 	orr.w	r2, r2, #3
 800ff42:	705a      	strb	r2, [r3, #1]
 800ff44:	2200      	movs	r2, #0
 800ff46:	709a      	strb	r2, [r3, #2]
 800ff48:	2200      	movs	r2, #0
 800ff4a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 800ff4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff4e:	2200      	movs	r2, #0
 800ff50:	f042 0202 	orr.w	r2, r2, #2
 800ff54:	711a      	strb	r2, [r3, #4]
 800ff56:	2200      	movs	r2, #0
 800ff58:	715a      	strb	r2, [r3, #5]
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	719a      	strb	r2, [r3, #6]
 800ff5e:	2200      	movs	r2, #0
 800ff60:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)&nlmeGetReq;
 800ff62:	f107 0218 	add.w	r2, r7, #24
 800ff66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff68:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)&nlmeGetConf;
 800ff6a:	f107 0214 	add.w	r2, r7, #20
 800ff6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff70:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 800ff72:	f002 fa49 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 800ff76:	f7fe fcf3 	bl	800e960 <Post_ZigbeeCmdProcessing>
    status = nlmeGetConf.status;
 800ff7a:	7d3b      	ldrb	r3, [r7, #20]
 800ff7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    return status;
 800ff80:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800ff84:	4618      	mov	r0, r3
 800ff86:	3730      	adds	r7, #48	@ 0x30
 800ff88:	46bd      	mov	sp, r7
 800ff8a:	bd80      	pop	{r7, pc}

0800ff8c <ZbNwkGet>:
    return status;
}

enum ZbStatusCodeT
ZbNwkGet(struct ZigBeeT *zb, enum ZbNwkNibAttrIdT attrId, void *attrPtr, unsigned int attrSz)
{
 800ff8c:	b580      	push	{r7, lr}
 800ff8e:	b086      	sub	sp, #24
 800ff90:	af02      	add	r7, sp, #8
 800ff92:	60f8      	str	r0, [r7, #12]
 800ff94:	607a      	str	r2, [r7, #4]
 800ff96:	603b      	str	r3, [r7, #0]
 800ff98:	460b      	mov	r3, r1
 800ff9a:	817b      	strh	r3, [r7, #10]
    return ZbNwkGetIndex(zb, attrId, attrPtr, attrSz, 0);
 800ff9c:	8979      	ldrh	r1, [r7, #10]
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	9300      	str	r3, [sp, #0]
 800ffa2:	683b      	ldr	r3, [r7, #0]
 800ffa4:	687a      	ldr	r2, [r7, #4]
 800ffa6:	68f8      	ldr	r0, [r7, #12]
 800ffa8:	f7ff ffb0 	bl	800ff0c <ZbNwkGetIndex>
 800ffac:	4603      	mov	r3, r0
}
 800ffae:	4618      	mov	r0, r3
 800ffb0:	3710      	adds	r7, #16
 800ffb2:	46bd      	mov	sp, r7
 800ffb4:	bd80      	pop	{r7, pc}

0800ffb6 <ZbZclUptime>:
 ******************************************************************************
 */

ZbUptimeT
ZbZclUptime(struct ZigBeeT *zb)
{
 800ffb6:	b580      	push	{r7, lr}
 800ffb8:	b086      	sub	sp, #24
 800ffba:	af02      	add	r7, sp, #8
 800ffbc:	6078      	str	r0, [r7, #4]
    uint32_t uptime;

    ZbBdbGet(zb, ZB_BDB_Uptime, &uptime, sizeof(uptime));
 800ffbe:	f107 020c 	add.w	r2, r7, #12
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	9300      	str	r3, [sp, #0]
 800ffc6:	2304      	movs	r3, #4
 800ffc8:	f241 111d 	movw	r1, #4381	@ 0x111d
 800ffcc:	6878      	ldr	r0, [r7, #4]
 800ffce:	f7ff fc3d 	bl	800f84c <ZbBdbGetIndex>
    return (ZbUptimeT)uptime;
 800ffd2:	68fb      	ldr	r3, [r7, #12]
}
 800ffd4:	4618      	mov	r0, r3
 800ffd6:	3710      	adds	r7, #16
 800ffd8:	46bd      	mov	sp, r7
 800ffda:	bd80      	pop	{r7, pc}

0800ffdc <ZbZclDeviceLogCheckAllow>:

bool
ZbZclDeviceLogCheckAllow(struct ZigBeeT *zb, struct ZbApsdeDataIndT *dataIndPtr, struct ZbZclHeaderT *zclHdrPtr)
{
 800ffdc:	b580      	push	{r7, lr}
 800ffde:	b086      	sub	sp, #24
 800ffe0:	af00      	add	r7, sp, #0
 800ffe2:	60f8      	str	r0, [r7, #12]
 800ffe4:	60b9      	str	r1, [r7, #8]
 800ffe6:	607a      	str	r2, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    bool rc;

    Pre_ZigbeeCmdProcessing();
 800ffe8:	f002 fa4c 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 800ffec:	f002 f9dc 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 800fff0:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZCL_DEVICE_LOG_CHECK;
 800fff2:	697b      	ldr	r3, [r7, #20]
 800fff4:	2200      	movs	r2, #0
 800fff6:	f042 021d 	orr.w	r2, r2, #29
 800fffa:	701a      	strb	r2, [r3, #0]
 800fffc:	2200      	movs	r2, #0
 800fffe:	f042 0204 	orr.w	r2, r2, #4
 8010002:	705a      	strb	r2, [r3, #1]
 8010004:	2200      	movs	r2, #0
 8010006:	709a      	strb	r2, [r3, #2]
 8010008:	2200      	movs	r2, #0
 801000a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 801000c:	697b      	ldr	r3, [r7, #20]
 801000e:	2200      	movs	r2, #0
 8010010:	f042 0202 	orr.w	r2, r2, #2
 8010014:	711a      	strb	r2, [r3, #4]
 8010016:	2200      	movs	r2, #0
 8010018:	715a      	strb	r2, [r3, #5]
 801001a:	2200      	movs	r2, #0
 801001c:	719a      	strb	r2, [r3, #6]
 801001e:	2200      	movs	r2, #0
 8010020:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)dataIndPtr;
 8010022:	68ba      	ldr	r2, [r7, #8]
 8010024:	697b      	ldr	r3, [r7, #20]
 8010026:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)zclHdrPtr;
 8010028:	687a      	ldr	r2, [r7, #4]
 801002a:	697b      	ldr	r3, [r7, #20]
 801002c:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 801002e:	f002 f9eb 	bl	8012408 <ZIGBEE_CmdTransfer>
    rc = zb_ipc_m4_get_retval() != 0U ? true : false;
 8010032:	f7ff fa7d 	bl	800f530 <zb_ipc_m4_get_retval>
 8010036:	4603      	mov	r3, r0
 8010038:	2b00      	cmp	r3, #0
 801003a:	bf14      	ite	ne
 801003c:	2301      	movne	r3, #1
 801003e:	2300      	moveq	r3, #0
 8010040:	74fb      	strb	r3, [r7, #19]
    Post_ZigbeeCmdProcessing();
 8010042:	f7fe fc8d 	bl	800e960 <Post_ZigbeeCmdProcessing>
    return rc;
 8010046:	7cfb      	ldrb	r3, [r7, #19]
}
 8010048:	4618      	mov	r0, r3
 801004a:	3718      	adds	r7, #24
 801004c:	46bd      	mov	sp, r7
 801004e:	bd80      	pop	{r7, pc}

08010050 <ZbZclAddEndpoint>:
    return rc;
}

void
ZbZclAddEndpoint(struct ZigBeeT *zb, struct ZbApsmeAddEndpointReqT *req, struct ZbApsmeAddEndpointConfT *conf)
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b086      	sub	sp, #24
 8010054:	af00      	add	r7, sp, #0
 8010056:	60f8      	str	r0, [r7, #12]
 8010058:	60b9      	str	r1, [r7, #8]
 801005a:	607a      	str	r2, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 801005c:	f002 fa12 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8010060:	f002 f9a2 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8010064:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZCL_ENDPOINT_ADD;
 8010066:	697b      	ldr	r3, [r7, #20]
 8010068:	2200      	movs	r2, #0
 801006a:	701a      	strb	r2, [r3, #0]
 801006c:	2200      	movs	r2, #0
 801006e:	f042 0204 	orr.w	r2, r2, #4
 8010072:	705a      	strb	r2, [r3, #1]
 8010074:	2200      	movs	r2, #0
 8010076:	709a      	strb	r2, [r3, #2]
 8010078:	2200      	movs	r2, #0
 801007a:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 801007c:	697b      	ldr	r3, [r7, #20]
 801007e:	2200      	movs	r2, #0
 8010080:	f042 0202 	orr.w	r2, r2, #2
 8010084:	711a      	strb	r2, [r3, #4]
 8010086:	2200      	movs	r2, #0
 8010088:	715a      	strb	r2, [r3, #5]
 801008a:	2200      	movs	r2, #0
 801008c:	719a      	strb	r2, [r3, #6]
 801008e:	2200      	movs	r2, #0
 8010090:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)req;
 8010092:	68ba      	ldr	r2, [r7, #8]
 8010094:	697b      	ldr	r3, [r7, #20]
 8010096:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)conf;
 8010098:	687a      	ldr	r2, [r7, #4]
 801009a:	697b      	ldr	r3, [r7, #20]
 801009c:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 801009e:	f002 f9b3 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 80100a2:	f7fe fc5d 	bl	800e960 <Post_ZigbeeCmdProcessing>
}
 80100a6:	bf00      	nop
 80100a8:	3718      	adds	r7, #24
 80100aa:	46bd      	mov	sp, r7
 80100ac:	bd80      	pop	{r7, pc}

080100ae <ZbZclGetNextSeqnum>:
    ZbZclDiscoverAttrReqT, ZbZclDiscoverAttrRspT);
/* Followed up in MSG_M0TOM4_ZCL_DISCOVER_ATTR_CB handler */

uint8_t
ZbZclGetNextSeqnum(void)
{
 80100ae:	b580      	push	{r7, lr}
 80100b0:	b082      	sub	sp, #8
 80100b2:	af00      	add	r7, sp, #0
    Zigbee_Cmd_Request_t *ipcc_req;
    uint8_t rc;

    Pre_ZigbeeCmdProcessing();
 80100b4:	f002 f9e6 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80100b8:	f002 f976 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80100bc:	6078      	str	r0, [r7, #4]
    ipcc_req->ID = MSG_M4TOM0_ZCL_GET_SEQNUM;
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	2200      	movs	r2, #0
 80100c2:	f042 0211 	orr.w	r2, r2, #17
 80100c6:	701a      	strb	r2, [r3, #0]
 80100c8:	2200      	movs	r2, #0
 80100ca:	f042 0204 	orr.w	r2, r2, #4
 80100ce:	705a      	strb	r2, [r3, #1]
 80100d0:	2200      	movs	r2, #0
 80100d2:	709a      	strb	r2, [r3, #2]
 80100d4:	2200      	movs	r2, #0
 80100d6:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 0;
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	2200      	movs	r2, #0
 80100dc:	711a      	strb	r2, [r3, #4]
 80100de:	2200      	movs	r2, #0
 80100e0:	715a      	strb	r2, [r3, #5]
 80100e2:	2200      	movs	r2, #0
 80100e4:	719a      	strb	r2, [r3, #6]
 80100e6:	2200      	movs	r2, #0
 80100e8:	71da      	strb	r2, [r3, #7]
    ZIGBEE_CmdTransfer();
 80100ea:	f002 f98d 	bl	8012408 <ZIGBEE_CmdTransfer>
    rc = (uint8_t)zb_ipc_m4_get_retval();
 80100ee:	f7ff fa1f 	bl	800f530 <zb_ipc_m4_get_retval>
 80100f2:	4603      	mov	r3, r0
 80100f4:	70fb      	strb	r3, [r7, #3]
    Post_ZigbeeCmdProcessing();
 80100f6:	f7fe fc33 	bl	800e960 <Post_ZigbeeCmdProcessing>
    return rc;
 80100fa:	78fb      	ldrb	r3, [r7, #3]
}
 80100fc:	4618      	mov	r0, r3
 80100fe:	3708      	adds	r7, #8
 8010100:	46bd      	mov	sp, r7
 8010102:	bd80      	pop	{r7, pc}

08010104 <ZbZclCommandReq>:

enum ZclStatusCodeT
ZbZclCommandReq(struct ZigBeeT *zb, struct ZbZclCommandReqT *zclReq,
    void (*callback)(struct ZbZclCommandRspT *rsp, void *arg), void *arg)
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b088      	sub	sp, #32
 8010108:	af00      	add	r7, sp, #0
 801010a:	60f8      	str	r0, [r7, #12]
 801010c:	60b9      	str	r1, [r7, #8]
 801010e:	607a      	str	r2, [r7, #4]
 8010110:	603b      	str	r3, [r7, #0]
    Zigbee_Cmd_Request_t *ipcc_req;
    struct zb_ipc_m4_cb_info_t *info = NULL;
 8010112:	2300      	movs	r3, #0
 8010114:	61fb      	str	r3, [r7, #28]
    enum ZclStatusCodeT status;

    if (callback != NULL) {
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	2b00      	cmp	r3, #0
 801011a:	d013      	beq.n	8010144 <ZbZclCommandReq+0x40>
        info = zb_ipc_m4_cb_info_alloc((void *)callback, arg);
 801011c:	6839      	ldr	r1, [r7, #0]
 801011e:	6878      	ldr	r0, [r7, #4]
 8010120:	f7ff f9dd 	bl	800f4de <zb_ipc_m4_cb_info_alloc>
 8010124:	61f8      	str	r0, [r7, #28]
        if (info == NULL) {
 8010126:	69fb      	ldr	r3, [r7, #28]
 8010128:	2b00      	cmp	r3, #0
 801012a:	d101      	bne.n	8010130 <ZbZclCommandReq+0x2c>
            return ZCL_STATUS_INSUFFICIENT_SPACE;
 801012c:	2389      	movs	r3, #137	@ 0x89
 801012e:	e03e      	b.n	80101ae <ZbZclCommandReq+0xaa>
        }
        if (ZbApsAddrIsBcast(&zclReq->dst)) {
 8010130:	68bb      	ldr	r3, [r7, #8]
 8010132:	4618      	mov	r0, r3
 8010134:	f7ff fc11 	bl	800f95a <ZbApsAddrIsBcast>
 8010138:	4603      	mov	r3, r0
 801013a:	2b00      	cmp	r3, #0
 801013c:	d002      	beq.n	8010144 <ZbZclCommandReq+0x40>
            info->zcl_recv_multi_rsp = true; /* callback only freed on ZCL_STATUS_TIMEOUT */
 801013e:	69fb      	ldr	r3, [r7, #28]
 8010140:	2201      	movs	r2, #1
 8010142:	721a      	strb	r2, [r3, #8]
        }
    }
    Pre_ZigbeeCmdProcessing();
 8010144:	f002 f99e 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8010148:	f002 f92e 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 801014c:	61b8      	str	r0, [r7, #24]
    ipcc_req->ID = MSG_M4TOM0_ZCL_COMMAND_REQ;
 801014e:	69bb      	ldr	r3, [r7, #24]
 8010150:	2200      	movs	r2, #0
 8010152:	f042 0212 	orr.w	r2, r2, #18
 8010156:	701a      	strb	r2, [r3, #0]
 8010158:	2200      	movs	r2, #0
 801015a:	f042 0204 	orr.w	r2, r2, #4
 801015e:	705a      	strb	r2, [r3, #1]
 8010160:	2200      	movs	r2, #0
 8010162:	709a      	strb	r2, [r3, #2]
 8010164:	2200      	movs	r2, #0
 8010166:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 2;
 8010168:	69bb      	ldr	r3, [r7, #24]
 801016a:	2200      	movs	r2, #0
 801016c:	f042 0202 	orr.w	r2, r2, #2
 8010170:	711a      	strb	r2, [r3, #4]
 8010172:	2200      	movs	r2, #0
 8010174:	715a      	strb	r2, [r3, #5]
 8010176:	2200      	movs	r2, #0
 8010178:	719a      	strb	r2, [r3, #6]
 801017a:	2200      	movs	r2, #0
 801017c:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)zclReq;
 801017e:	68ba      	ldr	r2, [r7, #8]
 8010180:	69bb      	ldr	r3, [r7, #24]
 8010182:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)info;
 8010184:	69fa      	ldr	r2, [r7, #28]
 8010186:	69bb      	ldr	r3, [r7, #24]
 8010188:	60da      	str	r2, [r3, #12]
    ZIGBEE_CmdTransfer();
 801018a:	f002 f93d 	bl	8012408 <ZIGBEE_CmdTransfer>
    status = (enum ZclStatusCodeT)zb_ipc_m4_get_retval();
 801018e:	f7ff f9cf 	bl	800f530 <zb_ipc_m4_get_retval>
 8010192:	4603      	mov	r3, r0
 8010194:	75fb      	strb	r3, [r7, #23]
    Post_ZigbeeCmdProcessing();
 8010196:	f7fe fbe3 	bl	800e960 <Post_ZigbeeCmdProcessing>
    if (status != ZCL_STATUS_SUCCESS) {
 801019a:	7dfb      	ldrb	r3, [r7, #23]
 801019c:	2b00      	cmp	r3, #0
 801019e:	d005      	beq.n	80101ac <ZbZclCommandReq+0xa8>
        if (info != NULL) {
 80101a0:	69fb      	ldr	r3, [r7, #28]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d002      	beq.n	80101ac <ZbZclCommandReq+0xa8>
            zb_ipc_m4_cb_info_free(info);
 80101a6:	69f8      	ldr	r0, [r7, #28]
 80101a8:	f7ff f9b6 	bl	800f518 <zb_ipc_m4_cb_info_free>
        }
    }
    return status;
 80101ac:	7dfb      	ldrb	r3, [r7, #23]
    /* Followed up in MSG_M0TOM4_ZCL_COMMAND_REQ_CB handler if callback != NULL */
}
 80101ae:	4618      	mov	r0, r3
 80101b0:	3720      	adds	r7, #32
 80101b2:	46bd      	mov	sp, r7
 80101b4:	bd80      	pop	{r7, pc}

080101b6 <ZbZclSendDefaultResponse>:

void
ZbZclSendDefaultResponse(struct ZbZclClusterT *clusterPtr, struct ZbApsdeDataIndT *dataIndPtr,
    struct ZbZclHeaderT *zclHdrPtr, enum ZclStatusCodeT status)
{
 80101b6:	b580      	push	{r7, lr}
 80101b8:	b086      	sub	sp, #24
 80101ba:	af00      	add	r7, sp, #0
 80101bc:	60f8      	str	r0, [r7, #12]
 80101be:	60b9      	str	r1, [r7, #8]
 80101c0:	607a      	str	r2, [r7, #4]
 80101c2:	70fb      	strb	r3, [r7, #3]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 80101c4:	f002 f95e 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80101c8:	f002 f8ee 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80101cc:	6178      	str	r0, [r7, #20]
    ipcc_req->ID = MSG_M4TOM0_ZCL_SEND_DEFAULT_RSP;
 80101ce:	697b      	ldr	r3, [r7, #20]
 80101d0:	2200      	movs	r2, #0
 80101d2:	f042 0214 	orr.w	r2, r2, #20
 80101d6:	701a      	strb	r2, [r3, #0]
 80101d8:	2200      	movs	r2, #0
 80101da:	f042 0204 	orr.w	r2, r2, #4
 80101de:	705a      	strb	r2, [r3, #1]
 80101e0:	2200      	movs	r2, #0
 80101e2:	709a      	strb	r2, [r3, #2]
 80101e4:	2200      	movs	r2, #0
 80101e6:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 4;
 80101e8:	697b      	ldr	r3, [r7, #20]
 80101ea:	2200      	movs	r2, #0
 80101ec:	f042 0204 	orr.w	r2, r2, #4
 80101f0:	711a      	strb	r2, [r3, #4]
 80101f2:	2200      	movs	r2, #0
 80101f4:	715a      	strb	r2, [r3, #5]
 80101f6:	2200      	movs	r2, #0
 80101f8:	719a      	strb	r2, [r3, #6]
 80101fa:	2200      	movs	r2, #0
 80101fc:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 80101fe:	68fa      	ldr	r2, [r7, #12]
 8010200:	697b      	ldr	r3, [r7, #20]
 8010202:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)dataIndPtr;
 8010204:	68ba      	ldr	r2, [r7, #8]
 8010206:	697b      	ldr	r3, [r7, #20]
 8010208:	60da      	str	r2, [r3, #12]
    ipcc_req->Data[2] = (uint32_t)zclHdrPtr;
 801020a:	687a      	ldr	r2, [r7, #4]
 801020c:	697b      	ldr	r3, [r7, #20]
 801020e:	611a      	str	r2, [r3, #16]
    ipcc_req->Data[3] = (uint32_t)status;
 8010210:	78fa      	ldrb	r2, [r7, #3]
 8010212:	697b      	ldr	r3, [r7, #20]
 8010214:	615a      	str	r2, [r3, #20]
    ZIGBEE_CmdTransfer();
 8010216:	f002 f8f7 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 801021a:	f7fe fba1 	bl	800e960 <Post_ZigbeeCmdProcessing>
}
 801021e:	bf00      	nop
 8010220:	3718      	adds	r7, #24
 8010222:	46bd      	mov	sp, r7
 8010224:	bd80      	pop	{r7, pc}

08010226 <ZbZclClusterEndpointRegister>:
    return status;
}

bool
ZbZclClusterEndpointRegister(struct ZbZclClusterT *clusterPtr)
{
 8010226:	b580      	push	{r7, lr}
 8010228:	b084      	sub	sp, #16
 801022a:	af00      	add	r7, sp, #0
 801022c:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    bool rc;

    Pre_ZigbeeCmdProcessing();
 801022e:	f002 f929 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8010232:	f002 f8b9 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8010236:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_EP_REGISTER;
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	2200      	movs	r2, #0
 801023c:	f042 0202 	orr.w	r2, r2, #2
 8010240:	701a      	strb	r2, [r3, #0]
 8010242:	2200      	movs	r2, #0
 8010244:	f042 0204 	orr.w	r2, r2, #4
 8010248:	705a      	strb	r2, [r3, #1]
 801024a:	2200      	movs	r2, #0
 801024c:	709a      	strb	r2, [r3, #2]
 801024e:	2200      	movs	r2, #0
 8010250:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	2200      	movs	r2, #0
 8010256:	f042 0201 	orr.w	r2, r2, #1
 801025a:	711a      	strb	r2, [r3, #4]
 801025c:	2200      	movs	r2, #0
 801025e:	715a      	strb	r2, [r3, #5]
 8010260:	2200      	movs	r2, #0
 8010262:	719a      	strb	r2, [r3, #6]
 8010264:	2200      	movs	r2, #0
 8010266:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 8010268:	687a      	ldr	r2, [r7, #4]
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 801026e:	f002 f8cb 	bl	8012408 <ZIGBEE_CmdTransfer>
    rc = zb_ipc_m4_get_retval() != 0U ? true : false;
 8010272:	f7ff f95d 	bl	800f530 <zb_ipc_m4_get_retval>
 8010276:	4603      	mov	r3, r0
 8010278:	2b00      	cmp	r3, #0
 801027a:	bf14      	ite	ne
 801027c:	2301      	movne	r3, #1
 801027e:	2300      	moveq	r3, #0
 8010280:	72fb      	strb	r3, [r7, #11]
    Post_ZigbeeCmdProcessing();
 8010282:	f7fe fb6d 	bl	800e960 <Post_ZigbeeCmdProcessing>
    return rc;
 8010286:	7afb      	ldrb	r3, [r7, #11]
}
 8010288:	4618      	mov	r0, r3
 801028a:	3710      	adds	r7, #16
 801028c:	46bd      	mov	sp, r7
 801028e:	bd80      	pop	{r7, pc}

08010290 <ZbZclClusterEndpointRemove>:

bool
ZbZclClusterEndpointRemove(struct ZbZclClusterT *clusterPtr)
{
 8010290:	b580      	push	{r7, lr}
 8010292:	b084      	sub	sp, #16
 8010294:	af00      	add	r7, sp, #0
 8010296:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;
    bool rc;

    Pre_ZigbeeCmdProcessing();
 8010298:	f002 f8f4 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 801029c:	f002 f884 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80102a0:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_EP_REMOVE;
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	2200      	movs	r2, #0
 80102a6:	f042 0203 	orr.w	r2, r2, #3
 80102aa:	701a      	strb	r2, [r3, #0]
 80102ac:	2200      	movs	r2, #0
 80102ae:	f042 0204 	orr.w	r2, r2, #4
 80102b2:	705a      	strb	r2, [r3, #1]
 80102b4:	2200      	movs	r2, #0
 80102b6:	709a      	strb	r2, [r3, #2]
 80102b8:	2200      	movs	r2, #0
 80102ba:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	2200      	movs	r2, #0
 80102c0:	f042 0201 	orr.w	r2, r2, #1
 80102c4:	711a      	strb	r2, [r3, #4]
 80102c6:	2200      	movs	r2, #0
 80102c8:	715a      	strb	r2, [r3, #5]
 80102ca:	2200      	movs	r2, #0
 80102cc:	719a      	strb	r2, [r3, #6]
 80102ce:	2200      	movs	r2, #0
 80102d0:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 80102d2:	687a      	ldr	r2, [r7, #4]
 80102d4:	68fb      	ldr	r3, [r7, #12]
 80102d6:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 80102d8:	f002 f896 	bl	8012408 <ZIGBEE_CmdTransfer>
    rc = zb_ipc_m4_get_retval() != 0U ? true : false;
 80102dc:	f7ff f928 	bl	800f530 <zb_ipc_m4_get_retval>
 80102e0:	4603      	mov	r3, r0
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	bf14      	ite	ne
 80102e6:	2301      	movne	r3, #1
 80102e8:	2300      	moveq	r3, #0
 80102ea:	72fb      	strb	r3, [r7, #11]
    Post_ZigbeeCmdProcessing();
 80102ec:	f7fe fb38 	bl	800e960 <Post_ZigbeeCmdProcessing>
    return rc;
 80102f0:	7afb      	ldrb	r3, [r7, #11]
}
 80102f2:	4618      	mov	r0, r3
 80102f4:	3710      	adds	r7, #16
 80102f6:	46bd      	mov	sp, r7
 80102f8:	bd80      	pop	{r7, pc}

080102fa <ZbZclClusterBind>:

enum ZclStatusCodeT
ZbZclClusterBind(struct ZbZclClusterT *clusterPtr, uint8_t endpoint, uint16_t profileId, enum ZbZclDirectionT direction)
{
 80102fa:	b580      	push	{r7, lr}
 80102fc:	b084      	sub	sp, #16
 80102fe:	af00      	add	r7, sp, #0
 8010300:	6078      	str	r0, [r7, #4]
 8010302:	4608      	mov	r0, r1
 8010304:	4611      	mov	r1, r2
 8010306:	461a      	mov	r2, r3
 8010308:	4603      	mov	r3, r0
 801030a:	70fb      	strb	r3, [r7, #3]
 801030c:	460b      	mov	r3, r1
 801030e:	803b      	strh	r3, [r7, #0]
 8010310:	4613      	mov	r3, r2
 8010312:	70bb      	strb	r3, [r7, #2]
    Zigbee_Cmd_Request_t *ipcc_req;
    enum ZclStatusCodeT status;

    Pre_ZigbeeCmdProcessing();
 8010314:	f002 f8b6 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 8010318:	f002 f846 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 801031c:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_BIND;
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	2200      	movs	r2, #0
 8010322:	f042 0204 	orr.w	r2, r2, #4
 8010326:	701a      	strb	r2, [r3, #0]
 8010328:	2200      	movs	r2, #0
 801032a:	f042 0204 	orr.w	r2, r2, #4
 801032e:	705a      	strb	r2, [r3, #1]
 8010330:	2200      	movs	r2, #0
 8010332:	709a      	strb	r2, [r3, #2]
 8010334:	2200      	movs	r2, #0
 8010336:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 4;
 8010338:	68fb      	ldr	r3, [r7, #12]
 801033a:	2200      	movs	r2, #0
 801033c:	f042 0204 	orr.w	r2, r2, #4
 8010340:	711a      	strb	r2, [r3, #4]
 8010342:	2200      	movs	r2, #0
 8010344:	715a      	strb	r2, [r3, #5]
 8010346:	2200      	movs	r2, #0
 8010348:	719a      	strb	r2, [r3, #6]
 801034a:	2200      	movs	r2, #0
 801034c:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 801034e:	687a      	ldr	r2, [r7, #4]
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	609a      	str	r2, [r3, #8]
    ipcc_req->Data[1] = (uint32_t)endpoint;
 8010354:	78fa      	ldrb	r2, [r7, #3]
 8010356:	68fb      	ldr	r3, [r7, #12]
 8010358:	60da      	str	r2, [r3, #12]
    ipcc_req->Data[2] = (uint32_t)profileId;
 801035a:	883a      	ldrh	r2, [r7, #0]
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	611a      	str	r2, [r3, #16]
    ipcc_req->Data[3] = (uint32_t)direction;
 8010360:	78ba      	ldrb	r2, [r7, #2]
 8010362:	68fb      	ldr	r3, [r7, #12]
 8010364:	615a      	str	r2, [r3, #20]
    ZIGBEE_CmdTransfer();
 8010366:	f002 f84f 	bl	8012408 <ZIGBEE_CmdTransfer>
    status = (enum ZclStatusCodeT)zb_ipc_m4_get_retval();
 801036a:	f7ff f8e1 	bl	800f530 <zb_ipc_m4_get_retval>
 801036e:	4603      	mov	r3, r0
 8010370:	72fb      	strb	r3, [r7, #11]
    Post_ZigbeeCmdProcessing();
 8010372:	f7fe faf5 	bl	800e960 <Post_ZigbeeCmdProcessing>
    return status;
 8010376:	7afb      	ldrb	r3, [r7, #11]

    /* Data indication callbacks go to MSG_M0TOM4_ZCL_CLUSTER_DATA_IND */
}
 8010378:	4618      	mov	r0, r3
 801037a:	3710      	adds	r7, #16
 801037c:	46bd      	mov	sp, r7
 801037e:	bd80      	pop	{r7, pc}

08010380 <ZbZclClusterUnbind>:

void
ZbZclClusterUnbind(struct ZbZclClusterT *clusterPtr)
{
 8010380:	b580      	push	{r7, lr}
 8010382:	b084      	sub	sp, #16
 8010384:	af00      	add	r7, sp, #0
 8010386:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 8010388:	f002 f87c 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 801038c:	f002 f80c 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 8010390:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_UNBIND;
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	2200      	movs	r2, #0
 8010396:	f042 0206 	orr.w	r2, r2, #6
 801039a:	701a      	strb	r2, [r3, #0]
 801039c:	2200      	movs	r2, #0
 801039e:	f042 0204 	orr.w	r2, r2, #4
 80103a2:	705a      	strb	r2, [r3, #1]
 80103a4:	2200      	movs	r2, #0
 80103a6:	709a      	strb	r2, [r3, #2]
 80103a8:	2200      	movs	r2, #0
 80103aa:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	2200      	movs	r2, #0
 80103b0:	f042 0201 	orr.w	r2, r2, #1
 80103b4:	711a      	strb	r2, [r3, #4]
 80103b6:	2200      	movs	r2, #0
 80103b8:	715a      	strb	r2, [r3, #5]
 80103ba:	2200      	movs	r2, #0
 80103bc:	719a      	strb	r2, [r3, #6]
 80103be:	2200      	movs	r2, #0
 80103c0:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 80103c2:	687a      	ldr	r2, [r7, #4]
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 80103c8:	f002 f81e 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 80103cc:	f7fe fac8 	bl	800e960 <Post_ZigbeeCmdProcessing>
}
 80103d0:	bf00      	nop
 80103d2:	3710      	adds	r7, #16
 80103d4:	46bd      	mov	sp, r7
 80103d6:	bd80      	pop	{r7, pc}

080103d8 <ZbZclClusterRemoveAlarmResetHandler>:
    /* Callbacks followed up in MSG_M0TOM4_ZCL_CLUSTER_ALARM_CB handler. */
}

void
ZbZclClusterRemoveAlarmResetHandler(struct ZbZclClusterT *clusterPtr)
{
 80103d8:	b580      	push	{r7, lr}
 80103da:	b084      	sub	sp, #16
 80103dc:	af00      	add	r7, sp, #0
 80103de:	6078      	str	r0, [r7, #4]
    Zigbee_Cmd_Request_t *ipcc_req;

    Pre_ZigbeeCmdProcessing();
 80103e0:	f002 f850 	bl	8012484 <Pre_ZigbeeCmdProcessing>
    ipcc_req = ZIGBEE_Get_OTCmdPayloadBuffer();
 80103e4:	f001 ffe0 	bl	80123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>
 80103e8:	60f8      	str	r0, [r7, #12]
    ipcc_req->ID = MSG_M4TOM0_ZCL_CLUSTER_ALARM_REMOVE_FILTER;
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	2200      	movs	r2, #0
 80103ee:	f042 020b 	orr.w	r2, r2, #11
 80103f2:	701a      	strb	r2, [r3, #0]
 80103f4:	2200      	movs	r2, #0
 80103f6:	f042 0204 	orr.w	r2, r2, #4
 80103fa:	705a      	strb	r2, [r3, #1]
 80103fc:	2200      	movs	r2, #0
 80103fe:	709a      	strb	r2, [r3, #2]
 8010400:	2200      	movs	r2, #0
 8010402:	70da      	strb	r2, [r3, #3]
    ipcc_req->Size = 1;
 8010404:	68fb      	ldr	r3, [r7, #12]
 8010406:	2200      	movs	r2, #0
 8010408:	f042 0201 	orr.w	r2, r2, #1
 801040c:	711a      	strb	r2, [r3, #4]
 801040e:	2200      	movs	r2, #0
 8010410:	715a      	strb	r2, [r3, #5]
 8010412:	2200      	movs	r2, #0
 8010414:	719a      	strb	r2, [r3, #6]
 8010416:	2200      	movs	r2, #0
 8010418:	71da      	strb	r2, [r3, #7]
    ipcc_req->Data[0] = (uint32_t)clusterPtr;
 801041a:	687a      	ldr	r2, [r7, #4]
 801041c:	68fb      	ldr	r3, [r7, #12]
 801041e:	609a      	str	r2, [r3, #8]
    ZIGBEE_CmdTransfer();
 8010420:	f001 fff2 	bl	8012408 <ZIGBEE_CmdTransfer>
    Post_ZigbeeCmdProcessing();
 8010424:	f7fe fa9c 	bl	800e960 <Post_ZigbeeCmdProcessing>
}
 8010428:	bf00      	nop
 801042a:	3710      	adds	r7, #16
 801042c:	46bd      	mov	sp, r7
 801042e:	bd80      	pop	{r7, pc}

08010430 <zb_heap_alloc>:
 * Memory Helpers
 ******************************************************************************
 */
void *
zb_heap_alloc(struct ZigBeeT *zb, size_t sz, const char *filename, unsigned int line)
{
 8010430:	b580      	push	{r7, lr}
 8010432:	b084      	sub	sp, #16
 8010434:	af00      	add	r7, sp, #0
 8010436:	60f8      	str	r0, [r7, #12]
 8010438:	60b9      	str	r1, [r7, #8]
 801043a:	607a      	str	r2, [r7, #4]
 801043c:	603b      	str	r3, [r7, #0]
    /* The M4 has access to malloc */
    return malloc(sz);
 801043e:	68b8      	ldr	r0, [r7, #8]
 8010440:	f002 ff52 	bl	80132e8 <malloc>
 8010444:	4603      	mov	r3, r0
}
 8010446:	4618      	mov	r0, r3
 8010448:	3710      	adds	r7, #16
 801044a:	46bd      	mov	sp, r7
 801044c:	bd80      	pop	{r7, pc}

0801044e <zb_heap_free>:

void
zb_heap_free(struct ZigBeeT *zb, void *ptr, const char *filename, unsigned int line)
{
 801044e:	b580      	push	{r7, lr}
 8010450:	b084      	sub	sp, #16
 8010452:	af00      	add	r7, sp, #0
 8010454:	60f8      	str	r0, [r7, #12]
 8010456:	60b9      	str	r1, [r7, #8]
 8010458:	607a      	str	r2, [r7, #4]
 801045a:	603b      	str	r3, [r7, #0]
    free(ptr);
 801045c:	68b8      	ldr	r0, [r7, #8]
 801045e:	f002 ff4b 	bl	80132f8 <free>
}
 8010462:	bf00      	nop
 8010464:	3710      	adds	r7, #16
 8010466:	46bd      	mov	sp, r7
 8010468:	bd80      	pop	{r7, pc}
	...

0801046c <WpanCrc>:
    0x7BC7, 0x6A4E, 0x58D5, 0x495C, 0x3DE3, 0x2C6A, 0x1EF1, 0x0F78
};

uint16_t
WpanCrc(uint16_t crc, const void *dataPtr, unsigned int dataLen)
{
 801046c:	b480      	push	{r7}
 801046e:	b087      	sub	sp, #28
 8010470:	af00      	add	r7, sp, #0
 8010472:	4603      	mov	r3, r0
 8010474:	60b9      	str	r1, [r7, #8]
 8010476:	607a      	str	r2, [r7, #4]
 8010478:	81fb      	strh	r3, [r7, #14]
    const uint8_t *p = dataPtr;
 801047a:	68bb      	ldr	r3, [r7, #8]
 801047c:	617b      	str	r3, [r7, #20]
     * Step 4: Repeat until out of data.
     *
     * Non-Reflected CRCs use the same algorithm, except that the crc register
     * is shifted left, and the table needs to be regenerated.
     */
    while (dataLen--) {
 801047e:	e00e      	b.n	801049e <WpanCrc+0x32>
        crc = (crc >> 8) ^ wpanCrcTable[(crc & 0xff) ^ *p++];
 8010480:	89fb      	ldrh	r3, [r7, #14]
 8010482:	0a1b      	lsrs	r3, r3, #8
 8010484:	b29a      	uxth	r2, r3
 8010486:	89fb      	ldrh	r3, [r7, #14]
 8010488:	b2d9      	uxtb	r1, r3
 801048a:	697b      	ldr	r3, [r7, #20]
 801048c:	1c58      	adds	r0, r3, #1
 801048e:	6178      	str	r0, [r7, #20]
 8010490:	781b      	ldrb	r3, [r3, #0]
 8010492:	404b      	eors	r3, r1
 8010494:	4908      	ldr	r1, [pc, #32]	@ (80104b8 <WpanCrc+0x4c>)
 8010496:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801049a:	4053      	eors	r3, r2
 801049c:	81fb      	strh	r3, [r7, #14]
    while (dataLen--) {
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	1e5a      	subs	r2, r3, #1
 80104a2:	607a      	str	r2, [r7, #4]
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d1eb      	bne.n	8010480 <WpanCrc+0x14>
    }
    return crc;
 80104a8:	89fb      	ldrh	r3, [r7, #14]
}
 80104aa:	4618      	mov	r0, r3
 80104ac:	371c      	adds	r7, #28
 80104ae:	46bd      	mov	sp, r7
 80104b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b4:	4770      	bx	lr
 80104b6:	bf00      	nop
 80104b8:	08014cec 	.word	0x08014cec

080104bc <Zigbee_CallBackProcessing>:
 * @param  None
 * @retval None
 */
HAL_StatusTypeDef
Zigbee_CallBackProcessing(void)
{
 80104bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80104be:	b0cf      	sub	sp, #316	@ 0x13c
 80104c0:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status = HAL_OK;
 80104c2:	2300      	movs	r3, #0
 80104c4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    struct zb_ipc_m4_cb_info_t *info = NULL;
 80104c8:	2300      	movs	r3, #0
 80104ca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Zigbee_Cmd_Request_t *p_notification;
    uint32_t retval = 0;
 80104ce:	2300      	movs	r3, #0
 80104d0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

    /* Get pointer on received event buffer from M0 */
    p_notification = ZIGBEE_Get_NotificationPayloadBuffer();
 80104d4:	f001 ff80 	bl	80123d8 <ZIGBEE_Get_NotificationPayloadBuffer>
 80104d8:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c

    switch (p_notification->ID) {
 80104dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	f240 421c 	movw	r2, #1052	@ 0x41c
 80104e6:	4293      	cmp	r3, r2
 80104e8:	f201 8348 	bhi.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
 80104ec:	f240 4205 	movw	r2, #1029	@ 0x405
 80104f0:	4293      	cmp	r3, r2
 80104f2:	d22d      	bcs.n	8010550 <Zigbee_CallBackProcessing+0x94>
 80104f4:	f240 321d 	movw	r2, #797	@ 0x31d
 80104f8:	4293      	cmp	r3, r2
 80104fa:	f201 833f 	bhi.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
 80104fe:	f240 3206 	movw	r2, #774	@ 0x306
 8010502:	4293      	cmp	r3, r2
 8010504:	d25c      	bcs.n	80105c0 <Zigbee_CallBackProcessing+0x104>
 8010506:	f240 2209 	movw	r2, #521	@ 0x209
 801050a:	4293      	cmp	r3, r2
 801050c:	f000 84db 	beq.w	8010ec6 <Zigbee_CallBackProcessing+0xa0a>
 8010510:	f240 2209 	movw	r2, #521	@ 0x209
 8010514:	4293      	cmp	r3, r2
 8010516:	f201 8331 	bhi.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
 801051a:	f240 2207 	movw	r2, #519	@ 0x207
 801051e:	4293      	cmp	r3, r2
 8010520:	f000 84a0 	beq.w	8010e64 <Zigbee_CallBackProcessing+0x9a8>
 8010524:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 8010528:	f081 8328 	bcs.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
 801052c:	f240 2205 	movw	r2, #517	@ 0x205
 8010530:	4293      	cmp	r3, r2
 8010532:	f000 845a 	beq.w	8010dea <Zigbee_CallBackProcessing+0x92e>
 8010536:	f240 2205 	movw	r2, #517	@ 0x205
 801053a:	4293      	cmp	r3, r2
 801053c:	f201 831e 	bhi.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
 8010540:	2b4b      	cmp	r3, #75	@ 0x4b
 8010542:	f200 814d 	bhi.w	80107e0 <Zigbee_CallBackProcessing+0x324>
 8010546:	2b0d      	cmp	r3, #13
 8010548:	f080 80c4 	bcs.w	80106d4 <Zigbee_CallBackProcessing+0x218>
 801054c:	f001 bb16 	b.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
 8010550:	f2a3 4305 	subw	r3, r3, #1029	@ 0x405
 8010554:	2b17      	cmp	r3, #23
 8010556:	f201 8311 	bhi.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
 801055a:	a201      	add	r2, pc, #4	@ (adr r2, 8010560 <Zigbee_CallBackProcessing+0xa4>)
 801055c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010560:	08011815 	.word	0x08011815
 8010564:	08011b7d 	.word	0x08011b7d
 8010568:	08011b7d 	.word	0x08011b7d
 801056c:	08011b7d 	.word	0x08011b7d
 8010570:	08011b7d 	.word	0x08011b7d
 8010574:	0801185d 	.word	0x0801185d
 8010578:	08011b7d 	.word	0x08011b7d
 801057c:	08011b7d 	.word	0x08011b7d
 8010580:	08011b7d 	.word	0x08011b7d
 8010584:	08011b7d 	.word	0x08011b7d
 8010588:	080118a5 	.word	0x080118a5
 801058c:	08011b7d 	.word	0x08011b7d
 8010590:	08011b7d 	.word	0x08011b7d
 8010594:	08011b7d 	.word	0x08011b7d
 8010598:	080118ff 	.word	0x080118ff
 801059c:	08011b7d 	.word	0x08011b7d
 80105a0:	08011b7d 	.word	0x08011b7d
 80105a4:	08011989 	.word	0x08011989
 80105a8:	08011b7d 	.word	0x08011b7d
 80105ac:	080119e3 	.word	0x080119e3
 80105b0:	08011b7d 	.word	0x08011b7d
 80105b4:	08011a3d 	.word	0x08011a3d
 80105b8:	08011b7d 	.word	0x08011b7d
 80105bc:	08011a97 	.word	0x08011a97
 80105c0:	f2a3 3306 	subw	r3, r3, #774	@ 0x306
 80105c4:	2b17      	cmp	r3, #23
 80105c6:	f201 82d9 	bhi.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
 80105ca:	a201      	add	r2, pc, #4	@ (adr r2, 80105d0 <Zigbee_CallBackProcessing+0x114>)
 80105cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105d0:	08010f29 	.word	0x08010f29
 80105d4:	08011b7d 	.word	0x08011b7d
 80105d8:	08010fe1 	.word	0x08010fe1
 80105dc:	08011b7d 	.word	0x08011b7d
 80105e0:	08011b7d 	.word	0x08011b7d
 80105e4:	08011b7d 	.word	0x08011b7d
 80105e8:	0801103d 	.word	0x0801103d
 80105ec:	08011b7d 	.word	0x08011b7d
 80105f0:	08011099 	.word	0x08011099
 80105f4:	08011b7d 	.word	0x08011b7d
 80105f8:	08011b7d 	.word	0x08011b7d
 80105fc:	08011b7d 	.word	0x08011b7d
 8010600:	08011b7d 	.word	0x08011b7d
 8010604:	08011b7d 	.word	0x08011b7d
 8010608:	08011b7d 	.word	0x08011b7d
 801060c:	08011b7d 	.word	0x08011b7d
 8010610:	08011b7d 	.word	0x08011b7d
 8010614:	08011b7d 	.word	0x08011b7d
 8010618:	08011b7d 	.word	0x08011b7d
 801061c:	08011b7d 	.word	0x08011b7d
 8010620:	08011b7d 	.word	0x08011b7d
 8010624:	08011b7d 	.word	0x08011b7d
 8010628:	08011b7d 	.word	0x08011b7d
 801062c:	08010f85 	.word	0x08010f85
 8010630:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 8010634:	2b24      	cmp	r3, #36	@ 0x24
 8010636:	f201 82a1 	bhi.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
 801063a:	a201      	add	r2, pc, #4	@ (adr r2, 8010640 <Zigbee_CallBackProcessing+0x184>)
 801063c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010640:	080111af 	.word	0x080111af
 8010644:	08011b7d 	.word	0x08011b7d
 8010648:	08011207 	.word	0x08011207
 801064c:	08011b7d 	.word	0x08011b7d
 8010650:	0801125f 	.word	0x0801125f
 8010654:	08011b7d 	.word	0x08011b7d
 8010658:	080112b7 	.word	0x080112b7
 801065c:	08011b7d 	.word	0x08011b7d
 8010660:	0801130f 	.word	0x0801130f
 8010664:	08011b7d 	.word	0x08011b7d
 8010668:	08011367 	.word	0x08011367
 801066c:	08011b7d 	.word	0x08011b7d
 8010670:	080113bf 	.word	0x080113bf
 8010674:	08011b7d 	.word	0x08011b7d
 8010678:	08011415 	.word	0x08011415
 801067c:	08011b7d 	.word	0x08011b7d
 8010680:	08011b7d 	.word	0x08011b7d
 8010684:	08011b7d 	.word	0x08011b7d
 8010688:	080110f5 	.word	0x080110f5
 801068c:	08011b7d 	.word	0x08011b7d
 8010690:	0801145f 	.word	0x0801145f
 8010694:	08011b7d 	.word	0x08011b7d
 8010698:	080114d1 	.word	0x080114d1
 801069c:	08011b7d 	.word	0x08011b7d
 80106a0:	0801152b 	.word	0x0801152b
 80106a4:	08011b7d 	.word	0x08011b7d
 80106a8:	08011585 	.word	0x08011585
 80106ac:	08011b7d 	.word	0x08011b7d
 80106b0:	080115df 	.word	0x080115df
 80106b4:	08011b7d 	.word	0x08011b7d
 80106b8:	08011639 	.word	0x08011639
 80106bc:	08011b7d 	.word	0x08011b7d
 80106c0:	08011693 	.word	0x08011693
 80106c4:	08011b7d 	.word	0x08011b7d
 80106c8:	080116ed 	.word	0x080116ed
 80106cc:	08011b7d 	.word	0x08011b7d
 80106d0:	08011747 	.word	0x08011747
 80106d4:	3b0d      	subs	r3, #13
 80106d6:	2b3e      	cmp	r3, #62	@ 0x3e
 80106d8:	f201 8250 	bhi.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
 80106dc:	a201      	add	r2, pc, #4	@ (adr r2, 80106e4 <Zigbee_CallBackProcessing+0x228>)
 80106de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106e2:	bf00      	nop
 80106e4:	080107f5 	.word	0x080107f5
 80106e8:	08011b7d 	.word	0x08011b7d
 80106ec:	08011b7d 	.word	0x08011b7d
 80106f0:	08011b7d 	.word	0x08011b7d
 80106f4:	08011b7d 	.word	0x08011b7d
 80106f8:	0801085b 	.word	0x0801085b
 80106fc:	08011b7d 	.word	0x08011b7d
 8010700:	08011b7d 	.word	0x08011b7d
 8010704:	08011b7d 	.word	0x08011b7d
 8010708:	08011b7d 	.word	0x08011b7d
 801070c:	08011b7d 	.word	0x08011b7d
 8010710:	08011b7d 	.word	0x08011b7d
 8010714:	08011b7d 	.word	0x08011b7d
 8010718:	080108cf 	.word	0x080108cf
 801071c:	08011b7d 	.word	0x08011b7d
 8010720:	08011b7d 	.word	0x08011b7d
 8010724:	0801092b 	.word	0x0801092b
 8010728:	08011b7d 	.word	0x08011b7d
 801072c:	08010993 	.word	0x08010993
 8010730:	08011b7d 	.word	0x08011b7d
 8010734:	080109fb 	.word	0x080109fb
 8010738:	08011b7d 	.word	0x08011b7d
 801073c:	08010a63 	.word	0x08010a63
 8010740:	08011b7d 	.word	0x08011b7d
 8010744:	08011b7d 	.word	0x08011b7d
 8010748:	08010b3d 	.word	0x08010b3d
 801074c:	08011b7d 	.word	0x08011b7d
 8010750:	08011b7d 	.word	0x08011b7d
 8010754:	08010ba5 	.word	0x08010ba5
 8010758:	08011b7d 	.word	0x08011b7d
 801075c:	08010c0d 	.word	0x08010c0d
 8010760:	08011b7d 	.word	0x08011b7d
 8010764:	08011b7d 	.word	0x08011b7d
 8010768:	08011b7d 	.word	0x08011b7d
 801076c:	08010c2b 	.word	0x08010c2b
 8010770:	08011b7d 	.word	0x08011b7d
 8010774:	08011b7d 	.word	0x08011b7d
 8010778:	08011b7d 	.word	0x08011b7d
 801077c:	08010c93 	.word	0x08010c93
 8010780:	08011b7d 	.word	0x08011b7d
 8010784:	08011b7d 	.word	0x08011b7d
 8010788:	08011b7d 	.word	0x08011b7d
 801078c:	08011b7d 	.word	0x08011b7d
 8010790:	08011b7d 	.word	0x08011b7d
 8010794:	08010ce3 	.word	0x08010ce3
 8010798:	08011b7d 	.word	0x08011b7d
 801079c:	08010d3b 	.word	0x08010d3b
 80107a0:	08011b7d 	.word	0x08011b7d
 80107a4:	08010d93 	.word	0x08010d93
 80107a8:	08011b11 	.word	0x08011b11
 80107ac:	08011b7d 	.word	0x08011b7d
 80107b0:	08011b7d 	.word	0x08011b7d
 80107b4:	08011b7d 	.word	0x08011b7d
 80107b8:	08011b7d 	.word	0x08011b7d
 80107bc:	08011b7d 	.word	0x08011b7d
 80107c0:	08011b7d 	.word	0x08011b7d
 80107c4:	08011b7d 	.word	0x08011b7d
 80107c8:	08011b7d 	.word	0x08011b7d
 80107cc:	08011b7d 	.word	0x08011b7d
 80107d0:	08011b7d 	.word	0x08011b7d
 80107d4:	08011b7d 	.word	0x08011b7d
 80107d8:	08011b7d 	.word	0x08011b7d
 80107dc:	08010acb 	.word	0x08010acb
 80107e0:	f5b3 7f93 	cmp.w	r3, #294	@ 0x126
 80107e4:	f081 81ca 	bcs.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
 80107e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80107ec:	f63f af20 	bhi.w	8010630 <Zigbee_CallBackProcessing+0x174>
 80107f0:	f001 b9c4 	b.w	8011b7c <Zigbee_CallBackProcessing+0x16c0>
        case MSG_M0TOM4_ZB_DESTROY_CB:
            zb_ipc_globals.zb = NULL;
 80107f4:	4bbb      	ldr	r3, [pc, #748]	@ (8010ae4 <Zigbee_CallBackProcessing+0x628>)
 80107f6:	2200      	movs	r2, #0
 80107f8:	601a      	str	r2, [r3, #0]
            assert(p_notification->Size == 1);
 80107fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80107fe:	685b      	ldr	r3, [r3, #4]
 8010800:	2b01      	cmp	r3, #1
 8010802:	d006      	beq.n	8010812 <Zigbee_CallBackProcessing+0x356>
 8010804:	4bb8      	ldr	r3, [pc, #736]	@ (8010ae8 <Zigbee_CallBackProcessing+0x62c>)
 8010806:	4ab9      	ldr	r2, [pc, #740]	@ (8010aec <Zigbee_CallBackProcessing+0x630>)
 8010808:	f640 6153 	movw	r1, #3667	@ 0xe53
 801080c:	48b8      	ldr	r0, [pc, #736]	@ (8010af0 <Zigbee_CallBackProcessing+0x634>)
 801080e:	f002 fd4d 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[0];
 8010812:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010816:	689b      	ldr	r3, [r3, #8]
 8010818:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801081c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010820:	2b00      	cmp	r3, #0
 8010822:	f001 81af 	beq.w	8011b84 <Zigbee_CallBackProcessing+0x16c8>
 8010826:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	2b00      	cmp	r3, #0
 801082e:	f001 81a9 	beq.w	8011b84 <Zigbee_CallBackProcessing+0x16c8>
                void (*callback)(void *arg);

                callback = (void (*)(void *arg))info->callback;
 8010832:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010836:	681a      	ldr	r2, [r3, #0]
 8010838:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801083c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010840:	601a      	str	r2, [r3, #0]
                callback(info->arg);
 8010842:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010846:	685a      	ldr	r2, [r3, #4]
 8010848:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801084c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	4610      	mov	r0, r2
 8010854:	4798      	blx	r3
            }
            break;
 8010856:	f001 b995 	b.w	8011b84 <Zigbee_CallBackProcessing+0x16c8>
        case MSG_M0TOM4_FILTER_MSG_CB:
        {
            struct zb_msg_filter_cb_info_t *cb_info;
            enum zb_msg_filter_rc filter_rc;

            assert(p_notification->Size == 3);
 801085a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801085e:	685b      	ldr	r3, [r3, #4]
 8010860:	2b03      	cmp	r3, #3
 8010862:	d006      	beq.n	8010872 <Zigbee_CallBackProcessing+0x3b6>
 8010864:	4ba3      	ldr	r3, [pc, #652]	@ (8010af4 <Zigbee_CallBackProcessing+0x638>)
 8010866:	4aa1      	ldr	r2, [pc, #644]	@ (8010aec <Zigbee_CallBackProcessing+0x630>)
 8010868:	f640 6162 	movw	r1, #3682	@ 0xe62
 801086c:	48a0      	ldr	r0, [pc, #640]	@ (8010af0 <Zigbee_CallBackProcessing+0x634>)
 801086e:	f002 fd1d 	bl	80132ac <__assert_func>
            cb_info = (struct zb_msg_filter_cb_info_t *)p_notification->Data[2];
 8010872:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010876:	691a      	ldr	r2, [r3, #16]
 8010878:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801087c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8010880:	601a      	str	r2, [r3, #0]
            filter_rc = cb_info->callback(zb_ipc_globals.zb, (uint32_t)p_notification->Data[0],
 8010882:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010886:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	685d      	ldr	r5, [r3, #4]
 801088e:	4b95      	ldr	r3, [pc, #596]	@ (8010ae4 <Zigbee_CallBackProcessing+0x628>)
 8010890:	6818      	ldr	r0, [r3, #0]
 8010892:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010896:	6899      	ldr	r1, [r3, #8]
                    (void *)p_notification->Data[1], cb_info->arg);
 8010898:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801089c:	68db      	ldr	r3, [r3, #12]
            filter_rc = cb_info->callback(zb_ipc_globals.zb, (uint32_t)p_notification->Data[0],
 801089e:	461e      	mov	r6, r3
 80108a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80108a4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	689b      	ldr	r3, [r3, #8]
 80108ac:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80108b0:	f2a2 1421 	subw	r4, r2, #289	@ 0x121
 80108b4:	4632      	mov	r2, r6
 80108b6:	47a8      	blx	r5
 80108b8:	4603      	mov	r3, r0
 80108ba:	7023      	strb	r3, [r4, #0]
            retval = (uint32_t)filter_rc;
 80108bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80108c0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80108c4:	781b      	ldrb	r3, [r3, #0]
 80108c6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            break;
 80108ca:	f001 b9b2 	b.w	8011c32 <Zigbee_CallBackProcessing+0x1776>

        case MSG_M0TOM4_TIMER_CB:
        {
            struct ZbTimerT *timer;

            assert(p_notification->Size == 1);
 80108ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80108d2:	685b      	ldr	r3, [r3, #4]
 80108d4:	2b01      	cmp	r3, #1
 80108d6:	d006      	beq.n	80108e6 <Zigbee_CallBackProcessing+0x42a>
 80108d8:	4b83      	ldr	r3, [pc, #524]	@ (8010ae8 <Zigbee_CallBackProcessing+0x62c>)
 80108da:	4a84      	ldr	r2, [pc, #528]	@ (8010aec <Zigbee_CallBackProcessing+0x630>)
 80108dc:	f640 616e 	movw	r1, #3694	@ 0xe6e
 80108e0:	4883      	ldr	r0, [pc, #524]	@ (8010af0 <Zigbee_CallBackProcessing+0x634>)
 80108e2:	f002 fce3 	bl	80132ac <__assert_func>
            timer = (struct ZbTimerT *)p_notification->Data[0];
 80108e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80108ea:	689a      	ldr	r2, [r3, #8]
 80108ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80108f0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80108f4:	601a      	str	r2, [r3, #0]
            if (timer->callback != NULL) {
 80108f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80108fa:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	2b00      	cmp	r3, #0
 8010904:	f001 8140 	beq.w	8011b88 <Zigbee_CallBackProcessing+0x16cc>
                timer->callback(NULL, timer->arg);
 8010908:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801090c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	681b      	ldr	r3, [r3, #0]
 8010914:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010918:	f5a2 728e 	sub.w	r2, r2, #284	@ 0x11c
 801091c:	6812      	ldr	r2, [r2, #0]
 801091e:	6852      	ldr	r2, [r2, #4]
 8010920:	4611      	mov	r1, r2
 8010922:	2000      	movs	r0, #0
 8010924:	4798      	blx	r3
            }
            break;
 8010926:	f001 b92f 	b.w	8011b88 <Zigbee_CallBackProcessing+0x16cc>
        }

        case MSG_M0TOM4_STARTUP_CB:
            assert(p_notification->Size == 2);
 801092a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801092e:	685b      	ldr	r3, [r3, #4]
 8010930:	2b02      	cmp	r3, #2
 8010932:	d006      	beq.n	8010942 <Zigbee_CallBackProcessing+0x486>
 8010934:	4b70      	ldr	r3, [pc, #448]	@ (8010af8 <Zigbee_CallBackProcessing+0x63c>)
 8010936:	4a6d      	ldr	r2, [pc, #436]	@ (8010aec <Zigbee_CallBackProcessing+0x630>)
 8010938:	f640 6177 	movw	r1, #3703	@ 0xe77
 801093c:	486c      	ldr	r0, [pc, #432]	@ (8010af0 <Zigbee_CallBackProcessing+0x634>)
 801093e:	f002 fcb5 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010942:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010946:	68db      	ldr	r3, [r3, #12]
 8010948:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801094c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010950:	2b00      	cmp	r3, #0
 8010952:	f001 811b 	beq.w	8011b8c <Zigbee_CallBackProcessing+0x16d0>
 8010956:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801095a:	681b      	ldr	r3, [r3, #0]
 801095c:	2b00      	cmp	r3, #0
 801095e:	f001 8115 	beq.w	8011b8c <Zigbee_CallBackProcessing+0x16d0>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 8010962:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010966:	681a      	ldr	r2, [r3, #0]
 8010968:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801096c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8010970:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 8010972:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010976:	689b      	ldr	r3, [r3, #8]
 8010978:	b2da      	uxtb	r2, r3
 801097a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801097e:	6859      	ldr	r1, [r3, #4]
 8010980:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010984:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8010988:	681b      	ldr	r3, [r3, #0]
 801098a:	4610      	mov	r0, r2
 801098c:	4798      	blx	r3
            }
            break;
 801098e:	f001 b8fd 	b.w	8011b8c <Zigbee_CallBackProcessing+0x16d0>

        case MSG_M0TOM4_STARTUP_REJOIN_CB:
            assert(p_notification->Size == 2);
 8010992:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010996:	685b      	ldr	r3, [r3, #4]
 8010998:	2b02      	cmp	r3, #2
 801099a:	d006      	beq.n	80109aa <Zigbee_CallBackProcessing+0x4ee>
 801099c:	4b56      	ldr	r3, [pc, #344]	@ (8010af8 <Zigbee_CallBackProcessing+0x63c>)
 801099e:	4a53      	ldr	r2, [pc, #332]	@ (8010aec <Zigbee_CallBackProcessing+0x630>)
 80109a0:	f640 6182 	movw	r1, #3714	@ 0xe82
 80109a4:	4852      	ldr	r0, [pc, #328]	@ (8010af0 <Zigbee_CallBackProcessing+0x634>)
 80109a6:	f002 fc81 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80109aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80109ae:	68db      	ldr	r3, [r3, #12]
 80109b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80109b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	f001 80e9 	beq.w	8011b90 <Zigbee_CallBackProcessing+0x16d4>
 80109be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	f001 80e3 	beq.w	8011b90 <Zigbee_CallBackProcessing+0x16d4>
                void (*callback)(struct ZbNlmeJoinConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeJoinConfT *conf, void *arg))info->callback;
 80109ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80109ce:	681a      	ldr	r2, [r3, #0]
 80109d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80109d4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80109d8:	601a      	str	r2, [r3, #0]
                callback((struct ZbNlmeJoinConfT *)p_notification->Data[0], info->arg);
 80109da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80109de:	689b      	ldr	r3, [r3, #8]
 80109e0:	4618      	mov	r0, r3
 80109e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80109e6:	685a      	ldr	r2, [r3, #4]
 80109e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80109ec:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	4611      	mov	r1, r2
 80109f4:	4798      	blx	r3
            }
            break;
 80109f6:	f001 b8cb 	b.w	8011b90 <Zigbee_CallBackProcessing+0x16d4>

        case MSG_M0TOM4_STARTUP_PERSIST_CB:
            assert(p_notification->Size == 2);
 80109fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80109fe:	685b      	ldr	r3, [r3, #4]
 8010a00:	2b02      	cmp	r3, #2
 8010a02:	d006      	beq.n	8010a12 <Zigbee_CallBackProcessing+0x556>
 8010a04:	4b3c      	ldr	r3, [pc, #240]	@ (8010af8 <Zigbee_CallBackProcessing+0x63c>)
 8010a06:	4a39      	ldr	r2, [pc, #228]	@ (8010aec <Zigbee_CallBackProcessing+0x630>)
 8010a08:	f640 618d 	movw	r1, #3725	@ 0xe8d
 8010a0c:	4838      	ldr	r0, [pc, #224]	@ (8010af0 <Zigbee_CallBackProcessing+0x634>)
 8010a0e:	f002 fc4d 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010a12:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010a16:	68db      	ldr	r3, [r3, #12]
 8010a18:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010a1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	f001 80b7 	beq.w	8011b94 <Zigbee_CallBackProcessing+0x16d8>
 8010a26:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	f001 80b1 	beq.w	8011b94 <Zigbee_CallBackProcessing+0x16d8>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 8010a32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010a36:	681a      	ldr	r2, [r3, #0]
 8010a38:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010a3c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010a40:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 8010a42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010a46:	689b      	ldr	r3, [r3, #8]
 8010a48:	b2da      	uxtb	r2, r3
 8010a4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010a4e:	6859      	ldr	r1, [r3, #4]
 8010a50:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010a54:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	4610      	mov	r0, r2
 8010a5c:	4798      	blx	r3
            }
            break;
 8010a5e:	f001 b899 	b.w	8011b94 <Zigbee_CallBackProcessing+0x16d8>

        case MSG_M0TOM4_STARTUP_FINDBIND_CB:
            assert(p_notification->Size == 2);
 8010a62:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010a66:	685b      	ldr	r3, [r3, #4]
 8010a68:	2b02      	cmp	r3, #2
 8010a6a:	d006      	beq.n	8010a7a <Zigbee_CallBackProcessing+0x5be>
 8010a6c:	4b22      	ldr	r3, [pc, #136]	@ (8010af8 <Zigbee_CallBackProcessing+0x63c>)
 8010a6e:	4a1f      	ldr	r2, [pc, #124]	@ (8010aec <Zigbee_CallBackProcessing+0x630>)
 8010a70:	f640 6198 	movw	r1, #3736	@ 0xe98
 8010a74:	481e      	ldr	r0, [pc, #120]	@ (8010af0 <Zigbee_CallBackProcessing+0x634>)
 8010a76:	f002 fc19 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010a7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010a7e:	68db      	ldr	r3, [r3, #12]
 8010a80:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010a84:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	f001 8085 	beq.w	8011b98 <Zigbee_CallBackProcessing+0x16dc>
 8010a8e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	f001 807f 	beq.w	8011b98 <Zigbee_CallBackProcessing+0x16dc>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 8010a9a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010a9e:	681a      	ldr	r2, [r3, #0]
 8010aa0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010aa4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010aa8:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 8010aaa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010aae:	689b      	ldr	r3, [r3, #8]
 8010ab0:	b2da      	uxtb	r2, r3
 8010ab2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010ab6:	6859      	ldr	r1, [r3, #4]
 8010ab8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010abc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	4610      	mov	r0, r2
 8010ac4:	4798      	blx	r3
            }
            break;
 8010ac6:	f001 b867 	b.w	8011b98 <Zigbee_CallBackProcessing+0x16dc>

        case MSG_M0TOM4_STARTUP_FINDBIND_EP_CB:
            assert(p_notification->Size == 2);
 8010aca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010ace:	685b      	ldr	r3, [r3, #4]
 8010ad0:	2b02      	cmp	r3, #2
 8010ad2:	d013      	beq.n	8010afc <Zigbee_CallBackProcessing+0x640>
 8010ad4:	4b08      	ldr	r3, [pc, #32]	@ (8010af8 <Zigbee_CallBackProcessing+0x63c>)
 8010ad6:	4a05      	ldr	r2, [pc, #20]	@ (8010aec <Zigbee_CallBackProcessing+0x630>)
 8010ad8:	f640 61a3 	movw	r1, #3747	@ 0xea3
 8010adc:	4804      	ldr	r0, [pc, #16]	@ (8010af0 <Zigbee_CallBackProcessing+0x634>)
 8010ade:	f002 fbe5 	bl	80132ac <__assert_func>
 8010ae2:	bf00      	nop
 8010ae4:	200013e4 	.word	0x200013e4
 8010ae8:	08014814 	.word	0x08014814
 8010aec:	08014f18 	.word	0x08014f18
 8010af0:	080147bc 	.word	0x080147bc
 8010af4:	08014830 	.word	0x08014830
 8010af8:	0801484c 	.word	0x0801484c
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010afc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010b00:	68db      	ldr	r3, [r3, #12]
 8010b02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010b06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	f001 8046 	beq.w	8011b9c <Zigbee_CallBackProcessing+0x16e0>
 8010b10:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	f001 8040 	beq.w	8011b9c <Zigbee_CallBackProcessing+0x16e0>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 8010b1c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 8010b24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010b28:	689b      	ldr	r3, [r3, #8]
 8010b2a:	b2da      	uxtb	r2, r3
 8010b2c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b30:	6859      	ldr	r1, [r3, #4]
 8010b32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010b34:	4610      	mov	r0, r2
 8010b36:	4798      	blx	r3
            }
            break;
 8010b38:	f001 b830 	b.w	8011b9c <Zigbee_CallBackProcessing+0x16e0>

        case MSG_M0TOM4_STARTUP_TCSO_CB:
            assert(p_notification->Size == 2);
 8010b3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010b40:	685b      	ldr	r3, [r3, #4]
 8010b42:	2b02      	cmp	r3, #2
 8010b44:	d006      	beq.n	8010b54 <Zigbee_CallBackProcessing+0x698>
 8010b46:	4bc0      	ldr	r3, [pc, #768]	@ (8010e48 <Zigbee_CallBackProcessing+0x98c>)
 8010b48:	4ac0      	ldr	r2, [pc, #768]	@ (8010e4c <Zigbee_CallBackProcessing+0x990>)
 8010b4a:	f640 61ae 	movw	r1, #3758	@ 0xeae
 8010b4e:	48c0      	ldr	r0, [pc, #768]	@ (8010e50 <Zigbee_CallBackProcessing+0x994>)
 8010b50:	f002 fbac 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010b54:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010b58:	68db      	ldr	r3, [r3, #12]
 8010b5a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010b5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	f001 801c 	beq.w	8011ba0 <Zigbee_CallBackProcessing+0x16e4>
 8010b68:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b6c:	681b      	ldr	r3, [r3, #0]
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	f001 8016 	beq.w	8011ba0 <Zigbee_CallBackProcessing+0x16e4>
                void (*callback)(enum ZbTcsoStatusT status, void *arg);

                callback = (void (*)(enum ZbTcsoStatusT status, void *arg))info->callback;
 8010b74:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b78:	681a      	ldr	r2, [r3, #0]
 8010b7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010b7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8010b82:	601a      	str	r2, [r3, #0]
                callback((enum ZbTcsoStatusT)p_notification->Data[0], info->arg);
 8010b84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010b88:	689b      	ldr	r3, [r3, #8]
 8010b8a:	b2da      	uxtb	r2, r3
 8010b8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b90:	6859      	ldr	r1, [r3, #4]
 8010b92:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010b96:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	4610      	mov	r0, r2
 8010b9e:	4798      	blx	r3
            }
            break;
 8010ba0:	f000 bffe 	b.w	8011ba0 <Zigbee_CallBackProcessing+0x16e4>

        case MSG_M0TOM4_STARTUP_TC_REJOIN_CB:
            assert(p_notification->Size == 2);
 8010ba4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010ba8:	685b      	ldr	r3, [r3, #4]
 8010baa:	2b02      	cmp	r3, #2
 8010bac:	d006      	beq.n	8010bbc <Zigbee_CallBackProcessing+0x700>
 8010bae:	4ba6      	ldr	r3, [pc, #664]	@ (8010e48 <Zigbee_CallBackProcessing+0x98c>)
 8010bb0:	4aa6      	ldr	r2, [pc, #664]	@ (8010e4c <Zigbee_CallBackProcessing+0x990>)
 8010bb2:	f640 61b9 	movw	r1, #3769	@ 0xeb9
 8010bb6:	48a6      	ldr	r0, [pc, #664]	@ (8010e50 <Zigbee_CallBackProcessing+0x994>)
 8010bb8:	f002 fb78 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010bbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010bc0:	68db      	ldr	r3, [r3, #12]
 8010bc2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010bc6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	f000 87ea 	beq.w	8011ba4 <Zigbee_CallBackProcessing+0x16e8>
 8010bd0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	f000 87e4 	beq.w	8011ba4 <Zigbee_CallBackProcessing+0x16e8>
                void (*callback)(enum ZbStatusCodeT status, void *arg);

                callback = (void (*)(enum ZbStatusCodeT status, void *arg))info->callback;
 8010bdc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010be0:	681a      	ldr	r2, [r3, #0]
 8010be2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010be6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8010bea:	601a      	str	r2, [r3, #0]
                callback((enum ZbStatusCodeT)p_notification->Data[0], info->arg);
 8010bec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010bf0:	689b      	ldr	r3, [r3, #8]
 8010bf2:	b2da      	uxtb	r2, r3
 8010bf4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010bf8:	6859      	ldr	r1, [r3, #4]
 8010bfa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010bfe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	4610      	mov	r0, r2
 8010c06:	4798      	blx	r3
            }
            break;
 8010c08:	f000 bfcc 	b.w	8011ba4 <Zigbee_CallBackProcessing+0x16e8>

        case MSG_M0TOM4_PERSIST_CB:
            if (zb_persist_cb != NULL) {
 8010c0c:	4b91      	ldr	r3, [pc, #580]	@ (8010e54 <Zigbee_CallBackProcessing+0x998>)
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	f000 87c9 	beq.w	8011ba8 <Zigbee_CallBackProcessing+0x16ec>
                zb_persist_cb(zb_ipc_globals.zb, zb_persist_arg);
 8010c16:	4b8f      	ldr	r3, [pc, #572]	@ (8010e54 <Zigbee_CallBackProcessing+0x998>)
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	4a8f      	ldr	r2, [pc, #572]	@ (8010e58 <Zigbee_CallBackProcessing+0x99c>)
 8010c1c:	6812      	ldr	r2, [r2, #0]
 8010c1e:	498f      	ldr	r1, [pc, #572]	@ (8010e5c <Zigbee_CallBackProcessing+0x9a0>)
 8010c20:	6809      	ldr	r1, [r1, #0]
 8010c22:	4610      	mov	r0, r2
 8010c24:	4798      	blx	r3
            }
            break;
 8010c26:	f000 bfbf 	b.w	8011ba8 <Zigbee_CallBackProcessing+0x16ec>

        case MSG_M0TOM4_ZB_LEAVE_CB:
            assert(p_notification->Size == 2);
 8010c2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010c2e:	685b      	ldr	r3, [r3, #4]
 8010c30:	2b02      	cmp	r3, #2
 8010c32:	d006      	beq.n	8010c42 <Zigbee_CallBackProcessing+0x786>
 8010c34:	4b84      	ldr	r3, [pc, #528]	@ (8010e48 <Zigbee_CallBackProcessing+0x98c>)
 8010c36:	4a85      	ldr	r2, [pc, #532]	@ (8010e4c <Zigbee_CallBackProcessing+0x990>)
 8010c38:	f640 61ca 	movw	r1, #3786	@ 0xeca
 8010c3c:	4884      	ldr	r0, [pc, #528]	@ (8010e50 <Zigbee_CallBackProcessing+0x994>)
 8010c3e:	f002 fb35 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010c42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010c46:	68db      	ldr	r3, [r3, #12]
 8010c48:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010c4c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	f000 87ab 	beq.w	8011bac <Zigbee_CallBackProcessing+0x16f0>
 8010c56:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010c5a:	681b      	ldr	r3, [r3, #0]
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	f000 87a5 	beq.w	8011bac <Zigbee_CallBackProcessing+0x16f0>
                void (*callback)(struct ZbNlmeLeaveConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeLeaveConfT *conf, void *arg))info->callback;
 8010c62:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010c66:	681a      	ldr	r2, [r3, #0]
 8010c68:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010c6c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8010c70:	601a      	str	r2, [r3, #0]
                callback((struct ZbNlmeLeaveConfT *)p_notification->Data[0], info->arg);
 8010c72:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010c76:	689b      	ldr	r3, [r3, #8]
 8010c78:	4618      	mov	r0, r3
 8010c7a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010c7e:	685a      	ldr	r2, [r3, #4]
 8010c80:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010c84:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	4611      	mov	r1, r2
 8010c8c:	4798      	blx	r3
            }
            break;
 8010c8e:	f000 bf8d 	b.w	8011bac <Zigbee_CallBackProcessing+0x16f0>

        case MSG_M0TOM4_ZB_STATE_PAUSE_CB:
            assert(p_notification->Size == 1);
 8010c92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010c96:	685b      	ldr	r3, [r3, #4]
 8010c98:	2b01      	cmp	r3, #1
 8010c9a:	d006      	beq.n	8010caa <Zigbee_CallBackProcessing+0x7ee>
 8010c9c:	4b70      	ldr	r3, [pc, #448]	@ (8010e60 <Zigbee_CallBackProcessing+0x9a4>)
 8010c9e:	4a6b      	ldr	r2, [pc, #428]	@ (8010e4c <Zigbee_CallBackProcessing+0x990>)
 8010ca0:	f640 61d5 	movw	r1, #3797	@ 0xed5
 8010ca4:	486a      	ldr	r0, [pc, #424]	@ (8010e50 <Zigbee_CallBackProcessing+0x994>)
 8010ca6:	f002 fb01 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[0];
 8010caa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010cae:	689b      	ldr	r3, [r3, #8]
 8010cb0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010cb4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	f000 8779 	beq.w	8011bb0 <Zigbee_CallBackProcessing+0x16f4>
 8010cbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	f000 8773 	beq.w	8011bb0 <Zigbee_CallBackProcessing+0x16f4>
                void (*callback)(void *arg);

                callback = (void (*)(void *arg))info->callback;
 8010cca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	637b      	str	r3, [r7, #52]	@ 0x34
                callback(info->arg);
 8010cd2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010cd6:	685a      	ldr	r2, [r3, #4]
 8010cd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cda:	4610      	mov	r0, r2
 8010cdc:	4798      	blx	r3
            }
            break;
 8010cde:	f000 bf67 	b.w	8011bb0 <Zigbee_CallBackProcessing+0x16f4>

        /* void (*callback)(struct ZbTlGetGroupIdsRspCmd *rsp, void *arg) */
        case MSG_M0TOM4_ZCL_TL_GET_GRP_CB:
            assert(p_notification->Size == 2);
 8010ce2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010ce6:	685b      	ldr	r3, [r3, #4]
 8010ce8:	2b02      	cmp	r3, #2
 8010cea:	d006      	beq.n	8010cfa <Zigbee_CallBackProcessing+0x83e>
 8010cec:	4b56      	ldr	r3, [pc, #344]	@ (8010e48 <Zigbee_CallBackProcessing+0x98c>)
 8010cee:	4a57      	ldr	r2, [pc, #348]	@ (8010e4c <Zigbee_CallBackProcessing+0x990>)
 8010cf0:	f640 61e1 	movw	r1, #3809	@ 0xee1
 8010cf4:	4856      	ldr	r0, [pc, #344]	@ (8010e50 <Zigbee_CallBackProcessing+0x994>)
 8010cf6:	f002 fad9 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010cfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010cfe:	68db      	ldr	r3, [r3, #12]
 8010d00:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010d04:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	f000 8753 	beq.w	8011bb4 <Zigbee_CallBackProcessing+0x16f8>
 8010d0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	f000 874d 	beq.w	8011bb4 <Zigbee_CallBackProcessing+0x16f8>
                void (*callback)(struct ZbTlGetGroupIdsRspCmd *rsp, void *arg);

                callback = (void (*)(struct ZbTlGetGroupIdsRspCmd *rsp, void *arg))info->callback;
 8010d1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	63bb      	str	r3, [r7, #56]	@ 0x38
                callback((struct ZbTlGetGroupIdsRspCmd *)p_notification->Data[0], info->arg);
 8010d22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010d26:	689b      	ldr	r3, [r3, #8]
 8010d28:	4618      	mov	r0, r3
 8010d2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010d2e:	685a      	ldr	r2, [r3, #4]
 8010d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d32:	4611      	mov	r1, r2
 8010d34:	4798      	blx	r3
            }
            break;
 8010d36:	f000 bf3d 	b.w	8011bb4 <Zigbee_CallBackProcessing+0x16f8>

        /* void (*callback)(struct ZbTlGetEpListRspCmd *rsp, void *arg) */
        case MSG_M0TOM4_ZCL_TL_GET_EPLIST_CB:
            assert(p_notification->Size == 2);
 8010d3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010d3e:	685b      	ldr	r3, [r3, #4]
 8010d40:	2b02      	cmp	r3, #2
 8010d42:	d006      	beq.n	8010d52 <Zigbee_CallBackProcessing+0x896>
 8010d44:	4b40      	ldr	r3, [pc, #256]	@ (8010e48 <Zigbee_CallBackProcessing+0x98c>)
 8010d46:	4a41      	ldr	r2, [pc, #260]	@ (8010e4c <Zigbee_CallBackProcessing+0x990>)
 8010d48:	f640 61ed 	movw	r1, #3821	@ 0xeed
 8010d4c:	4840      	ldr	r0, [pc, #256]	@ (8010e50 <Zigbee_CallBackProcessing+0x994>)
 8010d4e:	f002 faad 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010d52:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010d56:	68db      	ldr	r3, [r3, #12]
 8010d58:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010d5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	f000 8729 	beq.w	8011bb8 <Zigbee_CallBackProcessing+0x16fc>
 8010d66:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010d6a:	681b      	ldr	r3, [r3, #0]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	f000 8723 	beq.w	8011bb8 <Zigbee_CallBackProcessing+0x16fc>
                void (*callback)(struct ZbTlGetEpListRspCmd *rsp, void *arg);

                callback = (void (*)(struct ZbTlGetEpListRspCmd *rsp, void *arg))info->callback;
 8010d72:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
                callback((struct ZbTlGetEpListRspCmd *)p_notification->Data[0], info->arg);
 8010d7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010d7e:	689b      	ldr	r3, [r3, #8]
 8010d80:	4618      	mov	r0, r3
 8010d82:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010d86:	685a      	ldr	r2, [r3, #4]
 8010d88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d8a:	4611      	mov	r1, r2
 8010d8c:	4798      	blx	r3
            }
            break;
 8010d8e:	f000 bf13 	b.w	8011bb8 <Zigbee_CallBackProcessing+0x16fc>

        /* void (*callback)(struct ZbZclCommandRspT *zcl_rsp, void *arg) */
        case MSG_M0TOM4_ZCL_TL_SEND_EPINFO_CB:
            assert(p_notification->Size == 2);
 8010d92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010d96:	685b      	ldr	r3, [r3, #4]
 8010d98:	2b02      	cmp	r3, #2
 8010d9a:	d006      	beq.n	8010daa <Zigbee_CallBackProcessing+0x8ee>
 8010d9c:	4b2a      	ldr	r3, [pc, #168]	@ (8010e48 <Zigbee_CallBackProcessing+0x98c>)
 8010d9e:	4a2b      	ldr	r2, [pc, #172]	@ (8010e4c <Zigbee_CallBackProcessing+0x990>)
 8010da0:	f640 61f9 	movw	r1, #3833	@ 0xef9
 8010da4:	482a      	ldr	r0, [pc, #168]	@ (8010e50 <Zigbee_CallBackProcessing+0x994>)
 8010da6:	f002 fa81 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010daa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010dae:	68db      	ldr	r3, [r3, #12]
 8010db0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010db4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	f000 86ff 	beq.w	8011bbc <Zigbee_CallBackProcessing+0x1700>
 8010dbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	f000 86f9 	beq.w	8011bbc <Zigbee_CallBackProcessing+0x1700>
                void (*callback)(struct ZbZclCommandRspT *rsp, void *arg);

                callback = (void (*)(struct ZbZclCommandRspT *rsp, void *arg))info->callback;
 8010dca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	643b      	str	r3, [r7, #64]	@ 0x40
                callback((struct ZbZclCommandRspT *)p_notification->Data[0], info->arg);
 8010dd2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010dd6:	689b      	ldr	r3, [r3, #8]
 8010dd8:	4618      	mov	r0, r3
 8010dda:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010dde:	685a      	ldr	r2, [r3, #4]
 8010de0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010de2:	4611      	mov	r1, r2
 8010de4:	4798      	blx	r3
            }
            break;
 8010de6:	f000 bee9 	b.w	8011bbc <Zigbee_CallBackProcessing+0x1700>

        case MSG_M0TOM4_APSDE_DATA_REQ_CB:
            assert(p_notification->Size == 2);
 8010dea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010dee:	685b      	ldr	r3, [r3, #4]
 8010df0:	2b02      	cmp	r3, #2
 8010df2:	d006      	beq.n	8010e02 <Zigbee_CallBackProcessing+0x946>
 8010df4:	4b14      	ldr	r3, [pc, #80]	@ (8010e48 <Zigbee_CallBackProcessing+0x98c>)
 8010df6:	4a15      	ldr	r2, [pc, #84]	@ (8010e4c <Zigbee_CallBackProcessing+0x990>)
 8010df8:	f640 7104 	movw	r1, #3844	@ 0xf04
 8010dfc:	4814      	ldr	r0, [pc, #80]	@ (8010e50 <Zigbee_CallBackProcessing+0x994>)
 8010dfe:	f002 fa55 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010e02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010e06:	68db      	ldr	r3, [r3, #12]
 8010e08:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010e0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	f000 86d5 	beq.w	8011bc0 <Zigbee_CallBackProcessing+0x1704>
 8010e16:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	f000 86cf 	beq.w	8011bc0 <Zigbee_CallBackProcessing+0x1704>
                void (*callback)(struct ZbApsdeDataConfT *conf, void *arg);

                callback = (void (*)(struct ZbApsdeDataConfT *conf, void *arg))info->callback;
 8010e22:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
                callback((struct ZbApsdeDataConfT *)p_notification->Data[0], info->arg);
 8010e2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010e30:	689b      	ldr	r3, [r3, #8]
 8010e32:	4618      	mov	r0, r3
 8010e34:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010e38:	685a      	ldr	r2, [r3, #4]
 8010e3a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8010e3e:	4611      	mov	r1, r2
 8010e40:	4798      	blx	r3
            }
            break;
 8010e42:	f000 bebd 	b.w	8011bc0 <Zigbee_CallBackProcessing+0x1704>
 8010e46:	bf00      	nop
 8010e48:	0801484c 	.word	0x0801484c
 8010e4c:	08014f18 	.word	0x08014f18
 8010e50:	080147bc 	.word	0x080147bc
 8010e54:	200013d4 	.word	0x200013d4
 8010e58:	200013e4 	.word	0x200013e4
 8010e5c:	200013d8 	.word	0x200013d8
 8010e60:	08014814 	.word	0x08014814

        case MSG_M0TOM4_APS_FILTER_ENDPOINT_CB:
        {
            struct ZbApsdeDataIndT *data_ind;
            struct aps_filter_cb_t *aps_filter_cb;
            int err = ZB_APS_FILTER_CONTINUE;
 8010e64:	2300      	movs	r3, #0
 8010e66:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120

            assert(p_notification->Size == 2);
 8010e6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010e6e:	685b      	ldr	r3, [r3, #4]
 8010e70:	2b02      	cmp	r3, #2
 8010e72:	d006      	beq.n	8010e82 <Zigbee_CallBackProcessing+0x9c6>
 8010e74:	4bc6      	ldr	r3, [pc, #792]	@ (8011190 <Zigbee_CallBackProcessing+0xcd4>)
 8010e76:	4ac7      	ldr	r2, [pc, #796]	@ (8011194 <Zigbee_CallBackProcessing+0xcd8>)
 8010e78:	f640 7114 	movw	r1, #3860	@ 0xf14
 8010e7c:	48c6      	ldr	r0, [pc, #792]	@ (8011198 <Zigbee_CallBackProcessing+0xcdc>)
 8010e7e:	f002 fa15 	bl	80132ac <__assert_func>
            data_ind = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 8010e82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010e86:	689b      	ldr	r3, [r3, #8]
 8010e88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
            aps_filter_cb = (struct aps_filter_cb_t *)p_notification->Data[1];
 8010e8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010e90:	68db      	ldr	r3, [r3, #12]
 8010e92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
            if (aps_filter_cb->callback != NULL) {
 8010e96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010e9a:	685b      	ldr	r3, [r3, #4]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d00b      	beq.n	8010eb8 <Zigbee_CallBackProcessing+0x9fc>
                err = aps_filter_cb->callback(data_ind, aps_filter_cb->cb_arg);
 8010ea0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010ea4:	685b      	ldr	r3, [r3, #4]
 8010ea6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010eaa:	6892      	ldr	r2, [r2, #8]
 8010eac:	4611      	mov	r1, r2
 8010eae:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8010eb2:	4798      	blx	r3
 8010eb4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
            }
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8010eb8:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8010ebc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010ec0:	60da      	str	r2, [r3, #12]
            break;
 8010ec2:	f000 beb6 	b.w	8011c32 <Zigbee_CallBackProcessing+0x1776>

        case MSG_M0TOM4_APS_FILTER_CLUSTER_CB:
        {
            struct ZbApsdeDataIndT *data_ind;
            struct aps_filter_cb_t *aps_filter_cb;
            int err = ZB_APS_FILTER_CONTINUE;
 8010ec6:	2300      	movs	r3, #0
 8010ec8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

            assert(p_notification->Size == 2);
 8010ecc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010ed0:	685b      	ldr	r3, [r3, #4]
 8010ed2:	2b02      	cmp	r3, #2
 8010ed4:	d006      	beq.n	8010ee4 <Zigbee_CallBackProcessing+0xa28>
 8010ed6:	4bae      	ldr	r3, [pc, #696]	@ (8011190 <Zigbee_CallBackProcessing+0xcd4>)
 8010ed8:	4aae      	ldr	r2, [pc, #696]	@ (8011194 <Zigbee_CallBackProcessing+0xcd8>)
 8010eda:	f640 7125 	movw	r1, #3877	@ 0xf25
 8010ede:	48ae      	ldr	r0, [pc, #696]	@ (8011198 <Zigbee_CallBackProcessing+0xcdc>)
 8010ee0:	f002 f9e4 	bl	80132ac <__assert_func>
            data_ind = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 8010ee4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010ee8:	689b      	ldr	r3, [r3, #8]
 8010eea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            aps_filter_cb = (struct aps_filter_cb_t *)p_notification->Data[1];
 8010eee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010ef2:	68db      	ldr	r3, [r3, #12]
 8010ef4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
            if (aps_filter_cb->callback != NULL) {
 8010ef8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8010efc:	685b      	ldr	r3, [r3, #4]
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d00b      	beq.n	8010f1a <Zigbee_CallBackProcessing+0xa5e>
                err = aps_filter_cb->callback(data_ind, aps_filter_cb->cb_arg);
 8010f02:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8010f06:	685b      	ldr	r3, [r3, #4]
 8010f08:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8010f0c:	6892      	ldr	r2, [r2, #8]
 8010f0e:	4611      	mov	r1, r2
 8010f10:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8010f14:	4798      	blx	r3
 8010f16:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
            }
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8010f1a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8010f1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010f22:	60da      	str	r2, [r3, #12]
            break;
 8010f24:	f000 be85 	b.w	8011c32 <Zigbee_CallBackProcessing+0x1776>
        }

        case MSG_M0TOM4_NLME_NET_DISC_CB:
            assert(p_notification->Size == 2);
 8010f28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010f2c:	685b      	ldr	r3, [r3, #4]
 8010f2e:	2b02      	cmp	r3, #2
 8010f30:	d006      	beq.n	8010f40 <Zigbee_CallBackProcessing+0xa84>
 8010f32:	4b97      	ldr	r3, [pc, #604]	@ (8011190 <Zigbee_CallBackProcessing+0xcd4>)
 8010f34:	4a97      	ldr	r2, [pc, #604]	@ (8011194 <Zigbee_CallBackProcessing+0xcd8>)
 8010f36:	f640 7131 	movw	r1, #3889	@ 0xf31
 8010f3a:	4897      	ldr	r0, [pc, #604]	@ (8011198 <Zigbee_CallBackProcessing+0xcdc>)
 8010f3c:	f002 f9b6 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010f40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010f44:	68db      	ldr	r3, [r3, #12]
 8010f46:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010f4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	f000 8638 	beq.w	8011bc4 <Zigbee_CallBackProcessing+0x1708>
 8010f54:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	f000 8632 	beq.w	8011bc4 <Zigbee_CallBackProcessing+0x1708>
                void (*callback)(struct ZbNlmeNetDiscConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeNetDiscConfT *conf, void *arg))info->callback;
 8010f60:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                callback((struct ZbNlmeNetDiscConfT *)p_notification->Data[0], info->arg);
 8010f6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010f6e:	689b      	ldr	r3, [r3, #8]
 8010f70:	4618      	mov	r0, r3
 8010f72:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010f76:	685a      	ldr	r2, [r3, #4]
 8010f78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8010f7c:	4611      	mov	r1, r2
 8010f7e:	4798      	blx	r3
            }
            break;
 8010f80:	f000 be20 	b.w	8011bc4 <Zigbee_CallBackProcessing+0x1708>

#ifndef CONFIG_ZB_ENDNODE
        case MSG_M0TOM4_NLME_ED_SCAN_CB:
            assert(p_notification->Size == 2);
 8010f84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010f88:	685b      	ldr	r3, [r3, #4]
 8010f8a:	2b02      	cmp	r3, #2
 8010f8c:	d006      	beq.n	8010f9c <Zigbee_CallBackProcessing+0xae0>
 8010f8e:	4b80      	ldr	r3, [pc, #512]	@ (8011190 <Zigbee_CallBackProcessing+0xcd4>)
 8010f90:	4a80      	ldr	r2, [pc, #512]	@ (8011194 <Zigbee_CallBackProcessing+0xcd8>)
 8010f92:	f640 713d 	movw	r1, #3901	@ 0xf3d
 8010f96:	4880      	ldr	r0, [pc, #512]	@ (8011198 <Zigbee_CallBackProcessing+0xcdc>)
 8010f98:	f002 f988 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010f9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010fa0:	68db      	ldr	r3, [r3, #12]
 8010fa2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8010fa6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	f000 860c 	beq.w	8011bc8 <Zigbee_CallBackProcessing+0x170c>
 8010fb0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	f000 8606 	beq.w	8011bc8 <Zigbee_CallBackProcessing+0x170c>
                void (*callback)(struct ZbNlmeEdScanConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeEdScanConfT *conf, void *arg))info->callback;
 8010fbc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010fc0:	681b      	ldr	r3, [r3, #0]
 8010fc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                callback((struct ZbNlmeEdScanConfT *)p_notification->Data[0], info->arg);
 8010fc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010fca:	689b      	ldr	r3, [r3, #8]
 8010fcc:	4618      	mov	r0, r3
 8010fce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010fd2:	685a      	ldr	r2, [r3, #4]
 8010fd4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8010fd8:	4611      	mov	r1, r2
 8010fda:	4798      	blx	r3
            }
            break;
 8010fdc:	f000 bdf4 	b.w	8011bc8 <Zigbee_CallBackProcessing+0x170c>
#endif

        case MSG_M0TOM4_NLME_LEAVE_CB:
            assert(p_notification->Size == 2);
 8010fe0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010fe4:	685b      	ldr	r3, [r3, #4]
 8010fe6:	2b02      	cmp	r3, #2
 8010fe8:	d006      	beq.n	8010ff8 <Zigbee_CallBackProcessing+0xb3c>
 8010fea:	4b69      	ldr	r3, [pc, #420]	@ (8011190 <Zigbee_CallBackProcessing+0xcd4>)
 8010fec:	4a69      	ldr	r2, [pc, #420]	@ (8011194 <Zigbee_CallBackProcessing+0xcd8>)
 8010fee:	f640 7149 	movw	r1, #3913	@ 0xf49
 8010ff2:	4869      	ldr	r0, [pc, #420]	@ (8011198 <Zigbee_CallBackProcessing+0xcdc>)
 8010ff4:	f002 f95a 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8010ff8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8010ffc:	68db      	ldr	r3, [r3, #12]
 8010ffe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8011002:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011006:	2b00      	cmp	r3, #0
 8011008:	f000 85e0 	beq.w	8011bcc <Zigbee_CallBackProcessing+0x1710>
 801100c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	2b00      	cmp	r3, #0
 8011014:	f000 85da 	beq.w	8011bcc <Zigbee_CallBackProcessing+0x1710>
                void (*callback)(struct ZbNlmeLeaveConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeLeaveConfT *conf, void *arg))info->callback;
 8011018:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801101c:	681b      	ldr	r3, [r3, #0]
 801101e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
                callback((struct ZbNlmeLeaveConfT *)p_notification->Data[0], info->arg);
 8011022:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011026:	689b      	ldr	r3, [r3, #8]
 8011028:	4618      	mov	r0, r3
 801102a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801102e:	685a      	ldr	r2, [r3, #4]
 8011030:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8011034:	4611      	mov	r1, r2
 8011036:	4798      	blx	r3
            }
            break;
 8011038:	f000 bdc8 	b.w	8011bcc <Zigbee_CallBackProcessing+0x1710>

        case MSG_M0TOM4_NLME_SYNC_CB:
            assert(p_notification->Size == 2);
 801103c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011040:	685b      	ldr	r3, [r3, #4]
 8011042:	2b02      	cmp	r3, #2
 8011044:	d006      	beq.n	8011054 <Zigbee_CallBackProcessing+0xb98>
 8011046:	4b52      	ldr	r3, [pc, #328]	@ (8011190 <Zigbee_CallBackProcessing+0xcd4>)
 8011048:	4a52      	ldr	r2, [pc, #328]	@ (8011194 <Zigbee_CallBackProcessing+0xcd8>)
 801104a:	f640 7154 	movw	r1, #3924	@ 0xf54
 801104e:	4852      	ldr	r0, [pc, #328]	@ (8011198 <Zigbee_CallBackProcessing+0xcdc>)
 8011050:	f002 f92c 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8011054:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011058:	68db      	ldr	r3, [r3, #12]
 801105a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801105e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011062:	2b00      	cmp	r3, #0
 8011064:	f000 85b4 	beq.w	8011bd0 <Zigbee_CallBackProcessing+0x1714>
 8011068:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801106c:	681b      	ldr	r3, [r3, #0]
 801106e:	2b00      	cmp	r3, #0
 8011070:	f000 85ae 	beq.w	8011bd0 <Zigbee_CallBackProcessing+0x1714>
                void (*callback)(struct ZbNlmeSyncConfT *conf, void *arg);

                callback = (void (*)(struct ZbNlmeSyncConfT *discConf, void *arg))info->callback;
 8011074:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                callback((struct ZbNlmeSyncConfT *)p_notification->Data[0], info->arg);
 801107e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011082:	689b      	ldr	r3, [r3, #8]
 8011084:	4618      	mov	r0, r3
 8011086:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801108a:	685a      	ldr	r2, [r3, #4]
 801108c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8011090:	4611      	mov	r1, r2
 8011092:	4798      	blx	r3
            }
            break;
 8011094:	f000 bd9c 	b.w	8011bd0 <Zigbee_CallBackProcessing+0x1714>

        case MSG_M0TOM4_NLME_ROUTE_DISC_CB:
            assert(p_notification->Size == 2);
 8011098:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801109c:	685b      	ldr	r3, [r3, #4]
 801109e:	2b02      	cmp	r3, #2
 80110a0:	d006      	beq.n	80110b0 <Zigbee_CallBackProcessing+0xbf4>
 80110a2:	4b3b      	ldr	r3, [pc, #236]	@ (8011190 <Zigbee_CallBackProcessing+0xcd4>)
 80110a4:	4a3b      	ldr	r2, [pc, #236]	@ (8011194 <Zigbee_CallBackProcessing+0xcd8>)
 80110a6:	f640 715f 	movw	r1, #3935	@ 0xf5f
 80110aa:	483b      	ldr	r0, [pc, #236]	@ (8011198 <Zigbee_CallBackProcessing+0xcdc>)
 80110ac:	f002 f8fe 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80110b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80110b4:	68db      	ldr	r3, [r3, #12]
 80110b6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80110ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80110be:	2b00      	cmp	r3, #0
 80110c0:	f000 8588 	beq.w	8011bd4 <Zigbee_CallBackProcessing+0x1718>
 80110c4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	f000 8582 	beq.w	8011bd4 <Zigbee_CallBackProcessing+0x1718>
                void (*callback)(struct ZbNlmeRouteDiscConfT *discConf, void *cbarg);

                callback = (void (*)(struct ZbNlmeRouteDiscConfT *discConf, void *cbarg))info->callback;
 80110d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80110d4:	681b      	ldr	r3, [r3, #0]
 80110d6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
                callback((struct ZbNlmeRouteDiscConfT *)p_notification->Data[0], info->arg);
 80110da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80110de:	689b      	ldr	r3, [r3, #8]
 80110e0:	4618      	mov	r0, r3
 80110e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80110e6:	685a      	ldr	r2, [r3, #4]
 80110e8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80110ec:	4611      	mov	r1, r2
 80110ee:	4798      	blx	r3
            }
            break;
 80110f0:	f000 bd70 	b.w	8011bd4 <Zigbee_CallBackProcessing+0x1718>

        case MSG_M0TOM4_ZDO_DEVICE_ANNCE_FILTER_CB:
        {
            struct zdo_filter_cb_info_t *cb_info;

            assert(p_notification->Size == 3);
 80110f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80110f8:	685b      	ldr	r3, [r3, #4]
 80110fa:	2b03      	cmp	r3, #3
 80110fc:	d006      	beq.n	801110c <Zigbee_CallBackProcessing+0xc50>
 80110fe:	4b27      	ldr	r3, [pc, #156]	@ (801119c <Zigbee_CallBackProcessing+0xce0>)
 8011100:	4a24      	ldr	r2, [pc, #144]	@ (8011194 <Zigbee_CallBackProcessing+0xcd8>)
 8011102:	f640 716d 	movw	r1, #3949	@ 0xf6d
 8011106:	4824      	ldr	r0, [pc, #144]	@ (8011198 <Zigbee_CallBackProcessing+0xcdc>)
 8011108:	f002 f8d0 	bl	80132ac <__assert_func>
            cb_info = (void *)p_notification->Data[2];
 801110c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011110:	691b      	ldr	r3, [r3, #16]
 8011112:	67fb      	str	r3, [r7, #124]	@ 0x7c
            if ((cb_info != NULL) && (cb_info->callback != NULL)) {
 8011114:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011116:	2b00      	cmp	r3, #0
 8011118:	f000 855e 	beq.w	8011bd8 <Zigbee_CallBackProcessing+0x171c>
 801111c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801111e:	685b      	ldr	r3, [r3, #4]
 8011120:	2b00      	cmp	r3, #0
 8011122:	f000 8559 	beq.w	8011bd8 <Zigbee_CallBackProcessing+0x171c>
                struct ZbZdoDeviceAnnceT *msg;
                uint8_t seqno;
                unsigned int i;
                int (*callback)(struct ZigBeeT *zb, struct ZbZdoDeviceAnnceT *annce, uint8_t seqno, void *arg);

                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 8011126:	2300      	movs	r3, #0
 8011128:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 801112c:	e02a      	b.n	8011184 <Zigbee_CallBackProcessing+0xcc8>
                    /* Find the matching filter callback */
                    if (cb_info != &zdo_filter_cb_list[i]) {
 801112e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8011132:	4613      	mov	r3, r2
 8011134:	005b      	lsls	r3, r3, #1
 8011136:	4413      	add	r3, r2
 8011138:	009b      	lsls	r3, r3, #2
 801113a:	4a19      	ldr	r2, [pc, #100]	@ (80111a0 <Zigbee_CallBackProcessing+0xce4>)
 801113c:	4413      	add	r3, r2
 801113e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8011140:	429a      	cmp	r2, r3
 8011142:	d119      	bne.n	8011178 <Zigbee_CallBackProcessing+0xcbc>
                        continue;
                    }
                    if (cb_info->filter == NULL) {
 8011144:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011146:	681b      	ldr	r3, [r3, #0]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d02d      	beq.n	80111a8 <Zigbee_CallBackProcessing+0xcec>
                        /* Shouldn't get here */
                        break;
                    }
                    /* Call the Device Annce callback */
                    msg = (struct ZbZdoDeviceAnnceT *)p_notification->Data[0];
 801114c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011150:	689b      	ldr	r3, [r3, #8]
 8011152:	67bb      	str	r3, [r7, #120]	@ 0x78
                    seqno = (uint8_t)p_notification->Data[1];
 8011154:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011158:	68db      	ldr	r3, [r3, #12]
 801115a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
                    callback = (int (*)(struct ZigBeeT *zb, struct ZbZdoDeviceAnnceT *annce, uint8_t seqno, void *arg))cb_info->callback;
 801115e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011160:	685b      	ldr	r3, [r3, #4]
 8011162:	673b      	str	r3, [r7, #112]	@ 0x70
                    callback(zb_ipc_globals.zb, msg, seqno, cb_info->arg);
 8011164:	4b0f      	ldr	r3, [pc, #60]	@ (80111a4 <Zigbee_CallBackProcessing+0xce8>)
 8011166:	6818      	ldr	r0, [r3, #0]
 8011168:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801116a:	689b      	ldr	r3, [r3, #8]
 801116c:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 8011170:	6f3c      	ldr	r4, [r7, #112]	@ 0x70
 8011172:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8011174:	47a0      	blx	r4
                    break;
 8011176:	e018      	b.n	80111aa <Zigbee_CallBackProcessing+0xcee>
                        continue;
 8011178:	bf00      	nop
                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 801117a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 801117e:	3301      	adds	r3, #1
 8011180:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8011184:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8011188:	2b07      	cmp	r3, #7
 801118a:	d9d0      	bls.n	801112e <Zigbee_CallBackProcessing+0xc72>
                }
            }
            break;
 801118c:	f000 bd24 	b.w	8011bd8 <Zigbee_CallBackProcessing+0x171c>
 8011190:	0801484c 	.word	0x0801484c
 8011194:	08014f18 	.word	0x08014f18
 8011198:	080147bc 	.word	0x080147bc
 801119c:	08014830 	.word	0x08014830
 80111a0:	20001578 	.word	0x20001578
 80111a4:	200013e4 	.word	0x200013e4
                        break;
 80111a8:	bf00      	nop
            break;
 80111aa:	f000 bd15 	b.w	8011bd8 <Zigbee_CallBackProcessing+0x171c>
        }

        case MSG_M0TOM4_ZDO_NWK_ADDR_CB:
            assert(p_notification->Size == 2);
 80111ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80111b2:	685b      	ldr	r3, [r3, #4]
 80111b4:	2b02      	cmp	r3, #2
 80111b6:	d006      	beq.n	80111c6 <Zigbee_CallBackProcessing+0xd0a>
 80111b8:	4bbf      	ldr	r3, [pc, #764]	@ (80114b8 <Zigbee_CallBackProcessing+0xffc>)
 80111ba:	4ac0      	ldr	r2, [pc, #768]	@ (80114bc <Zigbee_CallBackProcessing+0x1000>)
 80111bc:	f640 718a 	movw	r1, #3978	@ 0xf8a
 80111c0:	48bf      	ldr	r0, [pc, #764]	@ (80114c0 <Zigbee_CallBackProcessing+0x1004>)
 80111c2:	f002 f873 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80111c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80111ca:	68db      	ldr	r3, [r3, #12]
 80111cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80111d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	f000 8501 	beq.w	8011bdc <Zigbee_CallBackProcessing+0x1720>
 80111da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	f000 84fb 	beq.w	8011bdc <Zigbee_CallBackProcessing+0x1720>
                void (*callback)(struct ZbZdoNwkAddrRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoNwkAddrRspT *rsp, void *cbarg))info->callback;
 80111e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	653b      	str	r3, [r7, #80]	@ 0x50
                callback((struct ZbZdoNwkAddrRspT *)p_notification->Data[0], info->arg);
 80111ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80111f2:	689b      	ldr	r3, [r3, #8]
 80111f4:	4618      	mov	r0, r3
 80111f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80111fa:	685a      	ldr	r2, [r3, #4]
 80111fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80111fe:	4611      	mov	r1, r2
 8011200:	4798      	blx	r3
            }
            break;
 8011202:	f000 bceb 	b.w	8011bdc <Zigbee_CallBackProcessing+0x1720>

        case MSG_M0TOM4_ZDO_IEEE_ADDR_CB:
            assert(p_notification->Size == 2);
 8011206:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801120a:	685b      	ldr	r3, [r3, #4]
 801120c:	2b02      	cmp	r3, #2
 801120e:	d006      	beq.n	801121e <Zigbee_CallBackProcessing+0xd62>
 8011210:	4ba9      	ldr	r3, [pc, #676]	@ (80114b8 <Zigbee_CallBackProcessing+0xffc>)
 8011212:	4aaa      	ldr	r2, [pc, #680]	@ (80114bc <Zigbee_CallBackProcessing+0x1000>)
 8011214:	f640 7195 	movw	r1, #3989	@ 0xf95
 8011218:	48a9      	ldr	r0, [pc, #676]	@ (80114c0 <Zigbee_CallBackProcessing+0x1004>)
 801121a:	f002 f847 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801121e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011222:	68db      	ldr	r3, [r3, #12]
 8011224:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8011228:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801122c:	2b00      	cmp	r3, #0
 801122e:	f000 84d7 	beq.w	8011be0 <Zigbee_CallBackProcessing+0x1724>
 8011232:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011236:	681b      	ldr	r3, [r3, #0]
 8011238:	2b00      	cmp	r3, #0
 801123a:	f000 84d1 	beq.w	8011be0 <Zigbee_CallBackProcessing+0x1724>
                void (*callback)(struct ZbZdoIeeeAddrRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoIeeeAddrRspT *rsp, void *cbarg))info->callback;
 801123e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	657b      	str	r3, [r7, #84]	@ 0x54
                callback((struct ZbZdoIeeeAddrRspT *)p_notification->Data[0], info->arg);
 8011246:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801124a:	689b      	ldr	r3, [r3, #8]
 801124c:	4618      	mov	r0, r3
 801124e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011252:	685a      	ldr	r2, [r3, #4]
 8011254:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011256:	4611      	mov	r1, r2
 8011258:	4798      	blx	r3
            }
            break;
 801125a:	f000 bcc1 	b.w	8011be0 <Zigbee_CallBackProcessing+0x1724>

        case MSG_M0TOM4_ZDO_NODE_DESC_CB:
            assert(p_notification->Size == 2);
 801125e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011262:	685b      	ldr	r3, [r3, #4]
 8011264:	2b02      	cmp	r3, #2
 8011266:	d006      	beq.n	8011276 <Zigbee_CallBackProcessing+0xdba>
 8011268:	4b93      	ldr	r3, [pc, #588]	@ (80114b8 <Zigbee_CallBackProcessing+0xffc>)
 801126a:	4a94      	ldr	r2, [pc, #592]	@ (80114bc <Zigbee_CallBackProcessing+0x1000>)
 801126c:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8011270:	4893      	ldr	r0, [pc, #588]	@ (80114c0 <Zigbee_CallBackProcessing+0x1004>)
 8011272:	f002 f81b 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8011276:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801127a:	68db      	ldr	r3, [r3, #12]
 801127c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8011280:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011284:	2b00      	cmp	r3, #0
 8011286:	f000 84ad 	beq.w	8011be4 <Zigbee_CallBackProcessing+0x1728>
 801128a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801128e:	681b      	ldr	r3, [r3, #0]
 8011290:	2b00      	cmp	r3, #0
 8011292:	f000 84a7 	beq.w	8011be4 <Zigbee_CallBackProcessing+0x1728>
                void (*callback)(struct ZbZdoNodeDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoNodeDescRspT *rsp, void *cbarg))info->callback;
 8011296:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	65bb      	str	r3, [r7, #88]	@ 0x58
                callback((struct ZbZdoNodeDescRspT *)p_notification->Data[0], info->arg);
 801129e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80112a2:	689b      	ldr	r3, [r3, #8]
 80112a4:	4618      	mov	r0, r3
 80112a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80112aa:	685a      	ldr	r2, [r3, #4]
 80112ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80112ae:	4611      	mov	r1, r2
 80112b0:	4798      	blx	r3
            }
            break;
 80112b2:	f000 bc97 	b.w	8011be4 <Zigbee_CallBackProcessing+0x1728>

        case MSG_M0TOM4_ZDO_POWER_DESC_CB:
            assert(p_notification->Size == 2);
 80112b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80112ba:	685b      	ldr	r3, [r3, #4]
 80112bc:	2b02      	cmp	r3, #2
 80112be:	d006      	beq.n	80112ce <Zigbee_CallBackProcessing+0xe12>
 80112c0:	4b7d      	ldr	r3, [pc, #500]	@ (80114b8 <Zigbee_CallBackProcessing+0xffc>)
 80112c2:	4a7e      	ldr	r2, [pc, #504]	@ (80114bc <Zigbee_CallBackProcessing+0x1000>)
 80112c4:	f640 71ab 	movw	r1, #4011	@ 0xfab
 80112c8:	487d      	ldr	r0, [pc, #500]	@ (80114c0 <Zigbee_CallBackProcessing+0x1004>)
 80112ca:	f001 ffef 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80112ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80112d2:	68db      	ldr	r3, [r3, #12]
 80112d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80112d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80112dc:	2b00      	cmp	r3, #0
 80112de:	f000 8483 	beq.w	8011be8 <Zigbee_CallBackProcessing+0x172c>
 80112e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	f000 847d 	beq.w	8011be8 <Zigbee_CallBackProcessing+0x172c>
                void (*callback)(struct ZbZdoPowerDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoPowerDescRspT *rsp, void *cbarg))info->callback;
 80112ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
                callback((struct ZbZdoPowerDescRspT *)p_notification->Data[0], info->arg);
 80112f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80112fa:	689b      	ldr	r3, [r3, #8]
 80112fc:	4618      	mov	r0, r3
 80112fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011302:	685a      	ldr	r2, [r3, #4]
 8011304:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011306:	4611      	mov	r1, r2
 8011308:	4798      	blx	r3
            }
            break;
 801130a:	f000 bc6d 	b.w	8011be8 <Zigbee_CallBackProcessing+0x172c>

        case MSG_M0TOM4_ZDO_SIMPLE_DESC_CB:
            assert(p_notification->Size == 2);
 801130e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011312:	685b      	ldr	r3, [r3, #4]
 8011314:	2b02      	cmp	r3, #2
 8011316:	d006      	beq.n	8011326 <Zigbee_CallBackProcessing+0xe6a>
 8011318:	4b67      	ldr	r3, [pc, #412]	@ (80114b8 <Zigbee_CallBackProcessing+0xffc>)
 801131a:	4a68      	ldr	r2, [pc, #416]	@ (80114bc <Zigbee_CallBackProcessing+0x1000>)
 801131c:	f640 71b6 	movw	r1, #4022	@ 0xfb6
 8011320:	4867      	ldr	r0, [pc, #412]	@ (80114c0 <Zigbee_CallBackProcessing+0x1004>)
 8011322:	f001 ffc3 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8011326:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801132a:	68db      	ldr	r3, [r3, #12]
 801132c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8011330:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011334:	2b00      	cmp	r3, #0
 8011336:	f000 8459 	beq.w	8011bec <Zigbee_CallBackProcessing+0x1730>
 801133a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	2b00      	cmp	r3, #0
 8011342:	f000 8453 	beq.w	8011bec <Zigbee_CallBackProcessing+0x1730>
                void (*callback)(struct ZbZdoSimpleDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoSimpleDescRspT *rsp, void *cbarg))info->callback;
 8011346:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	663b      	str	r3, [r7, #96]	@ 0x60
                callback((struct ZbZdoSimpleDescRspT *)p_notification->Data[0], info->arg);
 801134e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011352:	689b      	ldr	r3, [r3, #8]
 8011354:	4618      	mov	r0, r3
 8011356:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801135a:	685a      	ldr	r2, [r3, #4]
 801135c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801135e:	4611      	mov	r1, r2
 8011360:	4798      	blx	r3
            }
            break;
 8011362:	f000 bc43 	b.w	8011bec <Zigbee_CallBackProcessing+0x1730>

        case MSG_M0TOM4_ZDO_ACTIVE_EP_CB:
            assert(p_notification->Size == 2);
 8011366:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801136a:	685b      	ldr	r3, [r3, #4]
 801136c:	2b02      	cmp	r3, #2
 801136e:	d006      	beq.n	801137e <Zigbee_CallBackProcessing+0xec2>
 8011370:	4b51      	ldr	r3, [pc, #324]	@ (80114b8 <Zigbee_CallBackProcessing+0xffc>)
 8011372:	4a52      	ldr	r2, [pc, #328]	@ (80114bc <Zigbee_CallBackProcessing+0x1000>)
 8011374:	f640 71c1 	movw	r1, #4033	@ 0xfc1
 8011378:	4851      	ldr	r0, [pc, #324]	@ (80114c0 <Zigbee_CallBackProcessing+0x1004>)
 801137a:	f001 ff97 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801137e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011382:	68db      	ldr	r3, [r3, #12]
 8011384:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8011388:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801138c:	2b00      	cmp	r3, #0
 801138e:	f000 842f 	beq.w	8011bf0 <Zigbee_CallBackProcessing+0x1734>
 8011392:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	2b00      	cmp	r3, #0
 801139a:	f000 8429 	beq.w	8011bf0 <Zigbee_CallBackProcessing+0x1734>
                void (*callback)(struct ZbZdoActiveEpRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoActiveEpRspT *rsp, void *cbarg))info->callback;
 801139e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80113a2:	681b      	ldr	r3, [r3, #0]
 80113a4:	667b      	str	r3, [r7, #100]	@ 0x64
                callback((struct ZbZdoActiveEpRspT *)p_notification->Data[0], info->arg);
 80113a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80113aa:	689b      	ldr	r3, [r3, #8]
 80113ac:	4618      	mov	r0, r3
 80113ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80113b2:	685a      	ldr	r2, [r3, #4]
 80113b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80113b6:	4611      	mov	r1, r2
 80113b8:	4798      	blx	r3
            }
            break;
 80113ba:	f000 bc19 	b.w	8011bf0 <Zigbee_CallBackProcessing+0x1734>

        case MSG_M0TOM4_ZDO_MATCH_DESC_CB:
            assert(p_notification->Size == 2);
 80113be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80113c2:	685b      	ldr	r3, [r3, #4]
 80113c4:	2b02      	cmp	r3, #2
 80113c6:	d006      	beq.n	80113d6 <Zigbee_CallBackProcessing+0xf1a>
 80113c8:	4b3b      	ldr	r3, [pc, #236]	@ (80114b8 <Zigbee_CallBackProcessing+0xffc>)
 80113ca:	4a3c      	ldr	r2, [pc, #240]	@ (80114bc <Zigbee_CallBackProcessing+0x1000>)
 80113cc:	f640 71cc 	movw	r1, #4044	@ 0xfcc
 80113d0:	483b      	ldr	r0, [pc, #236]	@ (80114c0 <Zigbee_CallBackProcessing+0x1004>)
 80113d2:	f001 ff6b 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80113d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80113da:	68db      	ldr	r3, [r3, #12]
 80113dc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80113e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80113e4:	2b00      	cmp	r3, #0
 80113e6:	f000 8405 	beq.w	8011bf4 <Zigbee_CallBackProcessing+0x1738>
 80113ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	f000 83ff 	beq.w	8011bf4 <Zigbee_CallBackProcessing+0x1738>
                void (*callback)(struct ZbZdoMatchDescRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoMatchDescRspT *rsp, void *cbarg))info->callback;
 80113f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	66bb      	str	r3, [r7, #104]	@ 0x68
                callback((struct ZbZdoMatchDescRspT *)p_notification->Data[0], info->arg);
 80113fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011402:	689b      	ldr	r3, [r3, #8]
 8011404:	4618      	mov	r0, r3
 8011406:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801140a:	685a      	ldr	r2, [r3, #4]
 801140c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801140e:	4611      	mov	r1, r2
 8011410:	4798      	blx	r3
            }
            break;
 8011412:	e3ef      	b.n	8011bf4 <Zigbee_CallBackProcessing+0x1738>

        case MSG_M0TOM4_ZDO_MATCH_DESC_MULTI_CB:
            /* Note, we're not using zb_ipc_m4_cb_info for this API, so we don't need
             * the callback argument. */
            assert(p_notification->Size == 1);
 8011414:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011418:	685b      	ldr	r3, [r3, #4]
 801141a:	2b01      	cmp	r3, #1
 801141c:	d006      	beq.n	801142c <Zigbee_CallBackProcessing+0xf70>
 801141e:	4b29      	ldr	r3, [pc, #164]	@ (80114c4 <Zigbee_CallBackProcessing+0x1008>)
 8011420:	4a26      	ldr	r2, [pc, #152]	@ (80114bc <Zigbee_CallBackProcessing+0x1000>)
 8011422:	f640 71d9 	movw	r1, #4057	@ 0xfd9
 8011426:	4826      	ldr	r0, [pc, #152]	@ (80114c0 <Zigbee_CallBackProcessing+0x1004>)
 8011428:	f001 ff40 	bl	80132ac <__assert_func>
            if (zdo_match_multi_cb != NULL) {
 801142c:	4b26      	ldr	r3, [pc, #152]	@ (80114c8 <Zigbee_CallBackProcessing+0x100c>)
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	2b00      	cmp	r3, #0
 8011432:	f000 83e1 	beq.w	8011bf8 <Zigbee_CallBackProcessing+0x173c>
                struct ZbZdoMatchDescRspT *rsp;

                rsp = (struct ZbZdoMatchDescRspT *)p_notification->Data[0];
 8011436:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801143a:	689b      	ldr	r3, [r3, #8]
 801143c:	66fb      	str	r3, [r7, #108]	@ 0x6c
                zdo_match_multi_cb(rsp, zdo_match_multi_arg);
 801143e:	4b22      	ldr	r3, [pc, #136]	@ (80114c8 <Zigbee_CallBackProcessing+0x100c>)
 8011440:	681b      	ldr	r3, [r3, #0]
 8011442:	4a22      	ldr	r2, [pc, #136]	@ (80114cc <Zigbee_CallBackProcessing+0x1010>)
 8011444:	6812      	ldr	r2, [r2, #0]
 8011446:	4611      	mov	r1, r2
 8011448:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801144a:	4798      	blx	r3
                if (rsp->status == ZB_ZDP_STATUS_TIMEOUT) {
 801144c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801144e:	781b      	ldrb	r3, [r3, #0]
 8011450:	2b85      	cmp	r3, #133	@ 0x85
 8011452:	f040 83d1 	bne.w	8011bf8 <Zigbee_CallBackProcessing+0x173c>
                    /* Release the callback */
                    zdo_match_multi_cb = NULL;
 8011456:	4b1c      	ldr	r3, [pc, #112]	@ (80114c8 <Zigbee_CallBackProcessing+0x100c>)
 8011458:	2200      	movs	r2, #0
 801145a:	601a      	str	r2, [r3, #0]
                }
            }
            break;
 801145c:	e3cc      	b.n	8011bf8 <Zigbee_CallBackProcessing+0x173c>

        case MSG_M0TOM4_ZDO_BIND_CB:
            assert(p_notification->Size == 2);
 801145e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011462:	685b      	ldr	r3, [r3, #4]
 8011464:	2b02      	cmp	r3, #2
 8011466:	d006      	beq.n	8011476 <Zigbee_CallBackProcessing+0xfba>
 8011468:	4b13      	ldr	r3, [pc, #76]	@ (80114b8 <Zigbee_CallBackProcessing+0xffc>)
 801146a:	4a14      	ldr	r2, [pc, #80]	@ (80114bc <Zigbee_CallBackProcessing+0x1000>)
 801146c:	f640 71e7 	movw	r1, #4071	@ 0xfe7
 8011470:	4813      	ldr	r0, [pc, #76]	@ (80114c0 <Zigbee_CallBackProcessing+0x1004>)
 8011472:	f001 ff1b 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8011476:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801147a:	68db      	ldr	r3, [r3, #12]
 801147c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8011480:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011484:	2b00      	cmp	r3, #0
 8011486:	f000 83b9 	beq.w	8011bfc <Zigbee_CallBackProcessing+0x1740>
 801148a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	2b00      	cmp	r3, #0
 8011492:	f000 83b3 	beq.w	8011bfc <Zigbee_CallBackProcessing+0x1740>
                void (*callback)(struct ZbZdoBindRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoBindRspT *rsp, void *cbarg))info->callback;
 8011496:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                callback((struct ZbZdoBindRspT *)p_notification->Data[0], info->arg);
 80114a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80114a4:	689b      	ldr	r3, [r3, #8]
 80114a6:	4618      	mov	r0, r3
 80114a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80114ac:	685a      	ldr	r2, [r3, #4]
 80114ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80114b2:	4611      	mov	r1, r2
 80114b4:	4798      	blx	r3
            }
            break;
 80114b6:	e3a1      	b.n	8011bfc <Zigbee_CallBackProcessing+0x1740>
 80114b8:	0801484c 	.word	0x0801484c
 80114bc:	08014f18 	.word	0x08014f18
 80114c0:	080147bc 	.word	0x080147bc
 80114c4:	08014814 	.word	0x08014814
 80114c8:	200013dc 	.word	0x200013dc
 80114cc:	200013e0 	.word	0x200013e0

        case MSG_M0TOM4_ZDO_UNBIND_CB:
            assert(p_notification->Size == 2);
 80114d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80114d4:	685b      	ldr	r3, [r3, #4]
 80114d6:	2b02      	cmp	r3, #2
 80114d8:	d006      	beq.n	80114e8 <Zigbee_CallBackProcessing+0x102c>
 80114da:	4bc8      	ldr	r3, [pc, #800]	@ (80117fc <Zigbee_CallBackProcessing+0x1340>)
 80114dc:	4ac8      	ldr	r2, [pc, #800]	@ (8011800 <Zigbee_CallBackProcessing+0x1344>)
 80114de:	f640 71f2 	movw	r1, #4082	@ 0xff2
 80114e2:	48c8      	ldr	r0, [pc, #800]	@ (8011804 <Zigbee_CallBackProcessing+0x1348>)
 80114e4:	f001 fee2 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80114e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80114ec:	68db      	ldr	r3, [r3, #12]
 80114ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80114f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	f000 8382 	beq.w	8011c00 <Zigbee_CallBackProcessing+0x1744>
 80114fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	2b00      	cmp	r3, #0
 8011504:	f000 837c 	beq.w	8011c00 <Zigbee_CallBackProcessing+0x1744>
                void (*callback)(struct ZbZdoBindRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoBindRspT *rsp, void *cbarg))info->callback;
 8011508:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                callback((struct ZbZdoBindRspT *)p_notification->Data[0], info->arg);
 8011512:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011516:	689b      	ldr	r3, [r3, #8]
 8011518:	4618      	mov	r0, r3
 801151a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801151e:	685a      	ldr	r2, [r3, #4]
 8011520:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011524:	4611      	mov	r1, r2
 8011526:	4798      	blx	r3
            }
            break;
 8011528:	e36a      	b.n	8011c00 <Zigbee_CallBackProcessing+0x1744>

        case MSG_M0TOM4_ZDO_MGMT_LQI_CB:
            assert(p_notification->Size == 2);
 801152a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801152e:	685b      	ldr	r3, [r3, #4]
 8011530:	2b02      	cmp	r3, #2
 8011532:	d006      	beq.n	8011542 <Zigbee_CallBackProcessing+0x1086>
 8011534:	4bb1      	ldr	r3, [pc, #708]	@ (80117fc <Zigbee_CallBackProcessing+0x1340>)
 8011536:	4ab2      	ldr	r2, [pc, #712]	@ (8011800 <Zigbee_CallBackProcessing+0x1344>)
 8011538:	f640 71fd 	movw	r1, #4093	@ 0xffd
 801153c:	48b1      	ldr	r0, [pc, #708]	@ (8011804 <Zigbee_CallBackProcessing+0x1348>)
 801153e:	f001 feb5 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8011542:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011546:	68db      	ldr	r3, [r3, #12]
 8011548:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801154c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011550:	2b00      	cmp	r3, #0
 8011552:	f000 8357 	beq.w	8011c04 <Zigbee_CallBackProcessing+0x1748>
 8011556:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	2b00      	cmp	r3, #0
 801155e:	f000 8351 	beq.w	8011c04 <Zigbee_CallBackProcessing+0x1748>
                void (*callback)(struct ZbZdoLqiRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoLqiRspT *rsp, void *cbarg))info->callback;
 8011562:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                callback((struct ZbZdoLqiRspT *)p_notification->Data[0], info->arg);
 801156c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011570:	689b      	ldr	r3, [r3, #8]
 8011572:	4618      	mov	r0, r3
 8011574:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011578:	685a      	ldr	r2, [r3, #4]
 801157a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801157e:	4611      	mov	r1, r2
 8011580:	4798      	blx	r3
            }
            break;
 8011582:	e33f      	b.n	8011c04 <Zigbee_CallBackProcessing+0x1748>

        case MSG_M0TOM4_ZDO_MGMT_RTG_CB:
            assert(p_notification->Size == 2);
 8011584:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011588:	685b      	ldr	r3, [r3, #4]
 801158a:	2b02      	cmp	r3, #2
 801158c:	d006      	beq.n	801159c <Zigbee_CallBackProcessing+0x10e0>
 801158e:	4b9b      	ldr	r3, [pc, #620]	@ (80117fc <Zigbee_CallBackProcessing+0x1340>)
 8011590:	4a9b      	ldr	r2, [pc, #620]	@ (8011800 <Zigbee_CallBackProcessing+0x1344>)
 8011592:	f241 0108 	movw	r1, #4104	@ 0x1008
 8011596:	489b      	ldr	r0, [pc, #620]	@ (8011804 <Zigbee_CallBackProcessing+0x1348>)
 8011598:	f001 fe88 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801159c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80115a0:	68db      	ldr	r3, [r3, #12]
 80115a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80115a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	f000 832c 	beq.w	8011c08 <Zigbee_CallBackProcessing+0x174c>
 80115b0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	f000 8326 	beq.w	8011c08 <Zigbee_CallBackProcessing+0x174c>
                void (*callback)(struct ZbZdoRtgRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoRtgRspT *rsp, void *cbarg))info->callback;
 80115bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80115c0:	681b      	ldr	r3, [r3, #0]
 80115c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                callback((struct ZbZdoRtgRspT *)p_notification->Data[0], info->arg);
 80115c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80115ca:	689b      	ldr	r3, [r3, #8]
 80115cc:	4618      	mov	r0, r3
 80115ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80115d2:	685a      	ldr	r2, [r3, #4]
 80115d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80115d8:	4611      	mov	r1, r2
 80115da:	4798      	blx	r3
            }
            break;
 80115dc:	e314      	b.n	8011c08 <Zigbee_CallBackProcessing+0x174c>

        case MSG_M0TOM4_ZDO_MGMT_BIND_CB:
            assert(p_notification->Size == 2);
 80115de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80115e2:	685b      	ldr	r3, [r3, #4]
 80115e4:	2b02      	cmp	r3, #2
 80115e6:	d006      	beq.n	80115f6 <Zigbee_CallBackProcessing+0x113a>
 80115e8:	4b84      	ldr	r3, [pc, #528]	@ (80117fc <Zigbee_CallBackProcessing+0x1340>)
 80115ea:	4a85      	ldr	r2, [pc, #532]	@ (8011800 <Zigbee_CallBackProcessing+0x1344>)
 80115ec:	f241 0113 	movw	r1, #4115	@ 0x1013
 80115f0:	4884      	ldr	r0, [pc, #528]	@ (8011804 <Zigbee_CallBackProcessing+0x1348>)
 80115f2:	f001 fe5b 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80115f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80115fa:	68db      	ldr	r3, [r3, #12]
 80115fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8011600:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011604:	2b00      	cmp	r3, #0
 8011606:	f000 8301 	beq.w	8011c0c <Zigbee_CallBackProcessing+0x1750>
 801160a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	2b00      	cmp	r3, #0
 8011612:	f000 82fb 	beq.w	8011c0c <Zigbee_CallBackProcessing+0x1750>
                void (*callback)(struct ZbZdoMgmtBindRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoMgmtBindRspT *rsp, void *cbarg))info->callback;
 8011616:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                callback((struct ZbZdoMgmtBindRspT *)p_notification->Data[0], info->arg);
 8011620:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011624:	689b      	ldr	r3, [r3, #8]
 8011626:	4618      	mov	r0, r3
 8011628:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801162c:	685a      	ldr	r2, [r3, #4]
 801162e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011632:	4611      	mov	r1, r2
 8011634:	4798      	blx	r3
            }
            break;
 8011636:	e2e9      	b.n	8011c0c <Zigbee_CallBackProcessing+0x1750>

        case MSG_M0TOM4_ZDO_MGMT_LEAVE_CB:
            assert(p_notification->Size == 2);
 8011638:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801163c:	685b      	ldr	r3, [r3, #4]
 801163e:	2b02      	cmp	r3, #2
 8011640:	d006      	beq.n	8011650 <Zigbee_CallBackProcessing+0x1194>
 8011642:	4b6e      	ldr	r3, [pc, #440]	@ (80117fc <Zigbee_CallBackProcessing+0x1340>)
 8011644:	4a6e      	ldr	r2, [pc, #440]	@ (8011800 <Zigbee_CallBackProcessing+0x1344>)
 8011646:	f241 011e 	movw	r1, #4126	@ 0x101e
 801164a:	486e      	ldr	r0, [pc, #440]	@ (8011804 <Zigbee_CallBackProcessing+0x1348>)
 801164c:	f001 fe2e 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8011650:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011654:	68db      	ldr	r3, [r3, #12]
 8011656:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801165a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801165e:	2b00      	cmp	r3, #0
 8011660:	f000 82d6 	beq.w	8011c10 <Zigbee_CallBackProcessing+0x1754>
 8011664:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	2b00      	cmp	r3, #0
 801166c:	f000 82d0 	beq.w	8011c10 <Zigbee_CallBackProcessing+0x1754>
                void (*callback)(struct ZbZdoLeaveRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoLeaveRspT *rsp, void *cbarg))info->callback;
 8011670:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                callback((struct ZbZdoLeaveRspT *)p_notification->Data[0], info->arg);
 801167a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801167e:	689b      	ldr	r3, [r3, #8]
 8011680:	4618      	mov	r0, r3
 8011682:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011686:	685a      	ldr	r2, [r3, #4]
 8011688:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801168c:	4611      	mov	r1, r2
 801168e:	4798      	blx	r3
            }
            break;
 8011690:	e2be      	b.n	8011c10 <Zigbee_CallBackProcessing+0x1754>

        case MSG_M0TOM4_ZDO_MGMT_PERMIT_JOIN_CB:
            assert(p_notification->Size == 2);
 8011692:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011696:	685b      	ldr	r3, [r3, #4]
 8011698:	2b02      	cmp	r3, #2
 801169a:	d006      	beq.n	80116aa <Zigbee_CallBackProcessing+0x11ee>
 801169c:	4b57      	ldr	r3, [pc, #348]	@ (80117fc <Zigbee_CallBackProcessing+0x1340>)
 801169e:	4a58      	ldr	r2, [pc, #352]	@ (8011800 <Zigbee_CallBackProcessing+0x1344>)
 80116a0:	f241 0129 	movw	r1, #4137	@ 0x1029
 80116a4:	4857      	ldr	r0, [pc, #348]	@ (8011804 <Zigbee_CallBackProcessing+0x1348>)
 80116a6:	f001 fe01 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80116aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80116ae:	68db      	ldr	r3, [r3, #12]
 80116b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80116b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	f000 82ab 	beq.w	8011c14 <Zigbee_CallBackProcessing+0x1758>
 80116be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	f000 82a5 	beq.w	8011c14 <Zigbee_CallBackProcessing+0x1758>
                void (*callback)(struct ZbZdoPermitJoinRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoPermitJoinRspT *rsp, void *cbarg))info->callback;
 80116ca:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
                callback((struct ZbZdoPermitJoinRspT *)p_notification->Data[0], info->arg);
 80116d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80116d8:	689b      	ldr	r3, [r3, #8]
 80116da:	4618      	mov	r0, r3
 80116dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80116e0:	685a      	ldr	r2, [r3, #4]
 80116e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80116e6:	4611      	mov	r1, r2
 80116e8:	4798      	blx	r3
            }
            break;
 80116ea:	e293      	b.n	8011c14 <Zigbee_CallBackProcessing+0x1758>

        case MSG_M0TOM4_ZDO_MGMT_NWK_UPDATE_CB:
            assert(p_notification->Size == 2);
 80116ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80116f0:	685b      	ldr	r3, [r3, #4]
 80116f2:	2b02      	cmp	r3, #2
 80116f4:	d006      	beq.n	8011704 <Zigbee_CallBackProcessing+0x1248>
 80116f6:	4b41      	ldr	r3, [pc, #260]	@ (80117fc <Zigbee_CallBackProcessing+0x1340>)
 80116f8:	4a41      	ldr	r2, [pc, #260]	@ (8011800 <Zigbee_CallBackProcessing+0x1344>)
 80116fa:	f241 0134 	movw	r1, #4148	@ 0x1034
 80116fe:	4841      	ldr	r0, [pc, #260]	@ (8011804 <Zigbee_CallBackProcessing+0x1348>)
 8011700:	f001 fdd4 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8011704:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011708:	68db      	ldr	r3, [r3, #12]
 801170a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 801170e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011712:	2b00      	cmp	r3, #0
 8011714:	f000 8280 	beq.w	8011c18 <Zigbee_CallBackProcessing+0x175c>
 8011718:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801171c:	681b      	ldr	r3, [r3, #0]
 801171e:	2b00      	cmp	r3, #0
 8011720:	f000 827a 	beq.w	8011c18 <Zigbee_CallBackProcessing+0x175c>
                void (*callback)(struct ZbZdoNwkUpdateNotifyT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZdoNwkUpdateNotifyT *rsp, void *cbarg))info->callback;
 8011724:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                callback((struct ZbZdoNwkUpdateNotifyT *)p_notification->Data[0], info->arg);
 801172e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011732:	689b      	ldr	r3, [r3, #8]
 8011734:	4618      	mov	r0, r3
 8011736:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801173a:	685a      	ldr	r2, [r3, #4]
 801173c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011740:	4611      	mov	r1, r2
 8011742:	4798      	blx	r3
            }
            break;
 8011744:	e268      	b.n	8011c18 <Zigbee_CallBackProcessing+0x175c>

        case MSG_M0TOM4_ZDO_MGMT_NWK_UPDATE_FILTER_CB:
        {
            struct zdo_filter_cb_info_t *cb_info;

            assert(p_notification->Size == 3);
 8011746:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801174a:	685b      	ldr	r3, [r3, #4]
 801174c:	2b03      	cmp	r3, #3
 801174e:	d006      	beq.n	801175e <Zigbee_CallBackProcessing+0x12a2>
 8011750:	4b2d      	ldr	r3, [pc, #180]	@ (8011808 <Zigbee_CallBackProcessing+0x134c>)
 8011752:	4a2b      	ldr	r2, [pc, #172]	@ (8011800 <Zigbee_CallBackProcessing+0x1344>)
 8011754:	f241 0142 	movw	r1, #4162	@ 0x1042
 8011758:	482a      	ldr	r0, [pc, #168]	@ (8011804 <Zigbee_CallBackProcessing+0x1348>)
 801175a:	f001 fda7 	bl	80132ac <__assert_func>
            cb_info = (void *)p_notification->Data[2];
 801175e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011762:	691b      	ldr	r3, [r3, #16]
 8011764:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
            if ((cb_info != NULL) && (cb_info->callback != NULL)) {
 8011768:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801176c:	2b00      	cmp	r3, #0
 801176e:	f000 8255 	beq.w	8011c1c <Zigbee_CallBackProcessing+0x1760>
 8011772:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011776:	685b      	ldr	r3, [r3, #4]
 8011778:	2b00      	cmp	r3, #0
 801177a:	f000 824f 	beq.w	8011c1c <Zigbee_CallBackProcessing+0x1760>
                struct ZbZdoNwkUpdateNotifyT *msg;
                uint8_t seqno;
                unsigned int i;
                int (*callback)(struct ZigBeeT *zb, struct ZbZdoNwkUpdateNotifyT *msg, uint8_t seqno, void *arg);

                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 801177e:	2300      	movs	r3, #0
 8011780:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8011784:	e032      	b.n	80117ec <Zigbee_CallBackProcessing+0x1330>
                    /* Find the matching filter callback */
                    if (cb_info != &zdo_filter_cb_list[i]) {
 8011786:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 801178a:	4613      	mov	r3, r2
 801178c:	005b      	lsls	r3, r3, #1
 801178e:	4413      	add	r3, r2
 8011790:	009b      	lsls	r3, r3, #2
 8011792:	4a1e      	ldr	r2, [pc, #120]	@ (801180c <Zigbee_CallBackProcessing+0x1350>)
 8011794:	4413      	add	r3, r2
 8011796:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801179a:	429a      	cmp	r2, r3
 801179c:	d120      	bne.n	80117e0 <Zigbee_CallBackProcessing+0x1324>
                        continue;
                    }
                    if (cb_info->filter == NULL) {
 801179e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117a2:	681b      	ldr	r3, [r3, #0]
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d026      	beq.n	80117f6 <Zigbee_CallBackProcessing+0x133a>
                        /* Shouldn't get here */
                        break;
                    }
                    msg = (struct ZbZdoNwkUpdateNotifyT *)p_notification->Data[0];
 80117a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80117ac:	689b      	ldr	r3, [r3, #8]
 80117ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
                    seqno = (uint8_t)p_notification->Data[1];
 80117b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80117b6:	68db      	ldr	r3, [r3, #12]
 80117b8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
                    callback = (int (*)(struct ZigBeeT *zb, struct ZbZdoNwkUpdateNotifyT *msg, uint8_t seqno, void *arg))cb_info->callback;
 80117bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117c0:	685b      	ldr	r3, [r3, #4]
 80117c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
                    callback(zb_ipc_globals.zb, msg, seqno, cb_info->arg);
 80117c6:	4b12      	ldr	r3, [pc, #72]	@ (8011810 <Zigbee_CallBackProcessing+0x1354>)
 80117c8:	6818      	ldr	r0, [r3, #0]
 80117ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117ce:	689b      	ldr	r3, [r3, #8]
 80117d0:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 80117d4:	f8d7 40a0 	ldr.w	r4, [r7, #160]	@ 0xa0
 80117d8:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 80117dc:	47a0      	blx	r4
                    break;
 80117de:	e00b      	b.n	80117f8 <Zigbee_CallBackProcessing+0x133c>
                        continue;
 80117e0:	bf00      	nop
                for (i = 0; i < ZB_IPC_ZDO_FILTER_CB_LIST_MAX; i++) {
 80117e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80117e6:	3301      	adds	r3, #1
 80117e8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80117ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80117f0:	2b07      	cmp	r3, #7
 80117f2:	d9c8      	bls.n	8011786 <Zigbee_CallBackProcessing+0x12ca>
                }
            }
            break;
 80117f4:	e212      	b.n	8011c1c <Zigbee_CallBackProcessing+0x1760>
                        break;
 80117f6:	bf00      	nop
            break;
 80117f8:	e210      	b.n	8011c1c <Zigbee_CallBackProcessing+0x1760>
 80117fa:	bf00      	nop
 80117fc:	0801484c 	.word	0x0801484c
 8011800:	08014f18 	.word	0x08014f18
 8011804:	080147bc 	.word	0x080147bc
 8011808:	08014830 	.word	0x08014830
 801180c:	20001578 	.word	0x20001578
 8011810:	200013e4 	.word	0x200013e4
        {
            struct ZbApsdeDataIndT *dataIndPtr;
            void *cb_arg;
            int err;

            assert(p_notification->Size == 2);
 8011814:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011818:	685b      	ldr	r3, [r3, #4]
 801181a:	2b02      	cmp	r3, #2
 801181c:	d006      	beq.n	801182c <Zigbee_CallBackProcessing+0x1370>
 801181e:	4bc6      	ldr	r3, [pc, #792]	@ (8011b38 <Zigbee_CallBackProcessing+0x167c>)
 8011820:	4ac6      	ldr	r2, [pc, #792]	@ (8011b3c <Zigbee_CallBackProcessing+0x1680>)
 8011822:	f241 0163 	movw	r1, #4195	@ 0x1063
 8011826:	48c6      	ldr	r0, [pc, #792]	@ (8011b40 <Zigbee_CallBackProcessing+0x1684>)
 8011828:	f001 fd40 	bl	80132ac <__assert_func>
            dataIndPtr = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 801182c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011830:	689b      	ldr	r3, [r3, #8]
 8011832:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
            cb_arg = (void *)p_notification->Data[1];
 8011836:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801183a:	68db      	ldr	r3, [r3, #12]
 801183c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            err = zcl_cluster_data_ind(dataIndPtr, cb_arg);
 8011840:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8011844:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8011848:	f7ef f9bf 	bl	8000bca <zcl_cluster_data_ind>
 801184c:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8011850:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8011854:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011858:	60da      	str	r2, [r3, #12]
            break;
 801185a:	e1ea      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
        {
            struct ZbApsdeDataIndT *dataIndPtr;
            void *cb_arg;
            int err;

            assert(p_notification->Size == 2);
 801185c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011860:	685b      	ldr	r3, [r3, #4]
 8011862:	2b02      	cmp	r3, #2
 8011864:	d006      	beq.n	8011874 <Zigbee_CallBackProcessing+0x13b8>
 8011866:	4bb4      	ldr	r3, [pc, #720]	@ (8011b38 <Zigbee_CallBackProcessing+0x167c>)
 8011868:	4ab4      	ldr	r2, [pc, #720]	@ (8011b3c <Zigbee_CallBackProcessing+0x1680>)
 801186a:	f241 0172 	movw	r1, #4210	@ 0x1072
 801186e:	48b4      	ldr	r0, [pc, #720]	@ (8011b40 <Zigbee_CallBackProcessing+0x1684>)
 8011870:	f001 fd1c 	bl	80132ac <__assert_func>
            dataIndPtr = (struct ZbApsdeDataIndT *)p_notification->Data[0];
 8011874:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011878:	689b      	ldr	r3, [r3, #8]
 801187a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
            cb_arg = (void *)p_notification->Data[1];
 801187e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011882:	68db      	ldr	r3, [r3, #12]
 8011884:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
            err = zcl_cluster_alarm_data_ind(dataIndPtr, cb_arg);
 8011888:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 801188c:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8011890:	f7ef f9b5 	bl	8000bfe <zcl_cluster_alarm_data_ind>
 8011894:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 8011898:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801189c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80118a0:	60da      	str	r2, [r3, #12]
            break;
 80118a2:	e1c6      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
        }

        case MSG_M0TOM4_ZCL_CLUSTER_CMD_RSP_CONF_CB:
            assert(p_notification->Size == 2);
 80118a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80118a8:	685b      	ldr	r3, [r3, #4]
 80118aa:	2b02      	cmp	r3, #2
 80118ac:	d006      	beq.n	80118bc <Zigbee_CallBackProcessing+0x1400>
 80118ae:	4ba2      	ldr	r3, [pc, #648]	@ (8011b38 <Zigbee_CallBackProcessing+0x167c>)
 80118b0:	4aa2      	ldr	r2, [pc, #648]	@ (8011b3c <Zigbee_CallBackProcessing+0x1680>)
 80118b2:	f241 017c 	movw	r1, #4220	@ 0x107c
 80118b6:	48a2      	ldr	r0, [pc, #648]	@ (8011b40 <Zigbee_CallBackProcessing+0x1684>)
 80118b8:	f001 fcf8 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80118bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80118c0:	68db      	ldr	r3, [r3, #12]
 80118c2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80118c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	f000 81a8 	beq.w	8011c20 <Zigbee_CallBackProcessing+0x1764>
 80118d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	f000 81a2 	beq.w	8011c20 <Zigbee_CallBackProcessing+0x1764>
                void (*callback)(struct ZbApsdeDataConfT *conf, void *arg);

                callback = (void (*)(struct ZbApsdeDataConfT *conf, void *arg))info->callback;
 80118dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
                callback((struct ZbApsdeDataConfT *)p_notification->Data[0], info->arg);
 80118e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80118ea:	689b      	ldr	r3, [r3, #8]
 80118ec:	4618      	mov	r0, r3
 80118ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80118f2:	685a      	ldr	r2, [r3, #4]
 80118f4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80118f8:	4611      	mov	r1, r2
 80118fa:	4798      	blx	r3
            }
            break;
 80118fc:	e190      	b.n	8011c20 <Zigbee_CallBackProcessing+0x1764>

        case MSG_M0TOM4_ZCL_COMMAND_REQ_CB:
        {
            int err = ZB_APS_FILTER_CONTINUE;
 80118fe:	2300      	movs	r3, #0
 8011900:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

            assert(p_notification->Size == 2);
 8011904:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011908:	685b      	ldr	r3, [r3, #4]
 801190a:	2b02      	cmp	r3, #2
 801190c:	d006      	beq.n	801191c <Zigbee_CallBackProcessing+0x1460>
 801190e:	4b8a      	ldr	r3, [pc, #552]	@ (8011b38 <Zigbee_CallBackProcessing+0x167c>)
 8011910:	4a8a      	ldr	r2, [pc, #552]	@ (8011b3c <Zigbee_CallBackProcessing+0x1680>)
 8011912:	f241 018a 	movw	r1, #4234	@ 0x108a
 8011916:	488a      	ldr	r0, [pc, #552]	@ (8011b40 <Zigbee_CallBackProcessing+0x1684>)
 8011918:	f001 fcc8 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 801191c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011920:	68db      	ldr	r3, [r3, #12]
 8011922:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            /* Note: shouldn't get here if callback was NULL in request, so info should
             * always be non-NULL. */
            if (info != NULL) {
 8011926:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801192a:	2b00      	cmp	r3, #0
 801192c:	d026      	beq.n	801197c <Zigbee_CallBackProcessing+0x14c0>
                struct ZbZclCommandRspT *zcl_rsp = (struct ZbZclCommandRspT *)p_notification->Data[0];
 801192e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011932:	689b      	ldr	r3, [r3, #8]
 8011934:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

                if (info->callback != NULL) {
 8011938:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	2b00      	cmp	r3, #0
 8011940:	d00f      	beq.n	8011962 <Zigbee_CallBackProcessing+0x14a6>
                    int (*callback)(struct ZbZclCommandRspT *conf, void *arg);

                    callback = (int (*)(struct ZbZclCommandRspT *rsp, void *arg))info->callback;
 8011942:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011946:	681b      	ldr	r3, [r3, #0]
 8011948:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
                    err = callback(zcl_rsp, info->arg);
 801194c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011950:	685a      	ldr	r2, [r3, #4]
 8011952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011956:	4611      	mov	r1, r2
 8011958:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 801195c:	4798      	blx	r3
 801195e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
                }
                if (info->zcl_recv_multi_rsp && (zcl_rsp->status != ZCL_STATUS_TIMEOUT)) {
 8011962:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011966:	7a1b      	ldrb	r3, [r3, #8]
 8011968:	2b00      	cmp	r3, #0
 801196a:	d007      	beq.n	801197c <Zigbee_CallBackProcessing+0x14c0>
 801196c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8011970:	785b      	ldrb	r3, [r3, #1]
 8011972:	2b94      	cmp	r3, #148	@ 0x94
 8011974:	d002      	beq.n	801197c <Zigbee_CallBackProcessing+0x14c0>
                    /* Don't free the callback yet */
                    info = NULL;
 8011976:	2300      	movs	r3, #0
 8011978:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
                }
            }
            /* Return err in second argument */
            p_notification->Data[1] = (uint32_t)err;
 801197c:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8011980:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011984:	60da      	str	r2, [r3, #12]
            break;
 8011986:	e154      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
        }

        case MSG_M0TOM4_ZCL_READ_CB:
            assert(p_notification->Size == 2);
 8011988:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801198c:	685b      	ldr	r3, [r3, #4]
 801198e:	2b02      	cmp	r3, #2
 8011990:	d006      	beq.n	80119a0 <Zigbee_CallBackProcessing+0x14e4>
 8011992:	4b69      	ldr	r3, [pc, #420]	@ (8011b38 <Zigbee_CallBackProcessing+0x167c>)
 8011994:	4a69      	ldr	r2, [pc, #420]	@ (8011b3c <Zigbee_CallBackProcessing+0x1680>)
 8011996:	f241 01a2 	movw	r1, #4258	@ 0x10a2
 801199a:	4869      	ldr	r0, [pc, #420]	@ (8011b40 <Zigbee_CallBackProcessing+0x1684>)
 801199c:	f001 fc86 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80119a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80119a4:	68db      	ldr	r3, [r3, #12]
 80119a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 80119aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	f000 8138 	beq.w	8011c24 <Zigbee_CallBackProcessing+0x1768>
 80119b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80119b8:	681b      	ldr	r3, [r3, #0]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	f000 8132 	beq.w	8011c24 <Zigbee_CallBackProcessing+0x1768>
                void (*callback)(struct ZbZclReadRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZclReadRspT *rsp, void *cbarg))info->callback;
 80119c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
                callback((struct ZbZclReadRspT *)p_notification->Data[0], info->arg);
 80119ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80119ce:	689b      	ldr	r3, [r3, #8]
 80119d0:	4618      	mov	r0, r3
 80119d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80119d6:	685a      	ldr	r2, [r3, #4]
 80119d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80119dc:	4611      	mov	r1, r2
 80119de:	4798      	blx	r3
            }
            break;
 80119e0:	e120      	b.n	8011c24 <Zigbee_CallBackProcessing+0x1768>

        case MSG_M0TOM4_ZCL_WRITE_CB:
            assert(p_notification->Size == 2);
 80119e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80119e6:	685b      	ldr	r3, [r3, #4]
 80119e8:	2b02      	cmp	r3, #2
 80119ea:	d006      	beq.n	80119fa <Zigbee_CallBackProcessing+0x153e>
 80119ec:	4b52      	ldr	r3, [pc, #328]	@ (8011b38 <Zigbee_CallBackProcessing+0x167c>)
 80119ee:	4a53      	ldr	r2, [pc, #332]	@ (8011b3c <Zigbee_CallBackProcessing+0x1680>)
 80119f0:	f241 01ad 	movw	r1, #4269	@ 0x10ad
 80119f4:	4852      	ldr	r0, [pc, #328]	@ (8011b40 <Zigbee_CallBackProcessing+0x1684>)
 80119f6:	f001 fc59 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 80119fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80119fe:	68db      	ldr	r3, [r3, #12]
 8011a00:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8011a04:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	f000 810d 	beq.w	8011c28 <Zigbee_CallBackProcessing+0x176c>
 8011a0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	f000 8107 	beq.w	8011c28 <Zigbee_CallBackProcessing+0x176c>
                void (*callback)(struct ZbZclWriteRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZclWriteRspT *rsp, void *cbarg))info->callback;
 8011a1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
                callback((struct ZbZclWriteRspT *)p_notification->Data[0], info->arg);
 8011a24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011a28:	689b      	ldr	r3, [r3, #8]
 8011a2a:	4618      	mov	r0, r3
 8011a2c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011a30:	685a      	ldr	r2, [r3, #4]
 8011a32:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8011a36:	4611      	mov	r1, r2
 8011a38:	4798      	blx	r3
            }
            break;
 8011a3a:	e0f5      	b.n	8011c28 <Zigbee_CallBackProcessing+0x176c>

        case MSG_M0TOM4_ZCL_DISCOVER_ATTR_CB:
            assert(p_notification->Size == 2);
 8011a3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011a40:	685b      	ldr	r3, [r3, #4]
 8011a42:	2b02      	cmp	r3, #2
 8011a44:	d006      	beq.n	8011a54 <Zigbee_CallBackProcessing+0x1598>
 8011a46:	4b3c      	ldr	r3, [pc, #240]	@ (8011b38 <Zigbee_CallBackProcessing+0x167c>)
 8011a48:	4a3c      	ldr	r2, [pc, #240]	@ (8011b3c <Zigbee_CallBackProcessing+0x1680>)
 8011a4a:	f241 01b8 	movw	r1, #4280	@ 0x10b8
 8011a4e:	483c      	ldr	r0, [pc, #240]	@ (8011b40 <Zigbee_CallBackProcessing+0x1684>)
 8011a50:	f001 fc2c 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[1];
 8011a54:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011a58:	68db      	ldr	r3, [r3, #12]
 8011a5a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8011a5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	f000 80e2 	beq.w	8011c2c <Zigbee_CallBackProcessing+0x1770>
 8011a68:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	f000 80dc 	beq.w	8011c2c <Zigbee_CallBackProcessing+0x1770>
                void (*callback)(struct ZbZclDiscoverAttrRspT *rsp, void *cbarg);

                callback = (void (*)(struct ZbZclDiscoverAttrRspT *rsp, void *cbarg))info->callback;
 8011a74:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011a78:	681b      	ldr	r3, [r3, #0]
 8011a7a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
                callback((struct ZbZclDiscoverAttrRspT *)p_notification->Data[0], info->arg);
 8011a7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011a82:	689b      	ldr	r3, [r3, #8]
 8011a84:	4618      	mov	r0, r3
 8011a86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011a8a:	685a      	ldr	r2, [r3, #4]
 8011a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8011a90:	4611      	mov	r1, r2
 8011a92:	4798      	blx	r3
            }
            break;
 8011a94:	e0ca      	b.n	8011c2c <Zigbee_CallBackProcessing+0x1770>

        case MSG_M0TOM4_ZCL_KE_WITH_DEVICE_CB:
            assert(p_notification->Size == 5);
 8011a96:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011a9a:	685b      	ldr	r3, [r3, #4]
 8011a9c:	2b05      	cmp	r3, #5
 8011a9e:	d006      	beq.n	8011aae <Zigbee_CallBackProcessing+0x15f2>
 8011aa0:	4b28      	ldr	r3, [pc, #160]	@ (8011b44 <Zigbee_CallBackProcessing+0x1688>)
 8011aa2:	4a26      	ldr	r2, [pc, #152]	@ (8011b3c <Zigbee_CallBackProcessing+0x1680>)
 8011aa4:	f241 01c3 	movw	r1, #4291	@ 0x10c3
 8011aa8:	4825      	ldr	r0, [pc, #148]	@ (8011b40 <Zigbee_CallBackProcessing+0x1684>)
 8011aaa:	f001 fbff 	bl	80132ac <__assert_func>
            info = (struct zb_ipc_m4_cb_info_t *)p_notification->Data[4];
 8011aae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011ab2:	699b      	ldr	r3, [r3, #24]
 8011ab4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
            if ((info != NULL) && (info->callback != NULL)) {
 8011ab8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	f000 80b7 	beq.w	8011c30 <Zigbee_CallBackProcessing+0x1774>
 8011ac2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	f000 80b1 	beq.w	8011c30 <Zigbee_CallBackProcessing+0x1774>
                void (*callback)(uint64_t partnerAddr, uint16_t keSuite, enum ZbZclKeyStatusT key_status, void *arg);
                uint64_t partnerAddr;

                zb_ipc_m4_memcpy2(&partnerAddr, (void *)&p_notification->Data[0], 8);
 8011ace:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011ad2:	f103 0108 	add.w	r1, r3, #8
 8011ad6:	463b      	mov	r3, r7
 8011ad8:	2208      	movs	r2, #8
 8011ada:	4618      	mov	r0, r3
 8011adc:	f7fd fce0 	bl	800f4a0 <zb_ipc_m4_memcpy2>
                callback = (void (*)(uint64_t partnerAddr, uint16_t keSuite, enum ZbZclKeyStatusT key_status, void *arg))info->callback;
 8011ae0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
                callback(partnerAddr, (uint16_t)p_notification->Data[2], (enum ZbZclKeyStatusT)p_notification->Data[3], info->arg);
 8011aea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8011aee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011af2:	691b      	ldr	r3, [r3, #16]
 8011af4:	b29a      	uxth	r2, r3
 8011af6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011afa:	695b      	ldr	r3, [r3, #20]
 8011afc:	b2dd      	uxtb	r5, r3
 8011afe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011b02:	685b      	ldr	r3, [r3, #4]
 8011b04:	9300      	str	r3, [sp, #0]
 8011b06:	f8d7 4108 	ldr.w	r4, [r7, #264]	@ 0x108
 8011b0a:	462b      	mov	r3, r5
 8011b0c:	47a0      	blx	r4
            }
            break;
 8011b0e:	e08f      	b.n	8011c30 <Zigbee_CallBackProcessing+0x1774>
        case MSG_M0TOM4_ZCL_TL_EP_INFO_CB:
        {
            struct ZbTlEpInfoCmd *cmd;
            struct ZbZclAddrInfoT *srcInfo;

            assert(p_notification->Size == 3);
 8011b10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011b14:	685b      	ldr	r3, [r3, #4]
 8011b16:	2b03      	cmp	r3, #3
 8011b18:	d006      	beq.n	8011b28 <Zigbee_CallBackProcessing+0x166c>
 8011b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8011b48 <Zigbee_CallBackProcessing+0x168c>)
 8011b1c:	4a07      	ldr	r2, [pc, #28]	@ (8011b3c <Zigbee_CallBackProcessing+0x1680>)
 8011b1e:	f241 01d4 	movw	r1, #4308	@ 0x10d4
 8011b22:	4807      	ldr	r0, [pc, #28]	@ (8011b40 <Zigbee_CallBackProcessing+0x1684>)
 8011b24:	f001 fbc2 	bl	80132ac <__assert_func>
            if (zigbee_m4_tl_callbacks.ep_info_cb == NULL) {
 8011b28:	4b08      	ldr	r3, [pc, #32]	@ (8011b4c <Zigbee_CallBackProcessing+0x1690>)
 8011b2a:	681b      	ldr	r3, [r3, #0]
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d10f      	bne.n	8011b50 <Zigbee_CallBackProcessing+0x1694>
                retval = (uint32_t)ZCL_STATUS_UNSUPP_COMMAND;
 8011b30:	2381      	movs	r3, #129	@ 0x81
 8011b32:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
                break;
 8011b36:	e07c      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
 8011b38:	0801484c 	.word	0x0801484c
 8011b3c:	08014f18 	.word	0x08014f18
 8011b40:	080147bc 	.word	0x080147bc
 8011b44:	08014868 	.word	0x08014868
 8011b48:	08014830 	.word	0x08014830
 8011b4c:	200013d0 	.word	0x200013d0
            }
            cmd = (struct ZbTlEpInfoCmd *)p_notification->Data[0];
 8011b50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011b54:	689b      	ldr	r3, [r3, #8]
 8011b56:	64bb      	str	r3, [r7, #72]	@ 0x48
            srcInfo = (struct ZbZclAddrInfoT *)p_notification->Data[1];
 8011b58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011b5c:	68db      	ldr	r3, [r3, #12]
 8011b5e:	647b      	str	r3, [r7, #68]	@ 0x44
            retval = (uint32_t)zigbee_m4_tl_callbacks.ep_info_cb(zb_ipc_globals.zb, cmd,
 8011b60:	4b3f      	ldr	r3, [pc, #252]	@ (8011c60 <Zigbee_CallBackProcessing+0x17a4>)
 8011b62:	681c      	ldr	r4, [r3, #0]
 8011b64:	4b3f      	ldr	r3, [pc, #252]	@ (8011c64 <Zigbee_CallBackProcessing+0x17a8>)
 8011b66:	6818      	ldr	r0, [r3, #0]
                    srcInfo, (void *)p_notification->Data[2]);
 8011b68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011b6c:	691b      	ldr	r3, [r3, #16]
            retval = (uint32_t)zigbee_m4_tl_callbacks.ep_info_cb(zb_ipc_globals.zb, cmd,
 8011b6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011b70:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8011b72:	47a0      	blx	r4
 8011b74:	4603      	mov	r3, r0
 8011b76:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            break;
 8011b7a:	e05a      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
        }

        default:
            status = HAL_ERROR;
 8011b7c:	2301      	movs	r3, #1
 8011b7e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 8011b82:	e056      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011b84:	bf00      	nop
 8011b86:	e054      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011b88:	bf00      	nop
 8011b8a:	e052      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011b8c:	bf00      	nop
 8011b8e:	e050      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011b90:	bf00      	nop
 8011b92:	e04e      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011b94:	bf00      	nop
 8011b96:	e04c      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011b98:	bf00      	nop
 8011b9a:	e04a      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011b9c:	bf00      	nop
 8011b9e:	e048      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011ba0:	bf00      	nop
 8011ba2:	e046      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011ba4:	bf00      	nop
 8011ba6:	e044      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011ba8:	bf00      	nop
 8011baa:	e042      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bac:	bf00      	nop
 8011bae:	e040      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bb0:	bf00      	nop
 8011bb2:	e03e      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bb4:	bf00      	nop
 8011bb6:	e03c      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bb8:	bf00      	nop
 8011bba:	e03a      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bbc:	bf00      	nop
 8011bbe:	e038      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bc0:	bf00      	nop
 8011bc2:	e036      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bc4:	bf00      	nop
 8011bc6:	e034      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bc8:	bf00      	nop
 8011bca:	e032      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bcc:	bf00      	nop
 8011bce:	e030      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bd0:	bf00      	nop
 8011bd2:	e02e      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bd4:	bf00      	nop
 8011bd6:	e02c      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bd8:	bf00      	nop
 8011bda:	e02a      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bdc:	bf00      	nop
 8011bde:	e028      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011be0:	bf00      	nop
 8011be2:	e026      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011be4:	bf00      	nop
 8011be6:	e024      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011be8:	bf00      	nop
 8011bea:	e022      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bec:	bf00      	nop
 8011bee:	e020      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bf0:	bf00      	nop
 8011bf2:	e01e      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bf4:	bf00      	nop
 8011bf6:	e01c      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bf8:	bf00      	nop
 8011bfa:	e01a      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011bfc:	bf00      	nop
 8011bfe:	e018      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c00:	bf00      	nop
 8011c02:	e016      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c04:	bf00      	nop
 8011c06:	e014      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c08:	bf00      	nop
 8011c0a:	e012      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c0c:	bf00      	nop
 8011c0e:	e010      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c10:	bf00      	nop
 8011c12:	e00e      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c14:	bf00      	nop
 8011c16:	e00c      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c18:	bf00      	nop
 8011c1a:	e00a      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c1c:	bf00      	nop
 8011c1e:	e008      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c20:	bf00      	nop
 8011c22:	e006      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c24:	bf00      	nop
 8011c26:	e004      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c28:	bf00      	nop
 8011c2a:	e002      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c2c:	bf00      	nop
 8011c2e:	e000      	b.n	8011c32 <Zigbee_CallBackProcessing+0x1776>
            break;
 8011c30:	bf00      	nop
    }

    if (info != NULL) {
 8011c32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d003      	beq.n	8011c42 <Zigbee_CallBackProcessing+0x1786>
        zb_ipc_m4_cb_info_free(info);
 8011c3a:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8011c3e:	f7fd fc6b 	bl	800f518 <zb_ipc_m4_cb_info_free>
    }

    /* Return the retval, if any. */
    p_notification->Data[0] = retval;
 8011c42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8011c46:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8011c4a:	609a      	str	r2, [r3, #8]

    TL_ZIGBEE_SendM4AckToM0Notify();
 8011c4c:	f7fc fd62 	bl	800e714 <TL_ZIGBEE_SendM4AckToM0Notify>
    return status;
 8011c50:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
}
 8011c54:	4618      	mov	r0, r3
 8011c56:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8011c5a:	46bd      	mov	sp, r7
 8011c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c5e:	bf00      	nop
 8011c60:	200013d0 	.word	0x200013d0
 8011c64:	200013e4 	.word	0x200013e4

08011c68 <Zigbee_M0RequestProcessing>:

HAL_StatusTypeDef
Zigbee_M0RequestProcessing(void)
{
 8011c68:	b590      	push	{r4, r7, lr}
 8011c6a:	b089      	sub	sp, #36	@ 0x24
 8011c6c:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status = HAL_OK;
 8011c6e:	2300      	movs	r3, #0
 8011c70:	75fb      	strb	r3, [r7, #23]
    Zigbee_Cmd_Request_t *p_logging = ZIGBEE_Get_M0RequestPayloadBuffer();
 8011c72:	f000 fbbd 	bl	80123f0 <ZIGBEE_Get_M0RequestPayloadBuffer>
 8011c76:	60f8      	str	r0, [r7, #12]

    switch (p_logging->ID) {
 8011c78:	68fb      	ldr	r3, [r7, #12]
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	2b09      	cmp	r3, #9
 8011c7e:	d046      	beq.n	8011d0e <Zigbee_M0RequestProcessing+0xa6>
 8011c80:	2b09      	cmp	r3, #9
 8011c82:	d864      	bhi.n	8011d4e <Zigbee_M0RequestProcessing+0xe6>
 8011c84:	2b07      	cmp	r3, #7
 8011c86:	d002      	beq.n	8011c8e <Zigbee_M0RequestProcessing+0x26>
 8011c88:	2b08      	cmp	r3, #8
 8011c8a:	d01e      	beq.n	8011cca <Zigbee_M0RequestProcessing+0x62>
 8011c8c:	e05f      	b.n	8011d4e <Zigbee_M0RequestProcessing+0xe6>
        case MSG_M0TOM4_ZB_LOGGING:
        {
            const char *log_str;

            assert(p_logging->Size == 1);
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	685b      	ldr	r3, [r3, #4]
 8011c92:	2b01      	cmp	r3, #1
 8011c94:	d006      	beq.n	8011ca4 <Zigbee_M0RequestProcessing+0x3c>
 8011c96:	4b33      	ldr	r3, [pc, #204]	@ (8011d64 <Zigbee_M0RequestProcessing+0xfc>)
 8011c98:	4a33      	ldr	r2, [pc, #204]	@ (8011d68 <Zigbee_M0RequestProcessing+0x100>)
 8011c9a:	f241 01fb 	movw	r1, #4347	@ 0x10fb
 8011c9e:	4833      	ldr	r0, [pc, #204]	@ (8011d6c <Zigbee_M0RequestProcessing+0x104>)
 8011ca0:	f001 fb04 	bl	80132ac <__assert_func>
            log_str = (const char *)p_logging->Data[0];
 8011ca4:	68fb      	ldr	r3, [r7, #12]
 8011ca6:	689b      	ldr	r3, [r3, #8]
 8011ca8:	603b      	str	r3, [r7, #0]
            if (zb_ipc_globals.log_cb != NULL) {
 8011caa:	4b31      	ldr	r3, [pc, #196]	@ (8011d70 <Zigbee_M0RequestProcessing+0x108>)
 8011cac:	685b      	ldr	r3, [r3, #4]
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d050      	beq.n	8011d54 <Zigbee_M0RequestProcessing+0xec>
                /* We just need to print the raw string. The formatting has already been done. */
                zb_ipc_globals.log_cb(zb_ipc_globals.zb, 0 /* mask is unknown */, NULL,
 8011cb2:	4b2f      	ldr	r3, [pc, #188]	@ (8011d70 <Zigbee_M0RequestProcessing+0x108>)
 8011cb4:	685c      	ldr	r4, [r3, #4]
 8011cb6:	4b2e      	ldr	r3, [pc, #184]	@ (8011d70 <Zigbee_M0RequestProcessing+0x108>)
 8011cb8:	6818      	ldr	r0, [r3, #0]
 8011cba:	4b2e      	ldr	r3, [pc, #184]	@ (8011d74 <Zigbee_M0RequestProcessing+0x10c>)
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	9300      	str	r3, [sp, #0]
 8011cc0:	683b      	ldr	r3, [r7, #0]
 8011cc2:	2200      	movs	r2, #0
 8011cc4:	2100      	movs	r1, #0
 8011cc6:	47a0      	blx	r4
                    log_str /* fmt */, va_null);
            }
            break;
 8011cc8:	e044      	b.n	8011d54 <Zigbee_M0RequestProcessing+0xec>
        case MSG_M0TOM4_ZB_MALLOC:
        {
            void *ptr;
            uint32_t alloc_sz;

            assert(p_logging->Size == 1);
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	685b      	ldr	r3, [r3, #4]
 8011cce:	2b01      	cmp	r3, #1
 8011cd0:	d006      	beq.n	8011ce0 <Zigbee_M0RequestProcessing+0x78>
 8011cd2:	4b24      	ldr	r3, [pc, #144]	@ (8011d64 <Zigbee_M0RequestProcessing+0xfc>)
 8011cd4:	4a24      	ldr	r2, [pc, #144]	@ (8011d68 <Zigbee_M0RequestProcessing+0x100>)
 8011cd6:	f241 110b 	movw	r1, #4363	@ 0x110b
 8011cda:	4824      	ldr	r0, [pc, #144]	@ (8011d6c <Zigbee_M0RequestProcessing+0x104>)
 8011cdc:	f001 fae6 	bl	80132ac <__assert_func>
            alloc_sz = (uint32_t)p_logging->Data[0];
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	689b      	ldr	r3, [r3, #8]
 8011ce4:	607b      	str	r3, [r7, #4]
#ifndef CONFIG_ZB_M4_MALLOC_DEBUG_SZ
            /* Make room for tracking size at start of memory block */
            alloc_sz += 4U;
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	3304      	adds	r3, #4
 8011cea:	607b      	str	r3, [r7, #4]
#endif
            ptr = malloc(alloc_sz);
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	f001 fafb 	bl	80132e8 <malloc>
 8011cf2:	4603      	mov	r3, r0
 8011cf4:	613b      	str	r3, [r7, #16]
            if (ptr != NULL) {
 8011cf6:	693b      	ldr	r3, [r7, #16]
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d004      	beq.n	8011d06 <Zigbee_M0RequestProcessing+0x9e>
                ptr = zb_malloc_track(ptr, alloc_sz);
 8011cfc:	6879      	ldr	r1, [r7, #4]
 8011cfe:	6938      	ldr	r0, [r7, #16]
 8011d00:	f000 f83c 	bl	8011d7c <zb_malloc_track>
 8011d04:	6138      	str	r0, [r7, #16]
            }
            /* Return ptr in second argument */
            p_logging->Data[1] = (uint32_t)ptr;
 8011d06:	693a      	ldr	r2, [r7, #16]
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	60da      	str	r2, [r3, #12]
            break;
 8011d0c:	e023      	b.n	8011d56 <Zigbee_M0RequestProcessing+0xee>
        /* ZbFree */
        case MSG_M0TOM4_ZB_FREE:
        {
            void *ptr;

            assert(p_logging->Size == 1);
 8011d0e:	68fb      	ldr	r3, [r7, #12]
 8011d10:	685b      	ldr	r3, [r3, #4]
 8011d12:	2b01      	cmp	r3, #1
 8011d14:	d006      	beq.n	8011d24 <Zigbee_M0RequestProcessing+0xbc>
 8011d16:	4b13      	ldr	r3, [pc, #76]	@ (8011d64 <Zigbee_M0RequestProcessing+0xfc>)
 8011d18:	4a13      	ldr	r2, [pc, #76]	@ (8011d68 <Zigbee_M0RequestProcessing+0x100>)
 8011d1a:	f241 111f 	movw	r1, #4383	@ 0x111f
 8011d1e:	4813      	ldr	r0, [pc, #76]	@ (8011d6c <Zigbee_M0RequestProcessing+0x104>)
 8011d20:	f001 fac4 	bl	80132ac <__assert_func>
            ptr = (void *)p_logging->Data[0];
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	689b      	ldr	r3, [r3, #8]
 8011d28:	60bb      	str	r3, [r7, #8]
            assert(ptr != NULL);
 8011d2a:	68bb      	ldr	r3, [r7, #8]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d106      	bne.n	8011d3e <Zigbee_M0RequestProcessing+0xd6>
 8011d30:	4b11      	ldr	r3, [pc, #68]	@ (8011d78 <Zigbee_M0RequestProcessing+0x110>)
 8011d32:	4a0d      	ldr	r2, [pc, #52]	@ (8011d68 <Zigbee_M0RequestProcessing+0x100>)
 8011d34:	f241 1121 	movw	r1, #4385	@ 0x1121
 8011d38:	480c      	ldr	r0, [pc, #48]	@ (8011d6c <Zigbee_M0RequestProcessing+0x104>)
 8011d3a:	f001 fab7 	bl	80132ac <__assert_func>
            ptr = zb_malloc_untrack(ptr);
 8011d3e:	68b8      	ldr	r0, [r7, #8]
 8011d40:	f000 f838 	bl	8011db4 <zb_malloc_untrack>
 8011d44:	60b8      	str	r0, [r7, #8]
            free(ptr);
 8011d46:	68b8      	ldr	r0, [r7, #8]
 8011d48:	f001 fad6 	bl	80132f8 <free>
            break;
 8011d4c:	e003      	b.n	8011d56 <Zigbee_M0RequestProcessing+0xee>
        }

        default:
            status = HAL_ERROR;
 8011d4e:	2301      	movs	r3, #1
 8011d50:	75fb      	strb	r3, [r7, #23]
            break;
 8011d52:	e000      	b.n	8011d56 <Zigbee_M0RequestProcessing+0xee>
            break;
 8011d54:	bf00      	nop
    }

    TL_ZIGBEE_SendM4AckToM0Request();
 8011d56:	f7fc fcf7 	bl	800e748 <TL_ZIGBEE_SendM4AckToM0Request>
    return status;
 8011d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8011d5c:	4618      	mov	r0, r3
 8011d5e:	371c      	adds	r7, #28
 8011d60:	46bd      	mov	sp, r7
 8011d62:	bd90      	pop	{r4, r7, pc}
 8011d64:	08014884 	.word	0x08014884
 8011d68:	08014f34 	.word	0x08014f34
 8011d6c:	080147bc 	.word	0x080147bc
 8011d70:	200013e4 	.word	0x200013e4
 8011d74:	08014ce8 	.word	0x08014ce8
 8011d78:	0801489c 	.word	0x0801489c

08011d7c <zb_malloc_track>:

/* ZbMalloc (MSG_M0TOM4_ZB_MALLOC) Debugging */
static void *
zb_malloc_track(void *ptr, unsigned int sz)
{
 8011d7c:	b480      	push	{r7}
 8011d7e:	b085      	sub	sp, #20
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	6078      	str	r0, [r7, #4]
 8011d84:	6039      	str	r1, [r7, #0]
    return ptr;

#else
    void *ret;

    *(uint32_t *)ptr = sz;
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	683a      	ldr	r2, [r7, #0]
 8011d8a:	601a      	str	r2, [r3, #0]
    ret = ((uint8_t *)ptr) + 4U;
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	3304      	adds	r3, #4
 8011d90:	60fb      	str	r3, [r7, #12]
    zb_ipc_globals.zb_alloc_sz += sz;
 8011d92:	4b07      	ldr	r3, [pc, #28]	@ (8011db0 <zb_malloc_track+0x34>)
 8011d94:	f8d3 200d 	ldr.w	r2, [r3, #13]
 8011d98:	683b      	ldr	r3, [r7, #0]
 8011d9a:	4413      	add	r3, r2
 8011d9c:	4a04      	ldr	r2, [pc, #16]	@ (8011db0 <zb_malloc_track+0x34>)
 8011d9e:	f8c2 300d 	str.w	r3, [r2, #13]
    return ret;
 8011da2:	68fb      	ldr	r3, [r7, #12]
#endif
}
 8011da4:	4618      	mov	r0, r3
 8011da6:	3714      	adds	r7, #20
 8011da8:	46bd      	mov	sp, r7
 8011daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dae:	4770      	bx	lr
 8011db0:	200013e4 	.word	0x200013e4

08011db4 <zb_malloc_untrack>:

static void *
zb_malloc_untrack(void *ptr)
{
 8011db4:	b480      	push	{r7}
 8011db6:	b085      	sub	sp, #20
 8011db8:	af00      	add	r7, sp, #0
 8011dba:	6078      	str	r0, [r7, #4]

#else
    uint32_t sz;
    void *ret;

    ret = ((uint8_t *)ptr) - 4U;
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	3b04      	subs	r3, #4
 8011dc0:	60fb      	str	r3, [r7, #12]
    sz = *(uint32_t *)ret;
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	60bb      	str	r3, [r7, #8]
    zb_ipc_globals.zb_alloc_sz -= sz;
 8011dc8:	4b07      	ldr	r3, [pc, #28]	@ (8011de8 <zb_malloc_untrack+0x34>)
 8011dca:	f8d3 200d 	ldr.w	r2, [r3, #13]
 8011dce:	68bb      	ldr	r3, [r7, #8]
 8011dd0:	1ad3      	subs	r3, r2, r3
 8011dd2:	4a05      	ldr	r2, [pc, #20]	@ (8011de8 <zb_malloc_untrack+0x34>)
 8011dd4:	f8c2 300d 	str.w	r3, [r2, #13]
    return ret;
 8011dd8:	68fb      	ldr	r3, [r7, #12]
#endif
}
 8011dda:	4618      	mov	r0, r3
 8011ddc:	3714      	adds	r7, #20
 8011dde:	46bd      	mov	sp, r7
 8011de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011de4:	4770      	bx	lr
 8011de6:	bf00      	nop
 8011de8:	200013e4 	.word	0x200013e4

08011dec <onOff_server_1_off>:
/* USER CODE END PV */
/* Functions Definition ------------------------------------------------------*/

/* OnOff server off 1 command callback */
static enum ZclStatusCodeT onOff_server_1_off(struct ZbZclClusterT *cluster, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 8011dec:	b580      	push	{r7, lr}
 8011dee:	b084      	sub	sp, #16
 8011df0:	af00      	add	r7, sp, #0
 8011df2:	60f8      	str	r0, [r7, #12]
 8011df4:	60b9      	str	r1, [r7, #8]
 8011df6:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 OnOff server 1 off 1 */
	IRInterface_Send(&htim1, CMD_POWER);
 8011df8:	2100      	movs	r1, #0
 8011dfa:	4806      	ldr	r0, [pc, #24]	@ (8011e14 <onOff_server_1_off+0x28>)
 8011dfc:	f7f4 fef0 	bl	8006be0 <IRInterface_Send>
	APP_DBG("OFF");
 8011e00:	4a05      	ldr	r2, [pc, #20]	@ (8011e18 <onOff_server_1_off+0x2c>)
 8011e02:	2101      	movs	r1, #1
 8011e04:	2000      	movs	r0, #0
 8011e06:	f7f6 f84b 	bl	8007ea0 <logApplication>
  return ZCL_STATUS_SUCCESS;
 8011e0a:	2300      	movs	r3, #0
  /* USER CODE END 0 OnOff server 1 off 1 */
}
 8011e0c:	4618      	mov	r0, r3
 8011e0e:	3710      	adds	r7, #16
 8011e10:	46bd      	mov	sp, r7
 8011e12:	bd80      	pop	{r7, pc}
 8011e14:	20000224 	.word	0x20000224
 8011e18:	080148a8 	.word	0x080148a8

08011e1c <onOff_server_1_on>:

/* OnOff server on 1 command callback */
static enum ZclStatusCodeT onOff_server_1_on(struct ZbZclClusterT *cluster, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 8011e1c:	b580      	push	{r7, lr}
 8011e1e:	b084      	sub	sp, #16
 8011e20:	af00      	add	r7, sp, #0
 8011e22:	60f8      	str	r0, [r7, #12]
 8011e24:	60b9      	str	r1, [r7, #8]
 8011e26:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 1 OnOff server 1 on 1 */
	IRInterface_Send(&htim1, CMD_POWER);
 8011e28:	2100      	movs	r1, #0
 8011e2a:	4806      	ldr	r0, [pc, #24]	@ (8011e44 <onOff_server_1_on+0x28>)
 8011e2c:	f7f4 fed8 	bl	8006be0 <IRInterface_Send>
	APP_DBG("ON");
 8011e30:	4a05      	ldr	r2, [pc, #20]	@ (8011e48 <onOff_server_1_on+0x2c>)
 8011e32:	2101      	movs	r1, #1
 8011e34:	2000      	movs	r0, #0
 8011e36:	f7f6 f833 	bl	8007ea0 <logApplication>
  return ZCL_STATUS_SUCCESS;
 8011e3a:	2300      	movs	r3, #0
  /* USER CODE END 1 OnOff server 1 on 1 */
}
 8011e3c:	4618      	mov	r0, r3
 8011e3e:	3710      	adds	r7, #16
 8011e40:	46bd      	mov	sp, r7
 8011e42:	bd80      	pop	{r7, pc}
 8011e44:	20000224 	.word	0x20000224
 8011e48:	080148ac 	.word	0x080148ac

08011e4c <onOff_server_1_toggle>:

/* OnOff server toggle 1 command callback */
static enum ZclStatusCodeT onOff_server_1_toggle(struct ZbZclClusterT *cluster, struct ZbZclAddrInfoT *srcInfo, void *arg)
{
 8011e4c:	b580      	push	{r7, lr}
 8011e4e:	b084      	sub	sp, #16
 8011e50:	af00      	add	r7, sp, #0
 8011e52:	60f8      	str	r0, [r7, #12]
 8011e54:	60b9      	str	r1, [r7, #8]
 8011e56:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 2 OnOff server 1 toggle 1 */
	IRInterface_Send(&htim1, CMD_POWER);
 8011e58:	2100      	movs	r1, #0
 8011e5a:	4804      	ldr	r0, [pc, #16]	@ (8011e6c <onOff_server_1_toggle+0x20>)
 8011e5c:	f7f4 fec0 	bl	8006be0 <IRInterface_Send>
  return ZCL_STATUS_SUCCESS;
 8011e60:	2300      	movs	r3, #0
  /* USER CODE END 2 OnOff server 1 toggle 1 */
}
 8011e62:	4618      	mov	r0, r3
 8011e64:	3710      	adds	r7, #16
 8011e66:	46bd      	mov	sp, r7
 8011e68:	bd80      	pop	{r7, pc}
 8011e6a:	bf00      	nop
 8011e6c:	20000224 	.word	0x20000224

08011e70 <APP_ZIGBEE_Init>:
 * @brief  Zigbee application initialization
 * @param  None
 * @retval None
 */
void APP_ZIGBEE_Init(void)
{
 8011e70:	b580      	push	{r7, lr}
 8011e72:	b082      	sub	sp, #8
 8011e74:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t ZigbeeInitStatus;

  APP_DBG("APP_ZIGBEE_Init");
 8011e76:	4a12      	ldr	r2, [pc, #72]	@ (8011ec0 <APP_ZIGBEE_Init+0x50>)
 8011e78:	2101      	movs	r1, #1
 8011e7a:	2000      	movs	r0, #0
 8011e7c:	f7f6 f810 	bl	8007ea0 <logApplication>

  /* Check the compatibility with the Coprocessor Wireless Firmware loaded */
  APP_ZIGBEE_CheckWirelessFirmwareInfo();
 8011e80:	f000 f9cc 	bl	801221c <APP_ZIGBEE_CheckWirelessFirmwareInfo>

  /* Register cmdbuffer */
  APP_ZIGBEE_RegisterCmdBuffer(&ZigbeeOtCmdBuffer);
 8011e84:	480f      	ldr	r0, [pc, #60]	@ (8011ec4 <APP_ZIGBEE_Init+0x54>)
 8011e86:	f000 fa7f 	bl	8012388 <APP_ZIGBEE_RegisterCmdBuffer>

  /* Init config buffer and call TL_ZIGBEE_Init */
  APP_ZIGBEE_TL_INIT();
 8011e8a:	f000 fb39 	bl	8012500 <APP_ZIGBEE_TL_INIT>

  /* Register task */
  /* Create the different tasks */
  UTIL_SEQ_RegTask(1U << (uint32_t)CFG_TASK_NOTIFY_FROM_M0_TO_M4, UTIL_SEQ_RFU, APP_ZIGBEE_ProcessNotifyM0ToM4);
 8011e8e:	4a0e      	ldr	r2, [pc, #56]	@ (8011ec8 <APP_ZIGBEE_Init+0x58>)
 8011e90:	2100      	movs	r1, #0
 8011e92:	2001      	movs	r0, #1
 8011e94:	f001 f90c 	bl	80130b0 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask(1U << (uint32_t)CFG_TASK_REQUEST_FROM_M0_TO_M4, UTIL_SEQ_RFU, APP_ZIGBEE_ProcessRequestM0ToM4);
 8011e98:	4a0c      	ldr	r2, [pc, #48]	@ (8011ecc <APP_ZIGBEE_Init+0x5c>)
 8011e9a:	2100      	movs	r1, #0
 8011e9c:	2002      	movs	r0, #2
 8011e9e:	f001 f907 	bl	80130b0 <UTIL_SEQ_RegTask>

  /* Task associated with network creation process */
  UTIL_SEQ_RegTask(1U << CFG_TASK_ZIGBEE_NETWORK_FORM, UTIL_SEQ_RFU, APP_ZIGBEE_NwkForm);
 8011ea2:	4a0b      	ldr	r2, [pc, #44]	@ (8011ed0 <APP_ZIGBEE_Init+0x60>)
 8011ea4:	2100      	movs	r1, #0
 8011ea6:	2004      	movs	r0, #4
 8011ea8:	f001 f902 	bl	80130b0 <UTIL_SEQ_RegTask>

  /* USER CODE BEGIN APP_ZIGBEE_INIT */
  /* USER CODE END APP_ZIGBEE_INIT */

  /* Start the Zigbee on the CPU2 side */
  ZigbeeInitStatus = SHCI_C2_ZIGBEE_Init();
 8011eac:	f7fc f8fa 	bl	800e0a4 <SHCI_C2_ZIGBEE_Init>
 8011eb0:	4603      	mov	r3, r0
 8011eb2:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ZigbeeInitStatus);

  /* Initialize Zigbee stack layers */
  APP_ZIGBEE_StackLayersInit();
 8011eb4:	f000 f80e 	bl	8011ed4 <APP_ZIGBEE_StackLayersInit>

}
 8011eb8:	bf00      	nop
 8011eba:	3708      	adds	r7, #8
 8011ebc:	46bd      	mov	sp, r7
 8011ebe:	bd80      	pop	{r7, pc}
 8011ec0:	080148b0 	.word	0x080148b0
 8011ec4:	20030838 	.word	0x20030838
 8011ec8:	08012531 	.word	0x08012531
 8011ecc:	08012551 	.word	0x08012551
 8011ed0:	08011fe5 	.word	0x08011fe5

08011ed4 <APP_ZIGBEE_StackLayersInit>:
 * @brief  Initialize Zigbee stack layers
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_StackLayersInit(void)
{
 8011ed4:	b580      	push	{r7, lr}
 8011ed6:	af00      	add	r7, sp, #0
  APP_DBG("APP_ZIGBEE_StackLayersInit");
 8011ed8:	4a17      	ldr	r2, [pc, #92]	@ (8011f38 <APP_ZIGBEE_StackLayersInit+0x64>)
 8011eda:	2101      	movs	r1, #1
 8011edc:	2000      	movs	r0, #0
 8011ede:	f7f5 ffdf 	bl	8007ea0 <logApplication>

  zigbee_app_info.zb = ZbInit(0U, NULL, NULL);
 8011ee2:	2300      	movs	r3, #0
 8011ee4:	2200      	movs	r2, #0
 8011ee6:	f04f 0000 	mov.w	r0, #0
 8011eea:	f04f 0100 	mov.w	r1, #0
 8011eee:	f7fd fb43 	bl	800f578 <ZbInit>
 8011ef2:	4603      	mov	r3, r0
 8011ef4:	4a11      	ldr	r2, [pc, #68]	@ (8011f3c <APP_ZIGBEE_StackLayersInit+0x68>)
 8011ef6:	6053      	str	r3, [r2, #4]
  assert(zigbee_app_info.zb != NULL);
 8011ef8:	4b10      	ldr	r3, [pc, #64]	@ (8011f3c <APP_ZIGBEE_StackLayersInit+0x68>)
 8011efa:	685b      	ldr	r3, [r3, #4]
 8011efc:	2b00      	cmp	r3, #0
 8011efe:	d105      	bne.n	8011f0c <APP_ZIGBEE_StackLayersInit+0x38>
 8011f00:	4b0f      	ldr	r3, [pc, #60]	@ (8011f40 <APP_ZIGBEE_StackLayersInit+0x6c>)
 8011f02:	4a10      	ldr	r2, [pc, #64]	@ (8011f44 <APP_ZIGBEE_StackLayersInit+0x70>)
 8011f04:	21d1      	movs	r1, #209	@ 0xd1
 8011f06:	4810      	ldr	r0, [pc, #64]	@ (8011f48 <APP_ZIGBEE_StackLayersInit+0x74>)
 8011f08:	f001 f9d0 	bl	80132ac <__assert_func>

  /* Create the endpoint and cluster(s) */
  APP_ZIGBEE_ConfigEndpoints();
 8011f0c:	f000 f81e 	bl	8011f4c <APP_ZIGBEE_ConfigEndpoints>

  /* USER CODE BEGIN APP_ZIGBEE_StackLayersInit */
  /* USER CODE END APP_ZIGBEE_StackLayersInit */

  /* Configure the joining parameters */
  zigbee_app_info.join_status = (enum ZbStatusCodeT) 0x01; /* init to error status */
 8011f10:	4b0a      	ldr	r3, [pc, #40]	@ (8011f3c <APP_ZIGBEE_StackLayersInit+0x68>)
 8011f12:	2201      	movs	r2, #1
 8011f14:	725a      	strb	r2, [r3, #9]
  zigbee_app_info.join_delay = HAL_GetTick(); /* now */
 8011f16:	f7f6 fa17 	bl	8008348 <HAL_GetTick>
 8011f1a:	4603      	mov	r3, r0
 8011f1c:	4a07      	ldr	r2, [pc, #28]	@ (8011f3c <APP_ZIGBEE_StackLayersInit+0x68>)
 8011f1e:	60d3      	str	r3, [r2, #12]
  zigbee_app_info.startupControl = ZbStartTypeJoin;
 8011f20:	4b06      	ldr	r3, [pc, #24]	@ (8011f3c <APP_ZIGBEE_StackLayersInit+0x68>)
 8011f22:	2203      	movs	r2, #3
 8011f24:	721a      	strb	r2, [r3, #8]

  /* Initialization Complete */
  zigbee_app_info.has_init = true;
 8011f26:	4b05      	ldr	r3, [pc, #20]	@ (8011f3c <APP_ZIGBEE_StackLayersInit+0x68>)
 8011f28:	2201      	movs	r2, #1
 8011f2a:	701a      	strb	r2, [r3, #0]

  /* run the task */
  UTIL_SEQ_SetTask(1U << CFG_TASK_ZIGBEE_NETWORK_FORM, CFG_SCH_PRIO_0);
 8011f2c:	2100      	movs	r1, #0
 8011f2e:	2004      	movs	r0, #4
 8011f30:	f001 f8e0 	bl	80130f4 <UTIL_SEQ_SetTask>
}
 8011f34:	bf00      	nop
 8011f36:	bd80      	pop	{r7, pc}
 8011f38:	080148c0 	.word	0x080148c0
 8011f3c:	200015f0 	.word	0x200015f0
 8011f40:	080148dc 	.word	0x080148dc
 8011f44:	08014f50 	.word	0x08014f50
 8011f48:	080148f8 	.word	0x080148f8

08011f4c <APP_ZIGBEE_ConfigEndpoints>:
 * @brief  Configure Zigbee application endpoints
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_ConfigEndpoints(void)
{
 8011f4c:	b580      	push	{r7, lr}
 8011f4e:	b088      	sub	sp, #32
 8011f50:	af00      	add	r7, sp, #0
  struct ZbApsmeAddEndpointReqT req;
  struct ZbApsmeAddEndpointConfT conf;

  memset(&req, 0, sizeof(req));
 8011f52:	f107 0308 	add.w	r3, r7, #8
 8011f56:	2218      	movs	r2, #24
 8011f58:	2100      	movs	r1, #0
 8011f5a:	4618      	mov	r0, r3
 8011f5c:	f001 fc40 	bl	80137e0 <memset>

  /* Endpoint: SW1_ENDPOINT */
  req.profileId = ZCL_PROFILE_HOME_AUTOMATION;
 8011f60:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8011f64:	817b      	strh	r3, [r7, #10]
  req.deviceId = ZCL_DEVICE_ONOFF_LIGHT;
 8011f66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011f6a:	81bb      	strh	r3, [r7, #12]
  req.endpoint = SW1_ENDPOINT;
 8011f6c:	2301      	movs	r3, #1
 8011f6e:	723b      	strb	r3, [r7, #8]
  ZbZclAddEndpoint(zigbee_app_info.zb, &req, &conf);
 8011f70:	4b16      	ldr	r3, [pc, #88]	@ (8011fcc <APP_ZIGBEE_ConfigEndpoints+0x80>)
 8011f72:	685b      	ldr	r3, [r3, #4]
 8011f74:	1d3a      	adds	r2, r7, #4
 8011f76:	f107 0108 	add.w	r1, r7, #8
 8011f7a:	4618      	mov	r0, r3
 8011f7c:	f7fe f868 	bl	8010050 <ZbZclAddEndpoint>
  assert(conf.status == ZB_STATUS_SUCCESS);
 8011f80:	793b      	ldrb	r3, [r7, #4]
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d005      	beq.n	8011f92 <APP_ZIGBEE_ConfigEndpoints+0x46>
 8011f86:	4b12      	ldr	r3, [pc, #72]	@ (8011fd0 <APP_ZIGBEE_ConfigEndpoints+0x84>)
 8011f88:	4a12      	ldr	r2, [pc, #72]	@ (8011fd4 <APP_ZIGBEE_ConfigEndpoints+0x88>)
 8011f8a:	21f6      	movs	r1, #246	@ 0xf6
 8011f8c:	4812      	ldr	r0, [pc, #72]	@ (8011fd8 <APP_ZIGBEE_ConfigEndpoints+0x8c>)
 8011f8e:	f001 f98d 	bl	80132ac <__assert_func>

  /* OnOff server */
  zigbee_app_info.onOff_server_1 = ZbZclOnOffServerAlloc(zigbee_app_info.zb, SW1_ENDPOINT, &OnOffServerCallbacks_1, NULL);
 8011f92:	4b0e      	ldr	r3, [pc, #56]	@ (8011fcc <APP_ZIGBEE_ConfigEndpoints+0x80>)
 8011f94:	6858      	ldr	r0, [r3, #4]
 8011f96:	2300      	movs	r3, #0
 8011f98:	4a10      	ldr	r2, [pc, #64]	@ (8011fdc <APP_ZIGBEE_ConfigEndpoints+0x90>)
 8011f9a:	2101      	movs	r1, #1
 8011f9c:	f7ee ffd8 	bl	8000f50 <ZbZclOnOffServerAlloc>
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8011fcc <APP_ZIGBEE_ConfigEndpoints+0x80>)
 8011fa4:	6153      	str	r3, [r2, #20]
  assert(zigbee_app_info.onOff_server_1 != NULL);
 8011fa6:	4b09      	ldr	r3, [pc, #36]	@ (8011fcc <APP_ZIGBEE_ConfigEndpoints+0x80>)
 8011fa8:	695b      	ldr	r3, [r3, #20]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d105      	bne.n	8011fba <APP_ZIGBEE_ConfigEndpoints+0x6e>
 8011fae:	4b0c      	ldr	r3, [pc, #48]	@ (8011fe0 <APP_ZIGBEE_ConfigEndpoints+0x94>)
 8011fb0:	4a08      	ldr	r2, [pc, #32]	@ (8011fd4 <APP_ZIGBEE_ConfigEndpoints+0x88>)
 8011fb2:	21fa      	movs	r1, #250	@ 0xfa
 8011fb4:	4808      	ldr	r0, [pc, #32]	@ (8011fd8 <APP_ZIGBEE_ConfigEndpoints+0x8c>)
 8011fb6:	f001 f979 	bl	80132ac <__assert_func>
  ZbZclClusterEndpointRegister(zigbee_app_info.onOff_server_1);
 8011fba:	4b04      	ldr	r3, [pc, #16]	@ (8011fcc <APP_ZIGBEE_ConfigEndpoints+0x80>)
 8011fbc:	695b      	ldr	r3, [r3, #20]
 8011fbe:	4618      	mov	r0, r3
 8011fc0:	f7fe f931 	bl	8010226 <ZbZclClusterEndpointRegister>

  /* USER CODE BEGIN CONFIG_ENDPOINT */
  /* USER CODE END CONFIG_ENDPOINT */
}
 8011fc4:	bf00      	nop
 8011fc6:	3720      	adds	r7, #32
 8011fc8:	46bd      	mov	sp, r7
 8011fca:	bd80      	pop	{r7, pc}
 8011fcc:	200015f0 	.word	0x200015f0
 8011fd0:	08014918 	.word	0x08014918
 8011fd4:	08014f6c 	.word	0x08014f6c
 8011fd8:	080148f8 	.word	0x080148f8
 8011fdc:	2000001c 	.word	0x2000001c
 8011fe0:	0801493c 	.word	0x0801493c

08011fe4 <APP_ZIGBEE_NwkForm>:
 * @brief  Handle Zigbee network forming and joining
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_NwkForm(void)
{
 8011fe4:	b590      	push	{r4, r7, lr}
 8011fe6:	b0f9      	sub	sp, #484	@ 0x1e4
 8011fe8:	af00      	add	r7, sp, #0
  if ((zigbee_app_info.join_status != ZB_STATUS_SUCCESS) && (HAL_GetTick() >= zigbee_app_info.join_delay))
 8011fea:	4b4d      	ldr	r3, [pc, #308]	@ (8012120 <APP_ZIGBEE_NwkForm+0x13c>)
 8011fec:	7a5b      	ldrb	r3, [r3, #9]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	f000 8089 	beq.w	8012106 <APP_ZIGBEE_NwkForm+0x122>
 8011ff4:	f7f6 f9a8 	bl	8008348 <HAL_GetTick>
 8011ff8:	4602      	mov	r2, r0
 8011ffa:	4b49      	ldr	r3, [pc, #292]	@ (8012120 <APP_ZIGBEE_NwkForm+0x13c>)
 8011ffc:	68db      	ldr	r3, [r3, #12]
 8011ffe:	429a      	cmp	r2, r3
 8012000:	f0c0 8081 	bcc.w	8012106 <APP_ZIGBEE_NwkForm+0x122>
  {
    struct ZbStartupT config;
    enum ZbStatusCodeT status;

    /* Configure Zigbee Logging */
    ZbSetLogging(zigbee_app_info.zb, ZB_LOG_MASK_LEVEL_5, NULL);
 8012004:	4b46      	ldr	r3, [pc, #280]	@ (8012120 <APP_ZIGBEE_NwkForm+0x13c>)
 8012006:	685b      	ldr	r3, [r3, #4]
 8012008:	2200      	movs	r2, #0
 801200a:	211f      	movs	r1, #31
 801200c:	4618      	mov	r0, r3
 801200e:	f7fd fb07 	bl	800f620 <ZbSetLogging>

    /* Attempt to join a zigbee network */
    ZbStartupConfigGetProDefaults(&config);
 8012012:	463b      	mov	r3, r7
 8012014:	4618      	mov	r0, r3
 8012016:	f7fd fba1 	bl	800f75c <ZbStartupConfigGetProDefaults>

    /* Set the centralized network */
	APP_DBG("Network config : APP_STARTUP_CENTRALIZED_END_DEVICE - NONE SLEEPY");
 801201a:	4a42      	ldr	r2, [pc, #264]	@ (8012124 <APP_ZIGBEE_NwkForm+0x140>)
 801201c:	2101      	movs	r1, #1
 801201e:	2000      	movs	r0, #0
 8012020:	f7f5 ff3e 	bl	8007ea0 <logApplication>
    config.startupControl = zigbee_app_info.startupControl;
 8012024:	4b3e      	ldr	r3, [pc, #248]	@ (8012120 <APP_ZIGBEE_NwkForm+0x13c>)
 8012026:	7a1a      	ldrb	r2, [r3, #8]
 8012028:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 801202c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8012030:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e

    /* Using the default HA preconfigured Link Key */
    memcpy(config.security.preconfiguredLinkKey, sec_key_ha, ZB_SEC_KEYSIZE);
 8012034:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8012038:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 801203c:	4a3a      	ldr	r2, [pc, #232]	@ (8012128 <APP_ZIGBEE_NwkForm+0x144>)
 801203e:	f103 0480 	add.w	r4, r3, #128	@ 0x80
 8012042:	4613      	mov	r3, r2
 8012044:	6818      	ldr	r0, [r3, #0]
 8012046:	6859      	ldr	r1, [r3, #4]
 8012048:	689a      	ldr	r2, [r3, #8]
 801204a:	68db      	ldr	r3, [r3, #12]
 801204c:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    config.channelList.count = 1;
 801204e:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8012052:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8012056:	2201      	movs	r2, #1
 8012058:	741a      	strb	r2, [r3, #16]
    config.channelList.list[0].page = 0;
 801205a:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 801205e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8012062:	2200      	movs	r2, #0
 8012064:	751a      	strb	r2, [r3, #20]
    config.channelList.list[0].channelMask = 1 << CHANNEL; /*Channel in use */
 8012066:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 801206a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 801206e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012072:	619a      	str	r2, [r3, #24]

    /* Add End device configuration */
	config.capability &= ~(MCP_ASSOC_CAP_DEV_TYPE | MCP_ASSOC_CAP_ALT_COORD);
 8012074:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8012078:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 801207c:	f893 31b8 	ldrb.w	r3, [r3, #440]	@ 0x1b8
 8012080:	f023 0303 	bic.w	r3, r3, #3
 8012084:	b2da      	uxtb	r2, r3
 8012086:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 801208a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 801208e:	f883 21b8 	strb.w	r2, [r3, #440]	@ 0x1b8
    config.endDeviceTimeout=0xFF;
 8012092:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8012096:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 801209a:	22ff      	movs	r2, #255	@ 0xff
 801209c:	f883 21b9 	strb.w	r2, [r3, #441]	@ 0x1b9

    /* Using ZbStartupWait (blocking) */
    status = ZbStartupWait(zigbee_app_info.zb, &config);
 80120a0:	4b1f      	ldr	r3, [pc, #124]	@ (8012120 <APP_ZIGBEE_NwkForm+0x13c>)
 80120a2:	685b      	ldr	r3, [r3, #4]
 80120a4:	463a      	mov	r2, r7
 80120a6:	4611      	mov	r1, r2
 80120a8:	4618      	mov	r0, r3
 80120aa:	f000 f85b 	bl	8012164 <ZbStartupWait>
 80120ae:	4603      	mov	r3, r0
 80120b0:	f887 31df 	strb.w	r3, [r7, #479]	@ 0x1df

    APP_DBG("ZbStartup Callback (status = 0x%02x)", status);
 80120b4:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 80120b8:	4a1c      	ldr	r2, [pc, #112]	@ (801212c <APP_ZIGBEE_NwkForm+0x148>)
 80120ba:	2101      	movs	r1, #1
 80120bc:	2000      	movs	r0, #0
 80120be:	f7f5 feef 	bl	8007ea0 <logApplication>
    zigbee_app_info.join_status = status;
 80120c2:	4a17      	ldr	r2, [pc, #92]	@ (8012120 <APP_ZIGBEE_NwkForm+0x13c>)
 80120c4:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 80120c8:	7253      	strb	r3, [r2, #9]

    if (status == ZB_STATUS_SUCCESS)
 80120ca:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d10b      	bne.n	80120ea <APP_ZIGBEE_NwkForm+0x106>
    {
      zigbee_app_info.join_delay = 0U;
 80120d2:	4b13      	ldr	r3, [pc, #76]	@ (8012120 <APP_ZIGBEE_NwkForm+0x13c>)
 80120d4:	2200      	movs	r2, #0
 80120d6:	60da      	str	r2, [r3, #12]
      zigbee_app_info.init_after_join = true;
 80120d8:	4b11      	ldr	r3, [pc, #68]	@ (8012120 <APP_ZIGBEE_NwkForm+0x13c>)
 80120da:	2201      	movs	r2, #1
 80120dc:	741a      	strb	r2, [r3, #16]
      APP_DBG("Startup done !\n");
 80120de:	4a14      	ldr	r2, [pc, #80]	@ (8012130 <APP_ZIGBEE_NwkForm+0x14c>)
 80120e0:	2101      	movs	r1, #1
 80120e2:	2000      	movs	r0, #0
 80120e4:	f7f5 fedc 	bl	8007ea0 <logApplication>
 80120e8:	e00d      	b.n	8012106 <APP_ZIGBEE_NwkForm+0x122>

      /* USER CODE END 3 */
    }
    else
    {
      APP_DBG("Startup failed, attempting again after a short delay (%d ms)", APP_ZIGBEE_STARTUP_FAIL_DELAY);
 80120ea:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80120ee:	4a11      	ldr	r2, [pc, #68]	@ (8012134 <APP_ZIGBEE_NwkForm+0x150>)
 80120f0:	2101      	movs	r1, #1
 80120f2:	2000      	movs	r0, #0
 80120f4:	f7f5 fed4 	bl	8007ea0 <logApplication>
      zigbee_app_info.join_delay = HAL_GetTick() + APP_ZIGBEE_STARTUP_FAIL_DELAY;
 80120f8:	f7f6 f926 	bl	8008348 <HAL_GetTick>
 80120fc:	4603      	mov	r3, r0
 80120fe:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012102:	4a07      	ldr	r2, [pc, #28]	@ (8012120 <APP_ZIGBEE_NwkForm+0x13c>)
 8012104:	60d3      	str	r3, [r2, #12]
      /* USER CODE END 4 */
    }
  }

  /* If Network forming/joining was not successful reschedule the current task to retry the process */
  if (zigbee_app_info.join_status != ZB_STATUS_SUCCESS)
 8012106:	4b06      	ldr	r3, [pc, #24]	@ (8012120 <APP_ZIGBEE_NwkForm+0x13c>)
 8012108:	7a5b      	ldrb	r3, [r3, #9]
 801210a:	2b00      	cmp	r3, #0
 801210c:	d003      	beq.n	8012116 <APP_ZIGBEE_NwkForm+0x132>
  {
    UTIL_SEQ_SetTask(1U << CFG_TASK_ZIGBEE_NETWORK_FORM, CFG_SCH_PRIO_0);
 801210e:	2100      	movs	r1, #0
 8012110:	2004      	movs	r0, #4
 8012112:	f000 ffef 	bl	80130f4 <UTIL_SEQ_SetTask>
  }
  /* USER CODE BEGIN NW_FORM */
  /* USER CODE END NW_FORM */
}
 8012116:	bf00      	nop
 8012118:	f507 77f2 	add.w	r7, r7, #484	@ 0x1e4
 801211c:	46bd      	mov	sp, r7
 801211e:	bd90      	pop	{r4, r7, pc}
 8012120:	200015f0 	.word	0x200015f0
 8012124:	08014964 	.word	0x08014964
 8012128:	08014cc8 	.word	0x08014cc8
 801212c:	080149a8 	.word	0x080149a8
 8012130:	080149d0 	.word	0x080149d0
 8012134:	080149e0 	.word	0x080149e0

08012138 <ZbStartupWaitCb>:
  bool active;
  enum ZbStatusCodeT status;
};

static void ZbStartupWaitCb(enum ZbStatusCodeT status, void *cb_arg)
{
 8012138:	b580      	push	{r7, lr}
 801213a:	b084      	sub	sp, #16
 801213c:	af00      	add	r7, sp, #0
 801213e:	4603      	mov	r3, r0
 8012140:	6039      	str	r1, [r7, #0]
 8012142:	71fb      	strb	r3, [r7, #7]
  struct ZbStartupWaitInfo *info = cb_arg;
 8012144:	683b      	ldr	r3, [r7, #0]
 8012146:	60fb      	str	r3, [r7, #12]

  info->status = status;
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	79fa      	ldrb	r2, [r7, #7]
 801214c:	705a      	strb	r2, [r3, #1]
  info->active = false;
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	2200      	movs	r2, #0
 8012152:	701a      	strb	r2, [r3, #0]
  UTIL_SEQ_SetEvt(EVENT_ZIGBEE_STARTUP_ENDED);
 8012154:	2008      	movs	r0, #8
 8012156:	f000 fff9 	bl	801314c <UTIL_SEQ_SetEvt>
}
 801215a:	bf00      	nop
 801215c:	3710      	adds	r7, #16
 801215e:	46bd      	mov	sp, r7
 8012160:	bd80      	pop	{r7, pc}
	...

08012164 <ZbStartupWait>:

enum ZbStatusCodeT ZbStartupWait(struct ZigBeeT *zb, struct ZbStartupT *config)
{
 8012164:	b580      	push	{r7, lr}
 8012166:	b084      	sub	sp, #16
 8012168:	af00      	add	r7, sp, #0
 801216a:	6078      	str	r0, [r7, #4]
 801216c:	6039      	str	r1, [r7, #0]
  struct ZbStartupWaitInfo *info;
  enum ZbStatusCodeT status;

  info = malloc(sizeof(struct ZbStartupWaitInfo));
 801216e:	2002      	movs	r0, #2
 8012170:	f001 f8ba 	bl	80132e8 <malloc>
 8012174:	4603      	mov	r3, r0
 8012176:	60fb      	str	r3, [r7, #12]
  if (info == NULL)
 8012178:	68fb      	ldr	r3, [r7, #12]
 801217a:	2b00      	cmp	r3, #0
 801217c:	d101      	bne.n	8012182 <ZbStartupWait+0x1e>
  {
    return ZB_STATUS_ALLOC_FAIL;
 801217e:	2370      	movs	r3, #112	@ 0x70
 8012180:	e021      	b.n	80121c6 <ZbStartupWait+0x62>
  }
  memset(info, 0, sizeof(struct ZbStartupWaitInfo));
 8012182:	2202      	movs	r2, #2
 8012184:	2100      	movs	r1, #0
 8012186:	68f8      	ldr	r0, [r7, #12]
 8012188:	f001 fb2a 	bl	80137e0 <memset>

  info->active = true;
 801218c:	68fb      	ldr	r3, [r7, #12]
 801218e:	2201      	movs	r2, #1
 8012190:	701a      	strb	r2, [r3, #0]
  status = ZbStartup(zb, config, ZbStartupWaitCb, info);
 8012192:	68fb      	ldr	r3, [r7, #12]
 8012194:	4a0e      	ldr	r2, [pc, #56]	@ (80121d0 <ZbStartupWait+0x6c>)
 8012196:	6839      	ldr	r1, [r7, #0]
 8012198:	6878      	ldr	r0, [r7, #4]
 801219a:	f7fd fb09 	bl	800f7b0 <ZbStartup>
 801219e:	4603      	mov	r3, r0
 80121a0:	72fb      	strb	r3, [r7, #11]
  if (status != ZB_STATUS_SUCCESS)
 80121a2:	7afb      	ldrb	r3, [r7, #11]
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d004      	beq.n	80121b2 <ZbStartupWait+0x4e>
  {
    free(info);
 80121a8:	68f8      	ldr	r0, [r7, #12]
 80121aa:	f001 f8a5 	bl	80132f8 <free>
    return status;
 80121ae:	7afb      	ldrb	r3, [r7, #11]
 80121b0:	e009      	b.n	80121c6 <ZbStartupWait+0x62>
  }

  UTIL_SEQ_WaitEvt(EVENT_ZIGBEE_STARTUP_ENDED);
 80121b2:	2008      	movs	r0, #8
 80121b4:	f000 ffea 	bl	801318c <UTIL_SEQ_WaitEvt>
  status = info->status;
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	785b      	ldrb	r3, [r3, #1]
 80121bc:	72fb      	strb	r3, [r7, #11]
  free(info);
 80121be:	68f8      	ldr	r0, [r7, #12]
 80121c0:	f001 f89a 	bl	80132f8 <free>
  return status;
 80121c4:	7afb      	ldrb	r3, [r7, #11]
}
 80121c6:	4618      	mov	r0, r3
 80121c8:	3710      	adds	r7, #16
 80121ca:	46bd      	mov	sp, r7
 80121cc:	bd80      	pop	{r7, pc}
 80121ce:	bf00      	nop
 80121d0:	08012139 	.word	0x08012139

080121d4 <APP_ZIGBEE_Error>:
 * @param  ErrId :
 * @param  ErrCode
 * @retval None
 */
void APP_ZIGBEE_Error(uint32_t ErrId, uint32_t ErrCode)
{
 80121d4:	b580      	push	{r7, lr}
 80121d6:	b082      	sub	sp, #8
 80121d8:	af00      	add	r7, sp, #0
 80121da:	6078      	str	r0, [r7, #4]
 80121dc:	6039      	str	r1, [r7, #0]
  switch (ErrId)
  {
    default:
      APP_ZIGBEE_TraceError("ERROR Unknown ", 0);
 80121de:	2100      	movs	r1, #0
 80121e0:	4803      	ldr	r0, [pc, #12]	@ (80121f0 <APP_ZIGBEE_Error+0x1c>)
 80121e2:	f000 f807 	bl	80121f4 <APP_ZIGBEE_TraceError>
      break;
 80121e6:	bf00      	nop
  }
}
 80121e8:	bf00      	nop
 80121ea:	3708      	adds	r7, #8
 80121ec:	46bd      	mov	sp, r7
 80121ee:	bd80      	pop	{r7, pc}
 80121f0:	08014a20 	.word	0x08014a20

080121f4 <APP_ZIGBEE_TraceError>:
 * @param  pMess  : Message associated to the error.
 * @param  ErrCode: Error code associated to the module (Zigbee or other module if any)
 * @retval None
 */
static void APP_ZIGBEE_TraceError(const char *pMess, uint32_t ErrCode)
{
 80121f4:	b580      	push	{r7, lr}
 80121f6:	b084      	sub	sp, #16
 80121f8:	af02      	add	r7, sp, #8
 80121fa:	6078      	str	r0, [r7, #4]
 80121fc:	6039      	str	r1, [r7, #0]
  APP_DBG("**** Fatal error = %s (Err = %d)", pMess, ErrCode);
 80121fe:	683b      	ldr	r3, [r7, #0]
 8012200:	9300      	str	r3, [sp, #0]
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	4a04      	ldr	r2, [pc, #16]	@ (8012218 <APP_ZIGBEE_TraceError+0x24>)
 8012206:	2101      	movs	r1, #1
 8012208:	2000      	movs	r0, #0
 801220a:	f7f5 fe49 	bl	8007ea0 <logApplication>
  /* USER CODE BEGIN TRACE_ERROR */
  /* USER CODE END TRACE_ERROR */

}
 801220e:	bf00      	nop
 8012210:	3708      	adds	r7, #8
 8012212:	46bd      	mov	sp, r7
 8012214:	bd80      	pop	{r7, pc}
 8012216:	bf00      	nop
 8012218:	08014a30 	.word	0x08014a30

0801221c <APP_ZIGBEE_CheckWirelessFirmwareInfo>:
 *        and display associated information
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_CheckWirelessFirmwareInfo(void)
{
 801221c:	b580      	push	{r7, lr}
 801221e:	b098      	sub	sp, #96	@ 0x60
 8012220:	af02      	add	r7, sp, #8
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;
 8012222:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8012226:	657b      	str	r3, [r7, #84]	@ 0x54

  if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 8012228:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801222a:	f7fb ff4f 	bl	800e0cc <SHCI_GetWirelessFwInfo>
 801222e:	4603      	mov	r3, r0
 8012230:	2b00      	cmp	r3, #0
 8012232:	d004      	beq.n	801223e <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x22>
  {
    APP_ZIGBEE_Error((uint32_t)ERR_ZIGBEE_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
 8012234:	2101      	movs	r1, #1
 8012236:	2001      	movs	r0, #1
 8012238:	f7ff ffcc 	bl	80121d4 <APP_ZIGBEE_Error>
    /* print clusters allocated */
    APP_DBG("Clusters allocated are:");
    APP_DBG("onOff Server on Endpoint %d", SW1_ENDPOINT);
    APP_DBG("**********************************************************");
  }
}
 801223c:	e083      	b.n	8012346 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x12a>
    APP_DBG("**********************************************************");
 801223e:	4a44      	ldr	r2, [pc, #272]	@ (8012350 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x134>)
 8012240:	2101      	movs	r1, #1
 8012242:	2000      	movs	r0, #0
 8012244:	f7f5 fe2c 	bl	8007ea0 <logApplication>
    APP_DBG("WIRELESS COPROCESSOR FW:");
 8012248:	4a42      	ldr	r2, [pc, #264]	@ (8012354 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x138>)
 801224a:	2101      	movs	r1, #1
 801224c:	2000      	movs	r0, #0
 801224e:	f7f5 fe27 	bl	8007ea0 <logApplication>
    APP_DBG("VERSION ID = %d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 8012252:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012254:	781b      	ldrb	r3, [r3, #0]
 8012256:	4619      	mov	r1, r3
 8012258:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801225a:	785b      	ldrb	r3, [r3, #1]
 801225c:	461a      	mov	r2, r3
 801225e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012260:	789b      	ldrb	r3, [r3, #2]
 8012262:	9301      	str	r3, [sp, #4]
 8012264:	9200      	str	r2, [sp, #0]
 8012266:	460b      	mov	r3, r1
 8012268:	4a3b      	ldr	r2, [pc, #236]	@ (8012358 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x13c>)
 801226a:	2101      	movs	r1, #1
 801226c:	2000      	movs	r0, #0
 801226e:	f7f5 fe17 	bl	8007ea0 <logApplication>
    switch (p_wireless_info->StackType)
 8012272:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012274:	7a5b      	ldrb	r3, [r3, #9]
 8012276:	2b30      	cmp	r3, #48	@ 0x30
 8012278:	d002      	beq.n	8012280 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x64>
 801227a:	2b31      	cmp	r3, #49	@ 0x31
 801227c:	d006      	beq.n	801228c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x70>
 801227e:	e00b      	b.n	8012298 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x7c>
        APP_DBG("FW Type : FFD Zigbee stack");
 8012280:	4a36      	ldr	r2, [pc, #216]	@ (801235c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x140>)
 8012282:	2101      	movs	r1, #1
 8012284:	2000      	movs	r0, #0
 8012286:	f7f5 fe0b 	bl	8007ea0 <logApplication>
        break;
 801228a:	e00a      	b.n	80122a2 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x86>
        APP_DBG("FW Type : RFD Zigbee stack");
 801228c:	4a34      	ldr	r2, [pc, #208]	@ (8012360 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x144>)
 801228e:	2101      	movs	r1, #1
 8012290:	2000      	movs	r0, #0
 8012292:	f7f5 fe05 	bl	8007ea0 <logApplication>
        break;
 8012296:	e004      	b.n	80122a2 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x86>
        APP_ZIGBEE_Error((uint32_t)ERR_ZIGBEE_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
 8012298:	2101      	movs	r1, #1
 801229a:	2001      	movs	r0, #1
 801229c:	f7ff ff9a 	bl	80121d4 <APP_ZIGBEE_Error>
        break;
 80122a0:	bf00      	nop
    char *__PathProject__ = (strstr(__FILE__, "Zigbee") ? strstr(__FILE__, "Zigbee") + 7 : __FILE__);
 80122a2:	4b30      	ldr	r3, [pc, #192]	@ (8012364 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x148>)
 80122a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    char *pdel = NULL;
 80122a6:	2300      	movs	r3, #0
 80122a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      pdel = strchr(__PathProject__, '/');
 80122aa:	212f      	movs	r1, #47	@ 0x2f
 80122ac:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80122ae:	f001 fa9f 	bl	80137f0 <strchr>
 80122b2:	64b8      	str	r0, [r7, #72]	@ 0x48
    int index = (int)(pdel - __PathProject__);
 80122b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80122b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80122b8:	1ad3      	subs	r3, r2, r3
 80122ba:	647b      	str	r3, [r7, #68]	@ 0x44
    APP_DBG("Application flashed: %*.*s", index, index, __PathProject__);
 80122bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80122be:	9301      	str	r3, [sp, #4]
 80122c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80122c2:	9300      	str	r3, [sp, #0]
 80122c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80122c6:	4a28      	ldr	r2, [pc, #160]	@ (8012368 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x14c>)
 80122c8:	2101      	movs	r1, #1
 80122ca:	2000      	movs	r0, #0
 80122cc:	f7f5 fde8 	bl	8007ea0 <logApplication>
    APP_DBG("Channel used: %d", CHANNEL);
 80122d0:	230b      	movs	r3, #11
 80122d2:	4a26      	ldr	r2, [pc, #152]	@ (801236c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x150>)
 80122d4:	2101      	movs	r1, #1
 80122d6:	2000      	movs	r0, #0
 80122d8:	f7f5 fde2 	bl	8007ea0 <logApplication>
    APP_DBG("Link Key: %.16s", sec_key_ha);
 80122dc:	4b24      	ldr	r3, [pc, #144]	@ (8012370 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x154>)
 80122de:	4a25      	ldr	r2, [pc, #148]	@ (8012374 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x158>)
 80122e0:	2101      	movs	r1, #1
 80122e2:	2000      	movs	r0, #0
 80122e4:	f7f5 fddc 	bl	8007ea0 <logApplication>
    Z09_LL_string[0] = 0;
 80122e8:	2300      	movs	r3, #0
 80122ea:	703b      	strb	r3, [r7, #0]
    for (int str_index = 0; str_index < ZB_SEC_KEYSIZE; str_index++)
 80122ec:	2300      	movs	r3, #0
 80122ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80122f0:	e010      	b.n	8012314 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xf8>
      sprintf(&Z09_LL_string[str_index*3], "%02x ", sec_key_ha[str_index]);
 80122f2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80122f4:	4613      	mov	r3, r2
 80122f6:	005b      	lsls	r3, r3, #1
 80122f8:	4413      	add	r3, r2
 80122fa:	463a      	mov	r2, r7
 80122fc:	18d0      	adds	r0, r2, r3
 80122fe:	4a1c      	ldr	r2, [pc, #112]	@ (8012370 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x154>)
 8012300:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012302:	4413      	add	r3, r2
 8012304:	781b      	ldrb	r3, [r3, #0]
 8012306:	461a      	mov	r2, r3
 8012308:	491b      	ldr	r1, [pc, #108]	@ (8012378 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x15c>)
 801230a:	f001 f9c7 	bl	801369c <siprintf>
    for (int str_index = 0; str_index < ZB_SEC_KEYSIZE; str_index++)
 801230e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012310:	3301      	adds	r3, #1
 8012312:	653b      	str	r3, [r7, #80]	@ 0x50
 8012314:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012316:	2b0f      	cmp	r3, #15
 8012318:	d9eb      	bls.n	80122f2 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0xd6>
    APP_DBG("Link Key value: %s", Z09_LL_string);
 801231a:	463b      	mov	r3, r7
 801231c:	4a17      	ldr	r2, [pc, #92]	@ (801237c <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x160>)
 801231e:	2101      	movs	r1, #1
 8012320:	2000      	movs	r0, #0
 8012322:	f7f5 fdbd 	bl	8007ea0 <logApplication>
    APP_DBG("Clusters allocated are:");
 8012326:	4a16      	ldr	r2, [pc, #88]	@ (8012380 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x164>)
 8012328:	2101      	movs	r1, #1
 801232a:	2000      	movs	r0, #0
 801232c:	f7f5 fdb8 	bl	8007ea0 <logApplication>
    APP_DBG("onOff Server on Endpoint %d", SW1_ENDPOINT);
 8012330:	2301      	movs	r3, #1
 8012332:	4a14      	ldr	r2, [pc, #80]	@ (8012384 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x168>)
 8012334:	2101      	movs	r1, #1
 8012336:	2000      	movs	r0, #0
 8012338:	f7f5 fdb2 	bl	8007ea0 <logApplication>
    APP_DBG("**********************************************************");
 801233c:	4a04      	ldr	r2, [pc, #16]	@ (8012350 <APP_ZIGBEE_CheckWirelessFirmwareInfo+0x134>)
 801233e:	2101      	movs	r1, #1
 8012340:	2000      	movs	r0, #0
 8012342:	f7f5 fdad 	bl	8007ea0 <logApplication>
}
 8012346:	bf00      	nop
 8012348:	3758      	adds	r7, #88	@ 0x58
 801234a:	46bd      	mov	sp, r7
 801234c:	bd80      	pop	{r7, pc}
 801234e:	bf00      	nop
 8012350:	08014a54 	.word	0x08014a54
 8012354:	08014a90 	.word	0x08014a90
 8012358:	08014aac 	.word	0x08014aac
 801235c:	08014ac4 	.word	0x08014ac4
 8012360:	08014ae0 	.word	0x08014ae0
 8012364:	080148f8 	.word	0x080148f8
 8012368:	08014afc 	.word	0x08014afc
 801236c:	08014b18 	.word	0x08014b18
 8012370:	08014cc8 	.word	0x08014cc8
 8012374:	08014b2c 	.word	0x08014b2c
 8012378:	08014b3c 	.word	0x08014b3c
 801237c:	08014b44 	.word	0x08014b44
 8012380:	08014b58 	.word	0x08014b58
 8012384:	08014b70 	.word	0x08014b70

08012388 <APP_ZIGBEE_RegisterCmdBuffer>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void APP_ZIGBEE_RegisterCmdBuffer(TL_CmdPacket_t *p_buffer)
{
 8012388:	b480      	push	{r7}
 801238a:	b083      	sub	sp, #12
 801238c:	af00      	add	r7, sp, #0
 801238e:	6078      	str	r0, [r7, #4]
  p_ZIGBEE_otcmdbuffer = p_buffer;
 8012390:	4a04      	ldr	r2, [pc, #16]	@ (80123a4 <APP_ZIGBEE_RegisterCmdBuffer+0x1c>)
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	6013      	str	r3, [r2, #0]
}
 8012396:	bf00      	nop
 8012398:	370c      	adds	r7, #12
 801239a:	46bd      	mov	sp, r7
 801239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123a0:	4770      	bx	lr
 80123a2:	bf00      	nop
 80123a4:	200015d8 	.word	0x200015d8

080123a8 <ZIGBEE_Get_OTCmdPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_OTCmdPayloadBuffer(void)
{
 80123a8:	b480      	push	{r7}
 80123aa:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)p_ZIGBEE_otcmdbuffer->cmdserial.cmd.payload;
 80123ac:	4b03      	ldr	r3, [pc, #12]	@ (80123bc <ZIGBEE_Get_OTCmdPayloadBuffer+0x14>)
 80123ae:	681b      	ldr	r3, [r3, #0]
 80123b0:	330c      	adds	r3, #12
}
 80123b2:	4618      	mov	r0, r3
 80123b4:	46bd      	mov	sp, r7
 80123b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ba:	4770      	bx	lr
 80123bc:	200015d8 	.word	0x200015d8

080123c0 <ZIGBEE_Get_OTCmdRspPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_OTCmdRspPayloadBuffer(void)
{
 80123c0:	b480      	push	{r7}
 80123c2:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)((TL_EvtPacket_t *)p_ZIGBEE_otcmdbuffer)->evtserial.evt.payload;
 80123c4:	4b03      	ldr	r3, [pc, #12]	@ (80123d4 <ZIGBEE_Get_OTCmdRspPayloadBuffer+0x14>)
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	330b      	adds	r3, #11
}
 80123ca:	4618      	mov	r0, r3
 80123cc:	46bd      	mov	sp, r7
 80123ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123d2:	4770      	bx	lr
 80123d4:	200015d8 	.word	0x200015d8

080123d8 <ZIGBEE_Get_NotificationPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_NotificationPayloadBuffer(void)
{
 80123d8:	b480      	push	{r7}
 80123da:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)(p_ZIGBEE_notif_M0_to_M4)->evtserial.evt.payload;
 80123dc:	4b03      	ldr	r3, [pc, #12]	@ (80123ec <ZIGBEE_Get_NotificationPayloadBuffer+0x14>)
 80123de:	681b      	ldr	r3, [r3, #0]
 80123e0:	330b      	adds	r3, #11
}
 80123e2:	4618      	mov	r0, r3
 80123e4:	46bd      	mov	sp, r7
 80123e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ea:	4770      	bx	lr
 80123ec:	200015dc 	.word	0x200015dc

080123f0 <ZIGBEE_Get_M0RequestPayloadBuffer>:

Zigbee_Cmd_Request_t * ZIGBEE_Get_M0RequestPayloadBuffer(void)
{
 80123f0:	b480      	push	{r7}
 80123f2:	af00      	add	r7, sp, #0
  return (Zigbee_Cmd_Request_t *)(p_ZIGBEE_request_M0_to_M4)->evtserial.evt.payload;
 80123f4:	4b03      	ldr	r3, [pc, #12]	@ (8012404 <ZIGBEE_Get_M0RequestPayloadBuffer+0x14>)
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	330b      	adds	r3, #11
}
 80123fa:	4618      	mov	r0, r3
 80123fc:	46bd      	mov	sp, r7
 80123fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012402:	4770      	bx	lr
 8012404:	200015e0 	.word	0x200015e0

08012408 <ZIGBEE_CmdTransfer>:
 *
 * @param   None
 * @return  None
 */
void ZIGBEE_CmdTransfer(void)
{
 8012408:	b580      	push	{r7, lr}
 801240a:	b082      	sub	sp, #8
 801240c:	af00      	add	r7, sp, #0
  Zigbee_Cmd_Request_t *cmd_req = (Zigbee_Cmd_Request_t *)p_ZIGBEE_otcmdbuffer->cmdserial.cmd.payload;
 801240e:	4b0f      	ldr	r3, [pc, #60]	@ (801244c <ZIGBEE_CmdTransfer+0x44>)
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	330c      	adds	r3, #12
 8012414:	607b      	str	r3, [r7, #4]

  /* Zigbee OT command cmdcode range 0x280 .. 0x3DF = 352 */
  p_ZIGBEE_otcmdbuffer->cmdserial.cmd.cmdcode = 0x280U;
 8012416:	4b0d      	ldr	r3, [pc, #52]	@ (801244c <ZIGBEE_CmdTransfer+0x44>)
 8012418:	681b      	ldr	r3, [r3, #0]
 801241a:	2200      	movs	r2, #0
 801241c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8012420:	725a      	strb	r2, [r3, #9]
 8012422:	2200      	movs	r2, #0
 8012424:	f042 0202 	orr.w	r2, r2, #2
 8012428:	729a      	strb	r2, [r3, #10]
  /* Size = otCmdBuffer->Size (Number of OT cmd arguments : 1 arg = 32bits so multiply by 4 to get size in bytes)
   * + ID (4 bytes) + Size (4 bytes) */
  p_ZIGBEE_otcmdbuffer->cmdserial.cmd.plen = 8U + (cmd_req->Size * 4U);
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	685b      	ldr	r3, [r3, #4]
 801242e:	3302      	adds	r3, #2
 8012430:	b2da      	uxtb	r2, r3
 8012432:	4b06      	ldr	r3, [pc, #24]	@ (801244c <ZIGBEE_CmdTransfer+0x44>)
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	0092      	lsls	r2, r2, #2
 8012438:	b2d2      	uxtb	r2, r2
 801243a:	72da      	strb	r2, [r3, #11]

  TL_ZIGBEE_SendM4RequestToM0();
 801243c:	f7fc f944 	bl	800e6c8 <TL_ZIGBEE_SendM4RequestToM0>

  /* Wait completion of cmd */
  Wait_Getting_Ack_From_M0();
 8012440:	f000 f827 	bl	8012492 <Wait_Getting_Ack_From_M0>
}
 8012444:	bf00      	nop
 8012446:	3708      	adds	r7, #8
 8012448:	46bd      	mov	sp, r7
 801244a:	bd80      	pop	{r7, pc}
 801244c:	200015d8 	.word	0x200015d8

08012450 <TL_ZIGBEE_CmdEvtReceived>:
 *
 * @param   Otbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_CmdEvtReceived(TL_EvtPacket_t *Otbuffer)
{
 8012450:	b580      	push	{r7, lr}
 8012452:	b082      	sub	sp, #8
 8012454:	af00      	add	r7, sp, #0
 8012456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Otbuffer);

  Receive_Ack_From_M0();
 8012458:	f000 f822 	bl	80124a0 <Receive_Ack_From_M0>
}
 801245c:	bf00      	nop
 801245e:	3708      	adds	r7, #8
 8012460:	46bd      	mov	sp, r7
 8012462:	bd80      	pop	{r7, pc}

08012464 <TL_ZIGBEE_NotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_NotReceived(TL_EvtPacket_t *Notbuffer)
{
 8012464:	b580      	push	{r7, lr}
 8012466:	b082      	sub	sp, #8
 8012468:	af00      	add	r7, sp, #0
 801246a:	6078      	str	r0, [r7, #4]
  p_ZIGBEE_notif_M0_to_M4 = Notbuffer;
 801246c:	4a04      	ldr	r2, [pc, #16]	@ (8012480 <TL_ZIGBEE_NotReceived+0x1c>)
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	6013      	str	r3, [r2, #0]

  Receive_Notification_From_M0();
 8012472:	f000 f81d 	bl	80124b0 <Receive_Notification_From_M0>
}
 8012476:	bf00      	nop
 8012478:	3708      	adds	r7, #8
 801247a:	46bd      	mov	sp, r7
 801247c:	bd80      	pop	{r7, pc}
 801247e:	bf00      	nop
 8012480:	200015dc 	.word	0x200015dc

08012484 <Pre_ZigbeeCmdProcessing>:
 *         pending before sending a new ot command.
 * @param  None
 * @retval None
 */
void Pre_ZigbeeCmdProcessing(void)
{
 8012484:	b580      	push	{r7, lr}
 8012486:	af00      	add	r7, sp, #0
  UTIL_SEQ_WaitEvt(EVENT_SYNCHRO_BYPASS_IDLE);
 8012488:	2004      	movs	r0, #4
 801248a:	f000 fe7f 	bl	801318c <UTIL_SEQ_WaitEvt>
}
 801248e:	bf00      	nop
 8012490:	bd80      	pop	{r7, pc}

08012492 <Wait_Getting_Ack_From_M0>:
 *
 * @param  None
 * @retval None
 */
static void Wait_Getting_Ack_From_M0(void)
{
 8012492:	b580      	push	{r7, lr}
 8012494:	af00      	add	r7, sp, #0
  UTIL_SEQ_WaitEvt(EVENT_ACK_FROM_M0_EVT);
 8012496:	2002      	movs	r0, #2
 8012498:	f000 fe78 	bl	801318c <UTIL_SEQ_WaitEvt>
}
 801249c:	bf00      	nop
 801249e:	bd80      	pop	{r7, pc}

080124a0 <Receive_Ack_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Ack_From_M0(void)
{
 80124a0:	b580      	push	{r7, lr}
 80124a2:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetEvt(EVENT_ACK_FROM_M0_EVT);
 80124a4:	2002      	movs	r0, #2
 80124a6:	f000 fe51 	bl	801314c <UTIL_SEQ_SetEvt>
}
 80124aa:	bf00      	nop
 80124ac:	bd80      	pop	{r7, pc}
	...

080124b0 <Receive_Notification_From_M0>:
 *         This function is called under interrupt.
 * @param  None
 * @retval None
 */
static void Receive_Notification_From_M0(void)
{
 80124b0:	b580      	push	{r7, lr}
 80124b2:	af00      	add	r7, sp, #0
  CptReceiveNotifyFromM0++;
 80124b4:	4b05      	ldr	r3, [pc, #20]	@ (80124cc <Receive_Notification_From_M0+0x1c>)
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	3301      	adds	r3, #1
 80124ba:	4a04      	ldr	r2, [pc, #16]	@ (80124cc <Receive_Notification_From_M0+0x1c>)
 80124bc:	6013      	str	r3, [r2, #0]
  UTIL_SEQ_SetTask(1U << (uint32_t)CFG_TASK_NOTIFY_FROM_M0_TO_M4, CFG_SCH_PRIO_0);
 80124be:	2100      	movs	r1, #0
 80124c0:	2001      	movs	r0, #1
 80124c2:	f000 fe17 	bl	80130f4 <UTIL_SEQ_SetTask>
}
 80124c6:	bf00      	nop
 80124c8:	bd80      	pop	{r7, pc}
 80124ca:	bf00      	nop
 80124cc:	200015e4 	.word	0x200015e4

080124d0 <TL_ZIGBEE_M0RequestReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_ZIGBEE_M0RequestReceived(TL_EvtPacket_t *Reqbuffer)
{
 80124d0:	b580      	push	{r7, lr}
 80124d2:	b082      	sub	sp, #8
 80124d4:	af00      	add	r7, sp, #0
 80124d6:	6078      	str	r0, [r7, #4]
  p_ZIGBEE_request_M0_to_M4 = Reqbuffer;
 80124d8:	4a07      	ldr	r2, [pc, #28]	@ (80124f8 <TL_ZIGBEE_M0RequestReceived+0x28>)
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	6013      	str	r3, [r2, #0]

  CptReceiveRequestFromM0++;
 80124de:	4b07      	ldr	r3, [pc, #28]	@ (80124fc <TL_ZIGBEE_M0RequestReceived+0x2c>)
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	3301      	adds	r3, #1
 80124e4:	4a05      	ldr	r2, [pc, #20]	@ (80124fc <TL_ZIGBEE_M0RequestReceived+0x2c>)
 80124e6:	6013      	str	r3, [r2, #0]
  UTIL_SEQ_SetTask(1U << (uint32_t)CFG_TASK_REQUEST_FROM_M0_TO_M4, CFG_SCH_PRIO_0);
 80124e8:	2100      	movs	r1, #0
 80124ea:	2002      	movs	r0, #2
 80124ec:	f000 fe02 	bl	80130f4 <UTIL_SEQ_SetTask>
}
 80124f0:	bf00      	nop
 80124f2:	3708      	adds	r7, #8
 80124f4:	46bd      	mov	sp, r7
 80124f6:	bd80      	pop	{r7, pc}
 80124f8:	200015e0 	.word	0x200015e0
 80124fc:	200015e8 	.word	0x200015e8

08012500 <APP_ZIGBEE_TL_INIT>:
 * @brief Perform initialization of TL for Zigbee.
 * @param  None
 * @retval None
 */
void APP_ZIGBEE_TL_INIT(void)
{
 8012500:	b580      	push	{r7, lr}
 8012502:	af00      	add	r7, sp, #0
  ZigbeeConfigBuffer.p_ZigbeeOtCmdRspBuffer = (uint8_t *)&ZigbeeOtCmdBuffer;
 8012504:	4b06      	ldr	r3, [pc, #24]	@ (8012520 <APP_ZIGBEE_TL_INIT+0x20>)
 8012506:	4a07      	ldr	r2, [pc, #28]	@ (8012524 <APP_ZIGBEE_TL_INIT+0x24>)
 8012508:	601a      	str	r2, [r3, #0]
  ZigbeeConfigBuffer.p_ZigbeeNotAckBuffer = (uint8_t *)ZigbeeNotifRspEvtBuffer;
 801250a:	4b05      	ldr	r3, [pc, #20]	@ (8012520 <APP_ZIGBEE_TL_INIT+0x20>)
 801250c:	4a06      	ldr	r2, [pc, #24]	@ (8012528 <APP_ZIGBEE_TL_INIT+0x28>)
 801250e:	605a      	str	r2, [r3, #4]
  ZigbeeConfigBuffer.p_ZigbeeNotifRequestBuffer = (uint8_t *)ZigbeeNotifRequestBuffer;
 8012510:	4b03      	ldr	r3, [pc, #12]	@ (8012520 <APP_ZIGBEE_TL_INIT+0x20>)
 8012512:	4a06      	ldr	r2, [pc, #24]	@ (801252c <APP_ZIGBEE_TL_INIT+0x2c>)
 8012514:	609a      	str	r2, [r3, #8]
  TL_ZIGBEE_Init(&ZigbeeConfigBuffer);
 8012516:	4802      	ldr	r0, [pc, #8]	@ (8012520 <APP_ZIGBEE_TL_INIT+0x20>)
 8012518:	f7fc f8ba 	bl	800e690 <TL_ZIGBEE_Init>
}
 801251c:	bf00      	nop
 801251e:	bd80      	pop	{r7, pc}
 8012520:	200300d8 	.word	0x200300d8
 8012524:	20030838 	.word	0x20030838
 8012528:	20030944 	.word	0x20030944
 801252c:	20030a50 	.word	0x20030a50

08012530 <APP_ZIGBEE_ProcessNotifyM0ToM4>:
 * @brief Process the messages coming from the M0.
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_ProcessNotifyM0ToM4(void)
{
 8012530:	b580      	push	{r7, lr}
 8012532:	af00      	add	r7, sp, #0
  if (CptReceiveNotifyFromM0 != 0)
 8012534:	4b05      	ldr	r3, [pc, #20]	@ (801254c <APP_ZIGBEE_ProcessNotifyM0ToM4+0x1c>)
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	2b00      	cmp	r3, #0
 801253a:	d004      	beq.n	8012546 <APP_ZIGBEE_ProcessNotifyM0ToM4+0x16>
  {
    /* Reset counter */
    CptReceiveNotifyFromM0 = 0;
 801253c:	4b03      	ldr	r3, [pc, #12]	@ (801254c <APP_ZIGBEE_ProcessNotifyM0ToM4+0x1c>)
 801253e:	2200      	movs	r2, #0
 8012540:	601a      	str	r2, [r3, #0]
    Zigbee_CallBackProcessing();
 8012542:	f7fd ffbb 	bl	80104bc <Zigbee_CallBackProcessing>
  }
}
 8012546:	bf00      	nop
 8012548:	bd80      	pop	{r7, pc}
 801254a:	bf00      	nop
 801254c:	200015e4 	.word	0x200015e4

08012550 <APP_ZIGBEE_ProcessRequestM0ToM4>:
 * @brief Process the requests coming from the M0.
 * @param  None
 * @retval None
 */
static void APP_ZIGBEE_ProcessRequestM0ToM4(void)
{
 8012550:	b580      	push	{r7, lr}
 8012552:	af00      	add	r7, sp, #0
  if (CptReceiveRequestFromM0 != 0)
 8012554:	4b05      	ldr	r3, [pc, #20]	@ (801256c <APP_ZIGBEE_ProcessRequestM0ToM4+0x1c>)
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	2b00      	cmp	r3, #0
 801255a:	d004      	beq.n	8012566 <APP_ZIGBEE_ProcessRequestM0ToM4+0x16>
  {
    CptReceiveRequestFromM0 = 0;
 801255c:	4b03      	ldr	r3, [pc, #12]	@ (801256c <APP_ZIGBEE_ProcessRequestM0ToM4+0x1c>)
 801255e:	2200      	movs	r2, #0
 8012560:	601a      	str	r2, [r3, #0]
    Zigbee_M0RequestProcessing();
 8012562:	f7ff fb81 	bl	8011c68 <Zigbee_M0RequestProcessing>
  }
}
 8012566:	bf00      	nop
 8012568:	bd80      	pop	{r7, pc}
 801256a:	bf00      	nop
 801256c:	200015e8 	.word	0x200015e8

08012570 <LL_PWR_EnableBootC2>:
{
 8012570:	b480      	push	{r7}
 8012572:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8012574:	4b05      	ldr	r3, [pc, #20]	@ (801258c <LL_PWR_EnableBootC2+0x1c>)
 8012576:	68db      	ldr	r3, [r3, #12]
 8012578:	4a04      	ldr	r2, [pc, #16]	@ (801258c <LL_PWR_EnableBootC2+0x1c>)
 801257a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801257e:	60d3      	str	r3, [r2, #12]
}
 8012580:	bf00      	nop
 8012582:	46bd      	mov	sp, r7
 8012584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012588:	4770      	bx	lr
 801258a:	bf00      	nop
 801258c:	58000400 	.word	0x58000400

08012590 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8012590:	b480      	push	{r7}
 8012592:	b083      	sub	sp, #12
 8012594:	af00      	add	r7, sp, #0
 8012596:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8012598:	4b06      	ldr	r3, [pc, #24]	@ (80125b4 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 801259a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 801259e:	4905      	ldr	r1, [pc, #20]	@ (80125b4 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	4313      	orrs	r3, r2
 80125a4:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 80125a8:	bf00      	nop
 80125aa:	370c      	adds	r7, #12
 80125ac:	46bd      	mov	sp, r7
 80125ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125b2:	4770      	bx	lr
 80125b4:	58000800 	.word	0x58000800

080125b8 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80125b8:	b480      	push	{r7}
 80125ba:	b083      	sub	sp, #12
 80125bc:	af00      	add	r7, sp, #0
 80125be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80125c0:	4b05      	ldr	r3, [pc, #20]	@ (80125d8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80125c2:	6a1a      	ldr	r2, [r3, #32]
 80125c4:	4904      	ldr	r1, [pc, #16]	@ (80125d8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	4313      	orrs	r3, r2
 80125ca:	620b      	str	r3, [r1, #32]
}
 80125cc:	bf00      	nop
 80125ce:	370c      	adds	r7, #12
 80125d0:	46bd      	mov	sp, r7
 80125d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125d6:	4770      	bx	lr
 80125d8:	58000800 	.word	0x58000800

080125dc <LL_AHB3_GRP1_EnableClock>:
{
 80125dc:	b480      	push	{r7}
 80125de:	b085      	sub	sp, #20
 80125e0:	af00      	add	r7, sp, #0
 80125e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80125e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80125e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80125ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	4313      	orrs	r3, r2
 80125f2:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80125f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80125f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	4013      	ands	r3, r2
 80125fe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8012600:	68fb      	ldr	r3, [r7, #12]
}
 8012602:	bf00      	nop
 8012604:	3714      	adds	r7, #20
 8012606:	46bd      	mov	sp, r7
 8012608:	f85d 7b04 	ldr.w	r7, [sp], #4
 801260c:	4770      	bx	lr

0801260e <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 801260e:	b480      	push	{r7}
 8012610:	b085      	sub	sp, #20
 8012612:	af00      	add	r7, sp, #0
 8012614:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8012616:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801261a:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 801261e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	4313      	orrs	r3, r2
 8012626:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 801262a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801262e:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	4013      	ands	r3, r2
 8012636:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8012638:	68fb      	ldr	r3, [r7, #12]
}
 801263a:	bf00      	nop
 801263c:	3714      	adds	r7, #20
 801263e:	46bd      	mov	sp, r7
 8012640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012644:	4770      	bx	lr

08012646 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8012646:	b480      	push	{r7}
 8012648:	b083      	sub	sp, #12
 801264a:	af00      	add	r7, sp, #0
 801264c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	681b      	ldr	r3, [r3, #0]
 8012652:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	601a      	str	r2, [r3, #0]
}
 801265a:	bf00      	nop
 801265c:	370c      	adds	r7, #12
 801265e:	46bd      	mov	sp, r7
 8012660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012664:	4770      	bx	lr

08012666 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8012666:	b480      	push	{r7}
 8012668:	b083      	sub	sp, #12
 801266a:	af00      	add	r7, sp, #0
 801266c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	681b      	ldr	r3, [r3, #0]
 8012672:	f043 0201 	orr.w	r2, r3, #1
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	601a      	str	r2, [r3, #0]
}
 801267a:	bf00      	nop
 801267c:	370c      	adds	r7, #12
 801267e:	46bd      	mov	sp, r7
 8012680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012684:	4770      	bx	lr

08012686 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8012686:	b480      	push	{r7}
 8012688:	b083      	sub	sp, #12
 801268a:	af00      	add	r7, sp, #0
 801268c:	6078      	str	r0, [r7, #4]
 801268e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8012690:	687b      	ldr	r3, [r7, #4]
 8012692:	685a      	ldr	r2, [r3, #4]
 8012694:	683b      	ldr	r3, [r7, #0]
 8012696:	041b      	lsls	r3, r3, #16
 8012698:	43db      	mvns	r3, r3
 801269a:	401a      	ands	r2, r3
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	605a      	str	r2, [r3, #4]
}
 80126a0:	bf00      	nop
 80126a2:	370c      	adds	r7, #12
 80126a4:	46bd      	mov	sp, r7
 80126a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126aa:	4770      	bx	lr

080126ac <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80126ac:	b480      	push	{r7}
 80126ae:	b083      	sub	sp, #12
 80126b0:	af00      	add	r7, sp, #0
 80126b2:	6078      	str	r0, [r7, #4]
 80126b4:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	685a      	ldr	r2, [r3, #4]
 80126ba:	683b      	ldr	r3, [r7, #0]
 80126bc:	041b      	lsls	r3, r3, #16
 80126be:	431a      	orrs	r2, r3
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	605a      	str	r2, [r3, #4]
}
 80126c4:	bf00      	nop
 80126c6:	370c      	adds	r7, #12
 80126c8:	46bd      	mov	sp, r7
 80126ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126ce:	4770      	bx	lr

080126d0 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80126d0:	b480      	push	{r7}
 80126d2:	b083      	sub	sp, #12
 80126d4:	af00      	add	r7, sp, #0
 80126d6:	6078      	str	r0, [r7, #4]
 80126d8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	685a      	ldr	r2, [r3, #4]
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	43db      	mvns	r3, r3
 80126e2:	401a      	ands	r2, r3
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	605a      	str	r2, [r3, #4]
}
 80126e8:	bf00      	nop
 80126ea:	370c      	adds	r7, #12
 80126ec:	46bd      	mov	sp, r7
 80126ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126f2:	4770      	bx	lr

080126f4 <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80126f4:	b480      	push	{r7}
 80126f6:	b083      	sub	sp, #12
 80126f8:	af00      	add	r7, sp, #0
 80126fa:	6078      	str	r0, [r7, #4]
 80126fc:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	685a      	ldr	r2, [r3, #4]
 8012702:	683b      	ldr	r3, [r7, #0]
 8012704:	431a      	orrs	r2, r3
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	605a      	str	r2, [r3, #4]
}
 801270a:	bf00      	nop
 801270c:	370c      	adds	r7, #12
 801270e:	46bd      	mov	sp, r7
 8012710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012714:	4770      	bx	lr

08012716 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8012716:	b480      	push	{r7}
 8012718:	b083      	sub	sp, #12
 801271a:	af00      	add	r7, sp, #0
 801271c:	6078      	str	r0, [r7, #4]
 801271e:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8012720:	687b      	ldr	r3, [r7, #4]
 8012722:	683a      	ldr	r2, [r7, #0]
 8012724:	609a      	str	r2, [r3, #8]
}
 8012726:	bf00      	nop
 8012728:	370c      	adds	r7, #12
 801272a:	46bd      	mov	sp, r7
 801272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012730:	4770      	bx	lr

08012732 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8012732:	b480      	push	{r7}
 8012734:	b083      	sub	sp, #12
 8012736:	af00      	add	r7, sp, #0
 8012738:	6078      	str	r0, [r7, #4]
 801273a:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 801273c:	683b      	ldr	r3, [r7, #0]
 801273e:	041a      	lsls	r2, r3, #16
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	609a      	str	r2, [r3, #8]
}
 8012744:	bf00      	nop
 8012746:	370c      	adds	r7, #12
 8012748:	46bd      	mov	sp, r7
 801274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801274e:	4770      	bx	lr

08012750 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8012750:	b480      	push	{r7}
 8012752:	b083      	sub	sp, #12
 8012754:	af00      	add	r7, sp, #0
 8012756:	6078      	str	r0, [r7, #4]
 8012758:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	68da      	ldr	r2, [r3, #12]
 801275e:	683b      	ldr	r3, [r7, #0]
 8012760:	4013      	ands	r3, r2
 8012762:	683a      	ldr	r2, [r7, #0]
 8012764:	429a      	cmp	r2, r3
 8012766:	d101      	bne.n	801276c <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8012768:	2301      	movs	r3, #1
 801276a:	e000      	b.n	801276e <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 801276c:	2300      	movs	r3, #0
}
 801276e:	4618      	mov	r0, r3
 8012770:	370c      	adds	r7, #12
 8012772:	46bd      	mov	sp, r7
 8012774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012778:	4770      	bx	lr

0801277a <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 801277a:	b480      	push	{r7}
 801277c:	b083      	sub	sp, #12
 801277e:	af00      	add	r7, sp, #0
 8012780:	6078      	str	r0, [r7, #4]
 8012782:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	69da      	ldr	r2, [r3, #28]
 8012788:	683b      	ldr	r3, [r7, #0]
 801278a:	4013      	ands	r3, r2
 801278c:	683a      	ldr	r2, [r7, #0]
 801278e:	429a      	cmp	r2, r3
 8012790:	d101      	bne.n	8012796 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8012792:	2301      	movs	r3, #1
 8012794:	e000      	b.n	8012798 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8012796:	2300      	movs	r3, #0
}
 8012798:	4618      	mov	r0, r3
 801279a:	370c      	adds	r7, #12
 801279c:	46bd      	mov	sp, r7
 801279e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127a2:	4770      	bx	lr

080127a4 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 80127a4:	b580      	push	{r7, lr}
 80127a6:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 80127a8:	2102      	movs	r1, #2
 80127aa:	4828      	ldr	r0, [pc, #160]	@ (801284c <HW_IPCC_Rx_Handler+0xa8>)
 80127ac:	f7ff ffe5 	bl	801277a <LL_C2_IPCC_IsActiveFlag_CHx>
 80127b0:	4603      	mov	r3, r0
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d008      	beq.n	80127c8 <HW_IPCC_Rx_Handler+0x24>
 80127b6:	4b25      	ldr	r3, [pc, #148]	@ (801284c <HW_IPCC_Rx_Handler+0xa8>)
 80127b8:	685b      	ldr	r3, [r3, #4]
 80127ba:	f003 0302 	and.w	r3, r3, #2
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d102      	bne.n	80127c8 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 80127c2:	f000 f931 	bl	8012a28 <HW_IPCC_SYS_EvtHandler>
 80127c6:	e03e      	b.n	8012846 <HW_IPCC_Rx_Handler+0xa2>
  {
    HW_IPCC_LLD_BLE_ReceiveM0CmdHandler();
  }
#endif /* LLD_TESTS_WB */
#ifdef ZIGBEE_WB
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL ))
 80127c8:	2104      	movs	r1, #4
 80127ca:	4820      	ldr	r0, [pc, #128]	@ (801284c <HW_IPCC_Rx_Handler+0xa8>)
 80127cc:	f7ff ffd5 	bl	801277a <LL_C2_IPCC_IsActiveFlag_CHx>
 80127d0:	4603      	mov	r3, r0
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d008      	beq.n	80127e8 <HW_IPCC_Rx_Handler+0x44>
 80127d6:	4b1d      	ldr	r3, [pc, #116]	@ (801284c <HW_IPCC_Rx_Handler+0xa8>)
 80127d8:	685b      	ldr	r3, [r3, #4]
 80127da:	f003 0304 	and.w	r3, r3, #4
 80127de:	2b00      	cmp	r3, #0
 80127e0:	d102      	bne.n	80127e8 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_ZIGBEE_StackNotifEvtHandler();
 80127e2:	f000 f9a3 	bl	8012b2c <HW_IPCC_ZIGBEE_StackNotifEvtHandler>
 80127e6:	e02e      	b.n	8012846 <HW_IPCC_Rx_Handler+0xa2>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
 80127e8:	2110      	movs	r1, #16
 80127ea:	4818      	ldr	r0, [pc, #96]	@ (801284c <HW_IPCC_Rx_Handler+0xa8>)
 80127ec:	f7ff ffc5 	bl	801277a <LL_C2_IPCC_IsActiveFlag_CHx>
 80127f0:	4603      	mov	r3, r0
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d008      	beq.n	8012808 <HW_IPCC_Rx_Handler+0x64>
 80127f6:	4b15      	ldr	r3, [pc, #84]	@ (801284c <HW_IPCC_Rx_Handler+0xa8>)
 80127f8:	685b      	ldr	r3, [r3, #4]
 80127fa:	f003 0310 	and.w	r3, r3, #16
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d102      	bne.n	8012808 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
 8012802:	f000 f9af 	bl	8012b64 <HW_IPCC_ZIGBEE_StackM0RequestHandler>
 8012806:	e01e      	b.n	8012846 <HW_IPCC_Rx_Handler+0xa2>
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8012808:	2101      	movs	r1, #1
 801280a:	4810      	ldr	r0, [pc, #64]	@ (801284c <HW_IPCC_Rx_Handler+0xa8>)
 801280c:	f7ff ffb5 	bl	801277a <LL_C2_IPCC_IsActiveFlag_CHx>
 8012810:	4603      	mov	r3, r0
 8012812:	2b00      	cmp	r3, #0
 8012814:	d008      	beq.n	8012828 <HW_IPCC_Rx_Handler+0x84>
 8012816:	4b0d      	ldr	r3, [pc, #52]	@ (801284c <HW_IPCC_Rx_Handler+0xa8>)
 8012818:	685b      	ldr	r3, [r3, #4]
 801281a:	f003 0301 	and.w	r3, r3, #1
 801281e:	2b00      	cmp	r3, #0
 8012820:	d102      	bne.n	8012828 <HW_IPCC_Rx_Handler+0x84>
  {
    HW_IPCC_BLE_EvtHandler();
 8012822:	f000 f885 	bl	8012930 <HW_IPCC_BLE_EvtHandler>
 8012826:	e00e      	b.n	8012846 <HW_IPCC_Rx_Handler+0xa2>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8012828:	2108      	movs	r1, #8
 801282a:	4808      	ldr	r0, [pc, #32]	@ (801284c <HW_IPCC_Rx_Handler+0xa8>)
 801282c:	f7ff ffa5 	bl	801277a <LL_C2_IPCC_IsActiveFlag_CHx>
 8012830:	4603      	mov	r3, r0
 8012832:	2b00      	cmp	r3, #0
 8012834:	d008      	beq.n	8012848 <HW_IPCC_Rx_Handler+0xa4>
 8012836:	4b05      	ldr	r3, [pc, #20]	@ (801284c <HW_IPCC_Rx_Handler+0xa8>)
 8012838:	685b      	ldr	r3, [r3, #4]
 801283a:	f003 0308 	and.w	r3, r3, #8
 801283e:	2b00      	cmp	r3, #0
 8012840:	d102      	bne.n	8012848 <HW_IPCC_Rx_Handler+0xa4>
  {
    HW_IPCC_TRACES_EvtHandler();
 8012842:	f000 fa35 	bl	8012cb0 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8012846:	bf00      	nop
 8012848:	bf00      	nop
}
 801284a:	bd80      	pop	{r7, pc}
 801284c:	58000c00 	.word	0x58000c00

08012850 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8012850:	b580      	push	{r7, lr}
 8012852:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8012854:	2102      	movs	r1, #2
 8012856:	4820      	ldr	r0, [pc, #128]	@ (80128d8 <HW_IPCC_Tx_Handler+0x88>)
 8012858:	f7ff ff7a 	bl	8012750 <LL_C1_IPCC_IsActiveFlag_CHx>
 801285c:	4603      	mov	r3, r0
 801285e:	2b00      	cmp	r3, #0
 8012860:	d107      	bne.n	8012872 <HW_IPCC_Tx_Handler+0x22>
 8012862:	4b1d      	ldr	r3, [pc, #116]	@ (80128d8 <HW_IPCC_Tx_Handler+0x88>)
 8012864:	685b      	ldr	r3, [r3, #4]
 8012866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801286a:	2b00      	cmp	r3, #0
 801286c:	d101      	bne.n	8012872 <HW_IPCC_Tx_Handler+0x22>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 801286e:	f000 f8bf 	bl	80129f0 <HW_IPCC_SYS_CmdEvtHandler>
#endif /* THREAD_WB */
#ifdef LLD_TESTS_WB
// No TX handler for LLD tests
#endif /* LLD_TESTS_WB */
#ifdef ZIGBEE_WB
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
 8012872:	2104      	movs	r1, #4
 8012874:	4818      	ldr	r0, [pc, #96]	@ (80128d8 <HW_IPCC_Tx_Handler+0x88>)
 8012876:	f7ff ff6b 	bl	8012750 <LL_C1_IPCC_IsActiveFlag_CHx>
 801287a:	4603      	mov	r3, r0
 801287c:	2b00      	cmp	r3, #0
 801287e:	d108      	bne.n	8012892 <HW_IPCC_Tx_Handler+0x42>
 8012880:	4b15      	ldr	r3, [pc, #84]	@ (80128d8 <HW_IPCC_Tx_Handler+0x88>)
 8012882:	685b      	ldr	r3, [r3, #4]
 8012884:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8012888:	2b00      	cmp	r3, #0
 801288a:	d102      	bne.n	8012892 <HW_IPCC_Tx_Handler+0x42>
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
 801288c:	f000 f932 	bl	8012af4 <HW_IPCC_ZIGBEE_CmdEvtHandler>
 8012890:	e01e      	b.n	80128d0 <HW_IPCC_Tx_Handler+0x80>
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8012892:	2108      	movs	r1, #8
 8012894:	4810      	ldr	r0, [pc, #64]	@ (80128d8 <HW_IPCC_Tx_Handler+0x88>)
 8012896:	f7ff ff5b 	bl	8012750 <LL_C1_IPCC_IsActiveFlag_CHx>
 801289a:	4603      	mov	r3, r0
 801289c:	2b00      	cmp	r3, #0
 801289e:	d108      	bne.n	80128b2 <HW_IPCC_Tx_Handler+0x62>
 80128a0:	4b0d      	ldr	r3, [pc, #52]	@ (80128d8 <HW_IPCC_Tx_Handler+0x88>)
 80128a2:	685b      	ldr	r3, [r3, #4]
 80128a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d102      	bne.n	80128b2 <HW_IPCC_Tx_Handler+0x62>
  {
    HW_IPCC_MM_FreeBufHandler();
 80128ac:	f000 f9c2 	bl	8012c34 <HW_IPCC_MM_FreeBufHandler>
 80128b0:	e00e      	b.n	80128d0 <HW_IPCC_Tx_Handler+0x80>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 80128b2:	2120      	movs	r1, #32
 80128b4:	4808      	ldr	r0, [pc, #32]	@ (80128d8 <HW_IPCC_Tx_Handler+0x88>)
 80128b6:	f7ff ff4b 	bl	8012750 <LL_C1_IPCC_IsActiveFlag_CHx>
 80128ba:	4603      	mov	r3, r0
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d108      	bne.n	80128d2 <HW_IPCC_Tx_Handler+0x82>
 80128c0:	4b05      	ldr	r3, [pc, #20]	@ (80128d8 <HW_IPCC_Tx_Handler+0x88>)
 80128c2:	685b      	ldr	r3, [r3, #4]
 80128c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	d102      	bne.n	80128d2 <HW_IPCC_Tx_Handler+0x82>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 80128cc:	f000 f83c 	bl	8012948 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 80128d0:	bf00      	nop
 80128d2:	bf00      	nop
}
 80128d4:	bd80      	pop	{r7, pc}
 80128d6:	bf00      	nop
 80128d8:	58000c00 	.word	0x58000c00

080128dc <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 80128dc:	b580      	push	{r7, lr}
 80128de:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 80128e0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80128e4:	f7ff fe93 	bl	801260e <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 80128e8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80128ec:	f7ff fe64 	bl	80125b8 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 80128f0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80128f4:	f7ff fe4c 	bl	8012590 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 80128f8:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 80128fa:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 80128fc:	f7ff fe38 	bl	8012570 <LL_PWR_EnableBootC2>

  return;
 8012900:	bf00      	nop
}
 8012902:	bd80      	pop	{r7, pc}

08012904 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8012904:	b580      	push	{r7, lr}
 8012906:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8012908:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 801290c:	f7ff fe66 	bl	80125dc <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8012910:	4806      	ldr	r0, [pc, #24]	@ (801292c <HW_IPCC_Init+0x28>)
 8012912:	f7ff fea8 	bl	8012666 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8012916:	4805      	ldr	r0, [pc, #20]	@ (801292c <HW_IPCC_Init+0x28>)
 8012918:	f7ff fe95 	bl	8012646 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 801291c:	202c      	movs	r0, #44	@ 0x2c
 801291e:	f7f5 fe62 	bl	80085e6 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8012922:	202d      	movs	r0, #45	@ 0x2d
 8012924:	f7f5 fe5f 	bl	80085e6 <HAL_NVIC_EnableIRQ>

  return;
 8012928:	bf00      	nop
}
 801292a:	bd80      	pop	{r7, pc}
 801292c:	58000c00 	.word	0x58000c00

08012930 <HW_IPCC_BLE_EvtHandler>:

  return;
}

static void HW_IPCC_BLE_EvtHandler( void )
{
 8012930:	b580      	push	{r7, lr}
 8012932:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8012934:	f7fb fdf0 	bl	800e518 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8012938:	2101      	movs	r1, #1
 801293a:	4802      	ldr	r0, [pc, #8]	@ (8012944 <HW_IPCC_BLE_EvtHandler+0x14>)
 801293c:	f7ff feeb 	bl	8012716 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8012940:	bf00      	nop
}
 8012942:	bd80      	pop	{r7, pc}
 8012944:	58000c00 	.word	0x58000c00

08012948 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8012948:	b580      	push	{r7, lr}
 801294a:	b084      	sub	sp, #16
 801294c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801294e:	f3ef 8310 	mrs	r3, PRIMASK
 8012952:	607b      	str	r3, [r7, #4]
  return(result);
 8012954:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012956:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012958:	b672      	cpsid	i
}
 801295a:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 801295c:	2120      	movs	r1, #32
 801295e:	4807      	ldr	r0, [pc, #28]	@ (801297c <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 8012960:	f7ff fea4 	bl	80126ac <LL_C1_IPCC_DisableTransmitChannel>
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012968:	68bb      	ldr	r3, [r7, #8]
 801296a:	f383 8810 	msr	PRIMASK, r3
}
 801296e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 8012970:	f7fb fe02 	bl	800e578 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8012974:	bf00      	nop
}
 8012976:	3710      	adds	r7, #16
 8012978:	46bd      	mov	sp, r7
 801297a:	bd80      	pop	{r7, pc}
 801297c:	58000c00 	.word	0x58000c00

08012980 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8012980:	b580      	push	{r7, lr}
 8012982:	b084      	sub	sp, #16
 8012984:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012986:	f3ef 8310 	mrs	r3, PRIMASK
 801298a:	607b      	str	r3, [r7, #4]
  return(result);
 801298c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 801298e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012990:	b672      	cpsid	i
}
 8012992:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8012994:	2102      	movs	r1, #2
 8012996:	4806      	ldr	r0, [pc, #24]	@ (80129b0 <HW_IPCC_SYS_Init+0x30>)
 8012998:	f7ff fe9a 	bl	80126d0 <LL_C1_IPCC_EnableReceiveChannel>
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80129a0:	68bb      	ldr	r3, [r7, #8]
 80129a2:	f383 8810 	msr	PRIMASK, r3
}
 80129a6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 80129a8:	bf00      	nop
}
 80129aa:	3710      	adds	r7, #16
 80129ac:	46bd      	mov	sp, r7
 80129ae:	bd80      	pop	{r7, pc}
 80129b0:	58000c00 	.word	0x58000c00

080129b4 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 80129b4:	b580      	push	{r7, lr}
 80129b6:	b084      	sub	sp, #16
 80129b8:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80129ba:	2102      	movs	r1, #2
 80129bc:	480b      	ldr	r0, [pc, #44]	@ (80129ec <HW_IPCC_SYS_SendCmd+0x38>)
 80129be:	f7ff feb8 	bl	8012732 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80129c2:	f3ef 8310 	mrs	r3, PRIMASK
 80129c6:	607b      	str	r3, [r7, #4]
  return(result);
 80129c8:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80129ca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80129cc:	b672      	cpsid	i
}
 80129ce:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 80129d0:	2102      	movs	r1, #2
 80129d2:	4806      	ldr	r0, [pc, #24]	@ (80129ec <HW_IPCC_SYS_SendCmd+0x38>)
 80129d4:	f7ff fe57 	bl	8012686 <LL_C1_IPCC_EnableTransmitChannel>
 80129d8:	68fb      	ldr	r3, [r7, #12]
 80129da:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80129dc:	68bb      	ldr	r3, [r7, #8]
 80129de:	f383 8810 	msr	PRIMASK, r3
}
 80129e2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 80129e4:	bf00      	nop
}
 80129e6:	3710      	adds	r7, #16
 80129e8:	46bd      	mov	sp, r7
 80129ea:	bd80      	pop	{r7, pc}
 80129ec:	58000c00 	.word	0x58000c00

080129f0 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 80129f0:	b580      	push	{r7, lr}
 80129f2:	b084      	sub	sp, #16
 80129f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80129f6:	f3ef 8310 	mrs	r3, PRIMASK
 80129fa:	607b      	str	r3, [r7, #4]
  return(result);
 80129fc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80129fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012a00:	b672      	cpsid	i
}
 8012a02:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8012a04:	2102      	movs	r1, #2
 8012a06:	4807      	ldr	r0, [pc, #28]	@ (8012a24 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 8012a08:	f7ff fe50 	bl	80126ac <LL_C1_IPCC_DisableTransmitChannel>
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012a10:	68bb      	ldr	r3, [r7, #8]
 8012a12:	f383 8810 	msr	PRIMASK, r3
}
 8012a16:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 8012a18:	f7fb fe02 	bl	800e620 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8012a1c:	bf00      	nop
}
 8012a1e:	3710      	adds	r7, #16
 8012a20:	46bd      	mov	sp, r7
 8012a22:	bd80      	pop	{r7, pc}
 8012a24:	58000c00 	.word	0x58000c00

08012a28 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8012a28:	b580      	push	{r7, lr}
 8012a2a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8012a2c:	f7fb fe0e 	bl	800e64c <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8012a30:	2102      	movs	r1, #2
 8012a32:	4802      	ldr	r0, [pc, #8]	@ (8012a3c <HW_IPCC_SYS_EvtHandler+0x14>)
 8012a34:	f7ff fe6f 	bl	8012716 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8012a38:	bf00      	nop
}
 8012a3a:	bd80      	pop	{r7, pc}
 8012a3c:	58000c00 	.word	0x58000c00

08012a40 <HW_IPCC_ZIGBEE_Init>:
/******************************************************************************
 * ZIGBEE
 ******************************************************************************/
#ifdef ZIGBEE_WB
void HW_IPCC_ZIGBEE_Init( void )
{
 8012a40:	b580      	push	{r7, lr}
 8012a42:	b084      	sub	sp, #16
 8012a44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012a46:	f3ef 8310 	mrs	r3, PRIMASK
 8012a4a:	607b      	str	r3, [r7, #4]
  return(result);
 8012a4c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012a4e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012a50:	b672      	cpsid	i
}
 8012a52:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 8012a54:	2104      	movs	r1, #4
 8012a56:	4808      	ldr	r0, [pc, #32]	@ (8012a78 <HW_IPCC_ZIGBEE_Init+0x38>)
 8012a58:	f7ff fe3a 	bl	80126d0 <LL_C1_IPCC_EnableReceiveChannel>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 8012a5c:	2110      	movs	r1, #16
 8012a5e:	4806      	ldr	r0, [pc, #24]	@ (8012a78 <HW_IPCC_ZIGBEE_Init+0x38>)
 8012a60:	f7ff fe36 	bl	80126d0 <LL_C1_IPCC_EnableReceiveChannel>
 8012a64:	68fb      	ldr	r3, [r7, #12]
 8012a66:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012a68:	68bb      	ldr	r3, [r7, #8]
 8012a6a:	f383 8810 	msr	PRIMASK, r3
}
 8012a6e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8012a70:	bf00      	nop
}
 8012a72:	3710      	adds	r7, #16
 8012a74:	46bd      	mov	sp, r7
 8012a76:	bd80      	pop	{r7, pc}
 8012a78:	58000c00 	.word	0x58000c00

08012a7c <HW_IPCC_ZIGBEE_SendM4RequestToM0>:

void HW_IPCC_ZIGBEE_SendM4RequestToM0( void )
{
 8012a7c:	b580      	push	{r7, lr}
 8012a7e:	b084      	sub	sp, #16
 8012a80:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 8012a82:	2104      	movs	r1, #4
 8012a84:	480b      	ldr	r0, [pc, #44]	@ (8012ab4 <HW_IPCC_ZIGBEE_SendM4RequestToM0+0x38>)
 8012a86:	f7ff fe54 	bl	8012732 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012a8a:	f3ef 8310 	mrs	r3, PRIMASK
 8012a8e:	607b      	str	r3, [r7, #4]
  return(result);
 8012a90:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012a92:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012a94:	b672      	cpsid	i
}
 8012a96:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 8012a98:	2104      	movs	r1, #4
 8012a9a:	4806      	ldr	r0, [pc, #24]	@ (8012ab4 <HW_IPCC_ZIGBEE_SendM4RequestToM0+0x38>)
 8012a9c:	f7ff fdf3 	bl	8012686 <LL_C1_IPCC_EnableTransmitChannel>
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012aa4:	68bb      	ldr	r3, [r7, #8]
 8012aa6:	f383 8810 	msr	PRIMASK, r3
}
 8012aaa:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8012aac:	bf00      	nop
}
 8012aae:	3710      	adds	r7, #16
 8012ab0:	46bd      	mov	sp, r7
 8012ab2:	bd80      	pop	{r7, pc}
 8012ab4:	58000c00 	.word	0x58000c00

08012ab8 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify>:

void HW_IPCC_ZIGBEE_SendM4AckToM0Notify( void )
{
 8012ab8:	b580      	push	{r7, lr}
 8012aba:	b084      	sub	sp, #16
 8012abc:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 8012abe:	2104      	movs	r1, #4
 8012ac0:	480b      	ldr	r0, [pc, #44]	@ (8012af0 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify+0x38>)
 8012ac2:	f7ff fe28 	bl	8012716 <LL_C1_IPCC_ClearFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012ac6:	f3ef 8310 	mrs	r3, PRIMASK
 8012aca:	607b      	str	r3, [r7, #4]
  return(result);
 8012acc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012ace:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012ad0:	b672      	cpsid	i
}
 8012ad2:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 8012ad4:	2104      	movs	r1, #4
 8012ad6:	4806      	ldr	r0, [pc, #24]	@ (8012af0 <HW_IPCC_ZIGBEE_SendM4AckToM0Notify+0x38>)
 8012ad8:	f7ff fdfa 	bl	80126d0 <LL_C1_IPCC_EnableReceiveChannel>
 8012adc:	68fb      	ldr	r3, [r7, #12]
 8012ade:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012ae0:	68bb      	ldr	r3, [r7, #8]
 8012ae2:	f383 8810 	msr	PRIMASK, r3
}
 8012ae6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8012ae8:	bf00      	nop
}
 8012aea:	3710      	adds	r7, #16
 8012aec:	46bd      	mov	sp, r7
 8012aee:	bd80      	pop	{r7, pc}
 8012af0:	58000c00 	.word	0x58000c00

08012af4 <HW_IPCC_ZIGBEE_CmdEvtHandler>:

static void HW_IPCC_ZIGBEE_CmdEvtHandler( void )
{
 8012af4:	b580      	push	{r7, lr}
 8012af6:	b084      	sub	sp, #16
 8012af8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012afa:	f3ef 8310 	mrs	r3, PRIMASK
 8012afe:	607b      	str	r3, [r7, #4]
  return(result);
 8012b00:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012b02:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012b04:	b672      	cpsid	i
}
 8012b06:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL );
 8012b08:	2104      	movs	r1, #4
 8012b0a:	4807      	ldr	r0, [pc, #28]	@ (8012b28 <HW_IPCC_ZIGBEE_CmdEvtHandler+0x34>)
 8012b0c:	f7ff fdce 	bl	80126ac <LL_C1_IPCC_DisableTransmitChannel>
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012b14:	68bb      	ldr	r3, [r7, #8]
 8012b16:	f383 8810 	msr	PRIMASK, r3
}
 8012b1a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_ZIGBEE_RecvAppliAckFromM0();
 8012b1c:	f7fb fde2 	bl	800e6e4 <HW_IPCC_ZIGBEE_RecvAppliAckFromM0>

  return;
 8012b20:	bf00      	nop
}
 8012b22:	3710      	adds	r7, #16
 8012b24:	46bd      	mov	sp, r7
 8012b26:	bd80      	pop	{r7, pc}
 8012b28:	58000c00 	.word	0x58000c00

08012b2c <HW_IPCC_ZIGBEE_StackNotifEvtHandler>:

static void HW_IPCC_ZIGBEE_StackNotifEvtHandler( void )
{
 8012b2c:	b580      	push	{r7, lr}
 8012b2e:	b084      	sub	sp, #16
 8012b30:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012b32:	f3ef 8310 	mrs	r3, PRIMASK
 8012b36:	607b      	str	r3, [r7, #4]
  return(result);
 8012b38:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012b3a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012b3c:	b672      	cpsid	i
}
 8012b3e:	bf00      	nop
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL );
 8012b40:	2104      	movs	r1, #4
 8012b42:	4807      	ldr	r0, [pc, #28]	@ (8012b60 <HW_IPCC_ZIGBEE_StackNotifEvtHandler+0x34>)
 8012b44:	f7ff fdd6 	bl	80126f4 <LL_C1_IPCC_DisableReceiveChannel>
 8012b48:	68fb      	ldr	r3, [r7, #12]
 8012b4a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012b4c:	68bb      	ldr	r3, [r7, #8]
 8012b4e:	f383 8810 	msr	PRIMASK, r3
}
 8012b52:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_ZIGBEE_RecvM0NotifyToM4();
 8012b54:	f7fb fdd2 	bl	800e6fc <HW_IPCC_ZIGBEE_RecvM0NotifyToM4>

  return;
 8012b58:	bf00      	nop
}
 8012b5a:	3710      	adds	r7, #16
 8012b5c:	46bd      	mov	sp, r7
 8012b5e:	bd80      	pop	{r7, pc}
 8012b60:	58000c00 	.word	0x58000c00

08012b64 <HW_IPCC_ZIGBEE_StackM0RequestHandler>:

static void HW_IPCC_ZIGBEE_StackM0RequestHandler( void )
{
 8012b64:	b580      	push	{r7, lr}
 8012b66:	b084      	sub	sp, #16
 8012b68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012b6a:	f3ef 8310 	mrs	r3, PRIMASK
 8012b6e:	607b      	str	r3, [r7, #4]
  return(result);
 8012b70:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012b72:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012b74:	b672      	cpsid	i
}
 8012b76:	bf00      	nop
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 8012b78:	2110      	movs	r1, #16
 8012b7a:	4807      	ldr	r0, [pc, #28]	@ (8012b98 <HW_IPCC_ZIGBEE_StackM0RequestHandler+0x34>)
 8012b7c:	f7ff fdba 	bl	80126f4 <LL_C1_IPCC_DisableReceiveChannel>
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012b84:	68bb      	ldr	r3, [r7, #8]
 8012b86:	f383 8810 	msr	PRIMASK, r3
}
 8012b8a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_ZIGBEE_RecvM0RequestToM4();
 8012b8c:	f7fb fdd0 	bl	800e730 <HW_IPCC_ZIGBEE_RecvM0RequestToM4>

  return;
 8012b90:	bf00      	nop
}
 8012b92:	3710      	adds	r7, #16
 8012b94:	46bd      	mov	sp, r7
 8012b96:	bd80      	pop	{r7, pc}
 8012b98:	58000c00 	.word	0x58000c00

08012b9c <HW_IPCC_ZIGBEE_SendM4AckToM0Request>:

void HW_IPCC_ZIGBEE_SendM4AckToM0Request( void )
{
 8012b9c:	b580      	push	{r7, lr}
 8012b9e:	b084      	sub	sp, #16
 8012ba0:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 8012ba2:	2110      	movs	r1, #16
 8012ba4:	480b      	ldr	r0, [pc, #44]	@ (8012bd4 <HW_IPCC_ZIGBEE_SendM4AckToM0Request+0x38>)
 8012ba6:	f7ff fdb6 	bl	8012716 <LL_C1_IPCC_ClearFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012baa:	f3ef 8310 	mrs	r3, PRIMASK
 8012bae:	607b      	str	r3, [r7, #4]
  return(result);
 8012bb0:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012bb2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012bb4:	b672      	cpsid	i
}
 8012bb6:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL );
 8012bb8:	2110      	movs	r1, #16
 8012bba:	4806      	ldr	r0, [pc, #24]	@ (8012bd4 <HW_IPCC_ZIGBEE_SendM4AckToM0Request+0x38>)
 8012bbc:	f7ff fd88 	bl	80126d0 <LL_C1_IPCC_EnableReceiveChannel>
 8012bc0:	68fb      	ldr	r3, [r7, #12]
 8012bc2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012bc4:	68bb      	ldr	r3, [r7, #8]
 8012bc6:	f383 8810 	msr	PRIMASK, r3
}
 8012bca:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8012bcc:	bf00      	nop
}
 8012bce:	3710      	adds	r7, #16
 8012bd0:	46bd      	mov	sp, r7
 8012bd2:	bd80      	pop	{r7, pc}
 8012bd4:	58000c00 	.word	0x58000c00

08012bd8 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8012bd8:	b580      	push	{r7, lr}
 8012bda:	b086      	sub	sp, #24
 8012bdc:	af00      	add	r7, sp, #0
 8012bde:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8012be0:	2108      	movs	r1, #8
 8012be2:	4812      	ldr	r0, [pc, #72]	@ (8012c2c <HW_IPCC_MM_SendFreeBuf+0x54>)
 8012be4:	f7ff fdb4 	bl	8012750 <LL_C1_IPCC_IsActiveFlag_CHx>
 8012be8:	4603      	mov	r3, r0
 8012bea:	2b00      	cmp	r3, #0
 8012bec:	d013      	beq.n	8012c16 <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 8012bee:	4a10      	ldr	r2, [pc, #64]	@ (8012c30 <HW_IPCC_MM_SendFreeBuf+0x58>)
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012bf4:	f3ef 8310 	mrs	r3, PRIMASK
 8012bf8:	60fb      	str	r3, [r7, #12]
  return(result);
 8012bfa:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 8012bfc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012bfe:	b672      	cpsid	i
}
 8012c00:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8012c02:	2108      	movs	r1, #8
 8012c04:	4809      	ldr	r0, [pc, #36]	@ (8012c2c <HW_IPCC_MM_SendFreeBuf+0x54>)
 8012c06:	f7ff fd3e 	bl	8012686 <LL_C1_IPCC_EnableTransmitChannel>
 8012c0a:	697b      	ldr	r3, [r7, #20]
 8012c0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012c0e:	693b      	ldr	r3, [r7, #16]
 8012c10:	f383 8810 	msr	PRIMASK, r3
}
 8012c14:	e005      	b.n	8012c22 <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8012c1a:	2108      	movs	r1, #8
 8012c1c:	4803      	ldr	r0, [pc, #12]	@ (8012c2c <HW_IPCC_MM_SendFreeBuf+0x54>)
 8012c1e:	f7ff fd88 	bl	8012732 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 8012c22:	bf00      	nop
}
 8012c24:	3718      	adds	r7, #24
 8012c26:	46bd      	mov	sp, r7
 8012c28:	bd80      	pop	{r7, pc}
 8012c2a:	bf00      	nop
 8012c2c:	58000c00 	.word	0x58000c00
 8012c30:	20001608 	.word	0x20001608

08012c34 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8012c34:	b580      	push	{r7, lr}
 8012c36:	b084      	sub	sp, #16
 8012c38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8012c3e:	607b      	str	r3, [r7, #4]
  return(result);
 8012c40:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012c42:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012c44:	b672      	cpsid	i
}
 8012c46:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8012c48:	2108      	movs	r1, #8
 8012c4a:	480a      	ldr	r0, [pc, #40]	@ (8012c74 <HW_IPCC_MM_FreeBufHandler+0x40>)
 8012c4c:	f7ff fd2e 	bl	80126ac <LL_C1_IPCC_DisableTransmitChannel>
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012c54:	68bb      	ldr	r3, [r7, #8]
 8012c56:	f383 8810 	msr	PRIMASK, r3
}
 8012c5a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 8012c5c:	4b06      	ldr	r3, [pc, #24]	@ (8012c78 <HW_IPCC_MM_FreeBufHandler+0x44>)
 8012c5e:	681b      	ldr	r3, [r3, #0]
 8012c60:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8012c62:	2108      	movs	r1, #8
 8012c64:	4803      	ldr	r0, [pc, #12]	@ (8012c74 <HW_IPCC_MM_FreeBufHandler+0x40>)
 8012c66:	f7ff fd64 	bl	8012732 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8012c6a:	bf00      	nop
}
 8012c6c:	3710      	adds	r7, #16
 8012c6e:	46bd      	mov	sp, r7
 8012c70:	bd80      	pop	{r7, pc}
 8012c72:	bf00      	nop
 8012c74:	58000c00 	.word	0x58000c00
 8012c78:	20001608 	.word	0x20001608

08012c7c <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8012c7c:	b580      	push	{r7, lr}
 8012c7e:	b084      	sub	sp, #16
 8012c80:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012c82:	f3ef 8310 	mrs	r3, PRIMASK
 8012c86:	607b      	str	r3, [r7, #4]
  return(result);
 8012c88:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8012c8a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8012c8c:	b672      	cpsid	i
}
 8012c8e:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8012c90:	2108      	movs	r1, #8
 8012c92:	4806      	ldr	r0, [pc, #24]	@ (8012cac <HW_IPCC_TRACES_Init+0x30>)
 8012c94:	f7ff fd1c 	bl	80126d0 <LL_C1_IPCC_EnableReceiveChannel>
 8012c98:	68fb      	ldr	r3, [r7, #12]
 8012c9a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012c9c:	68bb      	ldr	r3, [r7, #8]
 8012c9e:	f383 8810 	msr	PRIMASK, r3
}
 8012ca2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8012ca4:	bf00      	nop
}
 8012ca6:	3710      	adds	r7, #16
 8012ca8:	46bd      	mov	sp, r7
 8012caa:	bd80      	pop	{r7, pc}
 8012cac:	58000c00 	.word	0x58000c00

08012cb0 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8012cb0:	b580      	push	{r7, lr}
 8012cb2:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8012cb4:	f7fb fddc 	bl	800e870 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8012cb8:	2108      	movs	r1, #8
 8012cba:	4802      	ldr	r0, [pc, #8]	@ (8012cc4 <HW_IPCC_TRACES_EvtHandler+0x14>)
 8012cbc:	f7ff fd2b 	bl	8012716 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8012cc0:	bf00      	nop
}
 8012cc2:	bd80      	pop	{r7, pc}
 8012cc4:	58000c00 	.word	0x58000c00

08012cc8 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8012cc8:	b480      	push	{r7}
 8012cca:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8012ccc:	4b05      	ldr	r3, [pc, #20]	@ (8012ce4 <UTIL_LPM_Init+0x1c>)
 8012cce:	2200      	movs	r2, #0
 8012cd0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8012cd2:	4b05      	ldr	r3, [pc, #20]	@ (8012ce8 <UTIL_LPM_Init+0x20>)
 8012cd4:	2200      	movs	r2, #0
 8012cd6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8012cd8:	bf00      	nop
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ce0:	4770      	bx	lr
 8012ce2:	bf00      	nop
 8012ce4:	2000160c 	.word	0x2000160c
 8012ce8:	20001610 	.word	0x20001610

08012cec <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8012cec:	b480      	push	{r7}
 8012cee:	b087      	sub	sp, #28
 8012cf0:	af00      	add	r7, sp, #0
 8012cf2:	6078      	str	r0, [r7, #4]
 8012cf4:	460b      	mov	r3, r1
 8012cf6:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012cf8:	f3ef 8310 	mrs	r3, PRIMASK
 8012cfc:	613b      	str	r3, [r7, #16]
  return(result);
 8012cfe:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8012d00:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012d02:	b672      	cpsid	i
}
 8012d04:	bf00      	nop
  
  switch( state )
 8012d06:	78fb      	ldrb	r3, [r7, #3]
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d008      	beq.n	8012d1e <UTIL_LPM_SetStopMode+0x32>
 8012d0c:	2b01      	cmp	r3, #1
 8012d0e:	d10e      	bne.n	8012d2e <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8012d10:	4b0d      	ldr	r3, [pc, #52]	@ (8012d48 <UTIL_LPM_SetStopMode+0x5c>)
 8012d12:	681a      	ldr	r2, [r3, #0]
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	4313      	orrs	r3, r2
 8012d18:	4a0b      	ldr	r2, [pc, #44]	@ (8012d48 <UTIL_LPM_SetStopMode+0x5c>)
 8012d1a:	6013      	str	r3, [r2, #0]
      break;
 8012d1c:	e008      	b.n	8012d30 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	43da      	mvns	r2, r3
 8012d22:	4b09      	ldr	r3, [pc, #36]	@ (8012d48 <UTIL_LPM_SetStopMode+0x5c>)
 8012d24:	681b      	ldr	r3, [r3, #0]
 8012d26:	4013      	ands	r3, r2
 8012d28:	4a07      	ldr	r2, [pc, #28]	@ (8012d48 <UTIL_LPM_SetStopMode+0x5c>)
 8012d2a:	6013      	str	r3, [r2, #0]
      break;
 8012d2c:	e000      	b.n	8012d30 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 8012d2e:	bf00      	nop
 8012d30:	697b      	ldr	r3, [r7, #20]
 8012d32:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012d34:	68fb      	ldr	r3, [r7, #12]
 8012d36:	f383 8810 	msr	PRIMASK, r3
}
 8012d3a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8012d3c:	bf00      	nop
 8012d3e:	371c      	adds	r7, #28
 8012d40:	46bd      	mov	sp, r7
 8012d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d46:	4770      	bx	lr
 8012d48:	2000160c 	.word	0x2000160c

08012d4c <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8012d4c:	b480      	push	{r7}
 8012d4e:	b087      	sub	sp, #28
 8012d50:	af00      	add	r7, sp, #0
 8012d52:	6078      	str	r0, [r7, #4]
 8012d54:	460b      	mov	r3, r1
 8012d56:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012d58:	f3ef 8310 	mrs	r3, PRIMASK
 8012d5c:	613b      	str	r3, [r7, #16]
  return(result);
 8012d5e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8012d60:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012d62:	b672      	cpsid	i
}
 8012d64:	bf00      	nop
  
  switch(state)
 8012d66:	78fb      	ldrb	r3, [r7, #3]
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d008      	beq.n	8012d7e <UTIL_LPM_SetOffMode+0x32>
 8012d6c:	2b01      	cmp	r3, #1
 8012d6e:	d10e      	bne.n	8012d8e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8012d70:	4b0d      	ldr	r3, [pc, #52]	@ (8012da8 <UTIL_LPM_SetOffMode+0x5c>)
 8012d72:	681a      	ldr	r2, [r3, #0]
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	4313      	orrs	r3, r2
 8012d78:	4a0b      	ldr	r2, [pc, #44]	@ (8012da8 <UTIL_LPM_SetOffMode+0x5c>)
 8012d7a:	6013      	str	r3, [r2, #0]
      break;
 8012d7c:	e008      	b.n	8012d90 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	43da      	mvns	r2, r3
 8012d82:	4b09      	ldr	r3, [pc, #36]	@ (8012da8 <UTIL_LPM_SetOffMode+0x5c>)
 8012d84:	681b      	ldr	r3, [r3, #0]
 8012d86:	4013      	ands	r3, r2
 8012d88:	4a07      	ldr	r2, [pc, #28]	@ (8012da8 <UTIL_LPM_SetOffMode+0x5c>)
 8012d8a:	6013      	str	r3, [r2, #0]
      break;
 8012d8c:	e000      	b.n	8012d90 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8012d8e:	bf00      	nop
 8012d90:	697b      	ldr	r3, [r7, #20]
 8012d92:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	f383 8810 	msr	PRIMASK, r3
}
 8012d9a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8012d9c:	bf00      	nop
 8012d9e:	371c      	adds	r7, #28
 8012da0:	46bd      	mov	sp, r7
 8012da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012da6:	4770      	bx	lr
 8012da8:	20001610 	.word	0x20001610

08012dac <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8012dac:	b580      	push	{r7, lr}
 8012dae:	b094      	sub	sp, #80	@ 0x50
 8012db0:	af00      	add	r7, sp, #0
 8012db2:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 8012db4:	4b89      	ldr	r3, [pc, #548]	@ (8012fdc <UTIL_SEQ_Run+0x230>)
 8012db6:	681b      	ldr	r3, [r3, #0]
 8012db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 8012dba:	4b88      	ldr	r3, [pc, #544]	@ (8012fdc <UTIL_SEQ_Run+0x230>)
 8012dbc:	681a      	ldr	r2, [r3, #0]
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	4013      	ands	r3, r2
 8012dc2:	4a86      	ldr	r2, [pc, #536]	@ (8012fdc <UTIL_SEQ_Run+0x230>)
 8012dc4:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 8012dc6:	4b86      	ldr	r3, [pc, #536]	@ (8012fe0 <UTIL_SEQ_Run+0x234>)
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 8012dcc:	4b85      	ldr	r3, [pc, #532]	@ (8012fe4 <UTIL_SEQ_Run+0x238>)
 8012dce:	681b      	ldr	r3, [r3, #0]
 8012dd0:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 8012dd2:	4b85      	ldr	r3, [pc, #532]	@ (8012fe8 <UTIL_SEQ_Run+0x23c>)
 8012dd4:	681b      	ldr	r3, [r3, #0]
 8012dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 8012dd8:	4b84      	ldr	r3, [pc, #528]	@ (8012fec <UTIL_SEQ_Run+0x240>)
 8012dda:	681b      	ldr	r3, [r3, #0]
 8012ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8012dde:	e112      	b.n	8013006 <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 8012de0:	2300      	movs	r3, #0
 8012de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8012de4:	e002      	b.n	8012dec <UTIL_SEQ_Run+0x40>
        {
            counter++;
 8012de6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012de8:	3301      	adds	r3, #1
 8012dea:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8012dec:	4a80      	ldr	r2, [pc, #512]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012dee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012df0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8012df4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012df6:	401a      	ands	r2, r3
 8012df8:	4b78      	ldr	r3, [pc, #480]	@ (8012fdc <UTIL_SEQ_Run+0x230>)
 8012dfa:	681b      	ldr	r3, [r3, #0]
 8012dfc:	4013      	ands	r3, r2
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d0f1      	beq.n	8012de6 <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 8012e02:	4a7b      	ldr	r2, [pc, #492]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012e04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012e06:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8012e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e0c:	401a      	ands	r2, r3
 8012e0e:	4b73      	ldr	r3, [pc, #460]	@ (8012fdc <UTIL_SEQ_Run+0x230>)
 8012e10:	681b      	ldr	r3, [r3, #0]
 8012e12:	4013      	ands	r3, r2
 8012e14:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8012e16:	4a76      	ldr	r2, [pc, #472]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012e18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012e1a:	00db      	lsls	r3, r3, #3
 8012e1c:	4413      	add	r3, r2
 8012e1e:	685a      	ldr	r2, [r3, #4]
 8012e20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012e22:	4013      	ands	r3, r2
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d106      	bne.n	8012e36 <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8012e28:	4a71      	ldr	r2, [pc, #452]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012e2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012e2c:	00db      	lsls	r3, r3, #3
 8012e2e:	4413      	add	r3, r2
 8012e30:	f04f 32ff 	mov.w	r2, #4294967295
 8012e34:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 8012e36:	4b6a      	ldr	r3, [pc, #424]	@ (8012fe0 <UTIL_SEQ_Run+0x234>)
 8012e38:	681b      	ldr	r3, [r3, #0]
 8012e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 8012e3c:	4a6c      	ldr	r2, [pc, #432]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012e3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012e40:	00db      	lsls	r3, r3, #3
 8012e42:	4413      	add	r3, r2
 8012e44:	685b      	ldr	r3, [r3, #4]
 8012e46:	43da      	mvns	r2, r3
 8012e48:	4b6a      	ldr	r3, [pc, #424]	@ (8012ff4 <UTIL_SEQ_Run+0x248>)
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	4313      	orrs	r3, r2
 8012e4e:	4a69      	ldr	r2, [pc, #420]	@ (8012ff4 <UTIL_SEQ_Run+0x248>)
 8012e50:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 8012e52:	4b68      	ldr	r3, [pc, #416]	@ (8012ff4 <UTIL_SEQ_Run+0x248>)
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	43db      	mvns	r3, r3
 8012e58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012e5a:	4013      	ands	r3, r2
 8012e5c:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 8012e5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012e60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012e62:	4013      	ands	r3, r2
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d003      	beq.n	8012e70 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 8012e68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e6c:	4013      	ands	r3, r2
 8012e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 8012e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d102      	bne.n	8012e7c <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 8012e76:	4b5f      	ldr	r3, [pc, #380]	@ (8012ff4 <UTIL_SEQ_Run+0x248>)
 8012e78:	2200      	movs	r2, #0
 8012e7a:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8012e7c:	4a5c      	ldr	r2, [pc, #368]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012e7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012e80:	00db      	lsls	r3, r3, #3
 8012e82:	4413      	add	r3, r2
 8012e84:	685a      	ldr	r2, [r3, #4]
 8012e86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012e88:	4013      	ands	r3, r2
 8012e8a:	4618      	mov	r0, r3
 8012e8c:	f000 f9f5 	bl	801327a <SEQ_BitPosition>
 8012e90:	4603      	mov	r3, r0
 8012e92:	461a      	mov	r2, r3
 8012e94:	4b58      	ldr	r3, [pc, #352]	@ (8012ff8 <UTIL_SEQ_Run+0x24c>)
 8012e96:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012e98:	f3ef 8310 	mrs	r3, PRIMASK
 8012e9c:	61fb      	str	r3, [r7, #28]
  return(result);
 8012e9e:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8012ea2:	b672      	cpsid	i
}
 8012ea4:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 8012ea6:	4b54      	ldr	r3, [pc, #336]	@ (8012ff8 <UTIL_SEQ_Run+0x24c>)
 8012ea8:	681b      	ldr	r3, [r3, #0]
 8012eaa:	2201      	movs	r2, #1
 8012eac:	fa02 f303 	lsl.w	r3, r2, r3
 8012eb0:	43da      	mvns	r2, r3
 8012eb2:	4b4b      	ldr	r3, [pc, #300]	@ (8012fe0 <UTIL_SEQ_Run+0x234>)
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	4013      	ands	r3, r2
 8012eb8:	4a49      	ldr	r2, [pc, #292]	@ (8012fe0 <UTIL_SEQ_Run+0x234>)
 8012eba:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8012ebc:	2302      	movs	r3, #2
 8012ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012ec0:	e013      	b.n	8012eea <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 8012ec2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012ec4:	3b01      	subs	r3, #1
 8012ec6:	4a4a      	ldr	r2, [pc, #296]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012ec8:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8012ecc:	4b4a      	ldr	r3, [pc, #296]	@ (8012ff8 <UTIL_SEQ_Run+0x24c>)
 8012ece:	681b      	ldr	r3, [r3, #0]
 8012ed0:	2201      	movs	r2, #1
 8012ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8012ed6:	43da      	mvns	r2, r3
 8012ed8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012eda:	3b01      	subs	r3, #1
 8012edc:	400a      	ands	r2, r1
 8012ede:	4944      	ldr	r1, [pc, #272]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012ee0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8012ee4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012ee6:	3b01      	subs	r3, #1
 8012ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012eea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d1e8      	bne.n	8012ec2 <UTIL_SEQ_Run+0x116>
 8012ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ef2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012ef4:	69bb      	ldr	r3, [r7, #24]
 8012ef6:	f383 8810 	msr	PRIMASK, r3
}
 8012efa:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 8012efc:	4b3e      	ldr	r3, [pc, #248]	@ (8012ff8 <UTIL_SEQ_Run+0x24c>)
 8012efe:	681b      	ldr	r3, [r3, #0]
 8012f00:	4618      	mov	r0, r3
 8012f02:	f000 f99b 	bl	801323c <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 8012f06:	4b3c      	ldr	r3, [pc, #240]	@ (8012ff8 <UTIL_SEQ_Run+0x24c>)
 8012f08:	681b      	ldr	r3, [r3, #0]
 8012f0a:	2b1f      	cmp	r3, #31
 8012f0c:	d878      	bhi.n	8013000 <UTIL_SEQ_Run+0x254>
 8012f0e:	4b3a      	ldr	r3, [pc, #232]	@ (8012ff8 <UTIL_SEQ_Run+0x24c>)
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	4a3a      	ldr	r2, [pc, #232]	@ (8012ffc <UTIL_SEQ_Run+0x250>)
 8012f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	d071      	beq.n	8013000 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8012f1c:	2300      	movs	r3, #0
 8012f1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012f20:	e01e      	b.n	8012f60 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 8012f22:	4a33      	ldr	r2, [pc, #204]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f26:	00db      	lsls	r3, r3, #3
 8012f28:	4413      	add	r3, r2
 8012f2a:	685a      	ldr	r2, [r3, #4]
 8012f2c:	4b32      	ldr	r3, [pc, #200]	@ (8012ff8 <UTIL_SEQ_Run+0x24c>)
 8012f2e:	681b      	ldr	r3, [r3, #0]
 8012f30:	2101      	movs	r1, #1
 8012f32:	fa01 f303 	lsl.w	r3, r1, r3
 8012f36:	43db      	mvns	r3, r3
 8012f38:	401a      	ands	r2, r3
 8012f3a:	492d      	ldr	r1, [pc, #180]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f3e:	00db      	lsls	r3, r3, #3
 8012f40:	440b      	add	r3, r1
 8012f42:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 8012f44:	4a2a      	ldr	r2, [pc, #168]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f48:	00db      	lsls	r3, r3, #3
 8012f4a:	4413      	add	r3, r2
 8012f4c:	685a      	ldr	r2, [r3, #4]
 8012f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f50:	009b      	lsls	r3, r3, #2
 8012f52:	3350      	adds	r3, #80	@ 0x50
 8012f54:	443b      	add	r3, r7
 8012f56:	f843 2c48 	str.w	r2, [r3, #-72]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8012f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f5c:	3301      	adds	r3, #1
 8012f5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8012f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f62:	2b01      	cmp	r3, #1
 8012f64:	d9dd      	bls.n	8012f22 <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 8012f66:	4b24      	ldr	r3, [pc, #144]	@ (8012ff8 <UTIL_SEQ_Run+0x24c>)
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	4a24      	ldr	r2, [pc, #144]	@ (8012ffc <UTIL_SEQ_Run+0x250>)
 8012f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012f70:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8012f72:	2300      	movs	r3, #0
 8012f74:	633b      	str	r3, [r7, #48]	@ 0x30
 8012f76:	e013      	b.n	8012fa0 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 8012f78:	4a1d      	ldr	r2, [pc, #116]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f7c:	00db      	lsls	r3, r3, #3
 8012f7e:	4413      	add	r3, r2
 8012f80:	685a      	ldr	r2, [r3, #4]
 8012f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f84:	009b      	lsls	r3, r3, #2
 8012f86:	3350      	adds	r3, #80	@ 0x50
 8012f88:	443b      	add	r3, r7
 8012f8a:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8012f8e:	401a      	ands	r2, r3
 8012f90:	4917      	ldr	r1, [pc, #92]	@ (8012ff0 <UTIL_SEQ_Run+0x244>)
 8012f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f94:	00db      	lsls	r3, r3, #3
 8012f96:	440b      	add	r3, r1
 8012f98:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8012f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f9c:	3301      	adds	r3, #1
 8012f9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8012fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fa2:	2b01      	cmp	r3, #1
 8012fa4:	d9e8      	bls.n	8012f78 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 8012fa6:	4b14      	ldr	r3, [pc, #80]	@ (8012ff8 <UTIL_SEQ_Run+0x24c>)
 8012fa8:	681b      	ldr	r3, [r3, #0]
 8012faa:	4618      	mov	r0, r3
 8012fac:	f000 f950 	bl	8013250 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 8012fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8012fe0 <UTIL_SEQ_Run+0x234>)
 8012fb2:	681b      	ldr	r3, [r3, #0]
 8012fb4:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 8012fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8012fe4 <UTIL_SEQ_Run+0x238>)
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 8012fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8012fe8 <UTIL_SEQ_Run+0x23c>)
 8012fbe:	681b      	ldr	r3, [r3, #0]
 8012fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 8012fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8012fec <UTIL_SEQ_Run+0x240>)
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 8012fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8012ff8 <UTIL_SEQ_Run+0x24c>)
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	2201      	movs	r2, #1
 8012fce:	409a      	lsls	r2, r3
 8012fd0:	4b08      	ldr	r3, [pc, #32]	@ (8012ff4 <UTIL_SEQ_Run+0x248>)
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	4313      	orrs	r3, r2
 8012fd6:	4a07      	ldr	r2, [pc, #28]	@ (8012ff4 <UTIL_SEQ_Run+0x248>)
 8012fd8:	6013      	str	r3, [r2, #0]
 8012fda:	e014      	b.n	8013006 <UTIL_SEQ_Run+0x25a>
 8012fdc:	2000002c 	.word	0x2000002c
 8012fe0:	20001614 	.word	0x20001614
 8012fe4:	20001618 	.word	0x20001618
 8012fe8:	20000028 	.word	0x20000028
 8012fec:	2000161c 	.word	0x2000161c
 8012ff0:	200016a4 	.word	0x200016a4
 8012ff4:	200016b4 	.word	0x200016b4
 8012ff8:	20001620 	.word	0x20001620
 8012ffc:	20001624 	.word	0x20001624
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 8013000:	2000      	movs	r0, #0
 8013002:	f000 f92f 	bl	8013264 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8013006:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013008:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801300a:	401a      	ands	r2, r3
 801300c:	4b22      	ldr	r3, [pc, #136]	@ (8013098 <UTIL_SEQ_Run+0x2ec>)
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	4013      	ands	r3, r2
 8013012:	2b00      	cmp	r3, #0
 8013014:	d005      	beq.n	8013022 <UTIL_SEQ_Run+0x276>
 8013016:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801301a:	4013      	ands	r3, r2
 801301c:	2b00      	cmp	r3, #0
 801301e:	f43f aedf 	beq.w	8012de0 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8013022:	4b1e      	ldr	r3, [pc, #120]	@ (801309c <UTIL_SEQ_Run+0x2f0>)
 8013024:	f04f 32ff 	mov.w	r2, #4294967295
 8013028:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 801302a:	4b1d      	ldr	r3, [pc, #116]	@ (80130a0 <UTIL_SEQ_Run+0x2f4>)
 801302c:	681a      	ldr	r2, [r3, #0]
 801302e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013030:	4013      	ands	r3, r2
 8013032:	2b00      	cmp	r3, #0
 8013034:	d129      	bne.n	801308a <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 8013036:	f000 f8f3 	bl	8013220 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801303a:	f3ef 8310 	mrs	r3, PRIMASK
 801303e:	617b      	str	r3, [r7, #20]
  return(result);
 8013040:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8013042:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8013044:	b672      	cpsid	i
}
 8013046:	bf00      	nop
        local_taskset = TaskSet;
 8013048:	4b16      	ldr	r3, [pc, #88]	@ (80130a4 <UTIL_SEQ_Run+0x2f8>)
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 801304e:	4b16      	ldr	r3, [pc, #88]	@ (80130a8 <UTIL_SEQ_Run+0x2fc>)
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 8013054:	4b15      	ldr	r3, [pc, #84]	@ (80130ac <UTIL_SEQ_Run+0x300>)
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801305a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801305c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801305e:	401a      	ands	r2, r3
 8013060:	4b0d      	ldr	r3, [pc, #52]	@ (8013098 <UTIL_SEQ_Run+0x2ec>)
 8013062:	681b      	ldr	r3, [r3, #0]
 8013064:	4013      	ands	r3, r2
 8013066:	2b00      	cmp	r3, #0
 8013068:	d107      	bne.n	801307a <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 801306a:	4b0d      	ldr	r3, [pc, #52]	@ (80130a0 <UTIL_SEQ_Run+0x2f4>)
 801306c:	681a      	ldr	r2, [r3, #0]
 801306e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013070:	4013      	ands	r3, r2
 8013072:	2b00      	cmp	r3, #0
 8013074:	d101      	bne.n	801307a <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 8013076:	f7f3 ffe7 	bl	8007048 <UTIL_SEQ_Idle>
 801307a:	6a3b      	ldr	r3, [r7, #32]
 801307c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801307e:	693b      	ldr	r3, [r7, #16]
 8013080:	f383 8810 	msr	PRIMASK, r3
}
 8013084:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 8013086:	f000 f8d2 	bl	801322e <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 801308a:	4a03      	ldr	r2, [pc, #12]	@ (8013098 <UTIL_SEQ_Run+0x2ec>)
 801308c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801308e:	6013      	str	r3, [r2, #0]

    return;
 8013090:	bf00      	nop
}
 8013092:	3750      	adds	r7, #80	@ 0x50
 8013094:	46bd      	mov	sp, r7
 8013096:	bd80      	pop	{r7, pc}
 8013098:	2000002c 	.word	0x2000002c
 801309c:	20001620 	.word	0x20001620
 80130a0:	2000161c 	.word	0x2000161c
 80130a4:	20001614 	.word	0x20001614
 80130a8:	20001618 	.word	0x20001618
 80130ac:	20000028 	.word	0x20000028

080130b0 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 80130b0:	b580      	push	{r7, lr}
 80130b2:	b088      	sub	sp, #32
 80130b4:	af00      	add	r7, sp, #0
 80130b6:	60f8      	str	r0, [r7, #12]
 80130b8:	60b9      	str	r1, [r7, #8]
 80130ba:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80130bc:	f3ef 8310 	mrs	r3, PRIMASK
 80130c0:	617b      	str	r3, [r7, #20]
  return(result);
 80130c2:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 80130c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80130c6:	b672      	cpsid	i
}
 80130c8:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 80130ca:	68f8      	ldr	r0, [r7, #12]
 80130cc:	f000 f8d5 	bl	801327a <SEQ_BitPosition>
 80130d0:	4603      	mov	r3, r0
 80130d2:	4619      	mov	r1, r3
 80130d4:	4a06      	ldr	r2, [pc, #24]	@ (80130f0 <UTIL_SEQ_RegTask+0x40>)
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80130dc:	69fb      	ldr	r3, [r7, #28]
 80130de:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80130e0:	69bb      	ldr	r3, [r7, #24]
 80130e2:	f383 8810 	msr	PRIMASK, r3
}
 80130e6:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 80130e8:	bf00      	nop
}
 80130ea:	3720      	adds	r7, #32
 80130ec:	46bd      	mov	sp, r7
 80130ee:	bd80      	pop	{r7, pc}
 80130f0:	20001624 	.word	0x20001624

080130f4 <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 80130f4:	b480      	push	{r7}
 80130f6:	b087      	sub	sp, #28
 80130f8:	af00      	add	r7, sp, #0
 80130fa:	6078      	str	r0, [r7, #4]
 80130fc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80130fe:	f3ef 8310 	mrs	r3, PRIMASK
 8013102:	60fb      	str	r3, [r7, #12]
  return(result);
 8013104:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8013106:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8013108:	b672      	cpsid	i
}
 801310a:	bf00      	nop

    TaskSet |= TaskId_bm;
 801310c:	4b0d      	ldr	r3, [pc, #52]	@ (8013144 <UTIL_SEQ_SetTask+0x50>)
 801310e:	681a      	ldr	r2, [r3, #0]
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	4313      	orrs	r3, r2
 8013114:	4a0b      	ldr	r2, [pc, #44]	@ (8013144 <UTIL_SEQ_SetTask+0x50>)
 8013116:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 8013118:	4a0b      	ldr	r2, [pc, #44]	@ (8013148 <UTIL_SEQ_SetTask+0x54>)
 801311a:	683b      	ldr	r3, [r7, #0]
 801311c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	431a      	orrs	r2, r3
 8013124:	4908      	ldr	r1, [pc, #32]	@ (8013148 <UTIL_SEQ_SetTask+0x54>)
 8013126:	683b      	ldr	r3, [r7, #0]
 8013128:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801312c:	697b      	ldr	r3, [r7, #20]
 801312e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013130:	693b      	ldr	r3, [r7, #16]
 8013132:	f383 8810 	msr	PRIMASK, r3
}
 8013136:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8013138:	bf00      	nop
}
 801313a:	371c      	adds	r7, #28
 801313c:	46bd      	mov	sp, r7
 801313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013142:	4770      	bx	lr
 8013144:	20001614 	.word	0x20001614
 8013148:	200016a4 	.word	0x200016a4

0801314c <UTIL_SEQ_SetEvt>:

    return;
}

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 801314c:	b480      	push	{r7}
 801314e:	b087      	sub	sp, #28
 8013150:	af00      	add	r7, sp, #0
 8013152:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013154:	f3ef 8310 	mrs	r3, PRIMASK
 8013158:	60fb      	str	r3, [r7, #12]
  return(result);
 801315a:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801315c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801315e:	b672      	cpsid	i
}
 8013160:	bf00      	nop

    EvtSet |= EvtId_bm;
 8013162:	4b09      	ldr	r3, [pc, #36]	@ (8013188 <UTIL_SEQ_SetEvt+0x3c>)
 8013164:	681a      	ldr	r2, [r3, #0]
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	4313      	orrs	r3, r2
 801316a:	4a07      	ldr	r2, [pc, #28]	@ (8013188 <UTIL_SEQ_SetEvt+0x3c>)
 801316c:	6013      	str	r3, [r2, #0]
 801316e:	697b      	ldr	r3, [r7, #20]
 8013170:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013172:	693b      	ldr	r3, [r7, #16]
 8013174:	f383 8810 	msr	PRIMASK, r3
}
 8013178:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 801317a:	bf00      	nop
}
 801317c:	371c      	adds	r7, #28
 801317e:	46bd      	mov	sp, r7
 8013180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013184:	4770      	bx	lr
 8013186:	bf00      	nop
 8013188:	20001618 	.word	0x20001618

0801318c <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 801318c:	b580      	push	{r7, lr}
 801318e:	b088      	sub	sp, #32
 8013190:	af00      	add	r7, sp, #0
 8013192:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 8013194:	4b1f      	ldr	r3, [pc, #124]	@ (8013214 <UTIL_SEQ_WaitEvt+0x88>)
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 801319a:	4b1e      	ldr	r3, [pc, #120]	@ (8013214 <UTIL_SEQ_WaitEvt+0x88>)
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80131a2:	d102      	bne.n	80131aa <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 80131a4:	2300      	movs	r3, #0
 80131a6:	61fb      	str	r3, [r7, #28]
 80131a8:	e005      	b.n	80131b6 <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 80131aa:	4b1a      	ldr	r3, [pc, #104]	@ (8013214 <UTIL_SEQ_WaitEvt+0x88>)
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	2201      	movs	r2, #1
 80131b0:	fa02 f303 	lsl.w	r3, r2, r3
 80131b4:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 80131b6:	4b18      	ldr	r3, [pc, #96]	@ (8013218 <UTIL_SEQ_WaitEvt+0x8c>)
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 80131bc:	4a16      	ldr	r2, [pc, #88]	@ (8013218 <UTIL_SEQ_WaitEvt+0x8c>)
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 80131c2:	e003      	b.n	80131cc <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80131c4:	6879      	ldr	r1, [r7, #4]
 80131c6:	69f8      	ldr	r0, [r7, #28]
 80131c8:	f7f3 ff46 	bl	8007058 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 80131cc:	4b13      	ldr	r3, [pc, #76]	@ (801321c <UTIL_SEQ_WaitEvt+0x90>)
 80131ce:	681a      	ldr	r2, [r3, #0]
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	4013      	ands	r3, r2
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d0f5      	beq.n	80131c4 <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 80131d8:	4a0e      	ldr	r2, [pc, #56]	@ (8013214 <UTIL_SEQ_WaitEvt+0x88>)
 80131da:	69bb      	ldr	r3, [r7, #24]
 80131dc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80131de:	f3ef 8310 	mrs	r3, PRIMASK
 80131e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80131e4:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80131e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80131e8:	b672      	cpsid	i
}
 80131ea:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	43da      	mvns	r2, r3
 80131f0:	4b0a      	ldr	r3, [pc, #40]	@ (801321c <UTIL_SEQ_WaitEvt+0x90>)
 80131f2:	681b      	ldr	r3, [r3, #0]
 80131f4:	4013      	ands	r3, r2
 80131f6:	4a09      	ldr	r2, [pc, #36]	@ (801321c <UTIL_SEQ_WaitEvt+0x90>)
 80131f8:	6013      	str	r3, [r2, #0]
 80131fa:	693b      	ldr	r3, [r7, #16]
 80131fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80131fe:	68fb      	ldr	r3, [r7, #12]
 8013200:	f383 8810 	msr	PRIMASK, r3
}
 8013204:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 8013206:	4a04      	ldr	r2, [pc, #16]	@ (8013218 <UTIL_SEQ_WaitEvt+0x8c>)
 8013208:	697b      	ldr	r3, [r7, #20]
 801320a:	6013      	str	r3, [r2, #0]
    return;
 801320c:	bf00      	nop
}
 801320e:	3720      	adds	r7, #32
 8013210:	46bd      	mov	sp, r7
 8013212:	bd80      	pop	{r7, pc}
 8013214:	20001620 	.word	0x20001620
 8013218:	2000161c 	.word	0x2000161c
 801321c:	20001618 	.word	0x20001618

08013220 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8013220:	b480      	push	{r7}
 8013222:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8013224:	bf00      	nop
}
 8013226:	46bd      	mov	sp, r7
 8013228:	f85d 7b04 	ldr.w	r7, [sp], #4
 801322c:	4770      	bx	lr

0801322e <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801322e:	b480      	push	{r7}
 8013230:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8013232:	bf00      	nop
}
 8013234:	46bd      	mov	sp, r7
 8013236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801323a:	4770      	bx	lr

0801323c <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 801323c:	b480      	push	{r7}
 801323e:	b083      	sub	sp, #12
 8013240:	af00      	add	r7, sp, #0
 8013242:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8013244:	bf00      	nop
}
 8013246:	370c      	adds	r7, #12
 8013248:	46bd      	mov	sp, r7
 801324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801324e:	4770      	bx	lr

08013250 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 8013250:	b480      	push	{r7}
 8013252:	b083      	sub	sp, #12
 8013254:	af00      	add	r7, sp, #0
 8013256:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8013258:	bf00      	nop
}
 801325a:	370c      	adds	r7, #12
 801325c:	46bd      	mov	sp, r7
 801325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013262:	4770      	bx	lr

08013264 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 8013264:	b480      	push	{r7}
 8013266:	b083      	sub	sp, #12
 8013268:	af00      	add	r7, sp, #0
 801326a:	4603      	mov	r3, r0
 801326c:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 801326e:	bf00      	nop
}
 8013270:	370c      	adds	r7, #12
 8013272:	46bd      	mov	sp, r7
 8013274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013278:	4770      	bx	lr

0801327a <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801327a:	b480      	push	{r7}
 801327c:	b085      	sub	sp, #20
 801327e:	af00      	add	r7, sp, #0
 8013280:	6078      	str	r0, [r7, #4]
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	2b00      	cmp	r3, #0
 801328a:	d101      	bne.n	8013290 <SEQ_BitPosition+0x16>
    return 32U;
 801328c:	2320      	movs	r3, #32
 801328e:	e003      	b.n	8013298 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 8013290:	68fb      	ldr	r3, [r7, #12]
 8013292:	fab3 f383 	clz	r3, r3
 8013296:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 8013298:	f1c3 031f 	rsb	r3, r3, #31
 801329c:	b2db      	uxtb	r3, r3
}
 801329e:	4618      	mov	r0, r3
 80132a0:	3714      	adds	r7, #20
 80132a2:	46bd      	mov	sp, r7
 80132a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132a8:	4770      	bx	lr
	...

080132ac <__assert_func>:
 80132ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80132ae:	4614      	mov	r4, r2
 80132b0:	461a      	mov	r2, r3
 80132b2:	4b09      	ldr	r3, [pc, #36]	@ (80132d8 <__assert_func+0x2c>)
 80132b4:	681b      	ldr	r3, [r3, #0]
 80132b6:	4605      	mov	r5, r0
 80132b8:	68d8      	ldr	r0, [r3, #12]
 80132ba:	b14c      	cbz	r4, 80132d0 <__assert_func+0x24>
 80132bc:	4b07      	ldr	r3, [pc, #28]	@ (80132dc <__assert_func+0x30>)
 80132be:	9100      	str	r1, [sp, #0]
 80132c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80132c4:	4906      	ldr	r1, [pc, #24]	@ (80132e0 <__assert_func+0x34>)
 80132c6:	462b      	mov	r3, r5
 80132c8:	f000 f970 	bl	80135ac <fiprintf>
 80132cc:	f000 fb31 	bl	8013932 <abort>
 80132d0:	4b04      	ldr	r3, [pc, #16]	@ (80132e4 <__assert_func+0x38>)
 80132d2:	461c      	mov	r4, r3
 80132d4:	e7f3      	b.n	80132be <__assert_func+0x12>
 80132d6:	bf00      	nop
 80132d8:	2000003c 	.word	0x2000003c
 80132dc:	08014f87 	.word	0x08014f87
 80132e0:	08014f94 	.word	0x08014f94
 80132e4:	08014fc2 	.word	0x08014fc2

080132e8 <malloc>:
 80132e8:	4b02      	ldr	r3, [pc, #8]	@ (80132f4 <malloc+0xc>)
 80132ea:	4601      	mov	r1, r0
 80132ec:	6818      	ldr	r0, [r3, #0]
 80132ee:	f000 b82d 	b.w	801334c <_malloc_r>
 80132f2:	bf00      	nop
 80132f4:	2000003c 	.word	0x2000003c

080132f8 <free>:
 80132f8:	4b02      	ldr	r3, [pc, #8]	@ (8013304 <free+0xc>)
 80132fa:	4601      	mov	r1, r0
 80132fc:	6818      	ldr	r0, [r3, #0]
 80132fe:	f000 bb1f 	b.w	8013940 <_free_r>
 8013302:	bf00      	nop
 8013304:	2000003c 	.word	0x2000003c

08013308 <sbrk_aligned>:
 8013308:	b570      	push	{r4, r5, r6, lr}
 801330a:	4e0f      	ldr	r6, [pc, #60]	@ (8013348 <sbrk_aligned+0x40>)
 801330c:	460c      	mov	r4, r1
 801330e:	6831      	ldr	r1, [r6, #0]
 8013310:	4605      	mov	r5, r0
 8013312:	b911      	cbnz	r1, 801331a <sbrk_aligned+0x12>
 8013314:	f000 faae 	bl	8013874 <_sbrk_r>
 8013318:	6030      	str	r0, [r6, #0]
 801331a:	4621      	mov	r1, r4
 801331c:	4628      	mov	r0, r5
 801331e:	f000 faa9 	bl	8013874 <_sbrk_r>
 8013322:	1c43      	adds	r3, r0, #1
 8013324:	d103      	bne.n	801332e <sbrk_aligned+0x26>
 8013326:	f04f 34ff 	mov.w	r4, #4294967295
 801332a:	4620      	mov	r0, r4
 801332c:	bd70      	pop	{r4, r5, r6, pc}
 801332e:	1cc4      	adds	r4, r0, #3
 8013330:	f024 0403 	bic.w	r4, r4, #3
 8013334:	42a0      	cmp	r0, r4
 8013336:	d0f8      	beq.n	801332a <sbrk_aligned+0x22>
 8013338:	1a21      	subs	r1, r4, r0
 801333a:	4628      	mov	r0, r5
 801333c:	f000 fa9a 	bl	8013874 <_sbrk_r>
 8013340:	3001      	adds	r0, #1
 8013342:	d1f2      	bne.n	801332a <sbrk_aligned+0x22>
 8013344:	e7ef      	b.n	8013326 <sbrk_aligned+0x1e>
 8013346:	bf00      	nop
 8013348:	200016b8 	.word	0x200016b8

0801334c <_malloc_r>:
 801334c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013350:	1ccd      	adds	r5, r1, #3
 8013352:	f025 0503 	bic.w	r5, r5, #3
 8013356:	3508      	adds	r5, #8
 8013358:	2d0c      	cmp	r5, #12
 801335a:	bf38      	it	cc
 801335c:	250c      	movcc	r5, #12
 801335e:	2d00      	cmp	r5, #0
 8013360:	4606      	mov	r6, r0
 8013362:	db01      	blt.n	8013368 <_malloc_r+0x1c>
 8013364:	42a9      	cmp	r1, r5
 8013366:	d904      	bls.n	8013372 <_malloc_r+0x26>
 8013368:	230c      	movs	r3, #12
 801336a:	6033      	str	r3, [r6, #0]
 801336c:	2000      	movs	r0, #0
 801336e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013372:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013448 <_malloc_r+0xfc>
 8013376:	f000 f869 	bl	801344c <__malloc_lock>
 801337a:	f8d8 3000 	ldr.w	r3, [r8]
 801337e:	461c      	mov	r4, r3
 8013380:	bb44      	cbnz	r4, 80133d4 <_malloc_r+0x88>
 8013382:	4629      	mov	r1, r5
 8013384:	4630      	mov	r0, r6
 8013386:	f7ff ffbf 	bl	8013308 <sbrk_aligned>
 801338a:	1c43      	adds	r3, r0, #1
 801338c:	4604      	mov	r4, r0
 801338e:	d158      	bne.n	8013442 <_malloc_r+0xf6>
 8013390:	f8d8 4000 	ldr.w	r4, [r8]
 8013394:	4627      	mov	r7, r4
 8013396:	2f00      	cmp	r7, #0
 8013398:	d143      	bne.n	8013422 <_malloc_r+0xd6>
 801339a:	2c00      	cmp	r4, #0
 801339c:	d04b      	beq.n	8013436 <_malloc_r+0xea>
 801339e:	6823      	ldr	r3, [r4, #0]
 80133a0:	4639      	mov	r1, r7
 80133a2:	4630      	mov	r0, r6
 80133a4:	eb04 0903 	add.w	r9, r4, r3
 80133a8:	f000 fa64 	bl	8013874 <_sbrk_r>
 80133ac:	4581      	cmp	r9, r0
 80133ae:	d142      	bne.n	8013436 <_malloc_r+0xea>
 80133b0:	6821      	ldr	r1, [r4, #0]
 80133b2:	1a6d      	subs	r5, r5, r1
 80133b4:	4629      	mov	r1, r5
 80133b6:	4630      	mov	r0, r6
 80133b8:	f7ff ffa6 	bl	8013308 <sbrk_aligned>
 80133bc:	3001      	adds	r0, #1
 80133be:	d03a      	beq.n	8013436 <_malloc_r+0xea>
 80133c0:	6823      	ldr	r3, [r4, #0]
 80133c2:	442b      	add	r3, r5
 80133c4:	6023      	str	r3, [r4, #0]
 80133c6:	f8d8 3000 	ldr.w	r3, [r8]
 80133ca:	685a      	ldr	r2, [r3, #4]
 80133cc:	bb62      	cbnz	r2, 8013428 <_malloc_r+0xdc>
 80133ce:	f8c8 7000 	str.w	r7, [r8]
 80133d2:	e00f      	b.n	80133f4 <_malloc_r+0xa8>
 80133d4:	6822      	ldr	r2, [r4, #0]
 80133d6:	1b52      	subs	r2, r2, r5
 80133d8:	d420      	bmi.n	801341c <_malloc_r+0xd0>
 80133da:	2a0b      	cmp	r2, #11
 80133dc:	d917      	bls.n	801340e <_malloc_r+0xc2>
 80133de:	1961      	adds	r1, r4, r5
 80133e0:	42a3      	cmp	r3, r4
 80133e2:	6025      	str	r5, [r4, #0]
 80133e4:	bf18      	it	ne
 80133e6:	6059      	strne	r1, [r3, #4]
 80133e8:	6863      	ldr	r3, [r4, #4]
 80133ea:	bf08      	it	eq
 80133ec:	f8c8 1000 	streq.w	r1, [r8]
 80133f0:	5162      	str	r2, [r4, r5]
 80133f2:	604b      	str	r3, [r1, #4]
 80133f4:	4630      	mov	r0, r6
 80133f6:	f000 f82f 	bl	8013458 <__malloc_unlock>
 80133fa:	f104 000b 	add.w	r0, r4, #11
 80133fe:	1d23      	adds	r3, r4, #4
 8013400:	f020 0007 	bic.w	r0, r0, #7
 8013404:	1ac2      	subs	r2, r0, r3
 8013406:	bf1c      	itt	ne
 8013408:	1a1b      	subne	r3, r3, r0
 801340a:	50a3      	strne	r3, [r4, r2]
 801340c:	e7af      	b.n	801336e <_malloc_r+0x22>
 801340e:	6862      	ldr	r2, [r4, #4]
 8013410:	42a3      	cmp	r3, r4
 8013412:	bf0c      	ite	eq
 8013414:	f8c8 2000 	streq.w	r2, [r8]
 8013418:	605a      	strne	r2, [r3, #4]
 801341a:	e7eb      	b.n	80133f4 <_malloc_r+0xa8>
 801341c:	4623      	mov	r3, r4
 801341e:	6864      	ldr	r4, [r4, #4]
 8013420:	e7ae      	b.n	8013380 <_malloc_r+0x34>
 8013422:	463c      	mov	r4, r7
 8013424:	687f      	ldr	r7, [r7, #4]
 8013426:	e7b6      	b.n	8013396 <_malloc_r+0x4a>
 8013428:	461a      	mov	r2, r3
 801342a:	685b      	ldr	r3, [r3, #4]
 801342c:	42a3      	cmp	r3, r4
 801342e:	d1fb      	bne.n	8013428 <_malloc_r+0xdc>
 8013430:	2300      	movs	r3, #0
 8013432:	6053      	str	r3, [r2, #4]
 8013434:	e7de      	b.n	80133f4 <_malloc_r+0xa8>
 8013436:	230c      	movs	r3, #12
 8013438:	6033      	str	r3, [r6, #0]
 801343a:	4630      	mov	r0, r6
 801343c:	f000 f80c 	bl	8013458 <__malloc_unlock>
 8013440:	e794      	b.n	801336c <_malloc_r+0x20>
 8013442:	6005      	str	r5, [r0, #0]
 8013444:	e7d6      	b.n	80133f4 <_malloc_r+0xa8>
 8013446:	bf00      	nop
 8013448:	200016bc 	.word	0x200016bc

0801344c <__malloc_lock>:
 801344c:	4801      	ldr	r0, [pc, #4]	@ (8013454 <__malloc_lock+0x8>)
 801344e:	f000 ba5e 	b.w	801390e <__retarget_lock_acquire_recursive>
 8013452:	bf00      	nop
 8013454:	20001800 	.word	0x20001800

08013458 <__malloc_unlock>:
 8013458:	4801      	ldr	r0, [pc, #4]	@ (8013460 <__malloc_unlock+0x8>)
 801345a:	f000 ba59 	b.w	8013910 <__retarget_lock_release_recursive>
 801345e:	bf00      	nop
 8013460:	20001800 	.word	0x20001800

08013464 <std>:
 8013464:	2300      	movs	r3, #0
 8013466:	b510      	push	{r4, lr}
 8013468:	4604      	mov	r4, r0
 801346a:	e9c0 3300 	strd	r3, r3, [r0]
 801346e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013472:	6083      	str	r3, [r0, #8]
 8013474:	8181      	strh	r1, [r0, #12]
 8013476:	6643      	str	r3, [r0, #100]	@ 0x64
 8013478:	81c2      	strh	r2, [r0, #14]
 801347a:	6183      	str	r3, [r0, #24]
 801347c:	4619      	mov	r1, r3
 801347e:	2208      	movs	r2, #8
 8013480:	305c      	adds	r0, #92	@ 0x5c
 8013482:	f000 f9ad 	bl	80137e0 <memset>
 8013486:	4b0d      	ldr	r3, [pc, #52]	@ (80134bc <std+0x58>)
 8013488:	6263      	str	r3, [r4, #36]	@ 0x24
 801348a:	4b0d      	ldr	r3, [pc, #52]	@ (80134c0 <std+0x5c>)
 801348c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801348e:	4b0d      	ldr	r3, [pc, #52]	@ (80134c4 <std+0x60>)
 8013490:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013492:	4b0d      	ldr	r3, [pc, #52]	@ (80134c8 <std+0x64>)
 8013494:	6323      	str	r3, [r4, #48]	@ 0x30
 8013496:	4b0d      	ldr	r3, [pc, #52]	@ (80134cc <std+0x68>)
 8013498:	6224      	str	r4, [r4, #32]
 801349a:	429c      	cmp	r4, r3
 801349c:	d006      	beq.n	80134ac <std+0x48>
 801349e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80134a2:	4294      	cmp	r4, r2
 80134a4:	d002      	beq.n	80134ac <std+0x48>
 80134a6:	33d0      	adds	r3, #208	@ 0xd0
 80134a8:	429c      	cmp	r4, r3
 80134aa:	d105      	bne.n	80134b8 <std+0x54>
 80134ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80134b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80134b4:	f000 ba2a 	b.w	801390c <__retarget_lock_init_recursive>
 80134b8:	bd10      	pop	{r4, pc}
 80134ba:	bf00      	nop
 80134bc:	080136e1 	.word	0x080136e1
 80134c0:	08013703 	.word	0x08013703
 80134c4:	0801373b 	.word	0x0801373b
 80134c8:	0801375f 	.word	0x0801375f
 80134cc:	200016c0 	.word	0x200016c0

080134d0 <stdio_exit_handler>:
 80134d0:	4a02      	ldr	r2, [pc, #8]	@ (80134dc <stdio_exit_handler+0xc>)
 80134d2:	4903      	ldr	r1, [pc, #12]	@ (80134e0 <stdio_exit_handler+0x10>)
 80134d4:	4803      	ldr	r0, [pc, #12]	@ (80134e4 <stdio_exit_handler+0x14>)
 80134d6:	f000 b87b 	b.w	80135d0 <_fwalk_sglue>
 80134da:	bf00      	nop
 80134dc:	20000030 	.word	0x20000030
 80134e0:	08014329 	.word	0x08014329
 80134e4:	20000040 	.word	0x20000040

080134e8 <cleanup_stdio>:
 80134e8:	6841      	ldr	r1, [r0, #4]
 80134ea:	4b0c      	ldr	r3, [pc, #48]	@ (801351c <cleanup_stdio+0x34>)
 80134ec:	4299      	cmp	r1, r3
 80134ee:	b510      	push	{r4, lr}
 80134f0:	4604      	mov	r4, r0
 80134f2:	d001      	beq.n	80134f8 <cleanup_stdio+0x10>
 80134f4:	f000 ff18 	bl	8014328 <_fflush_r>
 80134f8:	68a1      	ldr	r1, [r4, #8]
 80134fa:	4b09      	ldr	r3, [pc, #36]	@ (8013520 <cleanup_stdio+0x38>)
 80134fc:	4299      	cmp	r1, r3
 80134fe:	d002      	beq.n	8013506 <cleanup_stdio+0x1e>
 8013500:	4620      	mov	r0, r4
 8013502:	f000 ff11 	bl	8014328 <_fflush_r>
 8013506:	68e1      	ldr	r1, [r4, #12]
 8013508:	4b06      	ldr	r3, [pc, #24]	@ (8013524 <cleanup_stdio+0x3c>)
 801350a:	4299      	cmp	r1, r3
 801350c:	d004      	beq.n	8013518 <cleanup_stdio+0x30>
 801350e:	4620      	mov	r0, r4
 8013510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013514:	f000 bf08 	b.w	8014328 <_fflush_r>
 8013518:	bd10      	pop	{r4, pc}
 801351a:	bf00      	nop
 801351c:	200016c0 	.word	0x200016c0
 8013520:	20001728 	.word	0x20001728
 8013524:	20001790 	.word	0x20001790

08013528 <global_stdio_init.part.0>:
 8013528:	b510      	push	{r4, lr}
 801352a:	4b0b      	ldr	r3, [pc, #44]	@ (8013558 <global_stdio_init.part.0+0x30>)
 801352c:	4c0b      	ldr	r4, [pc, #44]	@ (801355c <global_stdio_init.part.0+0x34>)
 801352e:	4a0c      	ldr	r2, [pc, #48]	@ (8013560 <global_stdio_init.part.0+0x38>)
 8013530:	601a      	str	r2, [r3, #0]
 8013532:	4620      	mov	r0, r4
 8013534:	2200      	movs	r2, #0
 8013536:	2104      	movs	r1, #4
 8013538:	f7ff ff94 	bl	8013464 <std>
 801353c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013540:	2201      	movs	r2, #1
 8013542:	2109      	movs	r1, #9
 8013544:	f7ff ff8e 	bl	8013464 <std>
 8013548:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801354c:	2202      	movs	r2, #2
 801354e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013552:	2112      	movs	r1, #18
 8013554:	f7ff bf86 	b.w	8013464 <std>
 8013558:	200017f8 	.word	0x200017f8
 801355c:	200016c0 	.word	0x200016c0
 8013560:	080134d1 	.word	0x080134d1

08013564 <__sfp_lock_acquire>:
 8013564:	4801      	ldr	r0, [pc, #4]	@ (801356c <__sfp_lock_acquire+0x8>)
 8013566:	f000 b9d2 	b.w	801390e <__retarget_lock_acquire_recursive>
 801356a:	bf00      	nop
 801356c:	20001801 	.word	0x20001801

08013570 <__sfp_lock_release>:
 8013570:	4801      	ldr	r0, [pc, #4]	@ (8013578 <__sfp_lock_release+0x8>)
 8013572:	f000 b9cd 	b.w	8013910 <__retarget_lock_release_recursive>
 8013576:	bf00      	nop
 8013578:	20001801 	.word	0x20001801

0801357c <__sinit>:
 801357c:	b510      	push	{r4, lr}
 801357e:	4604      	mov	r4, r0
 8013580:	f7ff fff0 	bl	8013564 <__sfp_lock_acquire>
 8013584:	6a23      	ldr	r3, [r4, #32]
 8013586:	b11b      	cbz	r3, 8013590 <__sinit+0x14>
 8013588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801358c:	f7ff bff0 	b.w	8013570 <__sfp_lock_release>
 8013590:	4b04      	ldr	r3, [pc, #16]	@ (80135a4 <__sinit+0x28>)
 8013592:	6223      	str	r3, [r4, #32]
 8013594:	4b04      	ldr	r3, [pc, #16]	@ (80135a8 <__sinit+0x2c>)
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	2b00      	cmp	r3, #0
 801359a:	d1f5      	bne.n	8013588 <__sinit+0xc>
 801359c:	f7ff ffc4 	bl	8013528 <global_stdio_init.part.0>
 80135a0:	e7f2      	b.n	8013588 <__sinit+0xc>
 80135a2:	bf00      	nop
 80135a4:	080134e9 	.word	0x080134e9
 80135a8:	200017f8 	.word	0x200017f8

080135ac <fiprintf>:
 80135ac:	b40e      	push	{r1, r2, r3}
 80135ae:	b503      	push	{r0, r1, lr}
 80135b0:	4601      	mov	r1, r0
 80135b2:	ab03      	add	r3, sp, #12
 80135b4:	4805      	ldr	r0, [pc, #20]	@ (80135cc <fiprintf+0x20>)
 80135b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80135ba:	6800      	ldr	r0, [r0, #0]
 80135bc:	9301      	str	r3, [sp, #4]
 80135be:	f000 fb8b 	bl	8013cd8 <_vfiprintf_r>
 80135c2:	b002      	add	sp, #8
 80135c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80135c8:	b003      	add	sp, #12
 80135ca:	4770      	bx	lr
 80135cc:	2000003c 	.word	0x2000003c

080135d0 <_fwalk_sglue>:
 80135d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135d4:	4607      	mov	r7, r0
 80135d6:	4688      	mov	r8, r1
 80135d8:	4614      	mov	r4, r2
 80135da:	2600      	movs	r6, #0
 80135dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80135e0:	f1b9 0901 	subs.w	r9, r9, #1
 80135e4:	d505      	bpl.n	80135f2 <_fwalk_sglue+0x22>
 80135e6:	6824      	ldr	r4, [r4, #0]
 80135e8:	2c00      	cmp	r4, #0
 80135ea:	d1f7      	bne.n	80135dc <_fwalk_sglue+0xc>
 80135ec:	4630      	mov	r0, r6
 80135ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135f2:	89ab      	ldrh	r3, [r5, #12]
 80135f4:	2b01      	cmp	r3, #1
 80135f6:	d907      	bls.n	8013608 <_fwalk_sglue+0x38>
 80135f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80135fc:	3301      	adds	r3, #1
 80135fe:	d003      	beq.n	8013608 <_fwalk_sglue+0x38>
 8013600:	4629      	mov	r1, r5
 8013602:	4638      	mov	r0, r7
 8013604:	47c0      	blx	r8
 8013606:	4306      	orrs	r6, r0
 8013608:	3568      	adds	r5, #104	@ 0x68
 801360a:	e7e9      	b.n	80135e0 <_fwalk_sglue+0x10>

0801360c <iprintf>:
 801360c:	b40f      	push	{r0, r1, r2, r3}
 801360e:	b507      	push	{r0, r1, r2, lr}
 8013610:	4906      	ldr	r1, [pc, #24]	@ (801362c <iprintf+0x20>)
 8013612:	ab04      	add	r3, sp, #16
 8013614:	6808      	ldr	r0, [r1, #0]
 8013616:	f853 2b04 	ldr.w	r2, [r3], #4
 801361a:	6881      	ldr	r1, [r0, #8]
 801361c:	9301      	str	r3, [sp, #4]
 801361e:	f000 fb5b 	bl	8013cd8 <_vfiprintf_r>
 8013622:	b003      	add	sp, #12
 8013624:	f85d eb04 	ldr.w	lr, [sp], #4
 8013628:	b004      	add	sp, #16
 801362a:	4770      	bx	lr
 801362c:	2000003c 	.word	0x2000003c

08013630 <sniprintf>:
 8013630:	b40c      	push	{r2, r3}
 8013632:	b530      	push	{r4, r5, lr}
 8013634:	4b18      	ldr	r3, [pc, #96]	@ (8013698 <sniprintf+0x68>)
 8013636:	1e0c      	subs	r4, r1, #0
 8013638:	681d      	ldr	r5, [r3, #0]
 801363a:	b09d      	sub	sp, #116	@ 0x74
 801363c:	da08      	bge.n	8013650 <sniprintf+0x20>
 801363e:	238b      	movs	r3, #139	@ 0x8b
 8013640:	602b      	str	r3, [r5, #0]
 8013642:	f04f 30ff 	mov.w	r0, #4294967295
 8013646:	b01d      	add	sp, #116	@ 0x74
 8013648:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801364c:	b002      	add	sp, #8
 801364e:	4770      	bx	lr
 8013650:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013654:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013658:	f04f 0300 	mov.w	r3, #0
 801365c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801365e:	bf14      	ite	ne
 8013660:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013664:	4623      	moveq	r3, r4
 8013666:	9304      	str	r3, [sp, #16]
 8013668:	9307      	str	r3, [sp, #28]
 801366a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801366e:	9002      	str	r0, [sp, #8]
 8013670:	9006      	str	r0, [sp, #24]
 8013672:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013676:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013678:	ab21      	add	r3, sp, #132	@ 0x84
 801367a:	a902      	add	r1, sp, #8
 801367c:	4628      	mov	r0, r5
 801367e:	9301      	str	r3, [sp, #4]
 8013680:	f000 fa04 	bl	8013a8c <_svfiprintf_r>
 8013684:	1c43      	adds	r3, r0, #1
 8013686:	bfbc      	itt	lt
 8013688:	238b      	movlt	r3, #139	@ 0x8b
 801368a:	602b      	strlt	r3, [r5, #0]
 801368c:	2c00      	cmp	r4, #0
 801368e:	d0da      	beq.n	8013646 <sniprintf+0x16>
 8013690:	9b02      	ldr	r3, [sp, #8]
 8013692:	2200      	movs	r2, #0
 8013694:	701a      	strb	r2, [r3, #0]
 8013696:	e7d6      	b.n	8013646 <sniprintf+0x16>
 8013698:	2000003c 	.word	0x2000003c

0801369c <siprintf>:
 801369c:	b40e      	push	{r1, r2, r3}
 801369e:	b510      	push	{r4, lr}
 80136a0:	b09d      	sub	sp, #116	@ 0x74
 80136a2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80136a4:	9002      	str	r0, [sp, #8]
 80136a6:	9006      	str	r0, [sp, #24]
 80136a8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80136ac:	480a      	ldr	r0, [pc, #40]	@ (80136d8 <siprintf+0x3c>)
 80136ae:	9107      	str	r1, [sp, #28]
 80136b0:	9104      	str	r1, [sp, #16]
 80136b2:	490a      	ldr	r1, [pc, #40]	@ (80136dc <siprintf+0x40>)
 80136b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80136b8:	9105      	str	r1, [sp, #20]
 80136ba:	2400      	movs	r4, #0
 80136bc:	a902      	add	r1, sp, #8
 80136be:	6800      	ldr	r0, [r0, #0]
 80136c0:	9301      	str	r3, [sp, #4]
 80136c2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80136c4:	f000 f9e2 	bl	8013a8c <_svfiprintf_r>
 80136c8:	9b02      	ldr	r3, [sp, #8]
 80136ca:	701c      	strb	r4, [r3, #0]
 80136cc:	b01d      	add	sp, #116	@ 0x74
 80136ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80136d2:	b003      	add	sp, #12
 80136d4:	4770      	bx	lr
 80136d6:	bf00      	nop
 80136d8:	2000003c 	.word	0x2000003c
 80136dc:	ffff0208 	.word	0xffff0208

080136e0 <__sread>:
 80136e0:	b510      	push	{r4, lr}
 80136e2:	460c      	mov	r4, r1
 80136e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80136e8:	f000 f8b2 	bl	8013850 <_read_r>
 80136ec:	2800      	cmp	r0, #0
 80136ee:	bfab      	itete	ge
 80136f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80136f2:	89a3      	ldrhlt	r3, [r4, #12]
 80136f4:	181b      	addge	r3, r3, r0
 80136f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80136fa:	bfac      	ite	ge
 80136fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80136fe:	81a3      	strhlt	r3, [r4, #12]
 8013700:	bd10      	pop	{r4, pc}

08013702 <__swrite>:
 8013702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013706:	461f      	mov	r7, r3
 8013708:	898b      	ldrh	r3, [r1, #12]
 801370a:	05db      	lsls	r3, r3, #23
 801370c:	4605      	mov	r5, r0
 801370e:	460c      	mov	r4, r1
 8013710:	4616      	mov	r6, r2
 8013712:	d505      	bpl.n	8013720 <__swrite+0x1e>
 8013714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013718:	2302      	movs	r3, #2
 801371a:	2200      	movs	r2, #0
 801371c:	f000 f886 	bl	801382c <_lseek_r>
 8013720:	89a3      	ldrh	r3, [r4, #12]
 8013722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013726:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801372a:	81a3      	strh	r3, [r4, #12]
 801372c:	4632      	mov	r2, r6
 801372e:	463b      	mov	r3, r7
 8013730:	4628      	mov	r0, r5
 8013732:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013736:	f000 b8ad 	b.w	8013894 <_write_r>

0801373a <__sseek>:
 801373a:	b510      	push	{r4, lr}
 801373c:	460c      	mov	r4, r1
 801373e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013742:	f000 f873 	bl	801382c <_lseek_r>
 8013746:	1c43      	adds	r3, r0, #1
 8013748:	89a3      	ldrh	r3, [r4, #12]
 801374a:	bf15      	itete	ne
 801374c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801374e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013752:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013756:	81a3      	strheq	r3, [r4, #12]
 8013758:	bf18      	it	ne
 801375a:	81a3      	strhne	r3, [r4, #12]
 801375c:	bd10      	pop	{r4, pc}

0801375e <__sclose>:
 801375e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013762:	f000 b853 	b.w	801380c <_close_r>

08013766 <_vsniprintf_r>:
 8013766:	b530      	push	{r4, r5, lr}
 8013768:	4614      	mov	r4, r2
 801376a:	2c00      	cmp	r4, #0
 801376c:	b09b      	sub	sp, #108	@ 0x6c
 801376e:	4605      	mov	r5, r0
 8013770:	461a      	mov	r2, r3
 8013772:	da05      	bge.n	8013780 <_vsniprintf_r+0x1a>
 8013774:	238b      	movs	r3, #139	@ 0x8b
 8013776:	6003      	str	r3, [r0, #0]
 8013778:	f04f 30ff 	mov.w	r0, #4294967295
 801377c:	b01b      	add	sp, #108	@ 0x6c
 801377e:	bd30      	pop	{r4, r5, pc}
 8013780:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013784:	f8ad 300c 	strh.w	r3, [sp, #12]
 8013788:	f04f 0300 	mov.w	r3, #0
 801378c:	9319      	str	r3, [sp, #100]	@ 0x64
 801378e:	bf14      	ite	ne
 8013790:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013794:	4623      	moveq	r3, r4
 8013796:	9302      	str	r3, [sp, #8]
 8013798:	9305      	str	r3, [sp, #20]
 801379a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801379e:	9100      	str	r1, [sp, #0]
 80137a0:	9104      	str	r1, [sp, #16]
 80137a2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80137a6:	4669      	mov	r1, sp
 80137a8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80137aa:	f000 f96f 	bl	8013a8c <_svfiprintf_r>
 80137ae:	1c43      	adds	r3, r0, #1
 80137b0:	bfbc      	itt	lt
 80137b2:	238b      	movlt	r3, #139	@ 0x8b
 80137b4:	602b      	strlt	r3, [r5, #0]
 80137b6:	2c00      	cmp	r4, #0
 80137b8:	d0e0      	beq.n	801377c <_vsniprintf_r+0x16>
 80137ba:	9b00      	ldr	r3, [sp, #0]
 80137bc:	2200      	movs	r2, #0
 80137be:	701a      	strb	r2, [r3, #0]
 80137c0:	e7dc      	b.n	801377c <_vsniprintf_r+0x16>
	...

080137c4 <vsniprintf>:
 80137c4:	b507      	push	{r0, r1, r2, lr}
 80137c6:	9300      	str	r3, [sp, #0]
 80137c8:	4613      	mov	r3, r2
 80137ca:	460a      	mov	r2, r1
 80137cc:	4601      	mov	r1, r0
 80137ce:	4803      	ldr	r0, [pc, #12]	@ (80137dc <vsniprintf+0x18>)
 80137d0:	6800      	ldr	r0, [r0, #0]
 80137d2:	f7ff ffc8 	bl	8013766 <_vsniprintf_r>
 80137d6:	b003      	add	sp, #12
 80137d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80137dc:	2000003c 	.word	0x2000003c

080137e0 <memset>:
 80137e0:	4402      	add	r2, r0
 80137e2:	4603      	mov	r3, r0
 80137e4:	4293      	cmp	r3, r2
 80137e6:	d100      	bne.n	80137ea <memset+0xa>
 80137e8:	4770      	bx	lr
 80137ea:	f803 1b01 	strb.w	r1, [r3], #1
 80137ee:	e7f9      	b.n	80137e4 <memset+0x4>

080137f0 <strchr>:
 80137f0:	b2c9      	uxtb	r1, r1
 80137f2:	4603      	mov	r3, r0
 80137f4:	4618      	mov	r0, r3
 80137f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80137fa:	b112      	cbz	r2, 8013802 <strchr+0x12>
 80137fc:	428a      	cmp	r2, r1
 80137fe:	d1f9      	bne.n	80137f4 <strchr+0x4>
 8013800:	4770      	bx	lr
 8013802:	2900      	cmp	r1, #0
 8013804:	bf18      	it	ne
 8013806:	2000      	movne	r0, #0
 8013808:	4770      	bx	lr
	...

0801380c <_close_r>:
 801380c:	b538      	push	{r3, r4, r5, lr}
 801380e:	4d06      	ldr	r5, [pc, #24]	@ (8013828 <_close_r+0x1c>)
 8013810:	2300      	movs	r3, #0
 8013812:	4604      	mov	r4, r0
 8013814:	4608      	mov	r0, r1
 8013816:	602b      	str	r3, [r5, #0]
 8013818:	f7f4 fc22 	bl	8008060 <_close>
 801381c:	1c43      	adds	r3, r0, #1
 801381e:	d102      	bne.n	8013826 <_close_r+0x1a>
 8013820:	682b      	ldr	r3, [r5, #0]
 8013822:	b103      	cbz	r3, 8013826 <_close_r+0x1a>
 8013824:	6023      	str	r3, [r4, #0]
 8013826:	bd38      	pop	{r3, r4, r5, pc}
 8013828:	200017fc 	.word	0x200017fc

0801382c <_lseek_r>:
 801382c:	b538      	push	{r3, r4, r5, lr}
 801382e:	4d07      	ldr	r5, [pc, #28]	@ (801384c <_lseek_r+0x20>)
 8013830:	4604      	mov	r4, r0
 8013832:	4608      	mov	r0, r1
 8013834:	4611      	mov	r1, r2
 8013836:	2200      	movs	r2, #0
 8013838:	602a      	str	r2, [r5, #0]
 801383a:	461a      	mov	r2, r3
 801383c:	f7f4 fc37 	bl	80080ae <_lseek>
 8013840:	1c43      	adds	r3, r0, #1
 8013842:	d102      	bne.n	801384a <_lseek_r+0x1e>
 8013844:	682b      	ldr	r3, [r5, #0]
 8013846:	b103      	cbz	r3, 801384a <_lseek_r+0x1e>
 8013848:	6023      	str	r3, [r4, #0]
 801384a:	bd38      	pop	{r3, r4, r5, pc}
 801384c:	200017fc 	.word	0x200017fc

08013850 <_read_r>:
 8013850:	b538      	push	{r3, r4, r5, lr}
 8013852:	4d07      	ldr	r5, [pc, #28]	@ (8013870 <_read_r+0x20>)
 8013854:	4604      	mov	r4, r0
 8013856:	4608      	mov	r0, r1
 8013858:	4611      	mov	r1, r2
 801385a:	2200      	movs	r2, #0
 801385c:	602a      	str	r2, [r5, #0]
 801385e:	461a      	mov	r2, r3
 8013860:	f7f4 fbe1 	bl	8008026 <_read>
 8013864:	1c43      	adds	r3, r0, #1
 8013866:	d102      	bne.n	801386e <_read_r+0x1e>
 8013868:	682b      	ldr	r3, [r5, #0]
 801386a:	b103      	cbz	r3, 801386e <_read_r+0x1e>
 801386c:	6023      	str	r3, [r4, #0]
 801386e:	bd38      	pop	{r3, r4, r5, pc}
 8013870:	200017fc 	.word	0x200017fc

08013874 <_sbrk_r>:
 8013874:	b538      	push	{r3, r4, r5, lr}
 8013876:	4d06      	ldr	r5, [pc, #24]	@ (8013890 <_sbrk_r+0x1c>)
 8013878:	2300      	movs	r3, #0
 801387a:	4604      	mov	r4, r0
 801387c:	4608      	mov	r0, r1
 801387e:	602b      	str	r3, [r5, #0]
 8013880:	f7f4 fc22 	bl	80080c8 <_sbrk>
 8013884:	1c43      	adds	r3, r0, #1
 8013886:	d102      	bne.n	801388e <_sbrk_r+0x1a>
 8013888:	682b      	ldr	r3, [r5, #0]
 801388a:	b103      	cbz	r3, 801388e <_sbrk_r+0x1a>
 801388c:	6023      	str	r3, [r4, #0]
 801388e:	bd38      	pop	{r3, r4, r5, pc}
 8013890:	200017fc 	.word	0x200017fc

08013894 <_write_r>:
 8013894:	b538      	push	{r3, r4, r5, lr}
 8013896:	4d07      	ldr	r5, [pc, #28]	@ (80138b4 <_write_r+0x20>)
 8013898:	4604      	mov	r4, r0
 801389a:	4608      	mov	r0, r1
 801389c:	4611      	mov	r1, r2
 801389e:	2200      	movs	r2, #0
 80138a0:	602a      	str	r2, [r5, #0]
 80138a2:	461a      	mov	r2, r3
 80138a4:	f7fb f8b2 	bl	800ea0c <_write>
 80138a8:	1c43      	adds	r3, r0, #1
 80138aa:	d102      	bne.n	80138b2 <_write_r+0x1e>
 80138ac:	682b      	ldr	r3, [r5, #0]
 80138ae:	b103      	cbz	r3, 80138b2 <_write_r+0x1e>
 80138b0:	6023      	str	r3, [r4, #0]
 80138b2:	bd38      	pop	{r3, r4, r5, pc}
 80138b4:	200017fc 	.word	0x200017fc

080138b8 <__errno>:
 80138b8:	4b01      	ldr	r3, [pc, #4]	@ (80138c0 <__errno+0x8>)
 80138ba:	6818      	ldr	r0, [r3, #0]
 80138bc:	4770      	bx	lr
 80138be:	bf00      	nop
 80138c0:	2000003c 	.word	0x2000003c

080138c4 <__libc_init_array>:
 80138c4:	b570      	push	{r4, r5, r6, lr}
 80138c6:	4d0d      	ldr	r5, [pc, #52]	@ (80138fc <__libc_init_array+0x38>)
 80138c8:	4c0d      	ldr	r4, [pc, #52]	@ (8013900 <__libc_init_array+0x3c>)
 80138ca:	1b64      	subs	r4, r4, r5
 80138cc:	10a4      	asrs	r4, r4, #2
 80138ce:	2600      	movs	r6, #0
 80138d0:	42a6      	cmp	r6, r4
 80138d2:	d109      	bne.n	80138e8 <__libc_init_array+0x24>
 80138d4:	4d0b      	ldr	r5, [pc, #44]	@ (8013904 <__libc_init_array+0x40>)
 80138d6:	4c0c      	ldr	r4, [pc, #48]	@ (8013908 <__libc_init_array+0x44>)
 80138d8:	f000 fefa 	bl	80146d0 <_init>
 80138dc:	1b64      	subs	r4, r4, r5
 80138de:	10a4      	asrs	r4, r4, #2
 80138e0:	2600      	movs	r6, #0
 80138e2:	42a6      	cmp	r6, r4
 80138e4:	d105      	bne.n	80138f2 <__libc_init_array+0x2e>
 80138e6:	bd70      	pop	{r4, r5, r6, pc}
 80138e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80138ec:	4798      	blx	r3
 80138ee:	3601      	adds	r6, #1
 80138f0:	e7ee      	b.n	80138d0 <__libc_init_array+0xc>
 80138f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80138f6:	4798      	blx	r3
 80138f8:	3601      	adds	r6, #1
 80138fa:	e7f2      	b.n	80138e2 <__libc_init_array+0x1e>
 80138fc:	08015000 	.word	0x08015000
 8013900:	08015000 	.word	0x08015000
 8013904:	08015000 	.word	0x08015000
 8013908:	08015004 	.word	0x08015004

0801390c <__retarget_lock_init_recursive>:
 801390c:	4770      	bx	lr

0801390e <__retarget_lock_acquire_recursive>:
 801390e:	4770      	bx	lr

08013910 <__retarget_lock_release_recursive>:
 8013910:	4770      	bx	lr

08013912 <__aeabi_memcpy>:
 8013912:	f000 b800 	b.w	8013916 <memcpy>

08013916 <memcpy>:
 8013916:	440a      	add	r2, r1
 8013918:	4291      	cmp	r1, r2
 801391a:	f100 33ff 	add.w	r3, r0, #4294967295
 801391e:	d100      	bne.n	8013922 <memcpy+0xc>
 8013920:	4770      	bx	lr
 8013922:	b510      	push	{r4, lr}
 8013924:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013928:	f803 4f01 	strb.w	r4, [r3, #1]!
 801392c:	4291      	cmp	r1, r2
 801392e:	d1f9      	bne.n	8013924 <memcpy+0xe>
 8013930:	bd10      	pop	{r4, pc}

08013932 <abort>:
 8013932:	b508      	push	{r3, lr}
 8013934:	2006      	movs	r0, #6
 8013936:	f000 fdf5 	bl	8014524 <raise>
 801393a:	2001      	movs	r0, #1
 801393c:	f7f4 fb68 	bl	8008010 <_exit>

08013940 <_free_r>:
 8013940:	b538      	push	{r3, r4, r5, lr}
 8013942:	4605      	mov	r5, r0
 8013944:	2900      	cmp	r1, #0
 8013946:	d041      	beq.n	80139cc <_free_r+0x8c>
 8013948:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801394c:	1f0c      	subs	r4, r1, #4
 801394e:	2b00      	cmp	r3, #0
 8013950:	bfb8      	it	lt
 8013952:	18e4      	addlt	r4, r4, r3
 8013954:	f7ff fd7a 	bl	801344c <__malloc_lock>
 8013958:	4a1d      	ldr	r2, [pc, #116]	@ (80139d0 <_free_r+0x90>)
 801395a:	6813      	ldr	r3, [r2, #0]
 801395c:	b933      	cbnz	r3, 801396c <_free_r+0x2c>
 801395e:	6063      	str	r3, [r4, #4]
 8013960:	6014      	str	r4, [r2, #0]
 8013962:	4628      	mov	r0, r5
 8013964:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013968:	f7ff bd76 	b.w	8013458 <__malloc_unlock>
 801396c:	42a3      	cmp	r3, r4
 801396e:	d908      	bls.n	8013982 <_free_r+0x42>
 8013970:	6820      	ldr	r0, [r4, #0]
 8013972:	1821      	adds	r1, r4, r0
 8013974:	428b      	cmp	r3, r1
 8013976:	bf01      	itttt	eq
 8013978:	6819      	ldreq	r1, [r3, #0]
 801397a:	685b      	ldreq	r3, [r3, #4]
 801397c:	1809      	addeq	r1, r1, r0
 801397e:	6021      	streq	r1, [r4, #0]
 8013980:	e7ed      	b.n	801395e <_free_r+0x1e>
 8013982:	461a      	mov	r2, r3
 8013984:	685b      	ldr	r3, [r3, #4]
 8013986:	b10b      	cbz	r3, 801398c <_free_r+0x4c>
 8013988:	42a3      	cmp	r3, r4
 801398a:	d9fa      	bls.n	8013982 <_free_r+0x42>
 801398c:	6811      	ldr	r1, [r2, #0]
 801398e:	1850      	adds	r0, r2, r1
 8013990:	42a0      	cmp	r0, r4
 8013992:	d10b      	bne.n	80139ac <_free_r+0x6c>
 8013994:	6820      	ldr	r0, [r4, #0]
 8013996:	4401      	add	r1, r0
 8013998:	1850      	adds	r0, r2, r1
 801399a:	4283      	cmp	r3, r0
 801399c:	6011      	str	r1, [r2, #0]
 801399e:	d1e0      	bne.n	8013962 <_free_r+0x22>
 80139a0:	6818      	ldr	r0, [r3, #0]
 80139a2:	685b      	ldr	r3, [r3, #4]
 80139a4:	6053      	str	r3, [r2, #4]
 80139a6:	4408      	add	r0, r1
 80139a8:	6010      	str	r0, [r2, #0]
 80139aa:	e7da      	b.n	8013962 <_free_r+0x22>
 80139ac:	d902      	bls.n	80139b4 <_free_r+0x74>
 80139ae:	230c      	movs	r3, #12
 80139b0:	602b      	str	r3, [r5, #0]
 80139b2:	e7d6      	b.n	8013962 <_free_r+0x22>
 80139b4:	6820      	ldr	r0, [r4, #0]
 80139b6:	1821      	adds	r1, r4, r0
 80139b8:	428b      	cmp	r3, r1
 80139ba:	bf04      	itt	eq
 80139bc:	6819      	ldreq	r1, [r3, #0]
 80139be:	685b      	ldreq	r3, [r3, #4]
 80139c0:	6063      	str	r3, [r4, #4]
 80139c2:	bf04      	itt	eq
 80139c4:	1809      	addeq	r1, r1, r0
 80139c6:	6021      	streq	r1, [r4, #0]
 80139c8:	6054      	str	r4, [r2, #4]
 80139ca:	e7ca      	b.n	8013962 <_free_r+0x22>
 80139cc:	bd38      	pop	{r3, r4, r5, pc}
 80139ce:	bf00      	nop
 80139d0:	200016bc 	.word	0x200016bc

080139d4 <__ssputs_r>:
 80139d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80139d8:	688e      	ldr	r6, [r1, #8]
 80139da:	461f      	mov	r7, r3
 80139dc:	42be      	cmp	r6, r7
 80139de:	680b      	ldr	r3, [r1, #0]
 80139e0:	4682      	mov	sl, r0
 80139e2:	460c      	mov	r4, r1
 80139e4:	4690      	mov	r8, r2
 80139e6:	d82d      	bhi.n	8013a44 <__ssputs_r+0x70>
 80139e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80139ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80139f0:	d026      	beq.n	8013a40 <__ssputs_r+0x6c>
 80139f2:	6965      	ldr	r5, [r4, #20]
 80139f4:	6909      	ldr	r1, [r1, #16]
 80139f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80139fa:	eba3 0901 	sub.w	r9, r3, r1
 80139fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013a02:	1c7b      	adds	r3, r7, #1
 8013a04:	444b      	add	r3, r9
 8013a06:	106d      	asrs	r5, r5, #1
 8013a08:	429d      	cmp	r5, r3
 8013a0a:	bf38      	it	cc
 8013a0c:	461d      	movcc	r5, r3
 8013a0e:	0553      	lsls	r3, r2, #21
 8013a10:	d527      	bpl.n	8013a62 <__ssputs_r+0x8e>
 8013a12:	4629      	mov	r1, r5
 8013a14:	f7ff fc9a 	bl	801334c <_malloc_r>
 8013a18:	4606      	mov	r6, r0
 8013a1a:	b360      	cbz	r0, 8013a76 <__ssputs_r+0xa2>
 8013a1c:	6921      	ldr	r1, [r4, #16]
 8013a1e:	464a      	mov	r2, r9
 8013a20:	f7ff ff79 	bl	8013916 <memcpy>
 8013a24:	89a3      	ldrh	r3, [r4, #12]
 8013a26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8013a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013a2e:	81a3      	strh	r3, [r4, #12]
 8013a30:	6126      	str	r6, [r4, #16]
 8013a32:	6165      	str	r5, [r4, #20]
 8013a34:	444e      	add	r6, r9
 8013a36:	eba5 0509 	sub.w	r5, r5, r9
 8013a3a:	6026      	str	r6, [r4, #0]
 8013a3c:	60a5      	str	r5, [r4, #8]
 8013a3e:	463e      	mov	r6, r7
 8013a40:	42be      	cmp	r6, r7
 8013a42:	d900      	bls.n	8013a46 <__ssputs_r+0x72>
 8013a44:	463e      	mov	r6, r7
 8013a46:	6820      	ldr	r0, [r4, #0]
 8013a48:	4632      	mov	r2, r6
 8013a4a:	4641      	mov	r1, r8
 8013a4c:	f000 fd28 	bl	80144a0 <memmove>
 8013a50:	68a3      	ldr	r3, [r4, #8]
 8013a52:	1b9b      	subs	r3, r3, r6
 8013a54:	60a3      	str	r3, [r4, #8]
 8013a56:	6823      	ldr	r3, [r4, #0]
 8013a58:	4433      	add	r3, r6
 8013a5a:	6023      	str	r3, [r4, #0]
 8013a5c:	2000      	movs	r0, #0
 8013a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a62:	462a      	mov	r2, r5
 8013a64:	f000 fd7a 	bl	801455c <_realloc_r>
 8013a68:	4606      	mov	r6, r0
 8013a6a:	2800      	cmp	r0, #0
 8013a6c:	d1e0      	bne.n	8013a30 <__ssputs_r+0x5c>
 8013a6e:	6921      	ldr	r1, [r4, #16]
 8013a70:	4650      	mov	r0, sl
 8013a72:	f7ff ff65 	bl	8013940 <_free_r>
 8013a76:	230c      	movs	r3, #12
 8013a78:	f8ca 3000 	str.w	r3, [sl]
 8013a7c:	89a3      	ldrh	r3, [r4, #12]
 8013a7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013a82:	81a3      	strh	r3, [r4, #12]
 8013a84:	f04f 30ff 	mov.w	r0, #4294967295
 8013a88:	e7e9      	b.n	8013a5e <__ssputs_r+0x8a>
	...

08013a8c <_svfiprintf_r>:
 8013a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a90:	4698      	mov	r8, r3
 8013a92:	898b      	ldrh	r3, [r1, #12]
 8013a94:	061b      	lsls	r3, r3, #24
 8013a96:	b09d      	sub	sp, #116	@ 0x74
 8013a98:	4607      	mov	r7, r0
 8013a9a:	460d      	mov	r5, r1
 8013a9c:	4614      	mov	r4, r2
 8013a9e:	d510      	bpl.n	8013ac2 <_svfiprintf_r+0x36>
 8013aa0:	690b      	ldr	r3, [r1, #16]
 8013aa2:	b973      	cbnz	r3, 8013ac2 <_svfiprintf_r+0x36>
 8013aa4:	2140      	movs	r1, #64	@ 0x40
 8013aa6:	f7ff fc51 	bl	801334c <_malloc_r>
 8013aaa:	6028      	str	r0, [r5, #0]
 8013aac:	6128      	str	r0, [r5, #16]
 8013aae:	b930      	cbnz	r0, 8013abe <_svfiprintf_r+0x32>
 8013ab0:	230c      	movs	r3, #12
 8013ab2:	603b      	str	r3, [r7, #0]
 8013ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8013ab8:	b01d      	add	sp, #116	@ 0x74
 8013aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013abe:	2340      	movs	r3, #64	@ 0x40
 8013ac0:	616b      	str	r3, [r5, #20]
 8013ac2:	2300      	movs	r3, #0
 8013ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8013ac6:	2320      	movs	r3, #32
 8013ac8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013acc:	f8cd 800c 	str.w	r8, [sp, #12]
 8013ad0:	2330      	movs	r3, #48	@ 0x30
 8013ad2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013c70 <_svfiprintf_r+0x1e4>
 8013ad6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013ada:	f04f 0901 	mov.w	r9, #1
 8013ade:	4623      	mov	r3, r4
 8013ae0:	469a      	mov	sl, r3
 8013ae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013ae6:	b10a      	cbz	r2, 8013aec <_svfiprintf_r+0x60>
 8013ae8:	2a25      	cmp	r2, #37	@ 0x25
 8013aea:	d1f9      	bne.n	8013ae0 <_svfiprintf_r+0x54>
 8013aec:	ebba 0b04 	subs.w	fp, sl, r4
 8013af0:	d00b      	beq.n	8013b0a <_svfiprintf_r+0x7e>
 8013af2:	465b      	mov	r3, fp
 8013af4:	4622      	mov	r2, r4
 8013af6:	4629      	mov	r1, r5
 8013af8:	4638      	mov	r0, r7
 8013afa:	f7ff ff6b 	bl	80139d4 <__ssputs_r>
 8013afe:	3001      	adds	r0, #1
 8013b00:	f000 80a7 	beq.w	8013c52 <_svfiprintf_r+0x1c6>
 8013b04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013b06:	445a      	add	r2, fp
 8013b08:	9209      	str	r2, [sp, #36]	@ 0x24
 8013b0a:	f89a 3000 	ldrb.w	r3, [sl]
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	f000 809f 	beq.w	8013c52 <_svfiprintf_r+0x1c6>
 8013b14:	2300      	movs	r3, #0
 8013b16:	f04f 32ff 	mov.w	r2, #4294967295
 8013b1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013b1e:	f10a 0a01 	add.w	sl, sl, #1
 8013b22:	9304      	str	r3, [sp, #16]
 8013b24:	9307      	str	r3, [sp, #28]
 8013b26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013b2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8013b2c:	4654      	mov	r4, sl
 8013b2e:	2205      	movs	r2, #5
 8013b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b34:	484e      	ldr	r0, [pc, #312]	@ (8013c70 <_svfiprintf_r+0x1e4>)
 8013b36:	f7f2 f8d3 	bl	8005ce0 <memchr>
 8013b3a:	9a04      	ldr	r2, [sp, #16]
 8013b3c:	b9d8      	cbnz	r0, 8013b76 <_svfiprintf_r+0xea>
 8013b3e:	06d0      	lsls	r0, r2, #27
 8013b40:	bf44      	itt	mi
 8013b42:	2320      	movmi	r3, #32
 8013b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013b48:	0711      	lsls	r1, r2, #28
 8013b4a:	bf44      	itt	mi
 8013b4c:	232b      	movmi	r3, #43	@ 0x2b
 8013b4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013b52:	f89a 3000 	ldrb.w	r3, [sl]
 8013b56:	2b2a      	cmp	r3, #42	@ 0x2a
 8013b58:	d015      	beq.n	8013b86 <_svfiprintf_r+0xfa>
 8013b5a:	9a07      	ldr	r2, [sp, #28]
 8013b5c:	4654      	mov	r4, sl
 8013b5e:	2000      	movs	r0, #0
 8013b60:	f04f 0c0a 	mov.w	ip, #10
 8013b64:	4621      	mov	r1, r4
 8013b66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013b6a:	3b30      	subs	r3, #48	@ 0x30
 8013b6c:	2b09      	cmp	r3, #9
 8013b6e:	d94b      	bls.n	8013c08 <_svfiprintf_r+0x17c>
 8013b70:	b1b0      	cbz	r0, 8013ba0 <_svfiprintf_r+0x114>
 8013b72:	9207      	str	r2, [sp, #28]
 8013b74:	e014      	b.n	8013ba0 <_svfiprintf_r+0x114>
 8013b76:	eba0 0308 	sub.w	r3, r0, r8
 8013b7a:	fa09 f303 	lsl.w	r3, r9, r3
 8013b7e:	4313      	orrs	r3, r2
 8013b80:	9304      	str	r3, [sp, #16]
 8013b82:	46a2      	mov	sl, r4
 8013b84:	e7d2      	b.n	8013b2c <_svfiprintf_r+0xa0>
 8013b86:	9b03      	ldr	r3, [sp, #12]
 8013b88:	1d19      	adds	r1, r3, #4
 8013b8a:	681b      	ldr	r3, [r3, #0]
 8013b8c:	9103      	str	r1, [sp, #12]
 8013b8e:	2b00      	cmp	r3, #0
 8013b90:	bfbb      	ittet	lt
 8013b92:	425b      	neglt	r3, r3
 8013b94:	f042 0202 	orrlt.w	r2, r2, #2
 8013b98:	9307      	strge	r3, [sp, #28]
 8013b9a:	9307      	strlt	r3, [sp, #28]
 8013b9c:	bfb8      	it	lt
 8013b9e:	9204      	strlt	r2, [sp, #16]
 8013ba0:	7823      	ldrb	r3, [r4, #0]
 8013ba2:	2b2e      	cmp	r3, #46	@ 0x2e
 8013ba4:	d10a      	bne.n	8013bbc <_svfiprintf_r+0x130>
 8013ba6:	7863      	ldrb	r3, [r4, #1]
 8013ba8:	2b2a      	cmp	r3, #42	@ 0x2a
 8013baa:	d132      	bne.n	8013c12 <_svfiprintf_r+0x186>
 8013bac:	9b03      	ldr	r3, [sp, #12]
 8013bae:	1d1a      	adds	r2, r3, #4
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	9203      	str	r2, [sp, #12]
 8013bb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013bb8:	3402      	adds	r4, #2
 8013bba:	9305      	str	r3, [sp, #20]
 8013bbc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013c80 <_svfiprintf_r+0x1f4>
 8013bc0:	7821      	ldrb	r1, [r4, #0]
 8013bc2:	2203      	movs	r2, #3
 8013bc4:	4650      	mov	r0, sl
 8013bc6:	f7f2 f88b 	bl	8005ce0 <memchr>
 8013bca:	b138      	cbz	r0, 8013bdc <_svfiprintf_r+0x150>
 8013bcc:	9b04      	ldr	r3, [sp, #16]
 8013bce:	eba0 000a 	sub.w	r0, r0, sl
 8013bd2:	2240      	movs	r2, #64	@ 0x40
 8013bd4:	4082      	lsls	r2, r0
 8013bd6:	4313      	orrs	r3, r2
 8013bd8:	3401      	adds	r4, #1
 8013bda:	9304      	str	r3, [sp, #16]
 8013bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013be0:	4824      	ldr	r0, [pc, #144]	@ (8013c74 <_svfiprintf_r+0x1e8>)
 8013be2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013be6:	2206      	movs	r2, #6
 8013be8:	f7f2 f87a 	bl	8005ce0 <memchr>
 8013bec:	2800      	cmp	r0, #0
 8013bee:	d036      	beq.n	8013c5e <_svfiprintf_r+0x1d2>
 8013bf0:	4b21      	ldr	r3, [pc, #132]	@ (8013c78 <_svfiprintf_r+0x1ec>)
 8013bf2:	bb1b      	cbnz	r3, 8013c3c <_svfiprintf_r+0x1b0>
 8013bf4:	9b03      	ldr	r3, [sp, #12]
 8013bf6:	3307      	adds	r3, #7
 8013bf8:	f023 0307 	bic.w	r3, r3, #7
 8013bfc:	3308      	adds	r3, #8
 8013bfe:	9303      	str	r3, [sp, #12]
 8013c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c02:	4433      	add	r3, r6
 8013c04:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c06:	e76a      	b.n	8013ade <_svfiprintf_r+0x52>
 8013c08:	fb0c 3202 	mla	r2, ip, r2, r3
 8013c0c:	460c      	mov	r4, r1
 8013c0e:	2001      	movs	r0, #1
 8013c10:	e7a8      	b.n	8013b64 <_svfiprintf_r+0xd8>
 8013c12:	2300      	movs	r3, #0
 8013c14:	3401      	adds	r4, #1
 8013c16:	9305      	str	r3, [sp, #20]
 8013c18:	4619      	mov	r1, r3
 8013c1a:	f04f 0c0a 	mov.w	ip, #10
 8013c1e:	4620      	mov	r0, r4
 8013c20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c24:	3a30      	subs	r2, #48	@ 0x30
 8013c26:	2a09      	cmp	r2, #9
 8013c28:	d903      	bls.n	8013c32 <_svfiprintf_r+0x1a6>
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d0c6      	beq.n	8013bbc <_svfiprintf_r+0x130>
 8013c2e:	9105      	str	r1, [sp, #20]
 8013c30:	e7c4      	b.n	8013bbc <_svfiprintf_r+0x130>
 8013c32:	fb0c 2101 	mla	r1, ip, r1, r2
 8013c36:	4604      	mov	r4, r0
 8013c38:	2301      	movs	r3, #1
 8013c3a:	e7f0      	b.n	8013c1e <_svfiprintf_r+0x192>
 8013c3c:	ab03      	add	r3, sp, #12
 8013c3e:	9300      	str	r3, [sp, #0]
 8013c40:	462a      	mov	r2, r5
 8013c42:	4b0e      	ldr	r3, [pc, #56]	@ (8013c7c <_svfiprintf_r+0x1f0>)
 8013c44:	a904      	add	r1, sp, #16
 8013c46:	4638      	mov	r0, r7
 8013c48:	f3af 8000 	nop.w
 8013c4c:	1c42      	adds	r2, r0, #1
 8013c4e:	4606      	mov	r6, r0
 8013c50:	d1d6      	bne.n	8013c00 <_svfiprintf_r+0x174>
 8013c52:	89ab      	ldrh	r3, [r5, #12]
 8013c54:	065b      	lsls	r3, r3, #25
 8013c56:	f53f af2d 	bmi.w	8013ab4 <_svfiprintf_r+0x28>
 8013c5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013c5c:	e72c      	b.n	8013ab8 <_svfiprintf_r+0x2c>
 8013c5e:	ab03      	add	r3, sp, #12
 8013c60:	9300      	str	r3, [sp, #0]
 8013c62:	462a      	mov	r2, r5
 8013c64:	4b05      	ldr	r3, [pc, #20]	@ (8013c7c <_svfiprintf_r+0x1f0>)
 8013c66:	a904      	add	r1, sp, #16
 8013c68:	4638      	mov	r0, r7
 8013c6a:	f000 f9bb 	bl	8013fe4 <_printf_i>
 8013c6e:	e7ed      	b.n	8013c4c <_svfiprintf_r+0x1c0>
 8013c70:	08014fc3 	.word	0x08014fc3
 8013c74:	08014fcd 	.word	0x08014fcd
 8013c78:	00000000 	.word	0x00000000
 8013c7c:	080139d5 	.word	0x080139d5
 8013c80:	08014fc9 	.word	0x08014fc9

08013c84 <__sfputc_r>:
 8013c84:	6893      	ldr	r3, [r2, #8]
 8013c86:	3b01      	subs	r3, #1
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	b410      	push	{r4}
 8013c8c:	6093      	str	r3, [r2, #8]
 8013c8e:	da08      	bge.n	8013ca2 <__sfputc_r+0x1e>
 8013c90:	6994      	ldr	r4, [r2, #24]
 8013c92:	42a3      	cmp	r3, r4
 8013c94:	db01      	blt.n	8013c9a <__sfputc_r+0x16>
 8013c96:	290a      	cmp	r1, #10
 8013c98:	d103      	bne.n	8013ca2 <__sfputc_r+0x1e>
 8013c9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013c9e:	f000 bb6b 	b.w	8014378 <__swbuf_r>
 8013ca2:	6813      	ldr	r3, [r2, #0]
 8013ca4:	1c58      	adds	r0, r3, #1
 8013ca6:	6010      	str	r0, [r2, #0]
 8013ca8:	7019      	strb	r1, [r3, #0]
 8013caa:	4608      	mov	r0, r1
 8013cac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013cb0:	4770      	bx	lr

08013cb2 <__sfputs_r>:
 8013cb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013cb4:	4606      	mov	r6, r0
 8013cb6:	460f      	mov	r7, r1
 8013cb8:	4614      	mov	r4, r2
 8013cba:	18d5      	adds	r5, r2, r3
 8013cbc:	42ac      	cmp	r4, r5
 8013cbe:	d101      	bne.n	8013cc4 <__sfputs_r+0x12>
 8013cc0:	2000      	movs	r0, #0
 8013cc2:	e007      	b.n	8013cd4 <__sfputs_r+0x22>
 8013cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013cc8:	463a      	mov	r2, r7
 8013cca:	4630      	mov	r0, r6
 8013ccc:	f7ff ffda 	bl	8013c84 <__sfputc_r>
 8013cd0:	1c43      	adds	r3, r0, #1
 8013cd2:	d1f3      	bne.n	8013cbc <__sfputs_r+0xa>
 8013cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013cd8 <_vfiprintf_r>:
 8013cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cdc:	460d      	mov	r5, r1
 8013cde:	b09d      	sub	sp, #116	@ 0x74
 8013ce0:	4614      	mov	r4, r2
 8013ce2:	4698      	mov	r8, r3
 8013ce4:	4606      	mov	r6, r0
 8013ce6:	b118      	cbz	r0, 8013cf0 <_vfiprintf_r+0x18>
 8013ce8:	6a03      	ldr	r3, [r0, #32]
 8013cea:	b90b      	cbnz	r3, 8013cf0 <_vfiprintf_r+0x18>
 8013cec:	f7ff fc46 	bl	801357c <__sinit>
 8013cf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013cf2:	07d9      	lsls	r1, r3, #31
 8013cf4:	d405      	bmi.n	8013d02 <_vfiprintf_r+0x2a>
 8013cf6:	89ab      	ldrh	r3, [r5, #12]
 8013cf8:	059a      	lsls	r2, r3, #22
 8013cfa:	d402      	bmi.n	8013d02 <_vfiprintf_r+0x2a>
 8013cfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013cfe:	f7ff fe06 	bl	801390e <__retarget_lock_acquire_recursive>
 8013d02:	89ab      	ldrh	r3, [r5, #12]
 8013d04:	071b      	lsls	r3, r3, #28
 8013d06:	d501      	bpl.n	8013d0c <_vfiprintf_r+0x34>
 8013d08:	692b      	ldr	r3, [r5, #16]
 8013d0a:	b99b      	cbnz	r3, 8013d34 <_vfiprintf_r+0x5c>
 8013d0c:	4629      	mov	r1, r5
 8013d0e:	4630      	mov	r0, r6
 8013d10:	f000 fb70 	bl	80143f4 <__swsetup_r>
 8013d14:	b170      	cbz	r0, 8013d34 <_vfiprintf_r+0x5c>
 8013d16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013d18:	07dc      	lsls	r4, r3, #31
 8013d1a:	d504      	bpl.n	8013d26 <_vfiprintf_r+0x4e>
 8013d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8013d20:	b01d      	add	sp, #116	@ 0x74
 8013d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d26:	89ab      	ldrh	r3, [r5, #12]
 8013d28:	0598      	lsls	r0, r3, #22
 8013d2a:	d4f7      	bmi.n	8013d1c <_vfiprintf_r+0x44>
 8013d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013d2e:	f7ff fdef 	bl	8013910 <__retarget_lock_release_recursive>
 8013d32:	e7f3      	b.n	8013d1c <_vfiprintf_r+0x44>
 8013d34:	2300      	movs	r3, #0
 8013d36:	9309      	str	r3, [sp, #36]	@ 0x24
 8013d38:	2320      	movs	r3, #32
 8013d3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013d3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8013d42:	2330      	movs	r3, #48	@ 0x30
 8013d44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013ef4 <_vfiprintf_r+0x21c>
 8013d48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013d4c:	f04f 0901 	mov.w	r9, #1
 8013d50:	4623      	mov	r3, r4
 8013d52:	469a      	mov	sl, r3
 8013d54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013d58:	b10a      	cbz	r2, 8013d5e <_vfiprintf_r+0x86>
 8013d5a:	2a25      	cmp	r2, #37	@ 0x25
 8013d5c:	d1f9      	bne.n	8013d52 <_vfiprintf_r+0x7a>
 8013d5e:	ebba 0b04 	subs.w	fp, sl, r4
 8013d62:	d00b      	beq.n	8013d7c <_vfiprintf_r+0xa4>
 8013d64:	465b      	mov	r3, fp
 8013d66:	4622      	mov	r2, r4
 8013d68:	4629      	mov	r1, r5
 8013d6a:	4630      	mov	r0, r6
 8013d6c:	f7ff ffa1 	bl	8013cb2 <__sfputs_r>
 8013d70:	3001      	adds	r0, #1
 8013d72:	f000 80a7 	beq.w	8013ec4 <_vfiprintf_r+0x1ec>
 8013d76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013d78:	445a      	add	r2, fp
 8013d7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8013d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	f000 809f 	beq.w	8013ec4 <_vfiprintf_r+0x1ec>
 8013d86:	2300      	movs	r3, #0
 8013d88:	f04f 32ff 	mov.w	r2, #4294967295
 8013d8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013d90:	f10a 0a01 	add.w	sl, sl, #1
 8013d94:	9304      	str	r3, [sp, #16]
 8013d96:	9307      	str	r3, [sp, #28]
 8013d98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013d9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8013d9e:	4654      	mov	r4, sl
 8013da0:	2205      	movs	r2, #5
 8013da2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013da6:	4853      	ldr	r0, [pc, #332]	@ (8013ef4 <_vfiprintf_r+0x21c>)
 8013da8:	f7f1 ff9a 	bl	8005ce0 <memchr>
 8013dac:	9a04      	ldr	r2, [sp, #16]
 8013dae:	b9d8      	cbnz	r0, 8013de8 <_vfiprintf_r+0x110>
 8013db0:	06d1      	lsls	r1, r2, #27
 8013db2:	bf44      	itt	mi
 8013db4:	2320      	movmi	r3, #32
 8013db6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013dba:	0713      	lsls	r3, r2, #28
 8013dbc:	bf44      	itt	mi
 8013dbe:	232b      	movmi	r3, #43	@ 0x2b
 8013dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8013dc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8013dca:	d015      	beq.n	8013df8 <_vfiprintf_r+0x120>
 8013dcc:	9a07      	ldr	r2, [sp, #28]
 8013dce:	4654      	mov	r4, sl
 8013dd0:	2000      	movs	r0, #0
 8013dd2:	f04f 0c0a 	mov.w	ip, #10
 8013dd6:	4621      	mov	r1, r4
 8013dd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013ddc:	3b30      	subs	r3, #48	@ 0x30
 8013dde:	2b09      	cmp	r3, #9
 8013de0:	d94b      	bls.n	8013e7a <_vfiprintf_r+0x1a2>
 8013de2:	b1b0      	cbz	r0, 8013e12 <_vfiprintf_r+0x13a>
 8013de4:	9207      	str	r2, [sp, #28]
 8013de6:	e014      	b.n	8013e12 <_vfiprintf_r+0x13a>
 8013de8:	eba0 0308 	sub.w	r3, r0, r8
 8013dec:	fa09 f303 	lsl.w	r3, r9, r3
 8013df0:	4313      	orrs	r3, r2
 8013df2:	9304      	str	r3, [sp, #16]
 8013df4:	46a2      	mov	sl, r4
 8013df6:	e7d2      	b.n	8013d9e <_vfiprintf_r+0xc6>
 8013df8:	9b03      	ldr	r3, [sp, #12]
 8013dfa:	1d19      	adds	r1, r3, #4
 8013dfc:	681b      	ldr	r3, [r3, #0]
 8013dfe:	9103      	str	r1, [sp, #12]
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	bfbb      	ittet	lt
 8013e04:	425b      	neglt	r3, r3
 8013e06:	f042 0202 	orrlt.w	r2, r2, #2
 8013e0a:	9307      	strge	r3, [sp, #28]
 8013e0c:	9307      	strlt	r3, [sp, #28]
 8013e0e:	bfb8      	it	lt
 8013e10:	9204      	strlt	r2, [sp, #16]
 8013e12:	7823      	ldrb	r3, [r4, #0]
 8013e14:	2b2e      	cmp	r3, #46	@ 0x2e
 8013e16:	d10a      	bne.n	8013e2e <_vfiprintf_r+0x156>
 8013e18:	7863      	ldrb	r3, [r4, #1]
 8013e1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8013e1c:	d132      	bne.n	8013e84 <_vfiprintf_r+0x1ac>
 8013e1e:	9b03      	ldr	r3, [sp, #12]
 8013e20:	1d1a      	adds	r2, r3, #4
 8013e22:	681b      	ldr	r3, [r3, #0]
 8013e24:	9203      	str	r2, [sp, #12]
 8013e26:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013e2a:	3402      	adds	r4, #2
 8013e2c:	9305      	str	r3, [sp, #20]
 8013e2e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013f04 <_vfiprintf_r+0x22c>
 8013e32:	7821      	ldrb	r1, [r4, #0]
 8013e34:	2203      	movs	r2, #3
 8013e36:	4650      	mov	r0, sl
 8013e38:	f7f1 ff52 	bl	8005ce0 <memchr>
 8013e3c:	b138      	cbz	r0, 8013e4e <_vfiprintf_r+0x176>
 8013e3e:	9b04      	ldr	r3, [sp, #16]
 8013e40:	eba0 000a 	sub.w	r0, r0, sl
 8013e44:	2240      	movs	r2, #64	@ 0x40
 8013e46:	4082      	lsls	r2, r0
 8013e48:	4313      	orrs	r3, r2
 8013e4a:	3401      	adds	r4, #1
 8013e4c:	9304      	str	r3, [sp, #16]
 8013e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e52:	4829      	ldr	r0, [pc, #164]	@ (8013ef8 <_vfiprintf_r+0x220>)
 8013e54:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013e58:	2206      	movs	r2, #6
 8013e5a:	f7f1 ff41 	bl	8005ce0 <memchr>
 8013e5e:	2800      	cmp	r0, #0
 8013e60:	d03f      	beq.n	8013ee2 <_vfiprintf_r+0x20a>
 8013e62:	4b26      	ldr	r3, [pc, #152]	@ (8013efc <_vfiprintf_r+0x224>)
 8013e64:	bb1b      	cbnz	r3, 8013eae <_vfiprintf_r+0x1d6>
 8013e66:	9b03      	ldr	r3, [sp, #12]
 8013e68:	3307      	adds	r3, #7
 8013e6a:	f023 0307 	bic.w	r3, r3, #7
 8013e6e:	3308      	adds	r3, #8
 8013e70:	9303      	str	r3, [sp, #12]
 8013e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e74:	443b      	add	r3, r7
 8013e76:	9309      	str	r3, [sp, #36]	@ 0x24
 8013e78:	e76a      	b.n	8013d50 <_vfiprintf_r+0x78>
 8013e7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8013e7e:	460c      	mov	r4, r1
 8013e80:	2001      	movs	r0, #1
 8013e82:	e7a8      	b.n	8013dd6 <_vfiprintf_r+0xfe>
 8013e84:	2300      	movs	r3, #0
 8013e86:	3401      	adds	r4, #1
 8013e88:	9305      	str	r3, [sp, #20]
 8013e8a:	4619      	mov	r1, r3
 8013e8c:	f04f 0c0a 	mov.w	ip, #10
 8013e90:	4620      	mov	r0, r4
 8013e92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013e96:	3a30      	subs	r2, #48	@ 0x30
 8013e98:	2a09      	cmp	r2, #9
 8013e9a:	d903      	bls.n	8013ea4 <_vfiprintf_r+0x1cc>
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d0c6      	beq.n	8013e2e <_vfiprintf_r+0x156>
 8013ea0:	9105      	str	r1, [sp, #20]
 8013ea2:	e7c4      	b.n	8013e2e <_vfiprintf_r+0x156>
 8013ea4:	fb0c 2101 	mla	r1, ip, r1, r2
 8013ea8:	4604      	mov	r4, r0
 8013eaa:	2301      	movs	r3, #1
 8013eac:	e7f0      	b.n	8013e90 <_vfiprintf_r+0x1b8>
 8013eae:	ab03      	add	r3, sp, #12
 8013eb0:	9300      	str	r3, [sp, #0]
 8013eb2:	462a      	mov	r2, r5
 8013eb4:	4b12      	ldr	r3, [pc, #72]	@ (8013f00 <_vfiprintf_r+0x228>)
 8013eb6:	a904      	add	r1, sp, #16
 8013eb8:	4630      	mov	r0, r6
 8013eba:	f3af 8000 	nop.w
 8013ebe:	4607      	mov	r7, r0
 8013ec0:	1c78      	adds	r0, r7, #1
 8013ec2:	d1d6      	bne.n	8013e72 <_vfiprintf_r+0x19a>
 8013ec4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013ec6:	07d9      	lsls	r1, r3, #31
 8013ec8:	d405      	bmi.n	8013ed6 <_vfiprintf_r+0x1fe>
 8013eca:	89ab      	ldrh	r3, [r5, #12]
 8013ecc:	059a      	lsls	r2, r3, #22
 8013ece:	d402      	bmi.n	8013ed6 <_vfiprintf_r+0x1fe>
 8013ed0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013ed2:	f7ff fd1d 	bl	8013910 <__retarget_lock_release_recursive>
 8013ed6:	89ab      	ldrh	r3, [r5, #12]
 8013ed8:	065b      	lsls	r3, r3, #25
 8013eda:	f53f af1f 	bmi.w	8013d1c <_vfiprintf_r+0x44>
 8013ede:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013ee0:	e71e      	b.n	8013d20 <_vfiprintf_r+0x48>
 8013ee2:	ab03      	add	r3, sp, #12
 8013ee4:	9300      	str	r3, [sp, #0]
 8013ee6:	462a      	mov	r2, r5
 8013ee8:	4b05      	ldr	r3, [pc, #20]	@ (8013f00 <_vfiprintf_r+0x228>)
 8013eea:	a904      	add	r1, sp, #16
 8013eec:	4630      	mov	r0, r6
 8013eee:	f000 f879 	bl	8013fe4 <_printf_i>
 8013ef2:	e7e4      	b.n	8013ebe <_vfiprintf_r+0x1e6>
 8013ef4:	08014fc3 	.word	0x08014fc3
 8013ef8:	08014fcd 	.word	0x08014fcd
 8013efc:	00000000 	.word	0x00000000
 8013f00:	08013cb3 	.word	0x08013cb3
 8013f04:	08014fc9 	.word	0x08014fc9

08013f08 <_printf_common>:
 8013f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f0c:	4616      	mov	r6, r2
 8013f0e:	4698      	mov	r8, r3
 8013f10:	688a      	ldr	r2, [r1, #8]
 8013f12:	690b      	ldr	r3, [r1, #16]
 8013f14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013f18:	4293      	cmp	r3, r2
 8013f1a:	bfb8      	it	lt
 8013f1c:	4613      	movlt	r3, r2
 8013f1e:	6033      	str	r3, [r6, #0]
 8013f20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013f24:	4607      	mov	r7, r0
 8013f26:	460c      	mov	r4, r1
 8013f28:	b10a      	cbz	r2, 8013f2e <_printf_common+0x26>
 8013f2a:	3301      	adds	r3, #1
 8013f2c:	6033      	str	r3, [r6, #0]
 8013f2e:	6823      	ldr	r3, [r4, #0]
 8013f30:	0699      	lsls	r1, r3, #26
 8013f32:	bf42      	ittt	mi
 8013f34:	6833      	ldrmi	r3, [r6, #0]
 8013f36:	3302      	addmi	r3, #2
 8013f38:	6033      	strmi	r3, [r6, #0]
 8013f3a:	6825      	ldr	r5, [r4, #0]
 8013f3c:	f015 0506 	ands.w	r5, r5, #6
 8013f40:	d106      	bne.n	8013f50 <_printf_common+0x48>
 8013f42:	f104 0a19 	add.w	sl, r4, #25
 8013f46:	68e3      	ldr	r3, [r4, #12]
 8013f48:	6832      	ldr	r2, [r6, #0]
 8013f4a:	1a9b      	subs	r3, r3, r2
 8013f4c:	42ab      	cmp	r3, r5
 8013f4e:	dc26      	bgt.n	8013f9e <_printf_common+0x96>
 8013f50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013f54:	6822      	ldr	r2, [r4, #0]
 8013f56:	3b00      	subs	r3, #0
 8013f58:	bf18      	it	ne
 8013f5a:	2301      	movne	r3, #1
 8013f5c:	0692      	lsls	r2, r2, #26
 8013f5e:	d42b      	bmi.n	8013fb8 <_printf_common+0xb0>
 8013f60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013f64:	4641      	mov	r1, r8
 8013f66:	4638      	mov	r0, r7
 8013f68:	47c8      	blx	r9
 8013f6a:	3001      	adds	r0, #1
 8013f6c:	d01e      	beq.n	8013fac <_printf_common+0xa4>
 8013f6e:	6823      	ldr	r3, [r4, #0]
 8013f70:	6922      	ldr	r2, [r4, #16]
 8013f72:	f003 0306 	and.w	r3, r3, #6
 8013f76:	2b04      	cmp	r3, #4
 8013f78:	bf02      	ittt	eq
 8013f7a:	68e5      	ldreq	r5, [r4, #12]
 8013f7c:	6833      	ldreq	r3, [r6, #0]
 8013f7e:	1aed      	subeq	r5, r5, r3
 8013f80:	68a3      	ldr	r3, [r4, #8]
 8013f82:	bf0c      	ite	eq
 8013f84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013f88:	2500      	movne	r5, #0
 8013f8a:	4293      	cmp	r3, r2
 8013f8c:	bfc4      	itt	gt
 8013f8e:	1a9b      	subgt	r3, r3, r2
 8013f90:	18ed      	addgt	r5, r5, r3
 8013f92:	2600      	movs	r6, #0
 8013f94:	341a      	adds	r4, #26
 8013f96:	42b5      	cmp	r5, r6
 8013f98:	d11a      	bne.n	8013fd0 <_printf_common+0xc8>
 8013f9a:	2000      	movs	r0, #0
 8013f9c:	e008      	b.n	8013fb0 <_printf_common+0xa8>
 8013f9e:	2301      	movs	r3, #1
 8013fa0:	4652      	mov	r2, sl
 8013fa2:	4641      	mov	r1, r8
 8013fa4:	4638      	mov	r0, r7
 8013fa6:	47c8      	blx	r9
 8013fa8:	3001      	adds	r0, #1
 8013faa:	d103      	bne.n	8013fb4 <_printf_common+0xac>
 8013fac:	f04f 30ff 	mov.w	r0, #4294967295
 8013fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013fb4:	3501      	adds	r5, #1
 8013fb6:	e7c6      	b.n	8013f46 <_printf_common+0x3e>
 8013fb8:	18e1      	adds	r1, r4, r3
 8013fba:	1c5a      	adds	r2, r3, #1
 8013fbc:	2030      	movs	r0, #48	@ 0x30
 8013fbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013fc2:	4422      	add	r2, r4
 8013fc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013fc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013fcc:	3302      	adds	r3, #2
 8013fce:	e7c7      	b.n	8013f60 <_printf_common+0x58>
 8013fd0:	2301      	movs	r3, #1
 8013fd2:	4622      	mov	r2, r4
 8013fd4:	4641      	mov	r1, r8
 8013fd6:	4638      	mov	r0, r7
 8013fd8:	47c8      	blx	r9
 8013fda:	3001      	adds	r0, #1
 8013fdc:	d0e6      	beq.n	8013fac <_printf_common+0xa4>
 8013fde:	3601      	adds	r6, #1
 8013fe0:	e7d9      	b.n	8013f96 <_printf_common+0x8e>
	...

08013fe4 <_printf_i>:
 8013fe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013fe8:	7e0f      	ldrb	r7, [r1, #24]
 8013fea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013fec:	2f78      	cmp	r7, #120	@ 0x78
 8013fee:	4691      	mov	r9, r2
 8013ff0:	4680      	mov	r8, r0
 8013ff2:	460c      	mov	r4, r1
 8013ff4:	469a      	mov	sl, r3
 8013ff6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013ffa:	d807      	bhi.n	801400c <_printf_i+0x28>
 8013ffc:	2f62      	cmp	r7, #98	@ 0x62
 8013ffe:	d80a      	bhi.n	8014016 <_printf_i+0x32>
 8014000:	2f00      	cmp	r7, #0
 8014002:	f000 80d1 	beq.w	80141a8 <_printf_i+0x1c4>
 8014006:	2f58      	cmp	r7, #88	@ 0x58
 8014008:	f000 80b8 	beq.w	801417c <_printf_i+0x198>
 801400c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014010:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014014:	e03a      	b.n	801408c <_printf_i+0xa8>
 8014016:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801401a:	2b15      	cmp	r3, #21
 801401c:	d8f6      	bhi.n	801400c <_printf_i+0x28>
 801401e:	a101      	add	r1, pc, #4	@ (adr r1, 8014024 <_printf_i+0x40>)
 8014020:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014024:	0801407d 	.word	0x0801407d
 8014028:	08014091 	.word	0x08014091
 801402c:	0801400d 	.word	0x0801400d
 8014030:	0801400d 	.word	0x0801400d
 8014034:	0801400d 	.word	0x0801400d
 8014038:	0801400d 	.word	0x0801400d
 801403c:	08014091 	.word	0x08014091
 8014040:	0801400d 	.word	0x0801400d
 8014044:	0801400d 	.word	0x0801400d
 8014048:	0801400d 	.word	0x0801400d
 801404c:	0801400d 	.word	0x0801400d
 8014050:	0801418f 	.word	0x0801418f
 8014054:	080140bb 	.word	0x080140bb
 8014058:	08014149 	.word	0x08014149
 801405c:	0801400d 	.word	0x0801400d
 8014060:	0801400d 	.word	0x0801400d
 8014064:	080141b1 	.word	0x080141b1
 8014068:	0801400d 	.word	0x0801400d
 801406c:	080140bb 	.word	0x080140bb
 8014070:	0801400d 	.word	0x0801400d
 8014074:	0801400d 	.word	0x0801400d
 8014078:	08014151 	.word	0x08014151
 801407c:	6833      	ldr	r3, [r6, #0]
 801407e:	1d1a      	adds	r2, r3, #4
 8014080:	681b      	ldr	r3, [r3, #0]
 8014082:	6032      	str	r2, [r6, #0]
 8014084:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014088:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801408c:	2301      	movs	r3, #1
 801408e:	e09c      	b.n	80141ca <_printf_i+0x1e6>
 8014090:	6833      	ldr	r3, [r6, #0]
 8014092:	6820      	ldr	r0, [r4, #0]
 8014094:	1d19      	adds	r1, r3, #4
 8014096:	6031      	str	r1, [r6, #0]
 8014098:	0606      	lsls	r6, r0, #24
 801409a:	d501      	bpl.n	80140a0 <_printf_i+0xbc>
 801409c:	681d      	ldr	r5, [r3, #0]
 801409e:	e003      	b.n	80140a8 <_printf_i+0xc4>
 80140a0:	0645      	lsls	r5, r0, #25
 80140a2:	d5fb      	bpl.n	801409c <_printf_i+0xb8>
 80140a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80140a8:	2d00      	cmp	r5, #0
 80140aa:	da03      	bge.n	80140b4 <_printf_i+0xd0>
 80140ac:	232d      	movs	r3, #45	@ 0x2d
 80140ae:	426d      	negs	r5, r5
 80140b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80140b4:	4858      	ldr	r0, [pc, #352]	@ (8014218 <_printf_i+0x234>)
 80140b6:	230a      	movs	r3, #10
 80140b8:	e011      	b.n	80140de <_printf_i+0xfa>
 80140ba:	6821      	ldr	r1, [r4, #0]
 80140bc:	6833      	ldr	r3, [r6, #0]
 80140be:	0608      	lsls	r0, r1, #24
 80140c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80140c4:	d402      	bmi.n	80140cc <_printf_i+0xe8>
 80140c6:	0649      	lsls	r1, r1, #25
 80140c8:	bf48      	it	mi
 80140ca:	b2ad      	uxthmi	r5, r5
 80140cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80140ce:	4852      	ldr	r0, [pc, #328]	@ (8014218 <_printf_i+0x234>)
 80140d0:	6033      	str	r3, [r6, #0]
 80140d2:	bf14      	ite	ne
 80140d4:	230a      	movne	r3, #10
 80140d6:	2308      	moveq	r3, #8
 80140d8:	2100      	movs	r1, #0
 80140da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80140de:	6866      	ldr	r6, [r4, #4]
 80140e0:	60a6      	str	r6, [r4, #8]
 80140e2:	2e00      	cmp	r6, #0
 80140e4:	db05      	blt.n	80140f2 <_printf_i+0x10e>
 80140e6:	6821      	ldr	r1, [r4, #0]
 80140e8:	432e      	orrs	r6, r5
 80140ea:	f021 0104 	bic.w	r1, r1, #4
 80140ee:	6021      	str	r1, [r4, #0]
 80140f0:	d04b      	beq.n	801418a <_printf_i+0x1a6>
 80140f2:	4616      	mov	r6, r2
 80140f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80140f8:	fb03 5711 	mls	r7, r3, r1, r5
 80140fc:	5dc7      	ldrb	r7, [r0, r7]
 80140fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014102:	462f      	mov	r7, r5
 8014104:	42bb      	cmp	r3, r7
 8014106:	460d      	mov	r5, r1
 8014108:	d9f4      	bls.n	80140f4 <_printf_i+0x110>
 801410a:	2b08      	cmp	r3, #8
 801410c:	d10b      	bne.n	8014126 <_printf_i+0x142>
 801410e:	6823      	ldr	r3, [r4, #0]
 8014110:	07df      	lsls	r7, r3, #31
 8014112:	d508      	bpl.n	8014126 <_printf_i+0x142>
 8014114:	6923      	ldr	r3, [r4, #16]
 8014116:	6861      	ldr	r1, [r4, #4]
 8014118:	4299      	cmp	r1, r3
 801411a:	bfde      	ittt	le
 801411c:	2330      	movle	r3, #48	@ 0x30
 801411e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014122:	f106 36ff 	addle.w	r6, r6, #4294967295
 8014126:	1b92      	subs	r2, r2, r6
 8014128:	6122      	str	r2, [r4, #16]
 801412a:	f8cd a000 	str.w	sl, [sp]
 801412e:	464b      	mov	r3, r9
 8014130:	aa03      	add	r2, sp, #12
 8014132:	4621      	mov	r1, r4
 8014134:	4640      	mov	r0, r8
 8014136:	f7ff fee7 	bl	8013f08 <_printf_common>
 801413a:	3001      	adds	r0, #1
 801413c:	d14a      	bne.n	80141d4 <_printf_i+0x1f0>
 801413e:	f04f 30ff 	mov.w	r0, #4294967295
 8014142:	b004      	add	sp, #16
 8014144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014148:	6823      	ldr	r3, [r4, #0]
 801414a:	f043 0320 	orr.w	r3, r3, #32
 801414e:	6023      	str	r3, [r4, #0]
 8014150:	4832      	ldr	r0, [pc, #200]	@ (801421c <_printf_i+0x238>)
 8014152:	2778      	movs	r7, #120	@ 0x78
 8014154:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8014158:	6823      	ldr	r3, [r4, #0]
 801415a:	6831      	ldr	r1, [r6, #0]
 801415c:	061f      	lsls	r7, r3, #24
 801415e:	f851 5b04 	ldr.w	r5, [r1], #4
 8014162:	d402      	bmi.n	801416a <_printf_i+0x186>
 8014164:	065f      	lsls	r7, r3, #25
 8014166:	bf48      	it	mi
 8014168:	b2ad      	uxthmi	r5, r5
 801416a:	6031      	str	r1, [r6, #0]
 801416c:	07d9      	lsls	r1, r3, #31
 801416e:	bf44      	itt	mi
 8014170:	f043 0320 	orrmi.w	r3, r3, #32
 8014174:	6023      	strmi	r3, [r4, #0]
 8014176:	b11d      	cbz	r5, 8014180 <_printf_i+0x19c>
 8014178:	2310      	movs	r3, #16
 801417a:	e7ad      	b.n	80140d8 <_printf_i+0xf4>
 801417c:	4826      	ldr	r0, [pc, #152]	@ (8014218 <_printf_i+0x234>)
 801417e:	e7e9      	b.n	8014154 <_printf_i+0x170>
 8014180:	6823      	ldr	r3, [r4, #0]
 8014182:	f023 0320 	bic.w	r3, r3, #32
 8014186:	6023      	str	r3, [r4, #0]
 8014188:	e7f6      	b.n	8014178 <_printf_i+0x194>
 801418a:	4616      	mov	r6, r2
 801418c:	e7bd      	b.n	801410a <_printf_i+0x126>
 801418e:	6833      	ldr	r3, [r6, #0]
 8014190:	6825      	ldr	r5, [r4, #0]
 8014192:	6961      	ldr	r1, [r4, #20]
 8014194:	1d18      	adds	r0, r3, #4
 8014196:	6030      	str	r0, [r6, #0]
 8014198:	062e      	lsls	r6, r5, #24
 801419a:	681b      	ldr	r3, [r3, #0]
 801419c:	d501      	bpl.n	80141a2 <_printf_i+0x1be>
 801419e:	6019      	str	r1, [r3, #0]
 80141a0:	e002      	b.n	80141a8 <_printf_i+0x1c4>
 80141a2:	0668      	lsls	r0, r5, #25
 80141a4:	d5fb      	bpl.n	801419e <_printf_i+0x1ba>
 80141a6:	8019      	strh	r1, [r3, #0]
 80141a8:	2300      	movs	r3, #0
 80141aa:	6123      	str	r3, [r4, #16]
 80141ac:	4616      	mov	r6, r2
 80141ae:	e7bc      	b.n	801412a <_printf_i+0x146>
 80141b0:	6833      	ldr	r3, [r6, #0]
 80141b2:	1d1a      	adds	r2, r3, #4
 80141b4:	6032      	str	r2, [r6, #0]
 80141b6:	681e      	ldr	r6, [r3, #0]
 80141b8:	6862      	ldr	r2, [r4, #4]
 80141ba:	2100      	movs	r1, #0
 80141bc:	4630      	mov	r0, r6
 80141be:	f7f1 fd8f 	bl	8005ce0 <memchr>
 80141c2:	b108      	cbz	r0, 80141c8 <_printf_i+0x1e4>
 80141c4:	1b80      	subs	r0, r0, r6
 80141c6:	6060      	str	r0, [r4, #4]
 80141c8:	6863      	ldr	r3, [r4, #4]
 80141ca:	6123      	str	r3, [r4, #16]
 80141cc:	2300      	movs	r3, #0
 80141ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80141d2:	e7aa      	b.n	801412a <_printf_i+0x146>
 80141d4:	6923      	ldr	r3, [r4, #16]
 80141d6:	4632      	mov	r2, r6
 80141d8:	4649      	mov	r1, r9
 80141da:	4640      	mov	r0, r8
 80141dc:	47d0      	blx	sl
 80141de:	3001      	adds	r0, #1
 80141e0:	d0ad      	beq.n	801413e <_printf_i+0x15a>
 80141e2:	6823      	ldr	r3, [r4, #0]
 80141e4:	079b      	lsls	r3, r3, #30
 80141e6:	d413      	bmi.n	8014210 <_printf_i+0x22c>
 80141e8:	68e0      	ldr	r0, [r4, #12]
 80141ea:	9b03      	ldr	r3, [sp, #12]
 80141ec:	4298      	cmp	r0, r3
 80141ee:	bfb8      	it	lt
 80141f0:	4618      	movlt	r0, r3
 80141f2:	e7a6      	b.n	8014142 <_printf_i+0x15e>
 80141f4:	2301      	movs	r3, #1
 80141f6:	4632      	mov	r2, r6
 80141f8:	4649      	mov	r1, r9
 80141fa:	4640      	mov	r0, r8
 80141fc:	47d0      	blx	sl
 80141fe:	3001      	adds	r0, #1
 8014200:	d09d      	beq.n	801413e <_printf_i+0x15a>
 8014202:	3501      	adds	r5, #1
 8014204:	68e3      	ldr	r3, [r4, #12]
 8014206:	9903      	ldr	r1, [sp, #12]
 8014208:	1a5b      	subs	r3, r3, r1
 801420a:	42ab      	cmp	r3, r5
 801420c:	dcf2      	bgt.n	80141f4 <_printf_i+0x210>
 801420e:	e7eb      	b.n	80141e8 <_printf_i+0x204>
 8014210:	2500      	movs	r5, #0
 8014212:	f104 0619 	add.w	r6, r4, #25
 8014216:	e7f5      	b.n	8014204 <_printf_i+0x220>
 8014218:	08014fd4 	.word	0x08014fd4
 801421c:	08014fe5 	.word	0x08014fe5

08014220 <__sflush_r>:
 8014220:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014228:	0716      	lsls	r6, r2, #28
 801422a:	4605      	mov	r5, r0
 801422c:	460c      	mov	r4, r1
 801422e:	d454      	bmi.n	80142da <__sflush_r+0xba>
 8014230:	684b      	ldr	r3, [r1, #4]
 8014232:	2b00      	cmp	r3, #0
 8014234:	dc02      	bgt.n	801423c <__sflush_r+0x1c>
 8014236:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014238:	2b00      	cmp	r3, #0
 801423a:	dd48      	ble.n	80142ce <__sflush_r+0xae>
 801423c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801423e:	2e00      	cmp	r6, #0
 8014240:	d045      	beq.n	80142ce <__sflush_r+0xae>
 8014242:	2300      	movs	r3, #0
 8014244:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014248:	682f      	ldr	r7, [r5, #0]
 801424a:	6a21      	ldr	r1, [r4, #32]
 801424c:	602b      	str	r3, [r5, #0]
 801424e:	d030      	beq.n	80142b2 <__sflush_r+0x92>
 8014250:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014252:	89a3      	ldrh	r3, [r4, #12]
 8014254:	0759      	lsls	r1, r3, #29
 8014256:	d505      	bpl.n	8014264 <__sflush_r+0x44>
 8014258:	6863      	ldr	r3, [r4, #4]
 801425a:	1ad2      	subs	r2, r2, r3
 801425c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801425e:	b10b      	cbz	r3, 8014264 <__sflush_r+0x44>
 8014260:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014262:	1ad2      	subs	r2, r2, r3
 8014264:	2300      	movs	r3, #0
 8014266:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014268:	6a21      	ldr	r1, [r4, #32]
 801426a:	4628      	mov	r0, r5
 801426c:	47b0      	blx	r6
 801426e:	1c43      	adds	r3, r0, #1
 8014270:	89a3      	ldrh	r3, [r4, #12]
 8014272:	d106      	bne.n	8014282 <__sflush_r+0x62>
 8014274:	6829      	ldr	r1, [r5, #0]
 8014276:	291d      	cmp	r1, #29
 8014278:	d82b      	bhi.n	80142d2 <__sflush_r+0xb2>
 801427a:	4a2a      	ldr	r2, [pc, #168]	@ (8014324 <__sflush_r+0x104>)
 801427c:	40ca      	lsrs	r2, r1
 801427e:	07d6      	lsls	r6, r2, #31
 8014280:	d527      	bpl.n	80142d2 <__sflush_r+0xb2>
 8014282:	2200      	movs	r2, #0
 8014284:	6062      	str	r2, [r4, #4]
 8014286:	04d9      	lsls	r1, r3, #19
 8014288:	6922      	ldr	r2, [r4, #16]
 801428a:	6022      	str	r2, [r4, #0]
 801428c:	d504      	bpl.n	8014298 <__sflush_r+0x78>
 801428e:	1c42      	adds	r2, r0, #1
 8014290:	d101      	bne.n	8014296 <__sflush_r+0x76>
 8014292:	682b      	ldr	r3, [r5, #0]
 8014294:	b903      	cbnz	r3, 8014298 <__sflush_r+0x78>
 8014296:	6560      	str	r0, [r4, #84]	@ 0x54
 8014298:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801429a:	602f      	str	r7, [r5, #0]
 801429c:	b1b9      	cbz	r1, 80142ce <__sflush_r+0xae>
 801429e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80142a2:	4299      	cmp	r1, r3
 80142a4:	d002      	beq.n	80142ac <__sflush_r+0x8c>
 80142a6:	4628      	mov	r0, r5
 80142a8:	f7ff fb4a 	bl	8013940 <_free_r>
 80142ac:	2300      	movs	r3, #0
 80142ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80142b0:	e00d      	b.n	80142ce <__sflush_r+0xae>
 80142b2:	2301      	movs	r3, #1
 80142b4:	4628      	mov	r0, r5
 80142b6:	47b0      	blx	r6
 80142b8:	4602      	mov	r2, r0
 80142ba:	1c50      	adds	r0, r2, #1
 80142bc:	d1c9      	bne.n	8014252 <__sflush_r+0x32>
 80142be:	682b      	ldr	r3, [r5, #0]
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	d0c6      	beq.n	8014252 <__sflush_r+0x32>
 80142c4:	2b1d      	cmp	r3, #29
 80142c6:	d001      	beq.n	80142cc <__sflush_r+0xac>
 80142c8:	2b16      	cmp	r3, #22
 80142ca:	d11e      	bne.n	801430a <__sflush_r+0xea>
 80142cc:	602f      	str	r7, [r5, #0]
 80142ce:	2000      	movs	r0, #0
 80142d0:	e022      	b.n	8014318 <__sflush_r+0xf8>
 80142d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80142d6:	b21b      	sxth	r3, r3
 80142d8:	e01b      	b.n	8014312 <__sflush_r+0xf2>
 80142da:	690f      	ldr	r7, [r1, #16]
 80142dc:	2f00      	cmp	r7, #0
 80142de:	d0f6      	beq.n	80142ce <__sflush_r+0xae>
 80142e0:	0793      	lsls	r3, r2, #30
 80142e2:	680e      	ldr	r6, [r1, #0]
 80142e4:	bf08      	it	eq
 80142e6:	694b      	ldreq	r3, [r1, #20]
 80142e8:	600f      	str	r7, [r1, #0]
 80142ea:	bf18      	it	ne
 80142ec:	2300      	movne	r3, #0
 80142ee:	eba6 0807 	sub.w	r8, r6, r7
 80142f2:	608b      	str	r3, [r1, #8]
 80142f4:	f1b8 0f00 	cmp.w	r8, #0
 80142f8:	dde9      	ble.n	80142ce <__sflush_r+0xae>
 80142fa:	6a21      	ldr	r1, [r4, #32]
 80142fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80142fe:	4643      	mov	r3, r8
 8014300:	463a      	mov	r2, r7
 8014302:	4628      	mov	r0, r5
 8014304:	47b0      	blx	r6
 8014306:	2800      	cmp	r0, #0
 8014308:	dc08      	bgt.n	801431c <__sflush_r+0xfc>
 801430a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801430e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014312:	81a3      	strh	r3, [r4, #12]
 8014314:	f04f 30ff 	mov.w	r0, #4294967295
 8014318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801431c:	4407      	add	r7, r0
 801431e:	eba8 0800 	sub.w	r8, r8, r0
 8014322:	e7e7      	b.n	80142f4 <__sflush_r+0xd4>
 8014324:	20400001 	.word	0x20400001

08014328 <_fflush_r>:
 8014328:	b538      	push	{r3, r4, r5, lr}
 801432a:	690b      	ldr	r3, [r1, #16]
 801432c:	4605      	mov	r5, r0
 801432e:	460c      	mov	r4, r1
 8014330:	b913      	cbnz	r3, 8014338 <_fflush_r+0x10>
 8014332:	2500      	movs	r5, #0
 8014334:	4628      	mov	r0, r5
 8014336:	bd38      	pop	{r3, r4, r5, pc}
 8014338:	b118      	cbz	r0, 8014342 <_fflush_r+0x1a>
 801433a:	6a03      	ldr	r3, [r0, #32]
 801433c:	b90b      	cbnz	r3, 8014342 <_fflush_r+0x1a>
 801433e:	f7ff f91d 	bl	801357c <__sinit>
 8014342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014346:	2b00      	cmp	r3, #0
 8014348:	d0f3      	beq.n	8014332 <_fflush_r+0xa>
 801434a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801434c:	07d0      	lsls	r0, r2, #31
 801434e:	d404      	bmi.n	801435a <_fflush_r+0x32>
 8014350:	0599      	lsls	r1, r3, #22
 8014352:	d402      	bmi.n	801435a <_fflush_r+0x32>
 8014354:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014356:	f7ff fada 	bl	801390e <__retarget_lock_acquire_recursive>
 801435a:	4628      	mov	r0, r5
 801435c:	4621      	mov	r1, r4
 801435e:	f7ff ff5f 	bl	8014220 <__sflush_r>
 8014362:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014364:	07da      	lsls	r2, r3, #31
 8014366:	4605      	mov	r5, r0
 8014368:	d4e4      	bmi.n	8014334 <_fflush_r+0xc>
 801436a:	89a3      	ldrh	r3, [r4, #12]
 801436c:	059b      	lsls	r3, r3, #22
 801436e:	d4e1      	bmi.n	8014334 <_fflush_r+0xc>
 8014370:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014372:	f7ff facd 	bl	8013910 <__retarget_lock_release_recursive>
 8014376:	e7dd      	b.n	8014334 <_fflush_r+0xc>

08014378 <__swbuf_r>:
 8014378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801437a:	460e      	mov	r6, r1
 801437c:	4614      	mov	r4, r2
 801437e:	4605      	mov	r5, r0
 8014380:	b118      	cbz	r0, 801438a <__swbuf_r+0x12>
 8014382:	6a03      	ldr	r3, [r0, #32]
 8014384:	b90b      	cbnz	r3, 801438a <__swbuf_r+0x12>
 8014386:	f7ff f8f9 	bl	801357c <__sinit>
 801438a:	69a3      	ldr	r3, [r4, #24]
 801438c:	60a3      	str	r3, [r4, #8]
 801438e:	89a3      	ldrh	r3, [r4, #12]
 8014390:	071a      	lsls	r2, r3, #28
 8014392:	d501      	bpl.n	8014398 <__swbuf_r+0x20>
 8014394:	6923      	ldr	r3, [r4, #16]
 8014396:	b943      	cbnz	r3, 80143aa <__swbuf_r+0x32>
 8014398:	4621      	mov	r1, r4
 801439a:	4628      	mov	r0, r5
 801439c:	f000 f82a 	bl	80143f4 <__swsetup_r>
 80143a0:	b118      	cbz	r0, 80143aa <__swbuf_r+0x32>
 80143a2:	f04f 37ff 	mov.w	r7, #4294967295
 80143a6:	4638      	mov	r0, r7
 80143a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80143aa:	6823      	ldr	r3, [r4, #0]
 80143ac:	6922      	ldr	r2, [r4, #16]
 80143ae:	1a98      	subs	r0, r3, r2
 80143b0:	6963      	ldr	r3, [r4, #20]
 80143b2:	b2f6      	uxtb	r6, r6
 80143b4:	4283      	cmp	r3, r0
 80143b6:	4637      	mov	r7, r6
 80143b8:	dc05      	bgt.n	80143c6 <__swbuf_r+0x4e>
 80143ba:	4621      	mov	r1, r4
 80143bc:	4628      	mov	r0, r5
 80143be:	f7ff ffb3 	bl	8014328 <_fflush_r>
 80143c2:	2800      	cmp	r0, #0
 80143c4:	d1ed      	bne.n	80143a2 <__swbuf_r+0x2a>
 80143c6:	68a3      	ldr	r3, [r4, #8]
 80143c8:	3b01      	subs	r3, #1
 80143ca:	60a3      	str	r3, [r4, #8]
 80143cc:	6823      	ldr	r3, [r4, #0]
 80143ce:	1c5a      	adds	r2, r3, #1
 80143d0:	6022      	str	r2, [r4, #0]
 80143d2:	701e      	strb	r6, [r3, #0]
 80143d4:	6962      	ldr	r2, [r4, #20]
 80143d6:	1c43      	adds	r3, r0, #1
 80143d8:	429a      	cmp	r2, r3
 80143da:	d004      	beq.n	80143e6 <__swbuf_r+0x6e>
 80143dc:	89a3      	ldrh	r3, [r4, #12]
 80143de:	07db      	lsls	r3, r3, #31
 80143e0:	d5e1      	bpl.n	80143a6 <__swbuf_r+0x2e>
 80143e2:	2e0a      	cmp	r6, #10
 80143e4:	d1df      	bne.n	80143a6 <__swbuf_r+0x2e>
 80143e6:	4621      	mov	r1, r4
 80143e8:	4628      	mov	r0, r5
 80143ea:	f7ff ff9d 	bl	8014328 <_fflush_r>
 80143ee:	2800      	cmp	r0, #0
 80143f0:	d0d9      	beq.n	80143a6 <__swbuf_r+0x2e>
 80143f2:	e7d6      	b.n	80143a2 <__swbuf_r+0x2a>

080143f4 <__swsetup_r>:
 80143f4:	b538      	push	{r3, r4, r5, lr}
 80143f6:	4b29      	ldr	r3, [pc, #164]	@ (801449c <__swsetup_r+0xa8>)
 80143f8:	4605      	mov	r5, r0
 80143fa:	6818      	ldr	r0, [r3, #0]
 80143fc:	460c      	mov	r4, r1
 80143fe:	b118      	cbz	r0, 8014408 <__swsetup_r+0x14>
 8014400:	6a03      	ldr	r3, [r0, #32]
 8014402:	b90b      	cbnz	r3, 8014408 <__swsetup_r+0x14>
 8014404:	f7ff f8ba 	bl	801357c <__sinit>
 8014408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801440c:	0719      	lsls	r1, r3, #28
 801440e:	d422      	bmi.n	8014456 <__swsetup_r+0x62>
 8014410:	06da      	lsls	r2, r3, #27
 8014412:	d407      	bmi.n	8014424 <__swsetup_r+0x30>
 8014414:	2209      	movs	r2, #9
 8014416:	602a      	str	r2, [r5, #0]
 8014418:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801441c:	81a3      	strh	r3, [r4, #12]
 801441e:	f04f 30ff 	mov.w	r0, #4294967295
 8014422:	e033      	b.n	801448c <__swsetup_r+0x98>
 8014424:	0758      	lsls	r0, r3, #29
 8014426:	d512      	bpl.n	801444e <__swsetup_r+0x5a>
 8014428:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801442a:	b141      	cbz	r1, 801443e <__swsetup_r+0x4a>
 801442c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014430:	4299      	cmp	r1, r3
 8014432:	d002      	beq.n	801443a <__swsetup_r+0x46>
 8014434:	4628      	mov	r0, r5
 8014436:	f7ff fa83 	bl	8013940 <_free_r>
 801443a:	2300      	movs	r3, #0
 801443c:	6363      	str	r3, [r4, #52]	@ 0x34
 801443e:	89a3      	ldrh	r3, [r4, #12]
 8014440:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014444:	81a3      	strh	r3, [r4, #12]
 8014446:	2300      	movs	r3, #0
 8014448:	6063      	str	r3, [r4, #4]
 801444a:	6923      	ldr	r3, [r4, #16]
 801444c:	6023      	str	r3, [r4, #0]
 801444e:	89a3      	ldrh	r3, [r4, #12]
 8014450:	f043 0308 	orr.w	r3, r3, #8
 8014454:	81a3      	strh	r3, [r4, #12]
 8014456:	6923      	ldr	r3, [r4, #16]
 8014458:	b94b      	cbnz	r3, 801446e <__swsetup_r+0x7a>
 801445a:	89a3      	ldrh	r3, [r4, #12]
 801445c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014460:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014464:	d003      	beq.n	801446e <__swsetup_r+0x7a>
 8014466:	4621      	mov	r1, r4
 8014468:	4628      	mov	r0, r5
 801446a:	f000 f8cb 	bl	8014604 <__smakebuf_r>
 801446e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014472:	f013 0201 	ands.w	r2, r3, #1
 8014476:	d00a      	beq.n	801448e <__swsetup_r+0x9a>
 8014478:	2200      	movs	r2, #0
 801447a:	60a2      	str	r2, [r4, #8]
 801447c:	6962      	ldr	r2, [r4, #20]
 801447e:	4252      	negs	r2, r2
 8014480:	61a2      	str	r2, [r4, #24]
 8014482:	6922      	ldr	r2, [r4, #16]
 8014484:	b942      	cbnz	r2, 8014498 <__swsetup_r+0xa4>
 8014486:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801448a:	d1c5      	bne.n	8014418 <__swsetup_r+0x24>
 801448c:	bd38      	pop	{r3, r4, r5, pc}
 801448e:	0799      	lsls	r1, r3, #30
 8014490:	bf58      	it	pl
 8014492:	6962      	ldrpl	r2, [r4, #20]
 8014494:	60a2      	str	r2, [r4, #8]
 8014496:	e7f4      	b.n	8014482 <__swsetup_r+0x8e>
 8014498:	2000      	movs	r0, #0
 801449a:	e7f7      	b.n	801448c <__swsetup_r+0x98>
 801449c:	2000003c 	.word	0x2000003c

080144a0 <memmove>:
 80144a0:	4288      	cmp	r0, r1
 80144a2:	b510      	push	{r4, lr}
 80144a4:	eb01 0402 	add.w	r4, r1, r2
 80144a8:	d902      	bls.n	80144b0 <memmove+0x10>
 80144aa:	4284      	cmp	r4, r0
 80144ac:	4623      	mov	r3, r4
 80144ae:	d807      	bhi.n	80144c0 <memmove+0x20>
 80144b0:	1e43      	subs	r3, r0, #1
 80144b2:	42a1      	cmp	r1, r4
 80144b4:	d008      	beq.n	80144c8 <memmove+0x28>
 80144b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80144ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80144be:	e7f8      	b.n	80144b2 <memmove+0x12>
 80144c0:	4402      	add	r2, r0
 80144c2:	4601      	mov	r1, r0
 80144c4:	428a      	cmp	r2, r1
 80144c6:	d100      	bne.n	80144ca <memmove+0x2a>
 80144c8:	bd10      	pop	{r4, pc}
 80144ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80144ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80144d2:	e7f7      	b.n	80144c4 <memmove+0x24>

080144d4 <_raise_r>:
 80144d4:	291f      	cmp	r1, #31
 80144d6:	b538      	push	{r3, r4, r5, lr}
 80144d8:	4605      	mov	r5, r0
 80144da:	460c      	mov	r4, r1
 80144dc:	d904      	bls.n	80144e8 <_raise_r+0x14>
 80144de:	2316      	movs	r3, #22
 80144e0:	6003      	str	r3, [r0, #0]
 80144e2:	f04f 30ff 	mov.w	r0, #4294967295
 80144e6:	bd38      	pop	{r3, r4, r5, pc}
 80144e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80144ea:	b112      	cbz	r2, 80144f2 <_raise_r+0x1e>
 80144ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80144f0:	b94b      	cbnz	r3, 8014506 <_raise_r+0x32>
 80144f2:	4628      	mov	r0, r5
 80144f4:	f000 f830 	bl	8014558 <_getpid_r>
 80144f8:	4622      	mov	r2, r4
 80144fa:	4601      	mov	r1, r0
 80144fc:	4628      	mov	r0, r5
 80144fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014502:	f000 b817 	b.w	8014534 <_kill_r>
 8014506:	2b01      	cmp	r3, #1
 8014508:	d00a      	beq.n	8014520 <_raise_r+0x4c>
 801450a:	1c59      	adds	r1, r3, #1
 801450c:	d103      	bne.n	8014516 <_raise_r+0x42>
 801450e:	2316      	movs	r3, #22
 8014510:	6003      	str	r3, [r0, #0]
 8014512:	2001      	movs	r0, #1
 8014514:	e7e7      	b.n	80144e6 <_raise_r+0x12>
 8014516:	2100      	movs	r1, #0
 8014518:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801451c:	4620      	mov	r0, r4
 801451e:	4798      	blx	r3
 8014520:	2000      	movs	r0, #0
 8014522:	e7e0      	b.n	80144e6 <_raise_r+0x12>

08014524 <raise>:
 8014524:	4b02      	ldr	r3, [pc, #8]	@ (8014530 <raise+0xc>)
 8014526:	4601      	mov	r1, r0
 8014528:	6818      	ldr	r0, [r3, #0]
 801452a:	f7ff bfd3 	b.w	80144d4 <_raise_r>
 801452e:	bf00      	nop
 8014530:	2000003c 	.word	0x2000003c

08014534 <_kill_r>:
 8014534:	b538      	push	{r3, r4, r5, lr}
 8014536:	4d07      	ldr	r5, [pc, #28]	@ (8014554 <_kill_r+0x20>)
 8014538:	2300      	movs	r3, #0
 801453a:	4604      	mov	r4, r0
 801453c:	4608      	mov	r0, r1
 801453e:	4611      	mov	r1, r2
 8014540:	602b      	str	r3, [r5, #0]
 8014542:	f7f3 fd55 	bl	8007ff0 <_kill>
 8014546:	1c43      	adds	r3, r0, #1
 8014548:	d102      	bne.n	8014550 <_kill_r+0x1c>
 801454a:	682b      	ldr	r3, [r5, #0]
 801454c:	b103      	cbz	r3, 8014550 <_kill_r+0x1c>
 801454e:	6023      	str	r3, [r4, #0]
 8014550:	bd38      	pop	{r3, r4, r5, pc}
 8014552:	bf00      	nop
 8014554:	200017fc 	.word	0x200017fc

08014558 <_getpid_r>:
 8014558:	f7f3 bd42 	b.w	8007fe0 <_getpid>

0801455c <_realloc_r>:
 801455c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014560:	4607      	mov	r7, r0
 8014562:	4614      	mov	r4, r2
 8014564:	460d      	mov	r5, r1
 8014566:	b921      	cbnz	r1, 8014572 <_realloc_r+0x16>
 8014568:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801456c:	4611      	mov	r1, r2
 801456e:	f7fe beed 	b.w	801334c <_malloc_r>
 8014572:	b92a      	cbnz	r2, 8014580 <_realloc_r+0x24>
 8014574:	f7ff f9e4 	bl	8013940 <_free_r>
 8014578:	4625      	mov	r5, r4
 801457a:	4628      	mov	r0, r5
 801457c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014580:	f000 f89e 	bl	80146c0 <_malloc_usable_size_r>
 8014584:	4284      	cmp	r4, r0
 8014586:	4606      	mov	r6, r0
 8014588:	d802      	bhi.n	8014590 <_realloc_r+0x34>
 801458a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801458e:	d8f4      	bhi.n	801457a <_realloc_r+0x1e>
 8014590:	4621      	mov	r1, r4
 8014592:	4638      	mov	r0, r7
 8014594:	f7fe feda 	bl	801334c <_malloc_r>
 8014598:	4680      	mov	r8, r0
 801459a:	b908      	cbnz	r0, 80145a0 <_realloc_r+0x44>
 801459c:	4645      	mov	r5, r8
 801459e:	e7ec      	b.n	801457a <_realloc_r+0x1e>
 80145a0:	42b4      	cmp	r4, r6
 80145a2:	4622      	mov	r2, r4
 80145a4:	4629      	mov	r1, r5
 80145a6:	bf28      	it	cs
 80145a8:	4632      	movcs	r2, r6
 80145aa:	f7ff f9b4 	bl	8013916 <memcpy>
 80145ae:	4629      	mov	r1, r5
 80145b0:	4638      	mov	r0, r7
 80145b2:	f7ff f9c5 	bl	8013940 <_free_r>
 80145b6:	e7f1      	b.n	801459c <_realloc_r+0x40>

080145b8 <__swhatbuf_r>:
 80145b8:	b570      	push	{r4, r5, r6, lr}
 80145ba:	460c      	mov	r4, r1
 80145bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80145c0:	2900      	cmp	r1, #0
 80145c2:	b096      	sub	sp, #88	@ 0x58
 80145c4:	4615      	mov	r5, r2
 80145c6:	461e      	mov	r6, r3
 80145c8:	da0d      	bge.n	80145e6 <__swhatbuf_r+0x2e>
 80145ca:	89a3      	ldrh	r3, [r4, #12]
 80145cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80145d0:	f04f 0100 	mov.w	r1, #0
 80145d4:	bf14      	ite	ne
 80145d6:	2340      	movne	r3, #64	@ 0x40
 80145d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80145dc:	2000      	movs	r0, #0
 80145de:	6031      	str	r1, [r6, #0]
 80145e0:	602b      	str	r3, [r5, #0]
 80145e2:	b016      	add	sp, #88	@ 0x58
 80145e4:	bd70      	pop	{r4, r5, r6, pc}
 80145e6:	466a      	mov	r2, sp
 80145e8:	f000 f848 	bl	801467c <_fstat_r>
 80145ec:	2800      	cmp	r0, #0
 80145ee:	dbec      	blt.n	80145ca <__swhatbuf_r+0x12>
 80145f0:	9901      	ldr	r1, [sp, #4]
 80145f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80145f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80145fa:	4259      	negs	r1, r3
 80145fc:	4159      	adcs	r1, r3
 80145fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014602:	e7eb      	b.n	80145dc <__swhatbuf_r+0x24>

08014604 <__smakebuf_r>:
 8014604:	898b      	ldrh	r3, [r1, #12]
 8014606:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014608:	079d      	lsls	r5, r3, #30
 801460a:	4606      	mov	r6, r0
 801460c:	460c      	mov	r4, r1
 801460e:	d507      	bpl.n	8014620 <__smakebuf_r+0x1c>
 8014610:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014614:	6023      	str	r3, [r4, #0]
 8014616:	6123      	str	r3, [r4, #16]
 8014618:	2301      	movs	r3, #1
 801461a:	6163      	str	r3, [r4, #20]
 801461c:	b003      	add	sp, #12
 801461e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014620:	ab01      	add	r3, sp, #4
 8014622:	466a      	mov	r2, sp
 8014624:	f7ff ffc8 	bl	80145b8 <__swhatbuf_r>
 8014628:	9f00      	ldr	r7, [sp, #0]
 801462a:	4605      	mov	r5, r0
 801462c:	4639      	mov	r1, r7
 801462e:	4630      	mov	r0, r6
 8014630:	f7fe fe8c 	bl	801334c <_malloc_r>
 8014634:	b948      	cbnz	r0, 801464a <__smakebuf_r+0x46>
 8014636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801463a:	059a      	lsls	r2, r3, #22
 801463c:	d4ee      	bmi.n	801461c <__smakebuf_r+0x18>
 801463e:	f023 0303 	bic.w	r3, r3, #3
 8014642:	f043 0302 	orr.w	r3, r3, #2
 8014646:	81a3      	strh	r3, [r4, #12]
 8014648:	e7e2      	b.n	8014610 <__smakebuf_r+0xc>
 801464a:	89a3      	ldrh	r3, [r4, #12]
 801464c:	6020      	str	r0, [r4, #0]
 801464e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014652:	81a3      	strh	r3, [r4, #12]
 8014654:	9b01      	ldr	r3, [sp, #4]
 8014656:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801465a:	b15b      	cbz	r3, 8014674 <__smakebuf_r+0x70>
 801465c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014660:	4630      	mov	r0, r6
 8014662:	f000 f81d 	bl	80146a0 <_isatty_r>
 8014666:	b128      	cbz	r0, 8014674 <__smakebuf_r+0x70>
 8014668:	89a3      	ldrh	r3, [r4, #12]
 801466a:	f023 0303 	bic.w	r3, r3, #3
 801466e:	f043 0301 	orr.w	r3, r3, #1
 8014672:	81a3      	strh	r3, [r4, #12]
 8014674:	89a3      	ldrh	r3, [r4, #12]
 8014676:	431d      	orrs	r5, r3
 8014678:	81a5      	strh	r5, [r4, #12]
 801467a:	e7cf      	b.n	801461c <__smakebuf_r+0x18>

0801467c <_fstat_r>:
 801467c:	b538      	push	{r3, r4, r5, lr}
 801467e:	4d07      	ldr	r5, [pc, #28]	@ (801469c <_fstat_r+0x20>)
 8014680:	2300      	movs	r3, #0
 8014682:	4604      	mov	r4, r0
 8014684:	4608      	mov	r0, r1
 8014686:	4611      	mov	r1, r2
 8014688:	602b      	str	r3, [r5, #0]
 801468a:	f7f3 fcf5 	bl	8008078 <_fstat>
 801468e:	1c43      	adds	r3, r0, #1
 8014690:	d102      	bne.n	8014698 <_fstat_r+0x1c>
 8014692:	682b      	ldr	r3, [r5, #0]
 8014694:	b103      	cbz	r3, 8014698 <_fstat_r+0x1c>
 8014696:	6023      	str	r3, [r4, #0]
 8014698:	bd38      	pop	{r3, r4, r5, pc}
 801469a:	bf00      	nop
 801469c:	200017fc 	.word	0x200017fc

080146a0 <_isatty_r>:
 80146a0:	b538      	push	{r3, r4, r5, lr}
 80146a2:	4d06      	ldr	r5, [pc, #24]	@ (80146bc <_isatty_r+0x1c>)
 80146a4:	2300      	movs	r3, #0
 80146a6:	4604      	mov	r4, r0
 80146a8:	4608      	mov	r0, r1
 80146aa:	602b      	str	r3, [r5, #0]
 80146ac:	f7f3 fcf4 	bl	8008098 <_isatty>
 80146b0:	1c43      	adds	r3, r0, #1
 80146b2:	d102      	bne.n	80146ba <_isatty_r+0x1a>
 80146b4:	682b      	ldr	r3, [r5, #0]
 80146b6:	b103      	cbz	r3, 80146ba <_isatty_r+0x1a>
 80146b8:	6023      	str	r3, [r4, #0]
 80146ba:	bd38      	pop	{r3, r4, r5, pc}
 80146bc:	200017fc 	.word	0x200017fc

080146c0 <_malloc_usable_size_r>:
 80146c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80146c4:	1f18      	subs	r0, r3, #4
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	bfbc      	itt	lt
 80146ca:	580b      	ldrlt	r3, [r1, r0]
 80146cc:	18c0      	addlt	r0, r0, r3
 80146ce:	4770      	bx	lr

080146d0 <_init>:
 80146d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146d2:	bf00      	nop
 80146d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80146d6:	bc08      	pop	{r3}
 80146d8:	469e      	mov	lr, r3
 80146da:	4770      	bx	lr

080146dc <_fini>:
 80146dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146de:	bf00      	nop
 80146e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80146e2:	bc08      	pop	{r3}
 80146e4:	469e      	mov	lr, r3
 80146e6:	4770      	bx	lr
