IDLE 0 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 1 [(1,0)] D [] [] [] [] [] [] none
MERGE 2 [(1,0),(0,0)] D [] [4,5,6,7] [] [] [((0,0),(1,0))] [] none
DISCARD 3 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4 [(1,0),(0,0)] D [2] [] [] [] [((0,0),(1,0))] [4,5,6,7] CONDITIONAL_S
Y_MEAS 5 [(1,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 6 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
DISCARD 7 [(1,0)] 0 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 8 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 9 [(0,1)] D [] [] [] [] [] [] none
MERGE 10 [(0,1),(0,0)] D [] [12,13,14,15] [] [] [((0,0),(0,1))] [] none
DISCARD 11 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 12 [(0,1),(0,0)] D [10] [] [] [] [((0,0),(0,1))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(0,1)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(0,0)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(0,1)] 0 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 16 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 17 [(1,0)] D [] [] [] [] [] [] none
MERGE 18 [(1,0),(0,0)] D [] [20,21,22,23] [] [] [((0,0),(1,0))] [] none
DISCARD 19 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 20 [(1,0),(0,0)] D [18] [] [] [] [((0,0),(1,0))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(1,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(0,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(1,0)] 0 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 24 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 25 [(0,1)] D [] [] [] [] [] [] none
MERGE 26 [(0,1),(0,0)] D [] [28,29,30,31] [] [] [((0,0),(0,1))] [] none
DISCARD 27 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 28 [(0,1),(0,0)] D [26] [] [] [] [((0,0),(0,1))] [28,29,30,31] CONDITIONAL_S
Y_MEAS 29 [(0,1)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 30 [(0,0)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
DISCARD 31 [(0,1)] 0 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 32 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 33 [(1,0)] D [] [] [] [] [] [] none
MERGE 34 [(1,0),(0,0)] D [] [36,37,38,39] [] [] [((0,0),(1,0))] [] none
DISCARD 35 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 36 [(1,0),(0,0)] D [34] [] [] [] [((0,0),(1,0))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(1,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(0,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(1,0)] 0 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 40 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 41 [(0,1)] D [] [] [] [] [] [] none
MERGE 42 [(0,1),(0,0)] D [] [44,45,46,47] [] [] [((0,0),(0,1))] [] none
DISCARD 43 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 44 [(0,1),(0,0)] D [42] [] [] [] [((0,0),(0,1))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(0,1)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(0,1)] 0 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 48 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 49 [(1,0)] D [] [] [] [] [] [] none
MERGE 50 [(1,0),(0,0)] D [] [52,53,54,55] [] [] [((0,0),(1,0))] [] none
DISCARD 51 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 52 [(1,0),(0,0)] D [50] [] [] [] [((0,0),(1,0))] [52,53,54,55] CONDITIONAL_S
Y_MEAS 53 [(1,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 54 [(0,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
DISCARD 55 [(1,0)] 0 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 56 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 57 [(0,1)] D [] [] [] [] [] [] none
MERGE 58 [(0,1),(0,0)] D [] [60,61,62,63] [] [] [((0,0),(0,1))] [] none
DISCARD 59 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 60 [(0,1),(0,0)] D [58] [] [] [] [((0,0),(0,1))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(0,1)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(0,0)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(0,1)] 0 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 64 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 65 [(1,0)] D [] [] [] [] [] [] none
MERGE 66 [(1,0),(0,0)] D [] [68,69,70,71] [] [] [((0,0),(1,0))] [] none
DISCARD 67 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 68 [(1,0),(0,0)] D [66] [] [] [] [((0,0),(1,0))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(1,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(0,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(1,0)] 0 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 72 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 73 [(0,1)] D [] [] [] [] [] [] none
MERGE 74 [(0,1),(0,0)] D [] [76,77,78,79] [] [] [((0,0),(0,1))] [] none
DISCARD 75 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 76 [(0,1),(0,0)] D [74] [] [] [] [((0,0),(0,1))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(0,1)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(0,0)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(0,1)] 0 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 80 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 81 [(1,0)] D [] [] [] [] [] [] none
MERGE 82 [(1,0),(0,0)] D [] [84,85,86,87] [] [] [((0,0),(1,0))] [] none
DISCARD 83 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 84 [(1,0),(0,0)] D [82] [] [] [] [((0,0),(1,0))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(1,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(1,0)] 0 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 88 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 89 [(0,1)] D [] [] [] [] [] [] none
MERGE 90 [(0,1),(0,0)] D [] [92,93,94,95] [] [] [((0,0),(0,1))] [] none
DISCARD 91 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 92 [(0,1),(0,0)] D [90] [] [] [] [((0,0),(0,1))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(0,1)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(0,0)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(0,1)] 0 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 96 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 97 [(1,0)] D [] [] [] [] [] [] none
MERGE 98 [(1,0),(0,0)] D [] [100,101,102,103] [] [] [((0,0),(1,0))] [] none
DISCARD 99 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 100 [(1,0),(0,0)] D [98] [] [] [] [((0,0),(1,0))] [100,101,102,103] CONDITIONAL_S
Y_MEAS 101 [(1,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 102 [(0,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
DISCARD 103 [(1,0)] 0 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 104 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 105 [(0,1)] D [] [] [] [] [] [] none
MERGE 106 [(0,1),(0,0)] D [] [108,109,110,111] [] [] [((0,0),(0,1))] [] none
DISCARD 107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 108 [(0,1),(0,0)] D [106] [] [] [] [((0,0),(0,1))] [108,109,110,111] CONDITIONAL_S
Y_MEAS 109 [(0,1)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 110 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
DISCARD 111 [(0,1)] 0 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 112 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 113 [(1,0)] D [] [] [] [] [] [] none
MERGE 114 [(1,0),(0,0)] D [] [116,117,118,119] [] [] [((0,0),(1,0))] [] none
DISCARD 115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 116 [(1,0),(0,0)] D [114] [] [] [] [((0,0),(1,0))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(1,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(0,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(1,0)] 0 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 120 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 121 [(0,1)] D [] [] [] [] [] [] none
MERGE 122 [(0,1),(0,0)] D [] [124,125,126,127] [] [] [((0,0),(0,1))] [] none
DISCARD 123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 124 [(0,1),(0,0)] D [122] [] [] [] [((0,0),(0,1))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(0,1)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(0,0)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(0,1)] 0 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 128 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 129 [(1,0)] D [] [] [] [] [] [] none
MERGE 130 [(1,0),(0,0)] D [] [132,133,134,135] [] [] [((0,0),(1,0))] [] none
DISCARD 131 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 132 [(1,0),(0,0)] D [130] [] [] [] [((0,0),(1,0))] [132,133,134,135] CONDITIONAL_S
Y_MEAS 133 [(1,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 134 [(0,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
DISCARD 135 [(1,0)] 0 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 136 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 137 [(0,1)] D [] [] [] [] [] [] none
MERGE 138 [(0,1),(0,0)] D [] [140,141,142,143] [] [] [((0,0),(0,1))] [] none
DISCARD 139 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 140 [(0,1),(0,0)] D [138] [] [] [] [((0,0),(0,1))] [140,141,142,143] CONDITIONAL_S
Y_MEAS 141 [(0,1)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 142 [(0,0)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
DISCARD 143 [(0,1)] 0 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 144 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 145 [(1,0)] D [] [] [] [] [] [] none
MERGE 146 [(1,0),(0,0)] D [] [148,149,150,151] [] [] [((0,0),(1,0))] [] none
DISCARD 147 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 148 [(1,0),(0,0)] D [146] [] [] [] [((0,0),(1,0))] [148,149,150,151] CONDITIONAL_S
Y_MEAS 149 [(1,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 150 [(0,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
DISCARD 151 [(1,0)] 0 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 152 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 153 [(0,1)] D [] [] [] [] [] [] none
MERGE 154 [(0,1),(0,0)] D [] [156,157,158,159] [] [] [((0,0),(0,1))] [] none
DISCARD 155 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 156 [(0,1),(0,0)] D [154] [] [] [] [((0,0),(0,1))] [156,157,158,159] CONDITIONAL_S
Y_MEAS 157 [(0,1)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 158 [(0,0)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
DISCARD 159 [(0,1)] 0 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 160 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 161 [(1,0)] D [] [] [] [] [] [] none
MERGE 162 [(1,0),(0,0)] D [] [164,165,166,167] [] [] [((0,0),(1,0))] [] none
DISCARD 163 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 164 [(1,0),(0,0)] D [162] [] [] [] [((0,0),(1,0))] [164,165,166,167] CONDITIONAL_S
Y_MEAS 165 [(1,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 166 [(0,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
DISCARD 167 [(1,0)] 0 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 168 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 169 [(0,1)] D [] [] [] [] [] [] none
MERGE 170 [(0,1),(0,0)] D [] [172,173,174,175] [] [] [((0,0),(0,1))] [] none
DISCARD 171 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 172 [(0,1),(0,0)] D [170] [] [] [] [((0,0),(0,1))] [172,173,174,175] CONDITIONAL_S
Y_MEAS 173 [(0,1)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 174 [(0,0)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
DISCARD 175 [(0,1)] 0 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 176 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 177 [(1,0)] D [] [] [] [] [] [] none
MERGE 178 [(1,0),(0,0)] D [] [180,181,182,183] [] [] [((0,0),(1,0))] [] none
DISCARD 179 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 180 [(1,0),(0,0)] D [178] [] [] [] [((0,0),(1,0))] [180,181,182,183] CONDITIONAL_S
Y_MEAS 181 [(1,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 182 [(0,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
DISCARD 183 [(1,0)] 0 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 184 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 185 [(0,1)] D [] [] [] [] [] [] none
MERGE 186 [(0,1),(0,0)] D [] [188,189,190,191] [] [] [((0,0),(0,1))] [] none
DISCARD 187 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 188 [(0,1),(0,0)] D [186] [] [] [] [((0,0),(0,1))] [188,189,190,191] CONDITIONAL_S
Y_MEAS 189 [(0,1)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 190 [(0,0)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
DISCARD 191 [(0,1)] 0 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 192 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 193 [(1,0)] D [] [] [] [] [] [] none
MERGE 194 [(1,0),(0,0)] D [] [196,197,198,199] [] [] [((0,0),(1,0))] [] none
DISCARD 195 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 196 [(1,0),(0,0)] D [194] [] [] [] [((0,0),(1,0))] [196,197,198,199] CONDITIONAL_S
Y_MEAS 197 [(1,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 198 [(0,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
DISCARD 199 [(1,0)] 0 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 200 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 201 [(0,1)] D [] [] [] [] [] [] none
MERGE 202 [(0,1),(0,0)] D [] [204,205,206,207] [] [] [((0,0),(0,1))] [] none
DISCARD 203 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 204 [(0,1),(0,0)] D [202] [] [] [] [((0,0),(0,1))] [204,205,206,207] CONDITIONAL_S
Y_MEAS 205 [(0,1)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 206 [(0,0)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
DISCARD 207 [(0,1)] 0 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 208 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 209 [(1,0)] D [] [] [] [] [] [] none
MERGE 210 [(1,0),(0,0)] D [] [212,213,214,215] [] [] [((0,0),(1,0))] [] none
DISCARD 211 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 212 [(1,0),(0,0)] D [210] [] [] [] [((0,0),(1,0))] [212,213,214,215] CONDITIONAL_S
Y_MEAS 213 [(1,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 214 [(0,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
DISCARD 215 [(1,0)] 0 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 216 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 217 [(0,1)] D [] [] [] [] [] [] none
MERGE 218 [(0,1),(0,0)] D [] [220,221,222,223] [] [] [((0,0),(0,1))] [] none
DISCARD 219 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 220 [(0,1),(0,0)] D [218] [] [] [] [((0,0),(0,1))] [220,221,222,223] CONDITIONAL_S
Y_MEAS 221 [(0,1)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 222 [(0,0)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
DISCARD 223 [(0,1)] 0 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 224 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 225 [(1,0)] D [] [] [] [] [] [] none
MERGE 226 [(1,0),(0,0)] D [] [228,229,230,231] [] [] [((0,0),(1,0))] [] none
DISCARD 227 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 228 [(1,0),(0,0)] D [226] [] [] [] [((0,0),(1,0))] [228,229,230,231] CONDITIONAL_S
Y_MEAS 229 [(1,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 230 [(0,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
DISCARD 231 [(1,0)] 0 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 232 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 233 [(0,1)] D [] [] [] [] [] [] none
MERGE 234 [(0,1),(0,0)] D [] [236,237,238,239] [] [] [((0,0),(0,1))] [] none
DISCARD 235 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 236 [(0,1),(0,0)] D [234] [] [] [] [((0,0),(0,1))] [236,237,238,239] CONDITIONAL_S
Y_MEAS 237 [(0,1)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 238 [(0,0)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
DISCARD 239 [(0,1)] 0 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 240 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 241 [(1,0)] D [] [] [] [] [] [] none
MERGE 242 [(1,0),(0,0)] D [] [244,245,246,247] [] [] [((0,0),(1,0))] [] none
DISCARD 243 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 244 [(1,0),(0,0)] D [242] [] [] [] [((0,0),(1,0))] [244,245,246,247] CONDITIONAL_S
Y_MEAS 245 [(1,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 246 [(0,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
DISCARD 247 [(1,0)] 0 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 248 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 249 [(0,1)] D [] [] [] [] [] [] none
MERGE 250 [(0,1),(0,0)] D [] [252,253,254,255] [] [] [((0,0),(0,1))] [] none
DISCARD 251 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 252 [(0,1),(0,0)] D [250] [] [] [] [((0,0),(0,1))] [252,253,254,255] CONDITIONAL_S
Y_MEAS 253 [(0,1)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 254 [(0,0)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
DISCARD 255 [(0,1)] 0 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 256 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 257 [(1,0)] D [] [] [] [] [] [] none
MERGE 258 [(1,0),(0,0)] D [] [260,261,262,263] [] [] [((0,0),(1,0))] [] none
DISCARD 259 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 260 [(1,0),(0,0)] D [258] [] [] [] [((0,0),(1,0))] [260,261,262,263] CONDITIONAL_S
Y_MEAS 261 [(1,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 262 [(0,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
DISCARD 263 [(1,0)] 0 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 264 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 265 [(0,1)] D [] [] [] [] [] [] none
MERGE 266 [(0,1),(0,0)] D [] [268,269,270,271] [] [] [((0,0),(0,1))] [] none
DISCARD 267 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 268 [(0,1),(0,0)] D [266] [] [] [] [((0,0),(0,1))] [268,269,270,271] CONDITIONAL_S
Y_MEAS 269 [(0,1)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 270 [(0,0)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
DISCARD 271 [(0,1)] 0 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 272 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 273 [(1,0)] D [] [] [] [] [] [] none
MERGE 274 [(1,0),(0,0)] D [] [276,277,278,279] [] [] [((0,0),(1,0))] [] none
DISCARD 275 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 276 [(1,0),(0,0)] D [274] [] [] [] [((0,0),(1,0))] [276,277,278,279] CONDITIONAL_S
Y_MEAS 277 [(1,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 278 [(0,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
DISCARD 279 [(1,0)] 0 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 280 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 281 [(0,1)] D [] [] [] [] [] [] none
MERGE 282 [(0,1),(0,0)] D [] [284,285,286,287] [] [] [((0,0),(0,1))] [] none
DISCARD 283 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 284 [(0,1),(0,0)] D [282] [] [] [] [((0,0),(0,1))] [284,285,286,287] CONDITIONAL_S
Y_MEAS 285 [(0,1)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 286 [(0,0)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
DISCARD 287 [(0,1)] 0 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 288 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 289 [(1,0)] D [] [] [] [] [] [] none
MERGE 290 [(1,0),(0,0)] D [] [292,293,294,295] [] [] [((0,0),(1,0))] [] none
DISCARD 291 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 292 [(1,0),(0,0)] D [290] [] [] [] [((0,0),(1,0))] [292,293,294,295] CONDITIONAL_S
Y_MEAS 293 [(1,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 294 [(0,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
DISCARD 295 [(1,0)] 0 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 296 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 297 [(0,1)] D [] [] [] [] [] [] none
MERGE 298 [(0,1),(0,0)] D [] [300,301,302,303] [] [] [((0,0),(0,1))] [] none
DISCARD 299 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 300 [(0,1),(0,0)] D [298] [] [] [] [((0,0),(0,1))] [300,301,302,303] CONDITIONAL_S
Y_MEAS 301 [(0,1)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 302 [(0,0)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
DISCARD 303 [(0,1)] 0 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 304 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 305 [(1,0)] D [] [] [] [] [] [] none
MERGE 306 [(1,0),(0,0)] D [] [308,309,310,311] [] [] [((0,0),(1,0))] [] none
DISCARD 307 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 308 [(1,0),(0,0)] D [306] [] [] [] [((0,0),(1,0))] [308,309,310,311] CONDITIONAL_S
Y_MEAS 309 [(1,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 310 [(0,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
DISCARD 311 [(1,0)] 0 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 312 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 313 [(0,1)] D [] [] [] [] [] [] none
MERGE 314 [(0,1),(0,0)] D [] [316,317,318,319] [] [] [((0,0),(0,1))] [] none
DISCARD 315 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 316 [(0,1),(0,0)] D [314] [] [] [] [((0,0),(0,1))] [316,317,318,319] CONDITIONAL_S
Y_MEAS 317 [(0,1)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 318 [(0,0)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
DISCARD 319 [(0,1)] 0 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 320 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 321 [(1,0)] D [] [] [] [] [] [] none
MERGE 322 [(1,0),(0,0)] D [] [324,325,326,327] [] [] [((0,0),(1,0))] [] none
DISCARD 323 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 324 [(1,0),(0,0)] D [322] [] [] [] [((0,0),(1,0))] [324,325,326,327] CONDITIONAL_S
Y_MEAS 325 [(1,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 326 [(0,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
DISCARD 327 [(1,0)] 0 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 328 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 329 [(0,1)] D [] [] [] [] [] [] none
MERGE 330 [(0,1),(0,0)] D [] [332,333,334,335] [] [] [((0,0),(0,1))] [] none
DISCARD 331 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 332 [(0,1),(0,0)] D [330] [] [] [] [((0,0),(0,1))] [332,333,334,335] CONDITIONAL_S
Y_MEAS 333 [(0,1)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 334 [(0,0)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
DISCARD 335 [(0,1)] 0 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 336 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 337 [(1,0)] D [] [] [] [] [] [] none
MERGE 338 [(1,0),(0,0)] D [] [340,341,342,343] [] [] [((0,0),(1,0))] [] none
DISCARD 339 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 340 [(1,0),(0,0)] D [338] [] [] [] [((0,0),(1,0))] [340,341,342,343] CONDITIONAL_S
Y_MEAS 341 [(1,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 342 [(0,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
DISCARD 343 [(1,0)] 0 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 344 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 345 [(0,1)] D [] [] [] [] [] [] none
MERGE 346 [(0,1),(0,0)] D [] [348,349,350,351] [] [] [((0,0),(0,1))] [] none
DISCARD 347 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 348 [(0,1),(0,0)] D [346] [] [] [] [((0,0),(0,1))] [348,349,350,351] CONDITIONAL_S
Y_MEAS 349 [(0,1)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 350 [(0,0)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
DISCARD 351 [(0,1)] 0 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 352 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 353 [(1,0)] D [] [] [] [] [] [] none
MERGE 354 [(1,0),(0,0)] D [] [356,357,358,359] [] [] [((0,0),(1,0))] [] none
DISCARD 355 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 356 [(1,0),(0,0)] D [354] [] [] [] [((0,0),(1,0))] [356,357,358,359] CONDITIONAL_S
Y_MEAS 357 [(1,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 358 [(0,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
DISCARD 359 [(1,0)] 0 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 360 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 361 [(0,1)] D [] [] [] [] [] [] none
MERGE 362 [(0,1),(0,0)] D [] [364,365,366,367] [] [] [((0,0),(0,1))] [] none
DISCARD 363 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 364 [(0,1),(0,0)] D [362] [] [] [] [((0,0),(0,1))] [364,365,366,367] CONDITIONAL_S
Y_MEAS 365 [(0,1)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 366 [(0,0)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
DISCARD 367 [(0,1)] 0 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 368 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 369 [(1,0)] D [] [] [] [] [] [] none
MERGE 370 [(1,0),(0,0)] D [] [372,373,374,375] [] [] [((0,0),(1,0))] [] none
DISCARD 371 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 372 [(1,0),(0,0)] D [370] [] [] [] [((0,0),(1,0))] [372,373,374,375] CONDITIONAL_S
Y_MEAS 373 [(1,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 374 [(0,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
DISCARD 375 [(1,0)] 0 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 376 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 377 [(0,1)] D [] [] [] [] [] [] none
MERGE 378 [(0,1),(0,0)] D [] [380,381,382,383] [] [] [((0,0),(0,1))] [] none
DISCARD 379 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 380 [(0,1),(0,0)] D [378] [] [] [] [((0,0),(0,1))] [380,381,382,383] CONDITIONAL_S
Y_MEAS 381 [(0,1)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 382 [(0,0)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
DISCARD 383 [(0,1)] 0 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 384 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 385 [(1,0)] D [] [] [] [] [] [] none
MERGE 386 [(1,0),(0,0)] D [] [388,389,390,391] [] [] [((0,0),(1,0))] [] none
DISCARD 387 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 388 [(1,0),(0,0)] D [386] [] [] [] [((0,0),(1,0))] [388,389,390,391] CONDITIONAL_S
Y_MEAS 389 [(1,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 390 [(0,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
DISCARD 391 [(1,0)] 0 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 392 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 393 [(0,1)] D [] [] [] [] [] [] none
MERGE 394 [(0,1),(0,0)] D [] [396,397,398,399] [] [] [((0,0),(0,1))] [] none
DISCARD 395 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 396 [(0,1),(0,0)] D [394] [] [] [] [((0,0),(0,1))] [396,397,398,399] CONDITIONAL_S
Y_MEAS 397 [(0,1)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 398 [(0,0)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
DISCARD 399 [(0,1)] 0 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 400 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 401 [(1,0)] D [] [] [] [] [] [] none
MERGE 402 [(1,0),(0,0)] D [] [404,405,406,407] [] [] [((0,0),(1,0))] [] none
DISCARD 403 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 404 [(1,0),(0,0)] D [402] [] [] [] [((0,0),(1,0))] [404,405,406,407] CONDITIONAL_S
Y_MEAS 405 [(1,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 406 [(0,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
DISCARD 407 [(1,0)] 0 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 408 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 409 [(0,1)] D [] [] [] [] [] [] none
MERGE 410 [(0,1),(0,0)] D [] [412,413,414,415] [] [] [((0,0),(0,1))] [] none
DISCARD 411 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 412 [(0,1),(0,0)] D [410] [] [] [] [((0,0),(0,1))] [412,413,414,415] CONDITIONAL_S
Y_MEAS 413 [(0,1)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 414 [(0,0)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
DISCARD 415 [(0,1)] 0 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 416 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 417 [(1,0)] D [] [] [] [] [] [] none
MERGE 418 [(1,0),(0,0)] D [] [420,421,422,423] [] [] [((0,0),(1,0))] [] none
DISCARD 419 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 420 [(1,0),(0,0)] D [418] [] [] [] [((0,0),(1,0))] [420,421,422,423] CONDITIONAL_S
Y_MEAS 421 [(1,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 422 [(0,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
DISCARD 423 [(1,0)] 0 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 424 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 425 [(0,1)] D [] [] [] [] [] [] none
MERGE 426 [(0,1),(0,0)] D [] [428,429,430,431] [] [] [((0,0),(0,1))] [] none
DISCARD 427 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 428 [(0,1),(0,0)] D [426] [] [] [] [((0,0),(0,1))] [428,429,430,431] CONDITIONAL_S
Y_MEAS 429 [(0,1)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 430 [(0,0)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
DISCARD 431 [(0,1)] 0 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 432 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 433 [(1,0)] D [] [] [] [] [] [] none
MERGE 434 [(1,0),(0,0)] D [] [436,437,438,439] [] [] [((0,0),(1,0))] [] none
DISCARD 435 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 436 [(1,0),(0,0)] D [434] [] [] [] [((0,0),(1,0))] [436,437,438,439] CONDITIONAL_S
Y_MEAS 437 [(1,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 438 [(0,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
DISCARD 439 [(1,0)] 0 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 440 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 441 [(0,1)] D [] [] [] [] [] [] none
MERGE 442 [(0,1),(0,0)] D [] [444,445,446,447] [] [] [((0,0),(0,1))] [] none
DISCARD 443 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 444 [(0,1),(0,0)] D [442] [] [] [] [((0,0),(0,1))] [444,445,446,447] CONDITIONAL_S
Y_MEAS 445 [(0,1)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 446 [(0,0)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
DISCARD 447 [(0,1)] 0 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 448 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 449 [(1,0)] D [] [] [] [] [] [] none
MERGE 450 [(1,0),(0,0)] D [] [452,453,454,455] [] [] [((0,0),(1,0))] [] none
DISCARD 451 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 452 [(1,0),(0,0)] D [450] [] [] [] [((0,0),(1,0))] [452,453,454,455] CONDITIONAL_S
Y_MEAS 453 [(1,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 454 [(0,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
DISCARD 455 [(1,0)] 0 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 456 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 457 [(0,1)] D [] [] [] [] [] [] none
MERGE 458 [(0,1),(0,0)] D [] [460,461,462,463] [] [] [((0,0),(0,1))] [] none
DISCARD 459 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 460 [(0,1),(0,0)] D [458] [] [] [] [((0,0),(0,1))] [460,461,462,463] CONDITIONAL_S
Y_MEAS 461 [(0,1)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 462 [(0,0)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
DISCARD 463 [(0,1)] 0 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 464 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 465 [(1,0)] D [] [] [] [] [] [] none
MERGE 466 [(1,0),(0,0)] D [] [468,469,470,471] [] [] [((0,0),(1,0))] [] none
DISCARD 467 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 468 [(1,0),(0,0)] D [466] [] [] [] [((0,0),(1,0))] [468,469,470,471] CONDITIONAL_S
Y_MEAS 469 [(1,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 470 [(0,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
DISCARD 471 [(1,0)] 0 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 472 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 473 [(0,1)] D [] [] [] [] [] [] none
MERGE 474 [(0,1),(0,0)] D [] [476,477,478,479] [] [] [((0,0),(0,1))] [] none
DISCARD 475 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 476 [(0,1),(0,0)] D [474] [] [] [] [((0,0),(0,1))] [476,477,478,479] CONDITIONAL_S
Y_MEAS 477 [(0,1)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 478 [(0,0)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
DISCARD 479 [(0,1)] 0 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 480 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 481 [(1,0)] D [] [] [] [] [] [] none
MERGE 482 [(1,0),(0,0)] D [] [484,485,486,487] [] [] [((0,0),(1,0))] [] none
DISCARD 483 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 484 [(1,0),(0,0)] D [482] [] [] [] [((0,0),(1,0))] [484,485,486,487] CONDITIONAL_S
Y_MEAS 485 [(1,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 486 [(0,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
DISCARD 487 [(1,0)] 0 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 488 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 489 [(0,1)] D [] [] [] [] [] [] none
MERGE 490 [(0,1),(0,0)] D [] [492,493,494,495] [] [] [((0,0),(0,1))] [] none
DISCARD 491 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 492 [(0,1),(0,0)] D [490] [] [] [] [((0,0),(0,1))] [492,493,494,495] CONDITIONAL_S
Y_MEAS 493 [(0,1)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 494 [(0,0)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
DISCARD 495 [(0,1)] 0 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 496 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 497 [(1,0)] D [] [] [] [] [] [] none
MERGE 498 [(1,0),(0,0)] D [] [500,501,502,503] [] [] [((0,0),(1,0))] [] none
DISCARD 499 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 500 [(1,0),(0,0)] D [498] [] [] [] [((0,0),(1,0))] [500,501,502,503] CONDITIONAL_S
Y_MEAS 501 [(1,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 502 [(0,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
DISCARD 503 [(1,0)] 0 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 504 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 505 [(0,1)] D [] [] [] [] [] [] none
MERGE 506 [(0,1),(0,0)] D [] [508,509,510,511] [] [] [((0,0),(0,1))] [] none
DISCARD 507 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 508 [(0,1),(0,0)] D [506] [] [] [] [((0,0),(0,1))] [508,509,510,511] CONDITIONAL_S
Y_MEAS 509 [(0,1)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 510 [(0,0)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
DISCARD 511 [(0,1)] 0 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 512 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 513 [(1,0)] D [] [] [] [] [] [] none
MERGE 514 [(1,0),(0,0)] D [] [516,517,518,519] [] [] [((0,0),(1,0))] [] none
DISCARD 515 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 516 [(1,0),(0,0)] D [514] [] [] [] [((0,0),(1,0))] [516,517,518,519] CONDITIONAL_S
Y_MEAS 517 [(1,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 518 [(0,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
DISCARD 519 [(1,0)] 0 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 520 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 521 [(0,1)] D [] [] [] [] [] [] none
MERGE 522 [(0,1),(0,0)] D [] [524,525,526,527] [] [] [((0,0),(0,1))] [] none
DISCARD 523 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 524 [(0,1),(0,0)] D [522] [] [] [] [((0,0),(0,1))] [524,525,526,527] CONDITIONAL_S
Y_MEAS 525 [(0,1)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 526 [(0,0)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
DISCARD 527 [(0,1)] 0 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 528 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 529 [(1,0)] D [] [] [] [] [] [] none
MERGE 530 [(1,0),(0,0)] D [] [532,533,534,535] [] [] [((0,0),(1,0))] [] none
DISCARD 531 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 532 [(1,0),(0,0)] D [530] [] [] [] [((0,0),(1,0))] [532,533,534,535] CONDITIONAL_S
Y_MEAS 533 [(1,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 534 [(0,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
DISCARD 535 [(1,0)] 0 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 536 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 537 [(0,1)] D [] [] [] [] [] [] none
MERGE 538 [(0,1),(0,0)] D [] [540,541,542,543] [] [] [((0,0),(0,1))] [] none
DISCARD 539 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 540 [(0,1),(0,0)] D [538] [] [] [] [((0,0),(0,1))] [540,541,542,543] CONDITIONAL_S
Y_MEAS 541 [(0,1)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 542 [(0,0)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
DISCARD 543 [(0,1)] 0 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 544 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 545 [(1,0)] D [] [] [] [] [] [] none
MERGE 546 [(1,0),(0,0)] D [] [548,549,550,551] [] [] [((0,0),(1,0))] [] none
DISCARD 547 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 548 [(1,0),(0,0)] D [546] [] [] [] [((0,0),(1,0))] [548,549,550,551] CONDITIONAL_S
Y_MEAS 549 [(1,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 550 [(0,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
DISCARD 551 [(1,0)] 0 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 552 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 553 [(0,1)] D [] [] [] [] [] [] none
MERGE 554 [(0,1),(0,0)] D [] [556,557,558,559] [] [] [((0,0),(0,1))] [] none
DISCARD 555 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 556 [(0,1),(0,0)] D [554] [] [] [] [((0,0),(0,1))] [556,557,558,559] CONDITIONAL_S
Y_MEAS 557 [(0,1)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 558 [(0,0)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
DISCARD 559 [(0,1)] 0 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 560 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 561 [(1,0)] D [] [] [] [] [] [] none
MERGE 562 [(1,0),(0,0)] D [] [564,565,566,567] [] [] [((0,0),(1,0))] [] none
DISCARD 563 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 564 [(1,0),(0,0)] D [562] [] [] [] [((0,0),(1,0))] [564,565,566,567] CONDITIONAL_S
Y_MEAS 565 [(1,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 566 [(0,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
DISCARD 567 [(1,0)] 0 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 568 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 569 [(0,1)] D [] [] [] [] [] [] none
MERGE 570 [(0,1),(0,0)] D [] [572,573,574,575] [] [] [((0,0),(0,1))] [] none
DISCARD 571 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 572 [(0,1),(0,0)] D [570] [] [] [] [((0,0),(0,1))] [572,573,574,575] CONDITIONAL_S
Y_MEAS 573 [(0,1)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 574 [(0,0)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
DISCARD 575 [(0,1)] 0 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 576 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 577 [(1,0)] D [] [] [] [] [] [] none
MERGE 578 [(1,0),(0,0)] D [] [580,581,582,583] [] [] [((0,0),(1,0))] [] none
DISCARD 579 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 580 [(1,0),(0,0)] D [578] [] [] [] [((0,0),(1,0))] [580,581,582,583] CONDITIONAL_S
Y_MEAS 581 [(1,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 582 [(0,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
DISCARD 583 [(1,0)] 0 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 584 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 585 [(0,1)] D [] [] [] [] [] [] none
MERGE 586 [(0,1),(0,0)] D [] [588,589,590,591] [] [] [((0,0),(0,1))] [] none
DISCARD 587 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 588 [(0,1),(0,0)] D [586] [] [] [] [((0,0),(0,1))] [588,589,590,591] CONDITIONAL_S
Y_MEAS 589 [(0,1)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 590 [(0,0)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
DISCARD 591 [(0,1)] 0 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 592 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 593 [(1,0)] D [] [] [] [] [] [] none
MERGE 594 [(1,0),(0,0)] D [] [596,597,598,599] [] [] [((0,0),(1,0))] [] none
DISCARD 595 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 596 [(1,0),(0,0)] D [594] [] [] [] [((0,0),(1,0))] [596,597,598,599] CONDITIONAL_S
Y_MEAS 597 [(1,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 598 [(0,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
DISCARD 599 [(1,0)] 0 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 600 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 601 [(0,1)] D [] [] [] [] [] [] none
MERGE 602 [(0,1),(0,0)] D [] [604,605,606,607] [] [] [((0,0),(0,1))] [] none
DISCARD 603 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 604 [(0,1),(0,0)] D [602] [] [] [] [((0,0),(0,1))] [604,605,606,607] CONDITIONAL_S
Y_MEAS 605 [(0,1)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 606 [(0,0)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
DISCARD 607 [(0,1)] 0 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 608 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 609 [(1,0)] D [] [] [] [] [] [] none
MERGE 610 [(1,0),(0,0)] D [] [612,613,614,615] [] [] [((0,0),(1,0))] [] none
DISCARD 611 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 612 [(1,0),(0,0)] D [610] [] [] [] [((0,0),(1,0))] [612,613,614,615] CONDITIONAL_S
Y_MEAS 613 [(1,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 614 [(0,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
DISCARD 615 [(1,0)] 0 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 616 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 617 [(0,1)] D [] [] [] [] [] [] none
MERGE 618 [(0,1),(0,0)] D [] [620,621,622,623] [] [] [((0,0),(0,1))] [] none
DISCARD 619 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 620 [(0,1),(0,0)] D [618] [] [] [] [((0,0),(0,1))] [620,621,622,623] CONDITIONAL_S
Y_MEAS 621 [(0,1)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 622 [(0,0)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
DISCARD 623 [(0,1)] 0 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 624 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 625 [(1,0)] D [] [] [] [] [] [] none
MERGE 626 [(1,0),(0,0)] D [] [628,629,630,631] [] [] [((0,0),(1,0))] [] none
DISCARD 627 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 628 [(1,0),(0,0)] D [626] [] [] [] [((0,0),(1,0))] [628,629,630,631] CONDITIONAL_S
Y_MEAS 629 [(1,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 630 [(0,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
DISCARD 631 [(1,0)] 0 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 632 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 633 [(0,1)] D [] [] [] [] [] [] none
MERGE 634 [(0,1),(0,0)] D [] [636,637,638,639] [] [] [((0,0),(0,1))] [] none
DISCARD 635 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 636 [(0,1),(0,0)] D [634] [] [] [] [((0,0),(0,1))] [636,637,638,639] CONDITIONAL_S
Y_MEAS 637 [(0,1)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 638 [(0,0)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
DISCARD 639 [(0,1)] 0 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 640 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 641 [(1,0)] D [] [] [] [] [] [] none
MERGE 642 [(1,0),(0,0)] D [] [644,645,646,647] [] [] [((0,0),(1,0))] [] none
DISCARD 643 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 644 [(1,0),(0,0)] D [642] [] [] [] [((0,0),(1,0))] [644,645,646,647] CONDITIONAL_S
Y_MEAS 645 [(1,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 646 [(0,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
DISCARD 647 [(1,0)] 0 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 648 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 649 [(0,1)] D [] [] [] [] [] [] none
MERGE 650 [(0,1),(0,0)] D [] [652,653,654,655] [] [] [((0,0),(0,1))] [] none
DISCARD 651 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 652 [(0,1),(0,0)] D [650] [] [] [] [((0,0),(0,1))] [652,653,654,655] CONDITIONAL_S
Y_MEAS 653 [(0,1)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 654 [(0,0)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
DISCARD 655 [(0,1)] 0 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 656 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 657 [(1,0)] D [] [] [] [] [] [] none
MERGE 658 [(1,0),(0,0)] D [] [660,661,662,663] [] [] [((0,0),(1,0))] [] none
DISCARD 659 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 660 [(1,0),(0,0)] D [658] [] [] [] [((0,0),(1,0))] [660,661,662,663] CONDITIONAL_S
Y_MEAS 661 [(1,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 662 [(0,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
DISCARD 663 [(1,0)] 0 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 664 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 665 [(0,1)] D [] [] [] [] [] [] none
MERGE 666 [(0,1),(0,0)] D [] [668,669,670,671] [] [] [((0,0),(0,1))] [] none
DISCARD 667 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 668 [(0,1),(0,0)] D [666] [] [] [] [((0,0),(0,1))] [668,669,670,671] CONDITIONAL_S
Y_MEAS 669 [(0,1)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 670 [(0,0)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
DISCARD 671 [(0,1)] 0 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 672 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 673 [(1,0)] D [] [] [] [] [] [] none
MERGE 674 [(1,0),(0,0)] D [] [676,677,678,679] [] [] [((0,0),(1,0))] [] none
DISCARD 675 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 676 [(1,0),(0,0)] D [674] [] [] [] [((0,0),(1,0))] [676,677,678,679] CONDITIONAL_S
Y_MEAS 677 [(1,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 678 [(0,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
DISCARD 679 [(1,0)] 0 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 680 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 681 [(0,1)] D [] [] [] [] [] [] none
MERGE 682 [(0,1),(0,0)] D [] [684,685,686,687] [] [] [((0,0),(0,1))] [] none
DISCARD 683 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 684 [(0,1),(0,0)] D [682] [] [] [] [((0,0),(0,1))] [684,685,686,687] CONDITIONAL_S
Y_MEAS 685 [(0,1)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 686 [(0,0)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
DISCARD 687 [(0,1)] 0 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 688 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 689 [(1,0)] D [] [] [] [] [] [] none
MERGE 690 [(1,0),(0,0)] D [] [692,693,694,695] [] [] [((0,0),(1,0))] [] none
DISCARD 691 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 692 [(1,0),(0,0)] D [690] [] [] [] [((0,0),(1,0))] [692,693,694,695] CONDITIONAL_S
Y_MEAS 693 [(1,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 694 [(0,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
DISCARD 695 [(1,0)] 0 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 696 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 697 [(0,1)] D [] [] [] [] [] [] none
MERGE 698 [(0,1),(0,0)] D [] [700,701,702,703] [] [] [((0,0),(0,1))] [] none
DISCARD 699 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 700 [(0,1),(0,0)] D [698] [] [] [] [((0,0),(0,1))] [700,701,702,703] CONDITIONAL_S
Y_MEAS 701 [(0,1)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 702 [(0,0)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
DISCARD 703 [(0,1)] 0 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 704 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 705 [(1,0)] D [] [] [] [] [] [] none
MERGE 706 [(1,0),(0,0)] D [] [708,709,710,711] [] [] [((0,0),(1,0))] [] none
DISCARD 707 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 708 [(1,0),(0,0)] D [706] [] [] [] [((0,0),(1,0))] [708,709,710,711] CONDITIONAL_S
Y_MEAS 709 [(1,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 710 [(0,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
DISCARD 711 [(1,0)] 0 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 712 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 713 [(0,1)] D [] [] [] [] [] [] none
MERGE 714 [(0,1),(0,0)] D [] [716,717,718,719] [] [] [((0,0),(0,1))] [] none
DISCARD 715 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 716 [(0,1),(0,0)] D [714] [] [] [] [((0,0),(0,1))] [716,717,718,719] CONDITIONAL_S
Y_MEAS 717 [(0,1)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 718 [(0,0)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
DISCARD 719 [(0,1)] 0 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 720 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 721 [(1,0)] D [] [] [] [] [] [] none
MERGE 722 [(1,0),(0,0)] D [] [724,725,726,727] [] [] [((0,0),(1,0))] [] none
DISCARD 723 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 724 [(1,0),(0,0)] D [722] [] [] [] [((0,0),(1,0))] [724,725,726,727] CONDITIONAL_S
Y_MEAS 725 [(1,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 726 [(0,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
DISCARD 727 [(1,0)] 0 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 728 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 729 [(0,1)] D [] [] [] [] [] [] none
MERGE 730 [(0,1),(0,0)] D [] [732,733,734,735] [] [] [((0,0),(0,1))] [] none
DISCARD 731 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 732 [(0,1),(0,0)] D [730] [] [] [] [((0,0),(0,1))] [732,733,734,735] CONDITIONAL_S
Y_MEAS 733 [(0,1)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 734 [(0,0)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
DISCARD 735 [(0,1)] 0 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 736 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 737 [(1,0)] D [] [] [] [] [] [] none
MERGE 738 [(1,0),(0,0)] D [] [740,741,742,743] [] [] [((0,0),(1,0))] [] none
DISCARD 739 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 740 [(1,0),(0,0)] D [738] [] [] [] [((0,0),(1,0))] [740,741,742,743] CONDITIONAL_S
Y_MEAS 741 [(1,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 742 [(0,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
DISCARD 743 [(1,0)] 0 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 744 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 745 [(0,1)] D [] [] [] [] [] [] none
MERGE 746 [(0,1),(0,0)] D [] [748,749,750,751] [] [] [((0,0),(0,1))] [] none
DISCARD 747 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 748 [(0,1),(0,0)] D [746] [] [] [] [((0,0),(0,1))] [748,749,750,751] CONDITIONAL_S
Y_MEAS 749 [(0,1)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 750 [(0,0)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
DISCARD 751 [(0,1)] 0 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 752 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 753 [(1,0)] D [] [] [] [] [] [] none
MERGE 754 [(1,0),(0,0)] D [] [756,757,758,759] [] [] [((0,0),(1,0))] [] none
DISCARD 755 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 756 [(1,0),(0,0)] D [754] [] [] [] [((0,0),(1,0))] [756,757,758,759] CONDITIONAL_S
Y_MEAS 757 [(1,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 758 [(0,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
DISCARD 759 [(1,0)] 0 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 760 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 761 [(0,1)] D [] [] [] [] [] [] none
MERGE 762 [(0,1),(0,0)] D [] [764,765,766,767] [] [] [((0,0),(0,1))] [] none
DISCARD 763 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 764 [(0,1),(0,0)] D [762] [] [] [] [((0,0),(0,1))] [764,765,766,767] CONDITIONAL_S
Y_MEAS 765 [(0,1)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 766 [(0,0)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
DISCARD 767 [(0,1)] 0 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 768 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 769 [(1,0)] D [] [] [] [] [] [] none
MERGE 770 [(1,0),(0,0)] D [] [772,773,774,775] [] [] [((0,0),(1,0))] [] none
DISCARD 771 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 772 [(1,0),(0,0)] D [770] [] [] [] [((0,0),(1,0))] [772,773,774,775] CONDITIONAL_S
Y_MEAS 773 [(1,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 774 [(0,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
DISCARD 775 [(1,0)] 0 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 776 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 777 [(0,1)] D [] [] [] [] [] [] none
MERGE 778 [(0,1),(0,0)] D [] [780,781,782,783] [] [] [((0,0),(0,1))] [] none
DISCARD 779 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 780 [(0,1),(0,0)] D [778] [] [] [] [((0,0),(0,1))] [780,781,782,783] CONDITIONAL_S
Y_MEAS 781 [(0,1)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
IDLE 782 [(0,0)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
DISCARD 783 [(0,1)] 0 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
IDLE 784 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 785 [(1,0)] D [] [] [] [] [] [] none
MERGE 786 [(1,0),(0,0)] D [] [788,789,790,791] [] [] [((0,0),(1,0))] [] none
DISCARD 787 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 788 [(1,0),(0,0)] D [786] [] [] [] [((0,0),(1,0))] [788,789,790,791] CONDITIONAL_S
Y_MEAS 789 [(1,0)] HALF_D_PLUS_2 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
IDLE 790 [(0,0)] HALF_D_PLUS_2 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
DISCARD 791 [(1,0)] 0 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
IDLE 792 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 793 [(0,1)] D [] [] [] [] [] [] none
MERGE 794 [(0,1),(0,0)] D [] [796,797,798,799] [] [] [((0,0),(0,1))] [] none
DISCARD 795 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 796 [(0,1),(0,0)] D [794] [] [] [] [((0,0),(0,1))] [796,797,798,799] CONDITIONAL_S
Y_MEAS 797 [(0,1)] HALF_D_PLUS_2 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
IDLE 798 [(0,0)] HALF_D_PLUS_2 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
DISCARD 799 [(0,1)] 0 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
IDLE 800 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 801 [(1,0)] D [] [] [] [] [] [] none
MERGE 802 [(1,0),(0,0)] D [] [804,805,806,807] [] [] [((0,0),(1,0))] [] none
DISCARD 803 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 804 [(1,0),(0,0)] D [802] [] [] [] [((0,0),(1,0))] [804,805,806,807] CONDITIONAL_S
Y_MEAS 805 [(1,0)] HALF_D_PLUS_2 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
IDLE 806 [(0,0)] HALF_D_PLUS_2 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
DISCARD 807 [(1,0)] 0 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
IDLE 808 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 809 [(0,1)] D [] [] [] [] [] [] none
MERGE 810 [(0,1),(0,0)] D [] [812,813,814,815] [] [] [((0,0),(0,1))] [] none
DISCARD 811 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 812 [(0,1),(0,0)] D [810] [] [] [] [((0,0),(0,1))] [812,813,814,815] CONDITIONAL_S
Y_MEAS 813 [(0,1)] HALF_D_PLUS_2 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
IDLE 814 [(0,0)] HALF_D_PLUS_2 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
DISCARD 815 [(0,1)] 0 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
IDLE 816 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 817 [(1,0)] D [] [] [] [] [] [] none
MERGE 818 [(1,0),(0,0)] D [] [820,821,822,823] [] [] [((0,0),(1,0))] [] none
DISCARD 819 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 820 [(1,0),(0,0)] D [818] [] [] [] [((0,0),(1,0))] [820,821,822,823] CONDITIONAL_S
Y_MEAS 821 [(1,0)] HALF_D_PLUS_2 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
IDLE 822 [(0,0)] HALF_D_PLUS_2 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
DISCARD 823 [(1,0)] 0 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
IDLE 824 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 825 [(0,1)] D [] [] [] [] [] [] none
MERGE 826 [(0,1),(0,0)] D [] [828,829,830,831] [] [] [((0,0),(0,1))] [] none
DISCARD 827 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 828 [(0,1),(0,0)] D [826] [] [] [] [((0,0),(0,1))] [828,829,830,831] CONDITIONAL_S
Y_MEAS 829 [(0,1)] HALF_D_PLUS_2 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
IDLE 830 [(0,0)] HALF_D_PLUS_2 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
DISCARD 831 [(0,1)] 0 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
IDLE 832 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 833 [(1,0)] D [] [] [] [] [] [] none
MERGE 834 [(1,0),(0,0)] D [] [836,837,838,839] [] [] [((0,0),(1,0))] [] none
DISCARD 835 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 836 [(1,0),(0,0)] D [834] [] [] [] [((0,0),(1,0))] [836,837,838,839] CONDITIONAL_S
Y_MEAS 837 [(1,0)] HALF_D_PLUS_2 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
IDLE 838 [(0,0)] HALF_D_PLUS_2 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
DISCARD 839 [(1,0)] 0 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
IDLE 840 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 841 [(0,1)] D [] [] [] [] [] [] none
MERGE 842 [(0,1),(0,0)] D [] [844,845,846,847] [] [] [((0,0),(0,1))] [] none
DISCARD 843 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 844 [(0,1),(0,0)] D [842] [] [] [] [((0,0),(0,1))] [844,845,846,847] CONDITIONAL_S
Y_MEAS 845 [(0,1)] HALF_D_PLUS_2 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
IDLE 846 [(0,0)] HALF_D_PLUS_2 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
DISCARD 847 [(0,1)] 0 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
IDLE 848 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 849 [(1,0)] D [] [] [] [] [] [] none
MERGE 850 [(1,0),(0,0)] D [] [852,853,854,855] [] [] [((0,0),(1,0))] [] none
DISCARD 851 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 852 [(1,0),(0,0)] D [850] [] [] [] [((0,0),(1,0))] [852,853,854,855] CONDITIONAL_S
Y_MEAS 853 [(1,0)] HALF_D_PLUS_2 [850] [] [] [] [] [852,853,854,855] CONDITIONAL_S
IDLE 854 [(0,0)] HALF_D_PLUS_2 [850] [] [] [] [] [852,853,854,855] CONDITIONAL_S
DISCARD 855 [(1,0)] 0 [850] [] [] [] [] [852,853,854,855] CONDITIONAL_S
IDLE 856 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 857 [(0,1)] D [] [] [] [] [] [] none
MERGE 858 [(0,1),(0,0)] D [] [860,861,862,863] [] [] [((0,0),(0,1))] [] none
DISCARD 859 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 860 [(0,1),(0,0)] D [858] [] [] [] [((0,0),(0,1))] [860,861,862,863] CONDITIONAL_S
Y_MEAS 861 [(0,1)] HALF_D_PLUS_2 [858] [] [] [] [] [860,861,862,863] CONDITIONAL_S
IDLE 862 [(0,0)] HALF_D_PLUS_2 [858] [] [] [] [] [860,861,862,863] CONDITIONAL_S
DISCARD 863 [(0,1)] 0 [858] [] [] [] [] [860,861,862,863] CONDITIONAL_S
IDLE 864 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 865 [(1,0)] D [] [] [] [] [] [] none
MERGE 866 [(1,0),(0,0)] D [] [868,869,870,871] [] [] [((0,0),(1,0))] [] none
DISCARD 867 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 868 [(1,0),(0,0)] D [866] [] [] [] [((0,0),(1,0))] [868,869,870,871] CONDITIONAL_S
Y_MEAS 869 [(1,0)] HALF_D_PLUS_2 [866] [] [] [] [] [868,869,870,871] CONDITIONAL_S
IDLE 870 [(0,0)] HALF_D_PLUS_2 [866] [] [] [] [] [868,869,870,871] CONDITIONAL_S
DISCARD 871 [(1,0)] 0 [866] [] [] [] [] [868,869,870,871] CONDITIONAL_S
IDLE 872 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 873 [(0,1)] D [] [] [] [] [] [] none
MERGE 874 [(0,1),(0,0)] D [] [876,877,878,879] [] [] [((0,0),(0,1))] [] none
DISCARD 875 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 876 [(0,1),(0,0)] D [874] [] [] [] [((0,0),(0,1))] [876,877,878,879] CONDITIONAL_S
Y_MEAS 877 [(0,1)] HALF_D_PLUS_2 [874] [] [] [] [] [876,877,878,879] CONDITIONAL_S
IDLE 878 [(0,0)] HALF_D_PLUS_2 [874] [] [] [] [] [876,877,878,879] CONDITIONAL_S
DISCARD 879 [(0,1)] 0 [874] [] [] [] [] [876,877,878,879] CONDITIONAL_S
IDLE 880 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 881 [(1,0)] D [] [] [] [] [] [] none
MERGE 882 [(1,0),(0,0)] D [] [884,885,886,887] [] [] [((0,0),(1,0))] [] none
DISCARD 883 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 884 [(1,0),(0,0)] D [882] [] [] [] [((0,0),(1,0))] [884,885,886,887] CONDITIONAL_S
Y_MEAS 885 [(1,0)] HALF_D_PLUS_2 [882] [] [] [] [] [884,885,886,887] CONDITIONAL_S
IDLE 886 [(0,0)] HALF_D_PLUS_2 [882] [] [] [] [] [884,885,886,887] CONDITIONAL_S
DISCARD 887 [(1,0)] 0 [882] [] [] [] [] [884,885,886,887] CONDITIONAL_S
IDLE 888 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 889 [(0,1)] D [] [] [] [] [] [] none
MERGE 890 [(0,1),(0,0)] D [] [892,893,894,895] [] [] [((0,0),(0,1))] [] none
DISCARD 891 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 892 [(0,1),(0,0)] D [890] [] [] [] [((0,0),(0,1))] [892,893,894,895] CONDITIONAL_S
Y_MEAS 893 [(0,1)] HALF_D_PLUS_2 [890] [] [] [] [] [892,893,894,895] CONDITIONAL_S
IDLE 894 [(0,0)] HALF_D_PLUS_2 [890] [] [] [] [] [892,893,894,895] CONDITIONAL_S
DISCARD 895 [(0,1)] 0 [890] [] [] [] [] [892,893,894,895] CONDITIONAL_S
IDLE 896 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 897 [(1,0)] D [] [] [] [] [] [] none
MERGE 898 [(1,0),(0,0)] D [] [900,901,902,903] [] [] [((0,0),(1,0))] [] none
DISCARD 899 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 900 [(1,0),(0,0)] D [898] [] [] [] [((0,0),(1,0))] [900,901,902,903] CONDITIONAL_S
Y_MEAS 901 [(1,0)] HALF_D_PLUS_2 [898] [] [] [] [] [900,901,902,903] CONDITIONAL_S
IDLE 902 [(0,0)] HALF_D_PLUS_2 [898] [] [] [] [] [900,901,902,903] CONDITIONAL_S
DISCARD 903 [(1,0)] 0 [898] [] [] [] [] [900,901,902,903] CONDITIONAL_S
IDLE 904 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 905 [(0,1)] D [] [] [] [] [] [] none
MERGE 906 [(0,1),(0,0)] D [] [908,909,910,911] [] [] [((0,0),(0,1))] [] none
DISCARD 907 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 908 [(0,1),(0,0)] D [906] [] [] [] [((0,0),(0,1))] [908,909,910,911] CONDITIONAL_S
Y_MEAS 909 [(0,1)] HALF_D_PLUS_2 [906] [] [] [] [] [908,909,910,911] CONDITIONAL_S
IDLE 910 [(0,0)] HALF_D_PLUS_2 [906] [] [] [] [] [908,909,910,911] CONDITIONAL_S
DISCARD 911 [(0,1)] 0 [906] [] [] [] [] [908,909,910,911] CONDITIONAL_S
IDLE 912 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 913 [(1,0)] D [] [] [] [] [] [] none
MERGE 914 [(1,0),(0,0)] D [] [916,917,918,919] [] [] [((0,0),(1,0))] [] none
DISCARD 915 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 916 [(1,0),(0,0)] D [914] [] [] [] [((0,0),(1,0))] [916,917,918,919] CONDITIONAL_S
Y_MEAS 917 [(1,0)] HALF_D_PLUS_2 [914] [] [] [] [] [916,917,918,919] CONDITIONAL_S
IDLE 918 [(0,0)] HALF_D_PLUS_2 [914] [] [] [] [] [916,917,918,919] CONDITIONAL_S
DISCARD 919 [(1,0)] 0 [914] [] [] [] [] [916,917,918,919] CONDITIONAL_S
IDLE 920 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 921 [(0,1)] D [] [] [] [] [] [] none
MERGE 922 [(0,1),(0,0)] D [] [924,925,926,927] [] [] [((0,0),(0,1))] [] none
DISCARD 923 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 924 [(0,1),(0,0)] D [922] [] [] [] [((0,0),(0,1))] [924,925,926,927] CONDITIONAL_S
Y_MEAS 925 [(0,1)] HALF_D_PLUS_2 [922] [] [] [] [] [924,925,926,927] CONDITIONAL_S
IDLE 926 [(0,0)] HALF_D_PLUS_2 [922] [] [] [] [] [924,925,926,927] CONDITIONAL_S
DISCARD 927 [(0,1)] 0 [922] [] [] [] [] [924,925,926,927] CONDITIONAL_S
IDLE 928 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 929 [(1,0)] D [] [] [] [] [] [] none
MERGE 930 [(1,0),(0,0)] D [] [932,933,934,935] [] [] [((0,0),(1,0))] [] none
DISCARD 931 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 932 [(1,0),(0,0)] D [930] [] [] [] [((0,0),(1,0))] [932,933,934,935] CONDITIONAL_S
Y_MEAS 933 [(1,0)] HALF_D_PLUS_2 [930] [] [] [] [] [932,933,934,935] CONDITIONAL_S
IDLE 934 [(0,0)] HALF_D_PLUS_2 [930] [] [] [] [] [932,933,934,935] CONDITIONAL_S
DISCARD 935 [(1,0)] 0 [930] [] [] [] [] [932,933,934,935] CONDITIONAL_S
IDLE 936 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 937 [(0,1)] D [] [] [] [] [] [] none
MERGE 938 [(0,1),(0,0)] D [] [940,941,942,943] [] [] [((0,0),(0,1))] [] none
DISCARD 939 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 940 [(0,1),(0,0)] D [938] [] [] [] [((0,0),(0,1))] [940,941,942,943] CONDITIONAL_S
Y_MEAS 941 [(0,1)] HALF_D_PLUS_2 [938] [] [] [] [] [940,941,942,943] CONDITIONAL_S
IDLE 942 [(0,0)] HALF_D_PLUS_2 [938] [] [] [] [] [940,941,942,943] CONDITIONAL_S
DISCARD 943 [(0,1)] 0 [938] [] [] [] [] [940,941,942,943] CONDITIONAL_S
IDLE 944 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 945 [(1,0)] D [] [] [] [] [] [] none
MERGE 946 [(1,0),(0,0)] D [] [948,949,950,951] [] [] [((0,0),(1,0))] [] none
DISCARD 947 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 948 [(1,0),(0,0)] D [946] [] [] [] [((0,0),(1,0))] [948,949,950,951] CONDITIONAL_S
Y_MEAS 949 [(1,0)] HALF_D_PLUS_2 [946] [] [] [] [] [948,949,950,951] CONDITIONAL_S
IDLE 950 [(0,0)] HALF_D_PLUS_2 [946] [] [] [] [] [948,949,950,951] CONDITIONAL_S
DISCARD 951 [(1,0)] 0 [946] [] [] [] [] [948,949,950,951] CONDITIONAL_S
IDLE 952 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 953 [(0,1)] D [] [] [] [] [] [] none
MERGE 954 [(0,1),(0,0)] D [] [956,957,958,959] [] [] [((0,0),(0,1))] [] none
DISCARD 955 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 956 [(0,1),(0,0)] D [954] [] [] [] [((0,0),(0,1))] [956,957,958,959] CONDITIONAL_S
Y_MEAS 957 [(0,1)] HALF_D_PLUS_2 [954] [] [] [] [] [956,957,958,959] CONDITIONAL_S
IDLE 958 [(0,0)] HALF_D_PLUS_2 [954] [] [] [] [] [956,957,958,959] CONDITIONAL_S
DISCARD 959 [(0,1)] 0 [954] [] [] [] [] [956,957,958,959] CONDITIONAL_S
IDLE 960 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 961 [(1,0)] D [] [] [] [] [] [] none
MERGE 962 [(1,0),(0,0)] D [] [964,965,966,967] [] [] [((0,0),(1,0))] [] none
DISCARD 963 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 964 [(1,0),(0,0)] D [962] [] [] [] [((0,0),(1,0))] [964,965,966,967] CONDITIONAL_S
Y_MEAS 965 [(1,0)] HALF_D_PLUS_2 [962] [] [] [] [] [964,965,966,967] CONDITIONAL_S
IDLE 966 [(0,0)] HALF_D_PLUS_2 [962] [] [] [] [] [964,965,966,967] CONDITIONAL_S
DISCARD 967 [(1,0)] 0 [962] [] [] [] [] [964,965,966,967] CONDITIONAL_S
IDLE 968 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 969 [(0,1)] D [] [] [] [] [] [] none
MERGE 970 [(0,1),(0,0)] D [] [972,973,974,975] [] [] [((0,0),(0,1))] [] none
DISCARD 971 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 972 [(0,1),(0,0)] D [970] [] [] [] [((0,0),(0,1))] [972,973,974,975] CONDITIONAL_S
Y_MEAS 973 [(0,1)] HALF_D_PLUS_2 [970] [] [] [] [] [972,973,974,975] CONDITIONAL_S
IDLE 974 [(0,0)] HALF_D_PLUS_2 [970] [] [] [] [] [972,973,974,975] CONDITIONAL_S
DISCARD 975 [(0,1)] 0 [970] [] [] [] [] [972,973,974,975] CONDITIONAL_S
IDLE 976 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 977 [(1,0)] D [] [] [] [] [] [] none
MERGE 978 [(1,0),(0,0)] D [] [980,981,982,983] [] [] [((0,0),(1,0))] [] none
DISCARD 979 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 980 [(1,0),(0,0)] D [978] [] [] [] [((0,0),(1,0))] [980,981,982,983] CONDITIONAL_S
Y_MEAS 981 [(1,0)] HALF_D_PLUS_2 [978] [] [] [] [] [980,981,982,983] CONDITIONAL_S
IDLE 982 [(0,0)] HALF_D_PLUS_2 [978] [] [] [] [] [980,981,982,983] CONDITIONAL_S
DISCARD 983 [(1,0)] 0 [978] [] [] [] [] [980,981,982,983] CONDITIONAL_S
IDLE 984 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 985 [(0,1)] D [] [] [] [] [] [] none
MERGE 986 [(0,1),(0,0)] D [] [988,989,990,991] [] [] [((0,0),(0,1))] [] none
DISCARD 987 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 988 [(0,1),(0,0)] D [986] [] [] [] [((0,0),(0,1))] [988,989,990,991] CONDITIONAL_S
Y_MEAS 989 [(0,1)] HALF_D_PLUS_2 [986] [] [] [] [] [988,989,990,991] CONDITIONAL_S
IDLE 990 [(0,0)] HALF_D_PLUS_2 [986] [] [] [] [] [988,989,990,991] CONDITIONAL_S
DISCARD 991 [(0,1)] 0 [986] [] [] [] [] [988,989,990,991] CONDITIONAL_S
IDLE 992 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 993 [(1,0)] D [] [] [] [] [] [] none
MERGE 994 [(1,0),(0,0)] D [] [996,997,998,999] [] [] [((0,0),(1,0))] [] none
DISCARD 995 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 996 [(1,0),(0,0)] D [994] [] [] [] [((0,0),(1,0))] [996,997,998,999] CONDITIONAL_S
Y_MEAS 997 [(1,0)] HALF_D_PLUS_2 [994] [] [] [] [] [996,997,998,999] CONDITIONAL_S
IDLE 998 [(0,0)] HALF_D_PLUS_2 [994] [] [] [] [] [996,997,998,999] CONDITIONAL_S
DISCARD 999 [(1,0)] 0 [994] [] [] [] [] [996,997,998,999] CONDITIONAL_S
IDLE 1000 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 1001 [(0,1)] D [] [] [] [] [] [] none
MERGE 1002 [(0,1),(0,0)] D [] [1004,1005,1006,1007] [] [] [((0,0),(0,1))] [] none
DISCARD 1003 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1004 [(0,1),(0,0)] D [1002] [] [] [] [((0,0),(0,1))] [1004,1005,1006,1007] CONDITIONAL_S
Y_MEAS 1005 [(0,1)] HALF_D_PLUS_2 [1002] [] [] [] [] [1004,1005,1006,1007] CONDITIONAL_S
IDLE 1006 [(0,0)] HALF_D_PLUS_2 [1002] [] [] [] [] [1004,1005,1006,1007] CONDITIONAL_S
DISCARD 1007 [(0,1)] 0 [1002] [] [] [] [] [1004,1005,1006,1007] CONDITIONAL_S
IDLE 1008 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 1009 [(1,0)] D [] [] [] [] [] [] none
MERGE 1010 [(1,0),(0,0)] D [] [1012,1013,1014,1015] [] [] [((0,0),(1,0))] [] none
DISCARD 1011 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1012 [(1,0),(0,0)] D [1010] [] [] [] [((0,0),(1,0))] [1012,1013,1014,1015] CONDITIONAL_S
Y_MEAS 1013 [(1,0)] HALF_D_PLUS_2 [1010] [] [] [] [] [1012,1013,1014,1015] CONDITIONAL_S
IDLE 1014 [(0,0)] HALF_D_PLUS_2 [1010] [] [] [] [] [1012,1013,1014,1015] CONDITIONAL_S
DISCARD 1015 [(1,0)] 0 [1010] [] [] [] [] [1012,1013,1014,1015] CONDITIONAL_S
IDLE 1016 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 1017 [(0,1)] D [] [] [] [] [] [] none
MERGE 1018 [(0,1),(0,0)] D [] [1020,1021,1022,1023] [] [] [((0,0),(0,1))] [] none
DISCARD 1019 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1020 [(0,1),(0,0)] D [1018] [] [] [] [((0,0),(0,1))] [1020,1021,1022,1023] CONDITIONAL_S
Y_MEAS 1021 [(0,1)] HALF_D_PLUS_2 [1018] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
IDLE 1022 [(0,0)] HALF_D_PLUS_2 [1018] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
DISCARD 1023 [(0,1)] 0 [1018] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
IDLE 1024 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 1025 [(1,0)] D [] [] [] [] [] [] none
MERGE 1026 [(1,0),(0,0)] D [] [1028,1029,1030,1031] [] [] [((0,0),(1,0))] [] none
DISCARD 1027 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1028 [(1,0),(0,0)] D [1026] [] [] [] [((0,0),(1,0))] [1028,1029,1030,1031] CONDITIONAL_S
Y_MEAS 1029 [(1,0)] HALF_D_PLUS_2 [1026] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
IDLE 1030 [(0,0)] HALF_D_PLUS_2 [1026] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
DISCARD 1031 [(1,0)] 0 [1026] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
IDLE 1032 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 1033 [(0,1)] D [] [] [] [] [] [] none
MERGE 1034 [(0,1),(0,0)] D [] [1036,1037,1038,1039] [] [] [((0,0),(0,1))] [] none
DISCARD 1035 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1036 [(0,1),(0,0)] D [1034] [] [] [] [((0,0),(0,1))] [1036,1037,1038,1039] CONDITIONAL_S
Y_MEAS 1037 [(0,1)] HALF_D_PLUS_2 [1034] [] [] [] [] [1036,1037,1038,1039] CONDITIONAL_S
IDLE 1038 [(0,0)] HALF_D_PLUS_2 [1034] [] [] [] [] [1036,1037,1038,1039] CONDITIONAL_S
DISCARD 1039 [(0,1)] 0 [1034] [] [] [] [] [1036,1037,1038,1039] CONDITIONAL_S
IDLE 1040 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 1041 [(1,0)] D [] [] [] [] [] [] none
MERGE 1042 [(1,0),(0,0)] D [] [1044,1045,1046,1047] [] [] [((0,0),(1,0))] [] none
DISCARD 1043 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1044 [(1,0),(0,0)] D [1042] [] [] [] [((0,0),(1,0))] [1044,1045,1046,1047] CONDITIONAL_S
Y_MEAS 1045 [(1,0)] HALF_D_PLUS_2 [1042] [] [] [] [] [1044,1045,1046,1047] CONDITIONAL_S
IDLE 1046 [(0,0)] HALF_D_PLUS_2 [1042] [] [] [] [] [1044,1045,1046,1047] CONDITIONAL_S
DISCARD 1047 [(1,0)] 0 [1042] [] [] [] [] [1044,1045,1046,1047] CONDITIONAL_S
IDLE 1048 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 1049 [(0,1)] D [] [] [] [] [] [] none
MERGE 1050 [(0,1),(0,0)] D [] [1052,1053,1054,1055] [] [] [((0,0),(0,1))] [] none
DISCARD 1051 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1052 [(0,1),(0,0)] D [1050] [] [] [] [((0,0),(0,1))] [1052,1053,1054,1055] CONDITIONAL_S
Y_MEAS 1053 [(0,1)] HALF_D_PLUS_2 [1050] [] [] [] [] [1052,1053,1054,1055] CONDITIONAL_S
IDLE 1054 [(0,0)] HALF_D_PLUS_2 [1050] [] [] [] [] [1052,1053,1054,1055] CONDITIONAL_S
DISCARD 1055 [(0,1)] 0 [1050] [] [] [] [] [1052,1053,1054,1055] CONDITIONAL_S
IDLE 1056 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 1057 [(1,0)] D [] [] [] [] [] [] none
MERGE 1058 [(1,0),(0,0)] D [] [1060,1061,1062,1063] [] [] [((0,0),(1,0))] [] none
DISCARD 1059 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1060 [(1,0),(0,0)] D [1058] [] [] [] [((0,0),(1,0))] [1060,1061,1062,1063] CONDITIONAL_S
Y_MEAS 1061 [(1,0)] HALF_D_PLUS_2 [1058] [] [] [] [] [1060,1061,1062,1063] CONDITIONAL_S
IDLE 1062 [(0,0)] HALF_D_PLUS_2 [1058] [] [] [] [] [1060,1061,1062,1063] CONDITIONAL_S
DISCARD 1063 [(1,0)] 0 [1058] [] [] [] [] [1060,1061,1062,1063] CONDITIONAL_S
IDLE 1064 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 1065 [(0,1)] D [] [] [] [] [] [] none
MERGE 1066 [(0,1),(0,0)] D [] [1068,1069,1070,1071] [] [] [((0,0),(0,1))] [] none
DISCARD 1067 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1068 [(0,1),(0,0)] D [1066] [] [] [] [((0,0),(0,1))] [1068,1069,1070,1071] CONDITIONAL_S
Y_MEAS 1069 [(0,1)] HALF_D_PLUS_2 [1066] [] [] [] [] [1068,1069,1070,1071] CONDITIONAL_S
IDLE 1070 [(0,0)] HALF_D_PLUS_2 [1066] [] [] [] [] [1068,1069,1070,1071] CONDITIONAL_S
DISCARD 1071 [(0,1)] 0 [1066] [] [] [] [] [1068,1069,1070,1071] CONDITIONAL_S
IDLE 1072 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 1073 [(1,0)] D [] [] [] [] [] [] none
MERGE 1074 [(1,0),(0,0)] D [] [1076,1077,1078,1079] [] [] [((0,0),(1,0))] [] none
DISCARD 1075 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1076 [(1,0),(0,0)] D [1074] [] [] [] [((0,0),(1,0))] [1076,1077,1078,1079] CONDITIONAL_S
Y_MEAS 1077 [(1,0)] HALF_D_PLUS_2 [1074] [] [] [] [] [1076,1077,1078,1079] CONDITIONAL_S
IDLE 1078 [(0,0)] HALF_D_PLUS_2 [1074] [] [] [] [] [1076,1077,1078,1079] CONDITIONAL_S
DISCARD 1079 [(1,0)] 0 [1074] [] [] [] [] [1076,1077,1078,1079] CONDITIONAL_S
IDLE 1080 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 1081 [(0,1)] D [] [] [] [] [] [] none
MERGE 1082 [(0,1),(0,0)] D [] [1084,1085,1086,1087] [] [] [((0,0),(0,1))] [] none
DISCARD 1083 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1084 [(0,1),(0,0)] D [1082] [] [] [] [((0,0),(0,1))] [1084,1085,1086,1087] CONDITIONAL_S
Y_MEAS 1085 [(0,1)] HALF_D_PLUS_2 [1082] [] [] [] [] [1084,1085,1086,1087] CONDITIONAL_S
IDLE 1086 [(0,0)] HALF_D_PLUS_2 [1082] [] [] [] [] [1084,1085,1086,1087] CONDITIONAL_S
DISCARD 1087 [(0,1)] 0 [1082] [] [] [] [] [1084,1085,1086,1087] CONDITIONAL_S
IDLE 1088 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 1089 [(1,0)] D [] [] [] [] [] [] none
MERGE 1090 [(1,0),(0,0)] D [] [1092,1093,1094,1095] [] [] [((0,0),(1,0))] [] none
DISCARD 1091 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1092 [(1,0),(0,0)] D [1090] [] [] [] [((0,0),(1,0))] [1092,1093,1094,1095] CONDITIONAL_S
Y_MEAS 1093 [(1,0)] HALF_D_PLUS_2 [1090] [] [] [] [] [1092,1093,1094,1095] CONDITIONAL_S
IDLE 1094 [(0,0)] HALF_D_PLUS_2 [1090] [] [] [] [] [1092,1093,1094,1095] CONDITIONAL_S
DISCARD 1095 [(1,0)] 0 [1090] [] [] [] [] [1092,1093,1094,1095] CONDITIONAL_S
IDLE 1096 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 1097 [(0,1)] D [] [] [] [] [] [] none
MERGE 1098 [(0,1),(0,0)] D [] [1100,1101,1102,1103] [] [] [((0,0),(0,1))] [] none
DISCARD 1099 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1100 [(0,1),(0,0)] D [1098] [] [] [] [((0,0),(0,1))] [1100,1101,1102,1103] CONDITIONAL_S
Y_MEAS 1101 [(0,1)] HALF_D_PLUS_2 [1098] [] [] [] [] [1100,1101,1102,1103] CONDITIONAL_S
IDLE 1102 [(0,0)] HALF_D_PLUS_2 [1098] [] [] [] [] [1100,1101,1102,1103] CONDITIONAL_S
DISCARD 1103 [(0,1)] 0 [1098] [] [] [] [] [1100,1101,1102,1103] CONDITIONAL_S
IDLE 1104 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 1105 [(1,0)] D [] [] [] [] [] [] none
MERGE 1106 [(1,0),(0,0)] D [] [1108,1109,1110,1111] [] [] [((0,0),(1,0))] [] none
DISCARD 1107 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1108 [(1,0),(0,0)] D [1106] [] [] [] [((0,0),(1,0))] [1108,1109,1110,1111] CONDITIONAL_S
Y_MEAS 1109 [(1,0)] HALF_D_PLUS_2 [1106] [] [] [] [] [1108,1109,1110,1111] CONDITIONAL_S
IDLE 1110 [(0,0)] HALF_D_PLUS_2 [1106] [] [] [] [] [1108,1109,1110,1111] CONDITIONAL_S
DISCARD 1111 [(1,0)] 0 [1106] [] [] [] [] [1108,1109,1110,1111] CONDITIONAL_S
IDLE 1112 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 1113 [(0,1)] D [] [] [] [] [] [] none
MERGE 1114 [(0,1),(0,0)] D [] [1116,1117,1118,1119] [] [] [((0,0),(0,1))] [] none
DISCARD 1115 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1116 [(0,1),(0,0)] D [1114] [] [] [] [((0,0),(0,1))] [1116,1117,1118,1119] CONDITIONAL_S
Y_MEAS 1117 [(0,1)] HALF_D_PLUS_2 [1114] [] [] [] [] [1116,1117,1118,1119] CONDITIONAL_S
IDLE 1118 [(0,0)] HALF_D_PLUS_2 [1114] [] [] [] [] [1116,1117,1118,1119] CONDITIONAL_S
DISCARD 1119 [(0,1)] 0 [1114] [] [] [] [] [1116,1117,1118,1119] CONDITIONAL_S
IDLE 1120 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 1121 [(1,0)] D [] [] [] [] [] [] none
MERGE 1122 [(1,0),(0,0)] D [] [1124,1125,1126,1127] [] [] [((0,0),(1,0))] [] none
DISCARD 1123 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1124 [(1,0),(0,0)] D [1122] [] [] [] [((0,0),(1,0))] [1124,1125,1126,1127] CONDITIONAL_S
Y_MEAS 1125 [(1,0)] HALF_D_PLUS_2 [1122] [] [] [] [] [1124,1125,1126,1127] CONDITIONAL_S
IDLE 1126 [(0,0)] HALF_D_PLUS_2 [1122] [] [] [] [] [1124,1125,1126,1127] CONDITIONAL_S
DISCARD 1127 [(1,0)] 0 [1122] [] [] [] [] [1124,1125,1126,1127] CONDITIONAL_S
IDLE 1128 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1129 [(0,1)] D [] [] [] [] [] [] none
MERGE 1130 [(0,1),(0,0)] D [] [1132,1133,1134,1135] [] [] [((0,0),(0,1))] [] none
DISCARD 1131 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1132 [(0,1),(0,0)] D [1130] [] [] [] [((0,0),(0,1))] [1132,1133,1134,1135] CONDITIONAL_S
Y_MEAS 1133 [(0,1)] HALF_D_PLUS_2 [1130] [] [] [] [] [1132,1133,1134,1135] CONDITIONAL_S
IDLE 1134 [(0,0)] HALF_D_PLUS_2 [1130] [] [] [] [] [1132,1133,1134,1135] CONDITIONAL_S
DISCARD 1135 [(0,1)] 0 [1130] [] [] [] [] [1132,1133,1134,1135] CONDITIONAL_S
IDLE 1136 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 1137 [(1,0)] D [] [] [] [] [] [] none
MERGE 1138 [(1,0),(0,0)] D [] [1140,1141,1142,1143] [] [] [((0,0),(1,0))] [] none
DISCARD 1139 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1140 [(1,0),(0,0)] D [1138] [] [] [] [((0,0),(1,0))] [1140,1141,1142,1143] CONDITIONAL_S
Y_MEAS 1141 [(1,0)] HALF_D_PLUS_2 [1138] [] [] [] [] [1140,1141,1142,1143] CONDITIONAL_S
IDLE 1142 [(0,0)] HALF_D_PLUS_2 [1138] [] [] [] [] [1140,1141,1142,1143] CONDITIONAL_S
DISCARD 1143 [(1,0)] 0 [1138] [] [] [] [] [1140,1141,1142,1143] CONDITIONAL_S
IDLE 1144 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 1145 [(0,1)] D [] [] [] [] [] [] none
MERGE 1146 [(0,1),(0,0)] D [] [1148,1149,1150,1151] [] [] [((0,0),(0,1))] [] none
DISCARD 1147 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1148 [(0,1),(0,0)] D [1146] [] [] [] [((0,0),(0,1))] [1148,1149,1150,1151] CONDITIONAL_S
Y_MEAS 1149 [(0,1)] HALF_D_PLUS_2 [1146] [] [] [] [] [1148,1149,1150,1151] CONDITIONAL_S
IDLE 1150 [(0,0)] HALF_D_PLUS_2 [1146] [] [] [] [] [1148,1149,1150,1151] CONDITIONAL_S
DISCARD 1151 [(0,1)] 0 [1146] [] [] [] [] [1148,1149,1150,1151] CONDITIONAL_S
IDLE 1152 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 1153 [(1,0)] D [] [] [] [] [] [] none
MERGE 1154 [(1,0),(0,0)] D [] [1156,1157,1158,1159] [] [] [((0,0),(1,0))] [] none
DISCARD 1155 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1156 [(1,0),(0,0)] D [1154] [] [] [] [((0,0),(1,0))] [1156,1157,1158,1159] CONDITIONAL_S
Y_MEAS 1157 [(1,0)] HALF_D_PLUS_2 [1154] [] [] [] [] [1156,1157,1158,1159] CONDITIONAL_S
IDLE 1158 [(0,0)] HALF_D_PLUS_2 [1154] [] [] [] [] [1156,1157,1158,1159] CONDITIONAL_S
DISCARD 1159 [(1,0)] 0 [1154] [] [] [] [] [1156,1157,1158,1159] CONDITIONAL_S
IDLE 1160 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 1161 [(0,1)] D [] [] [] [] [] [] none
MERGE 1162 [(0,1),(0,0)] D [] [1164,1165,1166,1167] [] [] [((0,0),(0,1))] [] none
DISCARD 1163 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1164 [(0,1),(0,0)] D [1162] [] [] [] [((0,0),(0,1))] [1164,1165,1166,1167] CONDITIONAL_S
Y_MEAS 1165 [(0,1)] HALF_D_PLUS_2 [1162] [] [] [] [] [1164,1165,1166,1167] CONDITIONAL_S
IDLE 1166 [(0,0)] HALF_D_PLUS_2 [1162] [] [] [] [] [1164,1165,1166,1167] CONDITIONAL_S
DISCARD 1167 [(0,1)] 0 [1162] [] [] [] [] [1164,1165,1166,1167] CONDITIONAL_S
IDLE 1168 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 1169 [(1,0)] D [] [] [] [] [] [] none
MERGE 1170 [(1,0),(0,0)] D [] [1172,1173,1174,1175] [] [] [((0,0),(1,0))] [] none
DISCARD 1171 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1172 [(1,0),(0,0)] D [1170] [] [] [] [((0,0),(1,0))] [1172,1173,1174,1175] CONDITIONAL_S
Y_MEAS 1173 [(1,0)] HALF_D_PLUS_2 [1170] [] [] [] [] [1172,1173,1174,1175] CONDITIONAL_S
IDLE 1174 [(0,0)] HALF_D_PLUS_2 [1170] [] [] [] [] [1172,1173,1174,1175] CONDITIONAL_S
DISCARD 1175 [(1,0)] 0 [1170] [] [] [] [] [1172,1173,1174,1175] CONDITIONAL_S
IDLE 1176 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 1177 [(0,1)] D [] [] [] [] [] [] none
MERGE 1178 [(0,1),(0,0)] D [] [1180,1181,1182,1183] [] [] [((0,0),(0,1))] [] none
DISCARD 1179 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1180 [(0,1),(0,0)] D [1178] [] [] [] [((0,0),(0,1))] [1180,1181,1182,1183] CONDITIONAL_S
Y_MEAS 1181 [(0,1)] HALF_D_PLUS_2 [1178] [] [] [] [] [1180,1181,1182,1183] CONDITIONAL_S
IDLE 1182 [(0,0)] HALF_D_PLUS_2 [1178] [] [] [] [] [1180,1181,1182,1183] CONDITIONAL_S
DISCARD 1183 [(0,1)] 0 [1178] [] [] [] [] [1180,1181,1182,1183] CONDITIONAL_S
IDLE 1184 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 1185 [(1,0)] D [] [] [] [] [] [] none
MERGE 1186 [(1,0),(0,0)] D [] [1188,1189,1190,1191] [] [] [((0,0),(1,0))] [] none
DISCARD 1187 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1188 [(1,0),(0,0)] D [1186] [] [] [] [((0,0),(1,0))] [1188,1189,1190,1191] CONDITIONAL_S
Y_MEAS 1189 [(1,0)] HALF_D_PLUS_2 [1186] [] [] [] [] [1188,1189,1190,1191] CONDITIONAL_S
IDLE 1190 [(0,0)] HALF_D_PLUS_2 [1186] [] [] [] [] [1188,1189,1190,1191] CONDITIONAL_S
DISCARD 1191 [(1,0)] 0 [1186] [] [] [] [] [1188,1189,1190,1191] CONDITIONAL_S
IDLE 1192 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 1193 [(0,1)] D [] [] [] [] [] [] none
MERGE 1194 [(0,1),(0,0)] D [] [1196,1197,1198,1199] [] [] [((0,0),(0,1))] [] none
DISCARD 1195 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1196 [(0,1),(0,0)] D [1194] [] [] [] [((0,0),(0,1))] [1196,1197,1198,1199] CONDITIONAL_S
Y_MEAS 1197 [(0,1)] HALF_D_PLUS_2 [1194] [] [] [] [] [1196,1197,1198,1199] CONDITIONAL_S
IDLE 1198 [(0,0)] HALF_D_PLUS_2 [1194] [] [] [] [] [1196,1197,1198,1199] CONDITIONAL_S
DISCARD 1199 [(0,1)] 0 [1194] [] [] [] [] [1196,1197,1198,1199] CONDITIONAL_S
IDLE 1200 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 1201 [(1,0)] D [] [] [] [] [] [] none
MERGE 1202 [(1,0),(0,0)] D [] [1204,1205,1206,1207] [] [] [((0,0),(1,0))] [] none
DISCARD 1203 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1204 [(1,0),(0,0)] D [1202] [] [] [] [((0,0),(1,0))] [1204,1205,1206,1207] CONDITIONAL_S
Y_MEAS 1205 [(1,0)] HALF_D_PLUS_2 [1202] [] [] [] [] [1204,1205,1206,1207] CONDITIONAL_S
IDLE 1206 [(0,0)] HALF_D_PLUS_2 [1202] [] [] [] [] [1204,1205,1206,1207] CONDITIONAL_S
DISCARD 1207 [(1,0)] 0 [1202] [] [] [] [] [1204,1205,1206,1207] CONDITIONAL_S
IDLE 1208 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 1209 [(0,1)] D [] [] [] [] [] [] none
MERGE 1210 [(0,1),(0,0)] D [] [1212,1213,1214,1215] [] [] [((0,0),(0,1))] [] none
DISCARD 1211 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1212 [(0,1),(0,0)] D [1210] [] [] [] [((0,0),(0,1))] [1212,1213,1214,1215] CONDITIONAL_S
Y_MEAS 1213 [(0,1)] HALF_D_PLUS_2 [1210] [] [] [] [] [1212,1213,1214,1215] CONDITIONAL_S
IDLE 1214 [(0,0)] HALF_D_PLUS_2 [1210] [] [] [] [] [1212,1213,1214,1215] CONDITIONAL_S
DISCARD 1215 [(0,1)] 0 [1210] [] [] [] [] [1212,1213,1214,1215] CONDITIONAL_S
IDLE 1216 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 1217 [(1,0)] D [] [] [] [] [] [] none
MERGE 1218 [(1,0),(0,0)] D [] [1220,1221,1222,1223] [] [] [((0,0),(1,0))] [] none
DISCARD 1219 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1220 [(1,0),(0,0)] D [1218] [] [] [] [((0,0),(1,0))] [1220,1221,1222,1223] CONDITIONAL_S
Y_MEAS 1221 [(1,0)] HALF_D_PLUS_2 [1218] [] [] [] [] [1220,1221,1222,1223] CONDITIONAL_S
IDLE 1222 [(0,0)] HALF_D_PLUS_2 [1218] [] [] [] [] [1220,1221,1222,1223] CONDITIONAL_S
DISCARD 1223 [(1,0)] 0 [1218] [] [] [] [] [1220,1221,1222,1223] CONDITIONAL_S
IDLE 1224 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1225 [(0,1)] D [] [] [] [] [] [] none
MERGE 1226 [(0,1),(0,0)] D [] [1228,1229,1230,1231] [] [] [((0,0),(0,1))] [] none
DISCARD 1227 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1228 [(0,1),(0,0)] D [1226] [] [] [] [((0,0),(0,1))] [1228,1229,1230,1231] CONDITIONAL_S
Y_MEAS 1229 [(0,1)] HALF_D_PLUS_2 [1226] [] [] [] [] [1228,1229,1230,1231] CONDITIONAL_S
IDLE 1230 [(0,0)] HALF_D_PLUS_2 [1226] [] [] [] [] [1228,1229,1230,1231] CONDITIONAL_S
DISCARD 1231 [(0,1)] 0 [1226] [] [] [] [] [1228,1229,1230,1231] CONDITIONAL_S
IDLE 1232 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 1233 [(1,0)] D [] [] [] [] [] [] none
MERGE 1234 [(1,0),(0,0)] D [] [1236,1237,1238,1239] [] [] [((0,0),(1,0))] [] none
DISCARD 1235 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1236 [(1,0),(0,0)] D [1234] [] [] [] [((0,0),(1,0))] [1236,1237,1238,1239] CONDITIONAL_S
Y_MEAS 1237 [(1,0)] HALF_D_PLUS_2 [1234] [] [] [] [] [1236,1237,1238,1239] CONDITIONAL_S
IDLE 1238 [(0,0)] HALF_D_PLUS_2 [1234] [] [] [] [] [1236,1237,1238,1239] CONDITIONAL_S
DISCARD 1239 [(1,0)] 0 [1234] [] [] [] [] [1236,1237,1238,1239] CONDITIONAL_S
IDLE 1240 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 1241 [(0,1)] D [] [] [] [] [] [] none
MERGE 1242 [(0,1),(0,0)] D [] [1244,1245,1246,1247] [] [] [((0,0),(0,1))] [] none
DISCARD 1243 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1244 [(0,1),(0,0)] D [1242] [] [] [] [((0,0),(0,1))] [1244,1245,1246,1247] CONDITIONAL_S
Y_MEAS 1245 [(0,1)] HALF_D_PLUS_2 [1242] [] [] [] [] [1244,1245,1246,1247] CONDITIONAL_S
IDLE 1246 [(0,0)] HALF_D_PLUS_2 [1242] [] [] [] [] [1244,1245,1246,1247] CONDITIONAL_S
DISCARD 1247 [(0,1)] 0 [1242] [] [] [] [] [1244,1245,1246,1247] CONDITIONAL_S
IDLE 1248 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1249 [(1,0)] D [] [] [] [] [] [] none
MERGE 1250 [(1,0),(0,0)] D [] [1252,1253,1254,1255] [] [] [((0,0),(1,0))] [] none
DISCARD 1251 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1252 [(1,0),(0,0)] D [1250] [] [] [] [((0,0),(1,0))] [1252,1253,1254,1255] CONDITIONAL_S
Y_MEAS 1253 [(1,0)] HALF_D_PLUS_2 [1250] [] [] [] [] [1252,1253,1254,1255] CONDITIONAL_S
IDLE 1254 [(0,0)] HALF_D_PLUS_2 [1250] [] [] [] [] [1252,1253,1254,1255] CONDITIONAL_S
DISCARD 1255 [(1,0)] 0 [1250] [] [] [] [] [1252,1253,1254,1255] CONDITIONAL_S
IDLE 1256 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 1257 [(0,1)] D [] [] [] [] [] [] none
MERGE 1258 [(0,1),(0,0)] D [] [1260,1261,1262,1263] [] [] [((0,0),(0,1))] [] none
DISCARD 1259 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1260 [(0,1),(0,0)] D [1258] [] [] [] [((0,0),(0,1))] [1260,1261,1262,1263] CONDITIONAL_S
Y_MEAS 1261 [(0,1)] HALF_D_PLUS_2 [1258] [] [] [] [] [1260,1261,1262,1263] CONDITIONAL_S
IDLE 1262 [(0,0)] HALF_D_PLUS_2 [1258] [] [] [] [] [1260,1261,1262,1263] CONDITIONAL_S
DISCARD 1263 [(0,1)] 0 [1258] [] [] [] [] [1260,1261,1262,1263] CONDITIONAL_S
IDLE 1264 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1265 [(1,0)] D [] [] [] [] [] [] none
MERGE 1266 [(1,0),(0,0)] D [] [1268,1269,1270,1271] [] [] [((0,0),(1,0))] [] none
DISCARD 1267 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1268 [(1,0),(0,0)] D [1266] [] [] [] [((0,0),(1,0))] [1268,1269,1270,1271] CONDITIONAL_S
Y_MEAS 1269 [(1,0)] HALF_D_PLUS_2 [1266] [] [] [] [] [1268,1269,1270,1271] CONDITIONAL_S
IDLE 1270 [(0,0)] HALF_D_PLUS_2 [1266] [] [] [] [] [1268,1269,1270,1271] CONDITIONAL_S
DISCARD 1271 [(1,0)] 0 [1266] [] [] [] [] [1268,1269,1270,1271] CONDITIONAL_S
IDLE 1272 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 1273 [(0,1)] D [] [] [] [] [] [] none
MERGE 1274 [(0,1),(0,0)] D [] [1276,1277,1278,1279] [] [] [((0,0),(0,1))] [] none
DISCARD 1275 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1276 [(0,1),(0,0)] D [1274] [] [] [] [((0,0),(0,1))] [1276,1277,1278,1279] CONDITIONAL_S
Y_MEAS 1277 [(0,1)] HALF_D_PLUS_2 [1274] [] [] [] [] [1276,1277,1278,1279] CONDITIONAL_S
IDLE 1278 [(0,0)] HALF_D_PLUS_2 [1274] [] [] [] [] [1276,1277,1278,1279] CONDITIONAL_S
DISCARD 1279 [(0,1)] 0 [1274] [] [] [] [] [1276,1277,1278,1279] CONDITIONAL_S
IDLE 1280 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 1281 [(1,0)] D [] [] [] [] [] [] none
MERGE 1282 [(1,0),(0,0)] D [] [1284,1285,1286,1287] [] [] [((0,0),(1,0))] [] none
DISCARD 1283 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1284 [(1,0),(0,0)] D [1282] [] [] [] [((0,0),(1,0))] [1284,1285,1286,1287] CONDITIONAL_S
Y_MEAS 1285 [(1,0)] HALF_D_PLUS_2 [1282] [] [] [] [] [1284,1285,1286,1287] CONDITIONAL_S
IDLE 1286 [(0,0)] HALF_D_PLUS_2 [1282] [] [] [] [] [1284,1285,1286,1287] CONDITIONAL_S
DISCARD 1287 [(1,0)] 0 [1282] [] [] [] [] [1284,1285,1286,1287] CONDITIONAL_S
IDLE 1288 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 1289 [(0,1)] D [] [] [] [] [] [] none
MERGE 1290 [(0,1),(0,0)] D [] [1292,1293,1294,1295] [] [] [((0,0),(0,1))] [] none
DISCARD 1291 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1292 [(0,1),(0,0)] D [1290] [] [] [] [((0,0),(0,1))] [1292,1293,1294,1295] CONDITIONAL_S
Y_MEAS 1293 [(0,1)] HALF_D_PLUS_2 [1290] [] [] [] [] [1292,1293,1294,1295] CONDITIONAL_S
IDLE 1294 [(0,0)] HALF_D_PLUS_2 [1290] [] [] [] [] [1292,1293,1294,1295] CONDITIONAL_S
DISCARD 1295 [(0,1)] 0 [1290] [] [] [] [] [1292,1293,1294,1295] CONDITIONAL_S
IDLE 1296 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 1297 [(1,0)] D [] [] [] [] [] [] none
MERGE 1298 [(1,0),(0,0)] D [] [1300,1301,1302,1303] [] [] [((0,0),(1,0))] [] none
DISCARD 1299 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1300 [(1,0),(0,0)] D [1298] [] [] [] [((0,0),(1,0))] [1300,1301,1302,1303] CONDITIONAL_S
Y_MEAS 1301 [(1,0)] HALF_D_PLUS_2 [1298] [] [] [] [] [1300,1301,1302,1303] CONDITIONAL_S
IDLE 1302 [(0,0)] HALF_D_PLUS_2 [1298] [] [] [] [] [1300,1301,1302,1303] CONDITIONAL_S
DISCARD 1303 [(1,0)] 0 [1298] [] [] [] [] [1300,1301,1302,1303] CONDITIONAL_S
IDLE 1304 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 1305 [(0,1)] D [] [] [] [] [] [] none
MERGE 1306 [(0,1),(0,0)] D [] [1308,1309,1310,1311] [] [] [((0,0),(0,1))] [] none
DISCARD 1307 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1308 [(0,1),(0,0)] D [1306] [] [] [] [((0,0),(0,1))] [1308,1309,1310,1311] CONDITIONAL_S
Y_MEAS 1309 [(0,1)] HALF_D_PLUS_2 [1306] [] [] [] [] [1308,1309,1310,1311] CONDITIONAL_S
IDLE 1310 [(0,0)] HALF_D_PLUS_2 [1306] [] [] [] [] [1308,1309,1310,1311] CONDITIONAL_S
DISCARD 1311 [(0,1)] 0 [1306] [] [] [] [] [1308,1309,1310,1311] CONDITIONAL_S
IDLE 1312 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 1313 [(1,0)] D [] [] [] [] [] [] none
MERGE 1314 [(1,0),(0,0)] D [] [1316,1317,1318,1319] [] [] [((0,0),(1,0))] [] none
DISCARD 1315 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1316 [(1,0),(0,0)] D [1314] [] [] [] [((0,0),(1,0))] [1316,1317,1318,1319] CONDITIONAL_S
Y_MEAS 1317 [(1,0)] HALF_D_PLUS_2 [1314] [] [] [] [] [1316,1317,1318,1319] CONDITIONAL_S
IDLE 1318 [(0,0)] HALF_D_PLUS_2 [1314] [] [] [] [] [1316,1317,1318,1319] CONDITIONAL_S
DISCARD 1319 [(1,0)] 0 [1314] [] [] [] [] [1316,1317,1318,1319] CONDITIONAL_S
IDLE 1320 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 1321 [(0,1)] D [] [] [] [] [] [] none
MERGE 1322 [(0,1),(0,0)] D [] [1324,1325,1326,1327] [] [] [((0,0),(0,1))] [] none
DISCARD 1323 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1324 [(0,1),(0,0)] D [1322] [] [] [] [((0,0),(0,1))] [1324,1325,1326,1327] CONDITIONAL_S
Y_MEAS 1325 [(0,1)] HALF_D_PLUS_2 [1322] [] [] [] [] [1324,1325,1326,1327] CONDITIONAL_S
IDLE 1326 [(0,0)] HALF_D_PLUS_2 [1322] [] [] [] [] [1324,1325,1326,1327] CONDITIONAL_S
DISCARD 1327 [(0,1)] 0 [1322] [] [] [] [] [1324,1325,1326,1327] CONDITIONAL_S
IDLE 1328 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 1329 [(1,0)] D [] [] [] [] [] [] none
MERGE 1330 [(1,0),(0,0)] D [] [1332,1333,1334,1335] [] [] [((0,0),(1,0))] [] none
DISCARD 1331 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1332 [(1,0),(0,0)] D [1330] [] [] [] [((0,0),(1,0))] [1332,1333,1334,1335] CONDITIONAL_S
Y_MEAS 1333 [(1,0)] HALF_D_PLUS_2 [1330] [] [] [] [] [1332,1333,1334,1335] CONDITIONAL_S
IDLE 1334 [(0,0)] HALF_D_PLUS_2 [1330] [] [] [] [] [1332,1333,1334,1335] CONDITIONAL_S
DISCARD 1335 [(1,0)] 0 [1330] [] [] [] [] [1332,1333,1334,1335] CONDITIONAL_S
IDLE 1336 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 1337 [(0,1)] D [] [] [] [] [] [] none
MERGE 1338 [(0,1),(0,0)] D [] [1340,1341,1342,1343] [] [] [((0,0),(0,1))] [] none
DISCARD 1339 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1340 [(0,1),(0,0)] D [1338] [] [] [] [((0,0),(0,1))] [1340,1341,1342,1343] CONDITIONAL_S
Y_MEAS 1341 [(0,1)] HALF_D_PLUS_2 [1338] [] [] [] [] [1340,1341,1342,1343] CONDITIONAL_S
IDLE 1342 [(0,0)] HALF_D_PLUS_2 [1338] [] [] [] [] [1340,1341,1342,1343] CONDITIONAL_S
DISCARD 1343 [(0,1)] 0 [1338] [] [] [] [] [1340,1341,1342,1343] CONDITIONAL_S
IDLE 1344 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 1345 [(1,0)] D [] [] [] [] [] [] none
MERGE 1346 [(1,0),(0,0)] D [] [1348,1349,1350,1351] [] [] [((0,0),(1,0))] [] none
DISCARD 1347 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1348 [(1,0),(0,0)] D [1346] [] [] [] [((0,0),(1,0))] [1348,1349,1350,1351] CONDITIONAL_S
Y_MEAS 1349 [(1,0)] HALF_D_PLUS_2 [1346] [] [] [] [] [1348,1349,1350,1351] CONDITIONAL_S
IDLE 1350 [(0,0)] HALF_D_PLUS_2 [1346] [] [] [] [] [1348,1349,1350,1351] CONDITIONAL_S
DISCARD 1351 [(1,0)] 0 [1346] [] [] [] [] [1348,1349,1350,1351] CONDITIONAL_S
IDLE 1352 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1353 [(0,1)] D [] [] [] [] [] [] none
MERGE 1354 [(0,1),(0,0)] D [] [1356,1357,1358,1359] [] [] [((0,0),(0,1))] [] none
DISCARD 1355 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1356 [(0,1),(0,0)] D [1354] [] [] [] [((0,0),(0,1))] [1356,1357,1358,1359] CONDITIONAL_S
Y_MEAS 1357 [(0,1)] HALF_D_PLUS_2 [1354] [] [] [] [] [1356,1357,1358,1359] CONDITIONAL_S
IDLE 1358 [(0,0)] HALF_D_PLUS_2 [1354] [] [] [] [] [1356,1357,1358,1359] CONDITIONAL_S
DISCARD 1359 [(0,1)] 0 [1354] [] [] [] [] [1356,1357,1358,1359] CONDITIONAL_S
IDLE 1360 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 1361 [(1,0)] D [] [] [] [] [] [] none
MERGE 1362 [(1,0),(0,0)] D [] [1364,1365,1366,1367] [] [] [((0,0),(1,0))] [] none
DISCARD 1363 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1364 [(1,0),(0,0)] D [1362] [] [] [] [((0,0),(1,0))] [1364,1365,1366,1367] CONDITIONAL_S
Y_MEAS 1365 [(1,0)] HALF_D_PLUS_2 [1362] [] [] [] [] [1364,1365,1366,1367] CONDITIONAL_S
IDLE 1366 [(0,0)] HALF_D_PLUS_2 [1362] [] [] [] [] [1364,1365,1366,1367] CONDITIONAL_S
DISCARD 1367 [(1,0)] 0 [1362] [] [] [] [] [1364,1365,1366,1367] CONDITIONAL_S
IDLE 1368 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 1369 [(0,1)] D [] [] [] [] [] [] none
MERGE 1370 [(0,1),(0,0)] D [] [1372,1373,1374,1375] [] [] [((0,0),(0,1))] [] none
DISCARD 1371 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1372 [(0,1),(0,0)] D [1370] [] [] [] [((0,0),(0,1))] [1372,1373,1374,1375] CONDITIONAL_S
Y_MEAS 1373 [(0,1)] HALF_D_PLUS_2 [1370] [] [] [] [] [1372,1373,1374,1375] CONDITIONAL_S
IDLE 1374 [(0,0)] HALF_D_PLUS_2 [1370] [] [] [] [] [1372,1373,1374,1375] CONDITIONAL_S
DISCARD 1375 [(0,1)] 0 [1370] [] [] [] [] [1372,1373,1374,1375] CONDITIONAL_S
IDLE 1376 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 1377 [(1,0)] D [] [] [] [] [] [] none
MERGE 1378 [(1,0),(0,0)] D [] [1380,1381,1382,1383] [] [] [((0,0),(1,0))] [] none
DISCARD 1379 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1380 [(1,0),(0,0)] D [1378] [] [] [] [((0,0),(1,0))] [1380,1381,1382,1383] CONDITIONAL_S
Y_MEAS 1381 [(1,0)] HALF_D_PLUS_2 [1378] [] [] [] [] [1380,1381,1382,1383] CONDITIONAL_S
IDLE 1382 [(0,0)] HALF_D_PLUS_2 [1378] [] [] [] [] [1380,1381,1382,1383] CONDITIONAL_S
DISCARD 1383 [(1,0)] 0 [1378] [] [] [] [] [1380,1381,1382,1383] CONDITIONAL_S
IDLE 1384 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 1385 [(0,1)] D [] [] [] [] [] [] none
MERGE 1386 [(0,1),(0,0)] D [] [1388,1389,1390,1391] [] [] [((0,0),(0,1))] [] none
DISCARD 1387 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1388 [(0,1),(0,0)] D [1386] [] [] [] [((0,0),(0,1))] [1388,1389,1390,1391] CONDITIONAL_S
Y_MEAS 1389 [(0,1)] HALF_D_PLUS_2 [1386] [] [] [] [] [1388,1389,1390,1391] CONDITIONAL_S
IDLE 1390 [(0,0)] HALF_D_PLUS_2 [1386] [] [] [] [] [1388,1389,1390,1391] CONDITIONAL_S
DISCARD 1391 [(0,1)] 0 [1386] [] [] [] [] [1388,1389,1390,1391] CONDITIONAL_S
IDLE 1392 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 1393 [(1,0)] D [] [] [] [] [] [] none
MERGE 1394 [(1,0),(0,0)] D [] [1396,1397,1398,1399] [] [] [((0,0),(1,0))] [] none
DISCARD 1395 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1396 [(1,0),(0,0)] D [1394] [] [] [] [((0,0),(1,0))] [1396,1397,1398,1399] CONDITIONAL_S
Y_MEAS 1397 [(1,0)] HALF_D_PLUS_2 [1394] [] [] [] [] [1396,1397,1398,1399] CONDITIONAL_S
IDLE 1398 [(0,0)] HALF_D_PLUS_2 [1394] [] [] [] [] [1396,1397,1398,1399] CONDITIONAL_S
DISCARD 1399 [(1,0)] 0 [1394] [] [] [] [] [1396,1397,1398,1399] CONDITIONAL_S
IDLE 1400 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 1401 [(0,1)] D [] [] [] [] [] [] none
MERGE 1402 [(0,1),(0,0)] D [] [1404,1405,1406,1407] [] [] [((0,0),(0,1))] [] none
DISCARD 1403 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1404 [(0,1),(0,0)] D [1402] [] [] [] [((0,0),(0,1))] [1404,1405,1406,1407] CONDITIONAL_S
Y_MEAS 1405 [(0,1)] HALF_D_PLUS_2 [1402] [] [] [] [] [1404,1405,1406,1407] CONDITIONAL_S
IDLE 1406 [(0,0)] HALF_D_PLUS_2 [1402] [] [] [] [] [1404,1405,1406,1407] CONDITIONAL_S
DISCARD 1407 [(0,1)] 0 [1402] [] [] [] [] [1404,1405,1406,1407] CONDITIONAL_S
IDLE 1408 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 1409 [(1,0)] D [] [] [] [] [] [] none
MERGE 1410 [(1,0),(0,0)] D [] [1412,1413,1414,1415] [] [] [((0,0),(1,0))] [] none
DISCARD 1411 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1412 [(1,0),(0,0)] D [1410] [] [] [] [((0,0),(1,0))] [1412,1413,1414,1415] CONDITIONAL_S
Y_MEAS 1413 [(1,0)] HALF_D_PLUS_2 [1410] [] [] [] [] [1412,1413,1414,1415] CONDITIONAL_S
IDLE 1414 [(0,0)] HALF_D_PLUS_2 [1410] [] [] [] [] [1412,1413,1414,1415] CONDITIONAL_S
DISCARD 1415 [(1,0)] 0 [1410] [] [] [] [] [1412,1413,1414,1415] CONDITIONAL_S
IDLE 1416 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 1417 [(0,1)] D [] [] [] [] [] [] none
MERGE 1418 [(0,1),(0,0)] D [] [1420,1421,1422,1423] [] [] [((0,0),(0,1))] [] none
DISCARD 1419 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1420 [(0,1),(0,0)] D [1418] [] [] [] [((0,0),(0,1))] [1420,1421,1422,1423] CONDITIONAL_S
Y_MEAS 1421 [(0,1)] HALF_D_PLUS_2 [1418] [] [] [] [] [1420,1421,1422,1423] CONDITIONAL_S
IDLE 1422 [(0,0)] HALF_D_PLUS_2 [1418] [] [] [] [] [1420,1421,1422,1423] CONDITIONAL_S
DISCARD 1423 [(0,1)] 0 [1418] [] [] [] [] [1420,1421,1422,1423] CONDITIONAL_S
IDLE 1424 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 1425 [(1,0)] D [] [] [] [] [] [] none
MERGE 1426 [(1,0),(0,0)] D [] [1428,1429,1430,1431] [] [] [((0,0),(1,0))] [] none
DISCARD 1427 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1428 [(1,0),(0,0)] D [1426] [] [] [] [((0,0),(1,0))] [1428,1429,1430,1431] CONDITIONAL_S
Y_MEAS 1429 [(1,0)] HALF_D_PLUS_2 [1426] [] [] [] [] [1428,1429,1430,1431] CONDITIONAL_S
IDLE 1430 [(0,0)] HALF_D_PLUS_2 [1426] [] [] [] [] [1428,1429,1430,1431] CONDITIONAL_S
DISCARD 1431 [(1,0)] 0 [1426] [] [] [] [] [1428,1429,1430,1431] CONDITIONAL_S
IDLE 1432 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 1433 [(0,1)] D [] [] [] [] [] [] none
MERGE 1434 [(0,1),(0,0)] D [] [1436,1437,1438,1439] [] [] [((0,0),(0,1))] [] none
DISCARD 1435 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1436 [(0,1),(0,0)] D [1434] [] [] [] [((0,0),(0,1))] [1436,1437,1438,1439] CONDITIONAL_S
Y_MEAS 1437 [(0,1)] HALF_D_PLUS_2 [1434] [] [] [] [] [1436,1437,1438,1439] CONDITIONAL_S
IDLE 1438 [(0,0)] HALF_D_PLUS_2 [1434] [] [] [] [] [1436,1437,1438,1439] CONDITIONAL_S
DISCARD 1439 [(0,1)] 0 [1434] [] [] [] [] [1436,1437,1438,1439] CONDITIONAL_S
IDLE 1440 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 1441 [(1,0)] D [] [] [] [] [] [] none
MERGE 1442 [(1,0),(0,0)] D [] [1444,1445,1446,1447] [] [] [((0,0),(1,0))] [] none
DISCARD 1443 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1444 [(1,0),(0,0)] D [1442] [] [] [] [((0,0),(1,0))] [1444,1445,1446,1447] CONDITIONAL_S
Y_MEAS 1445 [(1,0)] HALF_D_PLUS_2 [1442] [] [] [] [] [1444,1445,1446,1447] CONDITIONAL_S
IDLE 1446 [(0,0)] HALF_D_PLUS_2 [1442] [] [] [] [] [1444,1445,1446,1447] CONDITIONAL_S
DISCARD 1447 [(1,0)] 0 [1442] [] [] [] [] [1444,1445,1446,1447] CONDITIONAL_S
IDLE 1448 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 1449 [(0,1)] D [] [] [] [] [] [] none
MERGE 1450 [(0,1),(0,0)] D [] [1452,1453,1454,1455] [] [] [((0,0),(0,1))] [] none
DISCARD 1451 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1452 [(0,1),(0,0)] D [1450] [] [] [] [((0,0),(0,1))] [1452,1453,1454,1455] CONDITIONAL_S
Y_MEAS 1453 [(0,1)] HALF_D_PLUS_2 [1450] [] [] [] [] [1452,1453,1454,1455] CONDITIONAL_S
IDLE 1454 [(0,0)] HALF_D_PLUS_2 [1450] [] [] [] [] [1452,1453,1454,1455] CONDITIONAL_S
DISCARD 1455 [(0,1)] 0 [1450] [] [] [] [] [1452,1453,1454,1455] CONDITIONAL_S
IDLE 1456 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 1457 [(1,0)] D [] [] [] [] [] [] none
MERGE 1458 [(1,0),(0,0)] D [] [1460,1461,1462,1463] [] [] [((0,0),(1,0))] [] none
DISCARD 1459 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1460 [(1,0),(0,0)] D [1458] [] [] [] [((0,0),(1,0))] [1460,1461,1462,1463] CONDITIONAL_S
Y_MEAS 1461 [(1,0)] HALF_D_PLUS_2 [1458] [] [] [] [] [1460,1461,1462,1463] CONDITIONAL_S
IDLE 1462 [(0,0)] HALF_D_PLUS_2 [1458] [] [] [] [] [1460,1461,1462,1463] CONDITIONAL_S
DISCARD 1463 [(1,0)] 0 [1458] [] [] [] [] [1460,1461,1462,1463] CONDITIONAL_S
IDLE 1464 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 1465 [(0,1)] D [] [] [] [] [] [] none
MERGE 1466 [(0,1),(0,0)] D [] [1468,1469,1470,1471] [] [] [((0,0),(0,1))] [] none
DISCARD 1467 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1468 [(0,1),(0,0)] D [1466] [] [] [] [((0,0),(0,1))] [1468,1469,1470,1471] CONDITIONAL_S
Y_MEAS 1469 [(0,1)] HALF_D_PLUS_2 [1466] [] [] [] [] [1468,1469,1470,1471] CONDITIONAL_S
IDLE 1470 [(0,0)] HALF_D_PLUS_2 [1466] [] [] [] [] [1468,1469,1470,1471] CONDITIONAL_S
DISCARD 1471 [(0,1)] 0 [1466] [] [] [] [] [1468,1469,1470,1471] CONDITIONAL_S
IDLE 1472 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 1473 [(1,0)] D [] [] [] [] [] [] none
MERGE 1474 [(1,0),(0,0)] D [] [1476,1477,1478,1479] [] [] [((0,0),(1,0))] [] none
DISCARD 1475 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1476 [(1,0),(0,0)] D [1474] [] [] [] [((0,0),(1,0))] [1476,1477,1478,1479] CONDITIONAL_S
Y_MEAS 1477 [(1,0)] HALF_D_PLUS_2 [1474] [] [] [] [] [1476,1477,1478,1479] CONDITIONAL_S
IDLE 1478 [(0,0)] HALF_D_PLUS_2 [1474] [] [] [] [] [1476,1477,1478,1479] CONDITIONAL_S
DISCARD 1479 [(1,0)] 0 [1474] [] [] [] [] [1476,1477,1478,1479] CONDITIONAL_S
IDLE 1480 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 1481 [(0,1)] D [] [] [] [] [] [] none
MERGE 1482 [(0,1),(0,0)] D [] [1484,1485,1486,1487] [] [] [((0,0),(0,1))] [] none
DISCARD 1483 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1484 [(0,1),(0,0)] D [1482] [] [] [] [((0,0),(0,1))] [1484,1485,1486,1487] CONDITIONAL_S
Y_MEAS 1485 [(0,1)] HALF_D_PLUS_2 [1482] [] [] [] [] [1484,1485,1486,1487] CONDITIONAL_S
IDLE 1486 [(0,0)] HALF_D_PLUS_2 [1482] [] [] [] [] [1484,1485,1486,1487] CONDITIONAL_S
DISCARD 1487 [(0,1)] 0 [1482] [] [] [] [] [1484,1485,1486,1487] CONDITIONAL_S
IDLE 1488 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1489 [(1,0)] D [] [] [] [] [] [] none
MERGE 1490 [(1,0),(0,0)] D [] [1492,1493,1494,1495] [] [] [((0,0),(1,0))] [] none
DISCARD 1491 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1492 [(1,0),(0,0)] D [1490] [] [] [] [((0,0),(1,0))] [1492,1493,1494,1495] CONDITIONAL_S
Y_MEAS 1493 [(1,0)] HALF_D_PLUS_2 [1490] [] [] [] [] [1492,1493,1494,1495] CONDITIONAL_S
IDLE 1494 [(0,0)] HALF_D_PLUS_2 [1490] [] [] [] [] [1492,1493,1494,1495] CONDITIONAL_S
DISCARD 1495 [(1,0)] 0 [1490] [] [] [] [] [1492,1493,1494,1495] CONDITIONAL_S
IDLE 1496 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 1497 [(0,1)] D [] [] [] [] [] [] none
MERGE 1498 [(0,1),(0,0)] D [] [1500,1501,1502,1503] [] [] [((0,0),(0,1))] [] none
DISCARD 1499 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1500 [(0,1),(0,0)] D [1498] [] [] [] [((0,0),(0,1))] [1500,1501,1502,1503] CONDITIONAL_S
Y_MEAS 1501 [(0,1)] HALF_D_PLUS_2 [1498] [] [] [] [] [1500,1501,1502,1503] CONDITIONAL_S
IDLE 1502 [(0,0)] HALF_D_PLUS_2 [1498] [] [] [] [] [1500,1501,1502,1503] CONDITIONAL_S
DISCARD 1503 [(0,1)] 0 [1498] [] [] [] [] [1500,1501,1502,1503] CONDITIONAL_S
IDLE 1504 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 1505 [(1,0)] D [] [] [] [] [] [] none
MERGE 1506 [(1,0),(0,0)] D [] [1508,1509,1510,1511] [] [] [((0,0),(1,0))] [] none
DISCARD 1507 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1508 [(1,0),(0,0)] D [1506] [] [] [] [((0,0),(1,0))] [1508,1509,1510,1511] CONDITIONAL_S
Y_MEAS 1509 [(1,0)] HALF_D_PLUS_2 [1506] [] [] [] [] [1508,1509,1510,1511] CONDITIONAL_S
IDLE 1510 [(0,0)] HALF_D_PLUS_2 [1506] [] [] [] [] [1508,1509,1510,1511] CONDITIONAL_S
DISCARD 1511 [(1,0)] 0 [1506] [] [] [] [] [1508,1509,1510,1511] CONDITIONAL_S
IDLE 1512 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 1513 [(0,1)] D [] [] [] [] [] [] none
MERGE 1514 [(0,1),(0,0)] D [] [1516,1517,1518,1519] [] [] [((0,0),(0,1))] [] none
DISCARD 1515 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1516 [(0,1),(0,0)] D [1514] [] [] [] [((0,0),(0,1))] [1516,1517,1518,1519] CONDITIONAL_S
Y_MEAS 1517 [(0,1)] HALF_D_PLUS_2 [1514] [] [] [] [] [1516,1517,1518,1519] CONDITIONAL_S
IDLE 1518 [(0,0)] HALF_D_PLUS_2 [1514] [] [] [] [] [1516,1517,1518,1519] CONDITIONAL_S
DISCARD 1519 [(0,1)] 0 [1514] [] [] [] [] [1516,1517,1518,1519] CONDITIONAL_S
IDLE 1520 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 1521 [(1,0)] D [] [] [] [] [] [] none
MERGE 1522 [(1,0),(0,0)] D [] [1524,1525,1526,1527] [] [] [((0,0),(1,0))] [] none
DISCARD 1523 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1524 [(1,0),(0,0)] D [1522] [] [] [] [((0,0),(1,0))] [1524,1525,1526,1527] CONDITIONAL_S
Y_MEAS 1525 [(1,0)] HALF_D_PLUS_2 [1522] [] [] [] [] [1524,1525,1526,1527] CONDITIONAL_S
IDLE 1526 [(0,0)] HALF_D_PLUS_2 [1522] [] [] [] [] [1524,1525,1526,1527] CONDITIONAL_S
DISCARD 1527 [(1,0)] 0 [1522] [] [] [] [] [1524,1525,1526,1527] CONDITIONAL_S
IDLE 1528 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 1529 [(0,1)] D [] [] [] [] [] [] none
MERGE 1530 [(0,1),(0,0)] D [] [1532,1533,1534,1535] [] [] [((0,0),(0,1))] [] none
DISCARD 1531 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1532 [(0,1),(0,0)] D [1530] [] [] [] [((0,0),(0,1))] [1532,1533,1534,1535] CONDITIONAL_S
Y_MEAS 1533 [(0,1)] HALF_D_PLUS_2 [1530] [] [] [] [] [1532,1533,1534,1535] CONDITIONAL_S
IDLE 1534 [(0,0)] HALF_D_PLUS_2 [1530] [] [] [] [] [1532,1533,1534,1535] CONDITIONAL_S
DISCARD 1535 [(0,1)] 0 [1530] [] [] [] [] [1532,1533,1534,1535] CONDITIONAL_S
IDLE 1536 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 1537 [(1,0)] D [] [] [] [] [] [] none
MERGE 1538 [(1,0),(0,0)] D [] [1540,1541,1542,1543] [] [] [((0,0),(1,0))] [] none
DISCARD 1539 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1540 [(1,0),(0,0)] D [1538] [] [] [] [((0,0),(1,0))] [1540,1541,1542,1543] CONDITIONAL_S
Y_MEAS 1541 [(1,0)] HALF_D_PLUS_2 [1538] [] [] [] [] [1540,1541,1542,1543] CONDITIONAL_S
IDLE 1542 [(0,0)] HALF_D_PLUS_2 [1538] [] [] [] [] [1540,1541,1542,1543] CONDITIONAL_S
DISCARD 1543 [(1,0)] 0 [1538] [] [] [] [] [1540,1541,1542,1543] CONDITIONAL_S
IDLE 1544 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 1545 [(0,1)] D [] [] [] [] [] [] none
MERGE 1546 [(0,1),(0,0)] D [] [1548,1549,1550,1551] [] [] [((0,0),(0,1))] [] none
DISCARD 1547 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1548 [(0,1),(0,0)] D [1546] [] [] [] [((0,0),(0,1))] [1548,1549,1550,1551] CONDITIONAL_S
Y_MEAS 1549 [(0,1)] HALF_D_PLUS_2 [1546] [] [] [] [] [1548,1549,1550,1551] CONDITIONAL_S
IDLE 1550 [(0,0)] HALF_D_PLUS_2 [1546] [] [] [] [] [1548,1549,1550,1551] CONDITIONAL_S
DISCARD 1551 [(0,1)] 0 [1546] [] [] [] [] [1548,1549,1550,1551] CONDITIONAL_S
IDLE 1552 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 1553 [(1,0)] D [] [] [] [] [] [] none
MERGE 1554 [(1,0),(0,0)] D [] [1556,1557,1558,1559] [] [] [((0,0),(1,0))] [] none
DISCARD 1555 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1556 [(1,0),(0,0)] D [1554] [] [] [] [((0,0),(1,0))] [1556,1557,1558,1559] CONDITIONAL_S
Y_MEAS 1557 [(1,0)] HALF_D_PLUS_2 [1554] [] [] [] [] [1556,1557,1558,1559] CONDITIONAL_S
IDLE 1558 [(0,0)] HALF_D_PLUS_2 [1554] [] [] [] [] [1556,1557,1558,1559] CONDITIONAL_S
DISCARD 1559 [(1,0)] 0 [1554] [] [] [] [] [1556,1557,1558,1559] CONDITIONAL_S
IDLE 1560 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 1561 [(0,1)] D [] [] [] [] [] [] none
MERGE 1562 [(0,1),(0,0)] D [] [1564,1565,1566,1567] [] [] [((0,0),(0,1))] [] none
DISCARD 1563 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1564 [(0,1),(0,0)] D [1562] [] [] [] [((0,0),(0,1))] [1564,1565,1566,1567] CONDITIONAL_S
Y_MEAS 1565 [(0,1)] HALF_D_PLUS_2 [1562] [] [] [] [] [1564,1565,1566,1567] CONDITIONAL_S
IDLE 1566 [(0,0)] HALF_D_PLUS_2 [1562] [] [] [] [] [1564,1565,1566,1567] CONDITIONAL_S
DISCARD 1567 [(0,1)] 0 [1562] [] [] [] [] [1564,1565,1566,1567] CONDITIONAL_S
IDLE 1568 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 1569 [(1,0)] D [] [] [] [] [] [] none
MERGE 1570 [(1,0),(0,0)] D [] [1572,1573,1574,1575] [] [] [((0,0),(1,0))] [] none
DISCARD 1571 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1572 [(1,0),(0,0)] D [1570] [] [] [] [((0,0),(1,0))] [1572,1573,1574,1575] CONDITIONAL_S
Y_MEAS 1573 [(1,0)] HALF_D_PLUS_2 [1570] [] [] [] [] [1572,1573,1574,1575] CONDITIONAL_S
IDLE 1574 [(0,0)] HALF_D_PLUS_2 [1570] [] [] [] [] [1572,1573,1574,1575] CONDITIONAL_S
DISCARD 1575 [(1,0)] 0 [1570] [] [] [] [] [1572,1573,1574,1575] CONDITIONAL_S
IDLE 1576 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 1577 [(0,1)] D [] [] [] [] [] [] none
MERGE 1578 [(0,1),(0,0)] D [] [1580,1581,1582,1583] [] [] [((0,0),(0,1))] [] none
DISCARD 1579 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1580 [(0,1),(0,0)] D [1578] [] [] [] [((0,0),(0,1))] [1580,1581,1582,1583] CONDITIONAL_S
Y_MEAS 1581 [(0,1)] HALF_D_PLUS_2 [1578] [] [] [] [] [1580,1581,1582,1583] CONDITIONAL_S
IDLE 1582 [(0,0)] HALF_D_PLUS_2 [1578] [] [] [] [] [1580,1581,1582,1583] CONDITIONAL_S
DISCARD 1583 [(0,1)] 0 [1578] [] [] [] [] [1580,1581,1582,1583] CONDITIONAL_S
IDLE 1584 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 1585 [(1,0)] D [] [] [] [] [] [] none
MERGE 1586 [(1,0),(0,0)] D [] [1588,1589,1590,1591] [] [] [((0,0),(1,0))] [] none
DISCARD 1587 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1588 [(1,0),(0,0)] D [1586] [] [] [] [((0,0),(1,0))] [1588,1589,1590,1591] CONDITIONAL_S
Y_MEAS 1589 [(1,0)] HALF_D_PLUS_2 [1586] [] [] [] [] [1588,1589,1590,1591] CONDITIONAL_S
IDLE 1590 [(0,0)] HALF_D_PLUS_2 [1586] [] [] [] [] [1588,1589,1590,1591] CONDITIONAL_S
DISCARD 1591 [(1,0)] 0 [1586] [] [] [] [] [1588,1589,1590,1591] CONDITIONAL_S
IDLE 1592 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 1593 [(0,1)] D [] [] [] [] [] [] none
MERGE 1594 [(0,1),(0,0)] D [] [1596,1597,1598,1599] [] [] [((0,0),(0,1))] [] none
DISCARD 1595 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1596 [(0,1),(0,0)] D [1594] [] [] [] [((0,0),(0,1))] [1596,1597,1598,1599] CONDITIONAL_S
Y_MEAS 1597 [(0,1)] HALF_D_PLUS_2 [1594] [] [] [] [] [1596,1597,1598,1599] CONDITIONAL_S
IDLE 1598 [(0,0)] HALF_D_PLUS_2 [1594] [] [] [] [] [1596,1597,1598,1599] CONDITIONAL_S
DISCARD 1599 [(0,1)] 0 [1594] [] [] [] [] [1596,1597,1598,1599] CONDITIONAL_S
IDLE 1600 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 1601 [(1,0)] D [] [] [] [] [] [] none
MERGE 1602 [(1,0),(0,0)] D [] [1604,1605,1606,1607] [] [] [((0,0),(1,0))] [] none
DISCARD 1603 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1604 [(1,0),(0,0)] D [1602] [] [] [] [((0,0),(1,0))] [1604,1605,1606,1607] CONDITIONAL_S
Y_MEAS 1605 [(1,0)] HALF_D_PLUS_2 [1602] [] [] [] [] [1604,1605,1606,1607] CONDITIONAL_S
IDLE 1606 [(0,0)] HALF_D_PLUS_2 [1602] [] [] [] [] [1604,1605,1606,1607] CONDITIONAL_S
DISCARD 1607 [(1,0)] 0 [1602] [] [] [] [] [1604,1605,1606,1607] CONDITIONAL_S
IDLE 1608 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 1609 [(0,1)] D [] [] [] [] [] [] none
MERGE 1610 [(0,1),(0,0)] D [] [1612,1613,1614,1615] [] [] [((0,0),(0,1))] [] none
DISCARD 1611 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1612 [(0,1),(0,0)] D [1610] [] [] [] [((0,0),(0,1))] [1612,1613,1614,1615] CONDITIONAL_S
Y_MEAS 1613 [(0,1)] HALF_D_PLUS_2 [1610] [] [] [] [] [1612,1613,1614,1615] CONDITIONAL_S
IDLE 1614 [(0,0)] HALF_D_PLUS_2 [1610] [] [] [] [] [1612,1613,1614,1615] CONDITIONAL_S
DISCARD 1615 [(0,1)] 0 [1610] [] [] [] [] [1612,1613,1614,1615] CONDITIONAL_S
IDLE 1616 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 1617 [(1,0)] D [] [] [] [] [] [] none
MERGE 1618 [(1,0),(0,0)] D [] [1620,1621,1622,1623] [] [] [((0,0),(1,0))] [] none
DISCARD 1619 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1620 [(1,0),(0,0)] D [1618] [] [] [] [((0,0),(1,0))] [1620,1621,1622,1623] CONDITIONAL_S
Y_MEAS 1621 [(1,0)] HALF_D_PLUS_2 [1618] [] [] [] [] [1620,1621,1622,1623] CONDITIONAL_S
IDLE 1622 [(0,0)] HALF_D_PLUS_2 [1618] [] [] [] [] [1620,1621,1622,1623] CONDITIONAL_S
DISCARD 1623 [(1,0)] 0 [1618] [] [] [] [] [1620,1621,1622,1623] CONDITIONAL_S
IDLE 1624 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1625 [(0,1)] D [] [] [] [] [] [] none
MERGE 1626 [(0,1),(0,0)] D [] [1628,1629,1630,1631] [] [] [((0,0),(0,1))] [] none
DISCARD 1627 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1628 [(0,1),(0,0)] D [1626] [] [] [] [((0,0),(0,1))] [1628,1629,1630,1631] CONDITIONAL_S
Y_MEAS 1629 [(0,1)] HALF_D_PLUS_2 [1626] [] [] [] [] [1628,1629,1630,1631] CONDITIONAL_S
IDLE 1630 [(0,0)] HALF_D_PLUS_2 [1626] [] [] [] [] [1628,1629,1630,1631] CONDITIONAL_S
DISCARD 1631 [(0,1)] 0 [1626] [] [] [] [] [1628,1629,1630,1631] CONDITIONAL_S
IDLE 1632 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1633 [(1,0)] D [] [] [] [] [] [] none
MERGE 1634 [(1,0),(0,0)] D [] [1636,1637,1638,1639] [] [] [((0,0),(1,0))] [] none
DISCARD 1635 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1636 [(1,0),(0,0)] D [1634] [] [] [] [((0,0),(1,0))] [1636,1637,1638,1639] CONDITIONAL_S
Y_MEAS 1637 [(1,0)] HALF_D_PLUS_2 [1634] [] [] [] [] [1636,1637,1638,1639] CONDITIONAL_S
IDLE 1638 [(0,0)] HALF_D_PLUS_2 [1634] [] [] [] [] [1636,1637,1638,1639] CONDITIONAL_S
DISCARD 1639 [(1,0)] 0 [1634] [] [] [] [] [1636,1637,1638,1639] CONDITIONAL_S
IDLE 1640 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 1641 [(0,1)] D [] [] [] [] [] [] none
MERGE 1642 [(0,1),(0,0)] D [] [1644,1645,1646,1647] [] [] [((0,0),(0,1))] [] none
DISCARD 1643 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1644 [(0,1),(0,0)] D [1642] [] [] [] [((0,0),(0,1))] [1644,1645,1646,1647] CONDITIONAL_S
Y_MEAS 1645 [(0,1)] HALF_D_PLUS_2 [1642] [] [] [] [] [1644,1645,1646,1647] CONDITIONAL_S
IDLE 1646 [(0,0)] HALF_D_PLUS_2 [1642] [] [] [] [] [1644,1645,1646,1647] CONDITIONAL_S
DISCARD 1647 [(0,1)] 0 [1642] [] [] [] [] [1644,1645,1646,1647] CONDITIONAL_S
IDLE 1648 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 1649 [(1,0)] D [] [] [] [] [] [] none
MERGE 1650 [(1,0),(0,0)] D [] [1652,1653,1654,1655] [] [] [((0,0),(1,0))] [] none
DISCARD 1651 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1652 [(1,0),(0,0)] D [1650] [] [] [] [((0,0),(1,0))] [1652,1653,1654,1655] CONDITIONAL_S
Y_MEAS 1653 [(1,0)] HALF_D_PLUS_2 [1650] [] [] [] [] [1652,1653,1654,1655] CONDITIONAL_S
IDLE 1654 [(0,0)] HALF_D_PLUS_2 [1650] [] [] [] [] [1652,1653,1654,1655] CONDITIONAL_S
DISCARD 1655 [(1,0)] 0 [1650] [] [] [] [] [1652,1653,1654,1655] CONDITIONAL_S
IDLE 1656 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 1657 [(0,1)] D [] [] [] [] [] [] none
MERGE 1658 [(0,1),(0,0)] D [] [1660,1661,1662,1663] [] [] [((0,0),(0,1))] [] none
DISCARD 1659 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1660 [(0,1),(0,0)] D [1658] [] [] [] [((0,0),(0,1))] [1660,1661,1662,1663] CONDITIONAL_S
Y_MEAS 1661 [(0,1)] HALF_D_PLUS_2 [1658] [] [] [] [] [1660,1661,1662,1663] CONDITIONAL_S
IDLE 1662 [(0,0)] HALF_D_PLUS_2 [1658] [] [] [] [] [1660,1661,1662,1663] CONDITIONAL_S
DISCARD 1663 [(0,1)] 0 [1658] [] [] [] [] [1660,1661,1662,1663] CONDITIONAL_S
IDLE 1664 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 1665 [(1,0)] D [] [] [] [] [] [] none
MERGE 1666 [(1,0),(0,0)] D [] [1668,1669,1670,1671] [] [] [((0,0),(1,0))] [] none
DISCARD 1667 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1668 [(1,0),(0,0)] D [1666] [] [] [] [((0,0),(1,0))] [1668,1669,1670,1671] CONDITIONAL_S
Y_MEAS 1669 [(1,0)] HALF_D_PLUS_2 [1666] [] [] [] [] [1668,1669,1670,1671] CONDITIONAL_S
IDLE 1670 [(0,0)] HALF_D_PLUS_2 [1666] [] [] [] [] [1668,1669,1670,1671] CONDITIONAL_S
DISCARD 1671 [(1,0)] 0 [1666] [] [] [] [] [1668,1669,1670,1671] CONDITIONAL_S
IDLE 1672 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 1673 [(0,1)] D [] [] [] [] [] [] none
MERGE 1674 [(0,1),(0,0)] D [] [1676,1677,1678,1679] [] [] [((0,0),(0,1))] [] none
DISCARD 1675 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1676 [(0,1),(0,0)] D [1674] [] [] [] [((0,0),(0,1))] [1676,1677,1678,1679] CONDITIONAL_S
Y_MEAS 1677 [(0,1)] HALF_D_PLUS_2 [1674] [] [] [] [] [1676,1677,1678,1679] CONDITIONAL_S
IDLE 1678 [(0,0)] HALF_D_PLUS_2 [1674] [] [] [] [] [1676,1677,1678,1679] CONDITIONAL_S
DISCARD 1679 [(0,1)] 0 [1674] [] [] [] [] [1676,1677,1678,1679] CONDITIONAL_S
IDLE 1680 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 1681 [(1,0)] D [] [] [] [] [] [] none
MERGE 1682 [(1,0),(0,0)] D [] [1684,1685,1686,1687] [] [] [((0,0),(1,0))] [] none
DISCARD 1683 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1684 [(1,0),(0,0)] D [1682] [] [] [] [((0,0),(1,0))] [1684,1685,1686,1687] CONDITIONAL_S
Y_MEAS 1685 [(1,0)] HALF_D_PLUS_2 [1682] [] [] [] [] [1684,1685,1686,1687] CONDITIONAL_S
IDLE 1686 [(0,0)] HALF_D_PLUS_2 [1682] [] [] [] [] [1684,1685,1686,1687] CONDITIONAL_S
DISCARD 1687 [(1,0)] 0 [1682] [] [] [] [] [1684,1685,1686,1687] CONDITIONAL_S
IDLE 1688 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 1689 [(0,1)] D [] [] [] [] [] [] none
MERGE 1690 [(0,1),(0,0)] D [] [1692,1693,1694,1695] [] [] [((0,0),(0,1))] [] none
DISCARD 1691 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1692 [(0,1),(0,0)] D [1690] [] [] [] [((0,0),(0,1))] [1692,1693,1694,1695] CONDITIONAL_S
Y_MEAS 1693 [(0,1)] HALF_D_PLUS_2 [1690] [] [] [] [] [1692,1693,1694,1695] CONDITIONAL_S
IDLE 1694 [(0,0)] HALF_D_PLUS_2 [1690] [] [] [] [] [1692,1693,1694,1695] CONDITIONAL_S
DISCARD 1695 [(0,1)] 0 [1690] [] [] [] [] [1692,1693,1694,1695] CONDITIONAL_S
IDLE 1696 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 1697 [(1,0)] D [] [] [] [] [] [] none
MERGE 1698 [(1,0),(0,0)] D [] [1700,1701,1702,1703] [] [] [((0,0),(1,0))] [] none
DISCARD 1699 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1700 [(1,0),(0,0)] D [1698] [] [] [] [((0,0),(1,0))] [1700,1701,1702,1703] CONDITIONAL_S
Y_MEAS 1701 [(1,0)] HALF_D_PLUS_2 [1698] [] [] [] [] [1700,1701,1702,1703] CONDITIONAL_S
IDLE 1702 [(0,0)] HALF_D_PLUS_2 [1698] [] [] [] [] [1700,1701,1702,1703] CONDITIONAL_S
DISCARD 1703 [(1,0)] 0 [1698] [] [] [] [] [1700,1701,1702,1703] CONDITIONAL_S
IDLE 1704 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 1705 [(0,1)] D [] [] [] [] [] [] none
MERGE 1706 [(0,1),(0,0)] D [] [1708,1709,1710,1711] [] [] [((0,0),(0,1))] [] none
DISCARD 1707 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1708 [(0,1),(0,0)] D [1706] [] [] [] [((0,0),(0,1))] [1708,1709,1710,1711] CONDITIONAL_S
Y_MEAS 1709 [(0,1)] HALF_D_PLUS_2 [1706] [] [] [] [] [1708,1709,1710,1711] CONDITIONAL_S
IDLE 1710 [(0,0)] HALF_D_PLUS_2 [1706] [] [] [] [] [1708,1709,1710,1711] CONDITIONAL_S
DISCARD 1711 [(0,1)] 0 [1706] [] [] [] [] [1708,1709,1710,1711] CONDITIONAL_S
IDLE 1712 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 1713 [(1,0)] D [] [] [] [] [] [] none
MERGE 1714 [(1,0),(0,0)] D [] [1716,1717,1718,1719] [] [] [((0,0),(1,0))] [] none
DISCARD 1715 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1716 [(1,0),(0,0)] D [1714] [] [] [] [((0,0),(1,0))] [1716,1717,1718,1719] CONDITIONAL_S
Y_MEAS 1717 [(1,0)] HALF_D_PLUS_2 [1714] [] [] [] [] [1716,1717,1718,1719] CONDITIONAL_S
IDLE 1718 [(0,0)] HALF_D_PLUS_2 [1714] [] [] [] [] [1716,1717,1718,1719] CONDITIONAL_S
DISCARD 1719 [(1,0)] 0 [1714] [] [] [] [] [1716,1717,1718,1719] CONDITIONAL_S
IDLE 1720 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 1721 [(0,1)] D [] [] [] [] [] [] none
MERGE 1722 [(0,1),(0,0)] D [] [1724,1725,1726,1727] [] [] [((0,0),(0,1))] [] none
DISCARD 1723 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1724 [(0,1),(0,0)] D [1722] [] [] [] [((0,0),(0,1))] [1724,1725,1726,1727] CONDITIONAL_S
Y_MEAS 1725 [(0,1)] HALF_D_PLUS_2 [1722] [] [] [] [] [1724,1725,1726,1727] CONDITIONAL_S
IDLE 1726 [(0,0)] HALF_D_PLUS_2 [1722] [] [] [] [] [1724,1725,1726,1727] CONDITIONAL_S
DISCARD 1727 [(0,1)] 0 [1722] [] [] [] [] [1724,1725,1726,1727] CONDITIONAL_S
IDLE 1728 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 1729 [(1,0)] D [] [] [] [] [] [] none
MERGE 1730 [(1,0),(0,0)] D [] [1732,1733,1734,1735] [] [] [((0,0),(1,0))] [] none
DISCARD 1731 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1732 [(1,0),(0,0)] D [1730] [] [] [] [((0,0),(1,0))] [1732,1733,1734,1735] CONDITIONAL_S
Y_MEAS 1733 [(1,0)] HALF_D_PLUS_2 [1730] [] [] [] [] [1732,1733,1734,1735] CONDITIONAL_S
IDLE 1734 [(0,0)] HALF_D_PLUS_2 [1730] [] [] [] [] [1732,1733,1734,1735] CONDITIONAL_S
DISCARD 1735 [(1,0)] 0 [1730] [] [] [] [] [1732,1733,1734,1735] CONDITIONAL_S
IDLE 1736 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 1737 [(0,1)] D [] [] [] [] [] [] none
MERGE 1738 [(0,1),(0,0)] D [] [1740,1741,1742,1743] [] [] [((0,0),(0,1))] [] none
DISCARD 1739 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1740 [(0,1),(0,0)] D [1738] [] [] [] [((0,0),(0,1))] [1740,1741,1742,1743] CONDITIONAL_S
Y_MEAS 1741 [(0,1)] HALF_D_PLUS_2 [1738] [] [] [] [] [1740,1741,1742,1743] CONDITIONAL_S
IDLE 1742 [(0,0)] HALF_D_PLUS_2 [1738] [] [] [] [] [1740,1741,1742,1743] CONDITIONAL_S
DISCARD 1743 [(0,1)] 0 [1738] [] [] [] [] [1740,1741,1742,1743] CONDITIONAL_S
IDLE 1744 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 1745 [(1,0)] D [] [] [] [] [] [] none
MERGE 1746 [(1,0),(0,0)] D [] [1748,1749,1750,1751] [] [] [((0,0),(1,0))] [] none
DISCARD 1747 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1748 [(1,0),(0,0)] D [1746] [] [] [] [((0,0),(1,0))] [1748,1749,1750,1751] CONDITIONAL_S
Y_MEAS 1749 [(1,0)] HALF_D_PLUS_2 [1746] [] [] [] [] [1748,1749,1750,1751] CONDITIONAL_S
IDLE 1750 [(0,0)] HALF_D_PLUS_2 [1746] [] [] [] [] [1748,1749,1750,1751] CONDITIONAL_S
DISCARD 1751 [(1,0)] 0 [1746] [] [] [] [] [1748,1749,1750,1751] CONDITIONAL_S
IDLE 1752 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 1753 [(0,1)] D [] [] [] [] [] [] none
MERGE 1754 [(0,1),(0,0)] D [] [1756,1757,1758,1759] [] [] [((0,0),(0,1))] [] none
DISCARD 1755 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1756 [(0,1),(0,0)] D [1754] [] [] [] [((0,0),(0,1))] [1756,1757,1758,1759] CONDITIONAL_S
Y_MEAS 1757 [(0,1)] HALF_D_PLUS_2 [1754] [] [] [] [] [1756,1757,1758,1759] CONDITIONAL_S
IDLE 1758 [(0,0)] HALF_D_PLUS_2 [1754] [] [] [] [] [1756,1757,1758,1759] CONDITIONAL_S
DISCARD 1759 [(0,1)] 0 [1754] [] [] [] [] [1756,1757,1758,1759] CONDITIONAL_S
IDLE 1760 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 1761 [(1,0)] D [] [] [] [] [] [] none
MERGE 1762 [(1,0),(0,0)] D [] [1764,1765,1766,1767] [] [] [((0,0),(1,0))] [] none
DISCARD 1763 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1764 [(1,0),(0,0)] D [1762] [] [] [] [((0,0),(1,0))] [1764,1765,1766,1767] CONDITIONAL_S
Y_MEAS 1765 [(1,0)] HALF_D_PLUS_2 [1762] [] [] [] [] [1764,1765,1766,1767] CONDITIONAL_S
IDLE 1766 [(0,0)] HALF_D_PLUS_2 [1762] [] [] [] [] [1764,1765,1766,1767] CONDITIONAL_S
DISCARD 1767 [(1,0)] 0 [1762] [] [] [] [] [1764,1765,1766,1767] CONDITIONAL_S
IDLE 1768 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 1769 [(0,1)] D [] [] [] [] [] [] none
MERGE 1770 [(0,1),(0,0)] D [] [1772,1773,1774,1775] [] [] [((0,0),(0,1))] [] none
DISCARD 1771 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1772 [(0,1),(0,0)] D [1770] [] [] [] [((0,0),(0,1))] [1772,1773,1774,1775] CONDITIONAL_S
Y_MEAS 1773 [(0,1)] HALF_D_PLUS_2 [1770] [] [] [] [] [1772,1773,1774,1775] CONDITIONAL_S
IDLE 1774 [(0,0)] HALF_D_PLUS_2 [1770] [] [] [] [] [1772,1773,1774,1775] CONDITIONAL_S
DISCARD 1775 [(0,1)] 0 [1770] [] [] [] [] [1772,1773,1774,1775] CONDITIONAL_S
IDLE 1776 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 1777 [(1,0)] D [] [] [] [] [] [] none
MERGE 1778 [(1,0),(0,0)] D [] [1780,1781,1782,1783] [] [] [((0,0),(1,0))] [] none
DISCARD 1779 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1780 [(1,0),(0,0)] D [1778] [] [] [] [((0,0),(1,0))] [1780,1781,1782,1783] CONDITIONAL_S
Y_MEAS 1781 [(1,0)] HALF_D_PLUS_2 [1778] [] [] [] [] [1780,1781,1782,1783] CONDITIONAL_S
IDLE 1782 [(0,0)] HALF_D_PLUS_2 [1778] [] [] [] [] [1780,1781,1782,1783] CONDITIONAL_S
DISCARD 1783 [(1,0)] 0 [1778] [] [] [] [] [1780,1781,1782,1783] CONDITIONAL_S
IDLE 1784 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1785 [(0,1)] D [] [] [] [] [] [] none
MERGE 1786 [(0,1),(0,0)] D [] [1788,1789,1790,1791] [] [] [((0,0),(0,1))] [] none
DISCARD 1787 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1788 [(0,1),(0,0)] D [1786] [] [] [] [((0,0),(0,1))] [1788,1789,1790,1791] CONDITIONAL_S
Y_MEAS 1789 [(0,1)] HALF_D_PLUS_2 [1786] [] [] [] [] [1788,1789,1790,1791] CONDITIONAL_S
IDLE 1790 [(0,0)] HALF_D_PLUS_2 [1786] [] [] [] [] [1788,1789,1790,1791] CONDITIONAL_S
DISCARD 1791 [(0,1)] 0 [1786] [] [] [] [] [1788,1789,1790,1791] CONDITIONAL_S
IDLE 1792 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1793 [(1,0)] D [] [] [] [] [] [] none
MERGE 1794 [(1,0),(0,0)] D [] [1796,1797,1798,1799] [] [] [((0,0),(1,0))] [] none
DISCARD 1795 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1796 [(1,0),(0,0)] D [1794] [] [] [] [((0,0),(1,0))] [1796,1797,1798,1799] CONDITIONAL_S
Y_MEAS 1797 [(1,0)] HALF_D_PLUS_2 [1794] [] [] [] [] [1796,1797,1798,1799] CONDITIONAL_S
IDLE 1798 [(0,0)] HALF_D_PLUS_2 [1794] [] [] [] [] [1796,1797,1798,1799] CONDITIONAL_S
DISCARD 1799 [(1,0)] 0 [1794] [] [] [] [] [1796,1797,1798,1799] CONDITIONAL_S
IDLE 1800 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 1801 [(0,1)] D [] [] [] [] [] [] none
MERGE 1802 [(0,1),(0,0)] D [] [1804,1805,1806,1807] [] [] [((0,0),(0,1))] [] none
DISCARD 1803 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1804 [(0,1),(0,0)] D [1802] [] [] [] [((0,0),(0,1))] [1804,1805,1806,1807] CONDITIONAL_S
Y_MEAS 1805 [(0,1)] HALF_D_PLUS_2 [1802] [] [] [] [] [1804,1805,1806,1807] CONDITIONAL_S
IDLE 1806 [(0,0)] HALF_D_PLUS_2 [1802] [] [] [] [] [1804,1805,1806,1807] CONDITIONAL_S
DISCARD 1807 [(0,1)] 0 [1802] [] [] [] [] [1804,1805,1806,1807] CONDITIONAL_S
IDLE 1808 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 1809 [(1,0)] D [] [] [] [] [] [] none
MERGE 1810 [(1,0),(0,0)] D [] [1812,1813,1814,1815] [] [] [((0,0),(1,0))] [] none
DISCARD 1811 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1812 [(1,0),(0,0)] D [1810] [] [] [] [((0,0),(1,0))] [1812,1813,1814,1815] CONDITIONAL_S
Y_MEAS 1813 [(1,0)] HALF_D_PLUS_2 [1810] [] [] [] [] [1812,1813,1814,1815] CONDITIONAL_S
IDLE 1814 [(0,0)] HALF_D_PLUS_2 [1810] [] [] [] [] [1812,1813,1814,1815] CONDITIONAL_S
DISCARD 1815 [(1,0)] 0 [1810] [] [] [] [] [1812,1813,1814,1815] CONDITIONAL_S
IDLE 1816 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 1817 [(0,1)] D [] [] [] [] [] [] none
MERGE 1818 [(0,1),(0,0)] D [] [1820,1821,1822,1823] [] [] [((0,0),(0,1))] [] none
DISCARD 1819 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1820 [(0,1),(0,0)] D [1818] [] [] [] [((0,0),(0,1))] [1820,1821,1822,1823] CONDITIONAL_S
Y_MEAS 1821 [(0,1)] HALF_D_PLUS_2 [1818] [] [] [] [] [1820,1821,1822,1823] CONDITIONAL_S
IDLE 1822 [(0,0)] HALF_D_PLUS_2 [1818] [] [] [] [] [1820,1821,1822,1823] CONDITIONAL_S
DISCARD 1823 [(0,1)] 0 [1818] [] [] [] [] [1820,1821,1822,1823] CONDITIONAL_S
IDLE 1824 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 1825 [(1,0)] D [] [] [] [] [] [] none
MERGE 1826 [(1,0),(0,0)] D [] [1828,1829,1830,1831] [] [] [((0,0),(1,0))] [] none
DISCARD 1827 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1828 [(1,0),(0,0)] D [1826] [] [] [] [((0,0),(1,0))] [1828,1829,1830,1831] CONDITIONAL_S
Y_MEAS 1829 [(1,0)] HALF_D_PLUS_2 [1826] [] [] [] [] [1828,1829,1830,1831] CONDITIONAL_S
IDLE 1830 [(0,0)] HALF_D_PLUS_2 [1826] [] [] [] [] [1828,1829,1830,1831] CONDITIONAL_S
DISCARD 1831 [(1,0)] 0 [1826] [] [] [] [] [1828,1829,1830,1831] CONDITIONAL_S
IDLE 1832 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 1833 [(0,1)] D [] [] [] [] [] [] none
MERGE 1834 [(0,1),(0,0)] D [] [1836,1837,1838,1839] [] [] [((0,0),(0,1))] [] none
DISCARD 1835 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1836 [(0,1),(0,0)] D [1834] [] [] [] [((0,0),(0,1))] [1836,1837,1838,1839] CONDITIONAL_S
Y_MEAS 1837 [(0,1)] HALF_D_PLUS_2 [1834] [] [] [] [] [1836,1837,1838,1839] CONDITIONAL_S
IDLE 1838 [(0,0)] HALF_D_PLUS_2 [1834] [] [] [] [] [1836,1837,1838,1839] CONDITIONAL_S
DISCARD 1839 [(0,1)] 0 [1834] [] [] [] [] [1836,1837,1838,1839] CONDITIONAL_S
IDLE 1840 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 1841 [(1,0)] D [] [] [] [] [] [] none
MERGE 1842 [(1,0),(0,0)] D [] [1844,1845,1846,1847] [] [] [((0,0),(1,0))] [] none
DISCARD 1843 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1844 [(1,0),(0,0)] D [1842] [] [] [] [((0,0),(1,0))] [1844,1845,1846,1847] CONDITIONAL_S
Y_MEAS 1845 [(1,0)] HALF_D_PLUS_2 [1842] [] [] [] [] [1844,1845,1846,1847] CONDITIONAL_S
IDLE 1846 [(0,0)] HALF_D_PLUS_2 [1842] [] [] [] [] [1844,1845,1846,1847] CONDITIONAL_S
DISCARD 1847 [(1,0)] 0 [1842] [] [] [] [] [1844,1845,1846,1847] CONDITIONAL_S
IDLE 1848 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 1849 [(0,1)] D [] [] [] [] [] [] none
MERGE 1850 [(0,1),(0,0)] D [] [1852,1853,1854,1855] [] [] [((0,0),(0,1))] [] none
DISCARD 1851 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1852 [(0,1),(0,0)] D [1850] [] [] [] [((0,0),(0,1))] [1852,1853,1854,1855] CONDITIONAL_S
Y_MEAS 1853 [(0,1)] HALF_D_PLUS_2 [1850] [] [] [] [] [1852,1853,1854,1855] CONDITIONAL_S
IDLE 1854 [(0,0)] HALF_D_PLUS_2 [1850] [] [] [] [] [1852,1853,1854,1855] CONDITIONAL_S
DISCARD 1855 [(0,1)] 0 [1850] [] [] [] [] [1852,1853,1854,1855] CONDITIONAL_S
IDLE 1856 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 1857 [(1,0)] D [] [] [] [] [] [] none
MERGE 1858 [(1,0),(0,0)] D [] [1860,1861,1862,1863] [] [] [((0,0),(1,0))] [] none
DISCARD 1859 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1860 [(1,0),(0,0)] D [1858] [] [] [] [((0,0),(1,0))] [1860,1861,1862,1863] CONDITIONAL_S
Y_MEAS 1861 [(1,0)] HALF_D_PLUS_2 [1858] [] [] [] [] [1860,1861,1862,1863] CONDITIONAL_S
IDLE 1862 [(0,0)] HALF_D_PLUS_2 [1858] [] [] [] [] [1860,1861,1862,1863] CONDITIONAL_S
DISCARD 1863 [(1,0)] 0 [1858] [] [] [] [] [1860,1861,1862,1863] CONDITIONAL_S
IDLE 1864 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 1865 [(0,1)] D [] [] [] [] [] [] none
MERGE 1866 [(0,1),(0,0)] D [] [1868,1869,1870,1871] [] [] [((0,0),(0,1))] [] none
DISCARD 1867 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1868 [(0,1),(0,0)] D [1866] [] [] [] [((0,0),(0,1))] [1868,1869,1870,1871] CONDITIONAL_S
Y_MEAS 1869 [(0,1)] HALF_D_PLUS_2 [1866] [] [] [] [] [1868,1869,1870,1871] CONDITIONAL_S
IDLE 1870 [(0,0)] HALF_D_PLUS_2 [1866] [] [] [] [] [1868,1869,1870,1871] CONDITIONAL_S
DISCARD 1871 [(0,1)] 0 [1866] [] [] [] [] [1868,1869,1870,1871] CONDITIONAL_S
IDLE 1872 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 1873 [(1,0)] D [] [] [] [] [] [] none
MERGE 1874 [(1,0),(0,0)] D [] [1876,1877,1878,1879] [] [] [((0,0),(1,0))] [] none
DISCARD 1875 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1876 [(1,0),(0,0)] D [1874] [] [] [] [((0,0),(1,0))] [1876,1877,1878,1879] CONDITIONAL_S
Y_MEAS 1877 [(1,0)] HALF_D_PLUS_2 [1874] [] [] [] [] [1876,1877,1878,1879] CONDITIONAL_S
IDLE 1878 [(0,0)] HALF_D_PLUS_2 [1874] [] [] [] [] [1876,1877,1878,1879] CONDITIONAL_S
DISCARD 1879 [(1,0)] 0 [1874] [] [] [] [] [1876,1877,1878,1879] CONDITIONAL_S
IDLE 1880 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 1881 [(0,1)] D [] [] [] [] [] [] none
MERGE 1882 [(0,1),(0,0)] D [] [1884,1885,1886,1887] [] [] [((0,0),(0,1))] [] none
DISCARD 1883 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1884 [(0,1),(0,0)] D [1882] [] [] [] [((0,0),(0,1))] [1884,1885,1886,1887] CONDITIONAL_S
Y_MEAS 1885 [(0,1)] HALF_D_PLUS_2 [1882] [] [] [] [] [1884,1885,1886,1887] CONDITIONAL_S
IDLE 1886 [(0,0)] HALF_D_PLUS_2 [1882] [] [] [] [] [1884,1885,1886,1887] CONDITIONAL_S
DISCARD 1887 [(0,1)] 0 [1882] [] [] [] [] [1884,1885,1886,1887] CONDITIONAL_S
IDLE 1888 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 1889 [(1,0)] D [] [] [] [] [] [] none
MERGE 1890 [(1,0),(0,0)] D [] [1892,1893,1894,1895] [] [] [((0,0),(1,0))] [] none
DISCARD 1891 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1892 [(1,0),(0,0)] D [1890] [] [] [] [((0,0),(1,0))] [1892,1893,1894,1895] CONDITIONAL_S
Y_MEAS 1893 [(1,0)] HALF_D_PLUS_2 [1890] [] [] [] [] [1892,1893,1894,1895] CONDITIONAL_S
IDLE 1894 [(0,0)] HALF_D_PLUS_2 [1890] [] [] [] [] [1892,1893,1894,1895] CONDITIONAL_S
DISCARD 1895 [(1,0)] 0 [1890] [] [] [] [] [1892,1893,1894,1895] CONDITIONAL_S
IDLE 1896 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 1897 [(0,1)] D [] [] [] [] [] [] none
MERGE 1898 [(0,1),(0,0)] D [] [1900,1901,1902,1903] [] [] [((0,0),(0,1))] [] none
DISCARD 1899 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1900 [(0,1),(0,0)] D [1898] [] [] [] [((0,0),(0,1))] [1900,1901,1902,1903] CONDITIONAL_S
Y_MEAS 1901 [(0,1)] HALF_D_PLUS_2 [1898] [] [] [] [] [1900,1901,1902,1903] CONDITIONAL_S
IDLE 1902 [(0,0)] HALF_D_PLUS_2 [1898] [] [] [] [] [1900,1901,1902,1903] CONDITIONAL_S
DISCARD 1903 [(0,1)] 0 [1898] [] [] [] [] [1900,1901,1902,1903] CONDITIONAL_S
IDLE 1904 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 1905 [(1,0)] D [] [] [] [] [] [] none
MERGE 1906 [(1,0),(0,0)] D [] [1908,1909,1910,1911] [] [] [((0,0),(1,0))] [] none
DISCARD 1907 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1908 [(1,0),(0,0)] D [1906] [] [] [] [((0,0),(1,0))] [1908,1909,1910,1911] CONDITIONAL_S
Y_MEAS 1909 [(1,0)] HALF_D_PLUS_2 [1906] [] [] [] [] [1908,1909,1910,1911] CONDITIONAL_S
IDLE 1910 [(0,0)] HALF_D_PLUS_2 [1906] [] [] [] [] [1908,1909,1910,1911] CONDITIONAL_S
DISCARD 1911 [(1,0)] 0 [1906] [] [] [] [] [1908,1909,1910,1911] CONDITIONAL_S
IDLE 1912 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 1913 [(0,1)] D [] [] [] [] [] [] none
MERGE 1914 [(0,1),(0,0)] D [] [1916,1917,1918,1919] [] [] [((0,0),(0,1))] [] none
DISCARD 1915 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1916 [(0,1),(0,0)] D [1914] [] [] [] [((0,0),(0,1))] [1916,1917,1918,1919] CONDITIONAL_S
Y_MEAS 1917 [(0,1)] HALF_D_PLUS_2 [1914] [] [] [] [] [1916,1917,1918,1919] CONDITIONAL_S
IDLE 1918 [(0,0)] HALF_D_PLUS_2 [1914] [] [] [] [] [1916,1917,1918,1919] CONDITIONAL_S
DISCARD 1919 [(0,1)] 0 [1914] [] [] [] [] [1916,1917,1918,1919] CONDITIONAL_S
IDLE 1920 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 1921 [(1,0)] D [] [] [] [] [] [] none
MERGE 1922 [(1,0),(0,0)] D [] [1924,1925,1926,1927] [] [] [((0,0),(1,0))] [] none
DISCARD 1923 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1924 [(1,0),(0,0)] D [1922] [] [] [] [((0,0),(1,0))] [1924,1925,1926,1927] CONDITIONAL_S
Y_MEAS 1925 [(1,0)] HALF_D_PLUS_2 [1922] [] [] [] [] [1924,1925,1926,1927] CONDITIONAL_S
IDLE 1926 [(0,0)] HALF_D_PLUS_2 [1922] [] [] [] [] [1924,1925,1926,1927] CONDITIONAL_S
DISCARD 1927 [(1,0)] 0 [1922] [] [] [] [] [1924,1925,1926,1927] CONDITIONAL_S
IDLE 1928 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 1929 [(0,1)] D [] [] [] [] [] [] none
MERGE 1930 [(0,1),(0,0)] D [] [1932,1933,1934,1935] [] [] [((0,0),(0,1))] [] none
DISCARD 1931 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1932 [(0,1),(0,0)] D [1930] [] [] [] [((0,0),(0,1))] [1932,1933,1934,1935] CONDITIONAL_S
Y_MEAS 1933 [(0,1)] HALF_D_PLUS_2 [1930] [] [] [] [] [1932,1933,1934,1935] CONDITIONAL_S
IDLE 1934 [(0,0)] HALF_D_PLUS_2 [1930] [] [] [] [] [1932,1933,1934,1935] CONDITIONAL_S
DISCARD 1935 [(0,1)] 0 [1930] [] [] [] [] [1932,1933,1934,1935] CONDITIONAL_S
IDLE 1936 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1937 [(1,0)] D [] [] [] [] [] [] none
MERGE 1938 [(1,0),(0,0)] D [] [1940,1941,1942,1943] [] [] [((0,0),(1,0))] [] none
DISCARD 1939 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1940 [(1,0),(0,0)] D [1938] [] [] [] [((0,0),(1,0))] [1940,1941,1942,1943] CONDITIONAL_S
Y_MEAS 1941 [(1,0)] HALF_D_PLUS_2 [1938] [] [] [] [] [1940,1941,1942,1943] CONDITIONAL_S
IDLE 1942 [(0,0)] HALF_D_PLUS_2 [1938] [] [] [] [] [1940,1941,1942,1943] CONDITIONAL_S
DISCARD 1943 [(1,0)] 0 [1938] [] [] [] [] [1940,1941,1942,1943] CONDITIONAL_S
IDLE 1944 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 1945 [(0,1)] D [] [] [] [] [] [] none
MERGE 1946 [(0,1),(0,0)] D [] [1948,1949,1950,1951] [] [] [((0,0),(0,1))] [] none
DISCARD 1947 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1948 [(0,1),(0,0)] D [1946] [] [] [] [((0,0),(0,1))] [1948,1949,1950,1951] CONDITIONAL_S
Y_MEAS 1949 [(0,1)] HALF_D_PLUS_2 [1946] [] [] [] [] [1948,1949,1950,1951] CONDITIONAL_S
IDLE 1950 [(0,0)] HALF_D_PLUS_2 [1946] [] [] [] [] [1948,1949,1950,1951] CONDITIONAL_S
DISCARD 1951 [(0,1)] 0 [1946] [] [] [] [] [1948,1949,1950,1951] CONDITIONAL_S
IDLE 1952 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 1953 [(1,0)] D [] [] [] [] [] [] none
MERGE 1954 [(1,0),(0,0)] D [] [1956,1957,1958,1959] [] [] [((0,0),(1,0))] [] none
DISCARD 1955 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1956 [(1,0),(0,0)] D [1954] [] [] [] [((0,0),(1,0))] [1956,1957,1958,1959] CONDITIONAL_S
Y_MEAS 1957 [(1,0)] HALF_D_PLUS_2 [1954] [] [] [] [] [1956,1957,1958,1959] CONDITIONAL_S
IDLE 1958 [(0,0)] HALF_D_PLUS_2 [1954] [] [] [] [] [1956,1957,1958,1959] CONDITIONAL_S
DISCARD 1959 [(1,0)] 0 [1954] [] [] [] [] [1956,1957,1958,1959] CONDITIONAL_S
IDLE 1960 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 1961 [(0,1)] D [] [] [] [] [] [] none
MERGE 1962 [(0,1),(0,0)] D [] [1964,1965,1966,1967] [] [] [((0,0),(0,1))] [] none
DISCARD 1963 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1964 [(0,1),(0,0)] D [1962] [] [] [] [((0,0),(0,1))] [1964,1965,1966,1967] CONDITIONAL_S
Y_MEAS 1965 [(0,1)] HALF_D_PLUS_2 [1962] [] [] [] [] [1964,1965,1966,1967] CONDITIONAL_S
IDLE 1966 [(0,0)] HALF_D_PLUS_2 [1962] [] [] [] [] [1964,1965,1966,1967] CONDITIONAL_S
DISCARD 1967 [(0,1)] 0 [1962] [] [] [] [] [1964,1965,1966,1967] CONDITIONAL_S
IDLE 1968 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 1969 [(1,0)] D [] [] [] [] [] [] none
MERGE 1970 [(1,0),(0,0)] D [] [1972,1973,1974,1975] [] [] [((0,0),(1,0))] [] none
DISCARD 1971 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1972 [(1,0),(0,0)] D [1970] [] [] [] [((0,0),(1,0))] [1972,1973,1974,1975] CONDITIONAL_S
Y_MEAS 1973 [(1,0)] HALF_D_PLUS_2 [1970] [] [] [] [] [1972,1973,1974,1975] CONDITIONAL_S
IDLE 1974 [(0,0)] HALF_D_PLUS_2 [1970] [] [] [] [] [1972,1973,1974,1975] CONDITIONAL_S
DISCARD 1975 [(1,0)] 0 [1970] [] [] [] [] [1972,1973,1974,1975] CONDITIONAL_S
IDLE 1976 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 1977 [(0,1)] D [] [] [] [] [] [] none
MERGE 1978 [(0,1),(0,0)] D [] [1980,1981,1982,1983] [] [] [((0,0),(0,1))] [] none
DISCARD 1979 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1980 [(0,1),(0,0)] D [1978] [] [] [] [((0,0),(0,1))] [1980,1981,1982,1983] CONDITIONAL_S
Y_MEAS 1981 [(0,1)] HALF_D_PLUS_2 [1978] [] [] [] [] [1980,1981,1982,1983] CONDITIONAL_S
IDLE 1982 [(0,0)] HALF_D_PLUS_2 [1978] [] [] [] [] [1980,1981,1982,1983] CONDITIONAL_S
DISCARD 1983 [(0,1)] 0 [1978] [] [] [] [] [1980,1981,1982,1983] CONDITIONAL_S
IDLE 1984 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1985 [(1,0)] D [] [] [] [] [] [] none
MERGE 1986 [(1,0),(0,0)] D [] [1988,1989,1990,1991] [] [] [((0,0),(1,0))] [] none
DISCARD 1987 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1988 [(1,0),(0,0)] D [1986] [] [] [] [((0,0),(1,0))] [1988,1989,1990,1991] CONDITIONAL_S
Y_MEAS 1989 [(1,0)] HALF_D_PLUS_2 [1986] [] [] [] [] [1988,1989,1990,1991] CONDITIONAL_S
IDLE 1990 [(0,0)] HALF_D_PLUS_2 [1986] [] [] [] [] [1988,1989,1990,1991] CONDITIONAL_S
DISCARD 1991 [(1,0)] 0 [1986] [] [] [] [] [1988,1989,1990,1991] CONDITIONAL_S
IDLE 1992 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 1993 [(0,1)] D [] [] [] [] [] [] none
MERGE 1994 [(0,1),(0,0)] D [] [1996,1997,1998,1999] [] [] [((0,0),(0,1))] [] none
DISCARD 1995 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1996 [(0,1),(0,0)] D [1994] [] [] [] [((0,0),(0,1))] [1996,1997,1998,1999] CONDITIONAL_S
Y_MEAS 1997 [(0,1)] HALF_D_PLUS_2 [1994] [] [] [] [] [1996,1997,1998,1999] CONDITIONAL_S
IDLE 1998 [(0,0)] HALF_D_PLUS_2 [1994] [] [] [] [] [1996,1997,1998,1999] CONDITIONAL_S
DISCARD 1999 [(0,1)] 0 [1994] [] [] [] [] [1996,1997,1998,1999] CONDITIONAL_S
IDLE 2000 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 2001 [(1,0)] D [] [] [] [] [] [] none
MERGE 2002 [(1,0),(0,0)] D [] [2004,2005,2006,2007] [] [] [((0,0),(1,0))] [] none
DISCARD 2003 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2004 [(1,0),(0,0)] D [2002] [] [] [] [((0,0),(1,0))] [2004,2005,2006,2007] CONDITIONAL_S
Y_MEAS 2005 [(1,0)] HALF_D_PLUS_2 [2002] [] [] [] [] [2004,2005,2006,2007] CONDITIONAL_S
IDLE 2006 [(0,0)] HALF_D_PLUS_2 [2002] [] [] [] [] [2004,2005,2006,2007] CONDITIONAL_S
DISCARD 2007 [(1,0)] 0 [2002] [] [] [] [] [2004,2005,2006,2007] CONDITIONAL_S
IDLE 2008 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 2009 [(0,1)] D [] [] [] [] [] [] none
MERGE 2010 [(0,1),(0,0)] D [] [2012,2013,2014,2015] [] [] [((0,0),(0,1))] [] none
DISCARD 2011 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2012 [(0,1),(0,0)] D [2010] [] [] [] [((0,0),(0,1))] [2012,2013,2014,2015] CONDITIONAL_S
Y_MEAS 2013 [(0,1)] HALF_D_PLUS_2 [2010] [] [] [] [] [2012,2013,2014,2015] CONDITIONAL_S
IDLE 2014 [(0,0)] HALF_D_PLUS_2 [2010] [] [] [] [] [2012,2013,2014,2015] CONDITIONAL_S
DISCARD 2015 [(0,1)] 0 [2010] [] [] [] [] [2012,2013,2014,2015] CONDITIONAL_S
IDLE 2016 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 2017 [(1,0)] D [] [] [] [] [] [] none
MERGE 2018 [(1,0),(0,0)] D [] [2020,2021,2022,2023] [] [] [((0,0),(1,0))] [] none
DISCARD 2019 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2020 [(1,0),(0,0)] D [2018] [] [] [] [((0,0),(1,0))] [2020,2021,2022,2023] CONDITIONAL_S
Y_MEAS 2021 [(1,0)] HALF_D_PLUS_2 [2018] [] [] [] [] [2020,2021,2022,2023] CONDITIONAL_S
IDLE 2022 [(0,0)] HALF_D_PLUS_2 [2018] [] [] [] [] [2020,2021,2022,2023] CONDITIONAL_S
DISCARD 2023 [(1,0)] 0 [2018] [] [] [] [] [2020,2021,2022,2023] CONDITIONAL_S
IDLE 2024 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 2025 [(0,1)] D [] [] [] [] [] [] none
MERGE 2026 [(0,1),(0,0)] D [] [2028,2029,2030,2031] [] [] [((0,0),(0,1))] [] none
DISCARD 2027 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2028 [(0,1),(0,0)] D [2026] [] [] [] [((0,0),(0,1))] [2028,2029,2030,2031] CONDITIONAL_S
Y_MEAS 2029 [(0,1)] HALF_D_PLUS_2 [2026] [] [] [] [] [2028,2029,2030,2031] CONDITIONAL_S
IDLE 2030 [(0,0)] HALF_D_PLUS_2 [2026] [] [] [] [] [2028,2029,2030,2031] CONDITIONAL_S
DISCARD 2031 [(0,1)] 0 [2026] [] [] [] [] [2028,2029,2030,2031] CONDITIONAL_S
IDLE 2032 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 2033 [(1,0)] D [] [] [] [] [] [] none
MERGE 2034 [(1,0),(0,0)] D [] [2036,2037,2038,2039] [] [] [((0,0),(1,0))] [] none
DISCARD 2035 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2036 [(1,0),(0,0)] D [2034] [] [] [] [((0,0),(1,0))] [2036,2037,2038,2039] CONDITIONAL_S
Y_MEAS 2037 [(1,0)] HALF_D_PLUS_2 [2034] [] [] [] [] [2036,2037,2038,2039] CONDITIONAL_S
IDLE 2038 [(0,0)] HALF_D_PLUS_2 [2034] [] [] [] [] [2036,2037,2038,2039] CONDITIONAL_S
DISCARD 2039 [(1,0)] 0 [2034] [] [] [] [] [2036,2037,2038,2039] CONDITIONAL_S
IDLE 2040 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 2041 [(0,1)] D [] [] [] [] [] [] none
MERGE 2042 [(0,1),(0,0)] D [] [2044,2045,2046,2047] [] [] [((0,0),(0,1))] [] none
DISCARD 2043 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2044 [(0,1),(0,0)] D [2042] [] [] [] [((0,0),(0,1))] [2044,2045,2046,2047] CONDITIONAL_S
Y_MEAS 2045 [(0,1)] HALF_D_PLUS_2 [2042] [] [] [] [] [2044,2045,2046,2047] CONDITIONAL_S
IDLE 2046 [(0,0)] HALF_D_PLUS_2 [2042] [] [] [] [] [2044,2045,2046,2047] CONDITIONAL_S
DISCARD 2047 [(0,1)] 0 [2042] [] [] [] [] [2044,2045,2046,2047] CONDITIONAL_S
IDLE 2048 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 2049 [(1,0)] D [] [] [] [] [] [] none
MERGE 2050 [(1,0),(0,0)] D [] [2052,2053,2054,2055] [] [] [((0,0),(1,0))] [] none
DISCARD 2051 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2052 [(1,0),(0,0)] D [2050] [] [] [] [((0,0),(1,0))] [2052,2053,2054,2055] CONDITIONAL_S
Y_MEAS 2053 [(1,0)] HALF_D_PLUS_2 [2050] [] [] [] [] [2052,2053,2054,2055] CONDITIONAL_S
IDLE 2054 [(0,0)] HALF_D_PLUS_2 [2050] [] [] [] [] [2052,2053,2054,2055] CONDITIONAL_S
DISCARD 2055 [(1,0)] 0 [2050] [] [] [] [] [2052,2053,2054,2055] CONDITIONAL_S
IDLE 2056 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 2057 [(0,1)] D [] [] [] [] [] [] none
MERGE 2058 [(0,1),(0,0)] D [] [2060,2061,2062,2063] [] [] [((0,0),(0,1))] [] none
DISCARD 2059 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2060 [(0,1),(0,0)] D [2058] [] [] [] [((0,0),(0,1))] [2060,2061,2062,2063] CONDITIONAL_S
Y_MEAS 2061 [(0,1)] HALF_D_PLUS_2 [2058] [] [] [] [] [2060,2061,2062,2063] CONDITIONAL_S
IDLE 2062 [(0,0)] HALF_D_PLUS_2 [2058] [] [] [] [] [2060,2061,2062,2063] CONDITIONAL_S
DISCARD 2063 [(0,1)] 0 [2058] [] [] [] [] [2060,2061,2062,2063] CONDITIONAL_S
IDLE 2064 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 2065 [(1,0)] D [] [] [] [] [] [] none
MERGE 2066 [(1,0),(0,0)] D [] [2068,2069,2070,2071] [] [] [((0,0),(1,0))] [] none
DISCARD 2067 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2068 [(1,0),(0,0)] D [2066] [] [] [] [((0,0),(1,0))] [2068,2069,2070,2071] CONDITIONAL_S
Y_MEAS 2069 [(1,0)] HALF_D_PLUS_2 [2066] [] [] [] [] [2068,2069,2070,2071] CONDITIONAL_S
IDLE 2070 [(0,0)] HALF_D_PLUS_2 [2066] [] [] [] [] [2068,2069,2070,2071] CONDITIONAL_S
DISCARD 2071 [(1,0)] 0 [2066] [] [] [] [] [2068,2069,2070,2071] CONDITIONAL_S
IDLE 2072 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 2073 [(0,1)] D [] [] [] [] [] [] none
MERGE 2074 [(0,1),(0,0)] D [] [2076,2077,2078,2079] [] [] [((0,0),(0,1))] [] none
DISCARD 2075 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2076 [(0,1),(0,0)] D [2074] [] [] [] [((0,0),(0,1))] [2076,2077,2078,2079] CONDITIONAL_S
Y_MEAS 2077 [(0,1)] HALF_D_PLUS_2 [2074] [] [] [] [] [2076,2077,2078,2079] CONDITIONAL_S
IDLE 2078 [(0,0)] HALF_D_PLUS_2 [2074] [] [] [] [] [2076,2077,2078,2079] CONDITIONAL_S
DISCARD 2079 [(0,1)] 0 [2074] [] [] [] [] [2076,2077,2078,2079] CONDITIONAL_S
IDLE 2080 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 2081 [(1,0)] D [] [] [] [] [] [] none
MERGE 2082 [(1,0),(0,0)] D [] [2084,2085,2086,2087] [] [] [((0,0),(1,0))] [] none
DISCARD 2083 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2084 [(1,0),(0,0)] D [2082] [] [] [] [((0,0),(1,0))] [2084,2085,2086,2087] CONDITIONAL_S
Y_MEAS 2085 [(1,0)] HALF_D_PLUS_2 [2082] [] [] [] [] [2084,2085,2086,2087] CONDITIONAL_S
IDLE 2086 [(0,0)] HALF_D_PLUS_2 [2082] [] [] [] [] [2084,2085,2086,2087] CONDITIONAL_S
DISCARD 2087 [(1,0)] 0 [2082] [] [] [] [] [2084,2085,2086,2087] CONDITIONAL_S
IDLE 2088 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 2089 [(0,1)] D [] [] [] [] [] [] none
MERGE 2090 [(0,1),(0,0)] D [] [2092,2093,2094,2095] [] [] [((0,0),(0,1))] [] none
DISCARD 2091 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2092 [(0,1),(0,0)] D [2090] [] [] [] [((0,0),(0,1))] [2092,2093,2094,2095] CONDITIONAL_S
Y_MEAS 2093 [(0,1)] HALF_D_PLUS_2 [2090] [] [] [] [] [2092,2093,2094,2095] CONDITIONAL_S
IDLE 2094 [(0,0)] HALF_D_PLUS_2 [2090] [] [] [] [] [2092,2093,2094,2095] CONDITIONAL_S
DISCARD 2095 [(0,1)] 0 [2090] [] [] [] [] [2092,2093,2094,2095] CONDITIONAL_S
IDLE 2096 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 2097 [(1,0)] D [] [] [] [] [] [] none
MERGE 2098 [(1,0),(0,0)] D [] [2100,2101,2102,2103] [] [] [((0,0),(1,0))] [] none
DISCARD 2099 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2100 [(1,0),(0,0)] D [2098] [] [] [] [((0,0),(1,0))] [2100,2101,2102,2103] CONDITIONAL_S
Y_MEAS 2101 [(1,0)] HALF_D_PLUS_2 [2098] [] [] [] [] [2100,2101,2102,2103] CONDITIONAL_S
IDLE 2102 [(0,0)] HALF_D_PLUS_2 [2098] [] [] [] [] [2100,2101,2102,2103] CONDITIONAL_S
DISCARD 2103 [(1,0)] 0 [2098] [] [] [] [] [2100,2101,2102,2103] CONDITIONAL_S
IDLE 2104 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 2105 [(0,1)] D [] [] [] [] [] [] none
MERGE 2106 [(0,1),(0,0)] D [] [2108,2109,2110,2111] [] [] [((0,0),(0,1))] [] none
DISCARD 2107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2108 [(0,1),(0,0)] D [2106] [] [] [] [((0,0),(0,1))] [2108,2109,2110,2111] CONDITIONAL_S
Y_MEAS 2109 [(0,1)] HALF_D_PLUS_2 [2106] [] [] [] [] [2108,2109,2110,2111] CONDITIONAL_S
IDLE 2110 [(0,0)] HALF_D_PLUS_2 [2106] [] [] [] [] [2108,2109,2110,2111] CONDITIONAL_S
DISCARD 2111 [(0,1)] 0 [2106] [] [] [] [] [2108,2109,2110,2111] CONDITIONAL_S
IDLE 2112 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 2113 [(1,0)] D [] [] [] [] [] [] none
MERGE 2114 [(1,0),(0,0)] D [] [2116,2117,2118,2119] [] [] [((0,0),(1,0))] [] none
DISCARD 2115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2116 [(1,0),(0,0)] D [2114] [] [] [] [((0,0),(1,0))] [2116,2117,2118,2119] CONDITIONAL_S
Y_MEAS 2117 [(1,0)] HALF_D_PLUS_2 [2114] [] [] [] [] [2116,2117,2118,2119] CONDITIONAL_S
IDLE 2118 [(0,0)] HALF_D_PLUS_2 [2114] [] [] [] [] [2116,2117,2118,2119] CONDITIONAL_S
DISCARD 2119 [(1,0)] 0 [2114] [] [] [] [] [2116,2117,2118,2119] CONDITIONAL_S
IDLE 2120 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 2121 [(0,1)] D [] [] [] [] [] [] none
MERGE 2122 [(0,1),(0,0)] D [] [2124,2125,2126,2127] [] [] [((0,0),(0,1))] [] none
DISCARD 2123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2124 [(0,1),(0,0)] D [2122] [] [] [] [((0,0),(0,1))] [2124,2125,2126,2127] CONDITIONAL_S
Y_MEAS 2125 [(0,1)] HALF_D_PLUS_2 [2122] [] [] [] [] [2124,2125,2126,2127] CONDITIONAL_S
IDLE 2126 [(0,0)] HALF_D_PLUS_2 [2122] [] [] [] [] [2124,2125,2126,2127] CONDITIONAL_S
DISCARD 2127 [(0,1)] 0 [2122] [] [] [] [] [2124,2125,2126,2127] CONDITIONAL_S
IDLE 2128 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 2129 [(1,0)] D [] [] [] [] [] [] none
MERGE 2130 [(1,0),(0,0)] D [] [2132,2133,2134,2135] [] [] [((0,0),(1,0))] [] none
DISCARD 2131 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2132 [(1,0),(0,0)] D [2130] [] [] [] [((0,0),(1,0))] [2132,2133,2134,2135] CONDITIONAL_S
Y_MEAS 2133 [(1,0)] HALF_D_PLUS_2 [2130] [] [] [] [] [2132,2133,2134,2135] CONDITIONAL_S
IDLE 2134 [(0,0)] HALF_D_PLUS_2 [2130] [] [] [] [] [2132,2133,2134,2135] CONDITIONAL_S
DISCARD 2135 [(1,0)] 0 [2130] [] [] [] [] [2132,2133,2134,2135] CONDITIONAL_S
IDLE 2136 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 2137 [(0,1)] D [] [] [] [] [] [] none
MERGE 2138 [(0,1),(0,0)] D [] [2140,2141,2142,2143] [] [] [((0,0),(0,1))] [] none
DISCARD 2139 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2140 [(0,1),(0,0)] D [2138] [] [] [] [((0,0),(0,1))] [2140,2141,2142,2143] CONDITIONAL_S
Y_MEAS 2141 [(0,1)] HALF_D_PLUS_2 [2138] [] [] [] [] [2140,2141,2142,2143] CONDITIONAL_S
IDLE 2142 [(0,0)] HALF_D_PLUS_2 [2138] [] [] [] [] [2140,2141,2142,2143] CONDITIONAL_S
DISCARD 2143 [(0,1)] 0 [2138] [] [] [] [] [2140,2141,2142,2143] CONDITIONAL_S
IDLE 2144 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 2145 [(1,0)] D [] [] [] [] [] [] none
MERGE 2146 [(1,0),(0,0)] D [] [2148,2149,2150,2151] [] [] [((0,0),(1,0))] [] none
DISCARD 2147 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2148 [(1,0),(0,0)] D [2146] [] [] [] [((0,0),(1,0))] [2148,2149,2150,2151] CONDITIONAL_S
Y_MEAS 2149 [(1,0)] HALF_D_PLUS_2 [2146] [] [] [] [] [2148,2149,2150,2151] CONDITIONAL_S
IDLE 2150 [(0,0)] HALF_D_PLUS_2 [2146] [] [] [] [] [2148,2149,2150,2151] CONDITIONAL_S
DISCARD 2151 [(1,0)] 0 [2146] [] [] [] [] [2148,2149,2150,2151] CONDITIONAL_S
IDLE 2152 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 2153 [(0,1)] D [] [] [] [] [] [] none
MERGE 2154 [(0,1),(0,0)] D [] [2156,2157,2158,2159] [] [] [((0,0),(0,1))] [] none
DISCARD 2155 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2156 [(0,1),(0,0)] D [2154] [] [] [] [((0,0),(0,1))] [2156,2157,2158,2159] CONDITIONAL_S
Y_MEAS 2157 [(0,1)] HALF_D_PLUS_2 [2154] [] [] [] [] [2156,2157,2158,2159] CONDITIONAL_S
IDLE 2158 [(0,0)] HALF_D_PLUS_2 [2154] [] [] [] [] [2156,2157,2158,2159] CONDITIONAL_S
DISCARD 2159 [(0,1)] 0 [2154] [] [] [] [] [2156,2157,2158,2159] CONDITIONAL_S
IDLE 2160 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 2161 [(1,0)] D [] [] [] [] [] [] none
MERGE 2162 [(1,0),(0,0)] D [] [2164,2165,2166,2167] [] [] [((0,0),(1,0))] [] none
DISCARD 2163 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2164 [(1,0),(0,0)] D [2162] [] [] [] [((0,0),(1,0))] [2164,2165,2166,2167] CONDITIONAL_S
Y_MEAS 2165 [(1,0)] HALF_D_PLUS_2 [2162] [] [] [] [] [2164,2165,2166,2167] CONDITIONAL_S
IDLE 2166 [(0,0)] HALF_D_PLUS_2 [2162] [] [] [] [] [2164,2165,2166,2167] CONDITIONAL_S
DISCARD 2167 [(1,0)] 0 [2162] [] [] [] [] [2164,2165,2166,2167] CONDITIONAL_S
IDLE 2168 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 2169 [(0,1)] D [] [] [] [] [] [] none
MERGE 2170 [(0,1),(0,0)] D [] [2172,2173,2174,2175] [] [] [((0,0),(0,1))] [] none
DISCARD 2171 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2172 [(0,1),(0,0)] D [2170] [] [] [] [((0,0),(0,1))] [2172,2173,2174,2175] CONDITIONAL_S
Y_MEAS 2173 [(0,1)] HALF_D_PLUS_2 [2170] [] [] [] [] [2172,2173,2174,2175] CONDITIONAL_S
IDLE 2174 [(0,0)] HALF_D_PLUS_2 [2170] [] [] [] [] [2172,2173,2174,2175] CONDITIONAL_S
DISCARD 2175 [(0,1)] 0 [2170] [] [] [] [] [2172,2173,2174,2175] CONDITIONAL_S
IDLE 2176 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 2177 [(1,0)] D [] [] [] [] [] [] none
MERGE 2178 [(1,0),(0,0)] D [] [2180,2181,2182,2183] [] [] [((0,0),(1,0))] [] none
DISCARD 2179 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2180 [(1,0),(0,0)] D [2178] [] [] [] [((0,0),(1,0))] [2180,2181,2182,2183] CONDITIONAL_S
Y_MEAS 2181 [(1,0)] HALF_D_PLUS_2 [2178] [] [] [] [] [2180,2181,2182,2183] CONDITIONAL_S
IDLE 2182 [(0,0)] HALF_D_PLUS_2 [2178] [] [] [] [] [2180,2181,2182,2183] CONDITIONAL_S
DISCARD 2183 [(1,0)] 0 [2178] [] [] [] [] [2180,2181,2182,2183] CONDITIONAL_S
IDLE 2184 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 2185 [(0,1)] D [] [] [] [] [] [] none
MERGE 2186 [(0,1),(0,0)] D [] [2188,2189,2190,2191] [] [] [((0,0),(0,1))] [] none
DISCARD 2187 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2188 [(0,1),(0,0)] D [2186] [] [] [] [((0,0),(0,1))] [2188,2189,2190,2191] CONDITIONAL_S
Y_MEAS 2189 [(0,1)] HALF_D_PLUS_2 [2186] [] [] [] [] [2188,2189,2190,2191] CONDITIONAL_S
IDLE 2190 [(0,0)] HALF_D_PLUS_2 [2186] [] [] [] [] [2188,2189,2190,2191] CONDITIONAL_S
DISCARD 2191 [(0,1)] 0 [2186] [] [] [] [] [2188,2189,2190,2191] CONDITIONAL_S
IDLE 2192 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 2193 [(1,0)] D [] [] [] [] [] [] none
MERGE 2194 [(1,0),(0,0)] D [] [2196,2197,2198,2199] [] [] [((0,0),(1,0))] [] none
DISCARD 2195 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2196 [(1,0),(0,0)] D [2194] [] [] [] [((0,0),(1,0))] [2196,2197,2198,2199] CONDITIONAL_S
Y_MEAS 2197 [(1,0)] HALF_D_PLUS_2 [2194] [] [] [] [] [2196,2197,2198,2199] CONDITIONAL_S
IDLE 2198 [(0,0)] HALF_D_PLUS_2 [2194] [] [] [] [] [2196,2197,2198,2199] CONDITIONAL_S
DISCARD 2199 [(1,0)] 0 [2194] [] [] [] [] [2196,2197,2198,2199] CONDITIONAL_S
IDLE 2200 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 2201 [(0,1)] D [] [] [] [] [] [] none
MERGE 2202 [(0,1),(0,0)] D [] [2204,2205,2206,2207] [] [] [((0,0),(0,1))] [] none
DISCARD 2203 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2204 [(0,1),(0,0)] D [2202] [] [] [] [((0,0),(0,1))] [2204,2205,2206,2207] CONDITIONAL_S
Y_MEAS 2205 [(0,1)] HALF_D_PLUS_2 [2202] [] [] [] [] [2204,2205,2206,2207] CONDITIONAL_S
IDLE 2206 [(0,0)] HALF_D_PLUS_2 [2202] [] [] [] [] [2204,2205,2206,2207] CONDITIONAL_S
DISCARD 2207 [(0,1)] 0 [2202] [] [] [] [] [2204,2205,2206,2207] CONDITIONAL_S
IDLE 2208 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 2209 [(1,0)] D [] [] [] [] [] [] none
MERGE 2210 [(1,0),(0,0)] D [] [2212,2213,2214,2215] [] [] [((0,0),(1,0))] [] none
DISCARD 2211 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2212 [(1,0),(0,0)] D [2210] [] [] [] [((0,0),(1,0))] [2212,2213,2214,2215] CONDITIONAL_S
Y_MEAS 2213 [(1,0)] HALF_D_PLUS_2 [2210] [] [] [] [] [2212,2213,2214,2215] CONDITIONAL_S
IDLE 2214 [(0,0)] HALF_D_PLUS_2 [2210] [] [] [] [] [2212,2213,2214,2215] CONDITIONAL_S
DISCARD 2215 [(1,0)] 0 [2210] [] [] [] [] [2212,2213,2214,2215] CONDITIONAL_S
IDLE 2216 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 2217 [(0,1)] D [] [] [] [] [] [] none
MERGE 2218 [(0,1),(0,0)] D [] [2220,2221,2222,2223] [] [] [((0,0),(0,1))] [] none
DISCARD 2219 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2220 [(0,1),(0,0)] D [2218] [] [] [] [((0,0),(0,1))] [2220,2221,2222,2223] CONDITIONAL_S
Y_MEAS 2221 [(0,1)] HALF_D_PLUS_2 [2218] [] [] [] [] [2220,2221,2222,2223] CONDITIONAL_S
IDLE 2222 [(0,0)] HALF_D_PLUS_2 [2218] [] [] [] [] [2220,2221,2222,2223] CONDITIONAL_S
DISCARD 2223 [(0,1)] 0 [2218] [] [] [] [] [2220,2221,2222,2223] CONDITIONAL_S
IDLE 2224 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 2225 [(1,0)] D [] [] [] [] [] [] none
MERGE 2226 [(1,0),(0,0)] D [] [2228,2229,2230,2231] [] [] [((0,0),(1,0))] [] none
DISCARD 2227 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2228 [(1,0),(0,0)] D [2226] [] [] [] [((0,0),(1,0))] [2228,2229,2230,2231] CONDITIONAL_S
Y_MEAS 2229 [(1,0)] HALF_D_PLUS_2 [2226] [] [] [] [] [2228,2229,2230,2231] CONDITIONAL_S
IDLE 2230 [(0,0)] HALF_D_PLUS_2 [2226] [] [] [] [] [2228,2229,2230,2231] CONDITIONAL_S
DISCARD 2231 [(1,0)] 0 [2226] [] [] [] [] [2228,2229,2230,2231] CONDITIONAL_S
IDLE 2232 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 2233 [(0,1)] D [] [] [] [] [] [] none
MERGE 2234 [(0,1),(0,0)] D [] [2236,2237,2238,2239] [] [] [((0,0),(0,1))] [] none
DISCARD 2235 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2236 [(0,1),(0,0)] D [2234] [] [] [] [((0,0),(0,1))] [2236,2237,2238,2239] CONDITIONAL_S
Y_MEAS 2237 [(0,1)] HALF_D_PLUS_2 [2234] [] [] [] [] [2236,2237,2238,2239] CONDITIONAL_S
IDLE 2238 [(0,0)] HALF_D_PLUS_2 [2234] [] [] [] [] [2236,2237,2238,2239] CONDITIONAL_S
DISCARD 2239 [(0,1)] 0 [2234] [] [] [] [] [2236,2237,2238,2239] CONDITIONAL_S
IDLE 2240 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 2241 [(1,0)] D [] [] [] [] [] [] none
MERGE 2242 [(1,0),(0,0)] D [] [2244,2245,2246,2247] [] [] [((0,0),(1,0))] [] none
DISCARD 2243 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2244 [(1,0),(0,0)] D [2242] [] [] [] [((0,0),(1,0))] [2244,2245,2246,2247] CONDITIONAL_S
Y_MEAS 2245 [(1,0)] HALF_D_PLUS_2 [2242] [] [] [] [] [2244,2245,2246,2247] CONDITIONAL_S
IDLE 2246 [(0,0)] HALF_D_PLUS_2 [2242] [] [] [] [] [2244,2245,2246,2247] CONDITIONAL_S
DISCARD 2247 [(1,0)] 0 [2242] [] [] [] [] [2244,2245,2246,2247] CONDITIONAL_S
IDLE 2248 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 2249 [(0,1)] D [] [] [] [] [] [] none
MERGE 2250 [(0,1),(0,0)] D [] [2252,2253,2254,2255] [] [] [((0,0),(0,1))] [] none
DISCARD 2251 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2252 [(0,1),(0,0)] D [2250] [] [] [] [((0,0),(0,1))] [2252,2253,2254,2255] CONDITIONAL_S
Y_MEAS 2253 [(0,1)] HALF_D_PLUS_2 [2250] [] [] [] [] [2252,2253,2254,2255] CONDITIONAL_S
IDLE 2254 [(0,0)] HALF_D_PLUS_2 [2250] [] [] [] [] [2252,2253,2254,2255] CONDITIONAL_S
DISCARD 2255 [(0,1)] 0 [2250] [] [] [] [] [2252,2253,2254,2255] CONDITIONAL_S
IDLE 2256 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 2257 [(1,0)] D [] [] [] [] [] [] none
MERGE 2258 [(1,0),(0,0)] D [] [2260,2261,2262,2263] [] [] [((0,0),(1,0))] [] none
DISCARD 2259 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2260 [(1,0),(0,0)] D [2258] [] [] [] [((0,0),(1,0))] [2260,2261,2262,2263] CONDITIONAL_S
Y_MEAS 2261 [(1,0)] HALF_D_PLUS_2 [2258] [] [] [] [] [2260,2261,2262,2263] CONDITIONAL_S
IDLE 2262 [(0,0)] HALF_D_PLUS_2 [2258] [] [] [] [] [2260,2261,2262,2263] CONDITIONAL_S
DISCARD 2263 [(1,0)] 0 [2258] [] [] [] [] [2260,2261,2262,2263] CONDITIONAL_S
IDLE 2264 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 2265 [(0,1)] D [] [] [] [] [] [] none
MERGE 2266 [(0,1),(0,0)] D [] [2268,2269,2270,2271] [] [] [((0,0),(0,1))] [] none
DISCARD 2267 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2268 [(0,1),(0,0)] D [2266] [] [] [] [((0,0),(0,1))] [2268,2269,2270,2271] CONDITIONAL_S
Y_MEAS 2269 [(0,1)] HALF_D_PLUS_2 [2266] [] [] [] [] [2268,2269,2270,2271] CONDITIONAL_S
IDLE 2270 [(0,0)] HALF_D_PLUS_2 [2266] [] [] [] [] [2268,2269,2270,2271] CONDITIONAL_S
DISCARD 2271 [(0,1)] 0 [2266] [] [] [] [] [2268,2269,2270,2271] CONDITIONAL_S
IDLE 2272 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 2273 [(1,0)] D [] [] [] [] [] [] none
MERGE 2274 [(1,0),(0,0)] D [] [2276,2277,2278,2279] [] [] [((0,0),(1,0))] [] none
DISCARD 2275 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2276 [(1,0),(0,0)] D [2274] [] [] [] [((0,0),(1,0))] [2276,2277,2278,2279] CONDITIONAL_S
Y_MEAS 2277 [(1,0)] HALF_D_PLUS_2 [2274] [] [] [] [] [2276,2277,2278,2279] CONDITIONAL_S
IDLE 2278 [(0,0)] HALF_D_PLUS_2 [2274] [] [] [] [] [2276,2277,2278,2279] CONDITIONAL_S
DISCARD 2279 [(1,0)] 0 [2274] [] [] [] [] [2276,2277,2278,2279] CONDITIONAL_S
IDLE 2280 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2281 [(0,1)] D [] [] [] [] [] [] none
MERGE 2282 [(0,1),(0,0)] D [] [2284,2285,2286,2287] [] [] [((0,0),(0,1))] [] none
DISCARD 2283 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2284 [(0,1),(0,0)] D [2282] [] [] [] [((0,0),(0,1))] [2284,2285,2286,2287] CONDITIONAL_S
Y_MEAS 2285 [(0,1)] HALF_D_PLUS_2 [2282] [] [] [] [] [2284,2285,2286,2287] CONDITIONAL_S
IDLE 2286 [(0,0)] HALF_D_PLUS_2 [2282] [] [] [] [] [2284,2285,2286,2287] CONDITIONAL_S
DISCARD 2287 [(0,1)] 0 [2282] [] [] [] [] [2284,2285,2286,2287] CONDITIONAL_S
IDLE 2288 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 2289 [(1,0)] D [] [] [] [] [] [] none
MERGE 2290 [(1,0),(0,0)] D [] [2292,2293,2294,2295] [] [] [((0,0),(1,0))] [] none
DISCARD 2291 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2292 [(1,0),(0,0)] D [2290] [] [] [] [((0,0),(1,0))] [2292,2293,2294,2295] CONDITIONAL_S
Y_MEAS 2293 [(1,0)] HALF_D_PLUS_2 [2290] [] [] [] [] [2292,2293,2294,2295] CONDITIONAL_S
IDLE 2294 [(0,0)] HALF_D_PLUS_2 [2290] [] [] [] [] [2292,2293,2294,2295] CONDITIONAL_S
DISCARD 2295 [(1,0)] 0 [2290] [] [] [] [] [2292,2293,2294,2295] CONDITIONAL_S
IDLE 2296 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2297 [(0,1)] D [] [] [] [] [] [] none
MERGE 2298 [(0,1),(0,0)] D [] [2300,2301,2302,2303] [] [] [((0,0),(0,1))] [] none
DISCARD 2299 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2300 [(0,1),(0,0)] D [2298] [] [] [] [((0,0),(0,1))] [2300,2301,2302,2303] CONDITIONAL_S
Y_MEAS 2301 [(0,1)] HALF_D_PLUS_2 [2298] [] [] [] [] [2300,2301,2302,2303] CONDITIONAL_S
IDLE 2302 [(0,0)] HALF_D_PLUS_2 [2298] [] [] [] [] [2300,2301,2302,2303] CONDITIONAL_S
DISCARD 2303 [(0,1)] 0 [2298] [] [] [] [] [2300,2301,2302,2303] CONDITIONAL_S
IDLE 2304 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 2305 [(1,0)] D [] [] [] [] [] [] none
MERGE 2306 [(1,0),(0,0)] D [] [2308,2309,2310,2311] [] [] [((0,0),(1,0))] [] none
DISCARD 2307 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2308 [(1,0),(0,0)] D [2306] [] [] [] [((0,0),(1,0))] [2308,2309,2310,2311] CONDITIONAL_S
Y_MEAS 2309 [(1,0)] HALF_D_PLUS_2 [2306] [] [] [] [] [2308,2309,2310,2311] CONDITIONAL_S
IDLE 2310 [(0,0)] HALF_D_PLUS_2 [2306] [] [] [] [] [2308,2309,2310,2311] CONDITIONAL_S
DISCARD 2311 [(1,0)] 0 [2306] [] [] [] [] [2308,2309,2310,2311] CONDITIONAL_S
IDLE 2312 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2313 [(0,1)] D [] [] [] [] [] [] none
MERGE 2314 [(0,1),(0,0)] D [] [2316,2317,2318,2319] [] [] [((0,0),(0,1))] [] none
DISCARD 2315 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2316 [(0,1),(0,0)] D [2314] [] [] [] [((0,0),(0,1))] [2316,2317,2318,2319] CONDITIONAL_S
Y_MEAS 2317 [(0,1)] HALF_D_PLUS_2 [2314] [] [] [] [] [2316,2317,2318,2319] CONDITIONAL_S
IDLE 2318 [(0,0)] HALF_D_PLUS_2 [2314] [] [] [] [] [2316,2317,2318,2319] CONDITIONAL_S
DISCARD 2319 [(0,1)] 0 [2314] [] [] [] [] [2316,2317,2318,2319] CONDITIONAL_S
IDLE 2320 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 2321 [(1,0)] D [] [] [] [] [] [] none
MERGE 2322 [(1,0),(0,0)] D [] [2324,2325,2326,2327] [] [] [((0,0),(1,0))] [] none
DISCARD 2323 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2324 [(1,0),(0,0)] D [2322] [] [] [] [((0,0),(1,0))] [2324,2325,2326,2327] CONDITIONAL_S
Y_MEAS 2325 [(1,0)] HALF_D_PLUS_2 [2322] [] [] [] [] [2324,2325,2326,2327] CONDITIONAL_S
IDLE 2326 [(0,0)] HALF_D_PLUS_2 [2322] [] [] [] [] [2324,2325,2326,2327] CONDITIONAL_S
DISCARD 2327 [(1,0)] 0 [2322] [] [] [] [] [2324,2325,2326,2327] CONDITIONAL_S
IDLE 2328 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2329 [(0,1)] D [] [] [] [] [] [] none
MERGE 2330 [(0,1),(0,0)] D [] [2332,2333,2334,2335] [] [] [((0,0),(0,1))] [] none
DISCARD 2331 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2332 [(0,1),(0,0)] D [2330] [] [] [] [((0,0),(0,1))] [2332,2333,2334,2335] CONDITIONAL_S
Y_MEAS 2333 [(0,1)] HALF_D_PLUS_2 [2330] [] [] [] [] [2332,2333,2334,2335] CONDITIONAL_S
IDLE 2334 [(0,0)] HALF_D_PLUS_2 [2330] [] [] [] [] [2332,2333,2334,2335] CONDITIONAL_S
DISCARD 2335 [(0,1)] 0 [2330] [] [] [] [] [2332,2333,2334,2335] CONDITIONAL_S
IDLE 2336 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 2337 [(1,0)] D [] [] [] [] [] [] none
MERGE 2338 [(1,0),(0,0)] D [] [2340,2341,2342,2343] [] [] [((0,0),(1,0))] [] none
DISCARD 2339 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2340 [(1,0),(0,0)] D [2338] [] [] [] [((0,0),(1,0))] [2340,2341,2342,2343] CONDITIONAL_S
Y_MEAS 2341 [(1,0)] HALF_D_PLUS_2 [2338] [] [] [] [] [2340,2341,2342,2343] CONDITIONAL_S
IDLE 2342 [(0,0)] HALF_D_PLUS_2 [2338] [] [] [] [] [2340,2341,2342,2343] CONDITIONAL_S
DISCARD 2343 [(1,0)] 0 [2338] [] [] [] [] [2340,2341,2342,2343] CONDITIONAL_S
IDLE 2344 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 2345 [(0,1)] D [] [] [] [] [] [] none
MERGE 2346 [(0,1),(0,0)] D [] [2348,2349,2350,2351] [] [] [((0,0),(0,1))] [] none
DISCARD 2347 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2348 [(0,1),(0,0)] D [2346] [] [] [] [((0,0),(0,1))] [2348,2349,2350,2351] CONDITIONAL_S
Y_MEAS 2349 [(0,1)] HALF_D_PLUS_2 [2346] [] [] [] [] [2348,2349,2350,2351] CONDITIONAL_S
IDLE 2350 [(0,0)] HALF_D_PLUS_2 [2346] [] [] [] [] [2348,2349,2350,2351] CONDITIONAL_S
DISCARD 2351 [(0,1)] 0 [2346] [] [] [] [] [2348,2349,2350,2351] CONDITIONAL_S
IDLE 2352 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 2353 [(1,0)] D [] [] [] [] [] [] none
MERGE 2354 [(1,0),(0,0)] D [] [2356,2357,2358,2359] [] [] [((0,0),(1,0))] [] none
DISCARD 2355 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2356 [(1,0),(0,0)] D [2354] [] [] [] [((0,0),(1,0))] [2356,2357,2358,2359] CONDITIONAL_S
Y_MEAS 2357 [(1,0)] HALF_D_PLUS_2 [2354] [] [] [] [] [2356,2357,2358,2359] CONDITIONAL_S
IDLE 2358 [(0,0)] HALF_D_PLUS_2 [2354] [] [] [] [] [2356,2357,2358,2359] CONDITIONAL_S
DISCARD 2359 [(1,0)] 0 [2354] [] [] [] [] [2356,2357,2358,2359] CONDITIONAL_S
IDLE 2360 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 2361 [(0,1)] D [] [] [] [] [] [] none
MERGE 2362 [(0,1),(0,0)] D [] [2364,2365,2366,2367] [] [] [((0,0),(0,1))] [] none
DISCARD 2363 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2364 [(0,1),(0,0)] D [2362] [] [] [] [((0,0),(0,1))] [2364,2365,2366,2367] CONDITIONAL_S
Y_MEAS 2365 [(0,1)] HALF_D_PLUS_2 [2362] [] [] [] [] [2364,2365,2366,2367] CONDITIONAL_S
IDLE 2366 [(0,0)] HALF_D_PLUS_2 [2362] [] [] [] [] [2364,2365,2366,2367] CONDITIONAL_S
DISCARD 2367 [(0,1)] 0 [2362] [] [] [] [] [2364,2365,2366,2367] CONDITIONAL_S
IDLE 2368 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 2369 [(1,0)] D [] [] [] [] [] [] none
MERGE 2370 [(1,0),(0,0)] D [] [2372,2373,2374,2375] [] [] [((0,0),(1,0))] [] none
DISCARD 2371 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2372 [(1,0),(0,0)] D [2370] [] [] [] [((0,0),(1,0))] [2372,2373,2374,2375] CONDITIONAL_S
Y_MEAS 2373 [(1,0)] HALF_D_PLUS_2 [2370] [] [] [] [] [2372,2373,2374,2375] CONDITIONAL_S
IDLE 2374 [(0,0)] HALF_D_PLUS_2 [2370] [] [] [] [] [2372,2373,2374,2375] CONDITIONAL_S
DISCARD 2375 [(1,0)] 0 [2370] [] [] [] [] [2372,2373,2374,2375] CONDITIONAL_S
IDLE 2376 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 2377 [(0,1)] D [] [] [] [] [] [] none
MERGE 2378 [(0,1),(0,0)] D [] [2380,2381,2382,2383] [] [] [((0,0),(0,1))] [] none
DISCARD 2379 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2380 [(0,1),(0,0)] D [2378] [] [] [] [((0,0),(0,1))] [2380,2381,2382,2383] CONDITIONAL_S
Y_MEAS 2381 [(0,1)] HALF_D_PLUS_2 [2378] [] [] [] [] [2380,2381,2382,2383] CONDITIONAL_S
IDLE 2382 [(0,0)] HALF_D_PLUS_2 [2378] [] [] [] [] [2380,2381,2382,2383] CONDITIONAL_S
DISCARD 2383 [(0,1)] 0 [2378] [] [] [] [] [2380,2381,2382,2383] CONDITIONAL_S
IDLE 2384 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 2385 [(1,0)] D [] [] [] [] [] [] none
MERGE 2386 [(1,0),(0,0)] D [] [2388,2389,2390,2391] [] [] [((0,0),(1,0))] [] none
DISCARD 2387 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2388 [(1,0),(0,0)] D [2386] [] [] [] [((0,0),(1,0))] [2388,2389,2390,2391] CONDITIONAL_S
Y_MEAS 2389 [(1,0)] HALF_D_PLUS_2 [2386] [] [] [] [] [2388,2389,2390,2391] CONDITIONAL_S
IDLE 2390 [(0,0)] HALF_D_PLUS_2 [2386] [] [] [] [] [2388,2389,2390,2391] CONDITIONAL_S
DISCARD 2391 [(1,0)] 0 [2386] [] [] [] [] [2388,2389,2390,2391] CONDITIONAL_S
IDLE 2392 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 2393 [(0,1)] D [] [] [] [] [] [] none
MERGE 2394 [(0,1),(0,0)] D [] [2396,2397,2398,2399] [] [] [((0,0),(0,1))] [] none
DISCARD 2395 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2396 [(0,1),(0,0)] D [2394] [] [] [] [((0,0),(0,1))] [2396,2397,2398,2399] CONDITIONAL_S
Y_MEAS 2397 [(0,1)] HALF_D_PLUS_2 [2394] [] [] [] [] [2396,2397,2398,2399] CONDITIONAL_S
IDLE 2398 [(0,0)] HALF_D_PLUS_2 [2394] [] [] [] [] [2396,2397,2398,2399] CONDITIONAL_S
DISCARD 2399 [(0,1)] 0 [2394] [] [] [] [] [2396,2397,2398,2399] CONDITIONAL_S
IDLE 2400 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 2401 [(1,0)] D [] [] [] [] [] [] none
MERGE 2402 [(1,0),(0,0)] D [] [2404,2405,2406,2407] [] [] [((0,0),(1,0))] [] none
DISCARD 2403 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2404 [(1,0),(0,0)] D [2402] [] [] [] [((0,0),(1,0))] [2404,2405,2406,2407] CONDITIONAL_S
Y_MEAS 2405 [(1,0)] HALF_D_PLUS_2 [2402] [] [] [] [] [2404,2405,2406,2407] CONDITIONAL_S
IDLE 2406 [(0,0)] HALF_D_PLUS_2 [2402] [] [] [] [] [2404,2405,2406,2407] CONDITIONAL_S
DISCARD 2407 [(1,0)] 0 [2402] [] [] [] [] [2404,2405,2406,2407] CONDITIONAL_S
IDLE 2408 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 2409 [(0,1)] D [] [] [] [] [] [] none
MERGE 2410 [(0,1),(0,0)] D [] [2412,2413,2414,2415] [] [] [((0,0),(0,1))] [] none
DISCARD 2411 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2412 [(0,1),(0,0)] D [2410] [] [] [] [((0,0),(0,1))] [2412,2413,2414,2415] CONDITIONAL_S
Y_MEAS 2413 [(0,1)] HALF_D_PLUS_2 [2410] [] [] [] [] [2412,2413,2414,2415] CONDITIONAL_S
IDLE 2414 [(0,0)] HALF_D_PLUS_2 [2410] [] [] [] [] [2412,2413,2414,2415] CONDITIONAL_S
DISCARD 2415 [(0,1)] 0 [2410] [] [] [] [] [2412,2413,2414,2415] CONDITIONAL_S
IDLE 2416 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 2417 [(1,0)] D [] [] [] [] [] [] none
MERGE 2418 [(1,0),(0,0)] D [] [2420,2421,2422,2423] [] [] [((0,0),(1,0))] [] none
DISCARD 2419 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2420 [(1,0),(0,0)] D [2418] [] [] [] [((0,0),(1,0))] [2420,2421,2422,2423] CONDITIONAL_S
Y_MEAS 2421 [(1,0)] HALF_D_PLUS_2 [2418] [] [] [] [] [2420,2421,2422,2423] CONDITIONAL_S
IDLE 2422 [(0,0)] HALF_D_PLUS_2 [2418] [] [] [] [] [2420,2421,2422,2423] CONDITIONAL_S
DISCARD 2423 [(1,0)] 0 [2418] [] [] [] [] [2420,2421,2422,2423] CONDITIONAL_S
IDLE 2424 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 2425 [(0,1)] D [] [] [] [] [] [] none
MERGE 2426 [(0,1),(0,0)] D [] [2428,2429,2430,2431] [] [] [((0,0),(0,1))] [] none
DISCARD 2427 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2428 [(0,1),(0,0)] D [2426] [] [] [] [((0,0),(0,1))] [2428,2429,2430,2431] CONDITIONAL_S
Y_MEAS 2429 [(0,1)] HALF_D_PLUS_2 [2426] [] [] [] [] [2428,2429,2430,2431] CONDITIONAL_S
IDLE 2430 [(0,0)] HALF_D_PLUS_2 [2426] [] [] [] [] [2428,2429,2430,2431] CONDITIONAL_S
DISCARD 2431 [(0,1)] 0 [2426] [] [] [] [] [2428,2429,2430,2431] CONDITIONAL_S
IDLE 2432 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 2433 [(1,0)] D [] [] [] [] [] [] none
MERGE 2434 [(1,0),(0,0)] D [] [2436,2437,2438,2439] [] [] [((0,0),(1,0))] [] none
DISCARD 2435 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2436 [(1,0),(0,0)] D [2434] [] [] [] [((0,0),(1,0))] [2436,2437,2438,2439] CONDITIONAL_S
Y_MEAS 2437 [(1,0)] HALF_D_PLUS_2 [2434] [] [] [] [] [2436,2437,2438,2439] CONDITIONAL_S
IDLE 2438 [(0,0)] HALF_D_PLUS_2 [2434] [] [] [] [] [2436,2437,2438,2439] CONDITIONAL_S
DISCARD 2439 [(1,0)] 0 [2434] [] [] [] [] [2436,2437,2438,2439] CONDITIONAL_S
IDLE 2440 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 2441 [(0,1)] D [] [] [] [] [] [] none
MERGE 2442 [(0,1),(0,0)] D [] [2444,2445,2446,2447] [] [] [((0,0),(0,1))] [] none
DISCARD 2443 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2444 [(0,1),(0,0)] D [2442] [] [] [] [((0,0),(0,1))] [2444,2445,2446,2447] CONDITIONAL_S
Y_MEAS 2445 [(0,1)] HALF_D_PLUS_2 [2442] [] [] [] [] [2444,2445,2446,2447] CONDITIONAL_S
IDLE 2446 [(0,0)] HALF_D_PLUS_2 [2442] [] [] [] [] [2444,2445,2446,2447] CONDITIONAL_S
DISCARD 2447 [(0,1)] 0 [2442] [] [] [] [] [2444,2445,2446,2447] CONDITIONAL_S
IDLE 2448 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 2449 [(1,0)] D [] [] [] [] [] [] none
MERGE 2450 [(1,0),(0,0)] D [] [2452,2453,2454,2455] [] [] [((0,0),(1,0))] [] none
DISCARD 2451 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2452 [(1,0),(0,0)] D [2450] [] [] [] [((0,0),(1,0))] [2452,2453,2454,2455] CONDITIONAL_S
Y_MEAS 2453 [(1,0)] HALF_D_PLUS_2 [2450] [] [] [] [] [2452,2453,2454,2455] CONDITIONAL_S
IDLE 2454 [(0,0)] HALF_D_PLUS_2 [2450] [] [] [] [] [2452,2453,2454,2455] CONDITIONAL_S
DISCARD 2455 [(1,0)] 0 [2450] [] [] [] [] [2452,2453,2454,2455] CONDITIONAL_S
IDLE 2456 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 2457 [(0,1)] D [] [] [] [] [] [] none
MERGE 2458 [(0,1),(0,0)] D [] [2460,2461,2462,2463] [] [] [((0,0),(0,1))] [] none
DISCARD 2459 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2460 [(0,1),(0,0)] D [2458] [] [] [] [((0,0),(0,1))] [2460,2461,2462,2463] CONDITIONAL_S
Y_MEAS 2461 [(0,1)] HALF_D_PLUS_2 [2458] [] [] [] [] [2460,2461,2462,2463] CONDITIONAL_S
IDLE 2462 [(0,0)] HALF_D_PLUS_2 [2458] [] [] [] [] [2460,2461,2462,2463] CONDITIONAL_S
DISCARD 2463 [(0,1)] 0 [2458] [] [] [] [] [2460,2461,2462,2463] CONDITIONAL_S
IDLE 2464 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 2465 [(1,0)] D [] [] [] [] [] [] none
MERGE 2466 [(1,0),(0,0)] D [] [2468,2469,2470,2471] [] [] [((0,0),(1,0))] [] none
DISCARD 2467 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2468 [(1,0),(0,0)] D [2466] [] [] [] [((0,0),(1,0))] [2468,2469,2470,2471] CONDITIONAL_S
Y_MEAS 2469 [(1,0)] HALF_D_PLUS_2 [2466] [] [] [] [] [2468,2469,2470,2471] CONDITIONAL_S
IDLE 2470 [(0,0)] HALF_D_PLUS_2 [2466] [] [] [] [] [2468,2469,2470,2471] CONDITIONAL_S
DISCARD 2471 [(1,0)] 0 [2466] [] [] [] [] [2468,2469,2470,2471] CONDITIONAL_S
IDLE 2472 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 2473 [(0,1)] D [] [] [] [] [] [] none
MERGE 2474 [(0,1),(0,0)] D [] [2476,2477,2478,2479] [] [] [((0,0),(0,1))] [] none
DISCARD 2475 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2476 [(0,1),(0,0)] D [2474] [] [] [] [((0,0),(0,1))] [2476,2477,2478,2479] CONDITIONAL_S
Y_MEAS 2477 [(0,1)] HALF_D_PLUS_2 [2474] [] [] [] [] [2476,2477,2478,2479] CONDITIONAL_S
IDLE 2478 [(0,0)] HALF_D_PLUS_2 [2474] [] [] [] [] [2476,2477,2478,2479] CONDITIONAL_S
DISCARD 2479 [(0,1)] 0 [2474] [] [] [] [] [2476,2477,2478,2479] CONDITIONAL_S
IDLE 2480 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 2481 [(1,0)] D [] [] [] [] [] [] none
MERGE 2482 [(1,0),(0,0)] D [] [2484,2485,2486,2487] [] [] [((0,0),(1,0))] [] none
DISCARD 2483 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2484 [(1,0),(0,0)] D [2482] [] [] [] [((0,0),(1,0))] [2484,2485,2486,2487] CONDITIONAL_S
Y_MEAS 2485 [(1,0)] HALF_D_PLUS_2 [2482] [] [] [] [] [2484,2485,2486,2487] CONDITIONAL_S
IDLE 2486 [(0,0)] HALF_D_PLUS_2 [2482] [] [] [] [] [2484,2485,2486,2487] CONDITIONAL_S
DISCARD 2487 [(1,0)] 0 [2482] [] [] [] [] [2484,2485,2486,2487] CONDITIONAL_S
IDLE 2488 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 2489 [(0,1)] D [] [] [] [] [] [] none
MERGE 2490 [(0,1),(0,0)] D [] [2492,2493,2494,2495] [] [] [((0,0),(0,1))] [] none
DISCARD 2491 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2492 [(0,1),(0,0)] D [2490] [] [] [] [((0,0),(0,1))] [2492,2493,2494,2495] CONDITIONAL_S
Y_MEAS 2493 [(0,1)] HALF_D_PLUS_2 [2490] [] [] [] [] [2492,2493,2494,2495] CONDITIONAL_S
IDLE 2494 [(0,0)] HALF_D_PLUS_2 [2490] [] [] [] [] [2492,2493,2494,2495] CONDITIONAL_S
DISCARD 2495 [(0,1)] 0 [2490] [] [] [] [] [2492,2493,2494,2495] CONDITIONAL_S
IDLE 2496 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 2497 [(1,0)] D [] [] [] [] [] [] none
MERGE 2498 [(1,0),(0,0)] D [] [2500,2501,2502,2503] [] [] [((0,0),(1,0))] [] none
DISCARD 2499 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2500 [(1,0),(0,0)] D [2498] [] [] [] [((0,0),(1,0))] [2500,2501,2502,2503] CONDITIONAL_S
Y_MEAS 2501 [(1,0)] HALF_D_PLUS_2 [2498] [] [] [] [] [2500,2501,2502,2503] CONDITIONAL_S
IDLE 2502 [(0,0)] HALF_D_PLUS_2 [2498] [] [] [] [] [2500,2501,2502,2503] CONDITIONAL_S
DISCARD 2503 [(1,0)] 0 [2498] [] [] [] [] [2500,2501,2502,2503] CONDITIONAL_S
IDLE 2504 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2505 [(0,1)] D [] [] [] [] [] [] none
MERGE 2506 [(0,1),(0,0)] D [] [2508,2509,2510,2511] [] [] [((0,0),(0,1))] [] none
DISCARD 2507 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2508 [(0,1),(0,0)] D [2506] [] [] [] [((0,0),(0,1))] [2508,2509,2510,2511] CONDITIONAL_S
Y_MEAS 2509 [(0,1)] HALF_D_PLUS_2 [2506] [] [] [] [] [2508,2509,2510,2511] CONDITIONAL_S
IDLE 2510 [(0,0)] HALF_D_PLUS_2 [2506] [] [] [] [] [2508,2509,2510,2511] CONDITIONAL_S
DISCARD 2511 [(0,1)] 0 [2506] [] [] [] [] [2508,2509,2510,2511] CONDITIONAL_S
IDLE 2512 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 2513 [(1,0)] D [] [] [] [] [] [] none
MERGE 2514 [(1,0),(0,0)] D [] [2516,2517,2518,2519] [] [] [((0,0),(1,0))] [] none
DISCARD 2515 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2516 [(1,0),(0,0)] D [2514] [] [] [] [((0,0),(1,0))] [2516,2517,2518,2519] CONDITIONAL_S
Y_MEAS 2517 [(1,0)] HALF_D_PLUS_2 [2514] [] [] [] [] [2516,2517,2518,2519] CONDITIONAL_S
IDLE 2518 [(0,0)] HALF_D_PLUS_2 [2514] [] [] [] [] [2516,2517,2518,2519] CONDITIONAL_S
DISCARD 2519 [(1,0)] 0 [2514] [] [] [] [] [2516,2517,2518,2519] CONDITIONAL_S
IDLE 2520 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 2521 [(0,1)] D [] [] [] [] [] [] none
MERGE 2522 [(0,1),(0,0)] D [] [2524,2525,2526,2527] [] [] [((0,0),(0,1))] [] none
DISCARD 2523 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2524 [(0,1),(0,0)] D [2522] [] [] [] [((0,0),(0,1))] [2524,2525,2526,2527] CONDITIONAL_S
Y_MEAS 2525 [(0,1)] HALF_D_PLUS_2 [2522] [] [] [] [] [2524,2525,2526,2527] CONDITIONAL_S
IDLE 2526 [(0,0)] HALF_D_PLUS_2 [2522] [] [] [] [] [2524,2525,2526,2527] CONDITIONAL_S
DISCARD 2527 [(0,1)] 0 [2522] [] [] [] [] [2524,2525,2526,2527] CONDITIONAL_S
IDLE 2528 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 2529 [(1,0)] D [] [] [] [] [] [] none
MERGE 2530 [(1,0),(0,0)] D [] [2532,2533,2534,2535] [] [] [((0,0),(1,0))] [] none
DISCARD 2531 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2532 [(1,0),(0,0)] D [2530] [] [] [] [((0,0),(1,0))] [2532,2533,2534,2535] CONDITIONAL_S
Y_MEAS 2533 [(1,0)] HALF_D_PLUS_2 [2530] [] [] [] [] [2532,2533,2534,2535] CONDITIONAL_S
IDLE 2534 [(0,0)] HALF_D_PLUS_2 [2530] [] [] [] [] [2532,2533,2534,2535] CONDITIONAL_S
DISCARD 2535 [(1,0)] 0 [2530] [] [] [] [] [2532,2533,2534,2535] CONDITIONAL_S
IDLE 2536 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2537 [(0,1)] D [] [] [] [] [] [] none
MERGE 2538 [(0,1),(0,0)] D [] [2540,2541,2542,2543] [] [] [((0,0),(0,1))] [] none
DISCARD 2539 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2540 [(0,1),(0,0)] D [2538] [] [] [] [((0,0),(0,1))] [2540,2541,2542,2543] CONDITIONAL_S
Y_MEAS 2541 [(0,1)] HALF_D_PLUS_2 [2538] [] [] [] [] [2540,2541,2542,2543] CONDITIONAL_S
IDLE 2542 [(0,0)] HALF_D_PLUS_2 [2538] [] [] [] [] [2540,2541,2542,2543] CONDITIONAL_S
DISCARD 2543 [(0,1)] 0 [2538] [] [] [] [] [2540,2541,2542,2543] CONDITIONAL_S
IDLE 2544 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 2545 [(1,0)] D [] [] [] [] [] [] none
MERGE 2546 [(1,0),(0,0)] D [] [2548,2549,2550,2551] [] [] [((0,0),(1,0))] [] none
DISCARD 2547 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2548 [(1,0),(0,0)] D [2546] [] [] [] [((0,0),(1,0))] [2548,2549,2550,2551] CONDITIONAL_S
Y_MEAS 2549 [(1,0)] HALF_D_PLUS_2 [2546] [] [] [] [] [2548,2549,2550,2551] CONDITIONAL_S
IDLE 2550 [(0,0)] HALF_D_PLUS_2 [2546] [] [] [] [] [2548,2549,2550,2551] CONDITIONAL_S
DISCARD 2551 [(1,0)] 0 [2546] [] [] [] [] [2548,2549,2550,2551] CONDITIONAL_S
IDLE 2552 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 2553 [(0,1)] D [] [] [] [] [] [] none
MERGE 2554 [(0,1),(0,0)] D [] [2556,2557,2558,2559] [] [] [((0,0),(0,1))] [] none
DISCARD 2555 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2556 [(0,1),(0,0)] D [2554] [] [] [] [((0,0),(0,1))] [2556,2557,2558,2559] CONDITIONAL_S
Y_MEAS 2557 [(0,1)] HALF_D_PLUS_2 [2554] [] [] [] [] [2556,2557,2558,2559] CONDITIONAL_S
IDLE 2558 [(0,0)] HALF_D_PLUS_2 [2554] [] [] [] [] [2556,2557,2558,2559] CONDITIONAL_S
DISCARD 2559 [(0,1)] 0 [2554] [] [] [] [] [2556,2557,2558,2559] CONDITIONAL_S
IDLE 2560 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 2561 [(1,0)] D [] [] [] [] [] [] none
MERGE 2562 [(1,0),(0,0)] D [] [2564,2565,2566,2567] [] [] [((0,0),(1,0))] [] none
DISCARD 2563 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2564 [(1,0),(0,0)] D [2562] [] [] [] [((0,0),(1,0))] [2564,2565,2566,2567] CONDITIONAL_S
Y_MEAS 2565 [(1,0)] HALF_D_PLUS_2 [2562] [] [] [] [] [2564,2565,2566,2567] CONDITIONAL_S
IDLE 2566 [(0,0)] HALF_D_PLUS_2 [2562] [] [] [] [] [2564,2565,2566,2567] CONDITIONAL_S
DISCARD 2567 [(1,0)] 0 [2562] [] [] [] [] [2564,2565,2566,2567] CONDITIONAL_S
IDLE 2568 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 2569 [(0,1)] D [] [] [] [] [] [] none
MERGE 2570 [(0,1),(0,0)] D [] [2572,2573,2574,2575] [] [] [((0,0),(0,1))] [] none
DISCARD 2571 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2572 [(0,1),(0,0)] D [2570] [] [] [] [((0,0),(0,1))] [2572,2573,2574,2575] CONDITIONAL_S
Y_MEAS 2573 [(0,1)] HALF_D_PLUS_2 [2570] [] [] [] [] [2572,2573,2574,2575] CONDITIONAL_S
IDLE 2574 [(0,0)] HALF_D_PLUS_2 [2570] [] [] [] [] [2572,2573,2574,2575] CONDITIONAL_S
DISCARD 2575 [(0,1)] 0 [2570] [] [] [] [] [2572,2573,2574,2575] CONDITIONAL_S
IDLE 2576 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 2577 [(1,0)] D [] [] [] [] [] [] none
MERGE 2578 [(1,0),(0,0)] D [] [2580,2581,2582,2583] [] [] [((0,0),(1,0))] [] none
DISCARD 2579 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2580 [(1,0),(0,0)] D [2578] [] [] [] [((0,0),(1,0))] [2580,2581,2582,2583] CONDITIONAL_S
Y_MEAS 2581 [(1,0)] HALF_D_PLUS_2 [2578] [] [] [] [] [2580,2581,2582,2583] CONDITIONAL_S
IDLE 2582 [(0,0)] HALF_D_PLUS_2 [2578] [] [] [] [] [2580,2581,2582,2583] CONDITIONAL_S
DISCARD 2583 [(1,0)] 0 [2578] [] [] [] [] [2580,2581,2582,2583] CONDITIONAL_S
IDLE 2584 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 2585 [(0,1)] D [] [] [] [] [] [] none
MERGE 2586 [(0,1),(0,0)] D [] [2588,2589,2590,2591] [] [] [((0,0),(0,1))] [] none
DISCARD 2587 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2588 [(0,1),(0,0)] D [2586] [] [] [] [((0,0),(0,1))] [2588,2589,2590,2591] CONDITIONAL_S
Y_MEAS 2589 [(0,1)] HALF_D_PLUS_2 [2586] [] [] [] [] [2588,2589,2590,2591] CONDITIONAL_S
IDLE 2590 [(0,0)] HALF_D_PLUS_2 [2586] [] [] [] [] [2588,2589,2590,2591] CONDITIONAL_S
DISCARD 2591 [(0,1)] 0 [2586] [] [] [] [] [2588,2589,2590,2591] CONDITIONAL_S
IDLE 2592 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 2593 [(1,0)] D [] [] [] [] [] [] none
MERGE 2594 [(1,0),(0,0)] D [] [2596,2597,2598,2599] [] [] [((0,0),(1,0))] [] none
DISCARD 2595 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2596 [(1,0),(0,0)] D [2594] [] [] [] [((0,0),(1,0))] [2596,2597,2598,2599] CONDITIONAL_S
Y_MEAS 2597 [(1,0)] HALF_D_PLUS_2 [2594] [] [] [] [] [2596,2597,2598,2599] CONDITIONAL_S
IDLE 2598 [(0,0)] HALF_D_PLUS_2 [2594] [] [] [] [] [2596,2597,2598,2599] CONDITIONAL_S
DISCARD 2599 [(1,0)] 0 [2594] [] [] [] [] [2596,2597,2598,2599] CONDITIONAL_S
IDLE 2600 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 2601 [(0,1)] D [] [] [] [] [] [] none
MERGE 2602 [(0,1),(0,0)] D [] [2604,2605,2606,2607] [] [] [((0,0),(0,1))] [] none
DISCARD 2603 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2604 [(0,1),(0,0)] D [2602] [] [] [] [((0,0),(0,1))] [2604,2605,2606,2607] CONDITIONAL_S
Y_MEAS 2605 [(0,1)] HALF_D_PLUS_2 [2602] [] [] [] [] [2604,2605,2606,2607] CONDITIONAL_S
IDLE 2606 [(0,0)] HALF_D_PLUS_2 [2602] [] [] [] [] [2604,2605,2606,2607] CONDITIONAL_S
DISCARD 2607 [(0,1)] 0 [2602] [] [] [] [] [2604,2605,2606,2607] CONDITIONAL_S
IDLE 2608 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 2609 [(1,0)] D [] [] [] [] [] [] none
MERGE 2610 [(1,0),(0,0)] D [] [2612,2613,2614,2615] [] [] [((0,0),(1,0))] [] none
DISCARD 2611 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2612 [(1,0),(0,0)] D [2610] [] [] [] [((0,0),(1,0))] [2612,2613,2614,2615] CONDITIONAL_S
Y_MEAS 2613 [(1,0)] HALF_D_PLUS_2 [2610] [] [] [] [] [2612,2613,2614,2615] CONDITIONAL_S
IDLE 2614 [(0,0)] HALF_D_PLUS_2 [2610] [] [] [] [] [2612,2613,2614,2615] CONDITIONAL_S
DISCARD 2615 [(1,0)] 0 [2610] [] [] [] [] [2612,2613,2614,2615] CONDITIONAL_S
IDLE 2616 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 2617 [(0,1)] D [] [] [] [] [] [] none
MERGE 2618 [(0,1),(0,0)] D [] [2620,2621,2622,2623] [] [] [((0,0),(0,1))] [] none
DISCARD 2619 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2620 [(0,1),(0,0)] D [2618] [] [] [] [((0,0),(0,1))] [2620,2621,2622,2623] CONDITIONAL_S
Y_MEAS 2621 [(0,1)] HALF_D_PLUS_2 [2618] [] [] [] [] [2620,2621,2622,2623] CONDITIONAL_S
IDLE 2622 [(0,0)] HALF_D_PLUS_2 [2618] [] [] [] [] [2620,2621,2622,2623] CONDITIONAL_S
DISCARD 2623 [(0,1)] 0 [2618] [] [] [] [] [2620,2621,2622,2623] CONDITIONAL_S
IDLE 2624 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 2625 [(1,0)] D [] [] [] [] [] [] none
MERGE 2626 [(1,0),(0,0)] D [] [2628,2629,2630,2631] [] [] [((0,0),(1,0))] [] none
DISCARD 2627 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2628 [(1,0),(0,0)] D [2626] [] [] [] [((0,0),(1,0))] [2628,2629,2630,2631] CONDITIONAL_S
Y_MEAS 2629 [(1,0)] HALF_D_PLUS_2 [2626] [] [] [] [] [2628,2629,2630,2631] CONDITIONAL_S
IDLE 2630 [(0,0)] HALF_D_PLUS_2 [2626] [] [] [] [] [2628,2629,2630,2631] CONDITIONAL_S
DISCARD 2631 [(1,0)] 0 [2626] [] [] [] [] [2628,2629,2630,2631] CONDITIONAL_S
IDLE 2632 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 2633 [(0,1)] D [] [] [] [] [] [] none
MERGE 2634 [(0,1),(0,0)] D [] [2636,2637,2638,2639] [] [] [((0,0),(0,1))] [] none
DISCARD 2635 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2636 [(0,1),(0,0)] D [2634] [] [] [] [((0,0),(0,1))] [2636,2637,2638,2639] CONDITIONAL_S
Y_MEAS 2637 [(0,1)] HALF_D_PLUS_2 [2634] [] [] [] [] [2636,2637,2638,2639] CONDITIONAL_S
IDLE 2638 [(0,0)] HALF_D_PLUS_2 [2634] [] [] [] [] [2636,2637,2638,2639] CONDITIONAL_S
DISCARD 2639 [(0,1)] 0 [2634] [] [] [] [] [2636,2637,2638,2639] CONDITIONAL_S
IDLE 2640 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 2641 [(1,0)] D [] [] [] [] [] [] none
MERGE 2642 [(1,0),(0,0)] D [] [2644,2645,2646,2647] [] [] [((0,0),(1,0))] [] none
DISCARD 2643 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2644 [(1,0),(0,0)] D [2642] [] [] [] [((0,0),(1,0))] [2644,2645,2646,2647] CONDITIONAL_S
Y_MEAS 2645 [(1,0)] HALF_D_PLUS_2 [2642] [] [] [] [] [2644,2645,2646,2647] CONDITIONAL_S
IDLE 2646 [(0,0)] HALF_D_PLUS_2 [2642] [] [] [] [] [2644,2645,2646,2647] CONDITIONAL_S
DISCARD 2647 [(1,0)] 0 [2642] [] [] [] [] [2644,2645,2646,2647] CONDITIONAL_S
IDLE 2648 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 2649 [(0,1)] D [] [] [] [] [] [] none
MERGE 2650 [(0,1),(0,0)] D [] [2652,2653,2654,2655] [] [] [((0,0),(0,1))] [] none
DISCARD 2651 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2652 [(0,1),(0,0)] D [2650] [] [] [] [((0,0),(0,1))] [2652,2653,2654,2655] CONDITIONAL_S
Y_MEAS 2653 [(0,1)] HALF_D_PLUS_2 [2650] [] [] [] [] [2652,2653,2654,2655] CONDITIONAL_S
IDLE 2654 [(0,0)] HALF_D_PLUS_2 [2650] [] [] [] [] [2652,2653,2654,2655] CONDITIONAL_S
DISCARD 2655 [(0,1)] 0 [2650] [] [] [] [] [2652,2653,2654,2655] CONDITIONAL_S
IDLE 2656 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 2657 [(1,0)] D [] [] [] [] [] [] none
MERGE 2658 [(1,0),(0,0)] D [] [2660,2661,2662,2663] [] [] [((0,0),(1,0))] [] none
DISCARD 2659 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2660 [(1,0),(0,0)] D [2658] [] [] [] [((0,0),(1,0))] [2660,2661,2662,2663] CONDITIONAL_S
Y_MEAS 2661 [(1,0)] HALF_D_PLUS_2 [2658] [] [] [] [] [2660,2661,2662,2663] CONDITIONAL_S
IDLE 2662 [(0,0)] HALF_D_PLUS_2 [2658] [] [] [] [] [2660,2661,2662,2663] CONDITIONAL_S
DISCARD 2663 [(1,0)] 0 [2658] [] [] [] [] [2660,2661,2662,2663] CONDITIONAL_S
IDLE 2664 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 2665 [(0,1)] D [] [] [] [] [] [] none
MERGE 2666 [(0,1),(0,0)] D [] [2668,2669,2670,2671] [] [] [((0,0),(0,1))] [] none
DISCARD 2667 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2668 [(0,1),(0,0)] D [2666] [] [] [] [((0,0),(0,1))] [2668,2669,2670,2671] CONDITIONAL_S
Y_MEAS 2669 [(0,1)] HALF_D_PLUS_2 [2666] [] [] [] [] [2668,2669,2670,2671] CONDITIONAL_S
IDLE 2670 [(0,0)] HALF_D_PLUS_2 [2666] [] [] [] [] [2668,2669,2670,2671] CONDITIONAL_S
DISCARD 2671 [(0,1)] 0 [2666] [] [] [] [] [2668,2669,2670,2671] CONDITIONAL_S
IDLE 2672 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 2673 [(1,0)] D [] [] [] [] [] [] none
MERGE 2674 [(1,0),(0,0)] D [] [2676,2677,2678,2679] [] [] [((0,0),(1,0))] [] none
DISCARD 2675 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2676 [(1,0),(0,0)] D [2674] [] [] [] [((0,0),(1,0))] [2676,2677,2678,2679] CONDITIONAL_S
Y_MEAS 2677 [(1,0)] HALF_D_PLUS_2 [2674] [] [] [] [] [2676,2677,2678,2679] CONDITIONAL_S
IDLE 2678 [(0,0)] HALF_D_PLUS_2 [2674] [] [] [] [] [2676,2677,2678,2679] CONDITIONAL_S
DISCARD 2679 [(1,0)] 0 [2674] [] [] [] [] [2676,2677,2678,2679] CONDITIONAL_S
IDLE 2680 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 2681 [(0,1)] D [] [] [] [] [] [] none
MERGE 2682 [(0,1),(0,0)] D [] [2684,2685,2686,2687] [] [] [((0,0),(0,1))] [] none
DISCARD 2683 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2684 [(0,1),(0,0)] D [2682] [] [] [] [((0,0),(0,1))] [2684,2685,2686,2687] CONDITIONAL_S
Y_MEAS 2685 [(0,1)] HALF_D_PLUS_2 [2682] [] [] [] [] [2684,2685,2686,2687] CONDITIONAL_S
IDLE 2686 [(0,0)] HALF_D_PLUS_2 [2682] [] [] [] [] [2684,2685,2686,2687] CONDITIONAL_S
DISCARD 2687 [(0,1)] 0 [2682] [] [] [] [] [2684,2685,2686,2687] CONDITIONAL_S
IDLE 2688 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 2689 [(1,0)] D [] [] [] [] [] [] none
MERGE 2690 [(1,0),(0,0)] D [] [2692,2693,2694,2695] [] [] [((0,0),(1,0))] [] none
DISCARD 2691 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2692 [(1,0),(0,0)] D [2690] [] [] [] [((0,0),(1,0))] [2692,2693,2694,2695] CONDITIONAL_S
Y_MEAS 2693 [(1,0)] HALF_D_PLUS_2 [2690] [] [] [] [] [2692,2693,2694,2695] CONDITIONAL_S
IDLE 2694 [(0,0)] HALF_D_PLUS_2 [2690] [] [] [] [] [2692,2693,2694,2695] CONDITIONAL_S
DISCARD 2695 [(1,0)] 0 [2690] [] [] [] [] [2692,2693,2694,2695] CONDITIONAL_S
IDLE 2696 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 2697 [(0,1)] D [] [] [] [] [] [] none
MERGE 2698 [(0,1),(0,0)] D [] [2700,2701,2702,2703] [] [] [((0,0),(0,1))] [] none
DISCARD 2699 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2700 [(0,1),(0,0)] D [2698] [] [] [] [((0,0),(0,1))] [2700,2701,2702,2703] CONDITIONAL_S
Y_MEAS 2701 [(0,1)] HALF_D_PLUS_2 [2698] [] [] [] [] [2700,2701,2702,2703] CONDITIONAL_S
IDLE 2702 [(0,0)] HALF_D_PLUS_2 [2698] [] [] [] [] [2700,2701,2702,2703] CONDITIONAL_S
DISCARD 2703 [(0,1)] 0 [2698] [] [] [] [] [2700,2701,2702,2703] CONDITIONAL_S
IDLE 2704 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 2705 [(1,0)] D [] [] [] [] [] [] none
MERGE 2706 [(1,0),(0,0)] D [] [2708,2709,2710,2711] [] [] [((0,0),(1,0))] [] none
DISCARD 2707 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2708 [(1,0),(0,0)] D [2706] [] [] [] [((0,0),(1,0))] [2708,2709,2710,2711] CONDITIONAL_S
Y_MEAS 2709 [(1,0)] HALF_D_PLUS_2 [2706] [] [] [] [] [2708,2709,2710,2711] CONDITIONAL_S
IDLE 2710 [(0,0)] HALF_D_PLUS_2 [2706] [] [] [] [] [2708,2709,2710,2711] CONDITIONAL_S
DISCARD 2711 [(1,0)] 0 [2706] [] [] [] [] [2708,2709,2710,2711] CONDITIONAL_S
IDLE 2712 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 2713 [(0,1)] D [] [] [] [] [] [] none
MERGE 2714 [(0,1),(0,0)] D [] [2716,2717,2718,2719] [] [] [((0,0),(0,1))] [] none
DISCARD 2715 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2716 [(0,1),(0,0)] D [2714] [] [] [] [((0,0),(0,1))] [2716,2717,2718,2719] CONDITIONAL_S
Y_MEAS 2717 [(0,1)] HALF_D_PLUS_2 [2714] [] [] [] [] [2716,2717,2718,2719] CONDITIONAL_S
IDLE 2718 [(0,0)] HALF_D_PLUS_2 [2714] [] [] [] [] [2716,2717,2718,2719] CONDITIONAL_S
DISCARD 2719 [(0,1)] 0 [2714] [] [] [] [] [2716,2717,2718,2719] CONDITIONAL_S
IDLE 2720 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 2721 [(1,0)] D [] [] [] [] [] [] none
MERGE 2722 [(1,0),(0,0)] D [] [2724,2725,2726,2727] [] [] [((0,0),(1,0))] [] none
DISCARD 2723 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2724 [(1,0),(0,0)] D [2722] [] [] [] [((0,0),(1,0))] [2724,2725,2726,2727] CONDITIONAL_S
Y_MEAS 2725 [(1,0)] HALF_D_PLUS_2 [2722] [] [] [] [] [2724,2725,2726,2727] CONDITIONAL_S
IDLE 2726 [(0,0)] HALF_D_PLUS_2 [2722] [] [] [] [] [2724,2725,2726,2727] CONDITIONAL_S
DISCARD 2727 [(1,0)] 0 [2722] [] [] [] [] [2724,2725,2726,2727] CONDITIONAL_S
IDLE 2728 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 2729 [(0,1)] D [] [] [] [] [] [] none
MERGE 2730 [(0,1),(0,0)] D [] [2732,2733,2734,2735] [] [] [((0,0),(0,1))] [] none
DISCARD 2731 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2732 [(0,1),(0,0)] D [2730] [] [] [] [((0,0),(0,1))] [2732,2733,2734,2735] CONDITIONAL_S
Y_MEAS 2733 [(0,1)] HALF_D_PLUS_2 [2730] [] [] [] [] [2732,2733,2734,2735] CONDITIONAL_S
IDLE 2734 [(0,0)] HALF_D_PLUS_2 [2730] [] [] [] [] [2732,2733,2734,2735] CONDITIONAL_S
DISCARD 2735 [(0,1)] 0 [2730] [] [] [] [] [2732,2733,2734,2735] CONDITIONAL_S
IDLE 2736 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 2737 [(1,0)] D [] [] [] [] [] [] none
MERGE 2738 [(1,0),(0,0)] D [] [2740,2741,2742,2743] [] [] [((0,0),(1,0))] [] none
DISCARD 2739 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2740 [(1,0),(0,0)] D [2738] [] [] [] [((0,0),(1,0))] [2740,2741,2742,2743] CONDITIONAL_S
Y_MEAS 2741 [(1,0)] HALF_D_PLUS_2 [2738] [] [] [] [] [2740,2741,2742,2743] CONDITIONAL_S
IDLE 2742 [(0,0)] HALF_D_PLUS_2 [2738] [] [] [] [] [2740,2741,2742,2743] CONDITIONAL_S
DISCARD 2743 [(1,0)] 0 [2738] [] [] [] [] [2740,2741,2742,2743] CONDITIONAL_S
IDLE 2744 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 2745 [(0,1)] D [] [] [] [] [] [] none
MERGE 2746 [(0,1),(0,0)] D [] [2748,2749,2750,2751] [] [] [((0,0),(0,1))] [] none
DISCARD 2747 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2748 [(0,1),(0,0)] D [2746] [] [] [] [((0,0),(0,1))] [2748,2749,2750,2751] CONDITIONAL_S
Y_MEAS 2749 [(0,1)] HALF_D_PLUS_2 [2746] [] [] [] [] [2748,2749,2750,2751] CONDITIONAL_S
IDLE 2750 [(0,0)] HALF_D_PLUS_2 [2746] [] [] [] [] [2748,2749,2750,2751] CONDITIONAL_S
DISCARD 2751 [(0,1)] 0 [2746] [] [] [] [] [2748,2749,2750,2751] CONDITIONAL_S
IDLE 2752 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 2753 [(1,0)] D [] [] [] [] [] [] none
MERGE 2754 [(1,0),(0,0)] D [] [2756,2757,2758,2759] [] [] [((0,0),(1,0))] [] none
DISCARD 2755 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2756 [(1,0),(0,0)] D [2754] [] [] [] [((0,0),(1,0))] [2756,2757,2758,2759] CONDITIONAL_S
Y_MEAS 2757 [(1,0)] HALF_D_PLUS_2 [2754] [] [] [] [] [2756,2757,2758,2759] CONDITIONAL_S
IDLE 2758 [(0,0)] HALF_D_PLUS_2 [2754] [] [] [] [] [2756,2757,2758,2759] CONDITIONAL_S
DISCARD 2759 [(1,0)] 0 [2754] [] [] [] [] [2756,2757,2758,2759] CONDITIONAL_S
IDLE 2760 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 2761 [(0,1)] D [] [] [] [] [] [] none
MERGE 2762 [(0,1),(0,0)] D [] [2764,2765,2766,2767] [] [] [((0,0),(0,1))] [] none
DISCARD 2763 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2764 [(0,1),(0,0)] D [2762] [] [] [] [((0,0),(0,1))] [2764,2765,2766,2767] CONDITIONAL_S
Y_MEAS 2765 [(0,1)] HALF_D_PLUS_2 [2762] [] [] [] [] [2764,2765,2766,2767] CONDITIONAL_S
IDLE 2766 [(0,0)] HALF_D_PLUS_2 [2762] [] [] [] [] [2764,2765,2766,2767] CONDITIONAL_S
DISCARD 2767 [(0,1)] 0 [2762] [] [] [] [] [2764,2765,2766,2767] CONDITIONAL_S
IDLE 2768 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 2769 [(1,0)] D [] [] [] [] [] [] none
MERGE 2770 [(1,0),(0,0)] D [] [2772,2773,2774,2775] [] [] [((0,0),(1,0))] [] none
DISCARD 2771 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2772 [(1,0),(0,0)] D [2770] [] [] [] [((0,0),(1,0))] [2772,2773,2774,2775] CONDITIONAL_S
Y_MEAS 2773 [(1,0)] HALF_D_PLUS_2 [2770] [] [] [] [] [2772,2773,2774,2775] CONDITIONAL_S
IDLE 2774 [(0,0)] HALF_D_PLUS_2 [2770] [] [] [] [] [2772,2773,2774,2775] CONDITIONAL_S
DISCARD 2775 [(1,0)] 0 [2770] [] [] [] [] [2772,2773,2774,2775] CONDITIONAL_S
IDLE 2776 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 2777 [(0,1)] D [] [] [] [] [] [] none
MERGE 2778 [(0,1),(0,0)] D [] [2780,2781,2782,2783] [] [] [((0,0),(0,1))] [] none
DISCARD 2779 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2780 [(0,1),(0,0)] D [2778] [] [] [] [((0,0),(0,1))] [2780,2781,2782,2783] CONDITIONAL_S
Y_MEAS 2781 [(0,1)] HALF_D_PLUS_2 [2778] [] [] [] [] [2780,2781,2782,2783] CONDITIONAL_S
IDLE 2782 [(0,0)] HALF_D_PLUS_2 [2778] [] [] [] [] [2780,2781,2782,2783] CONDITIONAL_S
DISCARD 2783 [(0,1)] 0 [2778] [] [] [] [] [2780,2781,2782,2783] CONDITIONAL_S
IDLE 2784 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 2785 [(1,0)] D [] [] [] [] [] [] none
MERGE 2786 [(1,0),(0,0)] D [] [2788,2789,2790,2791] [] [] [((0,0),(1,0))] [] none
DISCARD 2787 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2788 [(1,0),(0,0)] D [2786] [] [] [] [((0,0),(1,0))] [2788,2789,2790,2791] CONDITIONAL_S
Y_MEAS 2789 [(1,0)] HALF_D_PLUS_2 [2786] [] [] [] [] [2788,2789,2790,2791] CONDITIONAL_S
IDLE 2790 [(0,0)] HALF_D_PLUS_2 [2786] [] [] [] [] [2788,2789,2790,2791] CONDITIONAL_S
DISCARD 2791 [(1,0)] 0 [2786] [] [] [] [] [2788,2789,2790,2791] CONDITIONAL_S
IDLE 2792 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 2793 [(0,1)] D [] [] [] [] [] [] none
MERGE 2794 [(0,1),(0,0)] D [] [2796,2797,2798,2799] [] [] [((0,0),(0,1))] [] none
DISCARD 2795 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2796 [(0,1),(0,0)] D [2794] [] [] [] [((0,0),(0,1))] [2796,2797,2798,2799] CONDITIONAL_S
Y_MEAS 2797 [(0,1)] HALF_D_PLUS_2 [2794] [] [] [] [] [2796,2797,2798,2799] CONDITIONAL_S
IDLE 2798 [(0,0)] HALF_D_PLUS_2 [2794] [] [] [] [] [2796,2797,2798,2799] CONDITIONAL_S
DISCARD 2799 [(0,1)] 0 [2794] [] [] [] [] [2796,2797,2798,2799] CONDITIONAL_S
IDLE 2800 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 2801 [(1,0)] D [] [] [] [] [] [] none
MERGE 2802 [(1,0),(0,0)] D [] [2804,2805,2806,2807] [] [] [((0,0),(1,0))] [] none
DISCARD 2803 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2804 [(1,0),(0,0)] D [2802] [] [] [] [((0,0),(1,0))] [2804,2805,2806,2807] CONDITIONAL_S
Y_MEAS 2805 [(1,0)] HALF_D_PLUS_2 [2802] [] [] [] [] [2804,2805,2806,2807] CONDITIONAL_S
IDLE 2806 [(0,0)] HALF_D_PLUS_2 [2802] [] [] [] [] [2804,2805,2806,2807] CONDITIONAL_S
DISCARD 2807 [(1,0)] 0 [2802] [] [] [] [] [2804,2805,2806,2807] CONDITIONAL_S
IDLE 2808 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 2809 [(0,1)] D [] [] [] [] [] [] none
MERGE 2810 [(0,1),(0,0)] D [] [2812,2813,2814,2815] [] [] [((0,0),(0,1))] [] none
DISCARD 2811 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2812 [(0,1),(0,0)] D [2810] [] [] [] [((0,0),(0,1))] [2812,2813,2814,2815] CONDITIONAL_S
Y_MEAS 2813 [(0,1)] HALF_D_PLUS_2 [2810] [] [] [] [] [2812,2813,2814,2815] CONDITIONAL_S
IDLE 2814 [(0,0)] HALF_D_PLUS_2 [2810] [] [] [] [] [2812,2813,2814,2815] CONDITIONAL_S
DISCARD 2815 [(0,1)] 0 [2810] [] [] [] [] [2812,2813,2814,2815] CONDITIONAL_S
IDLE 2816 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 2817 [(1,0)] D [] [] [] [] [] [] none
MERGE 2818 [(1,0),(0,0)] D [] [2820,2821,2822,2823] [] [] [((0,0),(1,0))] [] none
DISCARD 2819 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2820 [(1,0),(0,0)] D [2818] [] [] [] [((0,0),(1,0))] [2820,2821,2822,2823] CONDITIONAL_S
Y_MEAS 2821 [(1,0)] HALF_D_PLUS_2 [2818] [] [] [] [] [2820,2821,2822,2823] CONDITIONAL_S
IDLE 2822 [(0,0)] HALF_D_PLUS_2 [2818] [] [] [] [] [2820,2821,2822,2823] CONDITIONAL_S
DISCARD 2823 [(1,0)] 0 [2818] [] [] [] [] [2820,2821,2822,2823] CONDITIONAL_S
IDLE 2824 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 2825 [(0,1)] D [] [] [] [] [] [] none
MERGE 2826 [(0,1),(0,0)] D [] [2828,2829,2830,2831] [] [] [((0,0),(0,1))] [] none
DISCARD 2827 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2828 [(0,1),(0,0)] D [2826] [] [] [] [((0,0),(0,1))] [2828,2829,2830,2831] CONDITIONAL_S
Y_MEAS 2829 [(0,1)] HALF_D_PLUS_2 [2826] [] [] [] [] [2828,2829,2830,2831] CONDITIONAL_S
IDLE 2830 [(0,0)] HALF_D_PLUS_2 [2826] [] [] [] [] [2828,2829,2830,2831] CONDITIONAL_S
DISCARD 2831 [(0,1)] 0 [2826] [] [] [] [] [2828,2829,2830,2831] CONDITIONAL_S
IDLE 2832 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 2833 [(1,0)] D [] [] [] [] [] [] none
MERGE 2834 [(1,0),(0,0)] D [] [2836,2837,2838,2839] [] [] [((0,0),(1,0))] [] none
DISCARD 2835 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2836 [(1,0),(0,0)] D [2834] [] [] [] [((0,0),(1,0))] [2836,2837,2838,2839] CONDITIONAL_S
Y_MEAS 2837 [(1,0)] HALF_D_PLUS_2 [2834] [] [] [] [] [2836,2837,2838,2839] CONDITIONAL_S
IDLE 2838 [(0,0)] HALF_D_PLUS_2 [2834] [] [] [] [] [2836,2837,2838,2839] CONDITIONAL_S
DISCARD 2839 [(1,0)] 0 [2834] [] [] [] [] [2836,2837,2838,2839] CONDITIONAL_S
IDLE 2840 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 2841 [(0,1)] D [] [] [] [] [] [] none
MERGE 2842 [(0,1),(0,0)] D [] [2844,2845,2846,2847] [] [] [((0,0),(0,1))] [] none
DISCARD 2843 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2844 [(0,1),(0,0)] D [2842] [] [] [] [((0,0),(0,1))] [2844,2845,2846,2847] CONDITIONAL_S
Y_MEAS 2845 [(0,1)] HALF_D_PLUS_2 [2842] [] [] [] [] [2844,2845,2846,2847] CONDITIONAL_S
IDLE 2846 [(0,0)] HALF_D_PLUS_2 [2842] [] [] [] [] [2844,2845,2846,2847] CONDITIONAL_S
DISCARD 2847 [(0,1)] 0 [2842] [] [] [] [] [2844,2845,2846,2847] CONDITIONAL_S
IDLE 2848 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 2849 [(1,0)] D [] [] [] [] [] [] none
MERGE 2850 [(1,0),(0,0)] D [] [2852,2853,2854,2855] [] [] [((0,0),(1,0))] [] none
DISCARD 2851 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2852 [(1,0),(0,0)] D [2850] [] [] [] [((0,0),(1,0))] [2852,2853,2854,2855] CONDITIONAL_S
Y_MEAS 2853 [(1,0)] HALF_D_PLUS_2 [2850] [] [] [] [] [2852,2853,2854,2855] CONDITIONAL_S
IDLE 2854 [(0,0)] HALF_D_PLUS_2 [2850] [] [] [] [] [2852,2853,2854,2855] CONDITIONAL_S
DISCARD 2855 [(1,0)] 0 [2850] [] [] [] [] [2852,2853,2854,2855] CONDITIONAL_S
IDLE 2856 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 2857 [(0,1)] D [] [] [] [] [] [] none
MERGE 2858 [(0,1),(0,0)] D [] [2860,2861,2862,2863] [] [] [((0,0),(0,1))] [] none
DISCARD 2859 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2860 [(0,1),(0,0)] D [2858] [] [] [] [((0,0),(0,1))] [2860,2861,2862,2863] CONDITIONAL_S
Y_MEAS 2861 [(0,1)] HALF_D_PLUS_2 [2858] [] [] [] [] [2860,2861,2862,2863] CONDITIONAL_S
IDLE 2862 [(0,0)] HALF_D_PLUS_2 [2858] [] [] [] [] [2860,2861,2862,2863] CONDITIONAL_S
DISCARD 2863 [(0,1)] 0 [2858] [] [] [] [] [2860,2861,2862,2863] CONDITIONAL_S
IDLE 2864 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 2865 [(1,0)] D [] [] [] [] [] [] none
MERGE 2866 [(1,0),(0,0)] D [] [2868,2869,2870,2871] [] [] [((0,0),(1,0))] [] none
DISCARD 2867 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2868 [(1,0),(0,0)] D [2866] [] [] [] [((0,0),(1,0))] [2868,2869,2870,2871] CONDITIONAL_S
Y_MEAS 2869 [(1,0)] HALF_D_PLUS_2 [2866] [] [] [] [] [2868,2869,2870,2871] CONDITIONAL_S
IDLE 2870 [(0,0)] HALF_D_PLUS_2 [2866] [] [] [] [] [2868,2869,2870,2871] CONDITIONAL_S
DISCARD 2871 [(1,0)] 0 [2866] [] [] [] [] [2868,2869,2870,2871] CONDITIONAL_S
IDLE 2872 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 2873 [(0,1)] D [] [] [] [] [] [] none
MERGE 2874 [(0,1),(0,0)] D [] [2876,2877,2878,2879] [] [] [((0,0),(0,1))] [] none
DISCARD 2875 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2876 [(0,1),(0,0)] D [2874] [] [] [] [((0,0),(0,1))] [2876,2877,2878,2879] CONDITIONAL_S
Y_MEAS 2877 [(0,1)] HALF_D_PLUS_2 [2874] [] [] [] [] [2876,2877,2878,2879] CONDITIONAL_S
IDLE 2878 [(0,0)] HALF_D_PLUS_2 [2874] [] [] [] [] [2876,2877,2878,2879] CONDITIONAL_S
DISCARD 2879 [(0,1)] 0 [2874] [] [] [] [] [2876,2877,2878,2879] CONDITIONAL_S
IDLE 2880 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 2881 [(1,0)] D [] [] [] [] [] [] none
MERGE 2882 [(1,0),(0,0)] D [] [2884,2885,2886,2887] [] [] [((0,0),(1,0))] [] none
DISCARD 2883 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2884 [(1,0),(0,0)] D [2882] [] [] [] [((0,0),(1,0))] [2884,2885,2886,2887] CONDITIONAL_S
Y_MEAS 2885 [(1,0)] HALF_D_PLUS_2 [2882] [] [] [] [] [2884,2885,2886,2887] CONDITIONAL_S
IDLE 2886 [(0,0)] HALF_D_PLUS_2 [2882] [] [] [] [] [2884,2885,2886,2887] CONDITIONAL_S
DISCARD 2887 [(1,0)] 0 [2882] [] [] [] [] [2884,2885,2886,2887] CONDITIONAL_S
IDLE 2888 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 2889 [(0,1)] D [] [] [] [] [] [] none
MERGE 2890 [(0,1),(0,0)] D [] [2892,2893,2894,2895] [] [] [((0,0),(0,1))] [] none
DISCARD 2891 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2892 [(0,1),(0,0)] D [2890] [] [] [] [((0,0),(0,1))] [2892,2893,2894,2895] CONDITIONAL_S
Y_MEAS 2893 [(0,1)] HALF_D_PLUS_2 [2890] [] [] [] [] [2892,2893,2894,2895] CONDITIONAL_S
IDLE 2894 [(0,0)] HALF_D_PLUS_2 [2890] [] [] [] [] [2892,2893,2894,2895] CONDITIONAL_S
DISCARD 2895 [(0,1)] 0 [2890] [] [] [] [] [2892,2893,2894,2895] CONDITIONAL_S
IDLE 2896 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 2897 [(1,0)] D [] [] [] [] [] [] none
MERGE 2898 [(1,0),(0,0)] D [] [2900,2901,2902,2903] [] [] [((0,0),(1,0))] [] none
DISCARD 2899 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2900 [(1,0),(0,0)] D [2898] [] [] [] [((0,0),(1,0))] [2900,2901,2902,2903] CONDITIONAL_S
Y_MEAS 2901 [(1,0)] HALF_D_PLUS_2 [2898] [] [] [] [] [2900,2901,2902,2903] CONDITIONAL_S
IDLE 2902 [(0,0)] HALF_D_PLUS_2 [2898] [] [] [] [] [2900,2901,2902,2903] CONDITIONAL_S
DISCARD 2903 [(1,0)] 0 [2898] [] [] [] [] [2900,2901,2902,2903] CONDITIONAL_S
IDLE 2904 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 2905 [(0,1)] D [] [] [] [] [] [] none
MERGE 2906 [(0,1),(0,0)] D [] [2908,2909,2910,2911] [] [] [((0,0),(0,1))] [] none
DISCARD 2907 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2908 [(0,1),(0,0)] D [2906] [] [] [] [((0,0),(0,1))] [2908,2909,2910,2911] CONDITIONAL_S
Y_MEAS 2909 [(0,1)] HALF_D_PLUS_2 [2906] [] [] [] [] [2908,2909,2910,2911] CONDITIONAL_S
IDLE 2910 [(0,0)] HALF_D_PLUS_2 [2906] [] [] [] [] [2908,2909,2910,2911] CONDITIONAL_S
DISCARD 2911 [(0,1)] 0 [2906] [] [] [] [] [2908,2909,2910,2911] CONDITIONAL_S
IDLE 2912 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2913 [(1,0)] D [] [] [] [] [] [] none
MERGE 2914 [(1,0),(0,0)] D [] [2916,2917,2918,2919] [] [] [((0,0),(1,0))] [] none
DISCARD 2915 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2916 [(1,0),(0,0)] D [2914] [] [] [] [((0,0),(1,0))] [2916,2917,2918,2919] CONDITIONAL_S
Y_MEAS 2917 [(1,0)] HALF_D_PLUS_2 [2914] [] [] [] [] [2916,2917,2918,2919] CONDITIONAL_S
IDLE 2918 [(0,0)] HALF_D_PLUS_2 [2914] [] [] [] [] [2916,2917,2918,2919] CONDITIONAL_S
DISCARD 2919 [(1,0)] 0 [2914] [] [] [] [] [2916,2917,2918,2919] CONDITIONAL_S
IDLE 2920 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 2921 [(0,1)] D [] [] [] [] [] [] none
MERGE 2922 [(0,1),(0,0)] D [] [2924,2925,2926,2927] [] [] [((0,0),(0,1))] [] none
DISCARD 2923 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2924 [(0,1),(0,0)] D [2922] [] [] [] [((0,0),(0,1))] [2924,2925,2926,2927] CONDITIONAL_S
Y_MEAS 2925 [(0,1)] HALF_D_PLUS_2 [2922] [] [] [] [] [2924,2925,2926,2927] CONDITIONAL_S
IDLE 2926 [(0,0)] HALF_D_PLUS_2 [2922] [] [] [] [] [2924,2925,2926,2927] CONDITIONAL_S
DISCARD 2927 [(0,1)] 0 [2922] [] [] [] [] [2924,2925,2926,2927] CONDITIONAL_S
IDLE 2928 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 2929 [(1,0)] D [] [] [] [] [] [] none
MERGE 2930 [(1,0),(0,0)] D [] [2932,2933,2934,2935] [] [] [((0,0),(1,0))] [] none
DISCARD 2931 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2932 [(1,0),(0,0)] D [2930] [] [] [] [((0,0),(1,0))] [2932,2933,2934,2935] CONDITIONAL_S
Y_MEAS 2933 [(1,0)] HALF_D_PLUS_2 [2930] [] [] [] [] [2932,2933,2934,2935] CONDITIONAL_S
IDLE 2934 [(0,0)] HALF_D_PLUS_2 [2930] [] [] [] [] [2932,2933,2934,2935] CONDITIONAL_S
DISCARD 2935 [(1,0)] 0 [2930] [] [] [] [] [2932,2933,2934,2935] CONDITIONAL_S
IDLE 2936 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 2937 [(0,1)] D [] [] [] [] [] [] none
MERGE 2938 [(0,1),(0,0)] D [] [2940,2941,2942,2943] [] [] [((0,0),(0,1))] [] none
DISCARD 2939 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2940 [(0,1),(0,0)] D [2938] [] [] [] [((0,0),(0,1))] [2940,2941,2942,2943] CONDITIONAL_S
Y_MEAS 2941 [(0,1)] HALF_D_PLUS_2 [2938] [] [] [] [] [2940,2941,2942,2943] CONDITIONAL_S
IDLE 2942 [(0,0)] HALF_D_PLUS_2 [2938] [] [] [] [] [2940,2941,2942,2943] CONDITIONAL_S
DISCARD 2943 [(0,1)] 0 [2938] [] [] [] [] [2940,2941,2942,2943] CONDITIONAL_S
IDLE 2944 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 2945 [(1,0)] D [] [] [] [] [] [] none
MERGE 2946 [(1,0),(0,0)] D [] [2948,2949,2950,2951] [] [] [((0,0),(1,0))] [] none
DISCARD 2947 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2948 [(1,0),(0,0)] D [2946] [] [] [] [((0,0),(1,0))] [2948,2949,2950,2951] CONDITIONAL_S
Y_MEAS 2949 [(1,0)] HALF_D_PLUS_2 [2946] [] [] [] [] [2948,2949,2950,2951] CONDITIONAL_S
IDLE 2950 [(0,0)] HALF_D_PLUS_2 [2946] [] [] [] [] [2948,2949,2950,2951] CONDITIONAL_S
DISCARD 2951 [(1,0)] 0 [2946] [] [] [] [] [2948,2949,2950,2951] CONDITIONAL_S
IDLE 2952 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 2953 [(0,1)] D [] [] [] [] [] [] none
MERGE 2954 [(0,1),(0,0)] D [] [2956,2957,2958,2959] [] [] [((0,0),(0,1))] [] none
DISCARD 2955 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2956 [(0,1),(0,0)] D [2954] [] [] [] [((0,0),(0,1))] [2956,2957,2958,2959] CONDITIONAL_S
Y_MEAS 2957 [(0,1)] HALF_D_PLUS_2 [2954] [] [] [] [] [2956,2957,2958,2959] CONDITIONAL_S
IDLE 2958 [(0,0)] HALF_D_PLUS_2 [2954] [] [] [] [] [2956,2957,2958,2959] CONDITIONAL_S
DISCARD 2959 [(0,1)] 0 [2954] [] [] [] [] [2956,2957,2958,2959] CONDITIONAL_S
IDLE 2960 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 2961 [(1,0)] D [] [] [] [] [] [] none
MERGE 2962 [(1,0),(0,0)] D [] [2964,2965,2966,2967] [] [] [((0,0),(1,0))] [] none
DISCARD 2963 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2964 [(1,0),(0,0)] D [2962] [] [] [] [((0,0),(1,0))] [2964,2965,2966,2967] CONDITIONAL_S
Y_MEAS 2965 [(1,0)] HALF_D_PLUS_2 [2962] [] [] [] [] [2964,2965,2966,2967] CONDITIONAL_S
IDLE 2966 [(0,0)] HALF_D_PLUS_2 [2962] [] [] [] [] [2964,2965,2966,2967] CONDITIONAL_S
DISCARD 2967 [(1,0)] 0 [2962] [] [] [] [] [2964,2965,2966,2967] CONDITIONAL_S
IDLE 2968 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 2969 [(0,1)] D [] [] [] [] [] [] none
MERGE 2970 [(0,1),(0,0)] D [] [2972,2973,2974,2975] [] [] [((0,0),(0,1))] [] none
DISCARD 2971 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2972 [(0,1),(0,0)] D [2970] [] [] [] [((0,0),(0,1))] [2972,2973,2974,2975] CONDITIONAL_S
Y_MEAS 2973 [(0,1)] HALF_D_PLUS_2 [2970] [] [] [] [] [2972,2973,2974,2975] CONDITIONAL_S
IDLE 2974 [(0,0)] HALF_D_PLUS_2 [2970] [] [] [] [] [2972,2973,2974,2975] CONDITIONAL_S
DISCARD 2975 [(0,1)] 0 [2970] [] [] [] [] [2972,2973,2974,2975] CONDITIONAL_S
IDLE 2976 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 2977 [(1,0)] D [] [] [] [] [] [] none
MERGE 2978 [(1,0),(0,0)] D [] [2980,2981,2982,2983] [] [] [((0,0),(1,0))] [] none
DISCARD 2979 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2980 [(1,0),(0,0)] D [2978] [] [] [] [((0,0),(1,0))] [2980,2981,2982,2983] CONDITIONAL_S
Y_MEAS 2981 [(1,0)] HALF_D_PLUS_2 [2978] [] [] [] [] [2980,2981,2982,2983] CONDITIONAL_S
IDLE 2982 [(0,0)] HALF_D_PLUS_2 [2978] [] [] [] [] [2980,2981,2982,2983] CONDITIONAL_S
DISCARD 2983 [(1,0)] 0 [2978] [] [] [] [] [2980,2981,2982,2983] CONDITIONAL_S
IDLE 2984 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 2985 [(0,1)] D [] [] [] [] [] [] none
MERGE 2986 [(0,1),(0,0)] D [] [2988,2989,2990,2991] [] [] [((0,0),(0,1))] [] none
DISCARD 2987 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2988 [(0,1),(0,0)] D [2986] [] [] [] [((0,0),(0,1))] [2988,2989,2990,2991] CONDITIONAL_S
Y_MEAS 2989 [(0,1)] HALF_D_PLUS_2 [2986] [] [] [] [] [2988,2989,2990,2991] CONDITIONAL_S
IDLE 2990 [(0,0)] HALF_D_PLUS_2 [2986] [] [] [] [] [2988,2989,2990,2991] CONDITIONAL_S
DISCARD 2991 [(0,1)] 0 [2986] [] [] [] [] [2988,2989,2990,2991] CONDITIONAL_S
IDLE 2992 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 2993 [(1,0)] D [] [] [] [] [] [] none
MERGE 2994 [(1,0),(0,0)] D [] [2996,2997,2998,2999] [] [] [((0,0),(1,0))] [] none
DISCARD 2995 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2996 [(1,0),(0,0)] D [2994] [] [] [] [((0,0),(1,0))] [2996,2997,2998,2999] CONDITIONAL_S
Y_MEAS 2997 [(1,0)] HALF_D_PLUS_2 [2994] [] [] [] [] [2996,2997,2998,2999] CONDITIONAL_S
IDLE 2998 [(0,0)] HALF_D_PLUS_2 [2994] [] [] [] [] [2996,2997,2998,2999] CONDITIONAL_S
DISCARD 2999 [(1,0)] 0 [2994] [] [] [] [] [2996,2997,2998,2999] CONDITIONAL_S
IDLE 3000 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 3001 [(0,1)] D [] [] [] [] [] [] none
MERGE 3002 [(0,1),(0,0)] D [] [3004,3005,3006,3007] [] [] [((0,0),(0,1))] [] none
DISCARD 3003 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3004 [(0,1),(0,0)] D [3002] [] [] [] [((0,0),(0,1))] [3004,3005,3006,3007] CONDITIONAL_S
Y_MEAS 3005 [(0,1)] HALF_D_PLUS_2 [3002] [] [] [] [] [3004,3005,3006,3007] CONDITIONAL_S
IDLE 3006 [(0,0)] HALF_D_PLUS_2 [3002] [] [] [] [] [3004,3005,3006,3007] CONDITIONAL_S
DISCARD 3007 [(0,1)] 0 [3002] [] [] [] [] [3004,3005,3006,3007] CONDITIONAL_S
IDLE 3008 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3009 [(1,0)] D [] [] [] [] [] [] none
MERGE 3010 [(1,0),(0,0)] D [] [3012,3013,3014,3015] [] [] [((0,0),(1,0))] [] none
DISCARD 3011 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3012 [(1,0),(0,0)] D [3010] [] [] [] [((0,0),(1,0))] [3012,3013,3014,3015] CONDITIONAL_S
Y_MEAS 3013 [(1,0)] HALF_D_PLUS_2 [3010] [] [] [] [] [3012,3013,3014,3015] CONDITIONAL_S
IDLE 3014 [(0,0)] HALF_D_PLUS_2 [3010] [] [] [] [] [3012,3013,3014,3015] CONDITIONAL_S
DISCARD 3015 [(1,0)] 0 [3010] [] [] [] [] [3012,3013,3014,3015] CONDITIONAL_S
IDLE 3016 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 3017 [(0,1)] D [] [] [] [] [] [] none
MERGE 3018 [(0,1),(0,0)] D [] [3020,3021,3022,3023] [] [] [((0,0),(0,1))] [] none
DISCARD 3019 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3020 [(0,1),(0,0)] D [3018] [] [] [] [((0,0),(0,1))] [3020,3021,3022,3023] CONDITIONAL_S
Y_MEAS 3021 [(0,1)] HALF_D_PLUS_2 [3018] [] [] [] [] [3020,3021,3022,3023] CONDITIONAL_S
IDLE 3022 [(0,0)] HALF_D_PLUS_2 [3018] [] [] [] [] [3020,3021,3022,3023] CONDITIONAL_S
DISCARD 3023 [(0,1)] 0 [3018] [] [] [] [] [3020,3021,3022,3023] CONDITIONAL_S
IDLE 3024 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 3025 [(1,0)] D [] [] [] [] [] [] none
MERGE 3026 [(1,0),(0,0)] D [] [3028,3029,3030,3031] [] [] [((0,0),(1,0))] [] none
DISCARD 3027 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3028 [(1,0),(0,0)] D [3026] [] [] [] [((0,0),(1,0))] [3028,3029,3030,3031] CONDITIONAL_S
Y_MEAS 3029 [(1,0)] HALF_D_PLUS_2 [3026] [] [] [] [] [3028,3029,3030,3031] CONDITIONAL_S
IDLE 3030 [(0,0)] HALF_D_PLUS_2 [3026] [] [] [] [] [3028,3029,3030,3031] CONDITIONAL_S
DISCARD 3031 [(1,0)] 0 [3026] [] [] [] [] [3028,3029,3030,3031] CONDITIONAL_S
IDLE 3032 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 3033 [(0,1)] D [] [] [] [] [] [] none
MERGE 3034 [(0,1),(0,0)] D [] [3036,3037,3038,3039] [] [] [((0,0),(0,1))] [] none
DISCARD 3035 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3036 [(0,1),(0,0)] D [3034] [] [] [] [((0,0),(0,1))] [3036,3037,3038,3039] CONDITIONAL_S
Y_MEAS 3037 [(0,1)] HALF_D_PLUS_2 [3034] [] [] [] [] [3036,3037,3038,3039] CONDITIONAL_S
IDLE 3038 [(0,0)] HALF_D_PLUS_2 [3034] [] [] [] [] [3036,3037,3038,3039] CONDITIONAL_S
DISCARD 3039 [(0,1)] 0 [3034] [] [] [] [] [3036,3037,3038,3039] CONDITIONAL_S
IDLE 3040 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 3041 [(1,0)] D [] [] [] [] [] [] none
MERGE 3042 [(1,0),(0,0)] D [] [3044,3045,3046,3047] [] [] [((0,0),(1,0))] [] none
DISCARD 3043 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3044 [(1,0),(0,0)] D [3042] [] [] [] [((0,0),(1,0))] [3044,3045,3046,3047] CONDITIONAL_S
Y_MEAS 3045 [(1,0)] HALF_D_PLUS_2 [3042] [] [] [] [] [3044,3045,3046,3047] CONDITIONAL_S
IDLE 3046 [(0,0)] HALF_D_PLUS_2 [3042] [] [] [] [] [3044,3045,3046,3047] CONDITIONAL_S
DISCARD 3047 [(1,0)] 0 [3042] [] [] [] [] [3044,3045,3046,3047] CONDITIONAL_S
IDLE 3048 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3049 [(0,1)] D [] [] [] [] [] [] none
MERGE 3050 [(0,1),(0,0)] D [] [3052,3053,3054,3055] [] [] [((0,0),(0,1))] [] none
DISCARD 3051 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3052 [(0,1),(0,0)] D [3050] [] [] [] [((0,0),(0,1))] [3052,3053,3054,3055] CONDITIONAL_S
Y_MEAS 3053 [(0,1)] HALF_D_PLUS_2 [3050] [] [] [] [] [3052,3053,3054,3055] CONDITIONAL_S
IDLE 3054 [(0,0)] HALF_D_PLUS_2 [3050] [] [] [] [] [3052,3053,3054,3055] CONDITIONAL_S
DISCARD 3055 [(0,1)] 0 [3050] [] [] [] [] [3052,3053,3054,3055] CONDITIONAL_S
IDLE 3056 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 3057 [(1,0)] D [] [] [] [] [] [] none
MERGE 3058 [(1,0),(0,0)] D [] [3060,3061,3062,3063] [] [] [((0,0),(1,0))] [] none
DISCARD 3059 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3060 [(1,0),(0,0)] D [3058] [] [] [] [((0,0),(1,0))] [3060,3061,3062,3063] CONDITIONAL_S
Y_MEAS 3061 [(1,0)] HALF_D_PLUS_2 [3058] [] [] [] [] [3060,3061,3062,3063] CONDITIONAL_S
IDLE 3062 [(0,0)] HALF_D_PLUS_2 [3058] [] [] [] [] [3060,3061,3062,3063] CONDITIONAL_S
DISCARD 3063 [(1,0)] 0 [3058] [] [] [] [] [3060,3061,3062,3063] CONDITIONAL_S
IDLE 3064 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 3065 [(0,1)] D [] [] [] [] [] [] none
MERGE 3066 [(0,1),(0,0)] D [] [3068,3069,3070,3071] [] [] [((0,0),(0,1))] [] none
DISCARD 3067 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3068 [(0,1),(0,0)] D [3066] [] [] [] [((0,0),(0,1))] [3068,3069,3070,3071] CONDITIONAL_S
Y_MEAS 3069 [(0,1)] HALF_D_PLUS_2 [3066] [] [] [] [] [3068,3069,3070,3071] CONDITIONAL_S
IDLE 3070 [(0,0)] HALF_D_PLUS_2 [3066] [] [] [] [] [3068,3069,3070,3071] CONDITIONAL_S
DISCARD 3071 [(0,1)] 0 [3066] [] [] [] [] [3068,3069,3070,3071] CONDITIONAL_S
IDLE 3072 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 3073 [(1,0)] D [] [] [] [] [] [] none
MERGE 3074 [(1,0),(0,0)] D [] [3076,3077,3078,3079] [] [] [((0,0),(1,0))] [] none
DISCARD 3075 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3076 [(1,0),(0,0)] D [3074] [] [] [] [((0,0),(1,0))] [3076,3077,3078,3079] CONDITIONAL_S
Y_MEAS 3077 [(1,0)] HALF_D_PLUS_2 [3074] [] [] [] [] [3076,3077,3078,3079] CONDITIONAL_S
IDLE 3078 [(0,0)] HALF_D_PLUS_2 [3074] [] [] [] [] [3076,3077,3078,3079] CONDITIONAL_S
DISCARD 3079 [(1,0)] 0 [3074] [] [] [] [] [3076,3077,3078,3079] CONDITIONAL_S
IDLE 3080 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 3081 [(0,1)] D [] [] [] [] [] [] none
MERGE 3082 [(0,1),(0,0)] D [] [3084,3085,3086,3087] [] [] [((0,0),(0,1))] [] none
DISCARD 3083 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3084 [(0,1),(0,0)] D [3082] [] [] [] [((0,0),(0,1))] [3084,3085,3086,3087] CONDITIONAL_S
Y_MEAS 3085 [(0,1)] HALF_D_PLUS_2 [3082] [] [] [] [] [3084,3085,3086,3087] CONDITIONAL_S
IDLE 3086 [(0,0)] HALF_D_PLUS_2 [3082] [] [] [] [] [3084,3085,3086,3087] CONDITIONAL_S
DISCARD 3087 [(0,1)] 0 [3082] [] [] [] [] [3084,3085,3086,3087] CONDITIONAL_S
IDLE 3088 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 3089 [(1,0)] D [] [] [] [] [] [] none
MERGE 3090 [(1,0),(0,0)] D [] [3092,3093,3094,3095] [] [] [((0,0),(1,0))] [] none
DISCARD 3091 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3092 [(1,0),(0,0)] D [3090] [] [] [] [((0,0),(1,0))] [3092,3093,3094,3095] CONDITIONAL_S
Y_MEAS 3093 [(1,0)] HALF_D_PLUS_2 [3090] [] [] [] [] [3092,3093,3094,3095] CONDITIONAL_S
IDLE 3094 [(0,0)] HALF_D_PLUS_2 [3090] [] [] [] [] [3092,3093,3094,3095] CONDITIONAL_S
DISCARD 3095 [(1,0)] 0 [3090] [] [] [] [] [3092,3093,3094,3095] CONDITIONAL_S
IDLE 3096 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 3097 [(0,1)] D [] [] [] [] [] [] none
MERGE 3098 [(0,1),(0,0)] D [] [3100,3101,3102,3103] [] [] [((0,0),(0,1))] [] none
DISCARD 3099 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3100 [(0,1),(0,0)] D [3098] [] [] [] [((0,0),(0,1))] [3100,3101,3102,3103] CONDITIONAL_S
Y_MEAS 3101 [(0,1)] HALF_D_PLUS_2 [3098] [] [] [] [] [3100,3101,3102,3103] CONDITIONAL_S
IDLE 3102 [(0,0)] HALF_D_PLUS_2 [3098] [] [] [] [] [3100,3101,3102,3103] CONDITIONAL_S
DISCARD 3103 [(0,1)] 0 [3098] [] [] [] [] [3100,3101,3102,3103] CONDITIONAL_S
IDLE 3104 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 3105 [(1,0)] D [] [] [] [] [] [] none
MERGE 3106 [(1,0),(0,0)] D [] [3108,3109,3110,3111] [] [] [((0,0),(1,0))] [] none
DISCARD 3107 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3108 [(1,0),(0,0)] D [3106] [] [] [] [((0,0),(1,0))] [3108,3109,3110,3111] CONDITIONAL_S
Y_MEAS 3109 [(1,0)] HALF_D_PLUS_2 [3106] [] [] [] [] [3108,3109,3110,3111] CONDITIONAL_S
IDLE 3110 [(0,0)] HALF_D_PLUS_2 [3106] [] [] [] [] [3108,3109,3110,3111] CONDITIONAL_S
DISCARD 3111 [(1,0)] 0 [3106] [] [] [] [] [3108,3109,3110,3111] CONDITIONAL_S
IDLE 3112 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 3113 [(0,1)] D [] [] [] [] [] [] none
MERGE 3114 [(0,1),(0,0)] D [] [3116,3117,3118,3119] [] [] [((0,0),(0,1))] [] none
DISCARD 3115 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3116 [(0,1),(0,0)] D [3114] [] [] [] [((0,0),(0,1))] [3116,3117,3118,3119] CONDITIONAL_S
Y_MEAS 3117 [(0,1)] HALF_D_PLUS_2 [3114] [] [] [] [] [3116,3117,3118,3119] CONDITIONAL_S
IDLE 3118 [(0,0)] HALF_D_PLUS_2 [3114] [] [] [] [] [3116,3117,3118,3119] CONDITIONAL_S
DISCARD 3119 [(0,1)] 0 [3114] [] [] [] [] [3116,3117,3118,3119] CONDITIONAL_S
IDLE 3120 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3121 [(1,0)] D [] [] [] [] [] [] none
MERGE 3122 [(1,0),(0,0)] D [] [3124,3125,3126,3127] [] [] [((0,0),(1,0))] [] none
DISCARD 3123 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3124 [(1,0),(0,0)] D [3122] [] [] [] [((0,0),(1,0))] [3124,3125,3126,3127] CONDITIONAL_S
Y_MEAS 3125 [(1,0)] HALF_D_PLUS_2 [3122] [] [] [] [] [3124,3125,3126,3127] CONDITIONAL_S
IDLE 3126 [(0,0)] HALF_D_PLUS_2 [3122] [] [] [] [] [3124,3125,3126,3127] CONDITIONAL_S
DISCARD 3127 [(1,0)] 0 [3122] [] [] [] [] [3124,3125,3126,3127] CONDITIONAL_S
IDLE 3128 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 3129 [(0,1)] D [] [] [] [] [] [] none
MERGE 3130 [(0,1),(0,0)] D [] [3132,3133,3134,3135] [] [] [((0,0),(0,1))] [] none
DISCARD 3131 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3132 [(0,1),(0,0)] D [3130] [] [] [] [((0,0),(0,1))] [3132,3133,3134,3135] CONDITIONAL_S
Y_MEAS 3133 [(0,1)] HALF_D_PLUS_2 [3130] [] [] [] [] [3132,3133,3134,3135] CONDITIONAL_S
IDLE 3134 [(0,0)] HALF_D_PLUS_2 [3130] [] [] [] [] [3132,3133,3134,3135] CONDITIONAL_S
DISCARD 3135 [(0,1)] 0 [3130] [] [] [] [] [3132,3133,3134,3135] CONDITIONAL_S
IDLE 3136 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 3137 [(1,0)] D [] [] [] [] [] [] none
MERGE 3138 [(1,0),(0,0)] D [] [3140,3141,3142,3143] [] [] [((0,0),(1,0))] [] none
DISCARD 3139 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3140 [(1,0),(0,0)] D [3138] [] [] [] [((0,0),(1,0))] [3140,3141,3142,3143] CONDITIONAL_S
Y_MEAS 3141 [(1,0)] HALF_D_PLUS_2 [3138] [] [] [] [] [3140,3141,3142,3143] CONDITIONAL_S
IDLE 3142 [(0,0)] HALF_D_PLUS_2 [3138] [] [] [] [] [3140,3141,3142,3143] CONDITIONAL_S
DISCARD 3143 [(1,0)] 0 [3138] [] [] [] [] [3140,3141,3142,3143] CONDITIONAL_S
IDLE 3144 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 3145 [(0,1)] D [] [] [] [] [] [] none
MERGE 3146 [(0,1),(0,0)] D [] [3148,3149,3150,3151] [] [] [((0,0),(0,1))] [] none
DISCARD 3147 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3148 [(0,1),(0,0)] D [3146] [] [] [] [((0,0),(0,1))] [3148,3149,3150,3151] CONDITIONAL_S
Y_MEAS 3149 [(0,1)] HALF_D_PLUS_2 [3146] [] [] [] [] [3148,3149,3150,3151] CONDITIONAL_S
IDLE 3150 [(0,0)] HALF_D_PLUS_2 [3146] [] [] [] [] [3148,3149,3150,3151] CONDITIONAL_S
DISCARD 3151 [(0,1)] 0 [3146] [] [] [] [] [3148,3149,3150,3151] CONDITIONAL_S
IDLE 3152 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 3153 [(1,0)] D [] [] [] [] [] [] none
MERGE 3154 [(1,0),(0,0)] D [] [3156,3157,3158,3159] [] [] [((0,0),(1,0))] [] none
DISCARD 3155 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3156 [(1,0),(0,0)] D [3154] [] [] [] [((0,0),(1,0))] [3156,3157,3158,3159] CONDITIONAL_S
Y_MEAS 3157 [(1,0)] HALF_D_PLUS_2 [3154] [] [] [] [] [3156,3157,3158,3159] CONDITIONAL_S
IDLE 3158 [(0,0)] HALF_D_PLUS_2 [3154] [] [] [] [] [3156,3157,3158,3159] CONDITIONAL_S
DISCARD 3159 [(1,0)] 0 [3154] [] [] [] [] [3156,3157,3158,3159] CONDITIONAL_S
IDLE 3160 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 3161 [(0,1)] D [] [] [] [] [] [] none
MERGE 3162 [(0,1),(0,0)] D [] [3164,3165,3166,3167] [] [] [((0,0),(0,1))] [] none
DISCARD 3163 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3164 [(0,1),(0,0)] D [3162] [] [] [] [((0,0),(0,1))] [3164,3165,3166,3167] CONDITIONAL_S
Y_MEAS 3165 [(0,1)] HALF_D_PLUS_2 [3162] [] [] [] [] [3164,3165,3166,3167] CONDITIONAL_S
IDLE 3166 [(0,0)] HALF_D_PLUS_2 [3162] [] [] [] [] [3164,3165,3166,3167] CONDITIONAL_S
DISCARD 3167 [(0,1)] 0 [3162] [] [] [] [] [3164,3165,3166,3167] CONDITIONAL_S
IDLE 3168 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 3169 [(1,0)] D [] [] [] [] [] [] none
MERGE 3170 [(1,0),(0,0)] D [] [3172,3173,3174,3175] [] [] [((0,0),(1,0))] [] none
DISCARD 3171 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3172 [(1,0),(0,0)] D [3170] [] [] [] [((0,0),(1,0))] [3172,3173,3174,3175] CONDITIONAL_S
Y_MEAS 3173 [(1,0)] HALF_D_PLUS_2 [3170] [] [] [] [] [3172,3173,3174,3175] CONDITIONAL_S
IDLE 3174 [(0,0)] HALF_D_PLUS_2 [3170] [] [] [] [] [3172,3173,3174,3175] CONDITIONAL_S
DISCARD 3175 [(1,0)] 0 [3170] [] [] [] [] [3172,3173,3174,3175] CONDITIONAL_S
IDLE 3176 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3177 [(0,1)] D [] [] [] [] [] [] none
MERGE 3178 [(0,1),(0,0)] D [] [3180,3181,3182,3183] [] [] [((0,0),(0,1))] [] none
DISCARD 3179 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3180 [(0,1),(0,0)] D [3178] [] [] [] [((0,0),(0,1))] [3180,3181,3182,3183] CONDITIONAL_S
Y_MEAS 3181 [(0,1)] HALF_D_PLUS_2 [3178] [] [] [] [] [3180,3181,3182,3183] CONDITIONAL_S
IDLE 3182 [(0,0)] HALF_D_PLUS_2 [3178] [] [] [] [] [3180,3181,3182,3183] CONDITIONAL_S
DISCARD 3183 [(0,1)] 0 [3178] [] [] [] [] [3180,3181,3182,3183] CONDITIONAL_S
IDLE 3184 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 3185 [(1,0)] D [] [] [] [] [] [] none
MERGE 3186 [(1,0),(0,0)] D [] [3188,3189,3190,3191] [] [] [((0,0),(1,0))] [] none
DISCARD 3187 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3188 [(1,0),(0,0)] D [3186] [] [] [] [((0,0),(1,0))] [3188,3189,3190,3191] CONDITIONAL_S
Y_MEAS 3189 [(1,0)] HALF_D_PLUS_2 [3186] [] [] [] [] [3188,3189,3190,3191] CONDITIONAL_S
IDLE 3190 [(0,0)] HALF_D_PLUS_2 [3186] [] [] [] [] [3188,3189,3190,3191] CONDITIONAL_S
DISCARD 3191 [(1,0)] 0 [3186] [] [] [] [] [3188,3189,3190,3191] CONDITIONAL_S
IDLE 3192 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 3193 [(0,1)] D [] [] [] [] [] [] none
MERGE 3194 [(0,1),(0,0)] D [] [3196,3197,3198,3199] [] [] [((0,0),(0,1))] [] none
DISCARD 3195 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3196 [(0,1),(0,0)] D [3194] [] [] [] [((0,0),(0,1))] [3196,3197,3198,3199] CONDITIONAL_S
Y_MEAS 3197 [(0,1)] HALF_D_PLUS_2 [3194] [] [] [] [] [3196,3197,3198,3199] CONDITIONAL_S
IDLE 3198 [(0,0)] HALF_D_PLUS_2 [3194] [] [] [] [] [3196,3197,3198,3199] CONDITIONAL_S
DISCARD 3199 [(0,1)] 0 [3194] [] [] [] [] [3196,3197,3198,3199] CONDITIONAL_S
IDLE 3200 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 3201 [(1,0)] D [] [] [] [] [] [] none
MERGE 3202 [(1,0),(0,0)] D [] [3204,3205,3206,3207] [] [] [((0,0),(1,0))] [] none
DISCARD 3203 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3204 [(1,0),(0,0)] D [3202] [] [] [] [((0,0),(1,0))] [3204,3205,3206,3207] CONDITIONAL_S
Y_MEAS 3205 [(1,0)] HALF_D_PLUS_2 [3202] [] [] [] [] [3204,3205,3206,3207] CONDITIONAL_S
IDLE 3206 [(0,0)] HALF_D_PLUS_2 [3202] [] [] [] [] [3204,3205,3206,3207] CONDITIONAL_S
DISCARD 3207 [(1,0)] 0 [3202] [] [] [] [] [3204,3205,3206,3207] CONDITIONAL_S
IDLE 3208 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 3209 [(0,1)] D [] [] [] [] [] [] none
MERGE 3210 [(0,1),(0,0)] D [] [3212,3213,3214,3215] [] [] [((0,0),(0,1))] [] none
DISCARD 3211 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3212 [(0,1),(0,0)] D [3210] [] [] [] [((0,0),(0,1))] [3212,3213,3214,3215] CONDITIONAL_S
Y_MEAS 3213 [(0,1)] HALF_D_PLUS_2 [3210] [] [] [] [] [3212,3213,3214,3215] CONDITIONAL_S
IDLE 3214 [(0,0)] HALF_D_PLUS_2 [3210] [] [] [] [] [3212,3213,3214,3215] CONDITIONAL_S
DISCARD 3215 [(0,1)] 0 [3210] [] [] [] [] [3212,3213,3214,3215] CONDITIONAL_S
IDLE 3216 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 3217 [(1,0)] D [] [] [] [] [] [] none
MERGE 3218 [(1,0),(0,0)] D [] [3220,3221,3222,3223] [] [] [((0,0),(1,0))] [] none
DISCARD 3219 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3220 [(1,0),(0,0)] D [3218] [] [] [] [((0,0),(1,0))] [3220,3221,3222,3223] CONDITIONAL_S
Y_MEAS 3221 [(1,0)] HALF_D_PLUS_2 [3218] [] [] [] [] [3220,3221,3222,3223] CONDITIONAL_S
IDLE 3222 [(0,0)] HALF_D_PLUS_2 [3218] [] [] [] [] [3220,3221,3222,3223] CONDITIONAL_S
DISCARD 3223 [(1,0)] 0 [3218] [] [] [] [] [3220,3221,3222,3223] CONDITIONAL_S
IDLE 3224 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 3225 [(0,1)] D [] [] [] [] [] [] none
MERGE 3226 [(0,1),(0,0)] D [] [3228,3229,3230,3231] [] [] [((0,0),(0,1))] [] none
DISCARD 3227 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3228 [(0,1),(0,0)] D [3226] [] [] [] [((0,0),(0,1))] [3228,3229,3230,3231] CONDITIONAL_S
Y_MEAS 3229 [(0,1)] HALF_D_PLUS_2 [3226] [] [] [] [] [3228,3229,3230,3231] CONDITIONAL_S
IDLE 3230 [(0,0)] HALF_D_PLUS_2 [3226] [] [] [] [] [3228,3229,3230,3231] CONDITIONAL_S
DISCARD 3231 [(0,1)] 0 [3226] [] [] [] [] [3228,3229,3230,3231] CONDITIONAL_S
IDLE 3232 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3233 [(1,0)] D [] [] [] [] [] [] none
MERGE 3234 [(1,0),(0,0)] D [] [3236,3237,3238,3239] [] [] [((0,0),(1,0))] [] none
DISCARD 3235 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3236 [(1,0),(0,0)] D [3234] [] [] [] [((0,0),(1,0))] [3236,3237,3238,3239] CONDITIONAL_S
Y_MEAS 3237 [(1,0)] HALF_D_PLUS_2 [3234] [] [] [] [] [3236,3237,3238,3239] CONDITIONAL_S
IDLE 3238 [(0,0)] HALF_D_PLUS_2 [3234] [] [] [] [] [3236,3237,3238,3239] CONDITIONAL_S
DISCARD 3239 [(1,0)] 0 [3234] [] [] [] [] [3236,3237,3238,3239] CONDITIONAL_S
IDLE 3240 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 3241 [(0,1)] D [] [] [] [] [] [] none
MERGE 3242 [(0,1),(0,0)] D [] [3244,3245,3246,3247] [] [] [((0,0),(0,1))] [] none
DISCARD 3243 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3244 [(0,1),(0,0)] D [3242] [] [] [] [((0,0),(0,1))] [3244,3245,3246,3247] CONDITIONAL_S
Y_MEAS 3245 [(0,1)] HALF_D_PLUS_2 [3242] [] [] [] [] [3244,3245,3246,3247] CONDITIONAL_S
IDLE 3246 [(0,0)] HALF_D_PLUS_2 [3242] [] [] [] [] [3244,3245,3246,3247] CONDITIONAL_S
DISCARD 3247 [(0,1)] 0 [3242] [] [] [] [] [3244,3245,3246,3247] CONDITIONAL_S
IDLE 3248 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 3249 [(1,0)] D [] [] [] [] [] [] none
MERGE 3250 [(1,0),(0,0)] D [] [3252,3253,3254,3255] [] [] [((0,0),(1,0))] [] none
DISCARD 3251 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3252 [(1,0),(0,0)] D [3250] [] [] [] [((0,0),(1,0))] [3252,3253,3254,3255] CONDITIONAL_S
Y_MEAS 3253 [(1,0)] HALF_D_PLUS_2 [3250] [] [] [] [] [3252,3253,3254,3255] CONDITIONAL_S
IDLE 3254 [(0,0)] HALF_D_PLUS_2 [3250] [] [] [] [] [3252,3253,3254,3255] CONDITIONAL_S
DISCARD 3255 [(1,0)] 0 [3250] [] [] [] [] [3252,3253,3254,3255] CONDITIONAL_S
IDLE 3256 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 3257 [(0,1)] D [] [] [] [] [] [] none
MERGE 3258 [(0,1),(0,0)] D [] [3260,3261,3262,3263] [] [] [((0,0),(0,1))] [] none
DISCARD 3259 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3260 [(0,1),(0,0)] D [3258] [] [] [] [((0,0),(0,1))] [3260,3261,3262,3263] CONDITIONAL_S
Y_MEAS 3261 [(0,1)] HALF_D_PLUS_2 [3258] [] [] [] [] [3260,3261,3262,3263] CONDITIONAL_S
IDLE 3262 [(0,0)] HALF_D_PLUS_2 [3258] [] [] [] [] [3260,3261,3262,3263] CONDITIONAL_S
DISCARD 3263 [(0,1)] 0 [3258] [] [] [] [] [3260,3261,3262,3263] CONDITIONAL_S
IDLE 3264 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 3265 [(1,0)] D [] [] [] [] [] [] none
MERGE 3266 [(1,0),(0,0)] D [] [3268,3269,3270,3271] [] [] [((0,0),(1,0))] [] none
DISCARD 3267 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3268 [(1,0),(0,0)] D [3266] [] [] [] [((0,0),(1,0))] [3268,3269,3270,3271] CONDITIONAL_S
Y_MEAS 3269 [(1,0)] HALF_D_PLUS_2 [3266] [] [] [] [] [3268,3269,3270,3271] CONDITIONAL_S
IDLE 3270 [(0,0)] HALF_D_PLUS_2 [3266] [] [] [] [] [3268,3269,3270,3271] CONDITIONAL_S
DISCARD 3271 [(1,0)] 0 [3266] [] [] [] [] [3268,3269,3270,3271] CONDITIONAL_S
IDLE 3272 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 3273 [(0,1)] D [] [] [] [] [] [] none
MERGE 3274 [(0,1),(0,0)] D [] [3276,3277,3278,3279] [] [] [((0,0),(0,1))] [] none
DISCARD 3275 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3276 [(0,1),(0,0)] D [3274] [] [] [] [((0,0),(0,1))] [3276,3277,3278,3279] CONDITIONAL_S
Y_MEAS 3277 [(0,1)] HALF_D_PLUS_2 [3274] [] [] [] [] [3276,3277,3278,3279] CONDITIONAL_S
IDLE 3278 [(0,0)] HALF_D_PLUS_2 [3274] [] [] [] [] [3276,3277,3278,3279] CONDITIONAL_S
DISCARD 3279 [(0,1)] 0 [3274] [] [] [] [] [3276,3277,3278,3279] CONDITIONAL_S
IDLE 3280 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 3281 [(1,0)] D [] [] [] [] [] [] none
MERGE 3282 [(1,0),(0,0)] D [] [3284,3285,3286,3287] [] [] [((0,0),(1,0))] [] none
DISCARD 3283 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3284 [(1,0),(0,0)] D [3282] [] [] [] [((0,0),(1,0))] [3284,3285,3286,3287] CONDITIONAL_S
Y_MEAS 3285 [(1,0)] HALF_D_PLUS_2 [3282] [] [] [] [] [3284,3285,3286,3287] CONDITIONAL_S
IDLE 3286 [(0,0)] HALF_D_PLUS_2 [3282] [] [] [] [] [3284,3285,3286,3287] CONDITIONAL_S
DISCARD 3287 [(1,0)] 0 [3282] [] [] [] [] [3284,3285,3286,3287] CONDITIONAL_S
IDLE 3288 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 3289 [(0,1)] D [] [] [] [] [] [] none
MERGE 3290 [(0,1),(0,0)] D [] [3292,3293,3294,3295] [] [] [((0,0),(0,1))] [] none
DISCARD 3291 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3292 [(0,1),(0,0)] D [3290] [] [] [] [((0,0),(0,1))] [3292,3293,3294,3295] CONDITIONAL_S
Y_MEAS 3293 [(0,1)] HALF_D_PLUS_2 [3290] [] [] [] [] [3292,3293,3294,3295] CONDITIONAL_S
IDLE 3294 [(0,0)] HALF_D_PLUS_2 [3290] [] [] [] [] [3292,3293,3294,3295] CONDITIONAL_S
DISCARD 3295 [(0,1)] 0 [3290] [] [] [] [] [3292,3293,3294,3295] CONDITIONAL_S
IDLE 3296 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 3297 [(1,0)] D [] [] [] [] [] [] none
MERGE 3298 [(1,0),(0,0)] D [] [3300,3301,3302,3303] [] [] [((0,0),(1,0))] [] none
DISCARD 3299 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3300 [(1,0),(0,0)] D [3298] [] [] [] [((0,0),(1,0))] [3300,3301,3302,3303] CONDITIONAL_S
Y_MEAS 3301 [(1,0)] HALF_D_PLUS_2 [3298] [] [] [] [] [3300,3301,3302,3303] CONDITIONAL_S
IDLE 3302 [(0,0)] HALF_D_PLUS_2 [3298] [] [] [] [] [3300,3301,3302,3303] CONDITIONAL_S
DISCARD 3303 [(1,0)] 0 [3298] [] [] [] [] [3300,3301,3302,3303] CONDITIONAL_S
IDLE 3304 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 3305 [(0,1)] D [] [] [] [] [] [] none
MERGE 3306 [(0,1),(0,0)] D [] [3308,3309,3310,3311] [] [] [((0,0),(0,1))] [] none
DISCARD 3307 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3308 [(0,1),(0,0)] D [3306] [] [] [] [((0,0),(0,1))] [3308,3309,3310,3311] CONDITIONAL_S
Y_MEAS 3309 [(0,1)] HALF_D_PLUS_2 [3306] [] [] [] [] [3308,3309,3310,3311] CONDITIONAL_S
IDLE 3310 [(0,0)] HALF_D_PLUS_2 [3306] [] [] [] [] [3308,3309,3310,3311] CONDITIONAL_S
DISCARD 3311 [(0,1)] 0 [3306] [] [] [] [] [3308,3309,3310,3311] CONDITIONAL_S
IDLE 3312 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 3313 [(1,0)] D [] [] [] [] [] [] none
MERGE 3314 [(1,0),(0,0)] D [] [3316,3317,3318,3319] [] [] [((0,0),(1,0))] [] none
DISCARD 3315 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3316 [(1,0),(0,0)] D [3314] [] [] [] [((0,0),(1,0))] [3316,3317,3318,3319] CONDITIONAL_S
Y_MEAS 3317 [(1,0)] HALF_D_PLUS_2 [3314] [] [] [] [] [3316,3317,3318,3319] CONDITIONAL_S
IDLE 3318 [(0,0)] HALF_D_PLUS_2 [3314] [] [] [] [] [3316,3317,3318,3319] CONDITIONAL_S
DISCARD 3319 [(1,0)] 0 [3314] [] [] [] [] [3316,3317,3318,3319] CONDITIONAL_S
IDLE 3320 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 3321 [(0,1)] D [] [] [] [] [] [] none
MERGE 3322 [(0,1),(0,0)] D [] [3324,3325,3326,3327] [] [] [((0,0),(0,1))] [] none
DISCARD 3323 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3324 [(0,1),(0,0)] D [3322] [] [] [] [((0,0),(0,1))] [3324,3325,3326,3327] CONDITIONAL_S
Y_MEAS 3325 [(0,1)] HALF_D_PLUS_2 [3322] [] [] [] [] [3324,3325,3326,3327] CONDITIONAL_S
IDLE 3326 [(0,0)] HALF_D_PLUS_2 [3322] [] [] [] [] [3324,3325,3326,3327] CONDITIONAL_S
DISCARD 3327 [(0,1)] 0 [3322] [] [] [] [] [3324,3325,3326,3327] CONDITIONAL_S
IDLE 3328 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 3329 [(1,0)] D [] [] [] [] [] [] none
MERGE 3330 [(1,0),(0,0)] D [] [3332,3333,3334,3335] [] [] [((0,0),(1,0))] [] none
DISCARD 3331 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3332 [(1,0),(0,0)] D [3330] [] [] [] [((0,0),(1,0))] [3332,3333,3334,3335] CONDITIONAL_S
Y_MEAS 3333 [(1,0)] HALF_D_PLUS_2 [3330] [] [] [] [] [3332,3333,3334,3335] CONDITIONAL_S
IDLE 3334 [(0,0)] HALF_D_PLUS_2 [3330] [] [] [] [] [3332,3333,3334,3335] CONDITIONAL_S
DISCARD 3335 [(1,0)] 0 [3330] [] [] [] [] [3332,3333,3334,3335] CONDITIONAL_S
IDLE 3336 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 3337 [(0,1)] D [] [] [] [] [] [] none
MERGE 3338 [(0,1),(0,0)] D [] [3340,3341,3342,3343] [] [] [((0,0),(0,1))] [] none
DISCARD 3339 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3340 [(0,1),(0,0)] D [3338] [] [] [] [((0,0),(0,1))] [3340,3341,3342,3343] CONDITIONAL_S
Y_MEAS 3341 [(0,1)] HALF_D_PLUS_2 [3338] [] [] [] [] [3340,3341,3342,3343] CONDITIONAL_S
IDLE 3342 [(0,0)] HALF_D_PLUS_2 [3338] [] [] [] [] [3340,3341,3342,3343] CONDITIONAL_S
DISCARD 3343 [(0,1)] 0 [3338] [] [] [] [] [3340,3341,3342,3343] CONDITIONAL_S
IDLE 3344 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 3345 [(1,0)] D [] [] [] [] [] [] none
MERGE 3346 [(1,0),(0,0)] D [] [3348,3349,3350,3351] [] [] [((0,0),(1,0))] [] none
DISCARD 3347 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3348 [(1,0),(0,0)] D [3346] [] [] [] [((0,0),(1,0))] [3348,3349,3350,3351] CONDITIONAL_S
Y_MEAS 3349 [(1,0)] HALF_D_PLUS_2 [3346] [] [] [] [] [3348,3349,3350,3351] CONDITIONAL_S
IDLE 3350 [(0,0)] HALF_D_PLUS_2 [3346] [] [] [] [] [3348,3349,3350,3351] CONDITIONAL_S
DISCARD 3351 [(1,0)] 0 [3346] [] [] [] [] [3348,3349,3350,3351] CONDITIONAL_S
IDLE 3352 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 3353 [(0,1)] D [] [] [] [] [] [] none
MERGE 3354 [(0,1),(0,0)] D [] [3356,3357,3358,3359] [] [] [((0,0),(0,1))] [] none
DISCARD 3355 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3356 [(0,1),(0,0)] D [3354] [] [] [] [((0,0),(0,1))] [3356,3357,3358,3359] CONDITIONAL_S
Y_MEAS 3357 [(0,1)] HALF_D_PLUS_2 [3354] [] [] [] [] [3356,3357,3358,3359] CONDITIONAL_S
IDLE 3358 [(0,0)] HALF_D_PLUS_2 [3354] [] [] [] [] [3356,3357,3358,3359] CONDITIONAL_S
DISCARD 3359 [(0,1)] 0 [3354] [] [] [] [] [3356,3357,3358,3359] CONDITIONAL_S
IDLE 3360 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 3361 [(1,0)] D [] [] [] [] [] [] none
MERGE 3362 [(1,0),(0,0)] D [] [3364,3365,3366,3367] [] [] [((0,0),(1,0))] [] none
DISCARD 3363 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3364 [(1,0),(0,0)] D [3362] [] [] [] [((0,0),(1,0))] [3364,3365,3366,3367] CONDITIONAL_S
Y_MEAS 3365 [(1,0)] HALF_D_PLUS_2 [3362] [] [] [] [] [3364,3365,3366,3367] CONDITIONAL_S
IDLE 3366 [(0,0)] HALF_D_PLUS_2 [3362] [] [] [] [] [3364,3365,3366,3367] CONDITIONAL_S
DISCARD 3367 [(1,0)] 0 [3362] [] [] [] [] [3364,3365,3366,3367] CONDITIONAL_S
IDLE 3368 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 3369 [(0,1)] D [] [] [] [] [] [] none
MERGE 3370 [(0,1),(0,0)] D [] [3372,3373,3374,3375] [] [] [((0,0),(0,1))] [] none
DISCARD 3371 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3372 [(0,1),(0,0)] D [3370] [] [] [] [((0,0),(0,1))] [3372,3373,3374,3375] CONDITIONAL_S
Y_MEAS 3373 [(0,1)] HALF_D_PLUS_2 [3370] [] [] [] [] [3372,3373,3374,3375] CONDITIONAL_S
IDLE 3374 [(0,0)] HALF_D_PLUS_2 [3370] [] [] [] [] [3372,3373,3374,3375] CONDITIONAL_S
DISCARD 3375 [(0,1)] 0 [3370] [] [] [] [] [3372,3373,3374,3375] CONDITIONAL_S
IDLE 3376 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 3377 [(1,0)] D [] [] [] [] [] [] none
MERGE 3378 [(1,0),(0,0)] D [] [3380,3381,3382,3383] [] [] [((0,0),(1,0))] [] none
DISCARD 3379 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3380 [(1,0),(0,0)] D [3378] [] [] [] [((0,0),(1,0))] [3380,3381,3382,3383] CONDITIONAL_S
Y_MEAS 3381 [(1,0)] HALF_D_PLUS_2 [3378] [] [] [] [] [3380,3381,3382,3383] CONDITIONAL_S
IDLE 3382 [(0,0)] HALF_D_PLUS_2 [3378] [] [] [] [] [3380,3381,3382,3383] CONDITIONAL_S
DISCARD 3383 [(1,0)] 0 [3378] [] [] [] [] [3380,3381,3382,3383] CONDITIONAL_S
IDLE 3384 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 3385 [(0,1)] D [] [] [] [] [] [] none
MERGE 3386 [(0,1),(0,0)] D [] [3388,3389,3390,3391] [] [] [((0,0),(0,1))] [] none
DISCARD 3387 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3388 [(0,1),(0,0)] D [3386] [] [] [] [((0,0),(0,1))] [3388,3389,3390,3391] CONDITIONAL_S
Y_MEAS 3389 [(0,1)] HALF_D_PLUS_2 [3386] [] [] [] [] [3388,3389,3390,3391] CONDITIONAL_S
IDLE 3390 [(0,0)] HALF_D_PLUS_2 [3386] [] [] [] [] [3388,3389,3390,3391] CONDITIONAL_S
DISCARD 3391 [(0,1)] 0 [3386] [] [] [] [] [3388,3389,3390,3391] CONDITIONAL_S
IDLE 3392 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 3393 [(1,0)] D [] [] [] [] [] [] none
MERGE 3394 [(1,0),(0,0)] D [] [3396,3397,3398,3399] [] [] [((0,0),(1,0))] [] none
DISCARD 3395 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3396 [(1,0),(0,0)] D [3394] [] [] [] [((0,0),(1,0))] [3396,3397,3398,3399] CONDITIONAL_S
Y_MEAS 3397 [(1,0)] HALF_D_PLUS_2 [3394] [] [] [] [] [3396,3397,3398,3399] CONDITIONAL_S
IDLE 3398 [(0,0)] HALF_D_PLUS_2 [3394] [] [] [] [] [3396,3397,3398,3399] CONDITIONAL_S
DISCARD 3399 [(1,0)] 0 [3394] [] [] [] [] [3396,3397,3398,3399] CONDITIONAL_S
IDLE 3400 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 3401 [(0,1)] D [] [] [] [] [] [] none
MERGE 3402 [(0,1),(0,0)] D [] [3404,3405,3406,3407] [] [] [((0,0),(0,1))] [] none
DISCARD 3403 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3404 [(0,1),(0,0)] D [3402] [] [] [] [((0,0),(0,1))] [3404,3405,3406,3407] CONDITIONAL_S
Y_MEAS 3405 [(0,1)] HALF_D_PLUS_2 [3402] [] [] [] [] [3404,3405,3406,3407] CONDITIONAL_S
IDLE 3406 [(0,0)] HALF_D_PLUS_2 [3402] [] [] [] [] [3404,3405,3406,3407] CONDITIONAL_S
DISCARD 3407 [(0,1)] 0 [3402] [] [] [] [] [3404,3405,3406,3407] CONDITIONAL_S
IDLE 3408 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 3409 [(1,0)] D [] [] [] [] [] [] none
MERGE 3410 [(1,0),(0,0)] D [] [3412,3413,3414,3415] [] [] [((0,0),(1,0))] [] none
DISCARD 3411 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3412 [(1,0),(0,0)] D [3410] [] [] [] [((0,0),(1,0))] [3412,3413,3414,3415] CONDITIONAL_S
Y_MEAS 3413 [(1,0)] HALF_D_PLUS_2 [3410] [] [] [] [] [3412,3413,3414,3415] CONDITIONAL_S
IDLE 3414 [(0,0)] HALF_D_PLUS_2 [3410] [] [] [] [] [3412,3413,3414,3415] CONDITIONAL_S
DISCARD 3415 [(1,0)] 0 [3410] [] [] [] [] [3412,3413,3414,3415] CONDITIONAL_S
IDLE 3416 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 3417 [(0,1)] D [] [] [] [] [] [] none
MERGE 3418 [(0,1),(0,0)] D [] [3420,3421,3422,3423] [] [] [((0,0),(0,1))] [] none
DISCARD 3419 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3420 [(0,1),(0,0)] D [3418] [] [] [] [((0,0),(0,1))] [3420,3421,3422,3423] CONDITIONAL_S
Y_MEAS 3421 [(0,1)] HALF_D_PLUS_2 [3418] [] [] [] [] [3420,3421,3422,3423] CONDITIONAL_S
IDLE 3422 [(0,0)] HALF_D_PLUS_2 [3418] [] [] [] [] [3420,3421,3422,3423] CONDITIONAL_S
DISCARD 3423 [(0,1)] 0 [3418] [] [] [] [] [3420,3421,3422,3423] CONDITIONAL_S
IDLE 3424 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3425 [(1,0)] D [] [] [] [] [] [] none
MERGE 3426 [(1,0),(0,0)] D [] [3428,3429,3430,3431] [] [] [((0,0),(1,0))] [] none
DISCARD 3427 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3428 [(1,0),(0,0)] D [3426] [] [] [] [((0,0),(1,0))] [3428,3429,3430,3431] CONDITIONAL_S
Y_MEAS 3429 [(1,0)] HALF_D_PLUS_2 [3426] [] [] [] [] [3428,3429,3430,3431] CONDITIONAL_S
IDLE 3430 [(0,0)] HALF_D_PLUS_2 [3426] [] [] [] [] [3428,3429,3430,3431] CONDITIONAL_S
DISCARD 3431 [(1,0)] 0 [3426] [] [] [] [] [3428,3429,3430,3431] CONDITIONAL_S
IDLE 3432 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 3433 [(0,1)] D [] [] [] [] [] [] none
MERGE 3434 [(0,1),(0,0)] D [] [3436,3437,3438,3439] [] [] [((0,0),(0,1))] [] none
DISCARD 3435 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3436 [(0,1),(0,0)] D [3434] [] [] [] [((0,0),(0,1))] [3436,3437,3438,3439] CONDITIONAL_S
Y_MEAS 3437 [(0,1)] HALF_D_PLUS_2 [3434] [] [] [] [] [3436,3437,3438,3439] CONDITIONAL_S
IDLE 3438 [(0,0)] HALF_D_PLUS_2 [3434] [] [] [] [] [3436,3437,3438,3439] CONDITIONAL_S
DISCARD 3439 [(0,1)] 0 [3434] [] [] [] [] [3436,3437,3438,3439] CONDITIONAL_S
IDLE 3440 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 3441 [(1,0)] D [] [] [] [] [] [] none
MERGE 3442 [(1,0),(0,0)] D [] [3444,3445,3446,3447] [] [] [((0,0),(1,0))] [] none
DISCARD 3443 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3444 [(1,0),(0,0)] D [3442] [] [] [] [((0,0),(1,0))] [3444,3445,3446,3447] CONDITIONAL_S
Y_MEAS 3445 [(1,0)] HALF_D_PLUS_2 [3442] [] [] [] [] [3444,3445,3446,3447] CONDITIONAL_S
IDLE 3446 [(0,0)] HALF_D_PLUS_2 [3442] [] [] [] [] [3444,3445,3446,3447] CONDITIONAL_S
DISCARD 3447 [(1,0)] 0 [3442] [] [] [] [] [3444,3445,3446,3447] CONDITIONAL_S
IDLE 3448 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 3449 [(0,1)] D [] [] [] [] [] [] none
MERGE 3450 [(0,1),(0,0)] D [] [3452,3453,3454,3455] [] [] [((0,0),(0,1))] [] none
DISCARD 3451 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3452 [(0,1),(0,0)] D [3450] [] [] [] [((0,0),(0,1))] [3452,3453,3454,3455] CONDITIONAL_S
Y_MEAS 3453 [(0,1)] HALF_D_PLUS_2 [3450] [] [] [] [] [3452,3453,3454,3455] CONDITIONAL_S
IDLE 3454 [(0,0)] HALF_D_PLUS_2 [3450] [] [] [] [] [3452,3453,3454,3455] CONDITIONAL_S
DISCARD 3455 [(0,1)] 0 [3450] [] [] [] [] [3452,3453,3454,3455] CONDITIONAL_S
IDLE 3456 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 3457 [(1,0)] D [] [] [] [] [] [] none
MERGE 3458 [(1,0),(0,0)] D [] [3460,3461,3462,3463] [] [] [((0,0),(1,0))] [] none
DISCARD 3459 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3460 [(1,0),(0,0)] D [3458] [] [] [] [((0,0),(1,0))] [3460,3461,3462,3463] CONDITIONAL_S
Y_MEAS 3461 [(1,0)] HALF_D_PLUS_2 [3458] [] [] [] [] [3460,3461,3462,3463] CONDITIONAL_S
IDLE 3462 [(0,0)] HALF_D_PLUS_2 [3458] [] [] [] [] [3460,3461,3462,3463] CONDITIONAL_S
DISCARD 3463 [(1,0)] 0 [3458] [] [] [] [] [3460,3461,3462,3463] CONDITIONAL_S
IDLE 3464 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 3465 [(0,1)] D [] [] [] [] [] [] none
MERGE 3466 [(0,1),(0,0)] D [] [3468,3469,3470,3471] [] [] [((0,0),(0,1))] [] none
DISCARD 3467 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3468 [(0,1),(0,0)] D [3466] [] [] [] [((0,0),(0,1))] [3468,3469,3470,3471] CONDITIONAL_S
Y_MEAS 3469 [(0,1)] HALF_D_PLUS_2 [3466] [] [] [] [] [3468,3469,3470,3471] CONDITIONAL_S
IDLE 3470 [(0,0)] HALF_D_PLUS_2 [3466] [] [] [] [] [3468,3469,3470,3471] CONDITIONAL_S
DISCARD 3471 [(0,1)] 0 [3466] [] [] [] [] [3468,3469,3470,3471] CONDITIONAL_S
IDLE 3472 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 3473 [(1,0)] D [] [] [] [] [] [] none
MERGE 3474 [(1,0),(0,0)] D [] [3476,3477,3478,3479] [] [] [((0,0),(1,0))] [] none
DISCARD 3475 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3476 [(1,0),(0,0)] D [3474] [] [] [] [((0,0),(1,0))] [3476,3477,3478,3479] CONDITIONAL_S
Y_MEAS 3477 [(1,0)] HALF_D_PLUS_2 [3474] [] [] [] [] [3476,3477,3478,3479] CONDITIONAL_S
IDLE 3478 [(0,0)] HALF_D_PLUS_2 [3474] [] [] [] [] [3476,3477,3478,3479] CONDITIONAL_S
DISCARD 3479 [(1,0)] 0 [3474] [] [] [] [] [3476,3477,3478,3479] CONDITIONAL_S
IDLE 3480 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 3481 [(0,1)] D [] [] [] [] [] [] none
MERGE 3482 [(0,1),(0,0)] D [] [3484,3485,3486,3487] [] [] [((0,0),(0,1))] [] none
DISCARD 3483 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3484 [(0,1),(0,0)] D [3482] [] [] [] [((0,0),(0,1))] [3484,3485,3486,3487] CONDITIONAL_S
Y_MEAS 3485 [(0,1)] HALF_D_PLUS_2 [3482] [] [] [] [] [3484,3485,3486,3487] CONDITIONAL_S
IDLE 3486 [(0,0)] HALF_D_PLUS_2 [3482] [] [] [] [] [3484,3485,3486,3487] CONDITIONAL_S
DISCARD 3487 [(0,1)] 0 [3482] [] [] [] [] [3484,3485,3486,3487] CONDITIONAL_S
IDLE 3488 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 3489 [(1,0)] D [] [] [] [] [] [] none
MERGE 3490 [(1,0),(0,0)] D [] [3492,3493,3494,3495] [] [] [((0,0),(1,0))] [] none
DISCARD 3491 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3492 [(1,0),(0,0)] D [3490] [] [] [] [((0,0),(1,0))] [3492,3493,3494,3495] CONDITIONAL_S
Y_MEAS 3493 [(1,0)] HALF_D_PLUS_2 [3490] [] [] [] [] [3492,3493,3494,3495] CONDITIONAL_S
IDLE 3494 [(0,0)] HALF_D_PLUS_2 [3490] [] [] [] [] [3492,3493,3494,3495] CONDITIONAL_S
DISCARD 3495 [(1,0)] 0 [3490] [] [] [] [] [3492,3493,3494,3495] CONDITIONAL_S
IDLE 3496 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 3497 [(0,1)] D [] [] [] [] [] [] none
MERGE 3498 [(0,1),(0,0)] D [] [3500,3501,3502,3503] [] [] [((0,0),(0,1))] [] none
DISCARD 3499 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3500 [(0,1),(0,0)] D [3498] [] [] [] [((0,0),(0,1))] [3500,3501,3502,3503] CONDITIONAL_S
Y_MEAS 3501 [(0,1)] HALF_D_PLUS_2 [3498] [] [] [] [] [3500,3501,3502,3503] CONDITIONAL_S
IDLE 3502 [(0,0)] HALF_D_PLUS_2 [3498] [] [] [] [] [3500,3501,3502,3503] CONDITIONAL_S
DISCARD 3503 [(0,1)] 0 [3498] [] [] [] [] [3500,3501,3502,3503] CONDITIONAL_S
IDLE 3504 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 3505 [(1,0)] D [] [] [] [] [] [] none
MERGE 3506 [(1,0),(0,0)] D [] [3508,3509,3510,3511] [] [] [((0,0),(1,0))] [] none
DISCARD 3507 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3508 [(1,0),(0,0)] D [3506] [] [] [] [((0,0),(1,0))] [3508,3509,3510,3511] CONDITIONAL_S
Y_MEAS 3509 [(1,0)] HALF_D_PLUS_2 [3506] [] [] [] [] [3508,3509,3510,3511] CONDITIONAL_S
IDLE 3510 [(0,0)] HALF_D_PLUS_2 [3506] [] [] [] [] [3508,3509,3510,3511] CONDITIONAL_S
DISCARD 3511 [(1,0)] 0 [3506] [] [] [] [] [3508,3509,3510,3511] CONDITIONAL_S
IDLE 3512 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 3513 [(0,1)] D [] [] [] [] [] [] none
MERGE 3514 [(0,1),(0,0)] D [] [3516,3517,3518,3519] [] [] [((0,0),(0,1))] [] none
DISCARD 3515 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3516 [(0,1),(0,0)] D [3514] [] [] [] [((0,0),(0,1))] [3516,3517,3518,3519] CONDITIONAL_S
Y_MEAS 3517 [(0,1)] HALF_D_PLUS_2 [3514] [] [] [] [] [3516,3517,3518,3519] CONDITIONAL_S
IDLE 3518 [(0,0)] HALF_D_PLUS_2 [3514] [] [] [] [] [3516,3517,3518,3519] CONDITIONAL_S
DISCARD 3519 [(0,1)] 0 [3514] [] [] [] [] [3516,3517,3518,3519] CONDITIONAL_S
IDLE 3520 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 3521 [(1,0)] D [] [] [] [] [] [] none
MERGE 3522 [(1,0),(0,0)] D [] [3524,3525,3526,3527] [] [] [((0,0),(1,0))] [] none
DISCARD 3523 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3524 [(1,0),(0,0)] D [3522] [] [] [] [((0,0),(1,0))] [3524,3525,3526,3527] CONDITIONAL_S
Y_MEAS 3525 [(1,0)] HALF_D_PLUS_2 [3522] [] [] [] [] [3524,3525,3526,3527] CONDITIONAL_S
IDLE 3526 [(0,0)] HALF_D_PLUS_2 [3522] [] [] [] [] [3524,3525,3526,3527] CONDITIONAL_S
DISCARD 3527 [(1,0)] 0 [3522] [] [] [] [] [3524,3525,3526,3527] CONDITIONAL_S
IDLE 3528 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3529 [(0,1)] D [] [] [] [] [] [] none
MERGE 3530 [(0,1),(0,0)] D [] [3532,3533,3534,3535] [] [] [((0,0),(0,1))] [] none
DISCARD 3531 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3532 [(0,1),(0,0)] D [3530] [] [] [] [((0,0),(0,1))] [3532,3533,3534,3535] CONDITIONAL_S
Y_MEAS 3533 [(0,1)] HALF_D_PLUS_2 [3530] [] [] [] [] [3532,3533,3534,3535] CONDITIONAL_S
IDLE 3534 [(0,0)] HALF_D_PLUS_2 [3530] [] [] [] [] [3532,3533,3534,3535] CONDITIONAL_S
DISCARD 3535 [(0,1)] 0 [3530] [] [] [] [] [3532,3533,3534,3535] CONDITIONAL_S
IDLE 3536 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 3537 [(1,0)] D [] [] [] [] [] [] none
MERGE 3538 [(1,0),(0,0)] D [] [3540,3541,3542,3543] [] [] [((0,0),(1,0))] [] none
DISCARD 3539 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3540 [(1,0),(0,0)] D [3538] [] [] [] [((0,0),(1,0))] [3540,3541,3542,3543] CONDITIONAL_S
Y_MEAS 3541 [(1,0)] HALF_D_PLUS_2 [3538] [] [] [] [] [3540,3541,3542,3543] CONDITIONAL_S
IDLE 3542 [(0,0)] HALF_D_PLUS_2 [3538] [] [] [] [] [3540,3541,3542,3543] CONDITIONAL_S
DISCARD 3543 [(1,0)] 0 [3538] [] [] [] [] [3540,3541,3542,3543] CONDITIONAL_S
IDLE 3544 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 3545 [(0,1)] D [] [] [] [] [] [] none
MERGE 3546 [(0,1),(0,0)] D [] [3548,3549,3550,3551] [] [] [((0,0),(0,1))] [] none
DISCARD 3547 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3548 [(0,1),(0,0)] D [3546] [] [] [] [((0,0),(0,1))] [3548,3549,3550,3551] CONDITIONAL_S
Y_MEAS 3549 [(0,1)] HALF_D_PLUS_2 [3546] [] [] [] [] [3548,3549,3550,3551] CONDITIONAL_S
IDLE 3550 [(0,0)] HALF_D_PLUS_2 [3546] [] [] [] [] [3548,3549,3550,3551] CONDITIONAL_S
DISCARD 3551 [(0,1)] 0 [3546] [] [] [] [] [3548,3549,3550,3551] CONDITIONAL_S
IDLE 3552 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 3553 [(1,0)] D [] [] [] [] [] [] none
MERGE 3554 [(1,0),(0,0)] D [] [3556,3557,3558,3559] [] [] [((0,0),(1,0))] [] none
DISCARD 3555 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3556 [(1,0),(0,0)] D [3554] [] [] [] [((0,0),(1,0))] [3556,3557,3558,3559] CONDITIONAL_S
Y_MEAS 3557 [(1,0)] HALF_D_PLUS_2 [3554] [] [] [] [] [3556,3557,3558,3559] CONDITIONAL_S
IDLE 3558 [(0,0)] HALF_D_PLUS_2 [3554] [] [] [] [] [3556,3557,3558,3559] CONDITIONAL_S
DISCARD 3559 [(1,0)] 0 [3554] [] [] [] [] [3556,3557,3558,3559] CONDITIONAL_S
IDLE 3560 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 3561 [(0,1)] D [] [] [] [] [] [] none
MERGE 3562 [(0,1),(0,0)] D [] [3564,3565,3566,3567] [] [] [((0,0),(0,1))] [] none
DISCARD 3563 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3564 [(0,1),(0,0)] D [3562] [] [] [] [((0,0),(0,1))] [3564,3565,3566,3567] CONDITIONAL_S
Y_MEAS 3565 [(0,1)] HALF_D_PLUS_2 [3562] [] [] [] [] [3564,3565,3566,3567] CONDITIONAL_S
IDLE 3566 [(0,0)] HALF_D_PLUS_2 [3562] [] [] [] [] [3564,3565,3566,3567] CONDITIONAL_S
DISCARD 3567 [(0,1)] 0 [3562] [] [] [] [] [3564,3565,3566,3567] CONDITIONAL_S
IDLE 3568 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 3569 [(1,0)] D [] [] [] [] [] [] none
MERGE 3570 [(1,0),(0,0)] D [] [3572,3573,3574,3575] [] [] [((0,0),(1,0))] [] none
DISCARD 3571 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3572 [(1,0),(0,0)] D [3570] [] [] [] [((0,0),(1,0))] [3572,3573,3574,3575] CONDITIONAL_S
Y_MEAS 3573 [(1,0)] HALF_D_PLUS_2 [3570] [] [] [] [] [3572,3573,3574,3575] CONDITIONAL_S
IDLE 3574 [(0,0)] HALF_D_PLUS_2 [3570] [] [] [] [] [3572,3573,3574,3575] CONDITIONAL_S
DISCARD 3575 [(1,0)] 0 [3570] [] [] [] [] [3572,3573,3574,3575] CONDITIONAL_S
IDLE 3576 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 3577 [(0,1)] D [] [] [] [] [] [] none
MERGE 3578 [(0,1),(0,0)] D [] [3580,3581,3582,3583] [] [] [((0,0),(0,1))] [] none
DISCARD 3579 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3580 [(0,1),(0,0)] D [3578] [] [] [] [((0,0),(0,1))] [3580,3581,3582,3583] CONDITIONAL_S
Y_MEAS 3581 [(0,1)] HALF_D_PLUS_2 [3578] [] [] [] [] [3580,3581,3582,3583] CONDITIONAL_S
IDLE 3582 [(0,0)] HALF_D_PLUS_2 [3578] [] [] [] [] [3580,3581,3582,3583] CONDITIONAL_S
DISCARD 3583 [(0,1)] 0 [3578] [] [] [] [] [3580,3581,3582,3583] CONDITIONAL_S
IDLE 3584 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 3585 [(1,0)] D [] [] [] [] [] [] none
MERGE 3586 [(1,0),(0,0)] D [] [3588,3589,3590,3591] [] [] [((0,0),(1,0))] [] none
DISCARD 3587 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3588 [(1,0),(0,0)] D [3586] [] [] [] [((0,0),(1,0))] [3588,3589,3590,3591] CONDITIONAL_S
Y_MEAS 3589 [(1,0)] HALF_D_PLUS_2 [3586] [] [] [] [] [3588,3589,3590,3591] CONDITIONAL_S
IDLE 3590 [(0,0)] HALF_D_PLUS_2 [3586] [] [] [] [] [3588,3589,3590,3591] CONDITIONAL_S
DISCARD 3591 [(1,0)] 0 [3586] [] [] [] [] [3588,3589,3590,3591] CONDITIONAL_S
IDLE 3592 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3593 [(0,1)] D [] [] [] [] [] [] none
MERGE 3594 [(0,1),(0,0)] D [] [3596,3597,3598,3599] [] [] [((0,0),(0,1))] [] none
DISCARD 3595 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3596 [(0,1),(0,0)] D [3594] [] [] [] [((0,0),(0,1))] [3596,3597,3598,3599] CONDITIONAL_S
Y_MEAS 3597 [(0,1)] HALF_D_PLUS_2 [3594] [] [] [] [] [3596,3597,3598,3599] CONDITIONAL_S
IDLE 3598 [(0,0)] HALF_D_PLUS_2 [3594] [] [] [] [] [3596,3597,3598,3599] CONDITIONAL_S
DISCARD 3599 [(0,1)] 0 [3594] [] [] [] [] [3596,3597,3598,3599] CONDITIONAL_S
IDLE 3600 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 3601 [(1,0)] D [] [] [] [] [] [] none
MERGE 3602 [(1,0),(0,0)] D [] [3604,3605,3606,3607] [] [] [((0,0),(1,0))] [] none
DISCARD 3603 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3604 [(1,0),(0,0)] D [3602] [] [] [] [((0,0),(1,0))] [3604,3605,3606,3607] CONDITIONAL_S
Y_MEAS 3605 [(1,0)] HALF_D_PLUS_2 [3602] [] [] [] [] [3604,3605,3606,3607] CONDITIONAL_S
IDLE 3606 [(0,0)] HALF_D_PLUS_2 [3602] [] [] [] [] [3604,3605,3606,3607] CONDITIONAL_S
DISCARD 3607 [(1,0)] 0 [3602] [] [] [] [] [3604,3605,3606,3607] CONDITIONAL_S
IDLE 3608 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 3609 [(0,1)] D [] [] [] [] [] [] none
MERGE 3610 [(0,1),(0,0)] D [] [3612,3613,3614,3615] [] [] [((0,0),(0,1))] [] none
DISCARD 3611 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3612 [(0,1),(0,0)] D [3610] [] [] [] [((0,0),(0,1))] [3612,3613,3614,3615] CONDITIONAL_S
Y_MEAS 3613 [(0,1)] HALF_D_PLUS_2 [3610] [] [] [] [] [3612,3613,3614,3615] CONDITIONAL_S
IDLE 3614 [(0,0)] HALF_D_PLUS_2 [3610] [] [] [] [] [3612,3613,3614,3615] CONDITIONAL_S
DISCARD 3615 [(0,1)] 0 [3610] [] [] [] [] [3612,3613,3614,3615] CONDITIONAL_S
IDLE 3616 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 3617 [(1,0)] D [] [] [] [] [] [] none
MERGE 3618 [(1,0),(0,0)] D [] [3620,3621,3622,3623] [] [] [((0,0),(1,0))] [] none
DISCARD 3619 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3620 [(1,0),(0,0)] D [3618] [] [] [] [((0,0),(1,0))] [3620,3621,3622,3623] CONDITIONAL_S
Y_MEAS 3621 [(1,0)] HALF_D_PLUS_2 [3618] [] [] [] [] [3620,3621,3622,3623] CONDITIONAL_S
IDLE 3622 [(0,0)] HALF_D_PLUS_2 [3618] [] [] [] [] [3620,3621,3622,3623] CONDITIONAL_S
DISCARD 3623 [(1,0)] 0 [3618] [] [] [] [] [3620,3621,3622,3623] CONDITIONAL_S
IDLE 3624 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 3625 [(0,1)] D [] [] [] [] [] [] none
MERGE 3626 [(0,1),(0,0)] D [] [3628,3629,3630,3631] [] [] [((0,0),(0,1))] [] none
DISCARD 3627 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3628 [(0,1),(0,0)] D [3626] [] [] [] [((0,0),(0,1))] [3628,3629,3630,3631] CONDITIONAL_S
Y_MEAS 3629 [(0,1)] HALF_D_PLUS_2 [3626] [] [] [] [] [3628,3629,3630,3631] CONDITIONAL_S
IDLE 3630 [(0,0)] HALF_D_PLUS_2 [3626] [] [] [] [] [3628,3629,3630,3631] CONDITIONAL_S
DISCARD 3631 [(0,1)] 0 [3626] [] [] [] [] [3628,3629,3630,3631] CONDITIONAL_S
IDLE 3632 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 3633 [(1,0)] D [] [] [] [] [] [] none
MERGE 3634 [(1,0),(0,0)] D [] [3636,3637,3638,3639] [] [] [((0,0),(1,0))] [] none
DISCARD 3635 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3636 [(1,0),(0,0)] D [3634] [] [] [] [((0,0),(1,0))] [3636,3637,3638,3639] CONDITIONAL_S
Y_MEAS 3637 [(1,0)] HALF_D_PLUS_2 [3634] [] [] [] [] [3636,3637,3638,3639] CONDITIONAL_S
IDLE 3638 [(0,0)] HALF_D_PLUS_2 [3634] [] [] [] [] [3636,3637,3638,3639] CONDITIONAL_S
DISCARD 3639 [(1,0)] 0 [3634] [] [] [] [] [3636,3637,3638,3639] CONDITIONAL_S
IDLE 3640 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 3641 [(0,1)] D [] [] [] [] [] [] none
MERGE 3642 [(0,1),(0,0)] D [] [3644,3645,3646,3647] [] [] [((0,0),(0,1))] [] none
DISCARD 3643 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3644 [(0,1),(0,0)] D [3642] [] [] [] [((0,0),(0,1))] [3644,3645,3646,3647] CONDITIONAL_S
Y_MEAS 3645 [(0,1)] HALF_D_PLUS_2 [3642] [] [] [] [] [3644,3645,3646,3647] CONDITIONAL_S
IDLE 3646 [(0,0)] HALF_D_PLUS_2 [3642] [] [] [] [] [3644,3645,3646,3647] CONDITIONAL_S
DISCARD 3647 [(0,1)] 0 [3642] [] [] [] [] [3644,3645,3646,3647] CONDITIONAL_S
IDLE 3648 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 3649 [(1,0)] D [] [] [] [] [] [] none
MERGE 3650 [(1,0),(0,0)] D [] [3652,3653,3654,3655] [] [] [((0,0),(1,0))] [] none
DISCARD 3651 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3652 [(1,0),(0,0)] D [3650] [] [] [] [((0,0),(1,0))] [3652,3653,3654,3655] CONDITIONAL_S
Y_MEAS 3653 [(1,0)] HALF_D_PLUS_2 [3650] [] [] [] [] [3652,3653,3654,3655] CONDITIONAL_S
IDLE 3654 [(0,0)] HALF_D_PLUS_2 [3650] [] [] [] [] [3652,3653,3654,3655] CONDITIONAL_S
DISCARD 3655 [(1,0)] 0 [3650] [] [] [] [] [3652,3653,3654,3655] CONDITIONAL_S
IDLE 3656 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 3657 [(0,1)] D [] [] [] [] [] [] none
MERGE 3658 [(0,1),(0,0)] D [] [3660,3661,3662,3663] [] [] [((0,0),(0,1))] [] none
DISCARD 3659 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3660 [(0,1),(0,0)] D [3658] [] [] [] [((0,0),(0,1))] [3660,3661,3662,3663] CONDITIONAL_S
Y_MEAS 3661 [(0,1)] HALF_D_PLUS_2 [3658] [] [] [] [] [3660,3661,3662,3663] CONDITIONAL_S
IDLE 3662 [(0,0)] HALF_D_PLUS_2 [3658] [] [] [] [] [3660,3661,3662,3663] CONDITIONAL_S
DISCARD 3663 [(0,1)] 0 [3658] [] [] [] [] [3660,3661,3662,3663] CONDITIONAL_S
IDLE 3664 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 3665 [(1,0)] D [] [] [] [] [] [] none
MERGE 3666 [(1,0),(0,0)] D [] [3668,3669,3670,3671] [] [] [((0,0),(1,0))] [] none
DISCARD 3667 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3668 [(1,0),(0,0)] D [3666] [] [] [] [((0,0),(1,0))] [3668,3669,3670,3671] CONDITIONAL_S
Y_MEAS 3669 [(1,0)] HALF_D_PLUS_2 [3666] [] [] [] [] [3668,3669,3670,3671] CONDITIONAL_S
IDLE 3670 [(0,0)] HALF_D_PLUS_2 [3666] [] [] [] [] [3668,3669,3670,3671] CONDITIONAL_S
DISCARD 3671 [(1,0)] 0 [3666] [] [] [] [] [3668,3669,3670,3671] CONDITIONAL_S
IDLE 3672 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 3673 [(0,1)] D [] [] [] [] [] [] none
MERGE 3674 [(0,1),(0,0)] D [] [3676,3677,3678,3679] [] [] [((0,0),(0,1))] [] none
DISCARD 3675 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3676 [(0,1),(0,0)] D [3674] [] [] [] [((0,0),(0,1))] [3676,3677,3678,3679] CONDITIONAL_S
Y_MEAS 3677 [(0,1)] HALF_D_PLUS_2 [3674] [] [] [] [] [3676,3677,3678,3679] CONDITIONAL_S
IDLE 3678 [(0,0)] HALF_D_PLUS_2 [3674] [] [] [] [] [3676,3677,3678,3679] CONDITIONAL_S
DISCARD 3679 [(0,1)] 0 [3674] [] [] [] [] [3676,3677,3678,3679] CONDITIONAL_S
IDLE 3680 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 3681 [(1,0)] D [] [] [] [] [] [] none
MERGE 3682 [(1,0),(0,0)] D [] [3684,3685,3686,3687] [] [] [((0,0),(1,0))] [] none
DISCARD 3683 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3684 [(1,0),(0,0)] D [3682] [] [] [] [((0,0),(1,0))] [3684,3685,3686,3687] CONDITIONAL_S
Y_MEAS 3685 [(1,0)] HALF_D_PLUS_2 [3682] [] [] [] [] [3684,3685,3686,3687] CONDITIONAL_S
IDLE 3686 [(0,0)] HALF_D_PLUS_2 [3682] [] [] [] [] [3684,3685,3686,3687] CONDITIONAL_S
DISCARD 3687 [(1,0)] 0 [3682] [] [] [] [] [3684,3685,3686,3687] CONDITIONAL_S
IDLE 3688 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 3689 [(0,1)] D [] [] [] [] [] [] none
MERGE 3690 [(0,1),(0,0)] D [] [3692,3693,3694,3695] [] [] [((0,0),(0,1))] [] none
DISCARD 3691 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3692 [(0,1),(0,0)] D [3690] [] [] [] [((0,0),(0,1))] [3692,3693,3694,3695] CONDITIONAL_S
Y_MEAS 3693 [(0,1)] HALF_D_PLUS_2 [3690] [] [] [] [] [3692,3693,3694,3695] CONDITIONAL_S
IDLE 3694 [(0,0)] HALF_D_PLUS_2 [3690] [] [] [] [] [3692,3693,3694,3695] CONDITIONAL_S
DISCARD 3695 [(0,1)] 0 [3690] [] [] [] [] [3692,3693,3694,3695] CONDITIONAL_S
IDLE 3696 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 3697 [(1,0)] D [] [] [] [] [] [] none
MERGE 3698 [(1,0),(0,0)] D [] [3700,3701,3702,3703] [] [] [((0,0),(1,0))] [] none
DISCARD 3699 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3700 [(1,0),(0,0)] D [3698] [] [] [] [((0,0),(1,0))] [3700,3701,3702,3703] CONDITIONAL_S
Y_MEAS 3701 [(1,0)] HALF_D_PLUS_2 [3698] [] [] [] [] [3700,3701,3702,3703] CONDITIONAL_S
IDLE 3702 [(0,0)] HALF_D_PLUS_2 [3698] [] [] [] [] [3700,3701,3702,3703] CONDITIONAL_S
DISCARD 3703 [(1,0)] 0 [3698] [] [] [] [] [3700,3701,3702,3703] CONDITIONAL_S
IDLE 3704 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 3705 [(0,1)] D [] [] [] [] [] [] none
MERGE 3706 [(0,1),(0,0)] D [] [3708,3709,3710,3711] [] [] [((0,0),(0,1))] [] none
DISCARD 3707 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3708 [(0,1),(0,0)] D [3706] [] [] [] [((0,0),(0,1))] [3708,3709,3710,3711] CONDITIONAL_S
Y_MEAS 3709 [(0,1)] HALF_D_PLUS_2 [3706] [] [] [] [] [3708,3709,3710,3711] CONDITIONAL_S
IDLE 3710 [(0,0)] HALF_D_PLUS_2 [3706] [] [] [] [] [3708,3709,3710,3711] CONDITIONAL_S
DISCARD 3711 [(0,1)] 0 [3706] [] [] [] [] [3708,3709,3710,3711] CONDITIONAL_S
IDLE 3712 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3713 [(1,0)] D [] [] [] [] [] [] none
MERGE 3714 [(1,0),(0,0)] D [] [3716,3717,3718,3719] [] [] [((0,0),(1,0))] [] none
DISCARD 3715 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3716 [(1,0),(0,0)] D [3714] [] [] [] [((0,0),(1,0))] [3716,3717,3718,3719] CONDITIONAL_S
Y_MEAS 3717 [(1,0)] HALF_D_PLUS_2 [3714] [] [] [] [] [3716,3717,3718,3719] CONDITIONAL_S
IDLE 3718 [(0,0)] HALF_D_PLUS_2 [3714] [] [] [] [] [3716,3717,3718,3719] CONDITIONAL_S
DISCARD 3719 [(1,0)] 0 [3714] [] [] [] [] [3716,3717,3718,3719] CONDITIONAL_S
IDLE 3720 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 3721 [(0,1)] D [] [] [] [] [] [] none
MERGE 3722 [(0,1),(0,0)] D [] [3724,3725,3726,3727] [] [] [((0,0),(0,1))] [] none
DISCARD 3723 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3724 [(0,1),(0,0)] D [3722] [] [] [] [((0,0),(0,1))] [3724,3725,3726,3727] CONDITIONAL_S
Y_MEAS 3725 [(0,1)] HALF_D_PLUS_2 [3722] [] [] [] [] [3724,3725,3726,3727] CONDITIONAL_S
IDLE 3726 [(0,0)] HALF_D_PLUS_2 [3722] [] [] [] [] [3724,3725,3726,3727] CONDITIONAL_S
DISCARD 3727 [(0,1)] 0 [3722] [] [] [] [] [3724,3725,3726,3727] CONDITIONAL_S
IDLE 3728 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3729 [(1,0)] D [] [] [] [] [] [] none
MERGE 3730 [(1,0),(0,0)] D [] [3732,3733,3734,3735] [] [] [((0,0),(1,0))] [] none
DISCARD 3731 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3732 [(1,0),(0,0)] D [3730] [] [] [] [((0,0),(1,0))] [3732,3733,3734,3735] CONDITIONAL_S
Y_MEAS 3733 [(1,0)] HALF_D_PLUS_2 [3730] [] [] [] [] [3732,3733,3734,3735] CONDITIONAL_S
IDLE 3734 [(0,0)] HALF_D_PLUS_2 [3730] [] [] [] [] [3732,3733,3734,3735] CONDITIONAL_S
DISCARD 3735 [(1,0)] 0 [3730] [] [] [] [] [3732,3733,3734,3735] CONDITIONAL_S
IDLE 3736 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 3737 [(0,1)] D [] [] [] [] [] [] none
MERGE 3738 [(0,1),(0,0)] D [] [3740,3741,3742,3743] [] [] [((0,0),(0,1))] [] none
DISCARD 3739 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3740 [(0,1),(0,0)] D [3738] [] [] [] [((0,0),(0,1))] [3740,3741,3742,3743] CONDITIONAL_S
Y_MEAS 3741 [(0,1)] HALF_D_PLUS_2 [3738] [] [] [] [] [3740,3741,3742,3743] CONDITIONAL_S
IDLE 3742 [(0,0)] HALF_D_PLUS_2 [3738] [] [] [] [] [3740,3741,3742,3743] CONDITIONAL_S
DISCARD 3743 [(0,1)] 0 [3738] [] [] [] [] [3740,3741,3742,3743] CONDITIONAL_S
IDLE 3744 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 3745 [(1,0)] D [] [] [] [] [] [] none
MERGE 3746 [(1,0),(0,0)] D [] [3748,3749,3750,3751] [] [] [((0,0),(1,0))] [] none
DISCARD 3747 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3748 [(1,0),(0,0)] D [3746] [] [] [] [((0,0),(1,0))] [3748,3749,3750,3751] CONDITIONAL_S
Y_MEAS 3749 [(1,0)] HALF_D_PLUS_2 [3746] [] [] [] [] [3748,3749,3750,3751] CONDITIONAL_S
IDLE 3750 [(0,0)] HALF_D_PLUS_2 [3746] [] [] [] [] [3748,3749,3750,3751] CONDITIONAL_S
DISCARD 3751 [(1,0)] 0 [3746] [] [] [] [] [3748,3749,3750,3751] CONDITIONAL_S
IDLE 3752 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 3753 [(0,1)] D [] [] [] [] [] [] none
MERGE 3754 [(0,1),(0,0)] D [] [3756,3757,3758,3759] [] [] [((0,0),(0,1))] [] none
DISCARD 3755 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3756 [(0,1),(0,0)] D [3754] [] [] [] [((0,0),(0,1))] [3756,3757,3758,3759] CONDITIONAL_S
Y_MEAS 3757 [(0,1)] HALF_D_PLUS_2 [3754] [] [] [] [] [3756,3757,3758,3759] CONDITIONAL_S
IDLE 3758 [(0,0)] HALF_D_PLUS_2 [3754] [] [] [] [] [3756,3757,3758,3759] CONDITIONAL_S
DISCARD 3759 [(0,1)] 0 [3754] [] [] [] [] [3756,3757,3758,3759] CONDITIONAL_S
IDLE 3760 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3761 [(1,0)] D [] [] [] [] [] [] none
MERGE 3762 [(1,0),(0,0)] D [] [3764,3765,3766,3767] [] [] [((0,0),(1,0))] [] none
DISCARD 3763 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3764 [(1,0),(0,0)] D [3762] [] [] [] [((0,0),(1,0))] [3764,3765,3766,3767] CONDITIONAL_S
Y_MEAS 3765 [(1,0)] HALF_D_PLUS_2 [3762] [] [] [] [] [3764,3765,3766,3767] CONDITIONAL_S
IDLE 3766 [(0,0)] HALF_D_PLUS_2 [3762] [] [] [] [] [3764,3765,3766,3767] CONDITIONAL_S
DISCARD 3767 [(1,0)] 0 [3762] [] [] [] [] [3764,3765,3766,3767] CONDITIONAL_S
IDLE 3768 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 3769 [(0,1)] D [] [] [] [] [] [] none
MERGE 3770 [(0,1),(0,0)] D [] [3772,3773,3774,3775] [] [] [((0,0),(0,1))] [] none
DISCARD 3771 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3772 [(0,1),(0,0)] D [3770] [] [] [] [((0,0),(0,1))] [3772,3773,3774,3775] CONDITIONAL_S
Y_MEAS 3773 [(0,1)] HALF_D_PLUS_2 [3770] [] [] [] [] [3772,3773,3774,3775] CONDITIONAL_S
IDLE 3774 [(0,0)] HALF_D_PLUS_2 [3770] [] [] [] [] [3772,3773,3774,3775] CONDITIONAL_S
DISCARD 3775 [(0,1)] 0 [3770] [] [] [] [] [3772,3773,3774,3775] CONDITIONAL_S
IDLE 3776 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3777 [(1,0)] D [] [] [] [] [] [] none
MERGE 3778 [(1,0),(0,0)] D [] [3780,3781,3782,3783] [] [] [((0,0),(1,0))] [] none
DISCARD 3779 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3780 [(1,0),(0,0)] D [3778] [] [] [] [((0,0),(1,0))] [3780,3781,3782,3783] CONDITIONAL_S
Y_MEAS 3781 [(1,0)] HALF_D_PLUS_2 [3778] [] [] [] [] [3780,3781,3782,3783] CONDITIONAL_S
IDLE 3782 [(0,0)] HALF_D_PLUS_2 [3778] [] [] [] [] [3780,3781,3782,3783] CONDITIONAL_S
DISCARD 3783 [(1,0)] 0 [3778] [] [] [] [] [3780,3781,3782,3783] CONDITIONAL_S
IDLE 3784 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 3785 [(0,1)] D [] [] [] [] [] [] none
MERGE 3786 [(0,1),(0,0)] D [] [3788,3789,3790,3791] [] [] [((0,0),(0,1))] [] none
DISCARD 3787 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3788 [(0,1),(0,0)] D [3786] [] [] [] [((0,0),(0,1))] [3788,3789,3790,3791] CONDITIONAL_S
Y_MEAS 3789 [(0,1)] HALF_D_PLUS_2 [3786] [] [] [] [] [3788,3789,3790,3791] CONDITIONAL_S
IDLE 3790 [(0,0)] HALF_D_PLUS_2 [3786] [] [] [] [] [3788,3789,3790,3791] CONDITIONAL_S
DISCARD 3791 [(0,1)] 0 [3786] [] [] [] [] [3788,3789,3790,3791] CONDITIONAL_S
IDLE 3792 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 3793 [(1,0)] D [] [] [] [] [] [] none
MERGE 3794 [(1,0),(0,0)] D [] [3796,3797,3798,3799] [] [] [((0,0),(1,0))] [] none
DISCARD 3795 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3796 [(1,0),(0,0)] D [3794] [] [] [] [((0,0),(1,0))] [3796,3797,3798,3799] CONDITIONAL_S
Y_MEAS 3797 [(1,0)] HALF_D_PLUS_2 [3794] [] [] [] [] [3796,3797,3798,3799] CONDITIONAL_S
IDLE 3798 [(0,0)] HALF_D_PLUS_2 [3794] [] [] [] [] [3796,3797,3798,3799] CONDITIONAL_S
DISCARD 3799 [(1,0)] 0 [3794] [] [] [] [] [3796,3797,3798,3799] CONDITIONAL_S
IDLE 3800 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 3801 [(0,1)] D [] [] [] [] [] [] none
MERGE 3802 [(0,1),(0,0)] D [] [3804,3805,3806,3807] [] [] [((0,0),(0,1))] [] none
DISCARD 3803 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3804 [(0,1),(0,0)] D [3802] [] [] [] [((0,0),(0,1))] [3804,3805,3806,3807] CONDITIONAL_S
Y_MEAS 3805 [(0,1)] HALF_D_PLUS_2 [3802] [] [] [] [] [3804,3805,3806,3807] CONDITIONAL_S
IDLE 3806 [(0,0)] HALF_D_PLUS_2 [3802] [] [] [] [] [3804,3805,3806,3807] CONDITIONAL_S
DISCARD 3807 [(0,1)] 0 [3802] [] [] [] [] [3804,3805,3806,3807] CONDITIONAL_S
IDLE 3808 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 3809 [(1,0)] D [] [] [] [] [] [] none
MERGE 3810 [(1,0),(0,0)] D [] [3812,3813,3814,3815] [] [] [((0,0),(1,0))] [] none
DISCARD 3811 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3812 [(1,0),(0,0)] D [3810] [] [] [] [((0,0),(1,0))] [3812,3813,3814,3815] CONDITIONAL_S
Y_MEAS 3813 [(1,0)] HALF_D_PLUS_2 [3810] [] [] [] [] [3812,3813,3814,3815] CONDITIONAL_S
IDLE 3814 [(0,0)] HALF_D_PLUS_2 [3810] [] [] [] [] [3812,3813,3814,3815] CONDITIONAL_S
DISCARD 3815 [(1,0)] 0 [3810] [] [] [] [] [3812,3813,3814,3815] CONDITIONAL_S
IDLE 3816 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 3817 [(0,1)] D [] [] [] [] [] [] none
MERGE 3818 [(0,1),(0,0)] D [] [3820,3821,3822,3823] [] [] [((0,0),(0,1))] [] none
DISCARD 3819 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3820 [(0,1),(0,0)] D [3818] [] [] [] [((0,0),(0,1))] [3820,3821,3822,3823] CONDITIONAL_S
Y_MEAS 3821 [(0,1)] HALF_D_PLUS_2 [3818] [] [] [] [] [3820,3821,3822,3823] CONDITIONAL_S
IDLE 3822 [(0,0)] HALF_D_PLUS_2 [3818] [] [] [] [] [3820,3821,3822,3823] CONDITIONAL_S
DISCARD 3823 [(0,1)] 0 [3818] [] [] [] [] [3820,3821,3822,3823] CONDITIONAL_S
IDLE 3824 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 3825 [(1,0)] D [] [] [] [] [] [] none
MERGE 3826 [(1,0),(0,0)] D [] [3828,3829,3830,3831] [] [] [((0,0),(1,0))] [] none
DISCARD 3827 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3828 [(1,0),(0,0)] D [3826] [] [] [] [((0,0),(1,0))] [3828,3829,3830,3831] CONDITIONAL_S
Y_MEAS 3829 [(1,0)] HALF_D_PLUS_2 [3826] [] [] [] [] [3828,3829,3830,3831] CONDITIONAL_S
IDLE 3830 [(0,0)] HALF_D_PLUS_2 [3826] [] [] [] [] [3828,3829,3830,3831] CONDITIONAL_S
DISCARD 3831 [(1,0)] 0 [3826] [] [] [] [] [3828,3829,3830,3831] CONDITIONAL_S
IDLE 3832 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 3833 [(0,1)] D [] [] [] [] [] [] none
MERGE 3834 [(0,1),(0,0)] D [] [3836,3837,3838,3839] [] [] [((0,0),(0,1))] [] none
DISCARD 3835 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3836 [(0,1),(0,0)] D [3834] [] [] [] [((0,0),(0,1))] [3836,3837,3838,3839] CONDITIONAL_S
Y_MEAS 3837 [(0,1)] HALF_D_PLUS_2 [3834] [] [] [] [] [3836,3837,3838,3839] CONDITIONAL_S
IDLE 3838 [(0,0)] HALF_D_PLUS_2 [3834] [] [] [] [] [3836,3837,3838,3839] CONDITIONAL_S
DISCARD 3839 [(0,1)] 0 [3834] [] [] [] [] [3836,3837,3838,3839] CONDITIONAL_S
IDLE 3840 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 3841 [(1,0)] D [] [] [] [] [] [] none
MERGE 3842 [(1,0),(0,0)] D [] [3844,3845,3846,3847] [] [] [((0,0),(1,0))] [] none
DISCARD 3843 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3844 [(1,0),(0,0)] D [3842] [] [] [] [((0,0),(1,0))] [3844,3845,3846,3847] CONDITIONAL_S
Y_MEAS 3845 [(1,0)] HALF_D_PLUS_2 [3842] [] [] [] [] [3844,3845,3846,3847] CONDITIONAL_S
IDLE 3846 [(0,0)] HALF_D_PLUS_2 [3842] [] [] [] [] [3844,3845,3846,3847] CONDITIONAL_S
DISCARD 3847 [(1,0)] 0 [3842] [] [] [] [] [3844,3845,3846,3847] CONDITIONAL_S
IDLE 3848 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 3849 [(0,1)] D [] [] [] [] [] [] none
MERGE 3850 [(0,1),(0,0)] D [] [3852,3853,3854,3855] [] [] [((0,0),(0,1))] [] none
DISCARD 3851 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3852 [(0,1),(0,0)] D [3850] [] [] [] [((0,0),(0,1))] [3852,3853,3854,3855] CONDITIONAL_S
Y_MEAS 3853 [(0,1)] HALF_D_PLUS_2 [3850] [] [] [] [] [3852,3853,3854,3855] CONDITIONAL_S
IDLE 3854 [(0,0)] HALF_D_PLUS_2 [3850] [] [] [] [] [3852,3853,3854,3855] CONDITIONAL_S
DISCARD 3855 [(0,1)] 0 [3850] [] [] [] [] [3852,3853,3854,3855] CONDITIONAL_S
IDLE 3856 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 3857 [(1,0)] D [] [] [] [] [] [] none
MERGE 3858 [(1,0),(0,0)] D [] [3860,3861,3862,3863] [] [] [((0,0),(1,0))] [] none
DISCARD 3859 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3860 [(1,0),(0,0)] D [3858] [] [] [] [((0,0),(1,0))] [3860,3861,3862,3863] CONDITIONAL_S
Y_MEAS 3861 [(1,0)] HALF_D_PLUS_2 [3858] [] [] [] [] [3860,3861,3862,3863] CONDITIONAL_S
IDLE 3862 [(0,0)] HALF_D_PLUS_2 [3858] [] [] [] [] [3860,3861,3862,3863] CONDITIONAL_S
DISCARD 3863 [(1,0)] 0 [3858] [] [] [] [] [3860,3861,3862,3863] CONDITIONAL_S
IDLE 3864 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 3865 [(0,1)] D [] [] [] [] [] [] none
MERGE 3866 [(0,1),(0,0)] D [] [3868,3869,3870,3871] [] [] [((0,0),(0,1))] [] none
DISCARD 3867 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3868 [(0,1),(0,0)] D [3866] [] [] [] [((0,0),(0,1))] [3868,3869,3870,3871] CONDITIONAL_S
Y_MEAS 3869 [(0,1)] HALF_D_PLUS_2 [3866] [] [] [] [] [3868,3869,3870,3871] CONDITIONAL_S
IDLE 3870 [(0,0)] HALF_D_PLUS_2 [3866] [] [] [] [] [3868,3869,3870,3871] CONDITIONAL_S
DISCARD 3871 [(0,1)] 0 [3866] [] [] [] [] [3868,3869,3870,3871] CONDITIONAL_S
IDLE 3872 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 3873 [(1,0)] D [] [] [] [] [] [] none
MERGE 3874 [(1,0),(0,0)] D [] [3876,3877,3878,3879] [] [] [((0,0),(1,0))] [] none
DISCARD 3875 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3876 [(1,0),(0,0)] D [3874] [] [] [] [((0,0),(1,0))] [3876,3877,3878,3879] CONDITIONAL_S
Y_MEAS 3877 [(1,0)] HALF_D_PLUS_2 [3874] [] [] [] [] [3876,3877,3878,3879] CONDITIONAL_S
IDLE 3878 [(0,0)] HALF_D_PLUS_2 [3874] [] [] [] [] [3876,3877,3878,3879] CONDITIONAL_S
DISCARD 3879 [(1,0)] 0 [3874] [] [] [] [] [3876,3877,3878,3879] CONDITIONAL_S
IDLE 3880 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 3881 [(0,1)] D [] [] [] [] [] [] none
MERGE 3882 [(0,1),(0,0)] D [] [3884,3885,3886,3887] [] [] [((0,0),(0,1))] [] none
DISCARD 3883 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3884 [(0,1),(0,0)] D [3882] [] [] [] [((0,0),(0,1))] [3884,3885,3886,3887] CONDITIONAL_S
Y_MEAS 3885 [(0,1)] HALF_D_PLUS_2 [3882] [] [] [] [] [3884,3885,3886,3887] CONDITIONAL_S
IDLE 3886 [(0,0)] HALF_D_PLUS_2 [3882] [] [] [] [] [3884,3885,3886,3887] CONDITIONAL_S
DISCARD 3887 [(0,1)] 0 [3882] [] [] [] [] [3884,3885,3886,3887] CONDITIONAL_S
IDLE 3888 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 3889 [(1,0)] D [] [] [] [] [] [] none
MERGE 3890 [(1,0),(0,0)] D [] [3892,3893,3894,3895] [] [] [((0,0),(1,0))] [] none
DISCARD 3891 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3892 [(1,0),(0,0)] D [3890] [] [] [] [((0,0),(1,0))] [3892,3893,3894,3895] CONDITIONAL_S
Y_MEAS 3893 [(1,0)] HALF_D_PLUS_2 [3890] [] [] [] [] [3892,3893,3894,3895] CONDITIONAL_S
IDLE 3894 [(0,0)] HALF_D_PLUS_2 [3890] [] [] [] [] [3892,3893,3894,3895] CONDITIONAL_S
DISCARD 3895 [(1,0)] 0 [3890] [] [] [] [] [3892,3893,3894,3895] CONDITIONAL_S
IDLE 3896 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 3897 [(0,1)] D [] [] [] [] [] [] none
MERGE 3898 [(0,1),(0,0)] D [] [3900,3901,3902,3903] [] [] [((0,0),(0,1))] [] none
DISCARD 3899 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3900 [(0,1),(0,0)] D [3898] [] [] [] [((0,0),(0,1))] [3900,3901,3902,3903] CONDITIONAL_S
Y_MEAS 3901 [(0,1)] HALF_D_PLUS_2 [3898] [] [] [] [] [3900,3901,3902,3903] CONDITIONAL_S
IDLE 3902 [(0,0)] HALF_D_PLUS_2 [3898] [] [] [] [] [3900,3901,3902,3903] CONDITIONAL_S
DISCARD 3903 [(0,1)] 0 [3898] [] [] [] [] [3900,3901,3902,3903] CONDITIONAL_S
IDLE 3904 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 3905 [(1,0)] D [] [] [] [] [] [] none
MERGE 3906 [(1,0),(0,0)] D [] [3908,3909,3910,3911] [] [] [((0,0),(1,0))] [] none
DISCARD 3907 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3908 [(1,0),(0,0)] D [3906] [] [] [] [((0,0),(1,0))] [3908,3909,3910,3911] CONDITIONAL_S
Y_MEAS 3909 [(1,0)] HALF_D_PLUS_2 [3906] [] [] [] [] [3908,3909,3910,3911] CONDITIONAL_S
IDLE 3910 [(0,0)] HALF_D_PLUS_2 [3906] [] [] [] [] [3908,3909,3910,3911] CONDITIONAL_S
DISCARD 3911 [(1,0)] 0 [3906] [] [] [] [] [3908,3909,3910,3911] CONDITIONAL_S
IDLE 3912 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 3913 [(0,1)] D [] [] [] [] [] [] none
MERGE 3914 [(0,1),(0,0)] D [] [3916,3917,3918,3919] [] [] [((0,0),(0,1))] [] none
DISCARD 3915 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3916 [(0,1),(0,0)] D [3914] [] [] [] [((0,0),(0,1))] [3916,3917,3918,3919] CONDITIONAL_S
Y_MEAS 3917 [(0,1)] HALF_D_PLUS_2 [3914] [] [] [] [] [3916,3917,3918,3919] CONDITIONAL_S
IDLE 3918 [(0,0)] HALF_D_PLUS_2 [3914] [] [] [] [] [3916,3917,3918,3919] CONDITIONAL_S
DISCARD 3919 [(0,1)] 0 [3914] [] [] [] [] [3916,3917,3918,3919] CONDITIONAL_S
IDLE 3920 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 3921 [(1,0)] D [] [] [] [] [] [] none
MERGE 3922 [(1,0),(0,0)] D [] [3924,3925,3926,3927] [] [] [((0,0),(1,0))] [] none
DISCARD 3923 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3924 [(1,0),(0,0)] D [3922] [] [] [] [((0,0),(1,0))] [3924,3925,3926,3927] CONDITIONAL_S
Y_MEAS 3925 [(1,0)] HALF_D_PLUS_2 [3922] [] [] [] [] [3924,3925,3926,3927] CONDITIONAL_S
IDLE 3926 [(0,0)] HALF_D_PLUS_2 [3922] [] [] [] [] [3924,3925,3926,3927] CONDITIONAL_S
DISCARD 3927 [(1,0)] 0 [3922] [] [] [] [] [3924,3925,3926,3927] CONDITIONAL_S
IDLE 3928 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 3929 [(0,1)] D [] [] [] [] [] [] none
MERGE 3930 [(0,1),(0,0)] D [] [3932,3933,3934,3935] [] [] [((0,0),(0,1))] [] none
DISCARD 3931 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3932 [(0,1),(0,0)] D [3930] [] [] [] [((0,0),(0,1))] [3932,3933,3934,3935] CONDITIONAL_S
Y_MEAS 3933 [(0,1)] HALF_D_PLUS_2 [3930] [] [] [] [] [3932,3933,3934,3935] CONDITIONAL_S
IDLE 3934 [(0,0)] HALF_D_PLUS_2 [3930] [] [] [] [] [3932,3933,3934,3935] CONDITIONAL_S
DISCARD 3935 [(0,1)] 0 [3930] [] [] [] [] [3932,3933,3934,3935] CONDITIONAL_S
INJECT_T 3936 [(1,0)] D [] [] [] [] [] [] none
MERGE 3937 [(1,0),(0,0)] D [] [3939,3940,3941,3942] [] [] [((0,0),(1,0))] [] none
DISCARD 3938 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3939 [(1,0),(0,0)] D [3937] [] [] [] [((0,0),(1,0))] [3939,3940,3941,3942] CONDITIONAL_S
Y_MEAS 3940 [(1,0)] HALF_D_PLUS_2 [3937] [] [] [] [] [3939,3940,3941,3942] CONDITIONAL_S
IDLE 3941 [(0,0)] HALF_D_PLUS_2 [3937] [] [] [] [] [3939,3940,3941,3942] CONDITIONAL_S
DISCARD 3942 [(1,0)] 0 [3937] [] [] [] [] [3939,3940,3941,3942] CONDITIONAL_S
IDLE 3943 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 3944 [(0,1)] D [] [] [] [] [] [] none
MERGE 3945 [(0,1),(0,0)] D [] [3947,3948,3949,3950] [] [] [((0,0),(0,1))] [] none
DISCARD 3946 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3947 [(0,1),(0,0)] D [3945] [] [] [] [((0,0),(0,1))] [3947,3948,3949,3950] CONDITIONAL_S
Y_MEAS 3948 [(0,1)] HALF_D_PLUS_2 [3945] [] [] [] [] [3947,3948,3949,3950] CONDITIONAL_S
IDLE 3949 [(0,0)] HALF_D_PLUS_2 [3945] [] [] [] [] [3947,3948,3949,3950] CONDITIONAL_S
DISCARD 3950 [(0,1)] 0 [3945] [] [] [] [] [3947,3948,3949,3950] CONDITIONAL_S
IDLE 3951 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 3952 [(1,0)] D [] [] [] [] [] [] none
MERGE 3953 [(1,0),(0,0)] D [] [3955,3956,3957,3958] [] [] [((0,0),(1,0))] [] none
DISCARD 3954 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3955 [(1,0),(0,0)] D [3953] [] [] [] [((0,0),(1,0))] [3955,3956,3957,3958] CONDITIONAL_S
Y_MEAS 3956 [(1,0)] HALF_D_PLUS_2 [3953] [] [] [] [] [3955,3956,3957,3958] CONDITIONAL_S
IDLE 3957 [(0,0)] HALF_D_PLUS_2 [3953] [] [] [] [] [3955,3956,3957,3958] CONDITIONAL_S
DISCARD 3958 [(1,0)] 0 [3953] [] [] [] [] [3955,3956,3957,3958] CONDITIONAL_S
IDLE 3959 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 3960 [(0,1)] D [] [] [] [] [] [] none
MERGE 3961 [(0,1),(0,0)] D [] [3963,3964,3965,3966] [] [] [((0,0),(0,1))] [] none
DISCARD 3962 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3963 [(0,1),(0,0)] D [3961] [] [] [] [((0,0),(0,1))] [3963,3964,3965,3966] CONDITIONAL_S
Y_MEAS 3964 [(0,1)] HALF_D_PLUS_2 [3961] [] [] [] [] [3963,3964,3965,3966] CONDITIONAL_S
IDLE 3965 [(0,0)] HALF_D_PLUS_2 [3961] [] [] [] [] [3963,3964,3965,3966] CONDITIONAL_S
DISCARD 3966 [(0,1)] 0 [3961] [] [] [] [] [3963,3964,3965,3966] CONDITIONAL_S
IDLE 3967 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 3968 [(1,0)] D [] [] [] [] [] [] none
MERGE 3969 [(1,0),(0,0)] D [] [3971,3972,3973,3974] [] [] [((0,0),(1,0))] [] none
DISCARD 3970 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3971 [(1,0),(0,0)] D [3969] [] [] [] [((0,0),(1,0))] [3971,3972,3973,3974] CONDITIONAL_S
Y_MEAS 3972 [(1,0)] HALF_D_PLUS_2 [3969] [] [] [] [] [3971,3972,3973,3974] CONDITIONAL_S
IDLE 3973 [(0,0)] HALF_D_PLUS_2 [3969] [] [] [] [] [3971,3972,3973,3974] CONDITIONAL_S
DISCARD 3974 [(1,0)] 0 [3969] [] [] [] [] [3971,3972,3973,3974] CONDITIONAL_S
IDLE 3975 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 3976 [(0,1)] D [] [] [] [] [] [] none
MERGE 3977 [(0,1),(0,0)] D [] [3979,3980,3981,3982] [] [] [((0,0),(0,1))] [] none
DISCARD 3978 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3979 [(0,1),(0,0)] D [3977] [] [] [] [((0,0),(0,1))] [3979,3980,3981,3982] CONDITIONAL_S
Y_MEAS 3980 [(0,1)] HALF_D_PLUS_2 [3977] [] [] [] [] [3979,3980,3981,3982] CONDITIONAL_S
IDLE 3981 [(0,0)] HALF_D_PLUS_2 [3977] [] [] [] [] [3979,3980,3981,3982] CONDITIONAL_S
DISCARD 3982 [(0,1)] 0 [3977] [] [] [] [] [3979,3980,3981,3982] CONDITIONAL_S
IDLE 3983 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 3984 [(1,0)] D [] [] [] [] [] [] none
MERGE 3985 [(1,0),(0,0)] D [] [3987,3988,3989,3990] [] [] [((0,0),(1,0))] [] none
DISCARD 3986 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3987 [(1,0),(0,0)] D [3985] [] [] [] [((0,0),(1,0))] [3987,3988,3989,3990] CONDITIONAL_S
Y_MEAS 3988 [(1,0)] HALF_D_PLUS_2 [3985] [] [] [] [] [3987,3988,3989,3990] CONDITIONAL_S
IDLE 3989 [(0,0)] HALF_D_PLUS_2 [3985] [] [] [] [] [3987,3988,3989,3990] CONDITIONAL_S
DISCARD 3990 [(1,0)] 0 [3985] [] [] [] [] [3987,3988,3989,3990] CONDITIONAL_S
IDLE 3991 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 3992 [(0,1)] D [] [] [] [] [] [] none
MERGE 3993 [(0,1),(0,0)] D [] [3995,3996,3997,3998] [] [] [((0,0),(0,1))] [] none
DISCARD 3994 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3995 [(0,1),(0,0)] D [3993] [] [] [] [((0,0),(0,1))] [3995,3996,3997,3998] CONDITIONAL_S
Y_MEAS 3996 [(0,1)] HALF_D_PLUS_2 [3993] [] [] [] [] [3995,3996,3997,3998] CONDITIONAL_S
IDLE 3997 [(0,0)] HALF_D_PLUS_2 [3993] [] [] [] [] [3995,3996,3997,3998] CONDITIONAL_S
DISCARD 3998 [(0,1)] 0 [3993] [] [] [] [] [3995,3996,3997,3998] CONDITIONAL_S
IDLE 3999 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4000 [(1,0)] D [] [] [] [] [] [] none
MERGE 4001 [(1,0),(0,0)] D [] [4003,4004,4005,4006] [] [] [((0,0),(1,0))] [] none
DISCARD 4002 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4003 [(1,0),(0,0)] D [4001] [] [] [] [((0,0),(1,0))] [4003,4004,4005,4006] CONDITIONAL_S
Y_MEAS 4004 [(1,0)] HALF_D_PLUS_2 [4001] [] [] [] [] [4003,4004,4005,4006] CONDITIONAL_S
IDLE 4005 [(0,0)] HALF_D_PLUS_2 [4001] [] [] [] [] [4003,4004,4005,4006] CONDITIONAL_S
DISCARD 4006 [(1,0)] 0 [4001] [] [] [] [] [4003,4004,4005,4006] CONDITIONAL_S
IDLE 4007 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 4008 [(0,1)] D [] [] [] [] [] [] none
MERGE 4009 [(0,1),(0,0)] D [] [4011,4012,4013,4014] [] [] [((0,0),(0,1))] [] none
DISCARD 4010 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4011 [(0,1),(0,0)] D [4009] [] [] [] [((0,0),(0,1))] [4011,4012,4013,4014] CONDITIONAL_S
Y_MEAS 4012 [(0,1)] HALF_D_PLUS_2 [4009] [] [] [] [] [4011,4012,4013,4014] CONDITIONAL_S
IDLE 4013 [(0,0)] HALF_D_PLUS_2 [4009] [] [] [] [] [4011,4012,4013,4014] CONDITIONAL_S
DISCARD 4014 [(0,1)] 0 [4009] [] [] [] [] [4011,4012,4013,4014] CONDITIONAL_S
IDLE 4015 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 4016 [(1,0)] D [] [] [] [] [] [] none
MERGE 4017 [(1,0),(0,0)] D [] [4019,4020,4021,4022] [] [] [((0,0),(1,0))] [] none
DISCARD 4018 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4019 [(1,0),(0,0)] D [4017] [] [] [] [((0,0),(1,0))] [4019,4020,4021,4022] CONDITIONAL_S
Y_MEAS 4020 [(1,0)] HALF_D_PLUS_2 [4017] [] [] [] [] [4019,4020,4021,4022] CONDITIONAL_S
IDLE 4021 [(0,0)] HALF_D_PLUS_2 [4017] [] [] [] [] [4019,4020,4021,4022] CONDITIONAL_S
DISCARD 4022 [(1,0)] 0 [4017] [] [] [] [] [4019,4020,4021,4022] CONDITIONAL_S
IDLE 4023 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 4024 [(0,1)] D [] [] [] [] [] [] none
MERGE 4025 [(0,1),(0,0)] D [] [4027,4028,4029,4030] [] [] [((0,0),(0,1))] [] none
DISCARD 4026 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4027 [(0,1),(0,0)] D [4025] [] [] [] [((0,0),(0,1))] [4027,4028,4029,4030] CONDITIONAL_S
Y_MEAS 4028 [(0,1)] HALF_D_PLUS_2 [4025] [] [] [] [] [4027,4028,4029,4030] CONDITIONAL_S
IDLE 4029 [(0,0)] HALF_D_PLUS_2 [4025] [] [] [] [] [4027,4028,4029,4030] CONDITIONAL_S
DISCARD 4030 [(0,1)] 0 [4025] [] [] [] [] [4027,4028,4029,4030] CONDITIONAL_S
IDLE 4031 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 4032 [(1,0)] D [] [] [] [] [] [] none
MERGE 4033 [(1,0),(0,0)] D [] [4035,4036,4037,4038] [] [] [((0,0),(1,0))] [] none
DISCARD 4034 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4035 [(1,0),(0,0)] D [4033] [] [] [] [((0,0),(1,0))] [4035,4036,4037,4038] CONDITIONAL_S
Y_MEAS 4036 [(1,0)] HALF_D_PLUS_2 [4033] [] [] [] [] [4035,4036,4037,4038] CONDITIONAL_S
IDLE 4037 [(0,0)] HALF_D_PLUS_2 [4033] [] [] [] [] [4035,4036,4037,4038] CONDITIONAL_S
DISCARD 4038 [(1,0)] 0 [4033] [] [] [] [] [4035,4036,4037,4038] CONDITIONAL_S
IDLE 4039 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 4040 [(0,1)] D [] [] [] [] [] [] none
MERGE 4041 [(0,1),(0,0)] D [] [4043,4044,4045,4046] [] [] [((0,0),(0,1))] [] none
DISCARD 4042 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4043 [(0,1),(0,0)] D [4041] [] [] [] [((0,0),(0,1))] [4043,4044,4045,4046] CONDITIONAL_S
Y_MEAS 4044 [(0,1)] HALF_D_PLUS_2 [4041] [] [] [] [] [4043,4044,4045,4046] CONDITIONAL_S
IDLE 4045 [(0,0)] HALF_D_PLUS_2 [4041] [] [] [] [] [4043,4044,4045,4046] CONDITIONAL_S
DISCARD 4046 [(0,1)] 0 [4041] [] [] [] [] [4043,4044,4045,4046] CONDITIONAL_S
IDLE 4047 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 4048 [(1,0)] D [] [] [] [] [] [] none
MERGE 4049 [(1,0),(0,0)] D [] [4051,4052,4053,4054] [] [] [((0,0),(1,0))] [] none
DISCARD 4050 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4051 [(1,0),(0,0)] D [4049] [] [] [] [((0,0),(1,0))] [4051,4052,4053,4054] CONDITIONAL_S
Y_MEAS 4052 [(1,0)] HALF_D_PLUS_2 [4049] [] [] [] [] [4051,4052,4053,4054] CONDITIONAL_S
IDLE 4053 [(0,0)] HALF_D_PLUS_2 [4049] [] [] [] [] [4051,4052,4053,4054] CONDITIONAL_S
DISCARD 4054 [(1,0)] 0 [4049] [] [] [] [] [4051,4052,4053,4054] CONDITIONAL_S
IDLE 4055 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4056 [(0,1)] D [] [] [] [] [] [] none
MERGE 4057 [(0,1),(0,0)] D [] [4059,4060,4061,4062] [] [] [((0,0),(0,1))] [] none
DISCARD 4058 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4059 [(0,1),(0,0)] D [4057] [] [] [] [((0,0),(0,1))] [4059,4060,4061,4062] CONDITIONAL_S
Y_MEAS 4060 [(0,1)] HALF_D_PLUS_2 [4057] [] [] [] [] [4059,4060,4061,4062] CONDITIONAL_S
IDLE 4061 [(0,0)] HALF_D_PLUS_2 [4057] [] [] [] [] [4059,4060,4061,4062] CONDITIONAL_S
DISCARD 4062 [(0,1)] 0 [4057] [] [] [] [] [4059,4060,4061,4062] CONDITIONAL_S
IDLE 4063 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 4064 [(1,0)] D [] [] [] [] [] [] none
MERGE 4065 [(1,0),(0,0)] D [] [4067,4068,4069,4070] [] [] [((0,0),(1,0))] [] none
DISCARD 4066 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4067 [(1,0),(0,0)] D [4065] [] [] [] [((0,0),(1,0))] [4067,4068,4069,4070] CONDITIONAL_S
Y_MEAS 4068 [(1,0)] HALF_D_PLUS_2 [4065] [] [] [] [] [4067,4068,4069,4070] CONDITIONAL_S
IDLE 4069 [(0,0)] HALF_D_PLUS_2 [4065] [] [] [] [] [4067,4068,4069,4070] CONDITIONAL_S
DISCARD 4070 [(1,0)] 0 [4065] [] [] [] [] [4067,4068,4069,4070] CONDITIONAL_S
IDLE 4071 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 4072 [(0,1)] D [] [] [] [] [] [] none
MERGE 4073 [(0,1),(0,0)] D [] [4075,4076,4077,4078] [] [] [((0,0),(0,1))] [] none
DISCARD 4074 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4075 [(0,1),(0,0)] D [4073] [] [] [] [((0,0),(0,1))] [4075,4076,4077,4078] CONDITIONAL_S
Y_MEAS 4076 [(0,1)] HALF_D_PLUS_2 [4073] [] [] [] [] [4075,4076,4077,4078] CONDITIONAL_S
IDLE 4077 [(0,0)] HALF_D_PLUS_2 [4073] [] [] [] [] [4075,4076,4077,4078] CONDITIONAL_S
DISCARD 4078 [(0,1)] 0 [4073] [] [] [] [] [4075,4076,4077,4078] CONDITIONAL_S
IDLE 4079 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 4080 [(1,0)] D [] [] [] [] [] [] none
MERGE 4081 [(1,0),(0,0)] D [] [4083,4084,4085,4086] [] [] [((0,0),(1,0))] [] none
DISCARD 4082 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4083 [(1,0),(0,0)] D [4081] [] [] [] [((0,0),(1,0))] [4083,4084,4085,4086] CONDITIONAL_S
Y_MEAS 4084 [(1,0)] HALF_D_PLUS_2 [4081] [] [] [] [] [4083,4084,4085,4086] CONDITIONAL_S
IDLE 4085 [(0,0)] HALF_D_PLUS_2 [4081] [] [] [] [] [4083,4084,4085,4086] CONDITIONAL_S
DISCARD 4086 [(1,0)] 0 [4081] [] [] [] [] [4083,4084,4085,4086] CONDITIONAL_S
IDLE 4087 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 4088 [(0,1)] D [] [] [] [] [] [] none
MERGE 4089 [(0,1),(0,0)] D [] [4091,4092,4093,4094] [] [] [((0,0),(0,1))] [] none
DISCARD 4090 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4091 [(0,1),(0,0)] D [4089] [] [] [] [((0,0),(0,1))] [4091,4092,4093,4094] CONDITIONAL_S
Y_MEAS 4092 [(0,1)] HALF_D_PLUS_2 [4089] [] [] [] [] [4091,4092,4093,4094] CONDITIONAL_S
IDLE 4093 [(0,0)] HALF_D_PLUS_2 [4089] [] [] [] [] [4091,4092,4093,4094] CONDITIONAL_S
DISCARD 4094 [(0,1)] 0 [4089] [] [] [] [] [4091,4092,4093,4094] CONDITIONAL_S
IDLE 4095 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 4096 [(1,0)] D [] [] [] [] [] [] none
MERGE 4097 [(1,0),(0,0)] D [] [4099,4100,4101,4102] [] [] [((0,0),(1,0))] [] none
DISCARD 4098 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4099 [(1,0),(0,0)] D [4097] [] [] [] [((0,0),(1,0))] [4099,4100,4101,4102] CONDITIONAL_S
Y_MEAS 4100 [(1,0)] HALF_D_PLUS_2 [4097] [] [] [] [] [4099,4100,4101,4102] CONDITIONAL_S
IDLE 4101 [(0,0)] HALF_D_PLUS_2 [4097] [] [] [] [] [4099,4100,4101,4102] CONDITIONAL_S
DISCARD 4102 [(1,0)] 0 [4097] [] [] [] [] [4099,4100,4101,4102] CONDITIONAL_S
IDLE 4103 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 4104 [(0,1)] D [] [] [] [] [] [] none
MERGE 4105 [(0,1),(0,0)] D [] [4107,4108,4109,4110] [] [] [((0,0),(0,1))] [] none
DISCARD 4106 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4107 [(0,1),(0,0)] D [4105] [] [] [] [((0,0),(0,1))] [4107,4108,4109,4110] CONDITIONAL_S
Y_MEAS 4108 [(0,1)] HALF_D_PLUS_2 [4105] [] [] [] [] [4107,4108,4109,4110] CONDITIONAL_S
IDLE 4109 [(0,0)] HALF_D_PLUS_2 [4105] [] [] [] [] [4107,4108,4109,4110] CONDITIONAL_S
DISCARD 4110 [(0,1)] 0 [4105] [] [] [] [] [4107,4108,4109,4110] CONDITIONAL_S
IDLE 4111 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 4112 [(1,0)] D [] [] [] [] [] [] none
MERGE 4113 [(1,0),(0,0)] D [] [4115,4116,4117,4118] [] [] [((0,0),(1,0))] [] none
DISCARD 4114 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4115 [(1,0),(0,0)] D [4113] [] [] [] [((0,0),(1,0))] [4115,4116,4117,4118] CONDITIONAL_S
Y_MEAS 4116 [(1,0)] HALF_D_PLUS_2 [4113] [] [] [] [] [4115,4116,4117,4118] CONDITIONAL_S
IDLE 4117 [(0,0)] HALF_D_PLUS_2 [4113] [] [] [] [] [4115,4116,4117,4118] CONDITIONAL_S
DISCARD 4118 [(1,0)] 0 [4113] [] [] [] [] [4115,4116,4117,4118] CONDITIONAL_S
IDLE 4119 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 4120 [(0,1)] D [] [] [] [] [] [] none
MERGE 4121 [(0,1),(0,0)] D [] [4123,4124,4125,4126] [] [] [((0,0),(0,1))] [] none
DISCARD 4122 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4123 [(0,1),(0,0)] D [4121] [] [] [] [((0,0),(0,1))] [4123,4124,4125,4126] CONDITIONAL_S
Y_MEAS 4124 [(0,1)] HALF_D_PLUS_2 [4121] [] [] [] [] [4123,4124,4125,4126] CONDITIONAL_S
IDLE 4125 [(0,0)] HALF_D_PLUS_2 [4121] [] [] [] [] [4123,4124,4125,4126] CONDITIONAL_S
DISCARD 4126 [(0,1)] 0 [4121] [] [] [] [] [4123,4124,4125,4126] CONDITIONAL_S
IDLE 4127 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 4128 [(1,0)] D [] [] [] [] [] [] none
MERGE 4129 [(1,0),(0,0)] D [] [4131,4132,4133,4134] [] [] [((0,0),(1,0))] [] none
DISCARD 4130 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4131 [(1,0),(0,0)] D [4129] [] [] [] [((0,0),(1,0))] [4131,4132,4133,4134] CONDITIONAL_S
Y_MEAS 4132 [(1,0)] HALF_D_PLUS_2 [4129] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
IDLE 4133 [(0,0)] HALF_D_PLUS_2 [4129] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
DISCARD 4134 [(1,0)] 0 [4129] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
IDLE 4135 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 4136 [(0,1)] D [] [] [] [] [] [] none
MERGE 4137 [(0,1),(0,0)] D [] [4139,4140,4141,4142] [] [] [((0,0),(0,1))] [] none
DISCARD 4138 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4139 [(0,1),(0,0)] D [4137] [] [] [] [((0,0),(0,1))] [4139,4140,4141,4142] CONDITIONAL_S
Y_MEAS 4140 [(0,1)] HALF_D_PLUS_2 [4137] [] [] [] [] [4139,4140,4141,4142] CONDITIONAL_S
IDLE 4141 [(0,0)] HALF_D_PLUS_2 [4137] [] [] [] [] [4139,4140,4141,4142] CONDITIONAL_S
DISCARD 4142 [(0,1)] 0 [4137] [] [] [] [] [4139,4140,4141,4142] CONDITIONAL_S
IDLE 4143 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 4144 [(1,0)] D [] [] [] [] [] [] none
MERGE 4145 [(1,0),(0,0)] D [] [4147,4148,4149,4150] [] [] [((0,0),(1,0))] [] none
DISCARD 4146 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4147 [(1,0),(0,0)] D [4145] [] [] [] [((0,0),(1,0))] [4147,4148,4149,4150] CONDITIONAL_S
Y_MEAS 4148 [(1,0)] HALF_D_PLUS_2 [4145] [] [] [] [] [4147,4148,4149,4150] CONDITIONAL_S
IDLE 4149 [(0,0)] HALF_D_PLUS_2 [4145] [] [] [] [] [4147,4148,4149,4150] CONDITIONAL_S
DISCARD 4150 [(1,0)] 0 [4145] [] [] [] [] [4147,4148,4149,4150] CONDITIONAL_S
IDLE 4151 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 4152 [(0,1)] D [] [] [] [] [] [] none
MERGE 4153 [(0,1),(0,0)] D [] [4155,4156,4157,4158] [] [] [((0,0),(0,1))] [] none
DISCARD 4154 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4155 [(0,1),(0,0)] D [4153] [] [] [] [((0,0),(0,1))] [4155,4156,4157,4158] CONDITIONAL_S
Y_MEAS 4156 [(0,1)] HALF_D_PLUS_2 [4153] [] [] [] [] [4155,4156,4157,4158] CONDITIONAL_S
IDLE 4157 [(0,0)] HALF_D_PLUS_2 [4153] [] [] [] [] [4155,4156,4157,4158] CONDITIONAL_S
DISCARD 4158 [(0,1)] 0 [4153] [] [] [] [] [4155,4156,4157,4158] CONDITIONAL_S
IDLE 4159 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 4160 [(1,0)] D [] [] [] [] [] [] none
MERGE 4161 [(1,0),(0,0)] D [] [4163,4164,4165,4166] [] [] [((0,0),(1,0))] [] none
DISCARD 4162 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4163 [(1,0),(0,0)] D [4161] [] [] [] [((0,0),(1,0))] [4163,4164,4165,4166] CONDITIONAL_S
Y_MEAS 4164 [(1,0)] HALF_D_PLUS_2 [4161] [] [] [] [] [4163,4164,4165,4166] CONDITIONAL_S
IDLE 4165 [(0,0)] HALF_D_PLUS_2 [4161] [] [] [] [] [4163,4164,4165,4166] CONDITIONAL_S
DISCARD 4166 [(1,0)] 0 [4161] [] [] [] [] [4163,4164,4165,4166] CONDITIONAL_S
IDLE 4167 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4168 [(0,1)] D [] [] [] [] [] [] none
MERGE 4169 [(0,1),(0,0)] D [] [4171,4172,4173,4174] [] [] [((0,0),(0,1))] [] none
DISCARD 4170 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4171 [(0,1),(0,0)] D [4169] [] [] [] [((0,0),(0,1))] [4171,4172,4173,4174] CONDITIONAL_S
Y_MEAS 4172 [(0,1)] HALF_D_PLUS_2 [4169] [] [] [] [] [4171,4172,4173,4174] CONDITIONAL_S
IDLE 4173 [(0,0)] HALF_D_PLUS_2 [4169] [] [] [] [] [4171,4172,4173,4174] CONDITIONAL_S
DISCARD 4174 [(0,1)] 0 [4169] [] [] [] [] [4171,4172,4173,4174] CONDITIONAL_S
IDLE 4175 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 4176 [(1,0)] D [] [] [] [] [] [] none
MERGE 4177 [(1,0),(0,0)] D [] [4179,4180,4181,4182] [] [] [((0,0),(1,0))] [] none
DISCARD 4178 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4179 [(1,0),(0,0)] D [4177] [] [] [] [((0,0),(1,0))] [4179,4180,4181,4182] CONDITIONAL_S
Y_MEAS 4180 [(1,0)] HALF_D_PLUS_2 [4177] [] [] [] [] [4179,4180,4181,4182] CONDITIONAL_S
IDLE 4181 [(0,0)] HALF_D_PLUS_2 [4177] [] [] [] [] [4179,4180,4181,4182] CONDITIONAL_S
DISCARD 4182 [(1,0)] 0 [4177] [] [] [] [] [4179,4180,4181,4182] CONDITIONAL_S
IDLE 4183 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 4184 [(0,1)] D [] [] [] [] [] [] none
MERGE 4185 [(0,1),(0,0)] D [] [4187,4188,4189,4190] [] [] [((0,0),(0,1))] [] none
DISCARD 4186 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4187 [(0,1),(0,0)] D [4185] [] [] [] [((0,0),(0,1))] [4187,4188,4189,4190] CONDITIONAL_S
Y_MEAS 4188 [(0,1)] HALF_D_PLUS_2 [4185] [] [] [] [] [4187,4188,4189,4190] CONDITIONAL_S
IDLE 4189 [(0,0)] HALF_D_PLUS_2 [4185] [] [] [] [] [4187,4188,4189,4190] CONDITIONAL_S
DISCARD 4190 [(0,1)] 0 [4185] [] [] [] [] [4187,4188,4189,4190] CONDITIONAL_S
IDLE 4191 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 4192 [(1,0)] D [] [] [] [] [] [] none
MERGE 4193 [(1,0),(0,0)] D [] [4195,4196,4197,4198] [] [] [((0,0),(1,0))] [] none
DISCARD 4194 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4195 [(1,0),(0,0)] D [4193] [] [] [] [((0,0),(1,0))] [4195,4196,4197,4198] CONDITIONAL_S
Y_MEAS 4196 [(1,0)] HALF_D_PLUS_2 [4193] [] [] [] [] [4195,4196,4197,4198] CONDITIONAL_S
IDLE 4197 [(0,0)] HALF_D_PLUS_2 [4193] [] [] [] [] [4195,4196,4197,4198] CONDITIONAL_S
DISCARD 4198 [(1,0)] 0 [4193] [] [] [] [] [4195,4196,4197,4198] CONDITIONAL_S
IDLE 4199 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4200 [(0,1)] D [] [] [] [] [] [] none
MERGE 4201 [(0,1),(0,0)] D [] [4203,4204,4205,4206] [] [] [((0,0),(0,1))] [] none
DISCARD 4202 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4203 [(0,1),(0,0)] D [4201] [] [] [] [((0,0),(0,1))] [4203,4204,4205,4206] CONDITIONAL_S
Y_MEAS 4204 [(0,1)] HALF_D_PLUS_2 [4201] [] [] [] [] [4203,4204,4205,4206] CONDITIONAL_S
IDLE 4205 [(0,0)] HALF_D_PLUS_2 [4201] [] [] [] [] [4203,4204,4205,4206] CONDITIONAL_S
DISCARD 4206 [(0,1)] 0 [4201] [] [] [] [] [4203,4204,4205,4206] CONDITIONAL_S
IDLE 4207 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 4208 [(1,0)] D [] [] [] [] [] [] none
MERGE 4209 [(1,0),(0,0)] D [] [4211,4212,4213,4214] [] [] [((0,0),(1,0))] [] none
DISCARD 4210 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4211 [(1,0),(0,0)] D [4209] [] [] [] [((0,0),(1,0))] [4211,4212,4213,4214] CONDITIONAL_S
Y_MEAS 4212 [(1,0)] HALF_D_PLUS_2 [4209] [] [] [] [] [4211,4212,4213,4214] CONDITIONAL_S
IDLE 4213 [(0,0)] HALF_D_PLUS_2 [4209] [] [] [] [] [4211,4212,4213,4214] CONDITIONAL_S
DISCARD 4214 [(1,0)] 0 [4209] [] [] [] [] [4211,4212,4213,4214] CONDITIONAL_S
IDLE 4215 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 4216 [(0,1)] D [] [] [] [] [] [] none
MERGE 4217 [(0,1),(0,0)] D [] [4219,4220,4221,4222] [] [] [((0,0),(0,1))] [] none
DISCARD 4218 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4219 [(0,1),(0,0)] D [4217] [] [] [] [((0,0),(0,1))] [4219,4220,4221,4222] CONDITIONAL_S
Y_MEAS 4220 [(0,1)] HALF_D_PLUS_2 [4217] [] [] [] [] [4219,4220,4221,4222] CONDITIONAL_S
IDLE 4221 [(0,0)] HALF_D_PLUS_2 [4217] [] [] [] [] [4219,4220,4221,4222] CONDITIONAL_S
DISCARD 4222 [(0,1)] 0 [4217] [] [] [] [] [4219,4220,4221,4222] CONDITIONAL_S
IDLE 4223 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 4224 [(1,0)] D [] [] [] [] [] [] none
MERGE 4225 [(1,0),(0,0)] D [] [4227,4228,4229,4230] [] [] [((0,0),(1,0))] [] none
DISCARD 4226 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4227 [(1,0),(0,0)] D [4225] [] [] [] [((0,0),(1,0))] [4227,4228,4229,4230] CONDITIONAL_S
Y_MEAS 4228 [(1,0)] HALF_D_PLUS_2 [4225] [] [] [] [] [4227,4228,4229,4230] CONDITIONAL_S
IDLE 4229 [(0,0)] HALF_D_PLUS_2 [4225] [] [] [] [] [4227,4228,4229,4230] CONDITIONAL_S
DISCARD 4230 [(1,0)] 0 [4225] [] [] [] [] [4227,4228,4229,4230] CONDITIONAL_S
IDLE 4231 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 4232 [(0,1)] D [] [] [] [] [] [] none
MERGE 4233 [(0,1),(0,0)] D [] [4235,4236,4237,4238] [] [] [((0,0),(0,1))] [] none
DISCARD 4234 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4235 [(0,1),(0,0)] D [4233] [] [] [] [((0,0),(0,1))] [4235,4236,4237,4238] CONDITIONAL_S
Y_MEAS 4236 [(0,1)] HALF_D_PLUS_2 [4233] [] [] [] [] [4235,4236,4237,4238] CONDITIONAL_S
IDLE 4237 [(0,0)] HALF_D_PLUS_2 [4233] [] [] [] [] [4235,4236,4237,4238] CONDITIONAL_S
DISCARD 4238 [(0,1)] 0 [4233] [] [] [] [] [4235,4236,4237,4238] CONDITIONAL_S
IDLE 4239 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 4240 [(1,0)] D [] [] [] [] [] [] none
MERGE 4241 [(1,0),(0,0)] D [] [4243,4244,4245,4246] [] [] [((0,0),(1,0))] [] none
DISCARD 4242 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4243 [(1,0),(0,0)] D [4241] [] [] [] [((0,0),(1,0))] [4243,4244,4245,4246] CONDITIONAL_S
Y_MEAS 4244 [(1,0)] HALF_D_PLUS_2 [4241] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
IDLE 4245 [(0,0)] HALF_D_PLUS_2 [4241] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
DISCARD 4246 [(1,0)] 0 [4241] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
IDLE 4247 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 4248 [(0,1)] D [] [] [] [] [] [] none
MERGE 4249 [(0,1),(0,0)] D [] [4251,4252,4253,4254] [] [] [((0,0),(0,1))] [] none
DISCARD 4250 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4251 [(0,1),(0,0)] D [4249] [] [] [] [((0,0),(0,1))] [4251,4252,4253,4254] CONDITIONAL_S
Y_MEAS 4252 [(0,1)] HALF_D_PLUS_2 [4249] [] [] [] [] [4251,4252,4253,4254] CONDITIONAL_S
IDLE 4253 [(0,0)] HALF_D_PLUS_2 [4249] [] [] [] [] [4251,4252,4253,4254] CONDITIONAL_S
DISCARD 4254 [(0,1)] 0 [4249] [] [] [] [] [4251,4252,4253,4254] CONDITIONAL_S
IDLE 4255 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 4256 [(1,0)] D [] [] [] [] [] [] none
MERGE 4257 [(1,0),(0,0)] D [] [4259,4260,4261,4262] [] [] [((0,0),(1,0))] [] none
DISCARD 4258 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4259 [(1,0),(0,0)] D [4257] [] [] [] [((0,0),(1,0))] [4259,4260,4261,4262] CONDITIONAL_S
Y_MEAS 4260 [(1,0)] HALF_D_PLUS_2 [4257] [] [] [] [] [4259,4260,4261,4262] CONDITIONAL_S
IDLE 4261 [(0,0)] HALF_D_PLUS_2 [4257] [] [] [] [] [4259,4260,4261,4262] CONDITIONAL_S
DISCARD 4262 [(1,0)] 0 [4257] [] [] [] [] [4259,4260,4261,4262] CONDITIONAL_S
IDLE 4263 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4264 [(0,1)] D [] [] [] [] [] [] none
MERGE 4265 [(0,1),(0,0)] D [] [4267,4268,4269,4270] [] [] [((0,0),(0,1))] [] none
DISCARD 4266 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4267 [(0,1),(0,0)] D [4265] [] [] [] [((0,0),(0,1))] [4267,4268,4269,4270] CONDITIONAL_S
Y_MEAS 4268 [(0,1)] HALF_D_PLUS_2 [4265] [] [] [] [] [4267,4268,4269,4270] CONDITIONAL_S
IDLE 4269 [(0,0)] HALF_D_PLUS_2 [4265] [] [] [] [] [4267,4268,4269,4270] CONDITIONAL_S
DISCARD 4270 [(0,1)] 0 [4265] [] [] [] [] [4267,4268,4269,4270] CONDITIONAL_S
IDLE 4271 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 4272 [(1,0)] D [] [] [] [] [] [] none
MERGE 4273 [(1,0),(0,0)] D [] [4275,4276,4277,4278] [] [] [((0,0),(1,0))] [] none
DISCARD 4274 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4275 [(1,0),(0,0)] D [4273] [] [] [] [((0,0),(1,0))] [4275,4276,4277,4278] CONDITIONAL_S
Y_MEAS 4276 [(1,0)] HALF_D_PLUS_2 [4273] [] [] [] [] [4275,4276,4277,4278] CONDITIONAL_S
IDLE 4277 [(0,0)] HALF_D_PLUS_2 [4273] [] [] [] [] [4275,4276,4277,4278] CONDITIONAL_S
DISCARD 4278 [(1,0)] 0 [4273] [] [] [] [] [4275,4276,4277,4278] CONDITIONAL_S
IDLE 4279 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 4280 [(0,1)] D [] [] [] [] [] [] none
MERGE 4281 [(0,1),(0,0)] D [] [4283,4284,4285,4286] [] [] [((0,0),(0,1))] [] none
DISCARD 4282 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4283 [(0,1),(0,0)] D [4281] [] [] [] [((0,0),(0,1))] [4283,4284,4285,4286] CONDITIONAL_S
Y_MEAS 4284 [(0,1)] HALF_D_PLUS_2 [4281] [] [] [] [] [4283,4284,4285,4286] CONDITIONAL_S
IDLE 4285 [(0,0)] HALF_D_PLUS_2 [4281] [] [] [] [] [4283,4284,4285,4286] CONDITIONAL_S
DISCARD 4286 [(0,1)] 0 [4281] [] [] [] [] [4283,4284,4285,4286] CONDITIONAL_S
IDLE 4287 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 4288 [(1,0)] D [] [] [] [] [] [] none
MERGE 4289 [(1,0),(0,0)] D [] [4291,4292,4293,4294] [] [] [((0,0),(1,0))] [] none
DISCARD 4290 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4291 [(1,0),(0,0)] D [4289] [] [] [] [((0,0),(1,0))] [4291,4292,4293,4294] CONDITIONAL_S
Y_MEAS 4292 [(1,0)] HALF_D_PLUS_2 [4289] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
IDLE 4293 [(0,0)] HALF_D_PLUS_2 [4289] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
DISCARD 4294 [(1,0)] 0 [4289] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
IDLE 4295 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4296 [(0,1)] D [] [] [] [] [] [] none
MERGE 4297 [(0,1),(0,0)] D [] [4299,4300,4301,4302] [] [] [((0,0),(0,1))] [] none
DISCARD 4298 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4299 [(0,1),(0,0)] D [4297] [] [] [] [((0,0),(0,1))] [4299,4300,4301,4302] CONDITIONAL_S
Y_MEAS 4300 [(0,1)] HALF_D_PLUS_2 [4297] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
IDLE 4301 [(0,0)] HALF_D_PLUS_2 [4297] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
DISCARD 4302 [(0,1)] 0 [4297] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
IDLE 4303 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 4304 [(1,0)] D [] [] [] [] [] [] none
MERGE 4305 [(1,0),(0,0)] D [] [4307,4308,4309,4310] [] [] [((0,0),(1,0))] [] none
DISCARD 4306 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4307 [(1,0),(0,0)] D [4305] [] [] [] [((0,0),(1,0))] [4307,4308,4309,4310] CONDITIONAL_S
Y_MEAS 4308 [(1,0)] HALF_D_PLUS_2 [4305] [] [] [] [] [4307,4308,4309,4310] CONDITIONAL_S
IDLE 4309 [(0,0)] HALF_D_PLUS_2 [4305] [] [] [] [] [4307,4308,4309,4310] CONDITIONAL_S
DISCARD 4310 [(1,0)] 0 [4305] [] [] [] [] [4307,4308,4309,4310] CONDITIONAL_S
IDLE 4311 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 4312 [(0,1)] D [] [] [] [] [] [] none
MERGE 4313 [(0,1),(0,0)] D [] [4315,4316,4317,4318] [] [] [((0,0),(0,1))] [] none
DISCARD 4314 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4315 [(0,1),(0,0)] D [4313] [] [] [] [((0,0),(0,1))] [4315,4316,4317,4318] CONDITIONAL_S
Y_MEAS 4316 [(0,1)] HALF_D_PLUS_2 [4313] [] [] [] [] [4315,4316,4317,4318] CONDITIONAL_S
IDLE 4317 [(0,0)] HALF_D_PLUS_2 [4313] [] [] [] [] [4315,4316,4317,4318] CONDITIONAL_S
DISCARD 4318 [(0,1)] 0 [4313] [] [] [] [] [4315,4316,4317,4318] CONDITIONAL_S
IDLE 4319 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 4320 [(1,0)] D [] [] [] [] [] [] none
MERGE 4321 [(1,0),(0,0)] D [] [4323,4324,4325,4326] [] [] [((0,0),(1,0))] [] none
DISCARD 4322 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4323 [(1,0),(0,0)] D [4321] [] [] [] [((0,0),(1,0))] [4323,4324,4325,4326] CONDITIONAL_S
Y_MEAS 4324 [(1,0)] HALF_D_PLUS_2 [4321] [] [] [] [] [4323,4324,4325,4326] CONDITIONAL_S
IDLE 4325 [(0,0)] HALF_D_PLUS_2 [4321] [] [] [] [] [4323,4324,4325,4326] CONDITIONAL_S
DISCARD 4326 [(1,0)] 0 [4321] [] [] [] [] [4323,4324,4325,4326] CONDITIONAL_S
IDLE 4327 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 4328 [(0,1)] D [] [] [] [] [] [] none
MERGE 4329 [(0,1),(0,0)] D [] [4331,4332,4333,4334] [] [] [((0,0),(0,1))] [] none
DISCARD 4330 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4331 [(0,1),(0,0)] D [4329] [] [] [] [((0,0),(0,1))] [4331,4332,4333,4334] CONDITIONAL_S
Y_MEAS 4332 [(0,1)] HALF_D_PLUS_2 [4329] [] [] [] [] [4331,4332,4333,4334] CONDITIONAL_S
IDLE 4333 [(0,0)] HALF_D_PLUS_2 [4329] [] [] [] [] [4331,4332,4333,4334] CONDITIONAL_S
DISCARD 4334 [(0,1)] 0 [4329] [] [] [] [] [4331,4332,4333,4334] CONDITIONAL_S
IDLE 4335 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 4336 [(1,0)] D [] [] [] [] [] [] none
MERGE 4337 [(1,0),(0,0)] D [] [4339,4340,4341,4342] [] [] [((0,0),(1,0))] [] none
DISCARD 4338 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4339 [(1,0),(0,0)] D [4337] [] [] [] [((0,0),(1,0))] [4339,4340,4341,4342] CONDITIONAL_S
Y_MEAS 4340 [(1,0)] HALF_D_PLUS_2 [4337] [] [] [] [] [4339,4340,4341,4342] CONDITIONAL_S
IDLE 4341 [(0,0)] HALF_D_PLUS_2 [4337] [] [] [] [] [4339,4340,4341,4342] CONDITIONAL_S
DISCARD 4342 [(1,0)] 0 [4337] [] [] [] [] [4339,4340,4341,4342] CONDITIONAL_S
IDLE 4343 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 4344 [(0,1)] D [] [] [] [] [] [] none
MERGE 4345 [(0,1),(0,0)] D [] [4347,4348,4349,4350] [] [] [((0,0),(0,1))] [] none
DISCARD 4346 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4347 [(0,1),(0,0)] D [4345] [] [] [] [((0,0),(0,1))] [4347,4348,4349,4350] CONDITIONAL_S
Y_MEAS 4348 [(0,1)] HALF_D_PLUS_2 [4345] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
IDLE 4349 [(0,0)] HALF_D_PLUS_2 [4345] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
DISCARD 4350 [(0,1)] 0 [4345] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
IDLE 4351 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 4352 [(1,0)] D [] [] [] [] [] [] none
MERGE 4353 [(1,0),(0,0)] D [] [4355,4356,4357,4358] [] [] [((0,0),(1,0))] [] none
DISCARD 4354 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4355 [(1,0),(0,0)] D [4353] [] [] [] [((0,0),(1,0))] [4355,4356,4357,4358] CONDITIONAL_S
Y_MEAS 4356 [(1,0)] HALF_D_PLUS_2 [4353] [] [] [] [] [4355,4356,4357,4358] CONDITIONAL_S
IDLE 4357 [(0,0)] HALF_D_PLUS_2 [4353] [] [] [] [] [4355,4356,4357,4358] CONDITIONAL_S
DISCARD 4358 [(1,0)] 0 [4353] [] [] [] [] [4355,4356,4357,4358] CONDITIONAL_S
IDLE 4359 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 4360 [(0,1)] D [] [] [] [] [] [] none
MERGE 4361 [(0,1),(0,0)] D [] [4363,4364,4365,4366] [] [] [((0,0),(0,1))] [] none
DISCARD 4362 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4363 [(0,1),(0,0)] D [4361] [] [] [] [((0,0),(0,1))] [4363,4364,4365,4366] CONDITIONAL_S
Y_MEAS 4364 [(0,1)] HALF_D_PLUS_2 [4361] [] [] [] [] [4363,4364,4365,4366] CONDITIONAL_S
IDLE 4365 [(0,0)] HALF_D_PLUS_2 [4361] [] [] [] [] [4363,4364,4365,4366] CONDITIONAL_S
DISCARD 4366 [(0,1)] 0 [4361] [] [] [] [] [4363,4364,4365,4366] CONDITIONAL_S
IDLE 4367 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4368 [(1,0)] D [] [] [] [] [] [] none
MERGE 4369 [(1,0),(0,0)] D [] [4371,4372,4373,4374] [] [] [((0,0),(1,0))] [] none
DISCARD 4370 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4371 [(1,0),(0,0)] D [4369] [] [] [] [((0,0),(1,0))] [4371,4372,4373,4374] CONDITIONAL_S
Y_MEAS 4372 [(1,0)] HALF_D_PLUS_2 [4369] [] [] [] [] [4371,4372,4373,4374] CONDITIONAL_S
IDLE 4373 [(0,0)] HALF_D_PLUS_2 [4369] [] [] [] [] [4371,4372,4373,4374] CONDITIONAL_S
DISCARD 4374 [(1,0)] 0 [4369] [] [] [] [] [4371,4372,4373,4374] CONDITIONAL_S
IDLE 4375 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 4376 [(0,1)] D [] [] [] [] [] [] none
MERGE 4377 [(0,1),(0,0)] D [] [4379,4380,4381,4382] [] [] [((0,0),(0,1))] [] none
DISCARD 4378 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4379 [(0,1),(0,0)] D [4377] [] [] [] [((0,0),(0,1))] [4379,4380,4381,4382] CONDITIONAL_S
Y_MEAS 4380 [(0,1)] HALF_D_PLUS_2 [4377] [] [] [] [] [4379,4380,4381,4382] CONDITIONAL_S
IDLE 4381 [(0,0)] HALF_D_PLUS_2 [4377] [] [] [] [] [4379,4380,4381,4382] CONDITIONAL_S
DISCARD 4382 [(0,1)] 0 [4377] [] [] [] [] [4379,4380,4381,4382] CONDITIONAL_S
IDLE 4383 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 4384 [(1,0)] D [] [] [] [] [] [] none
MERGE 4385 [(1,0),(0,0)] D [] [4387,4388,4389,4390] [] [] [((0,0),(1,0))] [] none
DISCARD 4386 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4387 [(1,0),(0,0)] D [4385] [] [] [] [((0,0),(1,0))] [4387,4388,4389,4390] CONDITIONAL_S
Y_MEAS 4388 [(1,0)] HALF_D_PLUS_2 [4385] [] [] [] [] [4387,4388,4389,4390] CONDITIONAL_S
IDLE 4389 [(0,0)] HALF_D_PLUS_2 [4385] [] [] [] [] [4387,4388,4389,4390] CONDITIONAL_S
DISCARD 4390 [(1,0)] 0 [4385] [] [] [] [] [4387,4388,4389,4390] CONDITIONAL_S
IDLE 4391 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 4392 [(0,1)] D [] [] [] [] [] [] none
MERGE 4393 [(0,1),(0,0)] D [] [4395,4396,4397,4398] [] [] [((0,0),(0,1))] [] none
DISCARD 4394 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4395 [(0,1),(0,0)] D [4393] [] [] [] [((0,0),(0,1))] [4395,4396,4397,4398] CONDITIONAL_S
Y_MEAS 4396 [(0,1)] HALF_D_PLUS_2 [4393] [] [] [] [] [4395,4396,4397,4398] CONDITIONAL_S
IDLE 4397 [(0,0)] HALF_D_PLUS_2 [4393] [] [] [] [] [4395,4396,4397,4398] CONDITIONAL_S
DISCARD 4398 [(0,1)] 0 [4393] [] [] [] [] [4395,4396,4397,4398] CONDITIONAL_S
IDLE 4399 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 4400 [(1,0)] D [] [] [] [] [] [] none
MERGE 4401 [(1,0),(0,0)] D [] [4403,4404,4405,4406] [] [] [((0,0),(1,0))] [] none
DISCARD 4402 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4403 [(1,0),(0,0)] D [4401] [] [] [] [((0,0),(1,0))] [4403,4404,4405,4406] CONDITIONAL_S
Y_MEAS 4404 [(1,0)] HALF_D_PLUS_2 [4401] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
IDLE 4405 [(0,0)] HALF_D_PLUS_2 [4401] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
DISCARD 4406 [(1,0)] 0 [4401] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
IDLE 4407 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 4408 [(0,1)] D [] [] [] [] [] [] none
MERGE 4409 [(0,1),(0,0)] D [] [4411,4412,4413,4414] [] [] [((0,0),(0,1))] [] none
DISCARD 4410 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4411 [(0,1),(0,0)] D [4409] [] [] [] [((0,0),(0,1))] [4411,4412,4413,4414] CONDITIONAL_S
Y_MEAS 4412 [(0,1)] HALF_D_PLUS_2 [4409] [] [] [] [] [4411,4412,4413,4414] CONDITIONAL_S
IDLE 4413 [(0,0)] HALF_D_PLUS_2 [4409] [] [] [] [] [4411,4412,4413,4414] CONDITIONAL_S
DISCARD 4414 [(0,1)] 0 [4409] [] [] [] [] [4411,4412,4413,4414] CONDITIONAL_S
IDLE 4415 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 4416 [(1,0)] D [] [] [] [] [] [] none
MERGE 4417 [(1,0),(0,0)] D [] [4419,4420,4421,4422] [] [] [((0,0),(1,0))] [] none
DISCARD 4418 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4419 [(1,0),(0,0)] D [4417] [] [] [] [((0,0),(1,0))] [4419,4420,4421,4422] CONDITIONAL_S
Y_MEAS 4420 [(1,0)] HALF_D_PLUS_2 [4417] [] [] [] [] [4419,4420,4421,4422] CONDITIONAL_S
IDLE 4421 [(0,0)] HALF_D_PLUS_2 [4417] [] [] [] [] [4419,4420,4421,4422] CONDITIONAL_S
DISCARD 4422 [(1,0)] 0 [4417] [] [] [] [] [4419,4420,4421,4422] CONDITIONAL_S
IDLE 4423 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 4424 [(0,1)] D [] [] [] [] [] [] none
MERGE 4425 [(0,1),(0,0)] D [] [4427,4428,4429,4430] [] [] [((0,0),(0,1))] [] none
DISCARD 4426 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4427 [(0,1),(0,0)] D [4425] [] [] [] [((0,0),(0,1))] [4427,4428,4429,4430] CONDITIONAL_S
Y_MEAS 4428 [(0,1)] HALF_D_PLUS_2 [4425] [] [] [] [] [4427,4428,4429,4430] CONDITIONAL_S
IDLE 4429 [(0,0)] HALF_D_PLUS_2 [4425] [] [] [] [] [4427,4428,4429,4430] CONDITIONAL_S
DISCARD 4430 [(0,1)] 0 [4425] [] [] [] [] [4427,4428,4429,4430] CONDITIONAL_S
IDLE 4431 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 4432 [(1,0)] D [] [] [] [] [] [] none
MERGE 4433 [(1,0),(0,0)] D [] [4435,4436,4437,4438] [] [] [((0,0),(1,0))] [] none
DISCARD 4434 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4435 [(1,0),(0,0)] D [4433] [] [] [] [((0,0),(1,0))] [4435,4436,4437,4438] CONDITIONAL_S
Y_MEAS 4436 [(1,0)] HALF_D_PLUS_2 [4433] [] [] [] [] [4435,4436,4437,4438] CONDITIONAL_S
IDLE 4437 [(0,0)] HALF_D_PLUS_2 [4433] [] [] [] [] [4435,4436,4437,4438] CONDITIONAL_S
DISCARD 4438 [(1,0)] 0 [4433] [] [] [] [] [4435,4436,4437,4438] CONDITIONAL_S
IDLE 4439 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 4440 [(0,1)] D [] [] [] [] [] [] none
MERGE 4441 [(0,1),(0,0)] D [] [4443,4444,4445,4446] [] [] [((0,0),(0,1))] [] none
DISCARD 4442 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4443 [(0,1),(0,0)] D [4441] [] [] [] [((0,0),(0,1))] [4443,4444,4445,4446] CONDITIONAL_S
Y_MEAS 4444 [(0,1)] HALF_D_PLUS_2 [4441] [] [] [] [] [4443,4444,4445,4446] CONDITIONAL_S
IDLE 4445 [(0,0)] HALF_D_PLUS_2 [4441] [] [] [] [] [4443,4444,4445,4446] CONDITIONAL_S
DISCARD 4446 [(0,1)] 0 [4441] [] [] [] [] [4443,4444,4445,4446] CONDITIONAL_S
IDLE 4447 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 4448 [(1,0)] D [] [] [] [] [] [] none
MERGE 4449 [(1,0),(0,0)] D [] [4451,4452,4453,4454] [] [] [((0,0),(1,0))] [] none
DISCARD 4450 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4451 [(1,0),(0,0)] D [4449] [] [] [] [((0,0),(1,0))] [4451,4452,4453,4454] CONDITIONAL_S
Y_MEAS 4452 [(1,0)] HALF_D_PLUS_2 [4449] [] [] [] [] [4451,4452,4453,4454] CONDITIONAL_S
IDLE 4453 [(0,0)] HALF_D_PLUS_2 [4449] [] [] [] [] [4451,4452,4453,4454] CONDITIONAL_S
DISCARD 4454 [(1,0)] 0 [4449] [] [] [] [] [4451,4452,4453,4454] CONDITIONAL_S
IDLE 4455 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 4456 [(0,1)] D [] [] [] [] [] [] none
MERGE 4457 [(0,1),(0,0)] D [] [4459,4460,4461,4462] [] [] [((0,0),(0,1))] [] none
DISCARD 4458 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4459 [(0,1),(0,0)] D [4457] [] [] [] [((0,0),(0,1))] [4459,4460,4461,4462] CONDITIONAL_S
Y_MEAS 4460 [(0,1)] HALF_D_PLUS_2 [4457] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
IDLE 4461 [(0,0)] HALF_D_PLUS_2 [4457] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
DISCARD 4462 [(0,1)] 0 [4457] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
IDLE 4463 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 4464 [(1,0)] D [] [] [] [] [] [] none
MERGE 4465 [(1,0),(0,0)] D [] [4467,4468,4469,4470] [] [] [((0,0),(1,0))] [] none
DISCARD 4466 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4467 [(1,0),(0,0)] D [4465] [] [] [] [((0,0),(1,0))] [4467,4468,4469,4470] CONDITIONAL_S
Y_MEAS 4468 [(1,0)] HALF_D_PLUS_2 [4465] [] [] [] [] [4467,4468,4469,4470] CONDITIONAL_S
IDLE 4469 [(0,0)] HALF_D_PLUS_2 [4465] [] [] [] [] [4467,4468,4469,4470] CONDITIONAL_S
DISCARD 4470 [(1,0)] 0 [4465] [] [] [] [] [4467,4468,4469,4470] CONDITIONAL_S
IDLE 4471 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4472 [(0,1)] D [] [] [] [] [] [] none
MERGE 4473 [(0,1),(0,0)] D [] [4475,4476,4477,4478] [] [] [((0,0),(0,1))] [] none
DISCARD 4474 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4475 [(0,1),(0,0)] D [4473] [] [] [] [((0,0),(0,1))] [4475,4476,4477,4478] CONDITIONAL_S
Y_MEAS 4476 [(0,1)] HALF_D_PLUS_2 [4473] [] [] [] [] [4475,4476,4477,4478] CONDITIONAL_S
IDLE 4477 [(0,0)] HALF_D_PLUS_2 [4473] [] [] [] [] [4475,4476,4477,4478] CONDITIONAL_S
DISCARD 4478 [(0,1)] 0 [4473] [] [] [] [] [4475,4476,4477,4478] CONDITIONAL_S
IDLE 4479 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 4480 [(1,0)] D [] [] [] [] [] [] none
MERGE 4481 [(1,0),(0,0)] D [] [4483,4484,4485,4486] [] [] [((0,0),(1,0))] [] none
DISCARD 4482 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4483 [(1,0),(0,0)] D [4481] [] [] [] [((0,0),(1,0))] [4483,4484,4485,4486] CONDITIONAL_S
Y_MEAS 4484 [(1,0)] HALF_D_PLUS_2 [4481] [] [] [] [] [4483,4484,4485,4486] CONDITIONAL_S
IDLE 4485 [(0,0)] HALF_D_PLUS_2 [4481] [] [] [] [] [4483,4484,4485,4486] CONDITIONAL_S
DISCARD 4486 [(1,0)] 0 [4481] [] [] [] [] [4483,4484,4485,4486] CONDITIONAL_S
IDLE 4487 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 4488 [(0,1)] D [] [] [] [] [] [] none
MERGE 4489 [(0,1),(0,0)] D [] [4491,4492,4493,4494] [] [] [((0,0),(0,1))] [] none
DISCARD 4490 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4491 [(0,1),(0,0)] D [4489] [] [] [] [((0,0),(0,1))] [4491,4492,4493,4494] CONDITIONAL_S
Y_MEAS 4492 [(0,1)] HALF_D_PLUS_2 [4489] [] [] [] [] [4491,4492,4493,4494] CONDITIONAL_S
IDLE 4493 [(0,0)] HALF_D_PLUS_2 [4489] [] [] [] [] [4491,4492,4493,4494] CONDITIONAL_S
DISCARD 4494 [(0,1)] 0 [4489] [] [] [] [] [4491,4492,4493,4494] CONDITIONAL_S
IDLE 4495 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 4496 [(1,0)] D [] [] [] [] [] [] none
MERGE 4497 [(1,0),(0,0)] D [] [4499,4500,4501,4502] [] [] [((0,0),(1,0))] [] none
DISCARD 4498 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4499 [(1,0),(0,0)] D [4497] [] [] [] [((0,0),(1,0))] [4499,4500,4501,4502] CONDITIONAL_S
Y_MEAS 4500 [(1,0)] HALF_D_PLUS_2 [4497] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
IDLE 4501 [(0,0)] HALF_D_PLUS_2 [4497] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
DISCARD 4502 [(1,0)] 0 [4497] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
IDLE 4503 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 4504 [(0,1)] D [] [] [] [] [] [] none
MERGE 4505 [(0,1),(0,0)] D [] [4507,4508,4509,4510] [] [] [((0,0),(0,1))] [] none
DISCARD 4506 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4507 [(0,1),(0,0)] D [4505] [] [] [] [((0,0),(0,1))] [4507,4508,4509,4510] CONDITIONAL_S
Y_MEAS 4508 [(0,1)] HALF_D_PLUS_2 [4505] [] [] [] [] [4507,4508,4509,4510] CONDITIONAL_S
IDLE 4509 [(0,0)] HALF_D_PLUS_2 [4505] [] [] [] [] [4507,4508,4509,4510] CONDITIONAL_S
DISCARD 4510 [(0,1)] 0 [4505] [] [] [] [] [4507,4508,4509,4510] CONDITIONAL_S
IDLE 4511 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 4512 [(1,0)] D [] [] [] [] [] [] none
MERGE 4513 [(1,0),(0,0)] D [] [4515,4516,4517,4518] [] [] [((0,0),(1,0))] [] none
DISCARD 4514 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4515 [(1,0),(0,0)] D [4513] [] [] [] [((0,0),(1,0))] [4515,4516,4517,4518] CONDITIONAL_S
Y_MEAS 4516 [(1,0)] HALF_D_PLUS_2 [4513] [] [] [] [] [4515,4516,4517,4518] CONDITIONAL_S
IDLE 4517 [(0,0)] HALF_D_PLUS_2 [4513] [] [] [] [] [4515,4516,4517,4518] CONDITIONAL_S
DISCARD 4518 [(1,0)] 0 [4513] [] [] [] [] [4515,4516,4517,4518] CONDITIONAL_S
IDLE 4519 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4520 [(0,1)] D [] [] [] [] [] [] none
MERGE 4521 [(0,1),(0,0)] D [] [4523,4524,4525,4526] [] [] [((0,0),(0,1))] [] none
DISCARD 4522 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4523 [(0,1),(0,0)] D [4521] [] [] [] [((0,0),(0,1))] [4523,4524,4525,4526] CONDITIONAL_S
Y_MEAS 4524 [(0,1)] HALF_D_PLUS_2 [4521] [] [] [] [] [4523,4524,4525,4526] CONDITIONAL_S
IDLE 4525 [(0,0)] HALF_D_PLUS_2 [4521] [] [] [] [] [4523,4524,4525,4526] CONDITIONAL_S
DISCARD 4526 [(0,1)] 0 [4521] [] [] [] [] [4523,4524,4525,4526] CONDITIONAL_S
INJECT_T 4527 [(1,0)] D [] [] [] [] [] [] none
MERGE 4528 [(1,0),(0,0)] D [] [4530,4531,4532,4533] [] [] [((0,0),(1,0))] [] none
DISCARD 4529 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4530 [(1,0),(0,0)] D [4528] [] [] [] [((0,0),(1,0))] [4530,4531,4532,4533] CONDITIONAL_S
Y_MEAS 4531 [(1,0)] HALF_D_PLUS_2 [4528] [] [] [] [] [4530,4531,4532,4533] CONDITIONAL_S
IDLE 4532 [(0,0)] HALF_D_PLUS_2 [4528] [] [] [] [] [4530,4531,4532,4533] CONDITIONAL_S
DISCARD 4533 [(1,0)] 0 [4528] [] [] [] [] [4530,4531,4532,4533] CONDITIONAL_S
IDLE 4534 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4535 [(0,1)] D [] [] [] [] [] [] none
MERGE 4536 [(0,1),(0,0)] D [] [4538,4539,4540,4541] [] [] [((0,0),(0,1))] [] none
DISCARD 4537 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4538 [(0,1),(0,0)] D [4536] [] [] [] [((0,0),(0,1))] [4538,4539,4540,4541] CONDITIONAL_S
Y_MEAS 4539 [(0,1)] HALF_D_PLUS_2 [4536] [] [] [] [] [4538,4539,4540,4541] CONDITIONAL_S
IDLE 4540 [(0,0)] HALF_D_PLUS_2 [4536] [] [] [] [] [4538,4539,4540,4541] CONDITIONAL_S
DISCARD 4541 [(0,1)] 0 [4536] [] [] [] [] [4538,4539,4540,4541] CONDITIONAL_S
IDLE 4542 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 4543 [(1,0)] D [] [] [] [] [] [] none
MERGE 4544 [(1,0),(0,0)] D [] [4546,4547,4548,4549] [] [] [((0,0),(1,0))] [] none
DISCARD 4545 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4546 [(1,0),(0,0)] D [4544] [] [] [] [((0,0),(1,0))] [4546,4547,4548,4549] CONDITIONAL_S
Y_MEAS 4547 [(1,0)] HALF_D_PLUS_2 [4544] [] [] [] [] [4546,4547,4548,4549] CONDITIONAL_S
IDLE 4548 [(0,0)] HALF_D_PLUS_2 [4544] [] [] [] [] [4546,4547,4548,4549] CONDITIONAL_S
DISCARD 4549 [(1,0)] 0 [4544] [] [] [] [] [4546,4547,4548,4549] CONDITIONAL_S
IDLE 4550 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 4551 [(0,1)] D [] [] [] [] [] [] none
MERGE 4552 [(0,1),(0,0)] D [] [4554,4555,4556,4557] [] [] [((0,0),(0,1))] [] none
DISCARD 4553 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4554 [(0,1),(0,0)] D [4552] [] [] [] [((0,0),(0,1))] [4554,4555,4556,4557] CONDITIONAL_S
Y_MEAS 4555 [(0,1)] HALF_D_PLUS_2 [4552] [] [] [] [] [4554,4555,4556,4557] CONDITIONAL_S
IDLE 4556 [(0,0)] HALF_D_PLUS_2 [4552] [] [] [] [] [4554,4555,4556,4557] CONDITIONAL_S
DISCARD 4557 [(0,1)] 0 [4552] [] [] [] [] [4554,4555,4556,4557] CONDITIONAL_S
IDLE 4558 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 4559 [(1,0)] D [] [] [] [] [] [] none
MERGE 4560 [(1,0),(0,0)] D [] [4562,4563,4564,4565] [] [] [((0,0),(1,0))] [] none
DISCARD 4561 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4562 [(1,0),(0,0)] D [4560] [] [] [] [((0,0),(1,0))] [4562,4563,4564,4565] CONDITIONAL_S
Y_MEAS 4563 [(1,0)] HALF_D_PLUS_2 [4560] [] [] [] [] [4562,4563,4564,4565] CONDITIONAL_S
IDLE 4564 [(0,0)] HALF_D_PLUS_2 [4560] [] [] [] [] [4562,4563,4564,4565] CONDITIONAL_S
DISCARD 4565 [(1,0)] 0 [4560] [] [] [] [] [4562,4563,4564,4565] CONDITIONAL_S
IDLE 4566 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 4567 [(0,1)] D [] [] [] [] [] [] none
MERGE 4568 [(0,1),(0,0)] D [] [4570,4571,4572,4573] [] [] [((0,0),(0,1))] [] none
DISCARD 4569 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4570 [(0,1),(0,0)] D [4568] [] [] [] [((0,0),(0,1))] [4570,4571,4572,4573] CONDITIONAL_S
Y_MEAS 4571 [(0,1)] HALF_D_PLUS_2 [4568] [] [] [] [] [4570,4571,4572,4573] CONDITIONAL_S
IDLE 4572 [(0,0)] HALF_D_PLUS_2 [4568] [] [] [] [] [4570,4571,4572,4573] CONDITIONAL_S
DISCARD 4573 [(0,1)] 0 [4568] [] [] [] [] [4570,4571,4572,4573] CONDITIONAL_S
IDLE 4574 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 4575 [(1,0)] D [] [] [] [] [] [] none
MERGE 4576 [(1,0),(0,0)] D [] [4578,4579,4580,4581] [] [] [((0,0),(1,0))] [] none
DISCARD 4577 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4578 [(1,0),(0,0)] D [4576] [] [] [] [((0,0),(1,0))] [4578,4579,4580,4581] CONDITIONAL_S
Y_MEAS 4579 [(1,0)] HALF_D_PLUS_2 [4576] [] [] [] [] [4578,4579,4580,4581] CONDITIONAL_S
IDLE 4580 [(0,0)] HALF_D_PLUS_2 [4576] [] [] [] [] [4578,4579,4580,4581] CONDITIONAL_S
DISCARD 4581 [(1,0)] 0 [4576] [] [] [] [] [4578,4579,4580,4581] CONDITIONAL_S
IDLE 4582 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 4583 [(0,1)] D [] [] [] [] [] [] none
MERGE 4584 [(0,1),(0,0)] D [] [4586,4587,4588,4589] [] [] [((0,0),(0,1))] [] none
DISCARD 4585 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4586 [(0,1),(0,0)] D [4584] [] [] [] [((0,0),(0,1))] [4586,4587,4588,4589] CONDITIONAL_S
Y_MEAS 4587 [(0,1)] HALF_D_PLUS_2 [4584] [] [] [] [] [4586,4587,4588,4589] CONDITIONAL_S
IDLE 4588 [(0,0)] HALF_D_PLUS_2 [4584] [] [] [] [] [4586,4587,4588,4589] CONDITIONAL_S
DISCARD 4589 [(0,1)] 0 [4584] [] [] [] [] [4586,4587,4588,4589] CONDITIONAL_S
IDLE 4590 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 4591 [(1,0)] D [] [] [] [] [] [] none
MERGE 4592 [(1,0),(0,0)] D [] [4594,4595,4596,4597] [] [] [((0,0),(1,0))] [] none
DISCARD 4593 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4594 [(1,0),(0,0)] D [4592] [] [] [] [((0,0),(1,0))] [4594,4595,4596,4597] CONDITIONAL_S
Y_MEAS 4595 [(1,0)] HALF_D_PLUS_2 [4592] [] [] [] [] [4594,4595,4596,4597] CONDITIONAL_S
IDLE 4596 [(0,0)] HALF_D_PLUS_2 [4592] [] [] [] [] [4594,4595,4596,4597] CONDITIONAL_S
DISCARD 4597 [(1,0)] 0 [4592] [] [] [] [] [4594,4595,4596,4597] CONDITIONAL_S
IDLE 4598 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 4599 [(0,1)] D [] [] [] [] [] [] none
MERGE 4600 [(0,1),(0,0)] D [] [4602,4603,4604,4605] [] [] [((0,0),(0,1))] [] none
DISCARD 4601 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4602 [(0,1),(0,0)] D [4600] [] [] [] [((0,0),(0,1))] [4602,4603,4604,4605] CONDITIONAL_S
Y_MEAS 4603 [(0,1)] HALF_D_PLUS_2 [4600] [] [] [] [] [4602,4603,4604,4605] CONDITIONAL_S
IDLE 4604 [(0,0)] HALF_D_PLUS_2 [4600] [] [] [] [] [4602,4603,4604,4605] CONDITIONAL_S
DISCARD 4605 [(0,1)] 0 [4600] [] [] [] [] [4602,4603,4604,4605] CONDITIONAL_S
IDLE 4606 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 4607 [(1,0)] D [] [] [] [] [] [] none
MERGE 4608 [(1,0),(0,0)] D [] [4610,4611,4612,4613] [] [] [((0,0),(1,0))] [] none
DISCARD 4609 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4610 [(1,0),(0,0)] D [4608] [] [] [] [((0,0),(1,0))] [4610,4611,4612,4613] CONDITIONAL_S
Y_MEAS 4611 [(1,0)] HALF_D_PLUS_2 [4608] [] [] [] [] [4610,4611,4612,4613] CONDITIONAL_S
IDLE 4612 [(0,0)] HALF_D_PLUS_2 [4608] [] [] [] [] [4610,4611,4612,4613] CONDITIONAL_S
DISCARD 4613 [(1,0)] 0 [4608] [] [] [] [] [4610,4611,4612,4613] CONDITIONAL_S
IDLE 4614 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 4615 [(0,1)] D [] [] [] [] [] [] none
MERGE 4616 [(0,1),(0,0)] D [] [4618,4619,4620,4621] [] [] [((0,0),(0,1))] [] none
DISCARD 4617 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4618 [(0,1),(0,0)] D [4616] [] [] [] [((0,0),(0,1))] [4618,4619,4620,4621] CONDITIONAL_S
Y_MEAS 4619 [(0,1)] HALF_D_PLUS_2 [4616] [] [] [] [] [4618,4619,4620,4621] CONDITIONAL_S
IDLE 4620 [(0,0)] HALF_D_PLUS_2 [4616] [] [] [] [] [4618,4619,4620,4621] CONDITIONAL_S
DISCARD 4621 [(0,1)] 0 [4616] [] [] [] [] [4618,4619,4620,4621] CONDITIONAL_S
IDLE 4622 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4623 [(1,0)] D [] [] [] [] [] [] none
MERGE 4624 [(1,0),(0,0)] D [] [4626,4627,4628,4629] [] [] [((0,0),(1,0))] [] none
DISCARD 4625 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4626 [(1,0),(0,0)] D [4624] [] [] [] [((0,0),(1,0))] [4626,4627,4628,4629] CONDITIONAL_S
Y_MEAS 4627 [(1,0)] HALF_D_PLUS_2 [4624] [] [] [] [] [4626,4627,4628,4629] CONDITIONAL_S
IDLE 4628 [(0,0)] HALF_D_PLUS_2 [4624] [] [] [] [] [4626,4627,4628,4629] CONDITIONAL_S
DISCARD 4629 [(1,0)] 0 [4624] [] [] [] [] [4626,4627,4628,4629] CONDITIONAL_S
IDLE 4630 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4631 [(0,1)] D [] [] [] [] [] [] none
MERGE 4632 [(0,1),(0,0)] D [] [4634,4635,4636,4637] [] [] [((0,0),(0,1))] [] none
DISCARD 4633 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4634 [(0,1),(0,0)] D [4632] [] [] [] [((0,0),(0,1))] [4634,4635,4636,4637] CONDITIONAL_S
Y_MEAS 4635 [(0,1)] HALF_D_PLUS_2 [4632] [] [] [] [] [4634,4635,4636,4637] CONDITIONAL_S
IDLE 4636 [(0,0)] HALF_D_PLUS_2 [4632] [] [] [] [] [4634,4635,4636,4637] CONDITIONAL_S
DISCARD 4637 [(0,1)] 0 [4632] [] [] [] [] [4634,4635,4636,4637] CONDITIONAL_S
IDLE 4638 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 4639 [(1,0)] D [] [] [] [] [] [] none
MERGE 4640 [(1,0),(0,0)] D [] [4642,4643,4644,4645] [] [] [((0,0),(1,0))] [] none
DISCARD 4641 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4642 [(1,0),(0,0)] D [4640] [] [] [] [((0,0),(1,0))] [4642,4643,4644,4645] CONDITIONAL_S
Y_MEAS 4643 [(1,0)] HALF_D_PLUS_2 [4640] [] [] [] [] [4642,4643,4644,4645] CONDITIONAL_S
IDLE 4644 [(0,0)] HALF_D_PLUS_2 [4640] [] [] [] [] [4642,4643,4644,4645] CONDITIONAL_S
DISCARD 4645 [(1,0)] 0 [4640] [] [] [] [] [4642,4643,4644,4645] CONDITIONAL_S
IDLE 4646 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 4647 [(0,1)] D [] [] [] [] [] [] none
MERGE 4648 [(0,1),(0,0)] D [] [4650,4651,4652,4653] [] [] [((0,0),(0,1))] [] none
DISCARD 4649 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4650 [(0,1),(0,0)] D [4648] [] [] [] [((0,0),(0,1))] [4650,4651,4652,4653] CONDITIONAL_S
Y_MEAS 4651 [(0,1)] HALF_D_PLUS_2 [4648] [] [] [] [] [4650,4651,4652,4653] CONDITIONAL_S
IDLE 4652 [(0,0)] HALF_D_PLUS_2 [4648] [] [] [] [] [4650,4651,4652,4653] CONDITIONAL_S
DISCARD 4653 [(0,1)] 0 [4648] [] [] [] [] [4650,4651,4652,4653] CONDITIONAL_S
IDLE 4654 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 4655 [(1,0)] D [] [] [] [] [] [] none
MERGE 4656 [(1,0),(0,0)] D [] [4658,4659,4660,4661] [] [] [((0,0),(1,0))] [] none
DISCARD 4657 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4658 [(1,0),(0,0)] D [4656] [] [] [] [((0,0),(1,0))] [4658,4659,4660,4661] CONDITIONAL_S
Y_MEAS 4659 [(1,0)] HALF_D_PLUS_2 [4656] [] [] [] [] [4658,4659,4660,4661] CONDITIONAL_S
IDLE 4660 [(0,0)] HALF_D_PLUS_2 [4656] [] [] [] [] [4658,4659,4660,4661] CONDITIONAL_S
DISCARD 4661 [(1,0)] 0 [4656] [] [] [] [] [4658,4659,4660,4661] CONDITIONAL_S
IDLE 4662 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 4663 [(0,1)] D [] [] [] [] [] [] none
MERGE 4664 [(0,1),(0,0)] D [] [4666,4667,4668,4669] [] [] [((0,0),(0,1))] [] none
DISCARD 4665 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4666 [(0,1),(0,0)] D [4664] [] [] [] [((0,0),(0,1))] [4666,4667,4668,4669] CONDITIONAL_S
Y_MEAS 4667 [(0,1)] HALF_D_PLUS_2 [4664] [] [] [] [] [4666,4667,4668,4669] CONDITIONAL_S
IDLE 4668 [(0,0)] HALF_D_PLUS_2 [4664] [] [] [] [] [4666,4667,4668,4669] CONDITIONAL_S
DISCARD 4669 [(0,1)] 0 [4664] [] [] [] [] [4666,4667,4668,4669] CONDITIONAL_S
IDLE 4670 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 4671 [(1,0)] D [] [] [] [] [] [] none
MERGE 4672 [(1,0),(0,0)] D [] [4674,4675,4676,4677] [] [] [((0,0),(1,0))] [] none
DISCARD 4673 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4674 [(1,0),(0,0)] D [4672] [] [] [] [((0,0),(1,0))] [4674,4675,4676,4677] CONDITIONAL_S
Y_MEAS 4675 [(1,0)] HALF_D_PLUS_2 [4672] [] [] [] [] [4674,4675,4676,4677] CONDITIONAL_S
IDLE 4676 [(0,0)] HALF_D_PLUS_2 [4672] [] [] [] [] [4674,4675,4676,4677] CONDITIONAL_S
DISCARD 4677 [(1,0)] 0 [4672] [] [] [] [] [4674,4675,4676,4677] CONDITIONAL_S
IDLE 4678 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4679 [(0,1)] D [] [] [] [] [] [] none
MERGE 4680 [(0,1),(0,0)] D [] [4682,4683,4684,4685] [] [] [((0,0),(0,1))] [] none
DISCARD 4681 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4682 [(0,1),(0,0)] D [4680] [] [] [] [((0,0),(0,1))] [4682,4683,4684,4685] CONDITIONAL_S
Y_MEAS 4683 [(0,1)] HALF_D_PLUS_2 [4680] [] [] [] [] [4682,4683,4684,4685] CONDITIONAL_S
IDLE 4684 [(0,0)] HALF_D_PLUS_2 [4680] [] [] [] [] [4682,4683,4684,4685] CONDITIONAL_S
DISCARD 4685 [(0,1)] 0 [4680] [] [] [] [] [4682,4683,4684,4685] CONDITIONAL_S
IDLE 4686 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 4687 [(1,0)] D [] [] [] [] [] [] none
MERGE 4688 [(1,0),(0,0)] D [] [4690,4691,4692,4693] [] [] [((0,0),(1,0))] [] none
DISCARD 4689 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4690 [(1,0),(0,0)] D [4688] [] [] [] [((0,0),(1,0))] [4690,4691,4692,4693] CONDITIONAL_S
Y_MEAS 4691 [(1,0)] HALF_D_PLUS_2 [4688] [] [] [] [] [4690,4691,4692,4693] CONDITIONAL_S
IDLE 4692 [(0,0)] HALF_D_PLUS_2 [4688] [] [] [] [] [4690,4691,4692,4693] CONDITIONAL_S
DISCARD 4693 [(1,0)] 0 [4688] [] [] [] [] [4690,4691,4692,4693] CONDITIONAL_S
IDLE 4694 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 4695 [(0,1)] D [] [] [] [] [] [] none
MERGE 4696 [(0,1),(0,0)] D [] [4698,4699,4700,4701] [] [] [((0,0),(0,1))] [] none
DISCARD 4697 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4698 [(0,1),(0,0)] D [4696] [] [] [] [((0,0),(0,1))] [4698,4699,4700,4701] CONDITIONAL_S
Y_MEAS 4699 [(0,1)] HALF_D_PLUS_2 [4696] [] [] [] [] [4698,4699,4700,4701] CONDITIONAL_S
IDLE 4700 [(0,0)] HALF_D_PLUS_2 [4696] [] [] [] [] [4698,4699,4700,4701] CONDITIONAL_S
DISCARD 4701 [(0,1)] 0 [4696] [] [] [] [] [4698,4699,4700,4701] CONDITIONAL_S
IDLE 4702 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 4703 [(1,0)] D [] [] [] [] [] [] none
MERGE 4704 [(1,0),(0,0)] D [] [4706,4707,4708,4709] [] [] [((0,0),(1,0))] [] none
DISCARD 4705 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4706 [(1,0),(0,0)] D [4704] [] [] [] [((0,0),(1,0))] [4706,4707,4708,4709] CONDITIONAL_S
Y_MEAS 4707 [(1,0)] HALF_D_PLUS_2 [4704] [] [] [] [] [4706,4707,4708,4709] CONDITIONAL_S
IDLE 4708 [(0,0)] HALF_D_PLUS_2 [4704] [] [] [] [] [4706,4707,4708,4709] CONDITIONAL_S
DISCARD 4709 [(1,0)] 0 [4704] [] [] [] [] [4706,4707,4708,4709] CONDITIONAL_S
IDLE 4710 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 4711 [(0,1)] D [] [] [] [] [] [] none
MERGE 4712 [(0,1),(0,0)] D [] [4714,4715,4716,4717] [] [] [((0,0),(0,1))] [] none
DISCARD 4713 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4714 [(0,1),(0,0)] D [4712] [] [] [] [((0,0),(0,1))] [4714,4715,4716,4717] CONDITIONAL_S
Y_MEAS 4715 [(0,1)] HALF_D_PLUS_2 [4712] [] [] [] [] [4714,4715,4716,4717] CONDITIONAL_S
IDLE 4716 [(0,0)] HALF_D_PLUS_2 [4712] [] [] [] [] [4714,4715,4716,4717] CONDITIONAL_S
DISCARD 4717 [(0,1)] 0 [4712] [] [] [] [] [4714,4715,4716,4717] CONDITIONAL_S
IDLE 4718 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 4719 [(1,0)] D [] [] [] [] [] [] none
MERGE 4720 [(1,0),(0,0)] D [] [4722,4723,4724,4725] [] [] [((0,0),(1,0))] [] none
DISCARD 4721 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4722 [(1,0),(0,0)] D [4720] [] [] [] [((0,0),(1,0))] [4722,4723,4724,4725] CONDITIONAL_S
Y_MEAS 4723 [(1,0)] HALF_D_PLUS_2 [4720] [] [] [] [] [4722,4723,4724,4725] CONDITIONAL_S
IDLE 4724 [(0,0)] HALF_D_PLUS_2 [4720] [] [] [] [] [4722,4723,4724,4725] CONDITIONAL_S
DISCARD 4725 [(1,0)] 0 [4720] [] [] [] [] [4722,4723,4724,4725] CONDITIONAL_S
IDLE 4726 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 4727 [(0,1)] D [] [] [] [] [] [] none
MERGE 4728 [(0,1),(0,0)] D [] [4730,4731,4732,4733] [] [] [((0,0),(0,1))] [] none
DISCARD 4729 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4730 [(0,1),(0,0)] D [4728] [] [] [] [((0,0),(0,1))] [4730,4731,4732,4733] CONDITIONAL_S
Y_MEAS 4731 [(0,1)] HALF_D_PLUS_2 [4728] [] [] [] [] [4730,4731,4732,4733] CONDITIONAL_S
IDLE 4732 [(0,0)] HALF_D_PLUS_2 [4728] [] [] [] [] [4730,4731,4732,4733] CONDITIONAL_S
DISCARD 4733 [(0,1)] 0 [4728] [] [] [] [] [4730,4731,4732,4733] CONDITIONAL_S
IDLE 4734 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 4735 [(1,0)] D [] [] [] [] [] [] none
MERGE 4736 [(1,0),(0,0)] D [] [4738,4739,4740,4741] [] [] [((0,0),(1,0))] [] none
DISCARD 4737 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4738 [(1,0),(0,0)] D [4736] [] [] [] [((0,0),(1,0))] [4738,4739,4740,4741] CONDITIONAL_S
Y_MEAS 4739 [(1,0)] HALF_D_PLUS_2 [4736] [] [] [] [] [4738,4739,4740,4741] CONDITIONAL_S
IDLE 4740 [(0,0)] HALF_D_PLUS_2 [4736] [] [] [] [] [4738,4739,4740,4741] CONDITIONAL_S
DISCARD 4741 [(1,0)] 0 [4736] [] [] [] [] [4738,4739,4740,4741] CONDITIONAL_S
IDLE 4742 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 4743 [(0,1)] D [] [] [] [] [] [] none
MERGE 4744 [(0,1),(0,0)] D [] [4746,4747,4748,4749] [] [] [((0,0),(0,1))] [] none
DISCARD 4745 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4746 [(0,1),(0,0)] D [4744] [] [] [] [((0,0),(0,1))] [4746,4747,4748,4749] CONDITIONAL_S
Y_MEAS 4747 [(0,1)] HALF_D_PLUS_2 [4744] [] [] [] [] [4746,4747,4748,4749] CONDITIONAL_S
IDLE 4748 [(0,0)] HALF_D_PLUS_2 [4744] [] [] [] [] [4746,4747,4748,4749] CONDITIONAL_S
DISCARD 4749 [(0,1)] 0 [4744] [] [] [] [] [4746,4747,4748,4749] CONDITIONAL_S
IDLE 4750 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 4751 [(1,0)] D [] [] [] [] [] [] none
MERGE 4752 [(1,0),(0,0)] D [] [4754,4755,4756,4757] [] [] [((0,0),(1,0))] [] none
DISCARD 4753 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4754 [(1,0),(0,0)] D [4752] [] [] [] [((0,0),(1,0))] [4754,4755,4756,4757] CONDITIONAL_S
Y_MEAS 4755 [(1,0)] HALF_D_PLUS_2 [4752] [] [] [] [] [4754,4755,4756,4757] CONDITIONAL_S
IDLE 4756 [(0,0)] HALF_D_PLUS_2 [4752] [] [] [] [] [4754,4755,4756,4757] CONDITIONAL_S
DISCARD 4757 [(1,0)] 0 [4752] [] [] [] [] [4754,4755,4756,4757] CONDITIONAL_S
IDLE 4758 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 4759 [(0,1)] D [] [] [] [] [] [] none
MERGE 4760 [(0,1),(0,0)] D [] [4762,4763,4764,4765] [] [] [((0,0),(0,1))] [] none
DISCARD 4761 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4762 [(0,1),(0,0)] D [4760] [] [] [] [((0,0),(0,1))] [4762,4763,4764,4765] CONDITIONAL_S
Y_MEAS 4763 [(0,1)] HALF_D_PLUS_2 [4760] [] [] [] [] [4762,4763,4764,4765] CONDITIONAL_S
IDLE 4764 [(0,0)] HALF_D_PLUS_2 [4760] [] [] [] [] [4762,4763,4764,4765] CONDITIONAL_S
DISCARD 4765 [(0,1)] 0 [4760] [] [] [] [] [4762,4763,4764,4765] CONDITIONAL_S
IDLE 4766 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 4767 [(1,0)] D [] [] [] [] [] [] none
MERGE 4768 [(1,0),(0,0)] D [] [4770,4771,4772,4773] [] [] [((0,0),(1,0))] [] none
DISCARD 4769 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4770 [(1,0),(0,0)] D [4768] [] [] [] [((0,0),(1,0))] [4770,4771,4772,4773] CONDITIONAL_S
Y_MEAS 4771 [(1,0)] HALF_D_PLUS_2 [4768] [] [] [] [] [4770,4771,4772,4773] CONDITIONAL_S
IDLE 4772 [(0,0)] HALF_D_PLUS_2 [4768] [] [] [] [] [4770,4771,4772,4773] CONDITIONAL_S
DISCARD 4773 [(1,0)] 0 [4768] [] [] [] [] [4770,4771,4772,4773] CONDITIONAL_S
IDLE 4774 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 4775 [(0,1)] D [] [] [] [] [] [] none
MERGE 4776 [(0,1),(0,0)] D [] [4778,4779,4780,4781] [] [] [((0,0),(0,1))] [] none
DISCARD 4777 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4778 [(0,1),(0,0)] D [4776] [] [] [] [((0,0),(0,1))] [4778,4779,4780,4781] CONDITIONAL_S
Y_MEAS 4779 [(0,1)] HALF_D_PLUS_2 [4776] [] [] [] [] [4778,4779,4780,4781] CONDITIONAL_S
IDLE 4780 [(0,0)] HALF_D_PLUS_2 [4776] [] [] [] [] [4778,4779,4780,4781] CONDITIONAL_S
DISCARD 4781 [(0,1)] 0 [4776] [] [] [] [] [4778,4779,4780,4781] CONDITIONAL_S
IDLE 4782 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 4783 [(1,0)] D [] [] [] [] [] [] none
MERGE 4784 [(1,0),(0,0)] D [] [4786,4787,4788,4789] [] [] [((0,0),(1,0))] [] none
DISCARD 4785 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4786 [(1,0),(0,0)] D [4784] [] [] [] [((0,0),(1,0))] [4786,4787,4788,4789] CONDITIONAL_S
Y_MEAS 4787 [(1,0)] HALF_D_PLUS_2 [4784] [] [] [] [] [4786,4787,4788,4789] CONDITIONAL_S
IDLE 4788 [(0,0)] HALF_D_PLUS_2 [4784] [] [] [] [] [4786,4787,4788,4789] CONDITIONAL_S
DISCARD 4789 [(1,0)] 0 [4784] [] [] [] [] [4786,4787,4788,4789] CONDITIONAL_S
IDLE 4790 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 4791 [(0,1)] D [] [] [] [] [] [] none
MERGE 4792 [(0,1),(0,0)] D [] [4794,4795,4796,4797] [] [] [((0,0),(0,1))] [] none
DISCARD 4793 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4794 [(0,1),(0,0)] D [4792] [] [] [] [((0,0),(0,1))] [4794,4795,4796,4797] CONDITIONAL_S
Y_MEAS 4795 [(0,1)] HALF_D_PLUS_2 [4792] [] [] [] [] [4794,4795,4796,4797] CONDITIONAL_S
IDLE 4796 [(0,0)] HALF_D_PLUS_2 [4792] [] [] [] [] [4794,4795,4796,4797] CONDITIONAL_S
DISCARD 4797 [(0,1)] 0 [4792] [] [] [] [] [4794,4795,4796,4797] CONDITIONAL_S
IDLE 4798 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 4799 [(1,0)] D [] [] [] [] [] [] none
MERGE 4800 [(1,0),(0,0)] D [] [4802,4803,4804,4805] [] [] [((0,0),(1,0))] [] none
DISCARD 4801 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4802 [(1,0),(0,0)] D [4800] [] [] [] [((0,0),(1,0))] [4802,4803,4804,4805] CONDITIONAL_S
Y_MEAS 4803 [(1,0)] HALF_D_PLUS_2 [4800] [] [] [] [] [4802,4803,4804,4805] CONDITIONAL_S
IDLE 4804 [(0,0)] HALF_D_PLUS_2 [4800] [] [] [] [] [4802,4803,4804,4805] CONDITIONAL_S
DISCARD 4805 [(1,0)] 0 [4800] [] [] [] [] [4802,4803,4804,4805] CONDITIONAL_S
IDLE 4806 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 4807 [(0,1)] D [] [] [] [] [] [] none
MERGE 4808 [(0,1),(0,0)] D [] [4810,4811,4812,4813] [] [] [((0,0),(0,1))] [] none
DISCARD 4809 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4810 [(0,1),(0,0)] D [4808] [] [] [] [((0,0),(0,1))] [4810,4811,4812,4813] CONDITIONAL_S
Y_MEAS 4811 [(0,1)] HALF_D_PLUS_2 [4808] [] [] [] [] [4810,4811,4812,4813] CONDITIONAL_S
IDLE 4812 [(0,0)] HALF_D_PLUS_2 [4808] [] [] [] [] [4810,4811,4812,4813] CONDITIONAL_S
DISCARD 4813 [(0,1)] 0 [4808] [] [] [] [] [4810,4811,4812,4813] CONDITIONAL_S
IDLE 4814 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 4815 [(1,0)] D [] [] [] [] [] [] none
MERGE 4816 [(1,0),(0,0)] D [] [4818,4819,4820,4821] [] [] [((0,0),(1,0))] [] none
DISCARD 4817 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4818 [(1,0),(0,0)] D [4816] [] [] [] [((0,0),(1,0))] [4818,4819,4820,4821] CONDITIONAL_S
Y_MEAS 4819 [(1,0)] HALF_D_PLUS_2 [4816] [] [] [] [] [4818,4819,4820,4821] CONDITIONAL_S
IDLE 4820 [(0,0)] HALF_D_PLUS_2 [4816] [] [] [] [] [4818,4819,4820,4821] CONDITIONAL_S
DISCARD 4821 [(1,0)] 0 [4816] [] [] [] [] [4818,4819,4820,4821] CONDITIONAL_S
IDLE 4822 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 4823 [(0,1)] D [] [] [] [] [] [] none
MERGE 4824 [(0,1),(0,0)] D [] [4826,4827,4828,4829] [] [] [((0,0),(0,1))] [] none
DISCARD 4825 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4826 [(0,1),(0,0)] D [4824] [] [] [] [((0,0),(0,1))] [4826,4827,4828,4829] CONDITIONAL_S
Y_MEAS 4827 [(0,1)] HALF_D_PLUS_2 [4824] [] [] [] [] [4826,4827,4828,4829] CONDITIONAL_S
IDLE 4828 [(0,0)] HALF_D_PLUS_2 [4824] [] [] [] [] [4826,4827,4828,4829] CONDITIONAL_S
DISCARD 4829 [(0,1)] 0 [4824] [] [] [] [] [4826,4827,4828,4829] CONDITIONAL_S
IDLE 4830 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 4831 [(1,0)] D [] [] [] [] [] [] none
MERGE 4832 [(1,0),(0,0)] D [] [4834,4835,4836,4837] [] [] [((0,0),(1,0))] [] none
DISCARD 4833 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4834 [(1,0),(0,0)] D [4832] [] [] [] [((0,0),(1,0))] [4834,4835,4836,4837] CONDITIONAL_S
Y_MEAS 4835 [(1,0)] HALF_D_PLUS_2 [4832] [] [] [] [] [4834,4835,4836,4837] CONDITIONAL_S
IDLE 4836 [(0,0)] HALF_D_PLUS_2 [4832] [] [] [] [] [4834,4835,4836,4837] CONDITIONAL_S
DISCARD 4837 [(1,0)] 0 [4832] [] [] [] [] [4834,4835,4836,4837] CONDITIONAL_S
IDLE 4838 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 4839 [(0,1)] D [] [] [] [] [] [] none
MERGE 4840 [(0,1),(0,0)] D [] [4842,4843,4844,4845] [] [] [((0,0),(0,1))] [] none
DISCARD 4841 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4842 [(0,1),(0,0)] D [4840] [] [] [] [((0,0),(0,1))] [4842,4843,4844,4845] CONDITIONAL_S
Y_MEAS 4843 [(0,1)] HALF_D_PLUS_2 [4840] [] [] [] [] [4842,4843,4844,4845] CONDITIONAL_S
IDLE 4844 [(0,0)] HALF_D_PLUS_2 [4840] [] [] [] [] [4842,4843,4844,4845] CONDITIONAL_S
DISCARD 4845 [(0,1)] 0 [4840] [] [] [] [] [4842,4843,4844,4845] CONDITIONAL_S
IDLE 4846 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 4847 [(1,0)] D [] [] [] [] [] [] none
MERGE 4848 [(1,0),(0,0)] D [] [4850,4851,4852,4853] [] [] [((0,0),(1,0))] [] none
DISCARD 4849 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4850 [(1,0),(0,0)] D [4848] [] [] [] [((0,0),(1,0))] [4850,4851,4852,4853] CONDITIONAL_S
Y_MEAS 4851 [(1,0)] HALF_D_PLUS_2 [4848] [] [] [] [] [4850,4851,4852,4853] CONDITIONAL_S
IDLE 4852 [(0,0)] HALF_D_PLUS_2 [4848] [] [] [] [] [4850,4851,4852,4853] CONDITIONAL_S
DISCARD 4853 [(1,0)] 0 [4848] [] [] [] [] [4850,4851,4852,4853] CONDITIONAL_S
IDLE 4854 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 4855 [(0,1)] D [] [] [] [] [] [] none
MERGE 4856 [(0,1),(0,0)] D [] [4858,4859,4860,4861] [] [] [((0,0),(0,1))] [] none
DISCARD 4857 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4858 [(0,1),(0,0)] D [4856] [] [] [] [((0,0),(0,1))] [4858,4859,4860,4861] CONDITIONAL_S
Y_MEAS 4859 [(0,1)] HALF_D_PLUS_2 [4856] [] [] [] [] [4858,4859,4860,4861] CONDITIONAL_S
IDLE 4860 [(0,0)] HALF_D_PLUS_2 [4856] [] [] [] [] [4858,4859,4860,4861] CONDITIONAL_S
DISCARD 4861 [(0,1)] 0 [4856] [] [] [] [] [4858,4859,4860,4861] CONDITIONAL_S
IDLE 4862 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 4863 [(1,0)] D [] [] [] [] [] [] none
MERGE 4864 [(1,0),(0,0)] D [] [4866,4867,4868,4869] [] [] [((0,0),(1,0))] [] none
DISCARD 4865 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4866 [(1,0),(0,0)] D [4864] [] [] [] [((0,0),(1,0))] [4866,4867,4868,4869] CONDITIONAL_S
Y_MEAS 4867 [(1,0)] HALF_D_PLUS_2 [4864] [] [] [] [] [4866,4867,4868,4869] CONDITIONAL_S
IDLE 4868 [(0,0)] HALF_D_PLUS_2 [4864] [] [] [] [] [4866,4867,4868,4869] CONDITIONAL_S
DISCARD 4869 [(1,0)] 0 [4864] [] [] [] [] [4866,4867,4868,4869] CONDITIONAL_S
IDLE 4870 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 4871 [(0,1)] D [] [] [] [] [] [] none
MERGE 4872 [(0,1),(0,0)] D [] [4874,4875,4876,4877] [] [] [((0,0),(0,1))] [] none
DISCARD 4873 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4874 [(0,1),(0,0)] D [4872] [] [] [] [((0,0),(0,1))] [4874,4875,4876,4877] CONDITIONAL_S
Y_MEAS 4875 [(0,1)] HALF_D_PLUS_2 [4872] [] [] [] [] [4874,4875,4876,4877] CONDITIONAL_S
IDLE 4876 [(0,0)] HALF_D_PLUS_2 [4872] [] [] [] [] [4874,4875,4876,4877] CONDITIONAL_S
DISCARD 4877 [(0,1)] 0 [4872] [] [] [] [] [4874,4875,4876,4877] CONDITIONAL_S
IDLE 4878 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 4879 [(1,0)] D [] [] [] [] [] [] none
MERGE 4880 [(1,0),(0,0)] D [] [4882,4883,4884,4885] [] [] [((0,0),(1,0))] [] none
DISCARD 4881 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4882 [(1,0),(0,0)] D [4880] [] [] [] [((0,0),(1,0))] [4882,4883,4884,4885] CONDITIONAL_S
Y_MEAS 4883 [(1,0)] HALF_D_PLUS_2 [4880] [] [] [] [] [4882,4883,4884,4885] CONDITIONAL_S
IDLE 4884 [(0,0)] HALF_D_PLUS_2 [4880] [] [] [] [] [4882,4883,4884,4885] CONDITIONAL_S
DISCARD 4885 [(1,0)] 0 [4880] [] [] [] [] [4882,4883,4884,4885] CONDITIONAL_S
IDLE 4886 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4887 [(0,1)] D [] [] [] [] [] [] none
MERGE 4888 [(0,1),(0,0)] D [] [4890,4891,4892,4893] [] [] [((0,0),(0,1))] [] none
DISCARD 4889 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4890 [(0,1),(0,0)] D [4888] [] [] [] [((0,0),(0,1))] [4890,4891,4892,4893] CONDITIONAL_S
Y_MEAS 4891 [(0,1)] HALF_D_PLUS_2 [4888] [] [] [] [] [4890,4891,4892,4893] CONDITIONAL_S
IDLE 4892 [(0,0)] HALF_D_PLUS_2 [4888] [] [] [] [] [4890,4891,4892,4893] CONDITIONAL_S
DISCARD 4893 [(0,1)] 0 [4888] [] [] [] [] [4890,4891,4892,4893] CONDITIONAL_S
IDLE 4894 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 4895 [(1,0)] D [] [] [] [] [] [] none
MERGE 4896 [(1,0),(0,0)] D [] [4898,4899,4900,4901] [] [] [((0,0),(1,0))] [] none
DISCARD 4897 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4898 [(1,0),(0,0)] D [4896] [] [] [] [((0,0),(1,0))] [4898,4899,4900,4901] CONDITIONAL_S
Y_MEAS 4899 [(1,0)] HALF_D_PLUS_2 [4896] [] [] [] [] [4898,4899,4900,4901] CONDITIONAL_S
IDLE 4900 [(0,0)] HALF_D_PLUS_2 [4896] [] [] [] [] [4898,4899,4900,4901] CONDITIONAL_S
DISCARD 4901 [(1,0)] 0 [4896] [] [] [] [] [4898,4899,4900,4901] CONDITIONAL_S
IDLE 4902 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 4903 [(0,1)] D [] [] [] [] [] [] none
MERGE 4904 [(0,1),(0,0)] D [] [4906,4907,4908,4909] [] [] [((0,0),(0,1))] [] none
DISCARD 4905 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4906 [(0,1),(0,0)] D [4904] [] [] [] [((0,0),(0,1))] [4906,4907,4908,4909] CONDITIONAL_S
Y_MEAS 4907 [(0,1)] HALF_D_PLUS_2 [4904] [] [] [] [] [4906,4907,4908,4909] CONDITIONAL_S
IDLE 4908 [(0,0)] HALF_D_PLUS_2 [4904] [] [] [] [] [4906,4907,4908,4909] CONDITIONAL_S
DISCARD 4909 [(0,1)] 0 [4904] [] [] [] [] [4906,4907,4908,4909] CONDITIONAL_S
IDLE 4910 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 4911 [(1,0)] D [] [] [] [] [] [] none
MERGE 4912 [(1,0),(0,0)] D [] [4914,4915,4916,4917] [] [] [((0,0),(1,0))] [] none
DISCARD 4913 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4914 [(1,0),(0,0)] D [4912] [] [] [] [((0,0),(1,0))] [4914,4915,4916,4917] CONDITIONAL_S
Y_MEAS 4915 [(1,0)] HALF_D_PLUS_2 [4912] [] [] [] [] [4914,4915,4916,4917] CONDITIONAL_S
IDLE 4916 [(0,0)] HALF_D_PLUS_2 [4912] [] [] [] [] [4914,4915,4916,4917] CONDITIONAL_S
DISCARD 4917 [(1,0)] 0 [4912] [] [] [] [] [4914,4915,4916,4917] CONDITIONAL_S
IDLE 4918 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 4919 [(0,1)] D [] [] [] [] [] [] none
MERGE 4920 [(0,1),(0,0)] D [] [4922,4923,4924,4925] [] [] [((0,0),(0,1))] [] none
DISCARD 4921 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4922 [(0,1),(0,0)] D [4920] [] [] [] [((0,0),(0,1))] [4922,4923,4924,4925] CONDITIONAL_S
Y_MEAS 4923 [(0,1)] HALF_D_PLUS_2 [4920] [] [] [] [] [4922,4923,4924,4925] CONDITIONAL_S
IDLE 4924 [(0,0)] HALF_D_PLUS_2 [4920] [] [] [] [] [4922,4923,4924,4925] CONDITIONAL_S
DISCARD 4925 [(0,1)] 0 [4920] [] [] [] [] [4922,4923,4924,4925] CONDITIONAL_S
IDLE 4926 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4927 [(1,0)] D [] [] [] [] [] [] none
MERGE 4928 [(1,0),(0,0)] D [] [4930,4931,4932,4933] [] [] [((0,0),(1,0))] [] none
DISCARD 4929 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4930 [(1,0),(0,0)] D [4928] [] [] [] [((0,0),(1,0))] [4930,4931,4932,4933] CONDITIONAL_S
Y_MEAS 4931 [(1,0)] HALF_D_PLUS_2 [4928] [] [] [] [] [4930,4931,4932,4933] CONDITIONAL_S
IDLE 4932 [(0,0)] HALF_D_PLUS_2 [4928] [] [] [] [] [4930,4931,4932,4933] CONDITIONAL_S
DISCARD 4933 [(1,0)] 0 [4928] [] [] [] [] [4930,4931,4932,4933] CONDITIONAL_S
IDLE 4934 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 4935 [(0,1)] D [] [] [] [] [] [] none
MERGE 4936 [(0,1),(0,0)] D [] [4938,4939,4940,4941] [] [] [((0,0),(0,1))] [] none
DISCARD 4937 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4938 [(0,1),(0,0)] D [4936] [] [] [] [((0,0),(0,1))] [4938,4939,4940,4941] CONDITIONAL_S
Y_MEAS 4939 [(0,1)] HALF_D_PLUS_2 [4936] [] [] [] [] [4938,4939,4940,4941] CONDITIONAL_S
IDLE 4940 [(0,0)] HALF_D_PLUS_2 [4936] [] [] [] [] [4938,4939,4940,4941] CONDITIONAL_S
DISCARD 4941 [(0,1)] 0 [4936] [] [] [] [] [4938,4939,4940,4941] CONDITIONAL_S
IDLE 4942 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 4943 [(1,0)] D [] [] [] [] [] [] none
MERGE 4944 [(1,0),(0,0)] D [] [4946,4947,4948,4949] [] [] [((0,0),(1,0))] [] none
DISCARD 4945 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4946 [(1,0),(0,0)] D [4944] [] [] [] [((0,0),(1,0))] [4946,4947,4948,4949] CONDITIONAL_S
Y_MEAS 4947 [(1,0)] HALF_D_PLUS_2 [4944] [] [] [] [] [4946,4947,4948,4949] CONDITIONAL_S
IDLE 4948 [(0,0)] HALF_D_PLUS_2 [4944] [] [] [] [] [4946,4947,4948,4949] CONDITIONAL_S
DISCARD 4949 [(1,0)] 0 [4944] [] [] [] [] [4946,4947,4948,4949] CONDITIONAL_S
IDLE 4950 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 4951 [(0,1)] D [] [] [] [] [] [] none
MERGE 4952 [(0,1),(0,0)] D [] [4954,4955,4956,4957] [] [] [((0,0),(0,1))] [] none
DISCARD 4953 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4954 [(0,1),(0,0)] D [4952] [] [] [] [((0,0),(0,1))] [4954,4955,4956,4957] CONDITIONAL_S
Y_MEAS 4955 [(0,1)] HALF_D_PLUS_2 [4952] [] [] [] [] [4954,4955,4956,4957] CONDITIONAL_S
IDLE 4956 [(0,0)] HALF_D_PLUS_2 [4952] [] [] [] [] [4954,4955,4956,4957] CONDITIONAL_S
DISCARD 4957 [(0,1)] 0 [4952] [] [] [] [] [4954,4955,4956,4957] CONDITIONAL_S
IDLE 4958 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 4959 [(1,0)] D [] [] [] [] [] [] none
MERGE 4960 [(1,0),(0,0)] D [] [4962,4963,4964,4965] [] [] [((0,0),(1,0))] [] none
DISCARD 4961 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4962 [(1,0),(0,0)] D [4960] [] [] [] [((0,0),(1,0))] [4962,4963,4964,4965] CONDITIONAL_S
Y_MEAS 4963 [(1,0)] HALF_D_PLUS_2 [4960] [] [] [] [] [4962,4963,4964,4965] CONDITIONAL_S
IDLE 4964 [(0,0)] HALF_D_PLUS_2 [4960] [] [] [] [] [4962,4963,4964,4965] CONDITIONAL_S
DISCARD 4965 [(1,0)] 0 [4960] [] [] [] [] [4962,4963,4964,4965] CONDITIONAL_S
IDLE 4966 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 4967 [(0,1)] D [] [] [] [] [] [] none
MERGE 4968 [(0,1),(0,0)] D [] [4970,4971,4972,4973] [] [] [((0,0),(0,1))] [] none
DISCARD 4969 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4970 [(0,1),(0,0)] D [4968] [] [] [] [((0,0),(0,1))] [4970,4971,4972,4973] CONDITIONAL_S
Y_MEAS 4971 [(0,1)] HALF_D_PLUS_2 [4968] [] [] [] [] [4970,4971,4972,4973] CONDITIONAL_S
IDLE 4972 [(0,0)] HALF_D_PLUS_2 [4968] [] [] [] [] [4970,4971,4972,4973] CONDITIONAL_S
DISCARD 4973 [(0,1)] 0 [4968] [] [] [] [] [4970,4971,4972,4973] CONDITIONAL_S
IDLE 4974 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 4975 [(1,0)] D [] [] [] [] [] [] none
MERGE 4976 [(1,0),(0,0)] D [] [4978,4979,4980,4981] [] [] [((0,0),(1,0))] [] none
DISCARD 4977 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4978 [(1,0),(0,0)] D [4976] [] [] [] [((0,0),(1,0))] [4978,4979,4980,4981] CONDITIONAL_S
Y_MEAS 4979 [(1,0)] HALF_D_PLUS_2 [4976] [] [] [] [] [4978,4979,4980,4981] CONDITIONAL_S
IDLE 4980 [(0,0)] HALF_D_PLUS_2 [4976] [] [] [] [] [4978,4979,4980,4981] CONDITIONAL_S
DISCARD 4981 [(1,0)] 0 [4976] [] [] [] [] [4978,4979,4980,4981] CONDITIONAL_S
IDLE 4982 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 4983 [(0,1)] D [] [] [] [] [] [] none
MERGE 4984 [(0,1),(0,0)] D [] [4986,4987,4988,4989] [] [] [((0,0),(0,1))] [] none
DISCARD 4985 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4986 [(0,1),(0,0)] D [4984] [] [] [] [((0,0),(0,1))] [4986,4987,4988,4989] CONDITIONAL_S
Y_MEAS 4987 [(0,1)] HALF_D_PLUS_2 [4984] [] [] [] [] [4986,4987,4988,4989] CONDITIONAL_S
IDLE 4988 [(0,0)] HALF_D_PLUS_2 [4984] [] [] [] [] [4986,4987,4988,4989] CONDITIONAL_S
DISCARD 4989 [(0,1)] 0 [4984] [] [] [] [] [4986,4987,4988,4989] CONDITIONAL_S
IDLE 4990 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 4991 [(1,0)] D [] [] [] [] [] [] none
MERGE 4992 [(1,0),(0,0)] D [] [4994,4995,4996,4997] [] [] [((0,0),(1,0))] [] none
DISCARD 4993 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4994 [(1,0),(0,0)] D [4992] [] [] [] [((0,0),(1,0))] [4994,4995,4996,4997] CONDITIONAL_S
Y_MEAS 4995 [(1,0)] HALF_D_PLUS_2 [4992] [] [] [] [] [4994,4995,4996,4997] CONDITIONAL_S
IDLE 4996 [(0,0)] HALF_D_PLUS_2 [4992] [] [] [] [] [4994,4995,4996,4997] CONDITIONAL_S
DISCARD 4997 [(1,0)] 0 [4992] [] [] [] [] [4994,4995,4996,4997] CONDITIONAL_S
IDLE 4998 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4999 [(0,1)] D [] [] [] [] [] [] none
MERGE 5000 [(0,1),(0,0)] D [] [5002,5003,5004,5005] [] [] [((0,0),(0,1))] [] none
DISCARD 5001 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5002 [(0,1),(0,0)] D [5000] [] [] [] [((0,0),(0,1))] [5002,5003,5004,5005] CONDITIONAL_S
Y_MEAS 5003 [(0,1)] HALF_D_PLUS_2 [5000] [] [] [] [] [5002,5003,5004,5005] CONDITIONAL_S
IDLE 5004 [(0,0)] HALF_D_PLUS_2 [5000] [] [] [] [] [5002,5003,5004,5005] CONDITIONAL_S
DISCARD 5005 [(0,1)] 0 [5000] [] [] [] [] [5002,5003,5004,5005] CONDITIONAL_S
IDLE 5006 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 5007 [(1,0)] D [] [] [] [] [] [] none
MERGE 5008 [(1,0),(0,0)] D [] [5010,5011,5012,5013] [] [] [((0,0),(1,0))] [] none
DISCARD 5009 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5010 [(1,0),(0,0)] D [5008] [] [] [] [((0,0),(1,0))] [5010,5011,5012,5013] CONDITIONAL_S
Y_MEAS 5011 [(1,0)] HALF_D_PLUS_2 [5008] [] [] [] [] [5010,5011,5012,5013] CONDITIONAL_S
IDLE 5012 [(0,0)] HALF_D_PLUS_2 [5008] [] [] [] [] [5010,5011,5012,5013] CONDITIONAL_S
DISCARD 5013 [(1,0)] 0 [5008] [] [] [] [] [5010,5011,5012,5013] CONDITIONAL_S
IDLE 5014 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 5015 [(0,1)] D [] [] [] [] [] [] none
MERGE 5016 [(0,1),(0,0)] D [] [5018,5019,5020,5021] [] [] [((0,0),(0,1))] [] none
DISCARD 5017 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5018 [(0,1),(0,0)] D [5016] [] [] [] [((0,0),(0,1))] [5018,5019,5020,5021] CONDITIONAL_S
Y_MEAS 5019 [(0,1)] HALF_D_PLUS_2 [5016] [] [] [] [] [5018,5019,5020,5021] CONDITIONAL_S
IDLE 5020 [(0,0)] HALF_D_PLUS_2 [5016] [] [] [] [] [5018,5019,5020,5021] CONDITIONAL_S
DISCARD 5021 [(0,1)] 0 [5016] [] [] [] [] [5018,5019,5020,5021] CONDITIONAL_S
IDLE 5022 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 5023 [(1,0)] D [] [] [] [] [] [] none
MERGE 5024 [(1,0),(0,0)] D [] [5026,5027,5028,5029] [] [] [((0,0),(1,0))] [] none
DISCARD 5025 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5026 [(1,0),(0,0)] D [5024] [] [] [] [((0,0),(1,0))] [5026,5027,5028,5029] CONDITIONAL_S
Y_MEAS 5027 [(1,0)] HALF_D_PLUS_2 [5024] [] [] [] [] [5026,5027,5028,5029] CONDITIONAL_S
IDLE 5028 [(0,0)] HALF_D_PLUS_2 [5024] [] [] [] [] [5026,5027,5028,5029] CONDITIONAL_S
DISCARD 5029 [(1,0)] 0 [5024] [] [] [] [] [5026,5027,5028,5029] CONDITIONAL_S
IDLE 5030 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 5031 [(0,1)] D [] [] [] [] [] [] none
MERGE 5032 [(0,1),(0,0)] D [] [5034,5035,5036,5037] [] [] [((0,0),(0,1))] [] none
DISCARD 5033 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5034 [(0,1),(0,0)] D [5032] [] [] [] [((0,0),(0,1))] [5034,5035,5036,5037] CONDITIONAL_S
Y_MEAS 5035 [(0,1)] HALF_D_PLUS_2 [5032] [] [] [] [] [5034,5035,5036,5037] CONDITIONAL_S
IDLE 5036 [(0,0)] HALF_D_PLUS_2 [5032] [] [] [] [] [5034,5035,5036,5037] CONDITIONAL_S
DISCARD 5037 [(0,1)] 0 [5032] [] [] [] [] [5034,5035,5036,5037] CONDITIONAL_S
IDLE 5038 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 5039 [(1,0)] D [] [] [] [] [] [] none
MERGE 5040 [(1,0),(0,0)] D [] [5042,5043,5044,5045] [] [] [((0,0),(1,0))] [] none
DISCARD 5041 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5042 [(1,0),(0,0)] D [5040] [] [] [] [((0,0),(1,0))] [5042,5043,5044,5045] CONDITIONAL_S
Y_MEAS 5043 [(1,0)] HALF_D_PLUS_2 [5040] [] [] [] [] [5042,5043,5044,5045] CONDITIONAL_S
IDLE 5044 [(0,0)] HALF_D_PLUS_2 [5040] [] [] [] [] [5042,5043,5044,5045] CONDITIONAL_S
DISCARD 5045 [(1,0)] 0 [5040] [] [] [] [] [5042,5043,5044,5045] CONDITIONAL_S
IDLE 5046 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 5047 [(0,1)] D [] [] [] [] [] [] none
MERGE 5048 [(0,1),(0,0)] D [] [5050,5051,5052,5053] [] [] [((0,0),(0,1))] [] none
DISCARD 5049 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5050 [(0,1),(0,0)] D [5048] [] [] [] [((0,0),(0,1))] [5050,5051,5052,5053] CONDITIONAL_S
Y_MEAS 5051 [(0,1)] HALF_D_PLUS_2 [5048] [] [] [] [] [5050,5051,5052,5053] CONDITIONAL_S
IDLE 5052 [(0,0)] HALF_D_PLUS_2 [5048] [] [] [] [] [5050,5051,5052,5053] CONDITIONAL_S
DISCARD 5053 [(0,1)] 0 [5048] [] [] [] [] [5050,5051,5052,5053] CONDITIONAL_S
IDLE 5054 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 5055 [(1,0)] D [] [] [] [] [] [] none
MERGE 5056 [(1,0),(0,0)] D [] [5058,5059,5060,5061] [] [] [((0,0),(1,0))] [] none
DISCARD 5057 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5058 [(1,0),(0,0)] D [5056] [] [] [] [((0,0),(1,0))] [5058,5059,5060,5061] CONDITIONAL_S
Y_MEAS 5059 [(1,0)] HALF_D_PLUS_2 [5056] [] [] [] [] [5058,5059,5060,5061] CONDITIONAL_S
IDLE 5060 [(0,0)] HALF_D_PLUS_2 [5056] [] [] [] [] [5058,5059,5060,5061] CONDITIONAL_S
DISCARD 5061 [(1,0)] 0 [5056] [] [] [] [] [5058,5059,5060,5061] CONDITIONAL_S
IDLE 5062 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 5063 [(0,1)] D [] [] [] [] [] [] none
MERGE 5064 [(0,1),(0,0)] D [] [5066,5067,5068,5069] [] [] [((0,0),(0,1))] [] none
DISCARD 5065 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5066 [(0,1),(0,0)] D [5064] [] [] [] [((0,0),(0,1))] [5066,5067,5068,5069] CONDITIONAL_S
Y_MEAS 5067 [(0,1)] HALF_D_PLUS_2 [5064] [] [] [] [] [5066,5067,5068,5069] CONDITIONAL_S
IDLE 5068 [(0,0)] HALF_D_PLUS_2 [5064] [] [] [] [] [5066,5067,5068,5069] CONDITIONAL_S
DISCARD 5069 [(0,1)] 0 [5064] [] [] [] [] [5066,5067,5068,5069] CONDITIONAL_S
IDLE 5070 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 5071 [(1,0)] D [] [] [] [] [] [] none
MERGE 5072 [(1,0),(0,0)] D [] [5074,5075,5076,5077] [] [] [((0,0),(1,0))] [] none
DISCARD 5073 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5074 [(1,0),(0,0)] D [5072] [] [] [] [((0,0),(1,0))] [5074,5075,5076,5077] CONDITIONAL_S
Y_MEAS 5075 [(1,0)] HALF_D_PLUS_2 [5072] [] [] [] [] [5074,5075,5076,5077] CONDITIONAL_S
IDLE 5076 [(0,0)] HALF_D_PLUS_2 [5072] [] [] [] [] [5074,5075,5076,5077] CONDITIONAL_S
DISCARD 5077 [(1,0)] 0 [5072] [] [] [] [] [5074,5075,5076,5077] CONDITIONAL_S
IDLE 5078 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 5079 [(0,1)] D [] [] [] [] [] [] none
MERGE 5080 [(0,1),(0,0)] D [] [5082,5083,5084,5085] [] [] [((0,0),(0,1))] [] none
DISCARD 5081 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5082 [(0,1),(0,0)] D [5080] [] [] [] [((0,0),(0,1))] [5082,5083,5084,5085] CONDITIONAL_S
Y_MEAS 5083 [(0,1)] HALF_D_PLUS_2 [5080] [] [] [] [] [5082,5083,5084,5085] CONDITIONAL_S
IDLE 5084 [(0,0)] HALF_D_PLUS_2 [5080] [] [] [] [] [5082,5083,5084,5085] CONDITIONAL_S
DISCARD 5085 [(0,1)] 0 [5080] [] [] [] [] [5082,5083,5084,5085] CONDITIONAL_S
IDLE 5086 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 5087 [(1,0)] D [] [] [] [] [] [] none
MERGE 5088 [(1,0),(0,0)] D [] [5090,5091,5092,5093] [] [] [((0,0),(1,0))] [] none
DISCARD 5089 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5090 [(1,0),(0,0)] D [5088] [] [] [] [((0,0),(1,0))] [5090,5091,5092,5093] CONDITIONAL_S
Y_MEAS 5091 [(1,0)] HALF_D_PLUS_2 [5088] [] [] [] [] [5090,5091,5092,5093] CONDITIONAL_S
IDLE 5092 [(0,0)] HALF_D_PLUS_2 [5088] [] [] [] [] [5090,5091,5092,5093] CONDITIONAL_S
DISCARD 5093 [(1,0)] 0 [5088] [] [] [] [] [5090,5091,5092,5093] CONDITIONAL_S
IDLE 5094 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 5095 [(0,1)] D [] [] [] [] [] [] none
MERGE 5096 [(0,1),(0,0)] D [] [5098,5099,5100,5101] [] [] [((0,0),(0,1))] [] none
DISCARD 5097 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5098 [(0,1),(0,0)] D [5096] [] [] [] [((0,0),(0,1))] [5098,5099,5100,5101] CONDITIONAL_S
Y_MEAS 5099 [(0,1)] HALF_D_PLUS_2 [5096] [] [] [] [] [5098,5099,5100,5101] CONDITIONAL_S
IDLE 5100 [(0,0)] HALF_D_PLUS_2 [5096] [] [] [] [] [5098,5099,5100,5101] CONDITIONAL_S
DISCARD 5101 [(0,1)] 0 [5096] [] [] [] [] [5098,5099,5100,5101] CONDITIONAL_S
IDLE 5102 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 5103 [(1,0)] D [] [] [] [] [] [] none
MERGE 5104 [(1,0),(0,0)] D [] [5106,5107,5108,5109] [] [] [((0,0),(1,0))] [] none
DISCARD 5105 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5106 [(1,0),(0,0)] D [5104] [] [] [] [((0,0),(1,0))] [5106,5107,5108,5109] CONDITIONAL_S
Y_MEAS 5107 [(1,0)] HALF_D_PLUS_2 [5104] [] [] [] [] [5106,5107,5108,5109] CONDITIONAL_S
IDLE 5108 [(0,0)] HALF_D_PLUS_2 [5104] [] [] [] [] [5106,5107,5108,5109] CONDITIONAL_S
DISCARD 5109 [(1,0)] 0 [5104] [] [] [] [] [5106,5107,5108,5109] CONDITIONAL_S
IDLE 5110 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 5111 [(0,1)] D [] [] [] [] [] [] none
MERGE 5112 [(0,1),(0,0)] D [] [5114,5115,5116,5117] [] [] [((0,0),(0,1))] [] none
DISCARD 5113 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5114 [(0,1),(0,0)] D [5112] [] [] [] [((0,0),(0,1))] [5114,5115,5116,5117] CONDITIONAL_S
Y_MEAS 5115 [(0,1)] HALF_D_PLUS_2 [5112] [] [] [] [] [5114,5115,5116,5117] CONDITIONAL_S
IDLE 5116 [(0,0)] HALF_D_PLUS_2 [5112] [] [] [] [] [5114,5115,5116,5117] CONDITIONAL_S
DISCARD 5117 [(0,1)] 0 [5112] [] [] [] [] [5114,5115,5116,5117] CONDITIONAL_S
IDLE 5118 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 5119 [(1,0)] D [] [] [] [] [] [] none
MERGE 5120 [(1,0),(0,0)] D [] [5122,5123,5124,5125] [] [] [((0,0),(1,0))] [] none
DISCARD 5121 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5122 [(1,0),(0,0)] D [5120] [] [] [] [((0,0),(1,0))] [5122,5123,5124,5125] CONDITIONAL_S
Y_MEAS 5123 [(1,0)] HALF_D_PLUS_2 [5120] [] [] [] [] [5122,5123,5124,5125] CONDITIONAL_S
IDLE 5124 [(0,0)] HALF_D_PLUS_2 [5120] [] [] [] [] [5122,5123,5124,5125] CONDITIONAL_S
DISCARD 5125 [(1,0)] 0 [5120] [] [] [] [] [5122,5123,5124,5125] CONDITIONAL_S
IDLE 5126 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 5127 [(0,1)] D [] [] [] [] [] [] none
MERGE 5128 [(0,1),(0,0)] D [] [5130,5131,5132,5133] [] [] [((0,0),(0,1))] [] none
DISCARD 5129 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5130 [(0,1),(0,0)] D [5128] [] [] [] [((0,0),(0,1))] [5130,5131,5132,5133] CONDITIONAL_S
Y_MEAS 5131 [(0,1)] HALF_D_PLUS_2 [5128] [] [] [] [] [5130,5131,5132,5133] CONDITIONAL_S
IDLE 5132 [(0,0)] HALF_D_PLUS_2 [5128] [] [] [] [] [5130,5131,5132,5133] CONDITIONAL_S
DISCARD 5133 [(0,1)] 0 [5128] [] [] [] [] [5130,5131,5132,5133] CONDITIONAL_S
IDLE 5134 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 5135 [(1,0)] D [] [] [] [] [] [] none
MERGE 5136 [(1,0),(0,0)] D [] [5138,5139,5140,5141] [] [] [((0,0),(1,0))] [] none
DISCARD 5137 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5138 [(1,0),(0,0)] D [5136] [] [] [] [((0,0),(1,0))] [5138,5139,5140,5141] CONDITIONAL_S
Y_MEAS 5139 [(1,0)] HALF_D_PLUS_2 [5136] [] [] [] [] [5138,5139,5140,5141] CONDITIONAL_S
IDLE 5140 [(0,0)] HALF_D_PLUS_2 [5136] [] [] [] [] [5138,5139,5140,5141] CONDITIONAL_S
DISCARD 5141 [(1,0)] 0 [5136] [] [] [] [] [5138,5139,5140,5141] CONDITIONAL_S
IDLE 5142 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 5143 [(0,1)] D [] [] [] [] [] [] none
MERGE 5144 [(0,1),(0,0)] D [] [5146,5147,5148,5149] [] [] [((0,0),(0,1))] [] none
DISCARD 5145 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5146 [(0,1),(0,0)] D [5144] [] [] [] [((0,0),(0,1))] [5146,5147,5148,5149] CONDITIONAL_S
Y_MEAS 5147 [(0,1)] HALF_D_PLUS_2 [5144] [] [] [] [] [5146,5147,5148,5149] CONDITIONAL_S
IDLE 5148 [(0,0)] HALF_D_PLUS_2 [5144] [] [] [] [] [5146,5147,5148,5149] CONDITIONAL_S
DISCARD 5149 [(0,1)] 0 [5144] [] [] [] [] [5146,5147,5148,5149] CONDITIONAL_S
IDLE 5150 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 5151 [(1,0)] D [] [] [] [] [] [] none
MERGE 5152 [(1,0),(0,0)] D [] [5154,5155,5156,5157] [] [] [((0,0),(1,0))] [] none
DISCARD 5153 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5154 [(1,0),(0,0)] D [5152] [] [] [] [((0,0),(1,0))] [5154,5155,5156,5157] CONDITIONAL_S
Y_MEAS 5155 [(1,0)] HALF_D_PLUS_2 [5152] [] [] [] [] [5154,5155,5156,5157] CONDITIONAL_S
IDLE 5156 [(0,0)] HALF_D_PLUS_2 [5152] [] [] [] [] [5154,5155,5156,5157] CONDITIONAL_S
DISCARD 5157 [(1,0)] 0 [5152] [] [] [] [] [5154,5155,5156,5157] CONDITIONAL_S
IDLE 5158 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5159 [(0,1)] D [] [] [] [] [] [] none
MERGE 5160 [(0,1),(0,0)] D [] [5162,5163,5164,5165] [] [] [((0,0),(0,1))] [] none
DISCARD 5161 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5162 [(0,1),(0,0)] D [5160] [] [] [] [((0,0),(0,1))] [5162,5163,5164,5165] CONDITIONAL_S
Y_MEAS 5163 [(0,1)] HALF_D_PLUS_2 [5160] [] [] [] [] [5162,5163,5164,5165] CONDITIONAL_S
IDLE 5164 [(0,0)] HALF_D_PLUS_2 [5160] [] [] [] [] [5162,5163,5164,5165] CONDITIONAL_S
DISCARD 5165 [(0,1)] 0 [5160] [] [] [] [] [5162,5163,5164,5165] CONDITIONAL_S
IDLE 5166 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 5167 [(1,0)] D [] [] [] [] [] [] none
MERGE 5168 [(1,0),(0,0)] D [] [5170,5171,5172,5173] [] [] [((0,0),(1,0))] [] none
DISCARD 5169 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5170 [(1,0),(0,0)] D [5168] [] [] [] [((0,0),(1,0))] [5170,5171,5172,5173] CONDITIONAL_S
Y_MEAS 5171 [(1,0)] HALF_D_PLUS_2 [5168] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
IDLE 5172 [(0,0)] HALF_D_PLUS_2 [5168] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
DISCARD 5173 [(1,0)] 0 [5168] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
IDLE 5174 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 5175 [(0,1)] D [] [] [] [] [] [] none
MERGE 5176 [(0,1),(0,0)] D [] [5178,5179,5180,5181] [] [] [((0,0),(0,1))] [] none
DISCARD 5177 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5178 [(0,1),(0,0)] D [5176] [] [] [] [((0,0),(0,1))] [5178,5179,5180,5181] CONDITIONAL_S
Y_MEAS 5179 [(0,1)] HALF_D_PLUS_2 [5176] [] [] [] [] [5178,5179,5180,5181] CONDITIONAL_S
IDLE 5180 [(0,0)] HALF_D_PLUS_2 [5176] [] [] [] [] [5178,5179,5180,5181] CONDITIONAL_S
DISCARD 5181 [(0,1)] 0 [5176] [] [] [] [] [5178,5179,5180,5181] CONDITIONAL_S
INJECT_T 5182 [(1,0)] D [] [] [] [] [] [] none
MERGE 5183 [(1,0),(0,0)] D [] [5185,5186,5187,5188] [] [] [((0,0),(1,0))] [] none
DISCARD 5184 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5185 [(1,0),(0,0)] D [5183] [] [] [] [((0,0),(1,0))] [5185,5186,5187,5188] CONDITIONAL_S
Y_MEAS 5186 [(1,0)] HALF_D_PLUS_2 [5183] [] [] [] [] [5185,5186,5187,5188] CONDITIONAL_S
IDLE 5187 [(0,0)] HALF_D_PLUS_2 [5183] [] [] [] [] [5185,5186,5187,5188] CONDITIONAL_S
DISCARD 5188 [(1,0)] 0 [5183] [] [] [] [] [5185,5186,5187,5188] CONDITIONAL_S
IDLE 5189 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5190 [(0,1)] D [] [] [] [] [] [] none
MERGE 5191 [(0,1),(0,0)] D [] [5193,5194,5195,5196] [] [] [((0,0),(0,1))] [] none
DISCARD 5192 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5193 [(0,1),(0,0)] D [5191] [] [] [] [((0,0),(0,1))] [5193,5194,5195,5196] CONDITIONAL_S
Y_MEAS 5194 [(0,1)] HALF_D_PLUS_2 [5191] [] [] [] [] [5193,5194,5195,5196] CONDITIONAL_S
IDLE 5195 [(0,0)] HALF_D_PLUS_2 [5191] [] [] [] [] [5193,5194,5195,5196] CONDITIONAL_S
DISCARD 5196 [(0,1)] 0 [5191] [] [] [] [] [5193,5194,5195,5196] CONDITIONAL_S
IDLE 5197 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 5198 [(1,0)] D [] [] [] [] [] [] none
MERGE 5199 [(1,0),(0,0)] D [] [5201,5202,5203,5204] [] [] [((0,0),(1,0))] [] none
DISCARD 5200 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5201 [(1,0),(0,0)] D [5199] [] [] [] [((0,0),(1,0))] [5201,5202,5203,5204] CONDITIONAL_S
Y_MEAS 5202 [(1,0)] HALF_D_PLUS_2 [5199] [] [] [] [] [5201,5202,5203,5204] CONDITIONAL_S
IDLE 5203 [(0,0)] HALF_D_PLUS_2 [5199] [] [] [] [] [5201,5202,5203,5204] CONDITIONAL_S
DISCARD 5204 [(1,0)] 0 [5199] [] [] [] [] [5201,5202,5203,5204] CONDITIONAL_S
IDLE 5205 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 5206 [(0,1)] D [] [] [] [] [] [] none
MERGE 5207 [(0,1),(0,0)] D [] [5209,5210,5211,5212] [] [] [((0,0),(0,1))] [] none
DISCARD 5208 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5209 [(0,1),(0,0)] D [5207] [] [] [] [((0,0),(0,1))] [5209,5210,5211,5212] CONDITIONAL_S
Y_MEAS 5210 [(0,1)] HALF_D_PLUS_2 [5207] [] [] [] [] [5209,5210,5211,5212] CONDITIONAL_S
IDLE 5211 [(0,0)] HALF_D_PLUS_2 [5207] [] [] [] [] [5209,5210,5211,5212] CONDITIONAL_S
DISCARD 5212 [(0,1)] 0 [5207] [] [] [] [] [5209,5210,5211,5212] CONDITIONAL_S
IDLE 5213 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 5214 [(1,0)] D [] [] [] [] [] [] none
MERGE 5215 [(1,0),(0,0)] D [] [5217,5218,5219,5220] [] [] [((0,0),(1,0))] [] none
DISCARD 5216 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5217 [(1,0),(0,0)] D [5215] [] [] [] [((0,0),(1,0))] [5217,5218,5219,5220] CONDITIONAL_S
Y_MEAS 5218 [(1,0)] HALF_D_PLUS_2 [5215] [] [] [] [] [5217,5218,5219,5220] CONDITIONAL_S
IDLE 5219 [(0,0)] HALF_D_PLUS_2 [5215] [] [] [] [] [5217,5218,5219,5220] CONDITIONAL_S
DISCARD 5220 [(1,0)] 0 [5215] [] [] [] [] [5217,5218,5219,5220] CONDITIONAL_S
IDLE 5221 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 5222 [(0,1)] D [] [] [] [] [] [] none
MERGE 5223 [(0,1),(0,0)] D [] [5225,5226,5227,5228] [] [] [((0,0),(0,1))] [] none
DISCARD 5224 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5225 [(0,1),(0,0)] D [5223] [] [] [] [((0,0),(0,1))] [5225,5226,5227,5228] CONDITIONAL_S
Y_MEAS 5226 [(0,1)] HALF_D_PLUS_2 [5223] [] [] [] [] [5225,5226,5227,5228] CONDITIONAL_S
IDLE 5227 [(0,0)] HALF_D_PLUS_2 [5223] [] [] [] [] [5225,5226,5227,5228] CONDITIONAL_S
DISCARD 5228 [(0,1)] 0 [5223] [] [] [] [] [5225,5226,5227,5228] CONDITIONAL_S
IDLE 5229 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5230 [(1,0)] D [] [] [] [] [] [] none
MERGE 5231 [(1,0),(0,0)] D [] [5233,5234,5235,5236] [] [] [((0,0),(1,0))] [] none
DISCARD 5232 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5233 [(1,0),(0,0)] D [5231] [] [] [] [((0,0),(1,0))] [5233,5234,5235,5236] CONDITIONAL_S
Y_MEAS 5234 [(1,0)] HALF_D_PLUS_2 [5231] [] [] [] [] [5233,5234,5235,5236] CONDITIONAL_S
IDLE 5235 [(0,0)] HALF_D_PLUS_2 [5231] [] [] [] [] [5233,5234,5235,5236] CONDITIONAL_S
DISCARD 5236 [(1,0)] 0 [5231] [] [] [] [] [5233,5234,5235,5236] CONDITIONAL_S
IDLE 5237 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 5238 [(0,1)] D [] [] [] [] [] [] none
MERGE 5239 [(0,1),(0,0)] D [] [5241,5242,5243,5244] [] [] [((0,0),(0,1))] [] none
DISCARD 5240 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5241 [(0,1),(0,0)] D [5239] [] [] [] [((0,0),(0,1))] [5241,5242,5243,5244] CONDITIONAL_S
Y_MEAS 5242 [(0,1)] HALF_D_PLUS_2 [5239] [] [] [] [] [5241,5242,5243,5244] CONDITIONAL_S
IDLE 5243 [(0,0)] HALF_D_PLUS_2 [5239] [] [] [] [] [5241,5242,5243,5244] CONDITIONAL_S
DISCARD 5244 [(0,1)] 0 [5239] [] [] [] [] [5241,5242,5243,5244] CONDITIONAL_S
IDLE 5245 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 5246 [(1,0)] D [] [] [] [] [] [] none
MERGE 5247 [(1,0),(0,0)] D [] [5249,5250,5251,5252] [] [] [((0,0),(1,0))] [] none
DISCARD 5248 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5249 [(1,0),(0,0)] D [5247] [] [] [] [((0,0),(1,0))] [5249,5250,5251,5252] CONDITIONAL_S
Y_MEAS 5250 [(1,0)] HALF_D_PLUS_2 [5247] [] [] [] [] [5249,5250,5251,5252] CONDITIONAL_S
IDLE 5251 [(0,0)] HALF_D_PLUS_2 [5247] [] [] [] [] [5249,5250,5251,5252] CONDITIONAL_S
DISCARD 5252 [(1,0)] 0 [5247] [] [] [] [] [5249,5250,5251,5252] CONDITIONAL_S
IDLE 5253 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 5254 [(0,1)] D [] [] [] [] [] [] none
MERGE 5255 [(0,1),(0,0)] D [] [5257,5258,5259,5260] [] [] [((0,0),(0,1))] [] none
DISCARD 5256 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5257 [(0,1),(0,0)] D [5255] [] [] [] [((0,0),(0,1))] [5257,5258,5259,5260] CONDITIONAL_S
Y_MEAS 5258 [(0,1)] HALF_D_PLUS_2 [5255] [] [] [] [] [5257,5258,5259,5260] CONDITIONAL_S
IDLE 5259 [(0,0)] HALF_D_PLUS_2 [5255] [] [] [] [] [5257,5258,5259,5260] CONDITIONAL_S
DISCARD 5260 [(0,1)] 0 [5255] [] [] [] [] [5257,5258,5259,5260] CONDITIONAL_S
IDLE 5261 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 5262 [(1,0)] D [] [] [] [] [] [] none
MERGE 5263 [(1,0),(0,0)] D [] [5265,5266,5267,5268] [] [] [((0,0),(1,0))] [] none
DISCARD 5264 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5265 [(1,0),(0,0)] D [5263] [] [] [] [((0,0),(1,0))] [5265,5266,5267,5268] CONDITIONAL_S
Y_MEAS 5266 [(1,0)] HALF_D_PLUS_2 [5263] [] [] [] [] [5265,5266,5267,5268] CONDITIONAL_S
IDLE 5267 [(0,0)] HALF_D_PLUS_2 [5263] [] [] [] [] [5265,5266,5267,5268] CONDITIONAL_S
DISCARD 5268 [(1,0)] 0 [5263] [] [] [] [] [5265,5266,5267,5268] CONDITIONAL_S
IDLE 5269 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5270 [(0,1)] D [] [] [] [] [] [] none
MERGE 5271 [(0,1),(0,0)] D [] [5273,5274,5275,5276] [] [] [((0,0),(0,1))] [] none
DISCARD 5272 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5273 [(0,1),(0,0)] D [5271] [] [] [] [((0,0),(0,1))] [5273,5274,5275,5276] CONDITIONAL_S
Y_MEAS 5274 [(0,1)] HALF_D_PLUS_2 [5271] [] [] [] [] [5273,5274,5275,5276] CONDITIONAL_S
IDLE 5275 [(0,0)] HALF_D_PLUS_2 [5271] [] [] [] [] [5273,5274,5275,5276] CONDITIONAL_S
DISCARD 5276 [(0,1)] 0 [5271] [] [] [] [] [5273,5274,5275,5276] CONDITIONAL_S
IDLE 5277 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 5278 [(1,0)] D [] [] [] [] [] [] none
MERGE 5279 [(1,0),(0,0)] D [] [5281,5282,5283,5284] [] [] [((0,0),(1,0))] [] none
DISCARD 5280 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5281 [(1,0),(0,0)] D [5279] [] [] [] [((0,0),(1,0))] [5281,5282,5283,5284] CONDITIONAL_S
Y_MEAS 5282 [(1,0)] HALF_D_PLUS_2 [5279] [] [] [] [] [5281,5282,5283,5284] CONDITIONAL_S
IDLE 5283 [(0,0)] HALF_D_PLUS_2 [5279] [] [] [] [] [5281,5282,5283,5284] CONDITIONAL_S
DISCARD 5284 [(1,0)] 0 [5279] [] [] [] [] [5281,5282,5283,5284] CONDITIONAL_S
IDLE 5285 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 5286 [(0,1)] D [] [] [] [] [] [] none
MERGE 5287 [(0,1),(0,0)] D [] [5289,5290,5291,5292] [] [] [((0,0),(0,1))] [] none
DISCARD 5288 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5289 [(0,1),(0,0)] D [5287] [] [] [] [((0,0),(0,1))] [5289,5290,5291,5292] CONDITIONAL_S
Y_MEAS 5290 [(0,1)] HALF_D_PLUS_2 [5287] [] [] [] [] [5289,5290,5291,5292] CONDITIONAL_S
IDLE 5291 [(0,0)] HALF_D_PLUS_2 [5287] [] [] [] [] [5289,5290,5291,5292] CONDITIONAL_S
DISCARD 5292 [(0,1)] 0 [5287] [] [] [] [] [5289,5290,5291,5292] CONDITIONAL_S
IDLE 5293 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 5294 [(1,0)] D [] [] [] [] [] [] none
MERGE 5295 [(1,0),(0,0)] D [] [5297,5298,5299,5300] [] [] [((0,0),(1,0))] [] none
DISCARD 5296 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5297 [(1,0),(0,0)] D [5295] [] [] [] [((0,0),(1,0))] [5297,5298,5299,5300] CONDITIONAL_S
Y_MEAS 5298 [(1,0)] HALF_D_PLUS_2 [5295] [] [] [] [] [5297,5298,5299,5300] CONDITIONAL_S
IDLE 5299 [(0,0)] HALF_D_PLUS_2 [5295] [] [] [] [] [5297,5298,5299,5300] CONDITIONAL_S
DISCARD 5300 [(1,0)] 0 [5295] [] [] [] [] [5297,5298,5299,5300] CONDITIONAL_S
IDLE 5301 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 5302 [(0,1)] D [] [] [] [] [] [] none
MERGE 5303 [(0,1),(0,0)] D [] [5305,5306,5307,5308] [] [] [((0,0),(0,1))] [] none
DISCARD 5304 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5305 [(0,1),(0,0)] D [5303] [] [] [] [((0,0),(0,1))] [5305,5306,5307,5308] CONDITIONAL_S
Y_MEAS 5306 [(0,1)] HALF_D_PLUS_2 [5303] [] [] [] [] [5305,5306,5307,5308] CONDITIONAL_S
IDLE 5307 [(0,0)] HALF_D_PLUS_2 [5303] [] [] [] [] [5305,5306,5307,5308] CONDITIONAL_S
DISCARD 5308 [(0,1)] 0 [5303] [] [] [] [] [5305,5306,5307,5308] CONDITIONAL_S
IDLE 5309 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 5310 [(1,0)] D [] [] [] [] [] [] none
MERGE 5311 [(1,0),(0,0)] D [] [5313,5314,5315,5316] [] [] [((0,0),(1,0))] [] none
DISCARD 5312 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5313 [(1,0),(0,0)] D [5311] [] [] [] [((0,0),(1,0))] [5313,5314,5315,5316] CONDITIONAL_S
Y_MEAS 5314 [(1,0)] HALF_D_PLUS_2 [5311] [] [] [] [] [5313,5314,5315,5316] CONDITIONAL_S
IDLE 5315 [(0,0)] HALF_D_PLUS_2 [5311] [] [] [] [] [5313,5314,5315,5316] CONDITIONAL_S
DISCARD 5316 [(1,0)] 0 [5311] [] [] [] [] [5313,5314,5315,5316] CONDITIONAL_S
IDLE 5317 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 5318 [(0,1)] D [] [] [] [] [] [] none
MERGE 5319 [(0,1),(0,0)] D [] [5321,5322,5323,5324] [] [] [((0,0),(0,1))] [] none
DISCARD 5320 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5321 [(0,1),(0,0)] D [5319] [] [] [] [((0,0),(0,1))] [5321,5322,5323,5324] CONDITIONAL_S
Y_MEAS 5322 [(0,1)] HALF_D_PLUS_2 [5319] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
IDLE 5323 [(0,0)] HALF_D_PLUS_2 [5319] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
DISCARD 5324 [(0,1)] 0 [5319] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
IDLE 5325 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 5326 [(1,0)] D [] [] [] [] [] [] none
MERGE 5327 [(1,0),(0,0)] D [] [5329,5330,5331,5332] [] [] [((0,0),(1,0))] [] none
DISCARD 5328 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5329 [(1,0),(0,0)] D [5327] [] [] [] [((0,0),(1,0))] [5329,5330,5331,5332] CONDITIONAL_S
Y_MEAS 5330 [(1,0)] HALF_D_PLUS_2 [5327] [] [] [] [] [5329,5330,5331,5332] CONDITIONAL_S
IDLE 5331 [(0,0)] HALF_D_PLUS_2 [5327] [] [] [] [] [5329,5330,5331,5332] CONDITIONAL_S
DISCARD 5332 [(1,0)] 0 [5327] [] [] [] [] [5329,5330,5331,5332] CONDITIONAL_S
IDLE 5333 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 5334 [(0,1)] D [] [] [] [] [] [] none
MERGE 5335 [(0,1),(0,0)] D [] [5337,5338,5339,5340] [] [] [((0,0),(0,1))] [] none
DISCARD 5336 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5337 [(0,1),(0,0)] D [5335] [] [] [] [((0,0),(0,1))] [5337,5338,5339,5340] CONDITIONAL_S
Y_MEAS 5338 [(0,1)] HALF_D_PLUS_2 [5335] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
IDLE 5339 [(0,0)] HALF_D_PLUS_2 [5335] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
DISCARD 5340 [(0,1)] 0 [5335] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
IDLE 5341 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 5342 [(1,0)] D [] [] [] [] [] [] none
MERGE 5343 [(1,0),(0,0)] D [] [5345,5346,5347,5348] [] [] [((0,0),(1,0))] [] none
DISCARD 5344 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5345 [(1,0),(0,0)] D [5343] [] [] [] [((0,0),(1,0))] [5345,5346,5347,5348] CONDITIONAL_S
Y_MEAS 5346 [(1,0)] HALF_D_PLUS_2 [5343] [] [] [] [] [5345,5346,5347,5348] CONDITIONAL_S
IDLE 5347 [(0,0)] HALF_D_PLUS_2 [5343] [] [] [] [] [5345,5346,5347,5348] CONDITIONAL_S
DISCARD 5348 [(1,0)] 0 [5343] [] [] [] [] [5345,5346,5347,5348] CONDITIONAL_S
IDLE 5349 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 5350 [(0,1)] D [] [] [] [] [] [] none
MERGE 5351 [(0,1),(0,0)] D [] [5353,5354,5355,5356] [] [] [((0,0),(0,1))] [] none
DISCARD 5352 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5353 [(0,1),(0,0)] D [5351] [] [] [] [((0,0),(0,1))] [5353,5354,5355,5356] CONDITIONAL_S
Y_MEAS 5354 [(0,1)] HALF_D_PLUS_2 [5351] [] [] [] [] [5353,5354,5355,5356] CONDITIONAL_S
IDLE 5355 [(0,0)] HALF_D_PLUS_2 [5351] [] [] [] [] [5353,5354,5355,5356] CONDITIONAL_S
DISCARD 5356 [(0,1)] 0 [5351] [] [] [] [] [5353,5354,5355,5356] CONDITIONAL_S
IDLE 5357 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 5358 [(1,0)] D [] [] [] [] [] [] none
MERGE 5359 [(1,0),(0,0)] D [] [5361,5362,5363,5364] [] [] [((0,0),(1,0))] [] none
DISCARD 5360 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5361 [(1,0),(0,0)] D [5359] [] [] [] [((0,0),(1,0))] [5361,5362,5363,5364] CONDITIONAL_S
Y_MEAS 5362 [(1,0)] HALF_D_PLUS_2 [5359] [] [] [] [] [5361,5362,5363,5364] CONDITIONAL_S
IDLE 5363 [(0,0)] HALF_D_PLUS_2 [5359] [] [] [] [] [5361,5362,5363,5364] CONDITIONAL_S
DISCARD 5364 [(1,0)] 0 [5359] [] [] [] [] [5361,5362,5363,5364] CONDITIONAL_S
IDLE 5365 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 5366 [(0,1)] D [] [] [] [] [] [] none
MERGE 5367 [(0,1),(0,0)] D [] [5369,5370,5371,5372] [] [] [((0,0),(0,1))] [] none
DISCARD 5368 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5369 [(0,1),(0,0)] D [5367] [] [] [] [((0,0),(0,1))] [5369,5370,5371,5372] CONDITIONAL_S
Y_MEAS 5370 [(0,1)] HALF_D_PLUS_2 [5367] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
IDLE 5371 [(0,0)] HALF_D_PLUS_2 [5367] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
DISCARD 5372 [(0,1)] 0 [5367] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
IDLE 5373 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 5374 [(1,0)] D [] [] [] [] [] [] none
MERGE 5375 [(1,0),(0,0)] D [] [5377,5378,5379,5380] [] [] [((0,0),(1,0))] [] none
DISCARD 5376 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5377 [(1,0),(0,0)] D [5375] [] [] [] [((0,0),(1,0))] [5377,5378,5379,5380] CONDITIONAL_S
Y_MEAS 5378 [(1,0)] HALF_D_PLUS_2 [5375] [] [] [] [] [5377,5378,5379,5380] CONDITIONAL_S
IDLE 5379 [(0,0)] HALF_D_PLUS_2 [5375] [] [] [] [] [5377,5378,5379,5380] CONDITIONAL_S
DISCARD 5380 [(1,0)] 0 [5375] [] [] [] [] [5377,5378,5379,5380] CONDITIONAL_S
IDLE 5381 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 5382 [(0,1)] D [] [] [] [] [] [] none
MERGE 5383 [(0,1),(0,0)] D [] [5385,5386,5387,5388] [] [] [((0,0),(0,1))] [] none
DISCARD 5384 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5385 [(0,1),(0,0)] D [5383] [] [] [] [((0,0),(0,1))] [5385,5386,5387,5388] CONDITIONAL_S
Y_MEAS 5386 [(0,1)] HALF_D_PLUS_2 [5383] [] [] [] [] [5385,5386,5387,5388] CONDITIONAL_S
IDLE 5387 [(0,0)] HALF_D_PLUS_2 [5383] [] [] [] [] [5385,5386,5387,5388] CONDITIONAL_S
DISCARD 5388 [(0,1)] 0 [5383] [] [] [] [] [5385,5386,5387,5388] CONDITIONAL_S
IDLE 5389 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 5390 [(1,0)] D [] [] [] [] [] [] none
MERGE 5391 [(1,0),(0,0)] D [] [5393,5394,5395,5396] [] [] [((0,0),(1,0))] [] none
DISCARD 5392 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5393 [(1,0),(0,0)] D [5391] [] [] [] [((0,0),(1,0))] [5393,5394,5395,5396] CONDITIONAL_S
Y_MEAS 5394 [(1,0)] HALF_D_PLUS_2 [5391] [] [] [] [] [5393,5394,5395,5396] CONDITIONAL_S
IDLE 5395 [(0,0)] HALF_D_PLUS_2 [5391] [] [] [] [] [5393,5394,5395,5396] CONDITIONAL_S
DISCARD 5396 [(1,0)] 0 [5391] [] [] [] [] [5393,5394,5395,5396] CONDITIONAL_S
IDLE 5397 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 5398 [(0,1)] D [] [] [] [] [] [] none
MERGE 5399 [(0,1),(0,0)] D [] [5401,5402,5403,5404] [] [] [((0,0),(0,1))] [] none
DISCARD 5400 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5401 [(0,1),(0,0)] D [5399] [] [] [] [((0,0),(0,1))] [5401,5402,5403,5404] CONDITIONAL_S
Y_MEAS 5402 [(0,1)] HALF_D_PLUS_2 [5399] [] [] [] [] [5401,5402,5403,5404] CONDITIONAL_S
IDLE 5403 [(0,0)] HALF_D_PLUS_2 [5399] [] [] [] [] [5401,5402,5403,5404] CONDITIONAL_S
DISCARD 5404 [(0,1)] 0 [5399] [] [] [] [] [5401,5402,5403,5404] CONDITIONAL_S
IDLE 5405 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 5406 [(1,0)] D [] [] [] [] [] [] none
MERGE 5407 [(1,0),(0,0)] D [] [5409,5410,5411,5412] [] [] [((0,0),(1,0))] [] none
DISCARD 5408 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5409 [(1,0),(0,0)] D [5407] [] [] [] [((0,0),(1,0))] [5409,5410,5411,5412] CONDITIONAL_S
Y_MEAS 5410 [(1,0)] HALF_D_PLUS_2 [5407] [] [] [] [] [5409,5410,5411,5412] CONDITIONAL_S
IDLE 5411 [(0,0)] HALF_D_PLUS_2 [5407] [] [] [] [] [5409,5410,5411,5412] CONDITIONAL_S
DISCARD 5412 [(1,0)] 0 [5407] [] [] [] [] [5409,5410,5411,5412] CONDITIONAL_S
IDLE 5413 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 5414 [(0,1)] D [] [] [] [] [] [] none
MERGE 5415 [(0,1),(0,0)] D [] [5417,5418,5419,5420] [] [] [((0,0),(0,1))] [] none
DISCARD 5416 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5417 [(0,1),(0,0)] D [5415] [] [] [] [((0,0),(0,1))] [5417,5418,5419,5420] CONDITIONAL_S
Y_MEAS 5418 [(0,1)] HALF_D_PLUS_2 [5415] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
IDLE 5419 [(0,0)] HALF_D_PLUS_2 [5415] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
DISCARD 5420 [(0,1)] 0 [5415] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
IDLE 5421 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 5422 [(1,0)] D [] [] [] [] [] [] none
MERGE 5423 [(1,0),(0,0)] D [] [5425,5426,5427,5428] [] [] [((0,0),(1,0))] [] none
DISCARD 5424 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5425 [(1,0),(0,0)] D [5423] [] [] [] [((0,0),(1,0))] [5425,5426,5427,5428] CONDITIONAL_S
Y_MEAS 5426 [(1,0)] HALF_D_PLUS_2 [5423] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
IDLE 5427 [(0,0)] HALF_D_PLUS_2 [5423] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
DISCARD 5428 [(1,0)] 0 [5423] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
IDLE 5429 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 5430 [(0,1)] D [] [] [] [] [] [] none
MERGE 5431 [(0,1),(0,0)] D [] [5433,5434,5435,5436] [] [] [((0,0),(0,1))] [] none
DISCARD 5432 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5433 [(0,1),(0,0)] D [5431] [] [] [] [((0,0),(0,1))] [5433,5434,5435,5436] CONDITIONAL_S
Y_MEAS 5434 [(0,1)] HALF_D_PLUS_2 [5431] [] [] [] [] [5433,5434,5435,5436] CONDITIONAL_S
IDLE 5435 [(0,0)] HALF_D_PLUS_2 [5431] [] [] [] [] [5433,5434,5435,5436] CONDITIONAL_S
DISCARD 5436 [(0,1)] 0 [5431] [] [] [] [] [5433,5434,5435,5436] CONDITIONAL_S
IDLE 5437 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 5438 [(1,0)] D [] [] [] [] [] [] none
MERGE 5439 [(1,0),(0,0)] D [] [5441,5442,5443,5444] [] [] [((0,0),(1,0))] [] none
DISCARD 5440 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5441 [(1,0),(0,0)] D [5439] [] [] [] [((0,0),(1,0))] [5441,5442,5443,5444] CONDITIONAL_S
Y_MEAS 5442 [(1,0)] HALF_D_PLUS_2 [5439] [] [] [] [] [5441,5442,5443,5444] CONDITIONAL_S
IDLE 5443 [(0,0)] HALF_D_PLUS_2 [5439] [] [] [] [] [5441,5442,5443,5444] CONDITIONAL_S
DISCARD 5444 [(1,0)] 0 [5439] [] [] [] [] [5441,5442,5443,5444] CONDITIONAL_S
IDLE 5445 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 5446 [(0,1)] D [] [] [] [] [] [] none
MERGE 5447 [(0,1),(0,0)] D [] [5449,5450,5451,5452] [] [] [((0,0),(0,1))] [] none
DISCARD 5448 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5449 [(0,1),(0,0)] D [5447] [] [] [] [((0,0),(0,1))] [5449,5450,5451,5452] CONDITIONAL_S
Y_MEAS 5450 [(0,1)] HALF_D_PLUS_2 [5447] [] [] [] [] [5449,5450,5451,5452] CONDITIONAL_S
IDLE 5451 [(0,0)] HALF_D_PLUS_2 [5447] [] [] [] [] [5449,5450,5451,5452] CONDITIONAL_S
DISCARD 5452 [(0,1)] 0 [5447] [] [] [] [] [5449,5450,5451,5452] CONDITIONAL_S
IDLE 5453 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 5454 [(1,0)] D [] [] [] [] [] [] none
MERGE 5455 [(1,0),(0,0)] D [] [5457,5458,5459,5460] [] [] [((0,0),(1,0))] [] none
DISCARD 5456 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5457 [(1,0),(0,0)] D [5455] [] [] [] [((0,0),(1,0))] [5457,5458,5459,5460] CONDITIONAL_S
Y_MEAS 5458 [(1,0)] HALF_D_PLUS_2 [5455] [] [] [] [] [5457,5458,5459,5460] CONDITIONAL_S
IDLE 5459 [(0,0)] HALF_D_PLUS_2 [5455] [] [] [] [] [5457,5458,5459,5460] CONDITIONAL_S
DISCARD 5460 [(1,0)] 0 [5455] [] [] [] [] [5457,5458,5459,5460] CONDITIONAL_S
IDLE 5461 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5462 [(0,1)] D [] [] [] [] [] [] none
MERGE 5463 [(0,1),(0,0)] D [] [5465,5466,5467,5468] [] [] [((0,0),(0,1))] [] none
DISCARD 5464 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5465 [(0,1),(0,0)] D [5463] [] [] [] [((0,0),(0,1))] [5465,5466,5467,5468] CONDITIONAL_S
Y_MEAS 5466 [(0,1)] HALF_D_PLUS_2 [5463] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
IDLE 5467 [(0,0)] HALF_D_PLUS_2 [5463] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
DISCARD 5468 [(0,1)] 0 [5463] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
IDLE 5469 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 5470 [(1,0)] D [] [] [] [] [] [] none
MERGE 5471 [(1,0),(0,0)] D [] [5473,5474,5475,5476] [] [] [((0,0),(1,0))] [] none
DISCARD 5472 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5473 [(1,0),(0,0)] D [5471] [] [] [] [((0,0),(1,0))] [5473,5474,5475,5476] CONDITIONAL_S
Y_MEAS 5474 [(1,0)] HALF_D_PLUS_2 [5471] [] [] [] [] [5473,5474,5475,5476] CONDITIONAL_S
IDLE 5475 [(0,0)] HALF_D_PLUS_2 [5471] [] [] [] [] [5473,5474,5475,5476] CONDITIONAL_S
DISCARD 5476 [(1,0)] 0 [5471] [] [] [] [] [5473,5474,5475,5476] CONDITIONAL_S
IDLE 5477 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 5478 [(0,1)] D [] [] [] [] [] [] none
MERGE 5479 [(0,1),(0,0)] D [] [5481,5482,5483,5484] [] [] [((0,0),(0,1))] [] none
DISCARD 5480 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5481 [(0,1),(0,0)] D [5479] [] [] [] [((0,0),(0,1))] [5481,5482,5483,5484] CONDITIONAL_S
Y_MEAS 5482 [(0,1)] HALF_D_PLUS_2 [5479] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
IDLE 5483 [(0,0)] HALF_D_PLUS_2 [5479] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
DISCARD 5484 [(0,1)] 0 [5479] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
IDLE 5485 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5486 [(1,0)] D [] [] [] [] [] [] none
MERGE 5487 [(1,0),(0,0)] D [] [5489,5490,5491,5492] [] [] [((0,0),(1,0))] [] none
DISCARD 5488 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5489 [(1,0),(0,0)] D [5487] [] [] [] [((0,0),(1,0))] [5489,5490,5491,5492] CONDITIONAL_S
Y_MEAS 5490 [(1,0)] HALF_D_PLUS_2 [5487] [] [] [] [] [5489,5490,5491,5492] CONDITIONAL_S
IDLE 5491 [(0,0)] HALF_D_PLUS_2 [5487] [] [] [] [] [5489,5490,5491,5492] CONDITIONAL_S
DISCARD 5492 [(1,0)] 0 [5487] [] [] [] [] [5489,5490,5491,5492] CONDITIONAL_S
IDLE 5493 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5494 [(0,1)] D [] [] [] [] [] [] none
MERGE 5495 [(0,1),(0,0)] D [] [5497,5498,5499,5500] [] [] [((0,0),(0,1))] [] none
DISCARD 5496 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5497 [(0,1),(0,0)] D [5495] [] [] [] [((0,0),(0,1))] [5497,5498,5499,5500] CONDITIONAL_S
Y_MEAS 5498 [(0,1)] HALF_D_PLUS_2 [5495] [] [] [] [] [5497,5498,5499,5500] CONDITIONAL_S
IDLE 5499 [(0,0)] HALF_D_PLUS_2 [5495] [] [] [] [] [5497,5498,5499,5500] CONDITIONAL_S
DISCARD 5500 [(0,1)] 0 [5495] [] [] [] [] [5497,5498,5499,5500] CONDITIONAL_S
IDLE 5501 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 5502 [(1,0)] D [] [] [] [] [] [] none
MERGE 5503 [(1,0),(0,0)] D [] [5505,5506,5507,5508] [] [] [((0,0),(1,0))] [] none
DISCARD 5504 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5505 [(1,0),(0,0)] D [5503] [] [] [] [((0,0),(1,0))] [5505,5506,5507,5508] CONDITIONAL_S
Y_MEAS 5506 [(1,0)] HALF_D_PLUS_2 [5503] [] [] [] [] [5505,5506,5507,5508] CONDITIONAL_S
IDLE 5507 [(0,0)] HALF_D_PLUS_2 [5503] [] [] [] [] [5505,5506,5507,5508] CONDITIONAL_S
DISCARD 5508 [(1,0)] 0 [5503] [] [] [] [] [5505,5506,5507,5508] CONDITIONAL_S
IDLE 5509 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 5510 [(0,1)] D [] [] [] [] [] [] none
MERGE 5511 [(0,1),(0,0)] D [] [5513,5514,5515,5516] [] [] [((0,0),(0,1))] [] none
DISCARD 5512 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5513 [(0,1),(0,0)] D [5511] [] [] [] [((0,0),(0,1))] [5513,5514,5515,5516] CONDITIONAL_S
Y_MEAS 5514 [(0,1)] HALF_D_PLUS_2 [5511] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
IDLE 5515 [(0,0)] HALF_D_PLUS_2 [5511] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
DISCARD 5516 [(0,1)] 0 [5511] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
IDLE 5517 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 5518 [(1,0)] D [] [] [] [] [] [] none
MERGE 5519 [(1,0),(0,0)] D [] [5521,5522,5523,5524] [] [] [((0,0),(1,0))] [] none
DISCARD 5520 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5521 [(1,0),(0,0)] D [5519] [] [] [] [((0,0),(1,0))] [5521,5522,5523,5524] CONDITIONAL_S
Y_MEAS 5522 [(1,0)] HALF_D_PLUS_2 [5519] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
IDLE 5523 [(0,0)] HALF_D_PLUS_2 [5519] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
DISCARD 5524 [(1,0)] 0 [5519] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
IDLE 5525 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 5526 [(0,1)] D [] [] [] [] [] [] none
MERGE 5527 [(0,1),(0,0)] D [] [5529,5530,5531,5532] [] [] [((0,0),(0,1))] [] none
DISCARD 5528 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5529 [(0,1),(0,0)] D [5527] [] [] [] [((0,0),(0,1))] [5529,5530,5531,5532] CONDITIONAL_S
Y_MEAS 5530 [(0,1)] HALF_D_PLUS_2 [5527] [] [] [] [] [5529,5530,5531,5532] CONDITIONAL_S
IDLE 5531 [(0,0)] HALF_D_PLUS_2 [5527] [] [] [] [] [5529,5530,5531,5532] CONDITIONAL_S
DISCARD 5532 [(0,1)] 0 [5527] [] [] [] [] [5529,5530,5531,5532] CONDITIONAL_S
IDLE 5533 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 5534 [(1,0)] D [] [] [] [] [] [] none
MERGE 5535 [(1,0),(0,0)] D [] [5537,5538,5539,5540] [] [] [((0,0),(1,0))] [] none
DISCARD 5536 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5537 [(1,0),(0,0)] D [5535] [] [] [] [((0,0),(1,0))] [5537,5538,5539,5540] CONDITIONAL_S
Y_MEAS 5538 [(1,0)] HALF_D_PLUS_2 [5535] [] [] [] [] [5537,5538,5539,5540] CONDITIONAL_S
IDLE 5539 [(0,0)] HALF_D_PLUS_2 [5535] [] [] [] [] [5537,5538,5539,5540] CONDITIONAL_S
DISCARD 5540 [(1,0)] 0 [5535] [] [] [] [] [5537,5538,5539,5540] CONDITIONAL_S
IDLE 5541 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 5542 [(0,1)] D [] [] [] [] [] [] none
MERGE 5543 [(0,1),(0,0)] D [] [5545,5546,5547,5548] [] [] [((0,0),(0,1))] [] none
DISCARD 5544 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5545 [(0,1),(0,0)] D [5543] [] [] [] [((0,0),(0,1))] [5545,5546,5547,5548] CONDITIONAL_S
Y_MEAS 5546 [(0,1)] HALF_D_PLUS_2 [5543] [] [] [] [] [5545,5546,5547,5548] CONDITIONAL_S
IDLE 5547 [(0,0)] HALF_D_PLUS_2 [5543] [] [] [] [] [5545,5546,5547,5548] CONDITIONAL_S
DISCARD 5548 [(0,1)] 0 [5543] [] [] [] [] [5545,5546,5547,5548] CONDITIONAL_S
IDLE 5549 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5550 [(1,0)] D [] [] [] [] [] [] none
MERGE 5551 [(1,0),(0,0)] D [] [5553,5554,5555,5556] [] [] [((0,0),(1,0))] [] none
DISCARD 5552 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5553 [(1,0),(0,0)] D [5551] [] [] [] [((0,0),(1,0))] [5553,5554,5555,5556] CONDITIONAL_S
Y_MEAS 5554 [(1,0)] HALF_D_PLUS_2 [5551] [] [] [] [] [5553,5554,5555,5556] CONDITIONAL_S
IDLE 5555 [(0,0)] HALF_D_PLUS_2 [5551] [] [] [] [] [5553,5554,5555,5556] CONDITIONAL_S
DISCARD 5556 [(1,0)] 0 [5551] [] [] [] [] [5553,5554,5555,5556] CONDITIONAL_S
IDLE 5557 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5558 [(0,1)] D [] [] [] [] [] [] none
MERGE 5559 [(0,1),(0,0)] D [] [5561,5562,5563,5564] [] [] [((0,0),(0,1))] [] none
DISCARD 5560 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5561 [(0,1),(0,0)] D [5559] [] [] [] [((0,0),(0,1))] [5561,5562,5563,5564] CONDITIONAL_S
Y_MEAS 5562 [(0,1)] HALF_D_PLUS_2 [5559] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
IDLE 5563 [(0,0)] HALF_D_PLUS_2 [5559] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
DISCARD 5564 [(0,1)] 0 [5559] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
IDLE 5565 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 5566 [(1,0)] D [] [] [] [] [] [] none
MERGE 5567 [(1,0),(0,0)] D [] [5569,5570,5571,5572] [] [] [((0,0),(1,0))] [] none
DISCARD 5568 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5569 [(1,0),(0,0)] D [5567] [] [] [] [((0,0),(1,0))] [5569,5570,5571,5572] CONDITIONAL_S
Y_MEAS 5570 [(1,0)] HALF_D_PLUS_2 [5567] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
IDLE 5571 [(0,0)] HALF_D_PLUS_2 [5567] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
DISCARD 5572 [(1,0)] 0 [5567] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
IDLE 5573 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 5574 [(0,1)] D [] [] [] [] [] [] none
MERGE 5575 [(0,1),(0,0)] D [] [5577,5578,5579,5580] [] [] [((0,0),(0,1))] [] none
DISCARD 5576 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5577 [(0,1),(0,0)] D [5575] [] [] [] [((0,0),(0,1))] [5577,5578,5579,5580] CONDITIONAL_S
Y_MEAS 5578 [(0,1)] HALF_D_PLUS_2 [5575] [] [] [] [] [5577,5578,5579,5580] CONDITIONAL_S
IDLE 5579 [(0,0)] HALF_D_PLUS_2 [5575] [] [] [] [] [5577,5578,5579,5580] CONDITIONAL_S
DISCARD 5580 [(0,1)] 0 [5575] [] [] [] [] [5577,5578,5579,5580] CONDITIONAL_S
IDLE 5581 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 5582 [(1,0)] D [] [] [] [] [] [] none
MERGE 5583 [(1,0),(0,0)] D [] [5585,5586,5587,5588] [] [] [((0,0),(1,0))] [] none
DISCARD 5584 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5585 [(1,0),(0,0)] D [5583] [] [] [] [((0,0),(1,0))] [5585,5586,5587,5588] CONDITIONAL_S
Y_MEAS 5586 [(1,0)] HALF_D_PLUS_2 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
IDLE 5587 [(0,0)] HALF_D_PLUS_2 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
DISCARD 5588 [(1,0)] 0 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
IDLE 5589 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 5590 [(0,1)] D [] [] [] [] [] [] none
MERGE 5591 [(0,1),(0,0)] D [] [5593,5594,5595,5596] [] [] [((0,0),(0,1))] [] none
DISCARD 5592 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5593 [(0,1),(0,0)] D [5591] [] [] [] [((0,0),(0,1))] [5593,5594,5595,5596] CONDITIONAL_S
Y_MEAS 5594 [(0,1)] HALF_D_PLUS_2 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
IDLE 5595 [(0,0)] HALF_D_PLUS_2 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
DISCARD 5596 [(0,1)] 0 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
IDLE 5597 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 5598 [(1,0)] D [] [] [] [] [] [] none
MERGE 5599 [(1,0),(0,0)] D [] [5601,5602,5603,5604] [] [] [((0,0),(1,0))] [] none
DISCARD 5600 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5601 [(1,0),(0,0)] D [5599] [] [] [] [((0,0),(1,0))] [5601,5602,5603,5604] CONDITIONAL_S
Y_MEAS 5602 [(1,0)] HALF_D_PLUS_2 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
IDLE 5603 [(0,0)] HALF_D_PLUS_2 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
DISCARD 5604 [(1,0)] 0 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
IDLE 5605 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 5606 [(0,1)] D [] [] [] [] [] [] none
MERGE 5607 [(0,1),(0,0)] D [] [5609,5610,5611,5612] [] [] [((0,0),(0,1))] [] none
DISCARD 5608 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5609 [(0,1),(0,0)] D [5607] [] [] [] [((0,0),(0,1))] [5609,5610,5611,5612] CONDITIONAL_S
Y_MEAS 5610 [(0,1)] HALF_D_PLUS_2 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
IDLE 5611 [(0,0)] HALF_D_PLUS_2 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
DISCARD 5612 [(0,1)] 0 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
IDLE 5613 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 5614 [(1,0)] D [] [] [] [] [] [] none
MERGE 5615 [(1,0),(0,0)] D [] [5617,5618,5619,5620] [] [] [((0,0),(1,0))] [] none
DISCARD 5616 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5617 [(1,0),(0,0)] D [5615] [] [] [] [((0,0),(1,0))] [5617,5618,5619,5620] CONDITIONAL_S
Y_MEAS 5618 [(1,0)] HALF_D_PLUS_2 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
IDLE 5619 [(0,0)] HALF_D_PLUS_2 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
DISCARD 5620 [(1,0)] 0 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
IDLE 5621 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 5622 [(0,1)] D [] [] [] [] [] [] none
MERGE 5623 [(0,1),(0,0)] D [] [5625,5626,5627,5628] [] [] [((0,0),(0,1))] [] none
DISCARD 5624 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5625 [(0,1),(0,0)] D [5623] [] [] [] [((0,0),(0,1))] [5625,5626,5627,5628] CONDITIONAL_S
Y_MEAS 5626 [(0,1)] HALF_D_PLUS_2 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
IDLE 5627 [(0,0)] HALF_D_PLUS_2 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
DISCARD 5628 [(0,1)] 0 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
IDLE 5629 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 5630 [(1,0)] D [] [] [] [] [] [] none
MERGE 5631 [(1,0),(0,0)] D [] [5633,5634,5635,5636] [] [] [((0,0),(1,0))] [] none
DISCARD 5632 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5633 [(1,0),(0,0)] D [5631] [] [] [] [((0,0),(1,0))] [5633,5634,5635,5636] CONDITIONAL_S
Y_MEAS 5634 [(1,0)] HALF_D_PLUS_2 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
IDLE 5635 [(0,0)] HALF_D_PLUS_2 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
DISCARD 5636 [(1,0)] 0 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
IDLE 5637 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 5638 [(0,1)] D [] [] [] [] [] [] none
MERGE 5639 [(0,1),(0,0)] D [] [5641,5642,5643,5644] [] [] [((0,0),(0,1))] [] none
DISCARD 5640 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5641 [(0,1),(0,0)] D [5639] [] [] [] [((0,0),(0,1))] [5641,5642,5643,5644] CONDITIONAL_S
Y_MEAS 5642 [(0,1)] HALF_D_PLUS_2 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
IDLE 5643 [(0,0)] HALF_D_PLUS_2 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
DISCARD 5644 [(0,1)] 0 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
IDLE 5645 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 5646 [(1,0)] D [] [] [] [] [] [] none
MERGE 5647 [(1,0),(0,0)] D [] [5649,5650,5651,5652] [] [] [((0,0),(1,0))] [] none
DISCARD 5648 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5649 [(1,0),(0,0)] D [5647] [] [] [] [((0,0),(1,0))] [5649,5650,5651,5652] CONDITIONAL_S
Y_MEAS 5650 [(1,0)] HALF_D_PLUS_2 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
IDLE 5651 [(0,0)] HALF_D_PLUS_2 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
DISCARD 5652 [(1,0)] 0 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
IDLE 5653 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 5654 [(0,1)] D [] [] [] [] [] [] none
MERGE 5655 [(0,1),(0,0)] D [] [5657,5658,5659,5660] [] [] [((0,0),(0,1))] [] none
DISCARD 5656 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5657 [(0,1),(0,0)] D [5655] [] [] [] [((0,0),(0,1))] [5657,5658,5659,5660] CONDITIONAL_S
Y_MEAS 5658 [(0,1)] HALF_D_PLUS_2 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
IDLE 5659 [(0,0)] HALF_D_PLUS_2 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
DISCARD 5660 [(0,1)] 0 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
IDLE 5661 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 5662 [(1,0)] D [] [] [] [] [] [] none
MERGE 5663 [(1,0),(0,0)] D [] [5665,5666,5667,5668] [] [] [((0,0),(1,0))] [] none
DISCARD 5664 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5665 [(1,0),(0,0)] D [5663] [] [] [] [((0,0),(1,0))] [5665,5666,5667,5668] CONDITIONAL_S
Y_MEAS 5666 [(1,0)] HALF_D_PLUS_2 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
IDLE 5667 [(0,0)] HALF_D_PLUS_2 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
DISCARD 5668 [(1,0)] 0 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
IDLE 5669 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 5670 [(0,1)] D [] [] [] [] [] [] none
MERGE 5671 [(0,1),(0,0)] D [] [5673,5674,5675,5676] [] [] [((0,0),(0,1))] [] none
DISCARD 5672 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5673 [(0,1),(0,0)] D [5671] [] [] [] [((0,0),(0,1))] [5673,5674,5675,5676] CONDITIONAL_S
Y_MEAS 5674 [(0,1)] HALF_D_PLUS_2 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
IDLE 5675 [(0,0)] HALF_D_PLUS_2 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
DISCARD 5676 [(0,1)] 0 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
IDLE 5677 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 5678 [(1,0)] D [] [] [] [] [] [] none
MERGE 5679 [(1,0),(0,0)] D [] [5681,5682,5683,5684] [] [] [((0,0),(1,0))] [] none
DISCARD 5680 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5681 [(1,0),(0,0)] D [5679] [] [] [] [((0,0),(1,0))] [5681,5682,5683,5684] CONDITIONAL_S
Y_MEAS 5682 [(1,0)] HALF_D_PLUS_2 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
IDLE 5683 [(0,0)] HALF_D_PLUS_2 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
DISCARD 5684 [(1,0)] 0 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
IDLE 5685 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 5686 [(0,1)] D [] [] [] [] [] [] none
MERGE 5687 [(0,1),(0,0)] D [] [5689,5690,5691,5692] [] [] [((0,0),(0,1))] [] none
DISCARD 5688 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5689 [(0,1),(0,0)] D [5687] [] [] [] [((0,0),(0,1))] [5689,5690,5691,5692] CONDITIONAL_S
Y_MEAS 5690 [(0,1)] HALF_D_PLUS_2 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
IDLE 5691 [(0,0)] HALF_D_PLUS_2 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
DISCARD 5692 [(0,1)] 0 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
IDLE 5693 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 5694 [(1,0)] D [] [] [] [] [] [] none
MERGE 5695 [(1,0),(0,0)] D [] [5697,5698,5699,5700] [] [] [((0,0),(1,0))] [] none
DISCARD 5696 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5697 [(1,0),(0,0)] D [5695] [] [] [] [((0,0),(1,0))] [5697,5698,5699,5700] CONDITIONAL_S
Y_MEAS 5698 [(1,0)] HALF_D_PLUS_2 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
IDLE 5699 [(0,0)] HALF_D_PLUS_2 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
DISCARD 5700 [(1,0)] 0 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
IDLE 5701 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 5702 [(0,1)] D [] [] [] [] [] [] none
MERGE 5703 [(0,1),(0,0)] D [] [5705,5706,5707,5708] [] [] [((0,0),(0,1))] [] none
DISCARD 5704 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5705 [(0,1),(0,0)] D [5703] [] [] [] [((0,0),(0,1))] [5705,5706,5707,5708] CONDITIONAL_S
Y_MEAS 5706 [(0,1)] HALF_D_PLUS_2 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
IDLE 5707 [(0,0)] HALF_D_PLUS_2 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
DISCARD 5708 [(0,1)] 0 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
IDLE 5709 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 5710 [(1,0)] D [] [] [] [] [] [] none
MERGE 5711 [(1,0),(0,0)] D [] [5713,5714,5715,5716] [] [] [((0,0),(1,0))] [] none
DISCARD 5712 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5713 [(1,0),(0,0)] D [5711] [] [] [] [((0,0),(1,0))] [5713,5714,5715,5716] CONDITIONAL_S
Y_MEAS 5714 [(1,0)] HALF_D_PLUS_2 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
IDLE 5715 [(0,0)] HALF_D_PLUS_2 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
DISCARD 5716 [(1,0)] 0 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
IDLE 5717 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 5718 [(0,1)] D [] [] [] [] [] [] none
MERGE 5719 [(0,1),(0,0)] D [] [5721,5722,5723,5724] [] [] [((0,0),(0,1))] [] none
DISCARD 5720 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5721 [(0,1),(0,0)] D [5719] [] [] [] [((0,0),(0,1))] [5721,5722,5723,5724] CONDITIONAL_S
Y_MEAS 5722 [(0,1)] HALF_D_PLUS_2 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
IDLE 5723 [(0,0)] HALF_D_PLUS_2 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
DISCARD 5724 [(0,1)] 0 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
IDLE 5725 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 5726 [(1,0)] D [] [] [] [] [] [] none
MERGE 5727 [(1,0),(0,0)] D [] [5729,5730,5731,5732] [] [] [((0,0),(1,0))] [] none
DISCARD 5728 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5729 [(1,0),(0,0)] D [5727] [] [] [] [((0,0),(1,0))] [5729,5730,5731,5732] CONDITIONAL_S
Y_MEAS 5730 [(1,0)] HALF_D_PLUS_2 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
IDLE 5731 [(0,0)] HALF_D_PLUS_2 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
DISCARD 5732 [(1,0)] 0 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
IDLE 5733 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 5734 [(0,1)] D [] [] [] [] [] [] none
MERGE 5735 [(0,1),(0,0)] D [] [5737,5738,5739,5740] [] [] [((0,0),(0,1))] [] none
DISCARD 5736 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5737 [(0,1),(0,0)] D [5735] [] [] [] [((0,0),(0,1))] [5737,5738,5739,5740] CONDITIONAL_S
Y_MEAS 5738 [(0,1)] HALF_D_PLUS_2 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
IDLE 5739 [(0,0)] HALF_D_PLUS_2 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
DISCARD 5740 [(0,1)] 0 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
IDLE 5741 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5742 [(1,0)] D [] [] [] [] [] [] none
MERGE 5743 [(1,0),(0,0)] D [] [5745,5746,5747,5748] [] [] [((0,0),(1,0))] [] none
DISCARD 5744 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5745 [(1,0),(0,0)] D [5743] [] [] [] [((0,0),(1,0))] [5745,5746,5747,5748] CONDITIONAL_S
Y_MEAS 5746 [(1,0)] HALF_D_PLUS_2 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
IDLE 5747 [(0,0)] HALF_D_PLUS_2 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
DISCARD 5748 [(1,0)] 0 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
IDLE 5749 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 5750 [(0,1)] D [] [] [] [] [] [] none
MERGE 5751 [(0,1),(0,0)] D [] [5753,5754,5755,5756] [] [] [((0,0),(0,1))] [] none
DISCARD 5752 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5753 [(0,1),(0,0)] D [5751] [] [] [] [((0,0),(0,1))] [5753,5754,5755,5756] CONDITIONAL_S
Y_MEAS 5754 [(0,1)] HALF_D_PLUS_2 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
IDLE 5755 [(0,0)] HALF_D_PLUS_2 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
DISCARD 5756 [(0,1)] 0 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
IDLE 5757 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 5758 [(1,0)] D [] [] [] [] [] [] none
MERGE 5759 [(1,0),(0,0)] D [] [5761,5762,5763,5764] [] [] [((0,0),(1,0))] [] none
DISCARD 5760 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5761 [(1,0),(0,0)] D [5759] [] [] [] [((0,0),(1,0))] [5761,5762,5763,5764] CONDITIONAL_S
Y_MEAS 5762 [(1,0)] HALF_D_PLUS_2 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
IDLE 5763 [(0,0)] HALF_D_PLUS_2 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
DISCARD 5764 [(1,0)] 0 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
IDLE 5765 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 5766 [(0,1)] D [] [] [] [] [] [] none
MERGE 5767 [(0,1),(0,0)] D [] [5769,5770,5771,5772] [] [] [((0,0),(0,1))] [] none
DISCARD 5768 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5769 [(0,1),(0,0)] D [5767] [] [] [] [((0,0),(0,1))] [5769,5770,5771,5772] CONDITIONAL_S
Y_MEAS 5770 [(0,1)] HALF_D_PLUS_2 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
IDLE 5771 [(0,0)] HALF_D_PLUS_2 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
DISCARD 5772 [(0,1)] 0 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
IDLE 5773 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 5774 [(1,0)] D [] [] [] [] [] [] none
MERGE 5775 [(1,0),(0,0)] D [] [5777,5778,5779,5780] [] [] [((0,0),(1,0))] [] none
DISCARD 5776 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5777 [(1,0),(0,0)] D [5775] [] [] [] [((0,0),(1,0))] [5777,5778,5779,5780] CONDITIONAL_S
Y_MEAS 5778 [(1,0)] HALF_D_PLUS_2 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
IDLE 5779 [(0,0)] HALF_D_PLUS_2 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
DISCARD 5780 [(1,0)] 0 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
IDLE 5781 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 5782 [(0,1)] D [] [] [] [] [] [] none
MERGE 5783 [(0,1),(0,0)] D [] [5785,5786,5787,5788] [] [] [((0,0),(0,1))] [] none
DISCARD 5784 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5785 [(0,1),(0,0)] D [5783] [] [] [] [((0,0),(0,1))] [5785,5786,5787,5788] CONDITIONAL_S
Y_MEAS 5786 [(0,1)] HALF_D_PLUS_2 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
IDLE 5787 [(0,0)] HALF_D_PLUS_2 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
DISCARD 5788 [(0,1)] 0 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
IDLE 5789 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 5790 [(1,0)] D [] [] [] [] [] [] none
MERGE 5791 [(1,0),(0,0)] D [] [5793,5794,5795,5796] [] [] [((0,0),(1,0))] [] none
DISCARD 5792 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5793 [(1,0),(0,0)] D [5791] [] [] [] [((0,0),(1,0))] [5793,5794,5795,5796] CONDITIONAL_S
Y_MEAS 5794 [(1,0)] HALF_D_PLUS_2 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
IDLE 5795 [(0,0)] HALF_D_PLUS_2 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
DISCARD 5796 [(1,0)] 0 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
IDLE 5797 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 5798 [(0,1)] D [] [] [] [] [] [] none
MERGE 5799 [(0,1),(0,0)] D [] [5801,5802,5803,5804] [] [] [((0,0),(0,1))] [] none
DISCARD 5800 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5801 [(0,1),(0,0)] D [5799] [] [] [] [((0,0),(0,1))] [5801,5802,5803,5804] CONDITIONAL_S
Y_MEAS 5802 [(0,1)] HALF_D_PLUS_2 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
IDLE 5803 [(0,0)] HALF_D_PLUS_2 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
DISCARD 5804 [(0,1)] 0 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
IDLE 5805 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 5806 [(1,0)] D [] [] [] [] [] [] none
MERGE 5807 [(1,0),(0,0)] D [] [5809,5810,5811,5812] [] [] [((0,0),(1,0))] [] none
DISCARD 5808 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5809 [(1,0),(0,0)] D [5807] [] [] [] [((0,0),(1,0))] [5809,5810,5811,5812] CONDITIONAL_S
Y_MEAS 5810 [(1,0)] HALF_D_PLUS_2 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
IDLE 5811 [(0,0)] HALF_D_PLUS_2 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
DISCARD 5812 [(1,0)] 0 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
IDLE 5813 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 5814 [(0,1)] D [] [] [] [] [] [] none
MERGE 5815 [(0,1),(0,0)] D [] [5817,5818,5819,5820] [] [] [((0,0),(0,1))] [] none
DISCARD 5816 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5817 [(0,1),(0,0)] D [5815] [] [] [] [((0,0),(0,1))] [5817,5818,5819,5820] CONDITIONAL_S
Y_MEAS 5818 [(0,1)] HALF_D_PLUS_2 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
IDLE 5819 [(0,0)] HALF_D_PLUS_2 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
DISCARD 5820 [(0,1)] 0 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
IDLE 5821 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 5822 [(1,0)] D [] [] [] [] [] [] none
MERGE 5823 [(1,0),(0,0)] D [] [5825,5826,5827,5828] [] [] [((0,0),(1,0))] [] none
DISCARD 5824 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5825 [(1,0),(0,0)] D [5823] [] [] [] [((0,0),(1,0))] [5825,5826,5827,5828] CONDITIONAL_S
Y_MEAS 5826 [(1,0)] HALF_D_PLUS_2 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
IDLE 5827 [(0,0)] HALF_D_PLUS_2 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
DISCARD 5828 [(1,0)] 0 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
IDLE 5829 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5830 [(0,1)] D [] [] [] [] [] [] none
MERGE 5831 [(0,1),(0,0)] D [] [5833,5834,5835,5836] [] [] [((0,0),(0,1))] [] none
DISCARD 5832 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5833 [(0,1),(0,0)] D [5831] [] [] [] [((0,0),(0,1))] [5833,5834,5835,5836] CONDITIONAL_S
Y_MEAS 5834 [(0,1)] HALF_D_PLUS_2 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
IDLE 5835 [(0,0)] HALF_D_PLUS_2 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
DISCARD 5836 [(0,1)] 0 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
IDLE 5837 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 5838 [(1,0)] D [] [] [] [] [] [] none
MERGE 5839 [(1,0),(0,0)] D [] [5841,5842,5843,5844] [] [] [((0,0),(1,0))] [] none
DISCARD 5840 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5841 [(1,0),(0,0)] D [5839] [] [] [] [((0,0),(1,0))] [5841,5842,5843,5844] CONDITIONAL_S
Y_MEAS 5842 [(1,0)] HALF_D_PLUS_2 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
IDLE 5843 [(0,0)] HALF_D_PLUS_2 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
DISCARD 5844 [(1,0)] 0 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
IDLE 5845 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 5846 [(0,1)] D [] [] [] [] [] [] none
MERGE 5847 [(0,1),(0,0)] D [] [5849,5850,5851,5852] [] [] [((0,0),(0,1))] [] none
DISCARD 5848 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5849 [(0,1),(0,0)] D [5847] [] [] [] [((0,0),(0,1))] [5849,5850,5851,5852] CONDITIONAL_S
Y_MEAS 5850 [(0,1)] HALF_D_PLUS_2 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
IDLE 5851 [(0,0)] HALF_D_PLUS_2 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
DISCARD 5852 [(0,1)] 0 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
IDLE 5853 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 5854 [(1,0)] D [] [] [] [] [] [] none
MERGE 5855 [(1,0),(0,0)] D [] [5857,5858,5859,5860] [] [] [((0,0),(1,0))] [] none
DISCARD 5856 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5857 [(1,0),(0,0)] D [5855] [] [] [] [((0,0),(1,0))] [5857,5858,5859,5860] CONDITIONAL_S
Y_MEAS 5858 [(1,0)] HALF_D_PLUS_2 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
IDLE 5859 [(0,0)] HALF_D_PLUS_2 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
DISCARD 5860 [(1,0)] 0 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
IDLE 5861 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 5862 [(0,1)] D [] [] [] [] [] [] none
MERGE 5863 [(0,1),(0,0)] D [] [5865,5866,5867,5868] [] [] [((0,0),(0,1))] [] none
DISCARD 5864 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5865 [(0,1),(0,0)] D [5863] [] [] [] [((0,0),(0,1))] [5865,5866,5867,5868] CONDITIONAL_S
Y_MEAS 5866 [(0,1)] HALF_D_PLUS_2 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
IDLE 5867 [(0,0)] HALF_D_PLUS_2 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
DISCARD 5868 [(0,1)] 0 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
IDLE 5869 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 5870 [(1,0)] D [] [] [] [] [] [] none
MERGE 5871 [(1,0),(0,0)] D [] [5873,5874,5875,5876] [] [] [((0,0),(1,0))] [] none
DISCARD 5872 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5873 [(1,0),(0,0)] D [5871] [] [] [] [((0,0),(1,0))] [5873,5874,5875,5876] CONDITIONAL_S
Y_MEAS 5874 [(1,0)] HALF_D_PLUS_2 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
IDLE 5875 [(0,0)] HALF_D_PLUS_2 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
DISCARD 5876 [(1,0)] 0 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
IDLE 5877 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 5878 [(0,1)] D [] [] [] [] [] [] none
MERGE 5879 [(0,1),(0,0)] D [] [5881,5882,5883,5884] [] [] [((0,0),(0,1))] [] none
DISCARD 5880 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5881 [(0,1),(0,0)] D [5879] [] [] [] [((0,0),(0,1))] [5881,5882,5883,5884] CONDITIONAL_S
Y_MEAS 5882 [(0,1)] HALF_D_PLUS_2 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
IDLE 5883 [(0,0)] HALF_D_PLUS_2 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
DISCARD 5884 [(0,1)] 0 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
IDLE 5885 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 5886 [(1,0)] D [] [] [] [] [] [] none
MERGE 5887 [(1,0),(0,0)] D [] [5889,5890,5891,5892] [] [] [((0,0),(1,0))] [] none
DISCARD 5888 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5889 [(1,0),(0,0)] D [5887] [] [] [] [((0,0),(1,0))] [5889,5890,5891,5892] CONDITIONAL_S
Y_MEAS 5890 [(1,0)] HALF_D_PLUS_2 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
IDLE 5891 [(0,0)] HALF_D_PLUS_2 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
DISCARD 5892 [(1,0)] 0 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
IDLE 5893 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 5894 [(0,1)] D [] [] [] [] [] [] none
MERGE 5895 [(0,1),(0,0)] D [] [5897,5898,5899,5900] [] [] [((0,0),(0,1))] [] none
DISCARD 5896 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5897 [(0,1),(0,0)] D [5895] [] [] [] [((0,0),(0,1))] [5897,5898,5899,5900] CONDITIONAL_S
Y_MEAS 5898 [(0,1)] HALF_D_PLUS_2 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
IDLE 5899 [(0,0)] HALF_D_PLUS_2 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
DISCARD 5900 [(0,1)] 0 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
IDLE 5901 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 5902 [(1,0)] D [] [] [] [] [] [] none
MERGE 5903 [(1,0),(0,0)] D [] [5905,5906,5907,5908] [] [] [((0,0),(1,0))] [] none
DISCARD 5904 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5905 [(1,0),(0,0)] D [5903] [] [] [] [((0,0),(1,0))] [5905,5906,5907,5908] CONDITIONAL_S
Y_MEAS 5906 [(1,0)] HALF_D_PLUS_2 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
IDLE 5907 [(0,0)] HALF_D_PLUS_2 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
DISCARD 5908 [(1,0)] 0 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
IDLE 5909 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 5910 [(0,1)] D [] [] [] [] [] [] none
MERGE 5911 [(0,1),(0,0)] D [] [5913,5914,5915,5916] [] [] [((0,0),(0,1))] [] none
DISCARD 5912 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5913 [(0,1),(0,0)] D [5911] [] [] [] [((0,0),(0,1))] [5913,5914,5915,5916] CONDITIONAL_S
Y_MEAS 5914 [(0,1)] HALF_D_PLUS_2 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
IDLE 5915 [(0,0)] HALF_D_PLUS_2 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
DISCARD 5916 [(0,1)] 0 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
IDLE 5917 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 5918 [(1,0)] D [] [] [] [] [] [] none
MERGE 5919 [(1,0),(0,0)] D [] [5921,5922,5923,5924] [] [] [((0,0),(1,0))] [] none
DISCARD 5920 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5921 [(1,0),(0,0)] D [5919] [] [] [] [((0,0),(1,0))] [5921,5922,5923,5924] CONDITIONAL_S
Y_MEAS 5922 [(1,0)] HALF_D_PLUS_2 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
IDLE 5923 [(0,0)] HALF_D_PLUS_2 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
DISCARD 5924 [(1,0)] 0 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
IDLE 5925 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 5926 [(0,1)] D [] [] [] [] [] [] none
MERGE 5927 [(0,1),(0,0)] D [] [5929,5930,5931,5932] [] [] [((0,0),(0,1))] [] none
DISCARD 5928 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5929 [(0,1),(0,0)] D [5927] [] [] [] [((0,0),(0,1))] [5929,5930,5931,5932] CONDITIONAL_S
Y_MEAS 5930 [(0,1)] HALF_D_PLUS_2 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
IDLE 5931 [(0,0)] HALF_D_PLUS_2 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
DISCARD 5932 [(0,1)] 0 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
IDLE 5933 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 5934 [(1,0)] D [] [] [] [] [] [] none
MERGE 5935 [(1,0),(0,0)] D [] [5937,5938,5939,5940] [] [] [((0,0),(1,0))] [] none
DISCARD 5936 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5937 [(1,0),(0,0)] D [5935] [] [] [] [((0,0),(1,0))] [5937,5938,5939,5940] CONDITIONAL_S
Y_MEAS 5938 [(1,0)] HALF_D_PLUS_2 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
IDLE 5939 [(0,0)] HALF_D_PLUS_2 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
DISCARD 5940 [(1,0)] 0 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
IDLE 5941 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5942 [(0,1)] D [] [] [] [] [] [] none
MERGE 5943 [(0,1),(0,0)] D [] [5945,5946,5947,5948] [] [] [((0,0),(0,1))] [] none
DISCARD 5944 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5945 [(0,1),(0,0)] D [5943] [] [] [] [((0,0),(0,1))] [5945,5946,5947,5948] CONDITIONAL_S
Y_MEAS 5946 [(0,1)] HALF_D_PLUS_2 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
IDLE 5947 [(0,0)] HALF_D_PLUS_2 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
DISCARD 5948 [(0,1)] 0 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
IDLE 5949 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 5950 [(1,0)] D [] [] [] [] [] [] none
MERGE 5951 [(1,0),(0,0)] D [] [5953,5954,5955,5956] [] [] [((0,0),(1,0))] [] none
DISCARD 5952 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5953 [(1,0),(0,0)] D [5951] [] [] [] [((0,0),(1,0))] [5953,5954,5955,5956] CONDITIONAL_S
Y_MEAS 5954 [(1,0)] HALF_D_PLUS_2 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
IDLE 5955 [(0,0)] HALF_D_PLUS_2 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
DISCARD 5956 [(1,0)] 0 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
IDLE 5957 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5958 [(0,1)] D [] [] [] [] [] [] none
MERGE 5959 [(0,1),(0,0)] D [] [5961,5962,5963,5964] [] [] [((0,0),(0,1))] [] none
DISCARD 5960 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5961 [(0,1),(0,0)] D [5959] [] [] [] [((0,0),(0,1))] [5961,5962,5963,5964] CONDITIONAL_S
Y_MEAS 5962 [(0,1)] HALF_D_PLUS_2 [5959] [] [] [] [] [5961,5962,5963,5964] CONDITIONAL_S
IDLE 5963 [(0,0)] HALF_D_PLUS_2 [5959] [] [] [] [] [5961,5962,5963,5964] CONDITIONAL_S
DISCARD 5964 [(0,1)] 0 [5959] [] [] [] [] [5961,5962,5963,5964] CONDITIONAL_S
IDLE 5965 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5966 [(1,0)] D [] [] [] [] [] [] none
MERGE 5967 [(1,0),(0,0)] D [] [5969,5970,5971,5972] [] [] [((0,0),(1,0))] [] none
DISCARD 5968 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5969 [(1,0),(0,0)] D [5967] [] [] [] [((0,0),(1,0))] [5969,5970,5971,5972] CONDITIONAL_S
Y_MEAS 5970 [(1,0)] HALF_D_PLUS_2 [5967] [] [] [] [] [5969,5970,5971,5972] CONDITIONAL_S
IDLE 5971 [(0,0)] HALF_D_PLUS_2 [5967] [] [] [] [] [5969,5970,5971,5972] CONDITIONAL_S
DISCARD 5972 [(1,0)] 0 [5967] [] [] [] [] [5969,5970,5971,5972] CONDITIONAL_S
IDLE 5973 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 5974 [(0,1)] D [] [] [] [] [] [] none
MERGE 5975 [(0,1),(0,0)] D [] [5977,5978,5979,5980] [] [] [((0,0),(0,1))] [] none
DISCARD 5976 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5977 [(0,1),(0,0)] D [5975] [] [] [] [((0,0),(0,1))] [5977,5978,5979,5980] CONDITIONAL_S
Y_MEAS 5978 [(0,1)] HALF_D_PLUS_2 [5975] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
IDLE 5979 [(0,0)] HALF_D_PLUS_2 [5975] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
DISCARD 5980 [(0,1)] 0 [5975] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
IDLE 5981 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 5982 [(1,0)] D [] [] [] [] [] [] none
MERGE 5983 [(1,0),(0,0)] D [] [5985,5986,5987,5988] [] [] [((0,0),(1,0))] [] none
DISCARD 5984 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5985 [(1,0),(0,0)] D [5983] [] [] [] [((0,0),(1,0))] [5985,5986,5987,5988] CONDITIONAL_S
Y_MEAS 5986 [(1,0)] HALF_D_PLUS_2 [5983] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
IDLE 5987 [(0,0)] HALF_D_PLUS_2 [5983] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
DISCARD 5988 [(1,0)] 0 [5983] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
IDLE 5989 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 5990 [(0,1)] D [] [] [] [] [] [] none
MERGE 5991 [(0,1),(0,0)] D [] [5993,5994,5995,5996] [] [] [((0,0),(0,1))] [] none
DISCARD 5992 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5993 [(0,1),(0,0)] D [5991] [] [] [] [((0,0),(0,1))] [5993,5994,5995,5996] CONDITIONAL_S
Y_MEAS 5994 [(0,1)] HALF_D_PLUS_2 [5991] [] [] [] [] [5993,5994,5995,5996] CONDITIONAL_S
IDLE 5995 [(0,0)] HALF_D_PLUS_2 [5991] [] [] [] [] [5993,5994,5995,5996] CONDITIONAL_S
DISCARD 5996 [(0,1)] 0 [5991] [] [] [] [] [5993,5994,5995,5996] CONDITIONAL_S
IDLE 5997 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 5998 [(1,0)] D [] [] [] [] [] [] none
MERGE 5999 [(1,0),(0,0)] D [] [6001,6002,6003,6004] [] [] [((0,0),(1,0))] [] none
DISCARD 6000 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6001 [(1,0),(0,0)] D [5999] [] [] [] [((0,0),(1,0))] [6001,6002,6003,6004] CONDITIONAL_S
Y_MEAS 6002 [(1,0)] HALF_D_PLUS_2 [5999] [] [] [] [] [6001,6002,6003,6004] CONDITIONAL_S
IDLE 6003 [(0,0)] HALF_D_PLUS_2 [5999] [] [] [] [] [6001,6002,6003,6004] CONDITIONAL_S
DISCARD 6004 [(1,0)] 0 [5999] [] [] [] [] [6001,6002,6003,6004] CONDITIONAL_S
IDLE 6005 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 6006 [(0,1)] D [] [] [] [] [] [] none
MERGE 6007 [(0,1),(0,0)] D [] [6009,6010,6011,6012] [] [] [((0,0),(0,1))] [] none
DISCARD 6008 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6009 [(0,1),(0,0)] D [6007] [] [] [] [((0,0),(0,1))] [6009,6010,6011,6012] CONDITIONAL_S
Y_MEAS 6010 [(0,1)] HALF_D_PLUS_2 [6007] [] [] [] [] [6009,6010,6011,6012] CONDITIONAL_S
IDLE 6011 [(0,0)] HALF_D_PLUS_2 [6007] [] [] [] [] [6009,6010,6011,6012] CONDITIONAL_S
DISCARD 6012 [(0,1)] 0 [6007] [] [] [] [] [6009,6010,6011,6012] CONDITIONAL_S
IDLE 6013 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 6014 [(1,0)] D [] [] [] [] [] [] none
MERGE 6015 [(1,0),(0,0)] D [] [6017,6018,6019,6020] [] [] [((0,0),(1,0))] [] none
DISCARD 6016 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6017 [(1,0),(0,0)] D [6015] [] [] [] [((0,0),(1,0))] [6017,6018,6019,6020] CONDITIONAL_S
Y_MEAS 6018 [(1,0)] HALF_D_PLUS_2 [6015] [] [] [] [] [6017,6018,6019,6020] CONDITIONAL_S
IDLE 6019 [(0,0)] HALF_D_PLUS_2 [6015] [] [] [] [] [6017,6018,6019,6020] CONDITIONAL_S
DISCARD 6020 [(1,0)] 0 [6015] [] [] [] [] [6017,6018,6019,6020] CONDITIONAL_S
IDLE 6021 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 6022 [(0,1)] D [] [] [] [] [] [] none
MERGE 6023 [(0,1),(0,0)] D [] [6025,6026,6027,6028] [] [] [((0,0),(0,1))] [] none
DISCARD 6024 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6025 [(0,1),(0,0)] D [6023] [] [] [] [((0,0),(0,1))] [6025,6026,6027,6028] CONDITIONAL_S
Y_MEAS 6026 [(0,1)] HALF_D_PLUS_2 [6023] [] [] [] [] [6025,6026,6027,6028] CONDITIONAL_S
IDLE 6027 [(0,0)] HALF_D_PLUS_2 [6023] [] [] [] [] [6025,6026,6027,6028] CONDITIONAL_S
DISCARD 6028 [(0,1)] 0 [6023] [] [] [] [] [6025,6026,6027,6028] CONDITIONAL_S
IDLE 6029 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 6030 [(1,0)] D [] [] [] [] [] [] none
MERGE 6031 [(1,0),(0,0)] D [] [6033,6034,6035,6036] [] [] [((0,0),(1,0))] [] none
DISCARD 6032 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6033 [(1,0),(0,0)] D [6031] [] [] [] [((0,0),(1,0))] [6033,6034,6035,6036] CONDITIONAL_S
Y_MEAS 6034 [(1,0)] HALF_D_PLUS_2 [6031] [] [] [] [] [6033,6034,6035,6036] CONDITIONAL_S
IDLE 6035 [(0,0)] HALF_D_PLUS_2 [6031] [] [] [] [] [6033,6034,6035,6036] CONDITIONAL_S
DISCARD 6036 [(1,0)] 0 [6031] [] [] [] [] [6033,6034,6035,6036] CONDITIONAL_S
IDLE 6037 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 6038 [(0,1)] D [] [] [] [] [] [] none
MERGE 6039 [(0,1),(0,0)] D [] [6041,6042,6043,6044] [] [] [((0,0),(0,1))] [] none
DISCARD 6040 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6041 [(0,1),(0,0)] D [6039] [] [] [] [((0,0),(0,1))] [6041,6042,6043,6044] CONDITIONAL_S
Y_MEAS 6042 [(0,1)] HALF_D_PLUS_2 [6039] [] [] [] [] [6041,6042,6043,6044] CONDITIONAL_S
IDLE 6043 [(0,0)] HALF_D_PLUS_2 [6039] [] [] [] [] [6041,6042,6043,6044] CONDITIONAL_S
DISCARD 6044 [(0,1)] 0 [6039] [] [] [] [] [6041,6042,6043,6044] CONDITIONAL_S
IDLE 6045 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 6046 [(1,0)] D [] [] [] [] [] [] none
MERGE 6047 [(1,0),(0,0)] D [] [6049,6050,6051,6052] [] [] [((0,0),(1,0))] [] none
DISCARD 6048 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6049 [(1,0),(0,0)] D [6047] [] [] [] [((0,0),(1,0))] [6049,6050,6051,6052] CONDITIONAL_S
Y_MEAS 6050 [(1,0)] HALF_D_PLUS_2 [6047] [] [] [] [] [6049,6050,6051,6052] CONDITIONAL_S
IDLE 6051 [(0,0)] HALF_D_PLUS_2 [6047] [] [] [] [] [6049,6050,6051,6052] CONDITIONAL_S
DISCARD 6052 [(1,0)] 0 [6047] [] [] [] [] [6049,6050,6051,6052] CONDITIONAL_S
IDLE 6053 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 6054 [(0,1)] D [] [] [] [] [] [] none
MERGE 6055 [(0,1),(0,0)] D [] [6057,6058,6059,6060] [] [] [((0,0),(0,1))] [] none
DISCARD 6056 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6057 [(0,1),(0,0)] D [6055] [] [] [] [((0,0),(0,1))] [6057,6058,6059,6060] CONDITIONAL_S
Y_MEAS 6058 [(0,1)] HALF_D_PLUS_2 [6055] [] [] [] [] [6057,6058,6059,6060] CONDITIONAL_S
IDLE 6059 [(0,0)] HALF_D_PLUS_2 [6055] [] [] [] [] [6057,6058,6059,6060] CONDITIONAL_S
DISCARD 6060 [(0,1)] 0 [6055] [] [] [] [] [6057,6058,6059,6060] CONDITIONAL_S
IDLE 6061 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 6062 [(1,0)] D [] [] [] [] [] [] none
MERGE 6063 [(1,0),(0,0)] D [] [6065,6066,6067,6068] [] [] [((0,0),(1,0))] [] none
DISCARD 6064 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6065 [(1,0),(0,0)] D [6063] [] [] [] [((0,0),(1,0))] [6065,6066,6067,6068] CONDITIONAL_S
Y_MEAS 6066 [(1,0)] HALF_D_PLUS_2 [6063] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
IDLE 6067 [(0,0)] HALF_D_PLUS_2 [6063] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
DISCARD 6068 [(1,0)] 0 [6063] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
IDLE 6069 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 6070 [(0,1)] D [] [] [] [] [] [] none
MERGE 6071 [(0,1),(0,0)] D [] [6073,6074,6075,6076] [] [] [((0,0),(0,1))] [] none
DISCARD 6072 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6073 [(0,1),(0,0)] D [6071] [] [] [] [((0,0),(0,1))] [6073,6074,6075,6076] CONDITIONAL_S
Y_MEAS 6074 [(0,1)] HALF_D_PLUS_2 [6071] [] [] [] [] [6073,6074,6075,6076] CONDITIONAL_S
IDLE 6075 [(0,0)] HALF_D_PLUS_2 [6071] [] [] [] [] [6073,6074,6075,6076] CONDITIONAL_S
DISCARD 6076 [(0,1)] 0 [6071] [] [] [] [] [6073,6074,6075,6076] CONDITIONAL_S
IDLE 6077 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 6078 [(1,0)] D [] [] [] [] [] [] none
MERGE 6079 [(1,0),(0,0)] D [] [6081,6082,6083,6084] [] [] [((0,0),(1,0))] [] none
DISCARD 6080 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6081 [(1,0),(0,0)] D [6079] [] [] [] [((0,0),(1,0))] [6081,6082,6083,6084] CONDITIONAL_S
Y_MEAS 6082 [(1,0)] HALF_D_PLUS_2 [6079] [] [] [] [] [6081,6082,6083,6084] CONDITIONAL_S
IDLE 6083 [(0,0)] HALF_D_PLUS_2 [6079] [] [] [] [] [6081,6082,6083,6084] CONDITIONAL_S
DISCARD 6084 [(1,0)] 0 [6079] [] [] [] [] [6081,6082,6083,6084] CONDITIONAL_S
IDLE 6085 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 6086 [(0,1)] D [] [] [] [] [] [] none
MERGE 6087 [(0,1),(0,0)] D [] [6089,6090,6091,6092] [] [] [((0,0),(0,1))] [] none
DISCARD 6088 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6089 [(0,1),(0,0)] D [6087] [] [] [] [((0,0),(0,1))] [6089,6090,6091,6092] CONDITIONAL_S
Y_MEAS 6090 [(0,1)] HALF_D_PLUS_2 [6087] [] [] [] [] [6089,6090,6091,6092] CONDITIONAL_S
IDLE 6091 [(0,0)] HALF_D_PLUS_2 [6087] [] [] [] [] [6089,6090,6091,6092] CONDITIONAL_S
DISCARD 6092 [(0,1)] 0 [6087] [] [] [] [] [6089,6090,6091,6092] CONDITIONAL_S
IDLE 6093 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 6094 [(1,0)] D [] [] [] [] [] [] none
MERGE 6095 [(1,0),(0,0)] D [] [6097,6098,6099,6100] [] [] [((0,0),(1,0))] [] none
DISCARD 6096 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6097 [(1,0),(0,0)] D [6095] [] [] [] [((0,0),(1,0))] [6097,6098,6099,6100] CONDITIONAL_S
Y_MEAS 6098 [(1,0)] HALF_D_PLUS_2 [6095] [] [] [] [] [6097,6098,6099,6100] CONDITIONAL_S
IDLE 6099 [(0,0)] HALF_D_PLUS_2 [6095] [] [] [] [] [6097,6098,6099,6100] CONDITIONAL_S
DISCARD 6100 [(1,0)] 0 [6095] [] [] [] [] [6097,6098,6099,6100] CONDITIONAL_S
IDLE 6101 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 6102 [(0,1)] D [] [] [] [] [] [] none
MERGE 6103 [(0,1),(0,0)] D [] [6105,6106,6107,6108] [] [] [((0,0),(0,1))] [] none
DISCARD 6104 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6105 [(0,1),(0,0)] D [6103] [] [] [] [((0,0),(0,1))] [6105,6106,6107,6108] CONDITIONAL_S
Y_MEAS 6106 [(0,1)] HALF_D_PLUS_2 [6103] [] [] [] [] [6105,6106,6107,6108] CONDITIONAL_S
IDLE 6107 [(0,0)] HALF_D_PLUS_2 [6103] [] [] [] [] [6105,6106,6107,6108] CONDITIONAL_S
DISCARD 6108 [(0,1)] 0 [6103] [] [] [] [] [6105,6106,6107,6108] CONDITIONAL_S
IDLE 6109 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 6110 [(1,0)] D [] [] [] [] [] [] none
MERGE 6111 [(1,0),(0,0)] D [] [6113,6114,6115,6116] [] [] [((0,0),(1,0))] [] none
DISCARD 6112 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6113 [(1,0),(0,0)] D [6111] [] [] [] [((0,0),(1,0))] [6113,6114,6115,6116] CONDITIONAL_S
Y_MEAS 6114 [(1,0)] HALF_D_PLUS_2 [6111] [] [] [] [] [6113,6114,6115,6116] CONDITIONAL_S
IDLE 6115 [(0,0)] HALF_D_PLUS_2 [6111] [] [] [] [] [6113,6114,6115,6116] CONDITIONAL_S
DISCARD 6116 [(1,0)] 0 [6111] [] [] [] [] [6113,6114,6115,6116] CONDITIONAL_S
IDLE 6117 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 6118 [(0,1)] D [] [] [] [] [] [] none
MERGE 6119 [(0,1),(0,0)] D [] [6121,6122,6123,6124] [] [] [((0,0),(0,1))] [] none
DISCARD 6120 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6121 [(0,1),(0,0)] D [6119] [] [] [] [((0,0),(0,1))] [6121,6122,6123,6124] CONDITIONAL_S
Y_MEAS 6122 [(0,1)] HALF_D_PLUS_2 [6119] [] [] [] [] [6121,6122,6123,6124] CONDITIONAL_S
IDLE 6123 [(0,0)] HALF_D_PLUS_2 [6119] [] [] [] [] [6121,6122,6123,6124] CONDITIONAL_S
DISCARD 6124 [(0,1)] 0 [6119] [] [] [] [] [6121,6122,6123,6124] CONDITIONAL_S
IDLE 6125 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 6126 [(1,0)] D [] [] [] [] [] [] none
MERGE 6127 [(1,0),(0,0)] D [] [6129,6130,6131,6132] [] [] [((0,0),(1,0))] [] none
DISCARD 6128 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6129 [(1,0),(0,0)] D [6127] [] [] [] [((0,0),(1,0))] [6129,6130,6131,6132] CONDITIONAL_S
Y_MEAS 6130 [(1,0)] HALF_D_PLUS_2 [6127] [] [] [] [] [6129,6130,6131,6132] CONDITIONAL_S
IDLE 6131 [(0,0)] HALF_D_PLUS_2 [6127] [] [] [] [] [6129,6130,6131,6132] CONDITIONAL_S
DISCARD 6132 [(1,0)] 0 [6127] [] [] [] [] [6129,6130,6131,6132] CONDITIONAL_S
IDLE 6133 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 6134 [(0,1)] D [] [] [] [] [] [] none
MERGE 6135 [(0,1),(0,0)] D [] [6137,6138,6139,6140] [] [] [((0,0),(0,1))] [] none
DISCARD 6136 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6137 [(0,1),(0,0)] D [6135] [] [] [] [((0,0),(0,1))] [6137,6138,6139,6140] CONDITIONAL_S
Y_MEAS 6138 [(0,1)] HALF_D_PLUS_2 [6135] [] [] [] [] [6137,6138,6139,6140] CONDITIONAL_S
IDLE 6139 [(0,0)] HALF_D_PLUS_2 [6135] [] [] [] [] [6137,6138,6139,6140] CONDITIONAL_S
DISCARD 6140 [(0,1)] 0 [6135] [] [] [] [] [6137,6138,6139,6140] CONDITIONAL_S
IDLE 6141 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 6142 [(1,0)] D [] [] [] [] [] [] none
MERGE 6143 [(1,0),(0,0)] D [] [6145,6146,6147,6148] [] [] [((0,0),(1,0))] [] none
DISCARD 6144 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6145 [(1,0),(0,0)] D [6143] [] [] [] [((0,0),(1,0))] [6145,6146,6147,6148] CONDITIONAL_S
Y_MEAS 6146 [(1,0)] HALF_D_PLUS_2 [6143] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
IDLE 6147 [(0,0)] HALF_D_PLUS_2 [6143] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
DISCARD 6148 [(1,0)] 0 [6143] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
IDLE 6149 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 6150 [(0,1)] D [] [] [] [] [] [] none
MERGE 6151 [(0,1),(0,0)] D [] [6153,6154,6155,6156] [] [] [((0,0),(0,1))] [] none
DISCARD 6152 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6153 [(0,1),(0,0)] D [6151] [] [] [] [((0,0),(0,1))] [6153,6154,6155,6156] CONDITIONAL_S
Y_MEAS 6154 [(0,1)] HALF_D_PLUS_2 [6151] [] [] [] [] [6153,6154,6155,6156] CONDITIONAL_S
IDLE 6155 [(0,0)] HALF_D_PLUS_2 [6151] [] [] [] [] [6153,6154,6155,6156] CONDITIONAL_S
DISCARD 6156 [(0,1)] 0 [6151] [] [] [] [] [6153,6154,6155,6156] CONDITIONAL_S
IDLE 6157 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 6158 [(1,0)] D [] [] [] [] [] [] none
MERGE 6159 [(1,0),(0,0)] D [] [6161,6162,6163,6164] [] [] [((0,0),(1,0))] [] none
DISCARD 6160 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6161 [(1,0),(0,0)] D [6159] [] [] [] [((0,0),(1,0))] [6161,6162,6163,6164] CONDITIONAL_S
Y_MEAS 6162 [(1,0)] HALF_D_PLUS_2 [6159] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
IDLE 6163 [(0,0)] HALF_D_PLUS_2 [6159] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
DISCARD 6164 [(1,0)] 0 [6159] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
IDLE 6165 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 6166 [(0,1)] D [] [] [] [] [] [] none
MERGE 6167 [(0,1),(0,0)] D [] [6169,6170,6171,6172] [] [] [((0,0),(0,1))] [] none
DISCARD 6168 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6169 [(0,1),(0,0)] D [6167] [] [] [] [((0,0),(0,1))] [6169,6170,6171,6172] CONDITIONAL_S
Y_MEAS 6170 [(0,1)] HALF_D_PLUS_2 [6167] [] [] [] [] [6169,6170,6171,6172] CONDITIONAL_S
IDLE 6171 [(0,0)] HALF_D_PLUS_2 [6167] [] [] [] [] [6169,6170,6171,6172] CONDITIONAL_S
DISCARD 6172 [(0,1)] 0 [6167] [] [] [] [] [6169,6170,6171,6172] CONDITIONAL_S
IDLE 6173 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 6174 [(1,0)] D [] [] [] [] [] [] none
MERGE 6175 [(1,0),(0,0)] D [] [6177,6178,6179,6180] [] [] [((0,0),(1,0))] [] none
DISCARD 6176 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6177 [(1,0),(0,0)] D [6175] [] [] [] [((0,0),(1,0))] [6177,6178,6179,6180] CONDITIONAL_S
Y_MEAS 6178 [(1,0)] HALF_D_PLUS_2 [6175] [] [] [] [] [6177,6178,6179,6180] CONDITIONAL_S
IDLE 6179 [(0,0)] HALF_D_PLUS_2 [6175] [] [] [] [] [6177,6178,6179,6180] CONDITIONAL_S
DISCARD 6180 [(1,0)] 0 [6175] [] [] [] [] [6177,6178,6179,6180] CONDITIONAL_S
IDLE 6181 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 6182 [(0,1)] D [] [] [] [] [] [] none
MERGE 6183 [(0,1),(0,0)] D [] [6185,6186,6187,6188] [] [] [((0,0),(0,1))] [] none
DISCARD 6184 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6185 [(0,1),(0,0)] D [6183] [] [] [] [((0,0),(0,1))] [6185,6186,6187,6188] CONDITIONAL_S
Y_MEAS 6186 [(0,1)] HALF_D_PLUS_2 [6183] [] [] [] [] [6185,6186,6187,6188] CONDITIONAL_S
IDLE 6187 [(0,0)] HALF_D_PLUS_2 [6183] [] [] [] [] [6185,6186,6187,6188] CONDITIONAL_S
DISCARD 6188 [(0,1)] 0 [6183] [] [] [] [] [6185,6186,6187,6188] CONDITIONAL_S
IDLE 6189 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 6190 [(1,0)] D [] [] [] [] [] [] none
MERGE 6191 [(1,0),(0,0)] D [] [6193,6194,6195,6196] [] [] [((0,0),(1,0))] [] none
DISCARD 6192 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6193 [(1,0),(0,0)] D [6191] [] [] [] [((0,0),(1,0))] [6193,6194,6195,6196] CONDITIONAL_S
Y_MEAS 6194 [(1,0)] HALF_D_PLUS_2 [6191] [] [] [] [] [6193,6194,6195,6196] CONDITIONAL_S
IDLE 6195 [(0,0)] HALF_D_PLUS_2 [6191] [] [] [] [] [6193,6194,6195,6196] CONDITIONAL_S
DISCARD 6196 [(1,0)] 0 [6191] [] [] [] [] [6193,6194,6195,6196] CONDITIONAL_S
IDLE 6197 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 6198 [(0,1)] D [] [] [] [] [] [] none
MERGE 6199 [(0,1),(0,0)] D [] [6201,6202,6203,6204] [] [] [((0,0),(0,1))] [] none
DISCARD 6200 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6201 [(0,1),(0,0)] D [6199] [] [] [] [((0,0),(0,1))] [6201,6202,6203,6204] CONDITIONAL_S
Y_MEAS 6202 [(0,1)] HALF_D_PLUS_2 [6199] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
IDLE 6203 [(0,0)] HALF_D_PLUS_2 [6199] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
DISCARD 6204 [(0,1)] 0 [6199] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
IDLE 6205 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 6206 [(1,0)] D [] [] [] [] [] [] none
MERGE 6207 [(1,0),(0,0)] D [] [6209,6210,6211,6212] [] [] [((0,0),(1,0))] [] none
DISCARD 6208 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6209 [(1,0),(0,0)] D [6207] [] [] [] [((0,0),(1,0))] [6209,6210,6211,6212] CONDITIONAL_S
Y_MEAS 6210 [(1,0)] HALF_D_PLUS_2 [6207] [] [] [] [] [6209,6210,6211,6212] CONDITIONAL_S
IDLE 6211 [(0,0)] HALF_D_PLUS_2 [6207] [] [] [] [] [6209,6210,6211,6212] CONDITIONAL_S
DISCARD 6212 [(1,0)] 0 [6207] [] [] [] [] [6209,6210,6211,6212] CONDITIONAL_S
IDLE 6213 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 6214 [(0,1)] D [] [] [] [] [] [] none
MERGE 6215 [(0,1),(0,0)] D [] [6217,6218,6219,6220] [] [] [((0,0),(0,1))] [] none
DISCARD 6216 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6217 [(0,1),(0,0)] D [6215] [] [] [] [((0,0),(0,1))] [6217,6218,6219,6220] CONDITIONAL_S
Y_MEAS 6218 [(0,1)] HALF_D_PLUS_2 [6215] [] [] [] [] [6217,6218,6219,6220] CONDITIONAL_S
IDLE 6219 [(0,0)] HALF_D_PLUS_2 [6215] [] [] [] [] [6217,6218,6219,6220] CONDITIONAL_S
DISCARD 6220 [(0,1)] 0 [6215] [] [] [] [] [6217,6218,6219,6220] CONDITIONAL_S
IDLE 6221 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 6222 [(1,0)] D [] [] [] [] [] [] none
MERGE 6223 [(1,0),(0,0)] D [] [6225,6226,6227,6228] [] [] [((0,0),(1,0))] [] none
DISCARD 6224 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6225 [(1,0),(0,0)] D [6223] [] [] [] [((0,0),(1,0))] [6225,6226,6227,6228] CONDITIONAL_S
Y_MEAS 6226 [(1,0)] HALF_D_PLUS_2 [6223] [] [] [] [] [6225,6226,6227,6228] CONDITIONAL_S
IDLE 6227 [(0,0)] HALF_D_PLUS_2 [6223] [] [] [] [] [6225,6226,6227,6228] CONDITIONAL_S
DISCARD 6228 [(1,0)] 0 [6223] [] [] [] [] [6225,6226,6227,6228] CONDITIONAL_S
IDLE 6229 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 6230 [(0,1)] D [] [] [] [] [] [] none
MERGE 6231 [(0,1),(0,0)] D [] [6233,6234,6235,6236] [] [] [((0,0),(0,1))] [] none
DISCARD 6232 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6233 [(0,1),(0,0)] D [6231] [] [] [] [((0,0),(0,1))] [6233,6234,6235,6236] CONDITIONAL_S
Y_MEAS 6234 [(0,1)] HALF_D_PLUS_2 [6231] [] [] [] [] [6233,6234,6235,6236] CONDITIONAL_S
IDLE 6235 [(0,0)] HALF_D_PLUS_2 [6231] [] [] [] [] [6233,6234,6235,6236] CONDITIONAL_S
DISCARD 6236 [(0,1)] 0 [6231] [] [] [] [] [6233,6234,6235,6236] CONDITIONAL_S
IDLE 6237 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 6238 [(1,0)] D [] [] [] [] [] [] none
MERGE 6239 [(1,0),(0,0)] D [] [6241,6242,6243,6244] [] [] [((0,0),(1,0))] [] none
DISCARD 6240 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6241 [(1,0),(0,0)] D [6239] [] [] [] [((0,0),(1,0))] [6241,6242,6243,6244] CONDITIONAL_S
Y_MEAS 6242 [(1,0)] HALF_D_PLUS_2 [6239] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
IDLE 6243 [(0,0)] HALF_D_PLUS_2 [6239] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
DISCARD 6244 [(1,0)] 0 [6239] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
IDLE 6245 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 6246 [(0,1)] D [] [] [] [] [] [] none
MERGE 6247 [(0,1),(0,0)] D [] [6249,6250,6251,6252] [] [] [((0,0),(0,1))] [] none
DISCARD 6248 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6249 [(0,1),(0,0)] D [6247] [] [] [] [((0,0),(0,1))] [6249,6250,6251,6252] CONDITIONAL_S
Y_MEAS 6250 [(0,1)] HALF_D_PLUS_2 [6247] [] [] [] [] [6249,6250,6251,6252] CONDITIONAL_S
IDLE 6251 [(0,0)] HALF_D_PLUS_2 [6247] [] [] [] [] [6249,6250,6251,6252] CONDITIONAL_S
DISCARD 6252 [(0,1)] 0 [6247] [] [] [] [] [6249,6250,6251,6252] CONDITIONAL_S
IDLE 6253 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 6254 [(1,0)] D [] [] [] [] [] [] none
MERGE 6255 [(1,0),(0,0)] D [] [6257,6258,6259,6260] [] [] [((0,0),(1,0))] [] none
DISCARD 6256 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6257 [(1,0),(0,0)] D [6255] [] [] [] [((0,0),(1,0))] [6257,6258,6259,6260] CONDITIONAL_S
Y_MEAS 6258 [(1,0)] HALF_D_PLUS_2 [6255] [] [] [] [] [6257,6258,6259,6260] CONDITIONAL_S
IDLE 6259 [(0,0)] HALF_D_PLUS_2 [6255] [] [] [] [] [6257,6258,6259,6260] CONDITIONAL_S
DISCARD 6260 [(1,0)] 0 [6255] [] [] [] [] [6257,6258,6259,6260] CONDITIONAL_S
IDLE 6261 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 6262 [(0,1)] D [] [] [] [] [] [] none
MERGE 6263 [(0,1),(0,0)] D [] [6265,6266,6267,6268] [] [] [((0,0),(0,1))] [] none
DISCARD 6264 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6265 [(0,1),(0,0)] D [6263] [] [] [] [((0,0),(0,1))] [6265,6266,6267,6268] CONDITIONAL_S
Y_MEAS 6266 [(0,1)] HALF_D_PLUS_2 [6263] [] [] [] [] [6265,6266,6267,6268] CONDITIONAL_S
IDLE 6267 [(0,0)] HALF_D_PLUS_2 [6263] [] [] [] [] [6265,6266,6267,6268] CONDITIONAL_S
DISCARD 6268 [(0,1)] 0 [6263] [] [] [] [] [6265,6266,6267,6268] CONDITIONAL_S
IDLE 6269 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 6270 [(1,0)] D [] [] [] [] [] [] none
MERGE 6271 [(1,0),(0,0)] D [] [6273,6274,6275,6276] [] [] [((0,0),(1,0))] [] none
DISCARD 6272 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6273 [(1,0),(0,0)] D [6271] [] [] [] [((0,0),(1,0))] [6273,6274,6275,6276] CONDITIONAL_S
Y_MEAS 6274 [(1,0)] HALF_D_PLUS_2 [6271] [] [] [] [] [6273,6274,6275,6276] CONDITIONAL_S
IDLE 6275 [(0,0)] HALF_D_PLUS_2 [6271] [] [] [] [] [6273,6274,6275,6276] CONDITIONAL_S
DISCARD 6276 [(1,0)] 0 [6271] [] [] [] [] [6273,6274,6275,6276] CONDITIONAL_S
IDLE 6277 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 6278 [(0,1)] D [] [] [] [] [] [] none
MERGE 6279 [(0,1),(0,0)] D [] [6281,6282,6283,6284] [] [] [((0,0),(0,1))] [] none
DISCARD 6280 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6281 [(0,1),(0,0)] D [6279] [] [] [] [((0,0),(0,1))] [6281,6282,6283,6284] CONDITIONAL_S
Y_MEAS 6282 [(0,1)] HALF_D_PLUS_2 [6279] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
IDLE 6283 [(0,0)] HALF_D_PLUS_2 [6279] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
DISCARD 6284 [(0,1)] 0 [6279] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
IDLE 6285 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 6286 [(1,0)] D [] [] [] [] [] [] none
MERGE 6287 [(1,0),(0,0)] D [] [6289,6290,6291,6292] [] [] [((0,0),(1,0))] [] none
DISCARD 6288 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6289 [(1,0),(0,0)] D [6287] [] [] [] [((0,0),(1,0))] [6289,6290,6291,6292] CONDITIONAL_S
Y_MEAS 6290 [(1,0)] HALF_D_PLUS_2 [6287] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
IDLE 6291 [(0,0)] HALF_D_PLUS_2 [6287] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
DISCARD 6292 [(1,0)] 0 [6287] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
IDLE 6293 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 6294 [(0,1)] D [] [] [] [] [] [] none
MERGE 6295 [(0,1),(0,0)] D [] [6297,6298,6299,6300] [] [] [((0,0),(0,1))] [] none
DISCARD 6296 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6297 [(0,1),(0,0)] D [6295] [] [] [] [((0,0),(0,1))] [6297,6298,6299,6300] CONDITIONAL_S
Y_MEAS 6298 [(0,1)] HALF_D_PLUS_2 [6295] [] [] [] [] [6297,6298,6299,6300] CONDITIONAL_S
IDLE 6299 [(0,0)] HALF_D_PLUS_2 [6295] [] [] [] [] [6297,6298,6299,6300] CONDITIONAL_S
DISCARD 6300 [(0,1)] 0 [6295] [] [] [] [] [6297,6298,6299,6300] CONDITIONAL_S
IDLE 6301 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 6302 [(1,0)] D [] [] [] [] [] [] none
MERGE 6303 [(1,0),(0,0)] D [] [6305,6306,6307,6308] [] [] [((0,0),(1,0))] [] none
DISCARD 6304 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6305 [(1,0),(0,0)] D [6303] [] [] [] [((0,0),(1,0))] [6305,6306,6307,6308] CONDITIONAL_S
Y_MEAS 6306 [(1,0)] HALF_D_PLUS_2 [6303] [] [] [] [] [6305,6306,6307,6308] CONDITIONAL_S
IDLE 6307 [(0,0)] HALF_D_PLUS_2 [6303] [] [] [] [] [6305,6306,6307,6308] CONDITIONAL_S
DISCARD 6308 [(1,0)] 0 [6303] [] [] [] [] [6305,6306,6307,6308] CONDITIONAL_S
IDLE 6309 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 6310 [(0,1)] D [] [] [] [] [] [] none
MERGE 6311 [(0,1),(0,0)] D [] [6313,6314,6315,6316] [] [] [((0,0),(0,1))] [] none
DISCARD 6312 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6313 [(0,1),(0,0)] D [6311] [] [] [] [((0,0),(0,1))] [6313,6314,6315,6316] CONDITIONAL_S
Y_MEAS 6314 [(0,1)] HALF_D_PLUS_2 [6311] [] [] [] [] [6313,6314,6315,6316] CONDITIONAL_S
IDLE 6315 [(0,0)] HALF_D_PLUS_2 [6311] [] [] [] [] [6313,6314,6315,6316] CONDITIONAL_S
DISCARD 6316 [(0,1)] 0 [6311] [] [] [] [] [6313,6314,6315,6316] CONDITIONAL_S
IDLE 6317 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 6318 [(1,0)] D [] [] [] [] [] [] none
MERGE 6319 [(1,0),(0,0)] D [] [6321,6322,6323,6324] [] [] [((0,0),(1,0))] [] none
DISCARD 6320 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6321 [(1,0),(0,0)] D [6319] [] [] [] [((0,0),(1,0))] [6321,6322,6323,6324] CONDITIONAL_S
Y_MEAS 6322 [(1,0)] HALF_D_PLUS_2 [6319] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
IDLE 6323 [(0,0)] HALF_D_PLUS_2 [6319] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
DISCARD 6324 [(1,0)] 0 [6319] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
IDLE 6325 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 6326 [(0,1)] D [] [] [] [] [] [] none
MERGE 6327 [(0,1),(0,0)] D [] [6329,6330,6331,6332] [] [] [((0,0),(0,1))] [] none
DISCARD 6328 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6329 [(0,1),(0,0)] D [6327] [] [] [] [((0,0),(0,1))] [6329,6330,6331,6332] CONDITIONAL_S
Y_MEAS 6330 [(0,1)] HALF_D_PLUS_2 [6327] [] [] [] [] [6329,6330,6331,6332] CONDITIONAL_S
IDLE 6331 [(0,0)] HALF_D_PLUS_2 [6327] [] [] [] [] [6329,6330,6331,6332] CONDITIONAL_S
DISCARD 6332 [(0,1)] 0 [6327] [] [] [] [] [6329,6330,6331,6332] CONDITIONAL_S
IDLE 6333 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 6334 [(1,0)] D [] [] [] [] [] [] none
MERGE 6335 [(1,0),(0,0)] D [] [6337,6338,6339,6340] [] [] [((0,0),(1,0))] [] none
DISCARD 6336 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6337 [(1,0),(0,0)] D [6335] [] [] [] [((0,0),(1,0))] [6337,6338,6339,6340] CONDITIONAL_S
Y_MEAS 6338 [(1,0)] HALF_D_PLUS_2 [6335] [] [] [] [] [6337,6338,6339,6340] CONDITIONAL_S
IDLE 6339 [(0,0)] HALF_D_PLUS_2 [6335] [] [] [] [] [6337,6338,6339,6340] CONDITIONAL_S
DISCARD 6340 [(1,0)] 0 [6335] [] [] [] [] [6337,6338,6339,6340] CONDITIONAL_S
IDLE 6341 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 6342 [(0,1)] D [] [] [] [] [] [] none
MERGE 6343 [(0,1),(0,0)] D [] [6345,6346,6347,6348] [] [] [((0,0),(0,1))] [] none
DISCARD 6344 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6345 [(0,1),(0,0)] D [6343] [] [] [] [((0,0),(0,1))] [6345,6346,6347,6348] CONDITIONAL_S
Y_MEAS 6346 [(0,1)] HALF_D_PLUS_2 [6343] [] [] [] [] [6345,6346,6347,6348] CONDITIONAL_S
IDLE 6347 [(0,0)] HALF_D_PLUS_2 [6343] [] [] [] [] [6345,6346,6347,6348] CONDITIONAL_S
DISCARD 6348 [(0,1)] 0 [6343] [] [] [] [] [6345,6346,6347,6348] CONDITIONAL_S
IDLE 6349 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 6350 [(1,0)] D [] [] [] [] [] [] none
MERGE 6351 [(1,0),(0,0)] D [] [6353,6354,6355,6356] [] [] [((0,0),(1,0))] [] none
DISCARD 6352 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6353 [(1,0),(0,0)] D [6351] [] [] [] [((0,0),(1,0))] [6353,6354,6355,6356] CONDITIONAL_S
Y_MEAS 6354 [(1,0)] HALF_D_PLUS_2 [6351] [] [] [] [] [6353,6354,6355,6356] CONDITIONAL_S
IDLE 6355 [(0,0)] HALF_D_PLUS_2 [6351] [] [] [] [] [6353,6354,6355,6356] CONDITIONAL_S
DISCARD 6356 [(1,0)] 0 [6351] [] [] [] [] [6353,6354,6355,6356] CONDITIONAL_S
IDLE 6357 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 6358 [(0,1)] D [] [] [] [] [] [] none
MERGE 6359 [(0,1),(0,0)] D [] [6361,6362,6363,6364] [] [] [((0,0),(0,1))] [] none
DISCARD 6360 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6361 [(0,1),(0,0)] D [6359] [] [] [] [((0,0),(0,1))] [6361,6362,6363,6364] CONDITIONAL_S
Y_MEAS 6362 [(0,1)] HALF_D_PLUS_2 [6359] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
IDLE 6363 [(0,0)] HALF_D_PLUS_2 [6359] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
DISCARD 6364 [(0,1)] 0 [6359] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
IDLE 6365 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 6366 [(1,0)] D [] [] [] [] [] [] none
MERGE 6367 [(1,0),(0,0)] D [] [6369,6370,6371,6372] [] [] [((0,0),(1,0))] [] none
DISCARD 6368 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6369 [(1,0),(0,0)] D [6367] [] [] [] [((0,0),(1,0))] [6369,6370,6371,6372] CONDITIONAL_S
Y_MEAS 6370 [(1,0)] HALF_D_PLUS_2 [6367] [] [] [] [] [6369,6370,6371,6372] CONDITIONAL_S
IDLE 6371 [(0,0)] HALF_D_PLUS_2 [6367] [] [] [] [] [6369,6370,6371,6372] CONDITIONAL_S
DISCARD 6372 [(1,0)] 0 [6367] [] [] [] [] [6369,6370,6371,6372] CONDITIONAL_S
IDLE 6373 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 6374 [(0,1)] D [] [] [] [] [] [] none
MERGE 6375 [(0,1),(0,0)] D [] [6377,6378,6379,6380] [] [] [((0,0),(0,1))] [] none
DISCARD 6376 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6377 [(0,1),(0,0)] D [6375] [] [] [] [((0,0),(0,1))] [6377,6378,6379,6380] CONDITIONAL_S
Y_MEAS 6378 [(0,1)] HALF_D_PLUS_2 [6375] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
IDLE 6379 [(0,0)] HALF_D_PLUS_2 [6375] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
DISCARD 6380 [(0,1)] 0 [6375] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
IDLE 6381 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6382 [(1,0)] D [] [] [] [] [] [] none
MERGE 6383 [(1,0),(0,0)] D [] [6385,6386,6387,6388] [] [] [((0,0),(1,0))] [] none
DISCARD 6384 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6385 [(1,0),(0,0)] D [6383] [] [] [] [((0,0),(1,0))] [6385,6386,6387,6388] CONDITIONAL_S
Y_MEAS 6386 [(1,0)] HALF_D_PLUS_2 [6383] [] [] [] [] [6385,6386,6387,6388] CONDITIONAL_S
IDLE 6387 [(0,0)] HALF_D_PLUS_2 [6383] [] [] [] [] [6385,6386,6387,6388] CONDITIONAL_S
DISCARD 6388 [(1,0)] 0 [6383] [] [] [] [] [6385,6386,6387,6388] CONDITIONAL_S
IDLE 6389 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 6390 [(0,1)] D [] [] [] [] [] [] none
MERGE 6391 [(0,1),(0,0)] D [] [6393,6394,6395,6396] [] [] [((0,0),(0,1))] [] none
DISCARD 6392 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6393 [(0,1),(0,0)] D [6391] [] [] [] [((0,0),(0,1))] [6393,6394,6395,6396] CONDITIONAL_S
Y_MEAS 6394 [(0,1)] HALF_D_PLUS_2 [6391] [] [] [] [] [6393,6394,6395,6396] CONDITIONAL_S
IDLE 6395 [(0,0)] HALF_D_PLUS_2 [6391] [] [] [] [] [6393,6394,6395,6396] CONDITIONAL_S
DISCARD 6396 [(0,1)] 0 [6391] [] [] [] [] [6393,6394,6395,6396] CONDITIONAL_S
IDLE 6397 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 6398 [(1,0)] D [] [] [] [] [] [] none
MERGE 6399 [(1,0),(0,0)] D [] [6401,6402,6403,6404] [] [] [((0,0),(1,0))] [] none
DISCARD 6400 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6401 [(1,0),(0,0)] D [6399] [] [] [] [((0,0),(1,0))] [6401,6402,6403,6404] CONDITIONAL_S
Y_MEAS 6402 [(1,0)] HALF_D_PLUS_2 [6399] [] [] [] [] [6401,6402,6403,6404] CONDITIONAL_S
IDLE 6403 [(0,0)] HALF_D_PLUS_2 [6399] [] [] [] [] [6401,6402,6403,6404] CONDITIONAL_S
DISCARD 6404 [(1,0)] 0 [6399] [] [] [] [] [6401,6402,6403,6404] CONDITIONAL_S
IDLE 6405 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 6406 [(0,1)] D [] [] [] [] [] [] none
MERGE 6407 [(0,1),(0,0)] D [] [6409,6410,6411,6412] [] [] [((0,0),(0,1))] [] none
DISCARD 6408 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6409 [(0,1),(0,0)] D [6407] [] [] [] [((0,0),(0,1))] [6409,6410,6411,6412] CONDITIONAL_S
Y_MEAS 6410 [(0,1)] HALF_D_PLUS_2 [6407] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
IDLE 6411 [(0,0)] HALF_D_PLUS_2 [6407] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
DISCARD 6412 [(0,1)] 0 [6407] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
IDLE 6413 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 6414 [(1,0)] D [] [] [] [] [] [] none
MERGE 6415 [(1,0),(0,0)] D [] [6417,6418,6419,6420] [] [] [((0,0),(1,0))] [] none
DISCARD 6416 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6417 [(1,0),(0,0)] D [6415] [] [] [] [((0,0),(1,0))] [6417,6418,6419,6420] CONDITIONAL_S
Y_MEAS 6418 [(1,0)] HALF_D_PLUS_2 [6415] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
IDLE 6419 [(0,0)] HALF_D_PLUS_2 [6415] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
DISCARD 6420 [(1,0)] 0 [6415] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
IDLE 6421 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 6422 [(0,1)] D [] [] [] [] [] [] none
MERGE 6423 [(0,1),(0,0)] D [] [6425,6426,6427,6428] [] [] [((0,0),(0,1))] [] none
DISCARD 6424 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6425 [(0,1),(0,0)] D [6423] [] [] [] [((0,0),(0,1))] [6425,6426,6427,6428] CONDITIONAL_S
Y_MEAS 6426 [(0,1)] HALF_D_PLUS_2 [6423] [] [] [] [] [6425,6426,6427,6428] CONDITIONAL_S
IDLE 6427 [(0,0)] HALF_D_PLUS_2 [6423] [] [] [] [] [6425,6426,6427,6428] CONDITIONAL_S
DISCARD 6428 [(0,1)] 0 [6423] [] [] [] [] [6425,6426,6427,6428] CONDITIONAL_S
IDLE 6429 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 6430 [(1,0)] D [] [] [] [] [] [] none
MERGE 6431 [(1,0),(0,0)] D [] [6433,6434,6435,6436] [] [] [((0,0),(1,0))] [] none
DISCARD 6432 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6433 [(1,0),(0,0)] D [6431] [] [] [] [((0,0),(1,0))] [6433,6434,6435,6436] CONDITIONAL_S
Y_MEAS 6434 [(1,0)] HALF_D_PLUS_2 [6431] [] [] [] [] [6433,6434,6435,6436] CONDITIONAL_S
IDLE 6435 [(0,0)] HALF_D_PLUS_2 [6431] [] [] [] [] [6433,6434,6435,6436] CONDITIONAL_S
DISCARD 6436 [(1,0)] 0 [6431] [] [] [] [] [6433,6434,6435,6436] CONDITIONAL_S
IDLE 6437 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6438 [(0,1)] D [] [] [] [] [] [] none
MERGE 6439 [(0,1),(0,0)] D [] [6441,6442,6443,6444] [] [] [((0,0),(0,1))] [] none
DISCARD 6440 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6441 [(0,1),(0,0)] D [6439] [] [] [] [((0,0),(0,1))] [6441,6442,6443,6444] CONDITIONAL_S
Y_MEAS 6442 [(0,1)] HALF_D_PLUS_2 [6439] [] [] [] [] [6441,6442,6443,6444] CONDITIONAL_S
IDLE 6443 [(0,0)] HALF_D_PLUS_2 [6439] [] [] [] [] [6441,6442,6443,6444] CONDITIONAL_S
DISCARD 6444 [(0,1)] 0 [6439] [] [] [] [] [6441,6442,6443,6444] CONDITIONAL_S
IDLE 6445 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 6446 [(1,0)] D [] [] [] [] [] [] none
MERGE 6447 [(1,0),(0,0)] D [] [6449,6450,6451,6452] [] [] [((0,0),(1,0))] [] none
DISCARD 6448 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6449 [(1,0),(0,0)] D [6447] [] [] [] [((0,0),(1,0))] [6449,6450,6451,6452] CONDITIONAL_S
Y_MEAS 6450 [(1,0)] HALF_D_PLUS_2 [6447] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
IDLE 6451 [(0,0)] HALF_D_PLUS_2 [6447] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
DISCARD 6452 [(1,0)] 0 [6447] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
IDLE 6453 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 6454 [(0,1)] D [] [] [] [] [] [] none
MERGE 6455 [(0,1),(0,0)] D [] [6457,6458,6459,6460] [] [] [((0,0),(0,1))] [] none
DISCARD 6456 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6457 [(0,1),(0,0)] D [6455] [] [] [] [((0,0),(0,1))] [6457,6458,6459,6460] CONDITIONAL_S
Y_MEAS 6458 [(0,1)] HALF_D_PLUS_2 [6455] [] [] [] [] [6457,6458,6459,6460] CONDITIONAL_S
IDLE 6459 [(0,0)] HALF_D_PLUS_2 [6455] [] [] [] [] [6457,6458,6459,6460] CONDITIONAL_S
DISCARD 6460 [(0,1)] 0 [6455] [] [] [] [] [6457,6458,6459,6460] CONDITIONAL_S
IDLE 6461 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 6462 [(1,0)] D [] [] [] [] [] [] none
MERGE 6463 [(1,0),(0,0)] D [] [6465,6466,6467,6468] [] [] [((0,0),(1,0))] [] none
DISCARD 6464 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6465 [(1,0),(0,0)] D [6463] [] [] [] [((0,0),(1,0))] [6465,6466,6467,6468] CONDITIONAL_S
Y_MEAS 6466 [(1,0)] HALF_D_PLUS_2 [6463] [] [] [] [] [6465,6466,6467,6468] CONDITIONAL_S
IDLE 6467 [(0,0)] HALF_D_PLUS_2 [6463] [] [] [] [] [6465,6466,6467,6468] CONDITIONAL_S
DISCARD 6468 [(1,0)] 0 [6463] [] [] [] [] [6465,6466,6467,6468] CONDITIONAL_S
INJECT_T 6469 [(0,1)] D [] [] [] [] [] [] none
MERGE 6470 [(0,1),(0,0)] D [] [6472,6473,6474,6475] [] [] [((0,0),(0,1))] [] none
DISCARD 6471 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6472 [(0,1),(0,0)] D [6470] [] [] [] [((0,0),(0,1))] [6472,6473,6474,6475] CONDITIONAL_S
Y_MEAS 6473 [(0,1)] HALF_D_PLUS_2 [6470] [] [] [] [] [6472,6473,6474,6475] CONDITIONAL_S
IDLE 6474 [(0,0)] HALF_D_PLUS_2 [6470] [] [] [] [] [6472,6473,6474,6475] CONDITIONAL_S
DISCARD 6475 [(0,1)] 0 [6470] [] [] [] [] [6472,6473,6474,6475] CONDITIONAL_S
IDLE 6476 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 6477 [(1,0)] D [] [] [] [] [] [] none
MERGE 6478 [(1,0),(0,0)] D [] [6480,6481,6482,6483] [] [] [((0,0),(1,0))] [] none
DISCARD 6479 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6480 [(1,0),(0,0)] D [6478] [] [] [] [((0,0),(1,0))] [6480,6481,6482,6483] CONDITIONAL_S
Y_MEAS 6481 [(1,0)] HALF_D_PLUS_2 [6478] [] [] [] [] [6480,6481,6482,6483] CONDITIONAL_S
IDLE 6482 [(0,0)] HALF_D_PLUS_2 [6478] [] [] [] [] [6480,6481,6482,6483] CONDITIONAL_S
DISCARD 6483 [(1,0)] 0 [6478] [] [] [] [] [6480,6481,6482,6483] CONDITIONAL_S
IDLE 6484 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 6485 [(0,1)] D [] [] [] [] [] [] none
MERGE 6486 [(0,1),(0,0)] D [] [6488,6489,6490,6491] [] [] [((0,0),(0,1))] [] none
DISCARD 6487 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6488 [(0,1),(0,0)] D [6486] [] [] [] [((0,0),(0,1))] [6488,6489,6490,6491] CONDITIONAL_S
Y_MEAS 6489 [(0,1)] HALF_D_PLUS_2 [6486] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
IDLE 6490 [(0,0)] HALF_D_PLUS_2 [6486] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
DISCARD 6491 [(0,1)] 0 [6486] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
IDLE 6492 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 6493 [(1,0)] D [] [] [] [] [] [] none
MERGE 6494 [(1,0),(0,0)] D [] [6496,6497,6498,6499] [] [] [((0,0),(1,0))] [] none
DISCARD 6495 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6496 [(1,0),(0,0)] D [6494] [] [] [] [((0,0),(1,0))] [6496,6497,6498,6499] CONDITIONAL_S
Y_MEAS 6497 [(1,0)] HALF_D_PLUS_2 [6494] [] [] [] [] [6496,6497,6498,6499] CONDITIONAL_S
IDLE 6498 [(0,0)] HALF_D_PLUS_2 [6494] [] [] [] [] [6496,6497,6498,6499] CONDITIONAL_S
DISCARD 6499 [(1,0)] 0 [6494] [] [] [] [] [6496,6497,6498,6499] CONDITIONAL_S
IDLE 6500 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 6501 [(0,1)] D [] [] [] [] [] [] none
MERGE 6502 [(0,1),(0,0)] D [] [6504,6505,6506,6507] [] [] [((0,0),(0,1))] [] none
DISCARD 6503 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6504 [(0,1),(0,0)] D [6502] [] [] [] [((0,0),(0,1))] [6504,6505,6506,6507] CONDITIONAL_S
Y_MEAS 6505 [(0,1)] HALF_D_PLUS_2 [6502] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
IDLE 6506 [(0,0)] HALF_D_PLUS_2 [6502] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
DISCARD 6507 [(0,1)] 0 [6502] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
IDLE 6508 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 6509 [(1,0)] D [] [] [] [] [] [] none
MERGE 6510 [(1,0),(0,0)] D [] [6512,6513,6514,6515] [] [] [((0,0),(1,0))] [] none
DISCARD 6511 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6512 [(1,0),(0,0)] D [6510] [] [] [] [((0,0),(1,0))] [6512,6513,6514,6515] CONDITIONAL_S
Y_MEAS 6513 [(1,0)] HALF_D_PLUS_2 [6510] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
IDLE 6514 [(0,0)] HALF_D_PLUS_2 [6510] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
DISCARD 6515 [(1,0)] 0 [6510] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
IDLE 6516 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 6517 [(0,1)] D [] [] [] [] [] [] none
MERGE 6518 [(0,1),(0,0)] D [] [6520,6521,6522,6523] [] [] [((0,0),(0,1))] [] none
DISCARD 6519 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6520 [(0,1),(0,0)] D [6518] [] [] [] [((0,0),(0,1))] [6520,6521,6522,6523] CONDITIONAL_S
Y_MEAS 6521 [(0,1)] HALF_D_PLUS_2 [6518] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
IDLE 6522 [(0,0)] HALF_D_PLUS_2 [6518] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
DISCARD 6523 [(0,1)] 0 [6518] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
IDLE 6524 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 6525 [(1,0)] D [] [] [] [] [] [] none
MERGE 6526 [(1,0),(0,0)] D [] [6528,6529,6530,6531] [] [] [((0,0),(1,0))] [] none
DISCARD 6527 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6528 [(1,0),(0,0)] D [6526] [] [] [] [((0,0),(1,0))] [6528,6529,6530,6531] CONDITIONAL_S
Y_MEAS 6529 [(1,0)] HALF_D_PLUS_2 [6526] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
IDLE 6530 [(0,0)] HALF_D_PLUS_2 [6526] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
DISCARD 6531 [(1,0)] 0 [6526] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
IDLE 6532 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 6533 [(0,1)] D [] [] [] [] [] [] none
MERGE 6534 [(0,1),(0,0)] D [] [6536,6537,6538,6539] [] [] [((0,0),(0,1))] [] none
DISCARD 6535 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6536 [(0,1),(0,0)] D [6534] [] [] [] [((0,0),(0,1))] [6536,6537,6538,6539] CONDITIONAL_S
Y_MEAS 6537 [(0,1)] HALF_D_PLUS_2 [6534] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
IDLE 6538 [(0,0)] HALF_D_PLUS_2 [6534] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
DISCARD 6539 [(0,1)] 0 [6534] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
IDLE 6540 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 6541 [(1,0)] D [] [] [] [] [] [] none
MERGE 6542 [(1,0),(0,0)] D [] [6544,6545,6546,6547] [] [] [((0,0),(1,0))] [] none
DISCARD 6543 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6544 [(1,0),(0,0)] D [6542] [] [] [] [((0,0),(1,0))] [6544,6545,6546,6547] CONDITIONAL_S
Y_MEAS 6545 [(1,0)] HALF_D_PLUS_2 [6542] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
IDLE 6546 [(0,0)] HALF_D_PLUS_2 [6542] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
DISCARD 6547 [(1,0)] 0 [6542] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
IDLE 6548 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 6549 [(0,1)] D [] [] [] [] [] [] none
MERGE 6550 [(0,1),(0,0)] D [] [6552,6553,6554,6555] [] [] [((0,0),(0,1))] [] none
DISCARD 6551 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6552 [(0,1),(0,0)] D [6550] [] [] [] [((0,0),(0,1))] [6552,6553,6554,6555] CONDITIONAL_S
Y_MEAS 6553 [(0,1)] HALF_D_PLUS_2 [6550] [] [] [] [] [6552,6553,6554,6555] CONDITIONAL_S
IDLE 6554 [(0,0)] HALF_D_PLUS_2 [6550] [] [] [] [] [6552,6553,6554,6555] CONDITIONAL_S
DISCARD 6555 [(0,1)] 0 [6550] [] [] [] [] [6552,6553,6554,6555] CONDITIONAL_S
IDLE 6556 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 6557 [(1,0)] D [] [] [] [] [] [] none
MERGE 6558 [(1,0),(0,0)] D [] [6560,6561,6562,6563] [] [] [((0,0),(1,0))] [] none
DISCARD 6559 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6560 [(1,0),(0,0)] D [6558] [] [] [] [((0,0),(1,0))] [6560,6561,6562,6563] CONDITIONAL_S
Y_MEAS 6561 [(1,0)] HALF_D_PLUS_2 [6558] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
IDLE 6562 [(0,0)] HALF_D_PLUS_2 [6558] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
DISCARD 6563 [(1,0)] 0 [6558] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
IDLE 6564 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6565 [(0,1)] D [] [] [] [] [] [] none
MERGE 6566 [(0,1),(0,0)] D [] [6568,6569,6570,6571] [] [] [((0,0),(0,1))] [] none
DISCARD 6567 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6568 [(0,1),(0,0)] D [6566] [] [] [] [((0,0),(0,1))] [6568,6569,6570,6571] CONDITIONAL_S
Y_MEAS 6569 [(0,1)] HALF_D_PLUS_2 [6566] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
IDLE 6570 [(0,0)] HALF_D_PLUS_2 [6566] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
DISCARD 6571 [(0,1)] 0 [6566] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
IDLE 6572 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 6573 [(1,0)] D [] [] [] [] [] [] none
MERGE 6574 [(1,0),(0,0)] D [] [6576,6577,6578,6579] [] [] [((0,0),(1,0))] [] none
DISCARD 6575 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6576 [(1,0),(0,0)] D [6574] [] [] [] [((0,0),(1,0))] [6576,6577,6578,6579] CONDITIONAL_S
Y_MEAS 6577 [(1,0)] HALF_D_PLUS_2 [6574] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
IDLE 6578 [(0,0)] HALF_D_PLUS_2 [6574] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
DISCARD 6579 [(1,0)] 0 [6574] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
IDLE 6580 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 6581 [(0,1)] D [] [] [] [] [] [] none
MERGE 6582 [(0,1),(0,0)] D [] [6584,6585,6586,6587] [] [] [((0,0),(0,1))] [] none
DISCARD 6583 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6584 [(0,1),(0,0)] D [6582] [] [] [] [((0,0),(0,1))] [6584,6585,6586,6587] CONDITIONAL_S
Y_MEAS 6585 [(0,1)] HALF_D_PLUS_2 [6582] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
IDLE 6586 [(0,0)] HALF_D_PLUS_2 [6582] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
DISCARD 6587 [(0,1)] 0 [6582] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
IDLE 6588 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 6589 [(1,0)] D [] [] [] [] [] [] none
MERGE 6590 [(1,0),(0,0)] D [] [6592,6593,6594,6595] [] [] [((0,0),(1,0))] [] none
DISCARD 6591 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6592 [(1,0),(0,0)] D [6590] [] [] [] [((0,0),(1,0))] [6592,6593,6594,6595] CONDITIONAL_S
Y_MEAS 6593 [(1,0)] HALF_D_PLUS_2 [6590] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
IDLE 6594 [(0,0)] HALF_D_PLUS_2 [6590] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
DISCARD 6595 [(1,0)] 0 [6590] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
IDLE 6596 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 6597 [(0,1)] D [] [] [] [] [] [] none
MERGE 6598 [(0,1),(0,0)] D [] [6600,6601,6602,6603] [] [] [((0,0),(0,1))] [] none
DISCARD 6599 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6600 [(0,1),(0,0)] D [6598] [] [] [] [((0,0),(0,1))] [6600,6601,6602,6603] CONDITIONAL_S
Y_MEAS 6601 [(0,1)] HALF_D_PLUS_2 [6598] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
IDLE 6602 [(0,0)] HALF_D_PLUS_2 [6598] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
DISCARD 6603 [(0,1)] 0 [6598] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
IDLE 6604 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 6605 [(1,0)] D [] [] [] [] [] [] none
MERGE 6606 [(1,0),(0,0)] D [] [6608,6609,6610,6611] [] [] [((0,0),(1,0))] [] none
DISCARD 6607 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6608 [(1,0),(0,0)] D [6606] [] [] [] [((0,0),(1,0))] [6608,6609,6610,6611] CONDITIONAL_S
Y_MEAS 6609 [(1,0)] HALF_D_PLUS_2 [6606] [] [] [] [] [6608,6609,6610,6611] CONDITIONAL_S
IDLE 6610 [(0,0)] HALF_D_PLUS_2 [6606] [] [] [] [] [6608,6609,6610,6611] CONDITIONAL_S
DISCARD 6611 [(1,0)] 0 [6606] [] [] [] [] [6608,6609,6610,6611] CONDITIONAL_S
IDLE 6612 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 6613 [(0,1)] D [] [] [] [] [] [] none
MERGE 6614 [(0,1),(0,0)] D [] [6616,6617,6618,6619] [] [] [((0,0),(0,1))] [] none
DISCARD 6615 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6616 [(0,1),(0,0)] D [6614] [] [] [] [((0,0),(0,1))] [6616,6617,6618,6619] CONDITIONAL_S
Y_MEAS 6617 [(0,1)] HALF_D_PLUS_2 [6614] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
IDLE 6618 [(0,0)] HALF_D_PLUS_2 [6614] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
DISCARD 6619 [(0,1)] 0 [6614] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
IDLE 6620 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 6621 [(1,0)] D [] [] [] [] [] [] none
MERGE 6622 [(1,0),(0,0)] D [] [6624,6625,6626,6627] [] [] [((0,0),(1,0))] [] none
DISCARD 6623 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6624 [(1,0),(0,0)] D [6622] [] [] [] [((0,0),(1,0))] [6624,6625,6626,6627] CONDITIONAL_S
Y_MEAS 6625 [(1,0)] HALF_D_PLUS_2 [6622] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
IDLE 6626 [(0,0)] HALF_D_PLUS_2 [6622] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
DISCARD 6627 [(1,0)] 0 [6622] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
IDLE 6628 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 6629 [(0,1)] D [] [] [] [] [] [] none
MERGE 6630 [(0,1),(0,0)] D [] [6632,6633,6634,6635] [] [] [((0,0),(0,1))] [] none
DISCARD 6631 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6632 [(0,1),(0,0)] D [6630] [] [] [] [((0,0),(0,1))] [6632,6633,6634,6635] CONDITIONAL_S
Y_MEAS 6633 [(0,1)] HALF_D_PLUS_2 [6630] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
IDLE 6634 [(0,0)] HALF_D_PLUS_2 [6630] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
DISCARD 6635 [(0,1)] 0 [6630] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
IDLE 6636 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 6637 [(1,0)] D [] [] [] [] [] [] none
MERGE 6638 [(1,0),(0,0)] D [] [6640,6641,6642,6643] [] [] [((0,0),(1,0))] [] none
DISCARD 6639 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6640 [(1,0),(0,0)] D [6638] [] [] [] [((0,0),(1,0))] [6640,6641,6642,6643] CONDITIONAL_S
Y_MEAS 6641 [(1,0)] HALF_D_PLUS_2 [6638] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
IDLE 6642 [(0,0)] HALF_D_PLUS_2 [6638] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
DISCARD 6643 [(1,0)] 0 [6638] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
IDLE 6644 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 6645 [(0,1)] D [] [] [] [] [] [] none
MERGE 6646 [(0,1),(0,0)] D [] [6648,6649,6650,6651] [] [] [((0,0),(0,1))] [] none
DISCARD 6647 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6648 [(0,1),(0,0)] D [6646] [] [] [] [((0,0),(0,1))] [6648,6649,6650,6651] CONDITIONAL_S
Y_MEAS 6649 [(0,1)] HALF_D_PLUS_2 [6646] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
IDLE 6650 [(0,0)] HALF_D_PLUS_2 [6646] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
DISCARD 6651 [(0,1)] 0 [6646] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
IDLE 6652 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 6653 [(1,0)] D [] [] [] [] [] [] none
MERGE 6654 [(1,0),(0,0)] D [] [6656,6657,6658,6659] [] [] [((0,0),(1,0))] [] none
DISCARD 6655 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6656 [(1,0),(0,0)] D [6654] [] [] [] [((0,0),(1,0))] [6656,6657,6658,6659] CONDITIONAL_S
Y_MEAS 6657 [(1,0)] HALF_D_PLUS_2 [6654] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
IDLE 6658 [(0,0)] HALF_D_PLUS_2 [6654] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
DISCARD 6659 [(1,0)] 0 [6654] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
IDLE 6660 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 6661 [(0,1)] D [] [] [] [] [] [] none
MERGE 6662 [(0,1),(0,0)] D [] [6664,6665,6666,6667] [] [] [((0,0),(0,1))] [] none
DISCARD 6663 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6664 [(0,1),(0,0)] D [6662] [] [] [] [((0,0),(0,1))] [6664,6665,6666,6667] CONDITIONAL_S
Y_MEAS 6665 [(0,1)] HALF_D_PLUS_2 [6662] [] [] [] [] [6664,6665,6666,6667] CONDITIONAL_S
IDLE 6666 [(0,0)] HALF_D_PLUS_2 [6662] [] [] [] [] [6664,6665,6666,6667] CONDITIONAL_S
DISCARD 6667 [(0,1)] 0 [6662] [] [] [] [] [6664,6665,6666,6667] CONDITIONAL_S
IDLE 6668 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 6669 [(1,0)] D [] [] [] [] [] [] none
MERGE 6670 [(1,0),(0,0)] D [] [6672,6673,6674,6675] [] [] [((0,0),(1,0))] [] none
DISCARD 6671 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6672 [(1,0),(0,0)] D [6670] [] [] [] [((0,0),(1,0))] [6672,6673,6674,6675] CONDITIONAL_S
Y_MEAS 6673 [(1,0)] HALF_D_PLUS_2 [6670] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
IDLE 6674 [(0,0)] HALF_D_PLUS_2 [6670] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
DISCARD 6675 [(1,0)] 0 [6670] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
IDLE 6676 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 6677 [(0,1)] D [] [] [] [] [] [] none
MERGE 6678 [(0,1),(0,0)] D [] [6680,6681,6682,6683] [] [] [((0,0),(0,1))] [] none
DISCARD 6679 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6680 [(0,1),(0,0)] D [6678] [] [] [] [((0,0),(0,1))] [6680,6681,6682,6683] CONDITIONAL_S
Y_MEAS 6681 [(0,1)] HALF_D_PLUS_2 [6678] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
IDLE 6682 [(0,0)] HALF_D_PLUS_2 [6678] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
DISCARD 6683 [(0,1)] 0 [6678] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
IDLE 6684 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 6685 [(1,0)] D [] [] [] [] [] [] none
MERGE 6686 [(1,0),(0,0)] D [] [6688,6689,6690,6691] [] [] [((0,0),(1,0))] [] none
DISCARD 6687 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6688 [(1,0),(0,0)] D [6686] [] [] [] [((0,0),(1,0))] [6688,6689,6690,6691] CONDITIONAL_S
Y_MEAS 6689 [(1,0)] HALF_D_PLUS_2 [6686] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
IDLE 6690 [(0,0)] HALF_D_PLUS_2 [6686] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
DISCARD 6691 [(1,0)] 0 [6686] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
IDLE 6692 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 6693 [(0,1)] D [] [] [] [] [] [] none
MERGE 6694 [(0,1),(0,0)] D [] [6696,6697,6698,6699] [] [] [((0,0),(0,1))] [] none
DISCARD 6695 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6696 [(0,1),(0,0)] D [6694] [] [] [] [((0,0),(0,1))] [6696,6697,6698,6699] CONDITIONAL_S
Y_MEAS 6697 [(0,1)] HALF_D_PLUS_2 [6694] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
IDLE 6698 [(0,0)] HALF_D_PLUS_2 [6694] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
DISCARD 6699 [(0,1)] 0 [6694] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
IDLE 6700 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 6701 [(1,0)] D [] [] [] [] [] [] none
MERGE 6702 [(1,0),(0,0)] D [] [6704,6705,6706,6707] [] [] [((0,0),(1,0))] [] none
DISCARD 6703 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6704 [(1,0),(0,0)] D [6702] [] [] [] [((0,0),(1,0))] [6704,6705,6706,6707] CONDITIONAL_S
Y_MEAS 6705 [(1,0)] HALF_D_PLUS_2 [6702] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
IDLE 6706 [(0,0)] HALF_D_PLUS_2 [6702] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
DISCARD 6707 [(1,0)] 0 [6702] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
IDLE 6708 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 6709 [(0,1)] D [] [] [] [] [] [] none
MERGE 6710 [(0,1),(0,0)] D [] [6712,6713,6714,6715] [] [] [((0,0),(0,1))] [] none
DISCARD 6711 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6712 [(0,1),(0,0)] D [6710] [] [] [] [((0,0),(0,1))] [6712,6713,6714,6715] CONDITIONAL_S
Y_MEAS 6713 [(0,1)] HALF_D_PLUS_2 [6710] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
IDLE 6714 [(0,0)] HALF_D_PLUS_2 [6710] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
DISCARD 6715 [(0,1)] 0 [6710] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
IDLE 6716 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 6717 [(1,0)] D [] [] [] [] [] [] none
MERGE 6718 [(1,0),(0,0)] D [] [6720,6721,6722,6723] [] [] [((0,0),(1,0))] [] none
DISCARD 6719 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6720 [(1,0),(0,0)] D [6718] [] [] [] [((0,0),(1,0))] [6720,6721,6722,6723] CONDITIONAL_S
Y_MEAS 6721 [(1,0)] HALF_D_PLUS_2 [6718] [] [] [] [] [6720,6721,6722,6723] CONDITIONAL_S
IDLE 6722 [(0,0)] HALF_D_PLUS_2 [6718] [] [] [] [] [6720,6721,6722,6723] CONDITIONAL_S
DISCARD 6723 [(1,0)] 0 [6718] [] [] [] [] [6720,6721,6722,6723] CONDITIONAL_S
IDLE 6724 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 6725 [(0,1)] D [] [] [] [] [] [] none
MERGE 6726 [(0,1),(0,0)] D [] [6728,6729,6730,6731] [] [] [((0,0),(0,1))] [] none
DISCARD 6727 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6728 [(0,1),(0,0)] D [6726] [] [] [] [((0,0),(0,1))] [6728,6729,6730,6731] CONDITIONAL_S
Y_MEAS 6729 [(0,1)] HALF_D_PLUS_2 [6726] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
IDLE 6730 [(0,0)] HALF_D_PLUS_2 [6726] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
DISCARD 6731 [(0,1)] 0 [6726] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
IDLE 6732 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6733 [(1,0)] D [] [] [] [] [] [] none
MERGE 6734 [(1,0),(0,0)] D [] [6736,6737,6738,6739] [] [] [((0,0),(1,0))] [] none
DISCARD 6735 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6736 [(1,0),(0,0)] D [6734] [] [] [] [((0,0),(1,0))] [6736,6737,6738,6739] CONDITIONAL_S
Y_MEAS 6737 [(1,0)] HALF_D_PLUS_2 [6734] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
IDLE 6738 [(0,0)] HALF_D_PLUS_2 [6734] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
DISCARD 6739 [(1,0)] 0 [6734] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
IDLE 6740 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 6741 [(0,1)] D [] [] [] [] [] [] none
MERGE 6742 [(0,1),(0,0)] D [] [6744,6745,6746,6747] [] [] [((0,0),(0,1))] [] none
DISCARD 6743 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6744 [(0,1),(0,0)] D [6742] [] [] [] [((0,0),(0,1))] [6744,6745,6746,6747] CONDITIONAL_S
Y_MEAS 6745 [(0,1)] HALF_D_PLUS_2 [6742] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
IDLE 6746 [(0,0)] HALF_D_PLUS_2 [6742] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
DISCARD 6747 [(0,1)] 0 [6742] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
IDLE 6748 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 6749 [(1,0)] D [] [] [] [] [] [] none
MERGE 6750 [(1,0),(0,0)] D [] [6752,6753,6754,6755] [] [] [((0,0),(1,0))] [] none
DISCARD 6751 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6752 [(1,0),(0,0)] D [6750] [] [] [] [((0,0),(1,0))] [6752,6753,6754,6755] CONDITIONAL_S
Y_MEAS 6753 [(1,0)] HALF_D_PLUS_2 [6750] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
IDLE 6754 [(0,0)] HALF_D_PLUS_2 [6750] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
DISCARD 6755 [(1,0)] 0 [6750] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
IDLE 6756 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 6757 [(0,1)] D [] [] [] [] [] [] none
MERGE 6758 [(0,1),(0,0)] D [] [6760,6761,6762,6763] [] [] [((0,0),(0,1))] [] none
DISCARD 6759 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6760 [(0,1),(0,0)] D [6758] [] [] [] [((0,0),(0,1))] [6760,6761,6762,6763] CONDITIONAL_S
Y_MEAS 6761 [(0,1)] HALF_D_PLUS_2 [6758] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
IDLE 6762 [(0,0)] HALF_D_PLUS_2 [6758] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
DISCARD 6763 [(0,1)] 0 [6758] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
IDLE 6764 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 6765 [(1,0)] D [] [] [] [] [] [] none
MERGE 6766 [(1,0),(0,0)] D [] [6768,6769,6770,6771] [] [] [((0,0),(1,0))] [] none
DISCARD 6767 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6768 [(1,0),(0,0)] D [6766] [] [] [] [((0,0),(1,0))] [6768,6769,6770,6771] CONDITIONAL_S
Y_MEAS 6769 [(1,0)] HALF_D_PLUS_2 [6766] [] [] [] [] [6768,6769,6770,6771] CONDITIONAL_S
IDLE 6770 [(0,0)] HALF_D_PLUS_2 [6766] [] [] [] [] [6768,6769,6770,6771] CONDITIONAL_S
DISCARD 6771 [(1,0)] 0 [6766] [] [] [] [] [6768,6769,6770,6771] CONDITIONAL_S
IDLE 6772 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 6773 [(0,1)] D [] [] [] [] [] [] none
MERGE 6774 [(0,1),(0,0)] D [] [6776,6777,6778,6779] [] [] [((0,0),(0,1))] [] none
DISCARD 6775 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6776 [(0,1),(0,0)] D [6774] [] [] [] [((0,0),(0,1))] [6776,6777,6778,6779] CONDITIONAL_S
Y_MEAS 6777 [(0,1)] HALF_D_PLUS_2 [6774] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
IDLE 6778 [(0,0)] HALF_D_PLUS_2 [6774] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
DISCARD 6779 [(0,1)] 0 [6774] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
IDLE 6780 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 6781 [(1,0)] D [] [] [] [] [] [] none
MERGE 6782 [(1,0),(0,0)] D [] [6784,6785,6786,6787] [] [] [((0,0),(1,0))] [] none
DISCARD 6783 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6784 [(1,0),(0,0)] D [6782] [] [] [] [((0,0),(1,0))] [6784,6785,6786,6787] CONDITIONAL_S
Y_MEAS 6785 [(1,0)] HALF_D_PLUS_2 [6782] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
IDLE 6786 [(0,0)] HALF_D_PLUS_2 [6782] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
DISCARD 6787 [(1,0)] 0 [6782] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
IDLE 6788 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 6789 [(0,1)] D [] [] [] [] [] [] none
MERGE 6790 [(0,1),(0,0)] D [] [6792,6793,6794,6795] [] [] [((0,0),(0,1))] [] none
DISCARD 6791 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6792 [(0,1),(0,0)] D [6790] [] [] [] [((0,0),(0,1))] [6792,6793,6794,6795] CONDITIONAL_S
Y_MEAS 6793 [(0,1)] HALF_D_PLUS_2 [6790] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
IDLE 6794 [(0,0)] HALF_D_PLUS_2 [6790] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
DISCARD 6795 [(0,1)] 0 [6790] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
IDLE 6796 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 6797 [(1,0)] D [] [] [] [] [] [] none
MERGE 6798 [(1,0),(0,0)] D [] [6800,6801,6802,6803] [] [] [((0,0),(1,0))] [] none
DISCARD 6799 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6800 [(1,0),(0,0)] D [6798] [] [] [] [((0,0),(1,0))] [6800,6801,6802,6803] CONDITIONAL_S
Y_MEAS 6801 [(1,0)] HALF_D_PLUS_2 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
IDLE 6802 [(0,0)] HALF_D_PLUS_2 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
DISCARD 6803 [(1,0)] 0 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
IDLE 6804 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 6805 [(0,1)] D [] [] [] [] [] [] none
MERGE 6806 [(0,1),(0,0)] D [] [6808,6809,6810,6811] [] [] [((0,0),(0,1))] [] none
DISCARD 6807 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6808 [(0,1),(0,0)] D [6806] [] [] [] [((0,0),(0,1))] [6808,6809,6810,6811] CONDITIONAL_S
Y_MEAS 6809 [(0,1)] HALF_D_PLUS_2 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
IDLE 6810 [(0,0)] HALF_D_PLUS_2 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
DISCARD 6811 [(0,1)] 0 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
IDLE 6812 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 6813 [(1,0)] D [] [] [] [] [] [] none
MERGE 6814 [(1,0),(0,0)] D [] [6816,6817,6818,6819] [] [] [((0,0),(1,0))] [] none
DISCARD 6815 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6816 [(1,0),(0,0)] D [6814] [] [] [] [((0,0),(1,0))] [6816,6817,6818,6819] CONDITIONAL_S
Y_MEAS 6817 [(1,0)] HALF_D_PLUS_2 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
IDLE 6818 [(0,0)] HALF_D_PLUS_2 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
DISCARD 6819 [(1,0)] 0 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
IDLE 6820 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 6821 [(0,1)] D [] [] [] [] [] [] none
MERGE 6822 [(0,1),(0,0)] D [] [6824,6825,6826,6827] [] [] [((0,0),(0,1))] [] none
DISCARD 6823 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6824 [(0,1),(0,0)] D [6822] [] [] [] [((0,0),(0,1))] [6824,6825,6826,6827] CONDITIONAL_S
Y_MEAS 6825 [(0,1)] HALF_D_PLUS_2 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
IDLE 6826 [(0,0)] HALF_D_PLUS_2 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
DISCARD 6827 [(0,1)] 0 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
IDLE 6828 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 6829 [(1,0)] D [] [] [] [] [] [] none
MERGE 6830 [(1,0),(0,0)] D [] [6832,6833,6834,6835] [] [] [((0,0),(1,0))] [] none
DISCARD 6831 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6832 [(1,0),(0,0)] D [6830] [] [] [] [((0,0),(1,0))] [6832,6833,6834,6835] CONDITIONAL_S
Y_MEAS 6833 [(1,0)] HALF_D_PLUS_2 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
IDLE 6834 [(0,0)] HALF_D_PLUS_2 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
DISCARD 6835 [(1,0)] 0 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
IDLE 6836 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 6837 [(0,1)] D [] [] [] [] [] [] none
MERGE 6838 [(0,1),(0,0)] D [] [6840,6841,6842,6843] [] [] [((0,0),(0,1))] [] none
DISCARD 6839 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6840 [(0,1),(0,0)] D [6838] [] [] [] [((0,0),(0,1))] [6840,6841,6842,6843] CONDITIONAL_S
Y_MEAS 6841 [(0,1)] HALF_D_PLUS_2 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
IDLE 6842 [(0,0)] HALF_D_PLUS_2 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
DISCARD 6843 [(0,1)] 0 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
IDLE 6844 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 6845 [(1,0)] D [] [] [] [] [] [] none
MERGE 6846 [(1,0),(0,0)] D [] [6848,6849,6850,6851] [] [] [((0,0),(1,0))] [] none
DISCARD 6847 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6848 [(1,0),(0,0)] D [6846] [] [] [] [((0,0),(1,0))] [6848,6849,6850,6851] CONDITIONAL_S
Y_MEAS 6849 [(1,0)] HALF_D_PLUS_2 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
IDLE 6850 [(0,0)] HALF_D_PLUS_2 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
DISCARD 6851 [(1,0)] 0 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
IDLE 6852 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 6853 [(0,1)] D [] [] [] [] [] [] none
MERGE 6854 [(0,1),(0,0)] D [] [6856,6857,6858,6859] [] [] [((0,0),(0,1))] [] none
DISCARD 6855 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6856 [(0,1),(0,0)] D [6854] [] [] [] [((0,0),(0,1))] [6856,6857,6858,6859] CONDITIONAL_S
Y_MEAS 6857 [(0,1)] HALF_D_PLUS_2 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
IDLE 6858 [(0,0)] HALF_D_PLUS_2 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
DISCARD 6859 [(0,1)] 0 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
IDLE 6860 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 6861 [(1,0)] D [] [] [] [] [] [] none
MERGE 6862 [(1,0),(0,0)] D [] [6864,6865,6866,6867] [] [] [((0,0),(1,0))] [] none
DISCARD 6863 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6864 [(1,0),(0,0)] D [6862] [] [] [] [((0,0),(1,0))] [6864,6865,6866,6867] CONDITIONAL_S
Y_MEAS 6865 [(1,0)] HALF_D_PLUS_2 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
IDLE 6866 [(0,0)] HALF_D_PLUS_2 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
DISCARD 6867 [(1,0)] 0 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
IDLE 6868 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 6869 [(0,1)] D [] [] [] [] [] [] none
MERGE 6870 [(0,1),(0,0)] D [] [6872,6873,6874,6875] [] [] [((0,0),(0,1))] [] none
DISCARD 6871 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6872 [(0,1),(0,0)] D [6870] [] [] [] [((0,0),(0,1))] [6872,6873,6874,6875] CONDITIONAL_S
Y_MEAS 6873 [(0,1)] HALF_D_PLUS_2 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
IDLE 6874 [(0,0)] HALF_D_PLUS_2 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
DISCARD 6875 [(0,1)] 0 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
IDLE 6876 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 6877 [(1,0)] D [] [] [] [] [] [] none
MERGE 6878 [(1,0),(0,0)] D [] [6880,6881,6882,6883] [] [] [((0,0),(1,0))] [] none
DISCARD 6879 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6880 [(1,0),(0,0)] D [6878] [] [] [] [((0,0),(1,0))] [6880,6881,6882,6883] CONDITIONAL_S
Y_MEAS 6881 [(1,0)] HALF_D_PLUS_2 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
IDLE 6882 [(0,0)] HALF_D_PLUS_2 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
DISCARD 6883 [(1,0)] 0 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
IDLE 6884 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 6885 [(0,1)] D [] [] [] [] [] [] none
MERGE 6886 [(0,1),(0,0)] D [] [6888,6889,6890,6891] [] [] [((0,0),(0,1))] [] none
DISCARD 6887 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6888 [(0,1),(0,0)] D [6886] [] [] [] [((0,0),(0,1))] [6888,6889,6890,6891] CONDITIONAL_S
Y_MEAS 6889 [(0,1)] HALF_D_PLUS_2 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
IDLE 6890 [(0,0)] HALF_D_PLUS_2 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
DISCARD 6891 [(0,1)] 0 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
IDLE 6892 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 6893 [(1,0)] D [] [] [] [] [] [] none
MERGE 6894 [(1,0),(0,0)] D [] [6896,6897,6898,6899] [] [] [((0,0),(1,0))] [] none
DISCARD 6895 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6896 [(1,0),(0,0)] D [6894] [] [] [] [((0,0),(1,0))] [6896,6897,6898,6899] CONDITIONAL_S
Y_MEAS 6897 [(1,0)] HALF_D_PLUS_2 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
IDLE 6898 [(0,0)] HALF_D_PLUS_2 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
DISCARD 6899 [(1,0)] 0 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
IDLE 6900 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 6901 [(0,1)] D [] [] [] [] [] [] none
MERGE 6902 [(0,1),(0,0)] D [] [6904,6905,6906,6907] [] [] [((0,0),(0,1))] [] none
DISCARD 6903 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6904 [(0,1),(0,0)] D [6902] [] [] [] [((0,0),(0,1))] [6904,6905,6906,6907] CONDITIONAL_S
Y_MEAS 6905 [(0,1)] HALF_D_PLUS_2 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
IDLE 6906 [(0,0)] HALF_D_PLUS_2 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
DISCARD 6907 [(0,1)] 0 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
IDLE 6908 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 6909 [(1,0)] D [] [] [] [] [] [] none
MERGE 6910 [(1,0),(0,0)] D [] [6912,6913,6914,6915] [] [] [((0,0),(1,0))] [] none
DISCARD 6911 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6912 [(1,0),(0,0)] D [6910] [] [] [] [((0,0),(1,0))] [6912,6913,6914,6915] CONDITIONAL_S
Y_MEAS 6913 [(1,0)] HALF_D_PLUS_2 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
IDLE 6914 [(0,0)] HALF_D_PLUS_2 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
DISCARD 6915 [(1,0)] 0 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
IDLE 6916 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6917 [(0,1)] D [] [] [] [] [] [] none
MERGE 6918 [(0,1),(0,0)] D [] [6920,6921,6922,6923] [] [] [((0,0),(0,1))] [] none
DISCARD 6919 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6920 [(0,1),(0,0)] D [6918] [] [] [] [((0,0),(0,1))] [6920,6921,6922,6923] CONDITIONAL_S
Y_MEAS 6921 [(0,1)] HALF_D_PLUS_2 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
IDLE 6922 [(0,0)] HALF_D_PLUS_2 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
DISCARD 6923 [(0,1)] 0 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
IDLE 6924 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 6925 [(1,0)] D [] [] [] [] [] [] none
MERGE 6926 [(1,0),(0,0)] D [] [6928,6929,6930,6931] [] [] [((0,0),(1,0))] [] none
DISCARD 6927 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6928 [(1,0),(0,0)] D [6926] [] [] [] [((0,0),(1,0))] [6928,6929,6930,6931] CONDITIONAL_S
Y_MEAS 6929 [(1,0)] HALF_D_PLUS_2 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
IDLE 6930 [(0,0)] HALF_D_PLUS_2 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
DISCARD 6931 [(1,0)] 0 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
IDLE 6932 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 6933 [(0,1)] D [] [] [] [] [] [] none
MERGE 6934 [(0,1),(0,0)] D [] [6936,6937,6938,6939] [] [] [((0,0),(0,1))] [] none
DISCARD 6935 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6936 [(0,1),(0,0)] D [6934] [] [] [] [((0,0),(0,1))] [6936,6937,6938,6939] CONDITIONAL_S
Y_MEAS 6937 [(0,1)] HALF_D_PLUS_2 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
IDLE 6938 [(0,0)] HALF_D_PLUS_2 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
DISCARD 6939 [(0,1)] 0 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
IDLE 6940 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 6941 [(1,0)] D [] [] [] [] [] [] none
MERGE 6942 [(1,0),(0,0)] D [] [6944,6945,6946,6947] [] [] [((0,0),(1,0))] [] none
DISCARD 6943 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6944 [(1,0),(0,0)] D [6942] [] [] [] [((0,0),(1,0))] [6944,6945,6946,6947] CONDITIONAL_S
Y_MEAS 6945 [(1,0)] HALF_D_PLUS_2 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
IDLE 6946 [(0,0)] HALF_D_PLUS_2 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
DISCARD 6947 [(1,0)] 0 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
IDLE 6948 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 6949 [(0,1)] D [] [] [] [] [] [] none
MERGE 6950 [(0,1),(0,0)] D [] [6952,6953,6954,6955] [] [] [((0,0),(0,1))] [] none
DISCARD 6951 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6952 [(0,1),(0,0)] D [6950] [] [] [] [((0,0),(0,1))] [6952,6953,6954,6955] CONDITIONAL_S
Y_MEAS 6953 [(0,1)] HALF_D_PLUS_2 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
IDLE 6954 [(0,0)] HALF_D_PLUS_2 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
DISCARD 6955 [(0,1)] 0 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
IDLE 6956 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 6957 [(1,0)] D [] [] [] [] [] [] none
MERGE 6958 [(1,0),(0,0)] D [] [6960,6961,6962,6963] [] [] [((0,0),(1,0))] [] none
DISCARD 6959 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6960 [(1,0),(0,0)] D [6958] [] [] [] [((0,0),(1,0))] [6960,6961,6962,6963] CONDITIONAL_S
Y_MEAS 6961 [(1,0)] HALF_D_PLUS_2 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
IDLE 6962 [(0,0)] HALF_D_PLUS_2 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
DISCARD 6963 [(1,0)] 0 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
IDLE 6964 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 6965 [(0,1)] D [] [] [] [] [] [] none
MERGE 6966 [(0,1),(0,0)] D [] [6968,6969,6970,6971] [] [] [((0,0),(0,1))] [] none
DISCARD 6967 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6968 [(0,1),(0,0)] D [6966] [] [] [] [((0,0),(0,1))] [6968,6969,6970,6971] CONDITIONAL_S
Y_MEAS 6969 [(0,1)] HALF_D_PLUS_2 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
IDLE 6970 [(0,0)] HALF_D_PLUS_2 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
DISCARD 6971 [(0,1)] 0 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
IDLE 6972 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 6973 [(1,0)] D [] [] [] [] [] [] none
MERGE 6974 [(1,0),(0,0)] D [] [6976,6977,6978,6979] [] [] [((0,0),(1,0))] [] none
DISCARD 6975 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6976 [(1,0),(0,0)] D [6974] [] [] [] [((0,0),(1,0))] [6976,6977,6978,6979] CONDITIONAL_S
Y_MEAS 6977 [(1,0)] HALF_D_PLUS_2 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
IDLE 6978 [(0,0)] HALF_D_PLUS_2 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
DISCARD 6979 [(1,0)] 0 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
IDLE 6980 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 6981 [(0,1)] D [] [] [] [] [] [] none
MERGE 6982 [(0,1),(0,0)] D [] [6984,6985,6986,6987] [] [] [((0,0),(0,1))] [] none
DISCARD 6983 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6984 [(0,1),(0,0)] D [6982] [] [] [] [((0,0),(0,1))] [6984,6985,6986,6987] CONDITIONAL_S
Y_MEAS 6985 [(0,1)] HALF_D_PLUS_2 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
IDLE 6986 [(0,0)] HALF_D_PLUS_2 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
DISCARD 6987 [(0,1)] 0 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
IDLE 6988 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 6989 [(1,0)] D [] [] [] [] [] [] none
MERGE 6990 [(1,0),(0,0)] D [] [6992,6993,6994,6995] [] [] [((0,0),(1,0))] [] none
DISCARD 6991 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6992 [(1,0),(0,0)] D [6990] [] [] [] [((0,0),(1,0))] [6992,6993,6994,6995] CONDITIONAL_S
Y_MEAS 6993 [(1,0)] HALF_D_PLUS_2 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
IDLE 6994 [(0,0)] HALF_D_PLUS_2 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
DISCARD 6995 [(1,0)] 0 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
IDLE 6996 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 6997 [(0,1)] D [] [] [] [] [] [] none
MERGE 6998 [(0,1),(0,0)] D [] [7000,7001,7002,7003] [] [] [((0,0),(0,1))] [] none
DISCARD 6999 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7000 [(0,1),(0,0)] D [6998] [] [] [] [((0,0),(0,1))] [7000,7001,7002,7003] CONDITIONAL_S
Y_MEAS 7001 [(0,1)] HALF_D_PLUS_2 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
IDLE 7002 [(0,0)] HALF_D_PLUS_2 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
DISCARD 7003 [(0,1)] 0 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
IDLE 7004 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 7005 [(1,0)] D [] [] [] [] [] [] none
MERGE 7006 [(1,0),(0,0)] D [] [7008,7009,7010,7011] [] [] [((0,0),(1,0))] [] none
DISCARD 7007 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7008 [(1,0),(0,0)] D [7006] [] [] [] [((0,0),(1,0))] [7008,7009,7010,7011] CONDITIONAL_S
Y_MEAS 7009 [(1,0)] HALF_D_PLUS_2 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
IDLE 7010 [(0,0)] HALF_D_PLUS_2 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
DISCARD 7011 [(1,0)] 0 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
IDLE 7012 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 7013 [(0,1)] D [] [] [] [] [] [] none
MERGE 7014 [(0,1),(0,0)] D [] [7016,7017,7018,7019] [] [] [((0,0),(0,1))] [] none
DISCARD 7015 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7016 [(0,1),(0,0)] D [7014] [] [] [] [((0,0),(0,1))] [7016,7017,7018,7019] CONDITIONAL_S
Y_MEAS 7017 [(0,1)] HALF_D_PLUS_2 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
IDLE 7018 [(0,0)] HALF_D_PLUS_2 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
DISCARD 7019 [(0,1)] 0 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
IDLE 7020 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 7021 [(1,0)] D [] [] [] [] [] [] none
MERGE 7022 [(1,0),(0,0)] D [] [7024,7025,7026,7027] [] [] [((0,0),(1,0))] [] none
DISCARD 7023 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7024 [(1,0),(0,0)] D [7022] [] [] [] [((0,0),(1,0))] [7024,7025,7026,7027] CONDITIONAL_S
Y_MEAS 7025 [(1,0)] HALF_D_PLUS_2 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
IDLE 7026 [(0,0)] HALF_D_PLUS_2 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
DISCARD 7027 [(1,0)] 0 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
IDLE 7028 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 7029 [(0,1)] D [] [] [] [] [] [] none
MERGE 7030 [(0,1),(0,0)] D [] [7032,7033,7034,7035] [] [] [((0,0),(0,1))] [] none
DISCARD 7031 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7032 [(0,1),(0,0)] D [7030] [] [] [] [((0,0),(0,1))] [7032,7033,7034,7035] CONDITIONAL_S
Y_MEAS 7033 [(0,1)] HALF_D_PLUS_2 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
IDLE 7034 [(0,0)] HALF_D_PLUS_2 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
DISCARD 7035 [(0,1)] 0 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
IDLE 7036 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 7037 [(1,0)] D [] [] [] [] [] [] none
MERGE 7038 [(1,0),(0,0)] D [] [7040,7041,7042,7043] [] [] [((0,0),(1,0))] [] none
DISCARD 7039 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7040 [(1,0),(0,0)] D [7038] [] [] [] [((0,0),(1,0))] [7040,7041,7042,7043] CONDITIONAL_S
Y_MEAS 7041 [(1,0)] HALF_D_PLUS_2 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
IDLE 7042 [(0,0)] HALF_D_PLUS_2 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
DISCARD 7043 [(1,0)] 0 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
IDLE 7044 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 7045 [(0,1)] D [] [] [] [] [] [] none
MERGE 7046 [(0,1),(0,0)] D [] [7048,7049,7050,7051] [] [] [((0,0),(0,1))] [] none
DISCARD 7047 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7048 [(0,1),(0,0)] D [7046] [] [] [] [((0,0),(0,1))] [7048,7049,7050,7051] CONDITIONAL_S
Y_MEAS 7049 [(0,1)] HALF_D_PLUS_2 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
IDLE 7050 [(0,0)] HALF_D_PLUS_2 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
DISCARD 7051 [(0,1)] 0 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
IDLE 7052 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 7053 [(1,0)] D [] [] [] [] [] [] none
MERGE 7054 [(1,0),(0,0)] D [] [7056,7057,7058,7059] [] [] [((0,0),(1,0))] [] none
DISCARD 7055 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7056 [(1,0),(0,0)] D [7054] [] [] [] [((0,0),(1,0))] [7056,7057,7058,7059] CONDITIONAL_S
Y_MEAS 7057 [(1,0)] HALF_D_PLUS_2 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
IDLE 7058 [(0,0)] HALF_D_PLUS_2 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
DISCARD 7059 [(1,0)] 0 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
IDLE 7060 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 7061 [(0,1)] D [] [] [] [] [] [] none
MERGE 7062 [(0,1),(0,0)] D [] [7064,7065,7066,7067] [] [] [((0,0),(0,1))] [] none
DISCARD 7063 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7064 [(0,1),(0,0)] D [7062] [] [] [] [((0,0),(0,1))] [7064,7065,7066,7067] CONDITIONAL_S
Y_MEAS 7065 [(0,1)] HALF_D_PLUS_2 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
IDLE 7066 [(0,0)] HALF_D_PLUS_2 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
DISCARD 7067 [(0,1)] 0 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
IDLE 7068 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 7069 [(1,0)] D [] [] [] [] [] [] none
MERGE 7070 [(1,0),(0,0)] D [] [7072,7073,7074,7075] [] [] [((0,0),(1,0))] [] none
DISCARD 7071 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7072 [(1,0),(0,0)] D [7070] [] [] [] [((0,0),(1,0))] [7072,7073,7074,7075] CONDITIONAL_S
Y_MEAS 7073 [(1,0)] HALF_D_PLUS_2 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
IDLE 7074 [(0,0)] HALF_D_PLUS_2 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
DISCARD 7075 [(1,0)] 0 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
IDLE 7076 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 7077 [(0,1)] D [] [] [] [] [] [] none
MERGE 7078 [(0,1),(0,0)] D [] [7080,7081,7082,7083] [] [] [((0,0),(0,1))] [] none
DISCARD 7079 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7080 [(0,1),(0,0)] D [7078] [] [] [] [((0,0),(0,1))] [7080,7081,7082,7083] CONDITIONAL_S
Y_MEAS 7081 [(0,1)] HALF_D_PLUS_2 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
IDLE 7082 [(0,0)] HALF_D_PLUS_2 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
DISCARD 7083 [(0,1)] 0 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
IDLE 7084 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 7085 [(1,0)] D [] [] [] [] [] [] none
MERGE 7086 [(1,0),(0,0)] D [] [7088,7089,7090,7091] [] [] [((0,0),(1,0))] [] none
DISCARD 7087 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7088 [(1,0),(0,0)] D [7086] [] [] [] [((0,0),(1,0))] [7088,7089,7090,7091] CONDITIONAL_S
Y_MEAS 7089 [(1,0)] HALF_D_PLUS_2 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
IDLE 7090 [(0,0)] HALF_D_PLUS_2 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
DISCARD 7091 [(1,0)] 0 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
IDLE 7092 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 7093 [(0,1)] D [] [] [] [] [] [] none
MERGE 7094 [(0,1),(0,0)] D [] [7096,7097,7098,7099] [] [] [((0,0),(0,1))] [] none
DISCARD 7095 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7096 [(0,1),(0,0)] D [7094] [] [] [] [((0,0),(0,1))] [7096,7097,7098,7099] CONDITIONAL_S
Y_MEAS 7097 [(0,1)] HALF_D_PLUS_2 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
IDLE 7098 [(0,0)] HALF_D_PLUS_2 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
DISCARD 7099 [(0,1)] 0 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
IDLE 7100 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 7101 [(1,0)] D [] [] [] [] [] [] none
MERGE 7102 [(1,0),(0,0)] D [] [7104,7105,7106,7107] [] [] [((0,0),(1,0))] [] none
DISCARD 7103 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7104 [(1,0),(0,0)] D [7102] [] [] [] [((0,0),(1,0))] [7104,7105,7106,7107] CONDITIONAL_S
Y_MEAS 7105 [(1,0)] HALF_D_PLUS_2 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
IDLE 7106 [(0,0)] HALF_D_PLUS_2 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
DISCARD 7107 [(1,0)] 0 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
IDLE 7108 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 7109 [(0,1)] D [] [] [] [] [] [] none
MERGE 7110 [(0,1),(0,0)] D [] [7112,7113,7114,7115] [] [] [((0,0),(0,1))] [] none
DISCARD 7111 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7112 [(0,1),(0,0)] D [7110] [] [] [] [((0,0),(0,1))] [7112,7113,7114,7115] CONDITIONAL_S
Y_MEAS 7113 [(0,1)] HALF_D_PLUS_2 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
IDLE 7114 [(0,0)] HALF_D_PLUS_2 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
DISCARD 7115 [(0,1)] 0 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
IDLE 7116 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 7117 [(1,0)] D [] [] [] [] [] [] none
MERGE 7118 [(1,0),(0,0)] D [] [7120,7121,7122,7123] [] [] [((0,0),(1,0))] [] none
DISCARD 7119 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7120 [(1,0),(0,0)] D [7118] [] [] [] [((0,0),(1,0))] [7120,7121,7122,7123] CONDITIONAL_S
Y_MEAS 7121 [(1,0)] HALF_D_PLUS_2 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
IDLE 7122 [(0,0)] HALF_D_PLUS_2 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
DISCARD 7123 [(1,0)] 0 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
IDLE 7124 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 7125 [(0,1)] D [] [] [] [] [] [] none
MERGE 7126 [(0,1),(0,0)] D [] [7128,7129,7130,7131] [] [] [((0,0),(0,1))] [] none
DISCARD 7127 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7128 [(0,1),(0,0)] D [7126] [] [] [] [((0,0),(0,1))] [7128,7129,7130,7131] CONDITIONAL_S
Y_MEAS 7129 [(0,1)] HALF_D_PLUS_2 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
IDLE 7130 [(0,0)] HALF_D_PLUS_2 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
DISCARD 7131 [(0,1)] 0 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
IDLE 7132 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 7133 [(1,0)] D [] [] [] [] [] [] none
MERGE 7134 [(1,0),(0,0)] D [] [7136,7137,7138,7139] [] [] [((0,0),(1,0))] [] none
DISCARD 7135 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7136 [(1,0),(0,0)] D [7134] [] [] [] [((0,0),(1,0))] [7136,7137,7138,7139] CONDITIONAL_S
Y_MEAS 7137 [(1,0)] HALF_D_PLUS_2 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
IDLE 7138 [(0,0)] HALF_D_PLUS_2 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
DISCARD 7139 [(1,0)] 0 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
IDLE 7140 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 7141 [(0,1)] D [] [] [] [] [] [] none
MERGE 7142 [(0,1),(0,0)] D [] [7144,7145,7146,7147] [] [] [((0,0),(0,1))] [] none
DISCARD 7143 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7144 [(0,1),(0,0)] D [7142] [] [] [] [((0,0),(0,1))] [7144,7145,7146,7147] CONDITIONAL_S
Y_MEAS 7145 [(0,1)] HALF_D_PLUS_2 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
IDLE 7146 [(0,0)] HALF_D_PLUS_2 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
DISCARD 7147 [(0,1)] 0 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
IDLE 7148 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 7149 [(1,0)] D [] [] [] [] [] [] none
MERGE 7150 [(1,0),(0,0)] D [] [7152,7153,7154,7155] [] [] [((0,0),(1,0))] [] none
DISCARD 7151 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7152 [(1,0),(0,0)] D [7150] [] [] [] [((0,0),(1,0))] [7152,7153,7154,7155] CONDITIONAL_S
Y_MEAS 7153 [(1,0)] HALF_D_PLUS_2 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
IDLE 7154 [(0,0)] HALF_D_PLUS_2 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
DISCARD 7155 [(1,0)] 0 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
IDLE 7156 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 7157 [(0,1)] D [] [] [] [] [] [] none
MERGE 7158 [(0,1),(0,0)] D [] [7160,7161,7162,7163] [] [] [((0,0),(0,1))] [] none
DISCARD 7159 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7160 [(0,1),(0,0)] D [7158] [] [] [] [((0,0),(0,1))] [7160,7161,7162,7163] CONDITIONAL_S
Y_MEAS 7161 [(0,1)] HALF_D_PLUS_2 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
IDLE 7162 [(0,0)] HALF_D_PLUS_2 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
DISCARD 7163 [(0,1)] 0 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
IDLE 7164 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 7165 [(1,0)] D [] [] [] [] [] [] none
MERGE 7166 [(1,0),(0,0)] D [] [7168,7169,7170,7171] [] [] [((0,0),(1,0))] [] none
DISCARD 7167 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7168 [(1,0),(0,0)] D [7166] [] [] [] [((0,0),(1,0))] [7168,7169,7170,7171] CONDITIONAL_S
Y_MEAS 7169 [(1,0)] HALF_D_PLUS_2 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
IDLE 7170 [(0,0)] HALF_D_PLUS_2 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
DISCARD 7171 [(1,0)] 0 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
IDLE 7172 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 7173 [(0,1)] D [] [] [] [] [] [] none
MERGE 7174 [(0,1),(0,0)] D [] [7176,7177,7178,7179] [] [] [((0,0),(0,1))] [] none
DISCARD 7175 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7176 [(0,1),(0,0)] D [7174] [] [] [] [((0,0),(0,1))] [7176,7177,7178,7179] CONDITIONAL_S
Y_MEAS 7177 [(0,1)] HALF_D_PLUS_2 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
IDLE 7178 [(0,0)] HALF_D_PLUS_2 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
DISCARD 7179 [(0,1)] 0 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
IDLE 7180 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 7181 [(1,0)] D [] [] [] [] [] [] none
MERGE 7182 [(1,0),(0,0)] D [] [7184,7185,7186,7187] [] [] [((0,0),(1,0))] [] none
DISCARD 7183 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7184 [(1,0),(0,0)] D [7182] [] [] [] [((0,0),(1,0))] [7184,7185,7186,7187] CONDITIONAL_S
Y_MEAS 7185 [(1,0)] HALF_D_PLUS_2 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
IDLE 7186 [(0,0)] HALF_D_PLUS_2 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
DISCARD 7187 [(1,0)] 0 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
IDLE 7188 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 7189 [(0,1)] D [] [] [] [] [] [] none
MERGE 7190 [(0,1),(0,0)] D [] [7192,7193,7194,7195] [] [] [((0,0),(0,1))] [] none
DISCARD 7191 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7192 [(0,1),(0,0)] D [7190] [] [] [] [((0,0),(0,1))] [7192,7193,7194,7195] CONDITIONAL_S
Y_MEAS 7193 [(0,1)] HALF_D_PLUS_2 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
IDLE 7194 [(0,0)] HALF_D_PLUS_2 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
DISCARD 7195 [(0,1)] 0 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
IDLE 7196 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 7197 [(1,0)] D [] [] [] [] [] [] none
MERGE 7198 [(1,0),(0,0)] D [] [7200,7201,7202,7203] [] [] [((0,0),(1,0))] [] none
DISCARD 7199 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7200 [(1,0),(0,0)] D [7198] [] [] [] [((0,0),(1,0))] [7200,7201,7202,7203] CONDITIONAL_S
Y_MEAS 7201 [(1,0)] HALF_D_PLUS_2 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
IDLE 7202 [(0,0)] HALF_D_PLUS_2 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
DISCARD 7203 [(1,0)] 0 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
IDLE 7204 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 7205 [(0,1)] D [] [] [] [] [] [] none
MERGE 7206 [(0,1),(0,0)] D [] [7208,7209,7210,7211] [] [] [((0,0),(0,1))] [] none
DISCARD 7207 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7208 [(0,1),(0,0)] D [7206] [] [] [] [((0,0),(0,1))] [7208,7209,7210,7211] CONDITIONAL_S
Y_MEAS 7209 [(0,1)] HALF_D_PLUS_2 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
IDLE 7210 [(0,0)] HALF_D_PLUS_2 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
DISCARD 7211 [(0,1)] 0 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
IDLE 7212 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 7213 [(1,0)] D [] [] [] [] [] [] none
MERGE 7214 [(1,0),(0,0)] D [] [7216,7217,7218,7219] [] [] [((0,0),(1,0))] [] none
DISCARD 7215 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7216 [(1,0),(0,0)] D [7214] [] [] [] [((0,0),(1,0))] [7216,7217,7218,7219] CONDITIONAL_S
Y_MEAS 7217 [(1,0)] HALF_D_PLUS_2 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
IDLE 7218 [(0,0)] HALF_D_PLUS_2 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
DISCARD 7219 [(1,0)] 0 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
IDLE 7220 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 7221 [(0,1)] D [] [] [] [] [] [] none
MERGE 7222 [(0,1),(0,0)] D [] [7224,7225,7226,7227] [] [] [((0,0),(0,1))] [] none
DISCARD 7223 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7224 [(0,1),(0,0)] D [7222] [] [] [] [((0,0),(0,1))] [7224,7225,7226,7227] CONDITIONAL_S
Y_MEAS 7225 [(0,1)] HALF_D_PLUS_2 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
IDLE 7226 [(0,0)] HALF_D_PLUS_2 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
DISCARD 7227 [(0,1)] 0 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
IDLE 7228 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7229 [(1,0)] D [] [] [] [] [] [] none
MERGE 7230 [(1,0),(0,0)] D [] [7232,7233,7234,7235] [] [] [((0,0),(1,0))] [] none
DISCARD 7231 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7232 [(1,0),(0,0)] D [7230] [] [] [] [((0,0),(1,0))] [7232,7233,7234,7235] CONDITIONAL_S
Y_MEAS 7233 [(1,0)] HALF_D_PLUS_2 [7230] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
IDLE 7234 [(0,0)] HALF_D_PLUS_2 [7230] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
DISCARD 7235 [(1,0)] 0 [7230] [] [] [] [] [7232,7233,7234,7235] CONDITIONAL_S
IDLE 7236 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 7237 [(0,1)] D [] [] [] [] [] [] none
MERGE 7238 [(0,1),(0,0)] D [] [7240,7241,7242,7243] [] [] [((0,0),(0,1))] [] none
DISCARD 7239 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7240 [(0,1),(0,0)] D [7238] [] [] [] [((0,0),(0,1))] [7240,7241,7242,7243] CONDITIONAL_S
Y_MEAS 7241 [(0,1)] HALF_D_PLUS_2 [7238] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
IDLE 7242 [(0,0)] HALF_D_PLUS_2 [7238] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
DISCARD 7243 [(0,1)] 0 [7238] [] [] [] [] [7240,7241,7242,7243] CONDITIONAL_S
IDLE 7244 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 7245 [(1,0)] D [] [] [] [] [] [] none
MERGE 7246 [(1,0),(0,0)] D [] [7248,7249,7250,7251] [] [] [((0,0),(1,0))] [] none
DISCARD 7247 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7248 [(1,0),(0,0)] D [7246] [] [] [] [((0,0),(1,0))] [7248,7249,7250,7251] CONDITIONAL_S
Y_MEAS 7249 [(1,0)] HALF_D_PLUS_2 [7246] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
IDLE 7250 [(0,0)] HALF_D_PLUS_2 [7246] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
DISCARD 7251 [(1,0)] 0 [7246] [] [] [] [] [7248,7249,7250,7251] CONDITIONAL_S
IDLE 7252 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 7253 [(0,1)] D [] [] [] [] [] [] none
MERGE 7254 [(0,1),(0,0)] D [] [7256,7257,7258,7259] [] [] [((0,0),(0,1))] [] none
DISCARD 7255 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7256 [(0,1),(0,0)] D [7254] [] [] [] [((0,0),(0,1))] [7256,7257,7258,7259] CONDITIONAL_S
Y_MEAS 7257 [(0,1)] HALF_D_PLUS_2 [7254] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
IDLE 7258 [(0,0)] HALF_D_PLUS_2 [7254] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
DISCARD 7259 [(0,1)] 0 [7254] [] [] [] [] [7256,7257,7258,7259] CONDITIONAL_S
IDLE 7260 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 7261 [(1,0)] D [] [] [] [] [] [] none
MERGE 7262 [(1,0),(0,0)] D [] [7264,7265,7266,7267] [] [] [((0,0),(1,0))] [] none
DISCARD 7263 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7264 [(1,0),(0,0)] D [7262] [] [] [] [((0,0),(1,0))] [7264,7265,7266,7267] CONDITIONAL_S
Y_MEAS 7265 [(1,0)] HALF_D_PLUS_2 [7262] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
IDLE 7266 [(0,0)] HALF_D_PLUS_2 [7262] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
DISCARD 7267 [(1,0)] 0 [7262] [] [] [] [] [7264,7265,7266,7267] CONDITIONAL_S
IDLE 7268 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 7269 [(0,1)] D [] [] [] [] [] [] none
MERGE 7270 [(0,1),(0,0)] D [] [7272,7273,7274,7275] [] [] [((0,0),(0,1))] [] none
DISCARD 7271 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7272 [(0,1),(0,0)] D [7270] [] [] [] [((0,0),(0,1))] [7272,7273,7274,7275] CONDITIONAL_S
Y_MEAS 7273 [(0,1)] HALF_D_PLUS_2 [7270] [] [] [] [] [7272,7273,7274,7275] CONDITIONAL_S
IDLE 7274 [(0,0)] HALF_D_PLUS_2 [7270] [] [] [] [] [7272,7273,7274,7275] CONDITIONAL_S
DISCARD 7275 [(0,1)] 0 [7270] [] [] [] [] [7272,7273,7274,7275] CONDITIONAL_S
IDLE 7276 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 7277 [(1,0)] D [] [] [] [] [] [] none
MERGE 7278 [(1,0),(0,0)] D [] [7280,7281,7282,7283] [] [] [((0,0),(1,0))] [] none
DISCARD 7279 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7280 [(1,0),(0,0)] D [7278] [] [] [] [((0,0),(1,0))] [7280,7281,7282,7283] CONDITIONAL_S
Y_MEAS 7281 [(1,0)] HALF_D_PLUS_2 [7278] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
IDLE 7282 [(0,0)] HALF_D_PLUS_2 [7278] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
DISCARD 7283 [(1,0)] 0 [7278] [] [] [] [] [7280,7281,7282,7283] CONDITIONAL_S
IDLE 7284 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 7285 [(0,1)] D [] [] [] [] [] [] none
MERGE 7286 [(0,1),(0,0)] D [] [7288,7289,7290,7291] [] [] [((0,0),(0,1))] [] none
DISCARD 7287 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7288 [(0,1),(0,0)] D [7286] [] [] [] [((0,0),(0,1))] [7288,7289,7290,7291] CONDITIONAL_S
Y_MEAS 7289 [(0,1)] HALF_D_PLUS_2 [7286] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
IDLE 7290 [(0,0)] HALF_D_PLUS_2 [7286] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
DISCARD 7291 [(0,1)] 0 [7286] [] [] [] [] [7288,7289,7290,7291] CONDITIONAL_S
IDLE 7292 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 7293 [(1,0)] D [] [] [] [] [] [] none
MERGE 7294 [(1,0),(0,0)] D [] [7296,7297,7298,7299] [] [] [((0,0),(1,0))] [] none
DISCARD 7295 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7296 [(1,0),(0,0)] D [7294] [] [] [] [((0,0),(1,0))] [7296,7297,7298,7299] CONDITIONAL_S
Y_MEAS 7297 [(1,0)] HALF_D_PLUS_2 [7294] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
IDLE 7298 [(0,0)] HALF_D_PLUS_2 [7294] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
DISCARD 7299 [(1,0)] 0 [7294] [] [] [] [] [7296,7297,7298,7299] CONDITIONAL_S
IDLE 7300 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 7301 [(0,1)] D [] [] [] [] [] [] none
MERGE 7302 [(0,1),(0,0)] D [] [7304,7305,7306,7307] [] [] [((0,0),(0,1))] [] none
DISCARD 7303 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7304 [(0,1),(0,0)] D [7302] [] [] [] [((0,0),(0,1))] [7304,7305,7306,7307] CONDITIONAL_S
Y_MEAS 7305 [(0,1)] HALF_D_PLUS_2 [7302] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
IDLE 7306 [(0,0)] HALF_D_PLUS_2 [7302] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
DISCARD 7307 [(0,1)] 0 [7302] [] [] [] [] [7304,7305,7306,7307] CONDITIONAL_S
IDLE 7308 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 7309 [(1,0)] D [] [] [] [] [] [] none
MERGE 7310 [(1,0),(0,0)] D [] [7312,7313,7314,7315] [] [] [((0,0),(1,0))] [] none
DISCARD 7311 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7312 [(1,0),(0,0)] D [7310] [] [] [] [((0,0),(1,0))] [7312,7313,7314,7315] CONDITIONAL_S
Y_MEAS 7313 [(1,0)] HALF_D_PLUS_2 [7310] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
IDLE 7314 [(0,0)] HALF_D_PLUS_2 [7310] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
DISCARD 7315 [(1,0)] 0 [7310] [] [] [] [] [7312,7313,7314,7315] CONDITIONAL_S
IDLE 7316 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 7317 [(0,1)] D [] [] [] [] [] [] none
MERGE 7318 [(0,1),(0,0)] D [] [7320,7321,7322,7323] [] [] [((0,0),(0,1))] [] none
DISCARD 7319 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7320 [(0,1),(0,0)] D [7318] [] [] [] [((0,0),(0,1))] [7320,7321,7322,7323] CONDITIONAL_S
Y_MEAS 7321 [(0,1)] HALF_D_PLUS_2 [7318] [] [] [] [] [7320,7321,7322,7323] CONDITIONAL_S
IDLE 7322 [(0,0)] HALF_D_PLUS_2 [7318] [] [] [] [] [7320,7321,7322,7323] CONDITIONAL_S
DISCARD 7323 [(0,1)] 0 [7318] [] [] [] [] [7320,7321,7322,7323] CONDITIONAL_S
IDLE 7324 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 7325 [(1,0)] D [] [] [] [] [] [] none
MERGE 7326 [(1,0),(0,0)] D [] [7328,7329,7330,7331] [] [] [((0,0),(1,0))] [] none
DISCARD 7327 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7328 [(1,0),(0,0)] D [7326] [] [] [] [((0,0),(1,0))] [7328,7329,7330,7331] CONDITIONAL_S
Y_MEAS 7329 [(1,0)] HALF_D_PLUS_2 [7326] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
IDLE 7330 [(0,0)] HALF_D_PLUS_2 [7326] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
DISCARD 7331 [(1,0)] 0 [7326] [] [] [] [] [7328,7329,7330,7331] CONDITIONAL_S
IDLE 7332 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 7333 [(0,1)] D [] [] [] [] [] [] none
MERGE 7334 [(0,1),(0,0)] D [] [7336,7337,7338,7339] [] [] [((0,0),(0,1))] [] none
DISCARD 7335 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7336 [(0,1),(0,0)] D [7334] [] [] [] [((0,0),(0,1))] [7336,7337,7338,7339] CONDITIONAL_S
Y_MEAS 7337 [(0,1)] HALF_D_PLUS_2 [7334] [] [] [] [] [7336,7337,7338,7339] CONDITIONAL_S
IDLE 7338 [(0,0)] HALF_D_PLUS_2 [7334] [] [] [] [] [7336,7337,7338,7339] CONDITIONAL_S
DISCARD 7339 [(0,1)] 0 [7334] [] [] [] [] [7336,7337,7338,7339] CONDITIONAL_S
IDLE 7340 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 7341 [(1,0)] D [] [] [] [] [] [] none
MERGE 7342 [(1,0),(0,0)] D [] [7344,7345,7346,7347] [] [] [((0,0),(1,0))] [] none
DISCARD 7343 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7344 [(1,0),(0,0)] D [7342] [] [] [] [((0,0),(1,0))] [7344,7345,7346,7347] CONDITIONAL_S
Y_MEAS 7345 [(1,0)] HALF_D_PLUS_2 [7342] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
IDLE 7346 [(0,0)] HALF_D_PLUS_2 [7342] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
DISCARD 7347 [(1,0)] 0 [7342] [] [] [] [] [7344,7345,7346,7347] CONDITIONAL_S
IDLE 7348 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 7349 [(0,1)] D [] [] [] [] [] [] none
MERGE 7350 [(0,1),(0,0)] D [] [7352,7353,7354,7355] [] [] [((0,0),(0,1))] [] none
DISCARD 7351 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7352 [(0,1),(0,0)] D [7350] [] [] [] [((0,0),(0,1))] [7352,7353,7354,7355] CONDITIONAL_S
Y_MEAS 7353 [(0,1)] HALF_D_PLUS_2 [7350] [] [] [] [] [7352,7353,7354,7355] CONDITIONAL_S
IDLE 7354 [(0,0)] HALF_D_PLUS_2 [7350] [] [] [] [] [7352,7353,7354,7355] CONDITIONAL_S
DISCARD 7355 [(0,1)] 0 [7350] [] [] [] [] [7352,7353,7354,7355] CONDITIONAL_S
IDLE 7356 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 7357 [(1,0)] D [] [] [] [] [] [] none
MERGE 7358 [(1,0),(0,0)] D [] [7360,7361,7362,7363] [] [] [((0,0),(1,0))] [] none
DISCARD 7359 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7360 [(1,0),(0,0)] D [7358] [] [] [] [((0,0),(1,0))] [7360,7361,7362,7363] CONDITIONAL_S
Y_MEAS 7361 [(1,0)] HALF_D_PLUS_2 [7358] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
IDLE 7362 [(0,0)] HALF_D_PLUS_2 [7358] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
DISCARD 7363 [(1,0)] 0 [7358] [] [] [] [] [7360,7361,7362,7363] CONDITIONAL_S
IDLE 7364 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 7365 [(0,1)] D [] [] [] [] [] [] none
MERGE 7366 [(0,1),(0,0)] D [] [7368,7369,7370,7371] [] [] [((0,0),(0,1))] [] none
DISCARD 7367 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7368 [(0,1),(0,0)] D [7366] [] [] [] [((0,0),(0,1))] [7368,7369,7370,7371] CONDITIONAL_S
Y_MEAS 7369 [(0,1)] HALF_D_PLUS_2 [7366] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
IDLE 7370 [(0,0)] HALF_D_PLUS_2 [7366] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
DISCARD 7371 [(0,1)] 0 [7366] [] [] [] [] [7368,7369,7370,7371] CONDITIONAL_S
IDLE 7372 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 7373 [(1,0)] D [] [] [] [] [] [] none
MERGE 7374 [(1,0),(0,0)] D [] [7376,7377,7378,7379] [] [] [((0,0),(1,0))] [] none
DISCARD 7375 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7376 [(1,0),(0,0)] D [7374] [] [] [] [((0,0),(1,0))] [7376,7377,7378,7379] CONDITIONAL_S
Y_MEAS 7377 [(1,0)] HALF_D_PLUS_2 [7374] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
IDLE 7378 [(0,0)] HALF_D_PLUS_2 [7374] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
DISCARD 7379 [(1,0)] 0 [7374] [] [] [] [] [7376,7377,7378,7379] CONDITIONAL_S
IDLE 7380 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 7381 [(0,1)] D [] [] [] [] [] [] none
MERGE 7382 [(0,1),(0,0)] D [] [7384,7385,7386,7387] [] [] [((0,0),(0,1))] [] none
DISCARD 7383 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7384 [(0,1),(0,0)] D [7382] [] [] [] [((0,0),(0,1))] [7384,7385,7386,7387] CONDITIONAL_S
Y_MEAS 7385 [(0,1)] HALF_D_PLUS_2 [7382] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
IDLE 7386 [(0,0)] HALF_D_PLUS_2 [7382] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
DISCARD 7387 [(0,1)] 0 [7382] [] [] [] [] [7384,7385,7386,7387] CONDITIONAL_S
IDLE 7388 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 7389 [(1,0)] D [] [] [] [] [] [] none
MERGE 7390 [(1,0),(0,0)] D [] [7392,7393,7394,7395] [] [] [((0,0),(1,0))] [] none
DISCARD 7391 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7392 [(1,0),(0,0)] D [7390] [] [] [] [((0,0),(1,0))] [7392,7393,7394,7395] CONDITIONAL_S
Y_MEAS 7393 [(1,0)] HALF_D_PLUS_2 [7390] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
IDLE 7394 [(0,0)] HALF_D_PLUS_2 [7390] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
DISCARD 7395 [(1,0)] 0 [7390] [] [] [] [] [7392,7393,7394,7395] CONDITIONAL_S
IDLE 7396 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 7397 [(0,1)] D [] [] [] [] [] [] none
MERGE 7398 [(0,1),(0,0)] D [] [7400,7401,7402,7403] [] [] [((0,0),(0,1))] [] none
DISCARD 7399 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7400 [(0,1),(0,0)] D [7398] [] [] [] [((0,0),(0,1))] [7400,7401,7402,7403] CONDITIONAL_S
Y_MEAS 7401 [(0,1)] HALF_D_PLUS_2 [7398] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
IDLE 7402 [(0,0)] HALF_D_PLUS_2 [7398] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
DISCARD 7403 [(0,1)] 0 [7398] [] [] [] [] [7400,7401,7402,7403] CONDITIONAL_S
IDLE 7404 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 7405 [(1,0)] D [] [] [] [] [] [] none
MERGE 7406 [(1,0),(0,0)] D [] [7408,7409,7410,7411] [] [] [((0,0),(1,0))] [] none
DISCARD 7407 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7408 [(1,0),(0,0)] D [7406] [] [] [] [((0,0),(1,0))] [7408,7409,7410,7411] CONDITIONAL_S
Y_MEAS 7409 [(1,0)] HALF_D_PLUS_2 [7406] [] [] [] [] [7408,7409,7410,7411] CONDITIONAL_S
IDLE 7410 [(0,0)] HALF_D_PLUS_2 [7406] [] [] [] [] [7408,7409,7410,7411] CONDITIONAL_S
DISCARD 7411 [(1,0)] 0 [7406] [] [] [] [] [7408,7409,7410,7411] CONDITIONAL_S
IDLE 7412 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 7413 [(0,1)] D [] [] [] [] [] [] none
MERGE 7414 [(0,1),(0,0)] D [] [7416,7417,7418,7419] [] [] [((0,0),(0,1))] [] none
DISCARD 7415 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7416 [(0,1),(0,0)] D [7414] [] [] [] [((0,0),(0,1))] [7416,7417,7418,7419] CONDITIONAL_S
Y_MEAS 7417 [(0,1)] HALF_D_PLUS_2 [7414] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
IDLE 7418 [(0,0)] HALF_D_PLUS_2 [7414] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
DISCARD 7419 [(0,1)] 0 [7414] [] [] [] [] [7416,7417,7418,7419] CONDITIONAL_S
IDLE 7420 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 7421 [(1,0)] D [] [] [] [] [] [] none
MERGE 7422 [(1,0),(0,0)] D [] [7424,7425,7426,7427] [] [] [((0,0),(1,0))] [] none
DISCARD 7423 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7424 [(1,0),(0,0)] D [7422] [] [] [] [((0,0),(1,0))] [7424,7425,7426,7427] CONDITIONAL_S
Y_MEAS 7425 [(1,0)] HALF_D_PLUS_2 [7422] [] [] [] [] [7424,7425,7426,7427] CONDITIONAL_S
IDLE 7426 [(0,0)] HALF_D_PLUS_2 [7422] [] [] [] [] [7424,7425,7426,7427] CONDITIONAL_S
DISCARD 7427 [(1,0)] 0 [7422] [] [] [] [] [7424,7425,7426,7427] CONDITIONAL_S
IDLE 7428 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 7429 [(0,1)] D [] [] [] [] [] [] none
MERGE 7430 [(0,1),(0,0)] D [] [7432,7433,7434,7435] [] [] [((0,0),(0,1))] [] none
DISCARD 7431 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7432 [(0,1),(0,0)] D [7430] [] [] [] [((0,0),(0,1))] [7432,7433,7434,7435] CONDITIONAL_S
Y_MEAS 7433 [(0,1)] HALF_D_PLUS_2 [7430] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
IDLE 7434 [(0,0)] HALF_D_PLUS_2 [7430] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
DISCARD 7435 [(0,1)] 0 [7430] [] [] [] [] [7432,7433,7434,7435] CONDITIONAL_S
IDLE 7436 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 7437 [(1,0)] D [] [] [] [] [] [] none
MERGE 7438 [(1,0),(0,0)] D [] [7440,7441,7442,7443] [] [] [((0,0),(1,0))] [] none
DISCARD 7439 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7440 [(1,0),(0,0)] D [7438] [] [] [] [((0,0),(1,0))] [7440,7441,7442,7443] CONDITIONAL_S
Y_MEAS 7441 [(1,0)] HALF_D_PLUS_2 [7438] [] [] [] [] [7440,7441,7442,7443] CONDITIONAL_S
IDLE 7442 [(0,0)] HALF_D_PLUS_2 [7438] [] [] [] [] [7440,7441,7442,7443] CONDITIONAL_S
DISCARD 7443 [(1,0)] 0 [7438] [] [] [] [] [7440,7441,7442,7443] CONDITIONAL_S
IDLE 7444 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 7445 [(0,1)] D [] [] [] [] [] [] none
MERGE 7446 [(0,1),(0,0)] D [] [7448,7449,7450,7451] [] [] [((0,0),(0,1))] [] none
DISCARD 7447 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7448 [(0,1),(0,0)] D [7446] [] [] [] [((0,0),(0,1))] [7448,7449,7450,7451] CONDITIONAL_S
Y_MEAS 7449 [(0,1)] HALF_D_PLUS_2 [7446] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
IDLE 7450 [(0,0)] HALF_D_PLUS_2 [7446] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
DISCARD 7451 [(0,1)] 0 [7446] [] [] [] [] [7448,7449,7450,7451] CONDITIONAL_S
IDLE 7452 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 7453 [(1,0)] D [] [] [] [] [] [] none
MERGE 7454 [(1,0),(0,0)] D [] [7456,7457,7458,7459] [] [] [((0,0),(1,0))] [] none
DISCARD 7455 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7456 [(1,0),(0,0)] D [7454] [] [] [] [((0,0),(1,0))] [7456,7457,7458,7459] CONDITIONAL_S
Y_MEAS 7457 [(1,0)] HALF_D_PLUS_2 [7454] [] [] [] [] [7456,7457,7458,7459] CONDITIONAL_S
IDLE 7458 [(0,0)] HALF_D_PLUS_2 [7454] [] [] [] [] [7456,7457,7458,7459] CONDITIONAL_S
DISCARD 7459 [(1,0)] 0 [7454] [] [] [] [] [7456,7457,7458,7459] CONDITIONAL_S
IDLE 7460 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 7461 [(0,1)] D [] [] [] [] [] [] none
MERGE 7462 [(0,1),(0,0)] D [] [7464,7465,7466,7467] [] [] [((0,0),(0,1))] [] none
DISCARD 7463 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7464 [(0,1),(0,0)] D [7462] [] [] [] [((0,0),(0,1))] [7464,7465,7466,7467] CONDITIONAL_S
Y_MEAS 7465 [(0,1)] HALF_D_PLUS_2 [7462] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
IDLE 7466 [(0,0)] HALF_D_PLUS_2 [7462] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
DISCARD 7467 [(0,1)] 0 [7462] [] [] [] [] [7464,7465,7466,7467] CONDITIONAL_S
IDLE 7468 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 7469 [(1,0)] D [] [] [] [] [] [] none
MERGE 7470 [(1,0),(0,0)] D [] [7472,7473,7474,7475] [] [] [((0,0),(1,0))] [] none
DISCARD 7471 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7472 [(1,0),(0,0)] D [7470] [] [] [] [((0,0),(1,0))] [7472,7473,7474,7475] CONDITIONAL_S
Y_MEAS 7473 [(1,0)] HALF_D_PLUS_2 [7470] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
IDLE 7474 [(0,0)] HALF_D_PLUS_2 [7470] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
DISCARD 7475 [(1,0)] 0 [7470] [] [] [] [] [7472,7473,7474,7475] CONDITIONAL_S
IDLE 7476 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 7477 [(0,1)] D [] [] [] [] [] [] none
MERGE 7478 [(0,1),(0,0)] D [] [7480,7481,7482,7483] [] [] [((0,0),(0,1))] [] none
DISCARD 7479 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7480 [(0,1),(0,0)] D [7478] [] [] [] [((0,0),(0,1))] [7480,7481,7482,7483] CONDITIONAL_S
Y_MEAS 7481 [(0,1)] HALF_D_PLUS_2 [7478] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
IDLE 7482 [(0,0)] HALF_D_PLUS_2 [7478] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
DISCARD 7483 [(0,1)] 0 [7478] [] [] [] [] [7480,7481,7482,7483] CONDITIONAL_S
IDLE 7484 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 7485 [(1,0)] D [] [] [] [] [] [] none
MERGE 7486 [(1,0),(0,0)] D [] [7488,7489,7490,7491] [] [] [((0,0),(1,0))] [] none
DISCARD 7487 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7488 [(1,0),(0,0)] D [7486] [] [] [] [((0,0),(1,0))] [7488,7489,7490,7491] CONDITIONAL_S
Y_MEAS 7489 [(1,0)] HALF_D_PLUS_2 [7486] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
IDLE 7490 [(0,0)] HALF_D_PLUS_2 [7486] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
DISCARD 7491 [(1,0)] 0 [7486] [] [] [] [] [7488,7489,7490,7491] CONDITIONAL_S
IDLE 7492 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 7493 [(0,1)] D [] [] [] [] [] [] none
MERGE 7494 [(0,1),(0,0)] D [] [7496,7497,7498,7499] [] [] [((0,0),(0,1))] [] none
DISCARD 7495 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7496 [(0,1),(0,0)] D [7494] [] [] [] [((0,0),(0,1))] [7496,7497,7498,7499] CONDITIONAL_S
Y_MEAS 7497 [(0,1)] HALF_D_PLUS_2 [7494] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
IDLE 7498 [(0,0)] HALF_D_PLUS_2 [7494] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
DISCARD 7499 [(0,1)] 0 [7494] [] [] [] [] [7496,7497,7498,7499] CONDITIONAL_S
IDLE 7500 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 7501 [(1,0)] D [] [] [] [] [] [] none
MERGE 7502 [(1,0),(0,0)] D [] [7504,7505,7506,7507] [] [] [((0,0),(1,0))] [] none
DISCARD 7503 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7504 [(1,0),(0,0)] D [7502] [] [] [] [((0,0),(1,0))] [7504,7505,7506,7507] CONDITIONAL_S
Y_MEAS 7505 [(1,0)] HALF_D_PLUS_2 [7502] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
IDLE 7506 [(0,0)] HALF_D_PLUS_2 [7502] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
DISCARD 7507 [(1,0)] 0 [7502] [] [] [] [] [7504,7505,7506,7507] CONDITIONAL_S
IDLE 7508 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 7509 [(0,1)] D [] [] [] [] [] [] none
MERGE 7510 [(0,1),(0,0)] D [] [7512,7513,7514,7515] [] [] [((0,0),(0,1))] [] none
DISCARD 7511 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7512 [(0,1),(0,0)] D [7510] [] [] [] [((0,0),(0,1))] [7512,7513,7514,7515] CONDITIONAL_S
Y_MEAS 7513 [(0,1)] HALF_D_PLUS_2 [7510] [] [] [] [] [7512,7513,7514,7515] CONDITIONAL_S
IDLE 7514 [(0,0)] HALF_D_PLUS_2 [7510] [] [] [] [] [7512,7513,7514,7515] CONDITIONAL_S
DISCARD 7515 [(0,1)] 0 [7510] [] [] [] [] [7512,7513,7514,7515] CONDITIONAL_S
IDLE 7516 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 7517 [(1,0)] D [] [] [] [] [] [] none
MERGE 7518 [(1,0),(0,0)] D [] [7520,7521,7522,7523] [] [] [((0,0),(1,0))] [] none
DISCARD 7519 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7520 [(1,0),(0,0)] D [7518] [] [] [] [((0,0),(1,0))] [7520,7521,7522,7523] CONDITIONAL_S
Y_MEAS 7521 [(1,0)] HALF_D_PLUS_2 [7518] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
IDLE 7522 [(0,0)] HALF_D_PLUS_2 [7518] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
DISCARD 7523 [(1,0)] 0 [7518] [] [] [] [] [7520,7521,7522,7523] CONDITIONAL_S
IDLE 7524 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 7525 [(0,1)] D [] [] [] [] [] [] none
MERGE 7526 [(0,1),(0,0)] D [] [7528,7529,7530,7531] [] [] [((0,0),(0,1))] [] none
DISCARD 7527 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7528 [(0,1),(0,0)] D [7526] [] [] [] [((0,0),(0,1))] [7528,7529,7530,7531] CONDITIONAL_S
Y_MEAS 7529 [(0,1)] HALF_D_PLUS_2 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
IDLE 7530 [(0,0)] HALF_D_PLUS_2 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
DISCARD 7531 [(0,1)] 0 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
IDLE 7532 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 7533 [(1,0)] D [] [] [] [] [] [] none
MERGE 7534 [(1,0),(0,0)] D [] [7536,7537,7538,7539] [] [] [((0,0),(1,0))] [] none
DISCARD 7535 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7536 [(1,0),(0,0)] D [7534] [] [] [] [((0,0),(1,0))] [7536,7537,7538,7539] CONDITIONAL_S
Y_MEAS 7537 [(1,0)] HALF_D_PLUS_2 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
IDLE 7538 [(0,0)] HALF_D_PLUS_2 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
DISCARD 7539 [(1,0)] 0 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
IDLE 7540 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 7541 [(0,1)] D [] [] [] [] [] [] none
MERGE 7542 [(0,1),(0,0)] D [] [7544,7545,7546,7547] [] [] [((0,0),(0,1))] [] none
DISCARD 7543 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7544 [(0,1),(0,0)] D [7542] [] [] [] [((0,0),(0,1))] [7544,7545,7546,7547] CONDITIONAL_S
Y_MEAS 7545 [(0,1)] HALF_D_PLUS_2 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
IDLE 7546 [(0,0)] HALF_D_PLUS_2 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
DISCARD 7547 [(0,1)] 0 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
IDLE 7548 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 7549 [(1,0)] D [] [] [] [] [] [] none
MERGE 7550 [(1,0),(0,0)] D [] [7552,7553,7554,7555] [] [] [((0,0),(1,0))] [] none
DISCARD 7551 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7552 [(1,0),(0,0)] D [7550] [] [] [] [((0,0),(1,0))] [7552,7553,7554,7555] CONDITIONAL_S
Y_MEAS 7553 [(1,0)] HALF_D_PLUS_2 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
IDLE 7554 [(0,0)] HALF_D_PLUS_2 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
DISCARD 7555 [(1,0)] 0 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
IDLE 7556 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7557 [(0,1)] D [] [] [] [] [] [] none
MERGE 7558 [(0,1),(0,0)] D [] [7560,7561,7562,7563] [] [] [((0,0),(0,1))] [] none
DISCARD 7559 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7560 [(0,1),(0,0)] D [7558] [] [] [] [((0,0),(0,1))] [7560,7561,7562,7563] CONDITIONAL_S
Y_MEAS 7561 [(0,1)] HALF_D_PLUS_2 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
IDLE 7562 [(0,0)] HALF_D_PLUS_2 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
DISCARD 7563 [(0,1)] 0 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
IDLE 7564 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 7565 [(1,0)] D [] [] [] [] [] [] none
MERGE 7566 [(1,0),(0,0)] D [] [7568,7569,7570,7571] [] [] [((0,0),(1,0))] [] none
DISCARD 7567 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7568 [(1,0),(0,0)] D [7566] [] [] [] [((0,0),(1,0))] [7568,7569,7570,7571] CONDITIONAL_S
Y_MEAS 7569 [(1,0)] HALF_D_PLUS_2 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
IDLE 7570 [(0,0)] HALF_D_PLUS_2 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
DISCARD 7571 [(1,0)] 0 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
IDLE 7572 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 7573 [(0,1)] D [] [] [] [] [] [] none
MERGE 7574 [(0,1),(0,0)] D [] [7576,7577,7578,7579] [] [] [((0,0),(0,1))] [] none
DISCARD 7575 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7576 [(0,1),(0,0)] D [7574] [] [] [] [((0,0),(0,1))] [7576,7577,7578,7579] CONDITIONAL_S
Y_MEAS 7577 [(0,1)] HALF_D_PLUS_2 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
IDLE 7578 [(0,0)] HALF_D_PLUS_2 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
DISCARD 7579 [(0,1)] 0 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
IDLE 7580 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 7581 [(1,0)] D [] [] [] [] [] [] none
MERGE 7582 [(1,0),(0,0)] D [] [7584,7585,7586,7587] [] [] [((0,0),(1,0))] [] none
DISCARD 7583 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7584 [(1,0),(0,0)] D [7582] [] [] [] [((0,0),(1,0))] [7584,7585,7586,7587] CONDITIONAL_S
Y_MEAS 7585 [(1,0)] HALF_D_PLUS_2 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
IDLE 7586 [(0,0)] HALF_D_PLUS_2 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
DISCARD 7587 [(1,0)] 0 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
IDLE 7588 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 7589 [(0,1)] D [] [] [] [] [] [] none
MERGE 7590 [(0,1),(0,0)] D [] [7592,7593,7594,7595] [] [] [((0,0),(0,1))] [] none
DISCARD 7591 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7592 [(0,1),(0,0)] D [7590] [] [] [] [((0,0),(0,1))] [7592,7593,7594,7595] CONDITIONAL_S
Y_MEAS 7593 [(0,1)] HALF_D_PLUS_2 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
IDLE 7594 [(0,0)] HALF_D_PLUS_2 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
DISCARD 7595 [(0,1)] 0 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
IDLE 7596 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 7597 [(1,0)] D [] [] [] [] [] [] none
MERGE 7598 [(1,0),(0,0)] D [] [7600,7601,7602,7603] [] [] [((0,0),(1,0))] [] none
DISCARD 7599 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7600 [(1,0),(0,0)] D [7598] [] [] [] [((0,0),(1,0))] [7600,7601,7602,7603] CONDITIONAL_S
Y_MEAS 7601 [(1,0)] HALF_D_PLUS_2 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
IDLE 7602 [(0,0)] HALF_D_PLUS_2 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
DISCARD 7603 [(1,0)] 0 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
IDLE 7604 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 7605 [(0,1)] D [] [] [] [] [] [] none
MERGE 7606 [(0,1),(0,0)] D [] [7608,7609,7610,7611] [] [] [((0,0),(0,1))] [] none
DISCARD 7607 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7608 [(0,1),(0,0)] D [7606] [] [] [] [((0,0),(0,1))] [7608,7609,7610,7611] CONDITIONAL_S
Y_MEAS 7609 [(0,1)] HALF_D_PLUS_2 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
IDLE 7610 [(0,0)] HALF_D_PLUS_2 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
DISCARD 7611 [(0,1)] 0 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
IDLE 7612 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 7613 [(1,0)] D [] [] [] [] [] [] none
MERGE 7614 [(1,0),(0,0)] D [] [7616,7617,7618,7619] [] [] [((0,0),(1,0))] [] none
DISCARD 7615 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7616 [(1,0),(0,0)] D [7614] [] [] [] [((0,0),(1,0))] [7616,7617,7618,7619] CONDITIONAL_S
Y_MEAS 7617 [(1,0)] HALF_D_PLUS_2 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
IDLE 7618 [(0,0)] HALF_D_PLUS_2 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
DISCARD 7619 [(1,0)] 0 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
IDLE 7620 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 7621 [(0,1)] D [] [] [] [] [] [] none
MERGE 7622 [(0,1),(0,0)] D [] [7624,7625,7626,7627] [] [] [((0,0),(0,1))] [] none
DISCARD 7623 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7624 [(0,1),(0,0)] D [7622] [] [] [] [((0,0),(0,1))] [7624,7625,7626,7627] CONDITIONAL_S
Y_MEAS 7625 [(0,1)] HALF_D_PLUS_2 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
IDLE 7626 [(0,0)] HALF_D_PLUS_2 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
DISCARD 7627 [(0,1)] 0 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
IDLE 7628 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 7629 [(1,0)] D [] [] [] [] [] [] none
MERGE 7630 [(1,0),(0,0)] D [] [7632,7633,7634,7635] [] [] [((0,0),(1,0))] [] none
DISCARD 7631 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7632 [(1,0),(0,0)] D [7630] [] [] [] [((0,0),(1,0))] [7632,7633,7634,7635] CONDITIONAL_S
Y_MEAS 7633 [(1,0)] HALF_D_PLUS_2 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
IDLE 7634 [(0,0)] HALF_D_PLUS_2 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
DISCARD 7635 [(1,0)] 0 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
IDLE 7636 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 7637 [(0,1)] D [] [] [] [] [] [] none
MERGE 7638 [(0,1),(0,0)] D [] [7640,7641,7642,7643] [] [] [((0,0),(0,1))] [] none
DISCARD 7639 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7640 [(0,1),(0,0)] D [7638] [] [] [] [((0,0),(0,1))] [7640,7641,7642,7643] CONDITIONAL_S
Y_MEAS 7641 [(0,1)] HALF_D_PLUS_2 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
IDLE 7642 [(0,0)] HALF_D_PLUS_2 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
DISCARD 7643 [(0,1)] 0 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
IDLE 7644 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 7645 [(1,0)] D [] [] [] [] [] [] none
MERGE 7646 [(1,0),(0,0)] D [] [7648,7649,7650,7651] [] [] [((0,0),(1,0))] [] none
DISCARD 7647 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7648 [(1,0),(0,0)] D [7646] [] [] [] [((0,0),(1,0))] [7648,7649,7650,7651] CONDITIONAL_S
Y_MEAS 7649 [(1,0)] HALF_D_PLUS_2 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
IDLE 7650 [(0,0)] HALF_D_PLUS_2 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
DISCARD 7651 [(1,0)] 0 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
IDLE 7652 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 7653 [(0,1)] D [] [] [] [] [] [] none
MERGE 7654 [(0,1),(0,0)] D [] [7656,7657,7658,7659] [] [] [((0,0),(0,1))] [] none
DISCARD 7655 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7656 [(0,1),(0,0)] D [7654] [] [] [] [((0,0),(0,1))] [7656,7657,7658,7659] CONDITIONAL_S
Y_MEAS 7657 [(0,1)] HALF_D_PLUS_2 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
IDLE 7658 [(0,0)] HALF_D_PLUS_2 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
DISCARD 7659 [(0,1)] 0 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
IDLE 7660 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 7661 [(1,0)] D [] [] [] [] [] [] none
MERGE 7662 [(1,0),(0,0)] D [] [7664,7665,7666,7667] [] [] [((0,0),(1,0))] [] none
DISCARD 7663 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7664 [(1,0),(0,0)] D [7662] [] [] [] [((0,0),(1,0))] [7664,7665,7666,7667] CONDITIONAL_S
Y_MEAS 7665 [(1,0)] HALF_D_PLUS_2 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
IDLE 7666 [(0,0)] HALF_D_PLUS_2 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
DISCARD 7667 [(1,0)] 0 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
IDLE 7668 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 7669 [(0,1)] D [] [] [] [] [] [] none
MERGE 7670 [(0,1),(0,0)] D [] [7672,7673,7674,7675] [] [] [((0,0),(0,1))] [] none
DISCARD 7671 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7672 [(0,1),(0,0)] D [7670] [] [] [] [((0,0),(0,1))] [7672,7673,7674,7675] CONDITIONAL_S
Y_MEAS 7673 [(0,1)] HALF_D_PLUS_2 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
IDLE 7674 [(0,0)] HALF_D_PLUS_2 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
DISCARD 7675 [(0,1)] 0 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
IDLE 7676 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 7677 [(1,0)] D [] [] [] [] [] [] none
MERGE 7678 [(1,0),(0,0)] D [] [7680,7681,7682,7683] [] [] [((0,0),(1,0))] [] none
DISCARD 7679 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7680 [(1,0),(0,0)] D [7678] [] [] [] [((0,0),(1,0))] [7680,7681,7682,7683] CONDITIONAL_S
Y_MEAS 7681 [(1,0)] HALF_D_PLUS_2 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
IDLE 7682 [(0,0)] HALF_D_PLUS_2 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
DISCARD 7683 [(1,0)] 0 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
IDLE 7684 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7685 [(0,1)] D [] [] [] [] [] [] none
MERGE 7686 [(0,1),(0,0)] D [] [7688,7689,7690,7691] [] [] [((0,0),(0,1))] [] none
DISCARD 7687 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7688 [(0,1),(0,0)] D [7686] [] [] [] [((0,0),(0,1))] [7688,7689,7690,7691] CONDITIONAL_S
Y_MEAS 7689 [(0,1)] HALF_D_PLUS_2 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7690 [(0,0)] HALF_D_PLUS_2 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
DISCARD 7691 [(0,1)] 0 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7692 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 7693 [(1,0)] D [] [] [] [] [] [] none
MERGE 7694 [(1,0),(0,0)] D [] [7696,7697,7698,7699] [] [] [((0,0),(1,0))] [] none
DISCARD 7695 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7696 [(1,0),(0,0)] D [7694] [] [] [] [((0,0),(1,0))] [7696,7697,7698,7699] CONDITIONAL_S
Y_MEAS 7697 [(1,0)] HALF_D_PLUS_2 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
IDLE 7698 [(0,0)] HALF_D_PLUS_2 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
DISCARD 7699 [(1,0)] 0 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
IDLE 7700 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 7701 [(0,1)] D [] [] [] [] [] [] none
MERGE 7702 [(0,1),(0,0)] D [] [7704,7705,7706,7707] [] [] [((0,0),(0,1))] [] none
DISCARD 7703 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7704 [(0,1),(0,0)] D [7702] [] [] [] [((0,0),(0,1))] [7704,7705,7706,7707] CONDITIONAL_S
Y_MEAS 7705 [(0,1)] HALF_D_PLUS_2 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
IDLE 7706 [(0,0)] HALF_D_PLUS_2 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
DISCARD 7707 [(0,1)] 0 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
IDLE 7708 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 7709 [(1,0)] D [] [] [] [] [] [] none
MERGE 7710 [(1,0),(0,0)] D [] [7712,7713,7714,7715] [] [] [((0,0),(1,0))] [] none
DISCARD 7711 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7712 [(1,0),(0,0)] D [7710] [] [] [] [((0,0),(1,0))] [7712,7713,7714,7715] CONDITIONAL_S
Y_MEAS 7713 [(1,0)] HALF_D_PLUS_2 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
IDLE 7714 [(0,0)] HALF_D_PLUS_2 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
DISCARD 7715 [(1,0)] 0 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
IDLE 7716 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 7717 [(0,1)] D [] [] [] [] [] [] none
MERGE 7718 [(0,1),(0,0)] D [] [7720,7721,7722,7723] [] [] [((0,0),(0,1))] [] none
DISCARD 7719 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7720 [(0,1),(0,0)] D [7718] [] [] [] [((0,0),(0,1))] [7720,7721,7722,7723] CONDITIONAL_S
Y_MEAS 7721 [(0,1)] HALF_D_PLUS_2 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
IDLE 7722 [(0,0)] HALF_D_PLUS_2 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
DISCARD 7723 [(0,1)] 0 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
IDLE 7724 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 7725 [(1,0)] D [] [] [] [] [] [] none
MERGE 7726 [(1,0),(0,0)] D [] [7728,7729,7730,7731] [] [] [((0,0),(1,0))] [] none
DISCARD 7727 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7728 [(1,0),(0,0)] D [7726] [] [] [] [((0,0),(1,0))] [7728,7729,7730,7731] CONDITIONAL_S
Y_MEAS 7729 [(1,0)] HALF_D_PLUS_2 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
IDLE 7730 [(0,0)] HALF_D_PLUS_2 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
DISCARD 7731 [(1,0)] 0 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
IDLE 7732 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 7733 [(0,1)] D [] [] [] [] [] [] none
MERGE 7734 [(0,1),(0,0)] D [] [7736,7737,7738,7739] [] [] [((0,0),(0,1))] [] none
DISCARD 7735 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7736 [(0,1),(0,0)] D [7734] [] [] [] [((0,0),(0,1))] [7736,7737,7738,7739] CONDITIONAL_S
Y_MEAS 7737 [(0,1)] HALF_D_PLUS_2 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
IDLE 7738 [(0,0)] HALF_D_PLUS_2 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
DISCARD 7739 [(0,1)] 0 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
IDLE 7740 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 7741 [(1,0)] D [] [] [] [] [] [] none
MERGE 7742 [(1,0),(0,0)] D [] [7744,7745,7746,7747] [] [] [((0,0),(1,0))] [] none
DISCARD 7743 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7744 [(1,0),(0,0)] D [7742] [] [] [] [((0,0),(1,0))] [7744,7745,7746,7747] CONDITIONAL_S
Y_MEAS 7745 [(1,0)] HALF_D_PLUS_2 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
IDLE 7746 [(0,0)] HALF_D_PLUS_2 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
DISCARD 7747 [(1,0)] 0 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
IDLE 7748 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 7749 [(0,1)] D [] [] [] [] [] [] none
MERGE 7750 [(0,1),(0,0)] D [] [7752,7753,7754,7755] [] [] [((0,0),(0,1))] [] none
DISCARD 7751 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7752 [(0,1),(0,0)] D [7750] [] [] [] [((0,0),(0,1))] [7752,7753,7754,7755] CONDITIONAL_S
Y_MEAS 7753 [(0,1)] HALF_D_PLUS_2 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
IDLE 7754 [(0,0)] HALF_D_PLUS_2 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
DISCARD 7755 [(0,1)] 0 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
IDLE 7756 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 7757 [(1,0)] D [] [] [] [] [] [] none
MERGE 7758 [(1,0),(0,0)] D [] [7760,7761,7762,7763] [] [] [((0,0),(1,0))] [] none
DISCARD 7759 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7760 [(1,0),(0,0)] D [7758] [] [] [] [((0,0),(1,0))] [7760,7761,7762,7763] CONDITIONAL_S
Y_MEAS 7761 [(1,0)] HALF_D_PLUS_2 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
IDLE 7762 [(0,0)] HALF_D_PLUS_2 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
DISCARD 7763 [(1,0)] 0 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
IDLE 7764 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 7765 [(0,1)] D [] [] [] [] [] [] none
MERGE 7766 [(0,1),(0,0)] D [] [7768,7769,7770,7771] [] [] [((0,0),(0,1))] [] none
DISCARD 7767 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7768 [(0,1),(0,0)] D [7766] [] [] [] [((0,0),(0,1))] [7768,7769,7770,7771] CONDITIONAL_S
Y_MEAS 7769 [(0,1)] HALF_D_PLUS_2 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
IDLE 7770 [(0,0)] HALF_D_PLUS_2 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
DISCARD 7771 [(0,1)] 0 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
IDLE 7772 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 7773 [(1,0)] D [] [] [] [] [] [] none
MERGE 7774 [(1,0),(0,0)] D [] [7776,7777,7778,7779] [] [] [((0,0),(1,0))] [] none
DISCARD 7775 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7776 [(1,0),(0,0)] D [7774] [] [] [] [((0,0),(1,0))] [7776,7777,7778,7779] CONDITIONAL_S
Y_MEAS 7777 [(1,0)] HALF_D_PLUS_2 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
IDLE 7778 [(0,0)] HALF_D_PLUS_2 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
DISCARD 7779 [(1,0)] 0 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
IDLE 7780 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 7781 [(0,1)] D [] [] [] [] [] [] none
MERGE 7782 [(0,1),(0,0)] D [] [7784,7785,7786,7787] [] [] [((0,0),(0,1))] [] none
DISCARD 7783 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7784 [(0,1),(0,0)] D [7782] [] [] [] [((0,0),(0,1))] [7784,7785,7786,7787] CONDITIONAL_S
Y_MEAS 7785 [(0,1)] HALF_D_PLUS_2 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
IDLE 7786 [(0,0)] HALF_D_PLUS_2 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
DISCARD 7787 [(0,1)] 0 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
IDLE 7788 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 7789 [(1,0)] D [] [] [] [] [] [] none
MERGE 7790 [(1,0),(0,0)] D [] [7792,7793,7794,7795] [] [] [((0,0),(1,0))] [] none
DISCARD 7791 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7792 [(1,0),(0,0)] D [7790] [] [] [] [((0,0),(1,0))] [7792,7793,7794,7795] CONDITIONAL_S
Y_MEAS 7793 [(1,0)] HALF_D_PLUS_2 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
IDLE 7794 [(0,0)] HALF_D_PLUS_2 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
DISCARD 7795 [(1,0)] 0 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
IDLE 7796 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 7797 [(0,1)] D [] [] [] [] [] [] none
MERGE 7798 [(0,1),(0,0)] D [] [7800,7801,7802,7803] [] [] [((0,0),(0,1))] [] none
DISCARD 7799 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7800 [(0,1),(0,0)] D [7798] [] [] [] [((0,0),(0,1))] [7800,7801,7802,7803] CONDITIONAL_S
Y_MEAS 7801 [(0,1)] HALF_D_PLUS_2 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
IDLE 7802 [(0,0)] HALF_D_PLUS_2 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
DISCARD 7803 [(0,1)] 0 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
IDLE 7804 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 7805 [(1,0)] D [] [] [] [] [] [] none
MERGE 7806 [(1,0),(0,0)] D [] [7808,7809,7810,7811] [] [] [((0,0),(1,0))] [] none
DISCARD 7807 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7808 [(1,0),(0,0)] D [7806] [] [] [] [((0,0),(1,0))] [7808,7809,7810,7811] CONDITIONAL_S
Y_MEAS 7809 [(1,0)] HALF_D_PLUS_2 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
IDLE 7810 [(0,0)] HALF_D_PLUS_2 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
DISCARD 7811 [(1,0)] 0 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
IDLE 7812 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 7813 [(0,1)] D [] [] [] [] [] [] none
MERGE 7814 [(0,1),(0,0)] D [] [7816,7817,7818,7819] [] [] [((0,0),(0,1))] [] none
DISCARD 7815 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7816 [(0,1),(0,0)] D [7814] [] [] [] [((0,0),(0,1))] [7816,7817,7818,7819] CONDITIONAL_S
Y_MEAS 7817 [(0,1)] HALF_D_PLUS_2 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
IDLE 7818 [(0,0)] HALF_D_PLUS_2 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
DISCARD 7819 [(0,1)] 0 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
IDLE 7820 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 7821 [(1,0)] D [] [] [] [] [] [] none
MERGE 7822 [(1,0),(0,0)] D [] [7824,7825,7826,7827] [] [] [((0,0),(1,0))] [] none
DISCARD 7823 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7824 [(1,0),(0,0)] D [7822] [] [] [] [((0,0),(1,0))] [7824,7825,7826,7827] CONDITIONAL_S
Y_MEAS 7825 [(1,0)] HALF_D_PLUS_2 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
IDLE 7826 [(0,0)] HALF_D_PLUS_2 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
DISCARD 7827 [(1,0)] 0 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
IDLE 7828 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 7829 [(0,1)] D [] [] [] [] [] [] none
MERGE 7830 [(0,1),(0,0)] D [] [7832,7833,7834,7835] [] [] [((0,0),(0,1))] [] none
DISCARD 7831 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7832 [(0,1),(0,0)] D [7830] [] [] [] [((0,0),(0,1))] [7832,7833,7834,7835] CONDITIONAL_S
Y_MEAS 7833 [(0,1)] HALF_D_PLUS_2 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
IDLE 7834 [(0,0)] HALF_D_PLUS_2 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
DISCARD 7835 [(0,1)] 0 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
IDLE 7836 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 7837 [(1,0)] D [] [] [] [] [] [] none
MERGE 7838 [(1,0),(0,0)] D [] [7840,7841,7842,7843] [] [] [((0,0),(1,0))] [] none
DISCARD 7839 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7840 [(1,0),(0,0)] D [7838] [] [] [] [((0,0),(1,0))] [7840,7841,7842,7843] CONDITIONAL_S
Y_MEAS 7841 [(1,0)] HALF_D_PLUS_2 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
IDLE 7842 [(0,0)] HALF_D_PLUS_2 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
DISCARD 7843 [(1,0)] 0 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
IDLE 7844 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 7845 [(0,1)] D [] [] [] [] [] [] none
MERGE 7846 [(0,1),(0,0)] D [] [7848,7849,7850,7851] [] [] [((0,0),(0,1))] [] none
DISCARD 7847 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7848 [(0,1),(0,0)] D [7846] [] [] [] [((0,0),(0,1))] [7848,7849,7850,7851] CONDITIONAL_S
Y_MEAS 7849 [(0,1)] HALF_D_PLUS_2 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
IDLE 7850 [(0,0)] HALF_D_PLUS_2 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
DISCARD 7851 [(0,1)] 0 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
IDLE 7852 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 7853 [(1,0)] D [] [] [] [] [] [] none
MERGE 7854 [(1,0),(0,0)] D [] [7856,7857,7858,7859] [] [] [((0,0),(1,0))] [] none
DISCARD 7855 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7856 [(1,0),(0,0)] D [7854] [] [] [] [((0,0),(1,0))] [7856,7857,7858,7859] CONDITIONAL_S
Y_MEAS 7857 [(1,0)] HALF_D_PLUS_2 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
IDLE 7858 [(0,0)] HALF_D_PLUS_2 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
DISCARD 7859 [(1,0)] 0 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
IDLE 7860 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 7861 [(0,1)] D [] [] [] [] [] [] none
MERGE 7862 [(0,1),(0,0)] D [] [7864,7865,7866,7867] [] [] [((0,0),(0,1))] [] none
DISCARD 7863 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7864 [(0,1),(0,0)] D [7862] [] [] [] [((0,0),(0,1))] [7864,7865,7866,7867] CONDITIONAL_S
Y_MEAS 7865 [(0,1)] HALF_D_PLUS_2 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
IDLE 7866 [(0,0)] HALF_D_PLUS_2 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
DISCARD 7867 [(0,1)] 0 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
IDLE 7868 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 7869 [(1,0)] D [] [] [] [] [] [] none
MERGE 7870 [(1,0),(0,0)] D [] [7872,7873,7874,7875] [] [] [((0,0),(1,0))] [] none
DISCARD 7871 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7872 [(1,0),(0,0)] D [7870] [] [] [] [((0,0),(1,0))] [7872,7873,7874,7875] CONDITIONAL_S
Y_MEAS 7873 [(1,0)] HALF_D_PLUS_2 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
IDLE 7874 [(0,0)] HALF_D_PLUS_2 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
DISCARD 7875 [(1,0)] 0 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
IDLE 7876 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 7877 [(0,1)] D [] [] [] [] [] [] none
MERGE 7878 [(0,1),(0,0)] D [] [7880,7881,7882,7883] [] [] [((0,0),(0,1))] [] none
DISCARD 7879 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7880 [(0,1),(0,0)] D [7878] [] [] [] [((0,0),(0,1))] [7880,7881,7882,7883] CONDITIONAL_S
Y_MEAS 7881 [(0,1)] HALF_D_PLUS_2 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
IDLE 7882 [(0,0)] HALF_D_PLUS_2 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
DISCARD 7883 [(0,1)] 0 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
IDLE 7884 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 7885 [(1,0)] D [] [] [] [] [] [] none
MERGE 7886 [(1,0),(0,0)] D [] [7888,7889,7890,7891] [] [] [((0,0),(1,0))] [] none
DISCARD 7887 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7888 [(1,0),(0,0)] D [7886] [] [] [] [((0,0),(1,0))] [7888,7889,7890,7891] CONDITIONAL_S
Y_MEAS 7889 [(1,0)] HALF_D_PLUS_2 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
IDLE 7890 [(0,0)] HALF_D_PLUS_2 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
DISCARD 7891 [(1,0)] 0 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
IDLE 7892 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 7893 [(0,1)] D [] [] [] [] [] [] none
MERGE 7894 [(0,1),(0,0)] D [] [7896,7897,7898,7899] [] [] [((0,0),(0,1))] [] none
DISCARD 7895 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7896 [(0,1),(0,0)] D [7894] [] [] [] [((0,0),(0,1))] [7896,7897,7898,7899] CONDITIONAL_S
Y_MEAS 7897 [(0,1)] HALF_D_PLUS_2 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
IDLE 7898 [(0,0)] HALF_D_PLUS_2 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
DISCARD 7899 [(0,1)] 0 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
IDLE 7900 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 7901 [(1,0)] D [] [] [] [] [] [] none
MERGE 7902 [(1,0),(0,0)] D [] [7904,7905,7906,7907] [] [] [((0,0),(1,0))] [] none
DISCARD 7903 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7904 [(1,0),(0,0)] D [7902] [] [] [] [((0,0),(1,0))] [7904,7905,7906,7907] CONDITIONAL_S
Y_MEAS 7905 [(1,0)] HALF_D_PLUS_2 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
IDLE 7906 [(0,0)] HALF_D_PLUS_2 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
DISCARD 7907 [(1,0)] 0 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
IDLE 7908 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 7909 [(0,1)] D [] [] [] [] [] [] none
MERGE 7910 [(0,1),(0,0)] D [] [7912,7913,7914,7915] [] [] [((0,0),(0,1))] [] none
DISCARD 7911 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7912 [(0,1),(0,0)] D [7910] [] [] [] [((0,0),(0,1))] [7912,7913,7914,7915] CONDITIONAL_S
Y_MEAS 7913 [(0,1)] HALF_D_PLUS_2 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
IDLE 7914 [(0,0)] HALF_D_PLUS_2 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
DISCARD 7915 [(0,1)] 0 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
IDLE 7916 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 7917 [(1,0)] D [] [] [] [] [] [] none
MERGE 7918 [(1,0),(0,0)] D [] [7920,7921,7922,7923] [] [] [((0,0),(1,0))] [] none
DISCARD 7919 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7920 [(1,0),(0,0)] D [7918] [] [] [] [((0,0),(1,0))] [7920,7921,7922,7923] CONDITIONAL_S
Y_MEAS 7921 [(1,0)] HALF_D_PLUS_2 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
IDLE 7922 [(0,0)] HALF_D_PLUS_2 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
DISCARD 7923 [(1,0)] 0 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
IDLE 7924 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 7925 [(0,1)] D [] [] [] [] [] [] none
MERGE 7926 [(0,1),(0,0)] D [] [7928,7929,7930,7931] [] [] [((0,0),(0,1))] [] none
DISCARD 7927 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7928 [(0,1),(0,0)] D [7926] [] [] [] [((0,0),(0,1))] [7928,7929,7930,7931] CONDITIONAL_S
Y_MEAS 7929 [(0,1)] HALF_D_PLUS_2 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
IDLE 7930 [(0,0)] HALF_D_PLUS_2 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
DISCARD 7931 [(0,1)] 0 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
IDLE 7932 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 7933 [(1,0)] D [] [] [] [] [] [] none
MERGE 7934 [(1,0),(0,0)] D [] [7936,7937,7938,7939] [] [] [((0,0),(1,0))] [] none
DISCARD 7935 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7936 [(1,0),(0,0)] D [7934] [] [] [] [((0,0),(1,0))] [7936,7937,7938,7939] CONDITIONAL_S
Y_MEAS 7937 [(1,0)] HALF_D_PLUS_2 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
IDLE 7938 [(0,0)] HALF_D_PLUS_2 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
DISCARD 7939 [(1,0)] 0 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
IDLE 7940 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 7941 [(0,1)] D [] [] [] [] [] [] none
MERGE 7942 [(0,1),(0,0)] D [] [7944,7945,7946,7947] [] [] [((0,0),(0,1))] [] none
DISCARD 7943 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7944 [(0,1),(0,0)] D [7942] [] [] [] [((0,0),(0,1))] [7944,7945,7946,7947] CONDITIONAL_S
Y_MEAS 7945 [(0,1)] HALF_D_PLUS_2 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
IDLE 7946 [(0,0)] HALF_D_PLUS_2 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
DISCARD 7947 [(0,1)] 0 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
IDLE 7948 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 7949 [(1,0)] D [] [] [] [] [] [] none
MERGE 7950 [(1,0),(0,0)] D [] [7952,7953,7954,7955] [] [] [((0,0),(1,0))] [] none
DISCARD 7951 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7952 [(1,0),(0,0)] D [7950] [] [] [] [((0,0),(1,0))] [7952,7953,7954,7955] CONDITIONAL_S
Y_MEAS 7953 [(1,0)] HALF_D_PLUS_2 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
IDLE 7954 [(0,0)] HALF_D_PLUS_2 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
DISCARD 7955 [(1,0)] 0 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
IDLE 7956 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 7957 [(0,1)] D [] [] [] [] [] [] none
MERGE 7958 [(0,1),(0,0)] D [] [7960,7961,7962,7963] [] [] [((0,0),(0,1))] [] none
DISCARD 7959 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7960 [(0,1),(0,0)] D [7958] [] [] [] [((0,0),(0,1))] [7960,7961,7962,7963] CONDITIONAL_S
Y_MEAS 7961 [(0,1)] HALF_D_PLUS_2 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
IDLE 7962 [(0,0)] HALF_D_PLUS_2 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
DISCARD 7963 [(0,1)] 0 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
IDLE 7964 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 7965 [(1,0)] D [] [] [] [] [] [] none
MERGE 7966 [(1,0),(0,0)] D [] [7968,7969,7970,7971] [] [] [((0,0),(1,0))] [] none
DISCARD 7967 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7968 [(1,0),(0,0)] D [7966] [] [] [] [((0,0),(1,0))] [7968,7969,7970,7971] CONDITIONAL_S
Y_MEAS 7969 [(1,0)] HALF_D_PLUS_2 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
IDLE 7970 [(0,0)] HALF_D_PLUS_2 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
DISCARD 7971 [(1,0)] 0 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
IDLE 7972 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 7973 [(0,1)] D [] [] [] [] [] [] none
MERGE 7974 [(0,1),(0,0)] D [] [7976,7977,7978,7979] [] [] [((0,0),(0,1))] [] none
DISCARD 7975 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7976 [(0,1),(0,0)] D [7974] [] [] [] [((0,0),(0,1))] [7976,7977,7978,7979] CONDITIONAL_S
Y_MEAS 7977 [(0,1)] HALF_D_PLUS_2 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
IDLE 7978 [(0,0)] HALF_D_PLUS_2 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
DISCARD 7979 [(0,1)] 0 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
IDLE 7980 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7981 [(1,0)] D [] [] [] [] [] [] none
MERGE 7982 [(1,0),(0,0)] D [] [7984,7985,7986,7987] [] [] [((0,0),(1,0))] [] none
DISCARD 7983 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7984 [(1,0),(0,0)] D [7982] [] [] [] [((0,0),(1,0))] [7984,7985,7986,7987] CONDITIONAL_S
Y_MEAS 7985 [(1,0)] HALF_D_PLUS_2 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
IDLE 7986 [(0,0)] HALF_D_PLUS_2 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
DISCARD 7987 [(1,0)] 0 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
IDLE 7988 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 7989 [(0,1)] D [] [] [] [] [] [] none
MERGE 7990 [(0,1),(0,0)] D [] [7992,7993,7994,7995] [] [] [((0,0),(0,1))] [] none
DISCARD 7991 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7992 [(0,1),(0,0)] D [7990] [] [] [] [((0,0),(0,1))] [7992,7993,7994,7995] CONDITIONAL_S
Y_MEAS 7993 [(0,1)] HALF_D_PLUS_2 [7990] [] [] [] [] [7992,7993,7994,7995] CONDITIONAL_S
IDLE 7994 [(0,0)] HALF_D_PLUS_2 [7990] [] [] [] [] [7992,7993,7994,7995] CONDITIONAL_S
DISCARD 7995 [(0,1)] 0 [7990] [] [] [] [] [7992,7993,7994,7995] CONDITIONAL_S
DISCARD 7996 [(0,0)] 0 [] [] [] [] [] [] none