
---------- Begin Simulation Statistics ----------
final_tick                                 6906347500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    368                       # Simulator instruction rate (inst/s)
host_mem_usage                                7554712                       # Number of bytes of host memory used
host_op_rate                                      378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17869.84                       # Real time elapsed on the host
host_tick_rate                                 201214                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6582204                       # Number of instructions simulated
sim_ops                                       6751672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003596                       # Number of seconds simulated
sim_ticks                                  3595655000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.857717                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  148405                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               154818                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                219                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2802                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            154784                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2260                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2721                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              461                       # Number of indirect misses.
system.cpu.branchPred.lookups                  177566                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7818                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          515                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1047220                       # Number of instructions committed
system.cpu.committedOps                       1068137                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.244570                       # CPI: cycles per instruction
system.cpu.discardedOps                          7008                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             576626                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             58808                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           277542                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1174527                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.308207                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      166                       # number of quiesce instructions executed
system.cpu.numCycles                          3397779                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       166                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  720649     67.47%     67.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                    894      0.08%     67.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                  59670      5.59%     73.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite                286924     26.86%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1068137                       # Class of committed instruction
system.cpu.quiesceCycles                      2355269                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2223252                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          342                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        252680                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99592                       # Transaction distribution
system.membus.trans_dist::ReadResp             102041                       # Transaction distribution
system.membus.trans_dist::WriteReq              27048                       # Transaction distribution
system.membus.trans_dist::WriteResp             27048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          192                       # Transaction distribution
system.membus.trans_dist::WriteClean               70                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2151                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2291                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           158                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 508550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       146624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       146624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        39664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8116144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            377006                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000931                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030498                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  376655     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     351      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              377006                       # Request fanout histogram
system.membus.reqLayer6.occupancy           575134466                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5610875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6503515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1037500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4332005                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          573852825                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           11709250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    291623084                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    145811542                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    437434626                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    145811542                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    291623084                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    437434626                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    437434626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    437434626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    874869252                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       247968                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       247968                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       331776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       688448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5308416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10950320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1100956500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    954734978                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    536736000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       151552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        63488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      2031616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148901                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148901    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148901                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    289204000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9568256                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10616832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5308416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2392064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2424832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1327104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       149504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1476608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2661060641                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    145811542                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    145811542                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2952683725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1476341863                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1330530321                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2806872183                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4137402504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1476341863                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    145811542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5759555908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       884736                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       931840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    127585099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    984227908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    145811542                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma    145811542                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1403436092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    565019725                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    565019725                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1130039450                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    127585099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1549247634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    710831267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma    145811542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2533475542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       146624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       147584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       146624                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       146624                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2291                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2306                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     40778106                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       266989                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       41045095                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     40778106                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     40778106                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     40778106                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       266989                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      41045095                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4325376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6371008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1589632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        67584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        23552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          262                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24838                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1202945221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    419208183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    145811542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3898038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1771862985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4663406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    145811542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    145811542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    145811542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            442098032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4663406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1348756763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    565019725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    291623084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3898038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2213961017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     75647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     31718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000455710750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25906                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24838                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24838                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1561                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3190420810                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  496955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5799434560                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32099.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58349.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        29                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23032                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99546                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24838                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     59                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.672005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.149350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.156237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          252      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          291      3.40%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          111      1.30%      7.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          123      1.44%      9.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          132      1.54%     10.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          123      1.44%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          103      1.20%     13.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          186      2.17%     15.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7234     84.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8555                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     366.782288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1133.131754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           242     89.30%     89.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      1.11%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.37%     90.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.74%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.37%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      2.95%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      2.58%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.74%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.74%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      91.675277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     45.299027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    180.470306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            175     64.58%     64.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      5.90%     70.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            29     10.70%     81.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      5.90%     87.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.74%     87.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.11%     88.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.74%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           13      4.80%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.48%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.37%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.37%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.37%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.37%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            7      2.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6361024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1590016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6370944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1589632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1769.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       442.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1771.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    442.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3595511625                       # Total gap between requests
system.mem_ctrls.avgGap                      28906.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4317120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1505664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       523264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1200649116.781226158142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 418745402.437108099461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 145811541.986091554165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3880238.788204096258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5054989.980963134207                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 145526753.818149954081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 145811541.986091554165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 145811541.986091554165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        67584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        23552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          262                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3933648830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1377560105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    477504630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10720995                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21015043250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  19576980190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  11101198625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  25514651750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58203.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58490.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58289.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49178.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  80210088.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2389768.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1355126.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3114581.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1681384265                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    194670000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1722574235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 332                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           166                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     8868138.554217                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2800918.199523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          166    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2038625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11798875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             166                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5434236500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1472111000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       498302                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           498302                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       498302                       # number of overall hits
system.cpu.icache.overall_hits::total          498302                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2291                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2291                       # number of overall misses
system.cpu.icache.overall_misses::total          2291                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     99832500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     99832500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     99832500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     99832500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       500593                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       500593                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       500593                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       500593                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004577                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004577                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004577                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004577                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43575.949367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43575.949367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43575.949367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43575.949367                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2291                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2291                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2291                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2291                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96289000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96289000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004577                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004577                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004577                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004577                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42029.244871                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42029.244871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42029.244871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42029.244871                       # average overall mshr miss latency
system.cpu.icache.replacements                   2109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       498302                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          498302                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2291                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2291                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     99832500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     99832500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       500593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       500593                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004577                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004577                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43575.949367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43575.949367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004577                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004577                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42029.244871                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42029.244871                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           333.838685                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              737651                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2109                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            349.763395                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   333.838685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.652029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.652029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1003477                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1003477                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        95958                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            95958                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        95958                       # number of overall hits
system.cpu.dcache.overall_hits::total           95958                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          308                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            308                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          308                       # number of overall misses
system.cpu.dcache.overall_misses::total           308                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24978125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24978125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24978125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24978125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        96266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        96266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        96266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        96266                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003199                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003199                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003199                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81097.808442                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81097.808442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81097.808442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81097.808442                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          192                       # number of writebacks
system.cpu.dcache.writebacks::total               192                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           75                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           75                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          233                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18538000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18538000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18538000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18538000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5708625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5708625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002420                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002420                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79562.231760                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79562.231760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79562.231760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79562.231760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2086.485746                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2086.485746                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    234                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        59842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           59842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13190250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13190250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        60006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        60006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002733                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80428.353659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80428.353659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12450250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12450250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5708625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5708625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002633                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002633                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78799.050633                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78799.050633                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21623.579545                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21623.579545                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     11787875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11787875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81860.243056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81860.243056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6087750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6087750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        81170                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        81170                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1288340250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1288340250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10397.890706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10397.890706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44376                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44376                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        79528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        79528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1262567841                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1262567841                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15875.765026                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15875.765026                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.702082                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4924                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               304                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.197368                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.702082                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1376530                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1376530                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6906347500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6906451250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    368                       # Simulator instruction rate (inst/s)
host_mem_usage                                7554712                       # Number of bytes of host memory used
host_op_rate                                      378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17869.99                       # Real time elapsed on the host
host_tick_rate                                 201218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6582213                       # Number of instructions simulated
sim_ops                                       6751687                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003596                       # Number of seconds simulated
sim_ticks                                  3595758750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.854029                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  148406                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               154825                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                220                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2804                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            154784                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2260                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2721                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              461                       # Number of indirect misses.
system.cpu.branchPred.lookups                  177575                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7820                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          515                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1047229                       # Number of instructions committed
system.cpu.committedOps                       1068152                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.244701                       # CPI: cycles per instruction
system.cpu.discardedOps                          7015                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             576648                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             58808                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           277542                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1174647                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.308195                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      166                       # number of quiesce instructions executed
system.cpu.numCycles                          3397945                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       166                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  720657     67.47%     67.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                    894      0.08%     67.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.55% # Class of committed instruction
system.cpu.op_class_0::MemRead                  59676      5.59%     73.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite                286924     26.86%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1068152                       # Class of committed instruction
system.cpu.quiesceCycles                      2355269                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2223298                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          342                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        252682                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99592                       # Transaction distribution
system.membus.trans_dist::ReadResp             102042                       # Transaction distribution
system.membus.trans_dist::WriteReq              27048                       # Transaction distribution
system.membus.trans_dist::WriteResp             27048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          193                       # Transaction distribution
system.membus.trans_dist::WriteClean               70                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2151                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2291                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           159                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 508553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       146624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       146624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        39792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8116272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            377007                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000931                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030498                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  376656     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     351      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              377007                       # Request fanout histogram
system.membus.reqLayer6.occupancy           575141341                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5610875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6503515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1037500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4337755                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          573852825                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           11709250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    291614670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    145807335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    437422004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    145807335                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    291614670                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    437422004                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    437422004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    437422004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    874844009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       247968                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       247968                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       331776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       688448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5308416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10950320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1100956500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    954734978                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    536736000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       151552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        63488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      2031616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148901                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148901    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148901                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    289204000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9568256                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10616832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5308416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2392064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2424832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1327104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       149504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1476608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2660983860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    145807335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    145807335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2952598530                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1476299265                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1330491930                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2806791195                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4137283126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1476299265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    145807335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5759389725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       884736                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       931840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    127581418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    984199510                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    145807335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma    145807335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1403395598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    565003422                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    565003422                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1130006845                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    127581418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1549202932                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    710810757                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma    145807335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2533402443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       146624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       147584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       146624                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       146624                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2291                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2306                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     40776929                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       266981                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       41043910                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     40776929                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     40776929                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     40776929                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       266981                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      41043910                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4325376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6371072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1589696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        67584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        23552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          263                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24839                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1202910512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    419196088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    145807335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3915724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1771829659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4681070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    145807335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    145807335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    145807335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            442103075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4681070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1348717847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    565003422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    291614670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3915724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2213932734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     75647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     31718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000455710750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182557                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25906                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99547                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24839                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99547                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24839                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1561                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3190438810                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  496960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5799478810                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32099.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58349.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        29                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23032                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99547                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24839                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     59                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.672005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.149350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.156237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          252      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          291      3.40%      6.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          111      1.30%      7.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          123      1.44%      9.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          132      1.54%     10.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          123      1.44%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          103      1.20%     13.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          186      2.17%     15.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7234     84.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8555                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     366.782288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1133.131754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           242     89.30%     89.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      1.11%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.37%     90.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.74%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.37%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      2.95%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      2.58%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.74%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.74%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      1.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      91.675277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     45.299027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    180.470306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            175     64.58%     64.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      5.90%     70.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            29     10.70%     81.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           16      5.90%     87.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.74%     87.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.11%     88.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.74%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           13      4.80%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      1.48%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.37%     96.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.37%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.37%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.37%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            7      2.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6361088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1590016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6371008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1589696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1769.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       442.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1771.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    442.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3595788125                       # Total gap between requests
system.mem_ctrls.avgGap                      28908.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4317120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1505664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       523264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1200614473.927095413208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 418733320.192852199078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 145807334.821892589331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3897925.576903622597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5054844.127126159146                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 145522554.871068596840                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 145807334.821892589331                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 145807334.821892589331                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        67584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        23552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          263                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3933648830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1377560105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    477504630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10765245                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21015043250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  19576980190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  11101198625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  25514651750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58203.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58490.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58289.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49156.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  79905107.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2389768.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1355126.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3114581.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1681387390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    194670000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1722674860                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 332                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           166                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     8868138.554217                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2800918.199523                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          166    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2038625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11798875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             166                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5434340250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1472111000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       498313                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           498313                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       498313                       # number of overall hits
system.cpu.icache.overall_hits::total          498313                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2291                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2291                       # number of overall misses
system.cpu.icache.overall_misses::total          2291                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     99832500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     99832500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     99832500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     99832500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       500604                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       500604                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       500604                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       500604                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004576                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004576                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004576                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004576                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43575.949367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43575.949367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43575.949367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43575.949367                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2291                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2291                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2291                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2291                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96289000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96289000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004576                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004576                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004576                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004576                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42029.244871                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42029.244871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42029.244871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42029.244871                       # average overall mshr miss latency
system.cpu.icache.replacements                   2109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       498313                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          498313                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2291                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2291                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     99832500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     99832500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       500604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       500604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43575.949367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43575.949367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42029.244871                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42029.244871                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           333.838834                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1946528                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            795.150327                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   333.838834                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.652029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.652029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1003499                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1003499                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        95963                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            95963                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        95963                       # number of overall hits
system.cpu.dcache.overall_hits::total           95963                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          309                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            309                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          309                       # number of overall misses
system.cpu.dcache.overall_misses::total           309                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     25056250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25056250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     25056250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25056250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        96272                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        96272                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        96272                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        96272                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003210                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003210                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003210                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003210                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81088.187702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81088.187702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81088.187702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81088.187702                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          193                       # number of writebacks
system.cpu.dcache.writebacks::total               193                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           75                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           75                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          234                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18614625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18614625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18614625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18614625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5708625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5708625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79549.679487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79549.679487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79549.679487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79549.679487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2086.485746                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2086.485746                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    235                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        59847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           59847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          165                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           165                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13268375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13268375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        60012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        60012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002749                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80414.393939                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80414.393939                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12526875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12526875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5708625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5708625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78785.377358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78785.377358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21623.579545                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21623.579545                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     11787875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11787875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81860.243056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81860.243056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6087750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6087750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        81170                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        81170                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1288340250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1288340250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10397.890706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10397.890706                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        44376                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        44376                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        79528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        79528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1262567841                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1262567841                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15875.765026                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15875.765026                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.700301                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              100711                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.820616                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.700301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          396                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1376555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1376555                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6906451250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
