Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan 11 16:05:46 2023
| Host         : DESKTOP-RALUX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DLX_timing_summary_routed.rpt -pb DLX_timing_summary_routed.pb -rpx DLX_timing_summary_routed.rpx -warn_on_violation
| Design       : DLX
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.405        0.000                      0                 1499        0.063        0.000                      0                 1499        3.750        0.000                       0                   460  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.405        0.000                      0                 1499        0.063        0.000                      0                 1499        3.750        0.000                       0                   460  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 RegID_EX_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegEX_MEM_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 2.105ns (28.219%)  route 5.354ns (71.781%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.638     5.159    clock_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  RegID_EX_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  RegID_EX_reg[79]/Q
                         net (fo=7, routed)           1.122     6.799    instrEX/Q[23]
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.951 r  instrEX/i__carry__0_i_9/O
                         net (fo=2, routed)           0.457     7.408    instrEX/i__carry__0_i_9_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.326     7.734 r  instrEX/i__carry__0_i_1/O
                         net (fo=1, routed)           0.717     8.451    instrEX/i__carry__0_i_1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.836 r  instrEX/ResAux0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    instrEX/ResAux0_inferred__4/i__carry__0_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  instrEX/ResAux0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.950    instrEX/ResAux0_inferred__4/i__carry__1_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 f  instrEX/ResAux0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.864     9.928    instrEX/data7
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.052 f  instrEX/RegEX_MEM[32]_i_2/O
                         net (fo=1, routed)           0.509    10.561    instrEX/RegEX_MEM[32]_i_2_n_0
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124    10.685 f  instrEX/RegEX_MEM[32]_i_1/O
                         net (fo=2, routed)           1.227    11.912    instrEX/D[0]
    SLICE_X58Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.036 f  instrEX/RegEX_MEM[64]_i_5/O
                         net (fo=1, routed)           0.459    12.495    instrEX/RegEX_MEM[64]_i_5_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I3_O)        0.124    12.619 r  instrEX/RegEX_MEM[64]_i_1/O
                         net (fo=1, routed)           0.000    12.619    Zero
    SLICE_X62Y50         FDRE                                         r  RegEX_MEM_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.510    14.851    clock_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  RegEX_MEM_reg[64]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X62Y50         FDRE (Setup_fdre_C_D)        0.029    15.024    RegEX_MEM_reg[64]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 RegID_EX_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegEX_MEM_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.996ns (31.623%)  route 4.316ns (68.377%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  RegID_EX_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  RegID_EX_reg[165]/Q
                         net (fo=177, routed)         2.428     8.042    instrEX/Q[80]
    SLICE_X53Y51         LUT4 (Prop_lut4_I2_O)        0.124     8.166 r  instrEX/minusOp_carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.166    instrEX/minusOp_carry__6_i_3_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.746 r  instrEX/minusOp_carry__6/O[2]
                         net (fo=1, routed)           0.437     9.183    instrEX/data1[30]
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.302     9.485 f  instrEX/RegEX_MEM[62]_i_3/O
                         net (fo=1, routed)           0.000     9.485    instrEX/RegEX_MEM[62]_i_3_n_0
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I0_O)      0.209     9.694 f  instrEX/RegEX_MEM_reg[62]_i_2/O
                         net (fo=2, routed)           1.254    10.947    instrEX/RegEX_MEM_reg[62]_i_2_n_0
    SLICE_X62Y50         LUT1 (Prop_lut1_I0_O)        0.325    11.272 r  instrEX/RegEX_MEM[62]_i_1/O
                         net (fo=1, routed)           0.198    11.470    ALURes[30]
    SLICE_X63Y50         FDRE                                         r  RegEX_MEM_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.510    14.851    clock_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  RegEX_MEM_reg[62]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)       -0.266    14.729    RegEX_MEM_reg[62]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 RegID_EX_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegEX_MEM_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 1.857ns (28.191%)  route 4.730ns (71.809%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.638     5.159    clock_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  RegID_EX_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  RegID_EX_reg[79]/Q
                         net (fo=7, routed)           1.122     6.799    instrEX/Q[23]
    SLICE_X58Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.951 r  instrEX/i__carry__0_i_9/O
                         net (fo=2, routed)           0.457     7.408    instrEX/i__carry__0_i_9_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.326     7.734 r  instrEX/i__carry__0_i_1/O
                         net (fo=1, routed)           0.717     8.451    instrEX/i__carry__0_i_1_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.836 r  instrEX/ResAux0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.836    instrEX/ResAux0_inferred__4/i__carry__0_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.950 r  instrEX/ResAux0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.950    instrEX/ResAux0_inferred__4/i__carry__1_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  instrEX/ResAux0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.864     9.928    instrEX/data7
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.052 r  instrEX/RegEX_MEM[32]_i_2/O
                         net (fo=1, routed)           0.509    10.561    instrEX/RegEX_MEM[32]_i_2_n_0
    SLICE_X50Y46         LUT4 (Prop_lut4_I0_O)        0.124    10.685 r  instrEX/RegEX_MEM[32]_i_1/O
                         net (fo=2, routed)           1.062    11.747    ALURes[0]
    SLICE_X58Y49         FDRE                                         r  RegEX_MEM_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.519    14.860    clock_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  RegEX_MEM_reg[32]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X58Y49         FDRE (Setup_fdre_C_D)       -0.067    15.032    RegEX_MEM_reg[32]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 RegID_EX_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegEX_MEM_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 2.367ns (39.099%)  route 3.687ns (60.901%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  RegID_EX_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  RegID_EX_reg[165]/Q
                         net (fo=177, routed)         1.366     6.980    instrEX/Q[80]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.104 r  instrEX/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.104    instrEX/minusOp_carry__0_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.654 r  instrEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    instrEX/minusOp_carry__0_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  instrEX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    instrEX/minusOp_carry__1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  instrEX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    instrEX/minusOp_carry__2_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  instrEX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.996    instrEX/minusOp_carry__3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.235 r  instrEX/minusOp_carry__4/O[2]
                         net (fo=1, routed)           0.794     9.029    instrEX/data1[22]
    SLICE_X51Y49         LUT3 (Prop_lut3_I2_O)        0.330     9.359 f  instrEX/RegEX_MEM[54]_i_5/O
                         net (fo=1, routed)           0.726    10.085    instrEX/RegEX_MEM[54]_i_5_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I4_O)        0.326    10.411 r  instrEX/RegEX_MEM[54]_i_2/O
                         net (fo=2, routed)           0.801    11.212    ALURes[22]
    SLICE_X61Y50         FDRE                                         r  RegEX_MEM_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.509    14.850    clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  RegEX_MEM_reg[54]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y50         FDRE (Setup_fdre_C_D)       -0.105    14.889    RegEX_MEM_reg[54]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 RegID_EX_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegEX_MEM_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 2.448ns (40.327%)  route 3.622ns (59.673%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  RegID_EX_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  RegID_EX_reg[165]/Q
                         net (fo=177, routed)         1.366     6.980    instrEX/Q[80]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.104 r  instrEX/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.104    instrEX/minusOp_carry__0_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.654 r  instrEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    instrEX/minusOp_carry__0_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  instrEX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    instrEX/minusOp_carry__1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  instrEX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    instrEX/minusOp_carry__2_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  instrEX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.996    instrEX/minusOp_carry__3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.309 r  instrEX/minusOp_carry__4/O[3]
                         net (fo=1, routed)           0.946     9.255    instrEX/data1[23]
    SLICE_X51Y51         LUT3 (Prop_lut3_I2_O)        0.336     9.591 f  instrEX/RegEX_MEM[55]_i_5/O
                         net (fo=1, routed)           0.831    10.422    instrEX/RegEX_MEM[55]_i_5_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I4_O)        0.327    10.749 r  instrEX/RegEX_MEM[55]_i_2/O
                         net (fo=2, routed)           0.479    11.229    ALURes[23]
    SLICE_X63Y51         FDRE                                         r  RegEX_MEM_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.510    14.851    clock_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  RegEX_MEM_reg[55]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)       -0.081    14.914    RegEX_MEM_reg[55]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  3.686    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 RegID_EX_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegEX_MEM_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 2.479ns (41.627%)  route 3.476ns (58.373%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  RegID_EX_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  RegID_EX_reg[165]/Q
                         net (fo=177, routed)         1.366     6.980    instrEX/Q[80]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.104 r  instrEX/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.104    instrEX/minusOp_carry__0_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.654 r  instrEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    instrEX/minusOp_carry__0_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  instrEX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    instrEX/minusOp_carry__1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  instrEX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    instrEX/minusOp_carry__2_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  instrEX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.996    instrEX/minusOp_carry__3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  instrEX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.111    instrEX/minusOp_carry__4_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.350 r  instrEX/minusOp_carry__5/O[2]
                         net (fo=1, routed)           0.633     8.983    instrEX/data1[26]
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.328     9.311 r  instrEX/RegEX_MEM[58]_i_4/O
                         net (fo=1, routed)           0.722    10.033    instrEX/RegEX_MEM[58]_i_4_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I4_O)        0.326    10.359 r  instrEX/RegEX_MEM[58]_i_1/O
                         net (fo=2, routed)           0.755    11.113    ALURes[26]
    SLICE_X61Y50         FDRE                                         r  RegEX_MEM_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.509    14.850    clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  RegEX_MEM_reg[58]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y50         FDRE (Setup_fdre_C_D)       -0.093    14.901    RegEX_MEM_reg[58]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 RegID_EX_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegEX_MEM_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 2.337ns (39.452%)  route 3.587ns (60.548%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  RegID_EX_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  RegID_EX_reg[165]/Q
                         net (fo=177, routed)         1.366     6.980    instrEX/Q[80]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.104 r  instrEX/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.104    instrEX/minusOp_carry__0_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.654 r  instrEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    instrEX/minusOp_carry__0_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  instrEX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    instrEX/minusOp_carry__1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  instrEX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    instrEX/minusOp_carry__2_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.195 r  instrEX/minusOp_carry__3/O[3]
                         net (fo=1, routed)           0.975     9.170    instrEX/data1[19]
    SLICE_X51Y48         LUT3 (Prop_lut3_I0_O)        0.334     9.504 r  instrEX/RegEX_MEM[51]_i_4/O
                         net (fo=1, routed)           0.407     9.911    instrEX/RegEX_MEM[51]_i_4_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I4_O)        0.332    10.243 r  instrEX/RegEX_MEM[51]_i_1/O
                         net (fo=2, routed)           0.839    11.082    ALURes[19]
    SLICE_X52Y48         FDRE                                         r  RegEX_MEM_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.453    14.794    clock_IBUF_BUFG
    SLICE_X52Y48         FDRE                                         r  RegEX_MEM_reg[51]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y48         FDRE (Setup_fdre_C_D)       -0.058    14.961    RegEX_MEM_reg[51]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 RegID_EX_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegEX_MEM_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 2.802ns (47.323%)  route 3.119ns (52.677%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  RegID_EX_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  RegID_EX_reg[175]/Q
                         net (fo=11, routed)          1.455     7.069    RegID_EX[175]
    SLICE_X52Y44         LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  RegEX_MEM[35]_i_9/O
                         net (fo=1, routed)           0.000     7.193    RegEX_MEM[35]_i_9_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.573 r  RegEX_MEM_reg[35]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.573    RegEX_MEM_reg[35]_i_7_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.690 r  RegEX_MEM_reg[39]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.690    RegEX_MEM_reg[39]_i_5_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.807 r  RegEX_MEM_reg[43]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.807    RegEX_MEM_reg[43]_i_5_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  RegEX_MEM_reg[47]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.924    RegEX_MEM_reg[47]_i_5_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  RegEX_MEM_reg[51]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.041    RegEX_MEM_reg[51]_i_5_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 r  RegEX_MEM_reg[53]_i_5/CO[3]
                         net (fo=1, routed)           0.001     8.159    RegEX_MEM_reg[53]_i_5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.276 r  RegEX_MEM_reg[59]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.276    RegEX_MEM_reg[59]_i_5_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.599 r  RegEX_MEM_reg[60]_i_9/O[1]
                         net (fo=1, routed)           0.649     9.248    instrEX/data0[29]
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.306     9.554 f  instrEX/RegEX_MEM[61]_i_3/O
                         net (fo=1, routed)           0.000     9.554    instrEX/RegEX_MEM[61]_i_3_n_0
    SLICE_X51Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     9.766 f  instrEX/RegEX_MEM_reg[61]_i_2/O
                         net (fo=2, routed)           1.014    10.780    instrEX/RegEX_MEM_reg[61]_i_2_n_0
    SLICE_X61Y51         LUT1 (Prop_lut1_I0_O)        0.299    11.079 r  instrEX/RegEX_MEM[61]_i_1/O
                         net (fo=1, routed)           0.000    11.079    ALURes[29]
    SLICE_X61Y51         FDRE                                         r  RegEX_MEM_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.509    14.850    clock_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  RegEX_MEM_reg[61]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y51         FDRE (Setup_fdre_C_D)        0.029    15.023    RegEX_MEM_reg[61]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 RegID_EX_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegEX_MEM_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 2.347ns (40.161%)  route 3.497ns (59.839%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  RegID_EX_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  RegID_EX_reg[165]/Q
                         net (fo=177, routed)         1.366     6.980    instrEX/Q[80]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.104 r  instrEX/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.104    instrEX/minusOp_carry__0_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.654 r  instrEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    instrEX/minusOp_carry__0_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  instrEX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    instrEX/minusOp_carry__1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  instrEX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    instrEX/minusOp_carry__2_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  instrEX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.996    instrEX/minusOp_carry__3_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  instrEX/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.111    instrEX/minusOp_carry__4_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.445 r  instrEX/minusOp_carry__5/O[1]
                         net (fo=1, routed)           0.806     9.251    instrEX/data1[25]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.303     9.554 r  instrEX/RegEX_MEM[57]_i_4/O
                         net (fo=1, routed)           0.425     9.979    instrEX/RegEX_MEM[57]_i_4_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I4_O)        0.124    10.103 r  instrEX/RegEX_MEM[57]_i_1/O
                         net (fo=2, routed)           0.900    11.002    ALURes[25]
    SLICE_X61Y51         FDRE                                         r  RegEX_MEM_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.509    14.850    clock_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  RegEX_MEM_reg[57]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y51         FDRE (Setup_fdre_C_D)       -0.047    14.947    RegEX_MEM_reg[57]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 RegID_EX_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegEX_MEM_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 2.109ns (36.039%)  route 3.743ns (63.961%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.637     5.158    clock_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  RegID_EX_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  RegID_EX_reg[165]/Q
                         net (fo=177, routed)         1.366     6.980    instrEX/Q[80]
    SLICE_X53Y45         LUT4 (Prop_lut4_I1_O)        0.124     7.104 r  instrEX/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.104    instrEX/minusOp_carry__0_i_3_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.654 r  instrEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    instrEX/minusOp_carry__0_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.967 r  instrEX/minusOp_carry__1/O[3]
                         net (fo=1, routed)           0.975     8.942    instrEX/data1[11]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.334     9.276 r  instrEX/RegEX_MEM[43]_i_4/O
                         net (fo=1, routed)           0.431     9.707    instrEX/RegEX_MEM[43]_i_4_n_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I4_O)        0.332    10.039 r  instrEX/RegEX_MEM[43]_i_1/O
                         net (fo=2, routed)           0.971    11.010    ALURes[11]
    SLICE_X52Y45         FDRE                                         r  RegEX_MEM_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         1.452    14.793    clock_IBUF_BUFG
    SLICE_X52Y45         FDRE                                         r  RegEX_MEM_reg[43]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X52Y45         FDRE (Setup_fdre_C_D)       -0.061    14.957    RegEX_MEM_reg[43]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  3.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 RegMEM_WB_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.960%)  route 0.291ns (61.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.594     1.477    clock_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  RegMEM_WB_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  RegMEM_WB_reg[48]/Q
                         net (fo=1, routed)           0.164     1.782    instrDecode/Q[48]
    SLICE_X62Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.827 r  instrDecode/reg_file_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.128     1.955    instrDecode/reg_file_reg_r1_0_31_12_17/DIC0
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.865     1.992    instrDecode/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.892    instrDecode/reg_file_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RegMEM_WB_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.316%)  route 0.209ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  RegMEM_WB_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RegMEM_WB_reg[68]/Q
                         net (fo=96, routed)          0.209     1.828    instrDecode/reg_file_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.865     1.992    instrDecode/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y49         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.748    instrDecode/reg_file_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RegMEM_WB_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.316%)  route 0.209ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  RegMEM_WB_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RegMEM_WB_reg[68]/Q
                         net (fo=96, routed)          0.209     1.828    instrDecode/reg_file_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.865     1.992    instrDecode/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y49         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.748    instrDecode/reg_file_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RegMEM_WB_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.316%)  route 0.209ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  RegMEM_WB_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RegMEM_WB_reg[68]/Q
                         net (fo=96, routed)          0.209     1.828    instrDecode/reg_file_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.865     1.992    instrDecode/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y49         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.748    instrDecode/reg_file_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RegMEM_WB_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.316%)  route 0.209ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  RegMEM_WB_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RegMEM_WB_reg[68]/Q
                         net (fo=96, routed)          0.209     1.828    instrDecode/reg_file_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.865     1.992    instrDecode/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y49         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.748    instrDecode/reg_file_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RegMEM_WB_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.316%)  route 0.209ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  RegMEM_WB_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RegMEM_WB_reg[68]/Q
                         net (fo=96, routed)          0.209     1.828    instrDecode/reg_file_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.865     1.992    instrDecode/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y49         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.748    instrDecode/reg_file_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RegMEM_WB_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_12_17/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.316%)  route 0.209ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  RegMEM_WB_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RegMEM_WB_reg[68]/Q
                         net (fo=96, routed)          0.209     1.828    instrDecode/reg_file_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.865     1.992    instrDecode/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y49         RAMD32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y49         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.748    instrDecode/reg_file_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RegMEM_WB_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_12_17/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.316%)  route 0.209ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  RegMEM_WB_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RegMEM_WB_reg[68]/Q
                         net (fo=96, routed)          0.209     1.828    instrDecode/reg_file_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y49         RAMS32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.865     1.992    instrDecode/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y49         RAMS32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y49         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.748    instrDecode/reg_file_reg_r1_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RegMEM_WB_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instrDecode/reg_file_reg_r1_0_31_12_17/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.316%)  route 0.209ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.595     1.478    clock_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  RegMEM_WB_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  RegMEM_WB_reg[68]/Q
                         net (fo=96, routed)          0.209     1.828    instrDecode/reg_file_reg_r1_0_31_12_17/ADDRD2
    SLICE_X60Y49         RAMS32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.865     1.992    instrDecode/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X60Y49         RAMS32                                       r  instrDecode/reg_file_reg_r1_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.498     1.494    
    SLICE_X60Y49         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.748    instrDecode/reg_file_reg_r1_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RegID_EX_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegEX_MEM_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.824%)  route 0.294ns (64.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.567     1.450    clock_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  RegID_EX_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  RegID_EX_reg[93]/Q
                         net (fo=8, routed)           0.294     1.908    RegID_EX[93]
    SLICE_X61Y49         FDRE                                         r  RegEX_MEM_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=459, routed)         0.865     1.992    clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  RegEX_MEM_reg[29]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.066     1.814    RegEX_MEM_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y39   MPG1/Q1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y42   MPG1/Q2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y44   MPG1/Q3_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y36   MPG1/count_int_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y38   MPG1/count_int_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y38   MPG1/count_int_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y39   MPG1/count_int_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y50   RegEX_MEM_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y51   RegEX_MEM_reg[24]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y50   instrDecode/reg_file_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y50   instrDecode/reg_file_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y50   instrDecode/reg_file_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y50   instrDecode/reg_file_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y50   instrDecode/reg_file_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y50   instrDecode/reg_file_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y52   instrDecode/reg_file_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y52   instrDecode/reg_file_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y52   instrDecode/reg_file_reg_r2_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y52   instrDecode/reg_file_reg_r2_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y48   instrMEM/MEM_reg_0_31_28_28/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y48   instrMEM/MEM_reg_0_31_29_29/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y48   instrMEM/MEM_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y48   instrMEM/MEM_reg_0_31_30_30/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y45   instrMEM/MEM_reg_0_31_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y45   instrMEM/MEM_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y45   instrMEM/MEM_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y45   instrMEM/MEM_reg_0_31_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y46   instrMEM/MEM_reg_0_31_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y46   instrMEM/MEM_reg_0_31_7_7/SP/CLK



