#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1def5c0 .scope module, "cpu_test" "cpu_test" 2 7;
 .timescale 0 0;
v0x1f1c380_0 .var "clk", 0 0;
v0x1f1c420_0 .var "init_data", 0 0;
v0x1f1c4e0_0 .var "reset", 0 0;
S_0x1def1e0 .scope module, "cpu" "execution" 2 17, 3 12 0, S_0x1def5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x1f194d0_0 .net "ALUctrl", 2 0, v0x1ef8450_0;  1 drivers
v0x1f19570_0 .net "ALUsrc", 0 0, v0x1ef8560_0;  1 drivers
v0x1f19660_0 .net "FUNCT", 5 0, L_0x1f1cd80;  1 drivers
v0x1f19750_0 .net "IMM16", 15 0, L_0x1f1ca90;  1 drivers
v0x1f197f0_0 .net "INSTRUCT", 31 0, L_0x1f1ce20;  1 drivers
v0x1f198e0_0 .net "IsBranch", 0 0, v0x1ef8700_0;  1 drivers
v0x1f19980_0 .net "IsJAL", 0 0, v0x1ef87a0_0;  1 drivers
v0x1f19a20_0 .net "IsJR", 0 0, v0x1ef88b0_0;  1 drivers
v0x1f19b10_0 .net "IsJump", 0 0, v0x1ef8970_0;  1 drivers
v0x1f19c40_0 .net "MemToReg", 0 0, v0x1ef8a30_0;  1 drivers
v0x1f19d30_0 .net "MemWr", 0 0, v0x1ef8af0_0;  1 drivers
v0x1f19e20_0 .net "OP", 5 0, L_0x1f1c6d0;  1 drivers
v0x1f19f10_0 .net "PCcount", 31 0, v0x1efd6a0_0;  1 drivers
RS_0x7f4895aca198 .resolv tri, L_0x1f753c0, L_0x1f7ab50;
v0x1f1a040_0 .net8 "PCplus4", 31 0, RS_0x7f4895aca198;  2 drivers
v0x1f1a0e0_0 .net "RD", 4 0, L_0x1f1c9f0;  1 drivers
v0x1f1a180_0 .net "RS", 4 0, L_0x1f1c8c0;  1 drivers
v0x1f1a220_0 .net "RT", 4 0, L_0x1f1c790;  1 drivers
v0x1f1a3d0_0 .net "RegDst", 0 0, v0x1ef8cf0_0;  1 drivers
v0x1f1a470_0 .net "RegWr", 0 0, v0x1ef8d90_0;  1 drivers
v0x1f1a510_0 .net "Rint", 4 0, L_0x1ff0080;  1 drivers
v0x1f1a600_0 .net "SE", 31 0, L_0x2056670;  1 drivers
v0x1f1a6a0_0 .net "SHAMT", 4 0, L_0x1f1cce0;  1 drivers
v0x1f1a740_0 .net "TA", 25 0, L_0x1f1cb30;  1 drivers
v0x1f1a7e0_0 .net *"_s13", 0 0, L_0x1f8e440;  1 drivers
v0x1f1a880_0 .net *"_s14", 13 0, L_0x1f8e4e0;  1 drivers
L_0x7f4895a3e138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f1a920_0 .net/2u *"_s16", 1 0, L_0x7f4895a3e138;  1 drivers
v0x1f1a9c0_0 .net *"_s25", 0 0, L_0x2056240;  1 drivers
v0x1f1aa60_0 .net *"_s26", 15 0, L_0x2056540;  1 drivers
v0x1f1ab00_0 .net *"_s7", 3 0, L_0x1f7dff0;  1 drivers
L_0x7f4895a3e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f1aba0_0 .net/2u *"_s8", 1 0, L_0x7f4895a3e0f0;  1 drivers
v0x1f1ac40_0 .net "aluadd4carryout", 0 0, L_0x1f78d40;  1 drivers
v0x1f1ace0_0 .net "aluadd4overflow", 0 0, L_0x1f7a840;  1 drivers
v0x1f1add0_0 .net "aluadd4zero", 0 0, L_0x1f7aeb0;  1 drivers
v0x1f1a310_0 .net "aluaddcarryout", 0 0, L_0x1fea830;  1 drivers
v0x1f1b080_0 .net "aluaddoverflow", 0 0, L_0x1fec380;  1 drivers
RS_0x7f4895ac9778 .resolv tri, L_0x1fe6eb0, L_0x1fec690;
v0x1f1b170_0 .net8 "aluaddsum", 31 0, RS_0x7f4895ac9778;  2 drivers
v0x1f1b210_0 .net "aluaddzero", 0 0, L_0x1fec9f0;  1 drivers
v0x1f1b300_0 .net "alusrcout", 31 0, L_0x2056a20;  1 drivers
v0x1f1b3f0_0 .net "branchaddr", 31 0, L_0x1f8e7f0;  1 drivers
v0x1f1b490_0 .net "carryout", 0 0, L_0x2050f60;  1 drivers
v0x1f1b530_0 .net "clk", 0 0, v0x1f1c380_0;  1 drivers
o0x7f4895a8dc48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1f1b5d0_0 .net "datain", 31 0, o0x7f4895a8dc48;  0 drivers
v0x1f1b6c0_0 .net "isbranchout", 31 0, L_0x1fefb20;  1 drivers
v0x1f1b7b0_0 .net "isjrout", 31 0, L_0x1feff50;  1 drivers
v0x1f1b8a0_0 .net "isjumpout", 31 0, L_0x1fefe20;  1 drivers
v0x1f1b990_0 .net "jumpaddr", 31 0, L_0x1f8e300;  1 drivers
v0x1f1ba30_0 .net "mem2regout", 31 0, L_0x2056ac0;  1 drivers
v0x1f1bb20_0 .net "memout", 31 0, v0x1ef61a0_0;  1 drivers
v0x1f1bc10_0 .net "overflow", 0 0, L_0x2052a60;  1 drivers
v0x1f1bcb0_0 .net "regAw", 4 0, L_0x1ff01b0;  1 drivers
v0x1f1bd50_0 .net "regDa", 31 0, L_0x1ff4590;  1 drivers
v0x1f1be80_0 .net "regDb", 31 0, L_0x1ff58e0;  1 drivers
v0x1f1bfd0_0 .net "regDin", 31 0, L_0x1ff0400;  1 drivers
RS_0x7f4895a8ce68 .resolv tri, L_0x204d5e0, L_0x2052db0;
v0x1f1c090_0 .net8 "result", 31 0, RS_0x7f4895a8ce68;  2 drivers
v0x1f1c1e0_0 .net "shift2", 31 0, L_0x1f8e970;  1 drivers
v0x1f1c2a0_0 .net "zero", 0 0, L_0x2053110;  1 drivers
L_0x1f7dff0 .part RS_0x7f4895aca198, 28, 4;
L_0x1f8e300 .concat [ 2 26 4 0], L_0x7f4895a3e0f0, L_0x1f1cb30, L_0x1f7dff0;
L_0x1f8e440 .part L_0x1f1ca90, 15, 1;
LS_0x1f8e4e0_0_0 .concat [ 1 1 1 1], L_0x1f8e440, L_0x1f8e440, L_0x1f8e440, L_0x1f8e440;
LS_0x1f8e4e0_0_4 .concat [ 1 1 1 1], L_0x1f8e440, L_0x1f8e440, L_0x1f8e440, L_0x1f8e440;
LS_0x1f8e4e0_0_8 .concat [ 1 1 1 1], L_0x1f8e440, L_0x1f8e440, L_0x1f8e440, L_0x1f8e440;
LS_0x1f8e4e0_0_12 .concat [ 1 1 0 0], L_0x1f8e440, L_0x1f8e440;
L_0x1f8e4e0 .concat [ 4 4 4 2], LS_0x1f8e4e0_0_0, LS_0x1f8e4e0_0_4, LS_0x1f8e4e0_0_8, LS_0x1f8e4e0_0_12;
L_0x1f8e7f0 .concat [ 2 16 14 0], L_0x7f4895a3e138, L_0x1f1ca90, L_0x1f8e4e0;
L_0x2056240 .part L_0x1f1ca90, 15, 1;
LS_0x2056540_0_0 .concat [ 1 1 1 1], L_0x2056240, L_0x2056240, L_0x2056240, L_0x2056240;
LS_0x2056540_0_4 .concat [ 1 1 1 1], L_0x2056240, L_0x2056240, L_0x2056240, L_0x2056240;
LS_0x2056540_0_8 .concat [ 1 1 1 1], L_0x2056240, L_0x2056240, L_0x2056240, L_0x2056240;
LS_0x2056540_0_12 .concat [ 1 1 1 1], L_0x2056240, L_0x2056240, L_0x2056240, L_0x2056240;
L_0x2056540 .concat [ 4 4 4 4], LS_0x2056540_0_0, LS_0x2056540_0_4, LS_0x2056540_0_8, LS_0x2056540_0_12;
L_0x2056670 .concat [ 16 16 0 0], L_0x1f1ca90, L_0x2056540;
S_0x1de98a0 .scope module, "aluadd" "alu" 3 90, 4 145 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1fe7b10/d .functor OR 1, L_0x1fea310, L_0x1fea470, C4<0>, C4<0>;
L_0x1fe7b10 .delay 1 (40,40,40) L_0x1fe7b10/d;
L_0x1fea720/d .functor OR 1, L_0x1fe7b10, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fea720 .delay 1 (40,40,40) L_0x1fea720/d;
L_0x1fea830/d .functor OR 1, L_0x1feb620, L_0x1feaef0, C4<0>, C4<0>;
L_0x1fea830 .delay 1 (40,40,40) L_0x1fea830/d;
L_0x1fec5d0/d .functor NOT 1, L_0x1feb960, C4<0>, C4<0>, C4<0>;
L_0x1fec5d0 .delay 1 (10,10,10) L_0x1fec5d0/d;
L_0x1febac0/d .functor NOT 1, L_0x1fec380, C4<0>, C4<0>, C4<0>;
L_0x1febac0 .delay 1 (10,10,10) L_0x1febac0/d;
L_0x1febbc0/d .functor AND 1, L_0x1fec5d0, L_0x1febd20, L_0x1fece00, C4<1>;
L_0x1febbc0 .delay 1 (60,60,60) L_0x1febbc0/d;
L_0x1fecef0/d .functor NOT 1, L_0x1febbc0, C4<0>, C4<0>, C4<0>;
L_0x1fecef0 .delay 1 (10,10,10) L_0x1fecef0/d;
L_0x1fed000/d .functor AND 1, L_0x1fed1b0, L_0x1febac0, L_0x1febbc0, C4<1>;
L_0x1fed000 .delay 1 (60,60,60) L_0x1fed000/d;
L_0x1fec730/d .functor OR 1, L_0x1fec890, L_0x1fed000, C4<0>, C4<0>;
L_0x1fec730 .delay 1 (40,40,40) L_0x1fec730/d;
v0x18e8320_0 .net "SLTval", 0 0, L_0x1fed000;  1 drivers
v0x18a8200_0 .net *"_s321", 0 0, L_0x1fe3b40;  1 drivers
v0x18a82e0_0 .net *"_s324", 0 0, L_0x1fe1dc0;  1 drivers
v0x18aab50_0 .net *"_s327", 0 0, L_0x1fe4f30;  1 drivers
v0x18aac30_0 .net *"_s330", 0 0, L_0x1fe51e0;  1 drivers
v0x18aad10_0 .net *"_s333", 0 0, L_0x1fe53d0;  1 drivers
v0x18aadf0_0 .net *"_s336", 0 0, L_0x1fe5930;  1 drivers
v0x18aaed0_0 .net *"_s339", 0 0, L_0x1fe5b50;  1 drivers
v0x18c1da0_0 .net *"_s342", 0 0, L_0x1fe5150;  1 drivers
v0x18c1e80_0 .net *"_s345", 0 0, L_0x1fe6850;  1 drivers
v0x18c1f60_0 .net *"_s348", 0 0, L_0x1fe6050;  1 drivers
v0x18c2040_0 .net *"_s351", 0 0, L_0x1fe6270;  1 drivers
v0x18c2120_0 .net *"_s354", 0 0, L_0x1fe6490;  1 drivers
v0x18c9ad0_0 .net *"_s357", 0 0, L_0x1fe7130;  1 drivers
v0x18c9bb0_0 .net *"_s360", 0 0, L_0x1fe6a70;  1 drivers
v0x18c9c90_0 .net *"_s363", 0 0, L_0x1fe6c90;  1 drivers
v0x18c9d70_0 .net *"_s366", 0 0, L_0x1fe5d70;  1 drivers
v0x18c9e10_0 .net *"_s369", 0 0, L_0x1fe7ba0;  1 drivers
v0x1871e00_0 .net *"_s372", 0 0, L_0x1fe7300;  1 drivers
v0x1871ee0_0 .net *"_s375", 0 0, L_0x1fe7520;  1 drivers
v0x1871fc0_0 .net *"_s378", 0 0, L_0x1fe7740;  1 drivers
v0x18720a0_0 .net *"_s381", 0 0, L_0x1fe8470;  1 drivers
v0x18c0350_0 .net *"_s384", 0 0, L_0x1fe7dc0;  1 drivers
v0x18c0430_0 .net *"_s387", 0 0, L_0x1fe7fe0;  1 drivers
v0x18c0510_0 .net *"_s390", 0 0, L_0x1fe8200;  1 drivers
v0x18c05f0_0 .net *"_s393", 0 0, L_0x1fe8360;  1 drivers
v0x18c06d0_0 .net *"_s396", 0 0, L_0x1fe8690;  1 drivers
v0x1dfa560_0 .net *"_s399", 0 0, L_0x1fe88b0;  1 drivers
v0x1dfa640_0 .net *"_s402", 0 0, L_0x1fe8ad0;  1 drivers
v0x1dfa720_0 .net *"_s405", 0 0, L_0x1fe8c30;  1 drivers
v0x1dfa800_0 .net *"_s408", 0 0, L_0x1fe8f10;  1 drivers
v0x1dfa8e0_0 .net *"_s411", 0 0, L_0x1fe9130;  1 drivers
v0x1dfa9c0_0 .net *"_s414", 0 0, L_0x1feaa20;  1 drivers
v0x1dfaa60_0 .net *"_s420", 0 0, L_0x1fea310;  1 drivers
v0x1871cf0_0 .net *"_s422", 0 0, L_0x1fea470;  1 drivers
v0x1ce5a10_0 .net *"_s424", 0 0, L_0x1fea720;  1 drivers
v0x1ce5af0_0 .net *"_s429", 0 0, L_0x1feb620;  1 drivers
v0x1ce5bd0_0 .net *"_s431", 0 0, L_0x1feaef0;  1 drivers
v0x1ce5cb0_0 .net *"_s440", 0 0, L_0x1feb960;  1 drivers
v0x1e1d510_0 .net *"_s444", 0 0, L_0x1febd20;  1 drivers
v0x1e1d5b0_0 .net *"_s446", 0 0, L_0x1fece00;  1 drivers
v0x1e1d650_0 .net *"_s450", 0 0, L_0x1fed1b0;  1 drivers
v0x1e1d6f0_0 .net *"_s452", 0 0, L_0x1fec730;  1 drivers
v0x1e1d790_0 .net *"_s455", 0 0, L_0x1fec890;  1 drivers
v0x1e1d830_0 .net "carryOut", 32 0, L_0x1fea560;  1 drivers
v0x1e1d8d0_0 .net "carryout", 0 0, L_0x1fea830;  alias, 1 drivers
L_0x7f4895a3e180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1e1d970_0 .net "command", 2 0, L_0x7f4895a3e180;  1 drivers
v0x1e1da10_0 .net "initialResult", 31 0, L_0x1fe4270;  1 drivers
v0x1e1dab0_0 .net "isSLT", 0 0, L_0x1febbc0;  1 drivers
v0x1e1db50_0 .net "isSLTinv", 0 0, L_0x1fecef0;  1 drivers
v0x1e1dbf0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  1 drivers
v0x1e1dc90_0 .net8 "operandA", 31 0, RS_0x7f4895aca198;  alias, 2 drivers
v0x1e1dd30_0 .net "operandB", 31 0, L_0x1f8e970;  alias, 1 drivers
v0x1e1ddd0_0 .net "overflow", 0 0, L_0x1fec380;  alias, 1 drivers
v0x1e1de70_0 .net "overflowInv", 0 0, L_0x1febac0;  1 drivers
v0x1e1df10_0 .net8 "result", 31 0, RS_0x7f4895ac9778;  alias, 2 drivers
v0x1e1dfb0_0 .net "s2inv", 0 0, L_0x1fec5d0;  1 drivers
v0x1e1e050_0 .net "zero", 0 0, L_0x1fec9f0;  alias, 1 drivers
L_0x1f91090 .part RS_0x7f4895aca198, 0, 1;
L_0x1f911f0 .part L_0x1f8e970, 0, 1;
L_0x1f8ee10 .part L_0x1fea560, 0, 1;
L_0x1f91430 .part L_0x7f4895a3e180, 0, 1;
L_0x1f914d0 .part L_0x7f4895a3e180, 1, 1;
L_0x1f91570 .part L_0x7f4895a3e180, 2, 1;
L_0x1f93ab0 .part RS_0x7f4895aca198, 1, 1;
L_0x1f93c10 .part L_0x1f8e970, 1, 1;
L_0x1f91920 .part L_0x1fea560, 1, 1;
L_0x1f93e50 .part L_0x7f4895a3e180, 0, 1;
L_0x1f93f80 .part L_0x7f4895a3e180, 1, 1;
L_0x1f94020 .part L_0x7f4895a3e180, 2, 1;
L_0x1f96580 .part RS_0x7f4895aca198, 2, 1;
L_0x1f966e0 .part L_0x1f8e970, 2, 1;
L_0x1f943f0 .part L_0x1fea560, 2, 1;
L_0x1f96920 .part L_0x7f4895a3e180, 0, 1;
L_0x1f96a50 .part L_0x7f4895a3e180, 1, 1;
L_0x1f96c00 .part L_0x7f4895a3e180, 2, 1;
L_0x1f99090 .part RS_0x7f4895aca198, 3, 1;
L_0x1f991f0 .part L_0x1f8e970, 3, 1;
L_0x1f96ca0 .part L_0x1fea560, 3, 1;
L_0x1f99560 .part L_0x7f4895a3e180, 0, 1;
L_0x1f994b0 .part L_0x7f4895a3e180, 1, 1;
L_0x1f996c0 .part L_0x7f4895a3e180, 2, 1;
L_0x1f9bb80 .part RS_0x7f4895aca198, 4, 1;
L_0x1f9bce0 .part L_0x1f8e970, 4, 1;
L_0x1f99760 .part L_0x1fea560, 4, 1;
L_0x1f9bf70 .part L_0x7f4895a3e180, 0, 1;
L_0x1f9be90 .part L_0x7f4895a3e180, 1, 1;
L_0x1f9c100 .part L_0x7f4895a3e180, 2, 1;
L_0x1f9e580 .part RS_0x7f4895aca198, 5, 1;
L_0x1f9e6e0 .part L_0x1f8e970, 5, 1;
L_0x1f9c1a0 .part L_0x1fea560, 5, 1;
L_0x1f9e9a0 .part L_0x7f4895a3e180, 0, 1;
L_0x1f96af0 .part L_0x7f4895a3e180, 1, 1;
L_0x1f9e890 .part L_0x7f4895a3e180, 2, 1;
L_0x1fa1060 .part RS_0x7f4895aca198, 6, 1;
L_0x1fa11c0 .part L_0x1f8e970, 6, 1;
L_0x1f9ec50 .part L_0x1fea560, 6, 1;
L_0x1fa14b0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fa1370 .part L_0x7f4895a3e180, 1, 1;
L_0x1fa1410 .part L_0x7f4895a3e180, 2, 1;
L_0x1fa3a40 .part RS_0x7f4895aca198, 7, 1;
L_0x1fa3ba0 .part L_0x1f8e970, 7, 1;
L_0x1fa18b0 .part L_0x1fea560, 7, 1;
L_0x1fa15e0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fa3d50 .part L_0x7f4895a3e180, 1, 1;
L_0x1fa3df0 .part L_0x7f4895a3e180, 2, 1;
L_0x1fa6540 .part RS_0x7f4895aca198, 8, 1;
L_0x1fa66a0 .part L_0x1f8e970, 8, 1;
L_0x1fa4360 .part L_0x1fea560, 8, 1;
L_0x1fa4060 .part L_0x7f4895a3e180, 0, 1;
L_0x1fa6a00 .part L_0x7f4895a3e180, 1, 1;
L_0x1fa6aa0 .part L_0x7f4895a3e180, 2, 1;
L_0x1fa8f30 .part RS_0x7f4895aca198, 9, 1;
L_0x1fa9090 .part L_0x1f8e970, 9, 1;
L_0x1fa6d50 .part L_0x1fea560, 9, 1;
L_0x1fa6bd0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fa9420 .part L_0x7f4895a3e180, 1, 1;
L_0x1fa94c0 .part L_0x7f4895a3e180, 2, 1;
L_0x1fab9d0 .part RS_0x7f4895aca198, 10, 1;
L_0x1fabb30 .part L_0x1f8e970, 10, 1;
L_0x1fa97a0 .part L_0x1fea560, 10, 1;
L_0x1fa95f0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fa9690 .part L_0x7f4895a3e180, 1, 1;
L_0x1f9ea40 .part L_0x7f4895a3e180, 2, 1;
L_0x1fae6a0 .part RS_0x7f4895aca198, 11, 1;
L_0x1fae800 .part L_0x1f8e970, 11, 1;
L_0x1f993a0 .part L_0x1fea560, 11, 1;
L_0x1faec50 .part L_0x7f4895a3e180, 0, 1;
L_0x1fac300 .part L_0x7f4895a3e180, 1, 1;
L_0x1fac3a0 .part L_0x7f4895a3e180, 2, 1;
L_0x1fb1220 .part RS_0x7f4895aca198, 12, 1;
L_0x1fb1380 .part L_0x1f8e970, 12, 1;
L_0x1faecf0 .part L_0x1fea560, 12, 1;
L_0x1faed90 .part L_0x7f4895a3e180, 0, 1;
L_0x1faee30 .part L_0x7f4895a3e180, 1, 1;
L_0x1fb17a0 .part L_0x7f4895a3e180, 2, 1;
L_0x1fb3c40 .part RS_0x7f4895aca198, 13, 1;
L_0x1fb3da0 .part L_0x1f8e970, 13, 1;
L_0x1fb1840 .part L_0x1fea560, 13, 1;
L_0x1fb18e0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fb1980 .part L_0x7f4895a3e180, 1, 1;
L_0x1fb1a20 .part L_0x7f4895a3e180, 2, 1;
L_0x1fb6650 .part RS_0x7f4895aca198, 14, 1;
L_0x1fb67b0 .part L_0x1f8e970, 14, 1;
L_0x1fb44c0 .part L_0x1fea560, 14, 1;
L_0x1fb3fe0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fb4080 .part L_0x7f4895a3e180, 1, 1;
L_0x1fb4120 .part L_0x7f4895a3e180, 2, 1;
L_0x1fb9090 .part RS_0x7f4895aca198, 15, 1;
L_0x1fb91f0 .part L_0x1f8e970, 15, 1;
L_0x1fb6f00 .part L_0x1fea560, 15, 1;
L_0x1fa3e90 .part L_0x7f4895a3e180, 0, 1;
L_0x1fa3f30 .part L_0x7f4895a3e180, 1, 1;
L_0x1fb96a0 .part L_0x7f4895a3e180, 2, 1;
L_0x1fbbbd0 .part RS_0x7f4895aca198, 16, 1;
L_0x1fbbd30 .part L_0x1f8e970, 16, 1;
L_0x1fb9740 .part L_0x1fea560, 16, 1;
L_0x1fb97e0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fb9880 .part L_0x7f4895a3e180, 1, 1;
L_0x1fb9920 .part L_0x7f4895a3e180, 2, 1;
L_0x1fbe580 .part RS_0x7f4895aca198, 17, 1;
L_0x1fbe6e0 .part L_0x1f8e970, 17, 1;
L_0x1fbc490 .part L_0x1fea560, 17, 1;
L_0x1fbbf70 .part L_0x7f4895a3e180, 0, 1;
L_0x1fbc010 .part L_0x7f4895a3e180, 1, 1;
L_0x1fbc0b0 .part L_0x7f4895a3e180, 2, 1;
L_0x1fc0f90 .part RS_0x7f4895aca198, 18, 1;
L_0x1fc10f0 .part L_0x1f8e970, 18, 1;
L_0x1fbedb0 .part L_0x1fea560, 18, 1;
L_0x1fbe920 .part L_0x7f4895a3e180, 0, 1;
L_0x1fbe9c0 .part L_0x7f4895a3e180, 1, 1;
L_0x1fbea60 .part L_0x7f4895a3e180, 2, 1;
L_0x1fc3970 .part RS_0x7f4895aca198, 19, 1;
L_0x1fc3ad0 .part L_0x1f8e970, 19, 1;
L_0x1fc12a0 .part L_0x1fea560, 19, 1;
L_0x1fc1340 .part L_0x7f4895a3e180, 0, 1;
L_0x1fc13e0 .part L_0x7f4895a3e180, 1, 1;
L_0x1fc1480 .part L_0x7f4895a3e180, 2, 1;
L_0x1fc6380 .part RS_0x7f4895aca198, 20, 1;
L_0x1fc64e0 .part L_0x1f8e970, 20, 1;
L_0x1fc3c80 .part L_0x1fea560, 20, 1;
L_0x1fc3d20 .part L_0x7f4895a3e180, 0, 1;
L_0x1fc3dc0 .part L_0x7f4895a3e180, 1, 1;
L_0x1fc3e60 .part L_0x7f4895a3e180, 2, 1;
L_0x1fc8d70 .part RS_0x7f4895aca198, 21, 1;
L_0x1fc8ed0 .part L_0x1f8e970, 21, 1;
L_0x1fc6690 .part L_0x1fea560, 21, 1;
L_0x1fc6730 .part L_0x7f4895a3e180, 0, 1;
L_0x1fc67d0 .part L_0x7f4895a3e180, 1, 1;
L_0x1fc6870 .part L_0x7f4895a3e180, 2, 1;
L_0x1fcbbd0 .part RS_0x7f4895aca198, 22, 1;
L_0x1fcbd30 .part L_0x1f8e970, 22, 1;
L_0x1fc9ca0 .part L_0x1fea560, 22, 1;
L_0x1fc9d40 .part L_0x7f4895a3e180, 0, 1;
L_0x1fc9de0 .part L_0x7f4895a3e180, 1, 1;
L_0x1fc9e80 .part L_0x7f4895a3e180, 2, 1;
L_0x1fce680 .part RS_0x7f4895aca198, 23, 1;
L_0x1f7d9b0 .part L_0x1f8e970, 23, 1;
L_0x1fcc400 .part L_0x1fea560, 23, 1;
L_0x1f7dbf0 .part L_0x7f4895a3e180, 0, 1;
L_0x1f7dc90 .part L_0x7f4895a3e180, 1, 1;
L_0x1fcbee0 .part L_0x7f4895a3e180, 2, 1;
L_0x1fd1500 .part RS_0x7f4895aca198, 24, 1;
L_0x1fd1660 .part L_0x1f8e970, 24, 1;
L_0x1fceff0 .part L_0x1fea560, 24, 1;
L_0x1fcf090 .part L_0x7f4895a3e180, 0, 1;
L_0x1fcf130 .part L_0x7f4895a3e180, 1, 1;
L_0x1fcf1d0 .part L_0x7f4895a3e180, 2, 1;
L_0x1fd3fe0 .part RS_0x7f4895aca198, 25, 1;
L_0x1fd4140 .part L_0x1f8e970, 25, 1;
L_0x1fd1810 .part L_0x1fea560, 25, 1;
L_0x1fd18b0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fd1950 .part L_0x7f4895a3e180, 1, 1;
L_0x1fd19f0 .part L_0x7f4895a3e180, 2, 1;
L_0x1fd6aa0 .part RS_0x7f4895aca198, 26, 1;
L_0x1fd6c00 .part L_0x1f8e970, 26, 1;
L_0x1fd42f0 .part L_0x1fea560, 26, 1;
L_0x1fd4390 .part L_0x7f4895a3e180, 0, 1;
L_0x1fd4430 .part L_0x7f4895a3e180, 1, 1;
L_0x1fd44d0 .part L_0x7f4895a3e180, 2, 1;
L_0x1fd9540 .part RS_0x7f4895aca198, 27, 1;
L_0x1fd96a0 .part L_0x1f8e970, 27, 1;
L_0x1fae9b0 .part L_0x1fea560, 27, 1;
L_0x1faeae0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fd6db0 .part L_0x7f4895a3e180, 1, 1;
L_0x1fd6e50 .part L_0x7f4895a3e180, 2, 1;
L_0x1fdc1c0 .part RS_0x7f4895aca198, 28, 1;
L_0x1fdc320 .part L_0x1f8e970, 28, 1;
L_0x1fd9c60 .part L_0x1fea560, 28, 1;
L_0x1fd9d00 .part L_0x7f4895a3e180, 0, 1;
L_0x1fd9da0 .part L_0x7f4895a3e180, 1, 1;
L_0x1fd9e40 .part L_0x7f4895a3e180, 2, 1;
L_0x1fdec70 .part RS_0x7f4895aca198, 29, 1;
L_0x1fdedd0 .part L_0x1f8e970, 29, 1;
L_0x1fdef80 .part L_0x1fea560, 29, 1;
L_0x1fdf0b0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fdc4d0 .part L_0x7f4895a3e180, 1, 1;
L_0x1fdc570 .part L_0x7f4895a3e180, 2, 1;
L_0x1fe1780 .part RS_0x7f4895aca198, 30, 1;
L_0x1fe18e0 .part L_0x1f8e970, 30, 1;
L_0x1fdf150 .part L_0x1fea560, 30, 1;
L_0x1fdf1f0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fdf290 .part L_0x7f4895a3e180, 1, 1;
L_0x1fdf330 .part L_0x7f4895a3e180, 2, 1;
LS_0x1fe4270_0_0 .concat8 [ 1 1 1 1], L_0x1f90ca0, L_0x1f936c0, L_0x1f96190, L_0x1f98ca0;
LS_0x1fe4270_0_4 .concat8 [ 1 1 1 1], L_0x1f9b790, L_0x1f9e190, L_0x1fa0c70, L_0x1fa3650;
LS_0x1fe4270_0_8 .concat8 [ 1 1 1 1], L_0x1fa6150, L_0x1fa8b40, L_0x1fab5e0, L_0x1fae2b0;
LS_0x1fe4270_0_12 .concat8 [ 1 1 1 1], L_0x1fb0e30, L_0x1fb3850, L_0x1fb6260, L_0x1fb8ca0;
LS_0x1fe4270_0_16 .concat8 [ 1 1 1 1], L_0x1fbb7e0, L_0x1fbe190, L_0x1fc0ba0, L_0x1fc3580;
LS_0x1fe4270_0_20 .concat8 [ 1 1 1 1], L_0x1fc5f90, L_0x1fc8980, L_0x1fcb7e0, L_0x1fce290;
LS_0x1fe4270_0_24 .concat8 [ 1 1 1 1], L_0x1fd1110, L_0x1fd3bf0, L_0x1fd66b0, L_0x1fd9150;
LS_0x1fe4270_0_28 .concat8 [ 1 1 1 1], L_0x1fdbdd0, L_0x1fde880, L_0x1fe1390, L_0x1fe3e80;
LS_0x1fe4270_1_0 .concat8 [ 4 4 4 4], LS_0x1fe4270_0_0, LS_0x1fe4270_0_4, LS_0x1fe4270_0_8, LS_0x1fe4270_0_12;
LS_0x1fe4270_1_4 .concat8 [ 4 4 4 4], LS_0x1fe4270_0_16, LS_0x1fe4270_0_20, LS_0x1fe4270_0_24, LS_0x1fe4270_0_28;
L_0x1fe4270 .concat8 [ 16 16 0 0], LS_0x1fe4270_1_0, LS_0x1fe4270_1_4;
L_0x1fe4e90 .part RS_0x7f4895aca198, 31, 1;
L_0x1fe1a90 .part L_0x1f8e970, 31, 1;
L_0x1fdf620 .part L_0x1fea560, 31, 1;
L_0x1fb69f0 .part L_0x7f4895a3e180, 0, 1;
L_0x1fb6a90 .part L_0x7f4895a3e180, 1, 1;
L_0x1fb6b30 .part L_0x7f4895a3e180, 2, 1;
L_0x1fe1cd0 .part L_0x1fe4270, 0, 1;
L_0x1fe1ed0 .part L_0x1fe4270, 1, 1;
L_0x1fe4ff0 .part L_0x1fe4270, 2, 1;
L_0x1fe52e0 .part L_0x1fe4270, 3, 1;
L_0x1fe5f60 .part L_0x1fe4270, 4, 1;
L_0x1fe59f0 .part L_0x1fe4270, 5, 1;
L_0x1fe5c10 .part L_0x1fe4270, 6, 1;
L_0x1fe67b0 .part L_0x1fe4270, 7, 1;
L_0x1fe6910 .part L_0x1fe4270, 8, 1;
L_0x1fe6110 .part L_0x1fe4270, 9, 1;
L_0x1fe6330 .part L_0x1fe4270, 10, 1;
L_0x1fe6550 .part L_0x1fe4270, 11, 1;
L_0x1fe71a0 .part L_0x1fe4270, 12, 1;
L_0x1fe6b30 .part L_0x1fe4270, 13, 1;
L_0x1fe6d50 .part L_0x1fe4270, 14, 1;
L_0x1fe66a0 .part L_0x1fe4270, 15, 1;
L_0x1fe7c60 .part L_0x1fe4270, 16, 1;
L_0x1fe73c0 .part L_0x1fe4270, 17, 1;
L_0x1fe75e0 .part L_0x1fe4270, 18, 1;
L_0x1fe7800 .part L_0x1fe4270, 19, 1;
L_0x1fe8530 .part L_0x1fe4270, 20, 1;
L_0x1fe7e80 .part L_0x1fe4270, 21, 1;
L_0x1fe80a0 .part L_0x1fe4270, 22, 1;
L_0x1fe82c0 .part L_0x1fe4270, 23, 1;
L_0x1fe8db0 .part L_0x1fe4270, 24, 1;
L_0x1fe8750 .part L_0x1fe4270, 25, 1;
L_0x1fe8970 .part L_0x1fe4270, 26, 1;
L_0x1fe8b90 .part L_0x1fe4270, 27, 1;
L_0x1fe9650 .part L_0x1fe4270, 28, 1;
L_0x1fe8fd0 .part L_0x1fe4270, 29, 1;
L_0x1fe91f0 .part L_0x1fe4270, 30, 1;
LS_0x1fe6eb0_0_0 .concat8 [ 1 1 1 1], L_0x1fe3b40, L_0x1fe1dc0, L_0x1fe4f30, L_0x1fe51e0;
LS_0x1fe6eb0_0_4 .concat8 [ 1 1 1 1], L_0x1fe53d0, L_0x1fe5930, L_0x1fe5b50, L_0x1fe5150;
LS_0x1fe6eb0_0_8 .concat8 [ 1 1 1 1], L_0x1fe6850, L_0x1fe6050, L_0x1fe6270, L_0x1fe6490;
LS_0x1fe6eb0_0_12 .concat8 [ 1 1 1 1], L_0x1fe7130, L_0x1fe6a70, L_0x1fe6c90, L_0x1fe5d70;
LS_0x1fe6eb0_0_16 .concat8 [ 1 1 1 1], L_0x1fe7ba0, L_0x1fe7300, L_0x1fe7520, L_0x1fe7740;
LS_0x1fe6eb0_0_20 .concat8 [ 1 1 1 1], L_0x1fe8470, L_0x1fe7dc0, L_0x1fe7fe0, L_0x1fe8200;
LS_0x1fe6eb0_0_24 .concat8 [ 1 1 1 1], L_0x1fe8360, L_0x1fe8690, L_0x1fe88b0, L_0x1fe8ad0;
LS_0x1fe6eb0_0_28 .concat8 [ 1 1 1 1], L_0x1fe8c30, L_0x1fe8f10, L_0x1fe9130, L_0x1feaa20;
LS_0x1fe6eb0_1_0 .concat8 [ 4 4 4 4], LS_0x1fe6eb0_0_0, LS_0x1fe6eb0_0_4, LS_0x1fe6eb0_0_8, LS_0x1fe6eb0_0_12;
LS_0x1fe6eb0_1_4 .concat8 [ 4 4 4 4], LS_0x1fe6eb0_0_16, LS_0x1fe6eb0_0_20, LS_0x1fe6eb0_0_24, LS_0x1fe6eb0_0_28;
L_0x1fe6eb0 .concat8 [ 16 16 0 0], LS_0x1fe6eb0_1_0, LS_0x1fe6eb0_1_4;
L_0x1fe79b0 .part L_0x1fe4270, 31, 1;
L_0x1fea310 .part L_0x7f4895a3e180, 0, 1;
L_0x1fea470 .part L_0x7f4895a3e180, 0, 1;
LS_0x1fea560_0_0 .concat8 [ 1 1 1 1], L_0x1fea720, L_0x1f8f800, L_0x1f92310, L_0x1f94de0;
LS_0x1fea560_0_4 .concat8 [ 1 1 1 1], L_0x1f978f0, L_0x1f9a3e0, L_0x1f9cde0, L_0x1f9f8c0;
LS_0x1fea560_0_8 .concat8 [ 1 1 1 1], L_0x1fa22a0, L_0x1fa4d50, L_0x1fa7740, L_0x1faa190;
LS_0x1fea560_0_12 .concat8 [ 1 1 1 1], L_0x1face10, L_0x1fafa80, L_0x1fb24a0, L_0x1fb4eb0;
LS_0x1fea560_0_16 .concat8 [ 1 1 1 1], L_0x1fb78f0, L_0x1fba430, L_0x1fbce80, L_0x1fbf7a0;
LS_0x1fea560_0_20 .concat8 [ 1 1 1 1], L_0x1fc2180, L_0x1fc4b90, L_0x1fc7580, L_0x1fca3e0;
LS_0x1fea560_0_24 .concat8 [ 1 1 1 1], L_0x1fccdf0, L_0x1fcfc70, L_0x1fd2700, L_0x1fd5210;
LS_0x1fea560_0_28 .concat8 [ 1 1 1 1], L_0x1fd7cb0, L_0x1fda930, L_0x1fdd3e0, L_0x1fdff40;
LS_0x1fea560_0_32 .concat8 [ 1 0 0 0], L_0x1fe29e0;
LS_0x1fea560_1_0 .concat8 [ 4 4 4 4], LS_0x1fea560_0_0, LS_0x1fea560_0_4, LS_0x1fea560_0_8, LS_0x1fea560_0_12;
LS_0x1fea560_1_4 .concat8 [ 4 4 4 4], LS_0x1fea560_0_16, LS_0x1fea560_0_20, LS_0x1fea560_0_24, LS_0x1fea560_0_28;
LS_0x1fea560_1_8 .concat8 [ 1 0 0 0], LS_0x1fea560_0_32;
L_0x1fea560 .concat8 [ 16 16 1 0], LS_0x1fea560_1_0, LS_0x1fea560_1_4, LS_0x1fea560_1_8;
L_0x1feb620 .part L_0x1fea560, 32, 1;
L_0x1feaef0 .part L_0x1fea560, 32, 1;
L_0x1fec530 .part RS_0x7f4895aca198, 31, 1;
L_0x1feb780 .part L_0x1f8e970, 31, 1;
L_0x1feb870 .part L_0x1fe4270, 31, 1;
L_0x1feb960 .part L_0x7f4895a3e180, 2, 1;
L_0x1febd20 .part L_0x7f4895a3e180, 0, 1;
L_0x1fece00 .part L_0x7f4895a3e180, 1, 1;
L_0x1fed1b0 .part L_0x1fe4270, 31, 1;
L_0x1fec690 .part/pv L_0x1fec730, 0, 1, 32;
L_0x1fec890 .part L_0x1fe4270, 0, 1;
S_0x1de94c0 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d43f70 .param/l "i" 0 4 165, +C4<00>;
S_0x1de3b80 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1de94c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f8eb30/d .functor AND 1, L_0x1f91090, L_0x1f911f0, C4<1>, C4<1>;
L_0x1f8eb30 .delay 1 (40,40,40) L_0x1f8eb30/d;
L_0x1f8ebf0/d .functor NAND 1, L_0x1f91090, L_0x1f911f0, C4<1>, C4<1>;
L_0x1f8ebf0 .delay 1 (20,20,20) L_0x1f8ebf0/d;
L_0x1f8ed50/d .functor OR 1, L_0x1f91090, L_0x1f911f0, C4<0>, C4<0>;
L_0x1f8ed50 .delay 1 (40,40,40) L_0x1f8ed50/d;
L_0x1f8eee0/d .functor NOR 1, L_0x1f91090, L_0x1f911f0, C4<0>, C4<0>;
L_0x1f8eee0 .delay 1 (20,20,20) L_0x1f8eee0/d;
L_0x1f8efa0/d .functor XOR 1, L_0x1f91090, L_0x1f911f0, C4<0>, C4<0>;
L_0x1f8efa0 .delay 1 (40,40,40) L_0x1f8efa0/d;
L_0x1f8fa00/d .functor NOT 1, L_0x1f91430, C4<0>, C4<0>, C4<0>;
L_0x1f8fa00 .delay 1 (10,10,10) L_0x1f8fa00/d;
L_0x1f8fb60/d .functor NOT 1, L_0x1f914d0, C4<0>, C4<0>, C4<0>;
L_0x1f8fb60 .delay 1 (10,10,10) L_0x1f8fb60/d;
L_0x1f8fc20/d .functor NOT 1, L_0x1f91570, C4<0>, C4<0>, C4<0>;
L_0x1f8fc20 .delay 1 (10,10,10) L_0x1f8fc20/d;
L_0x1f8fdd0/d .functor AND 1, L_0x1f8f320, L_0x1f8fa00, L_0x1f8fb60, L_0x1f8fc20;
L_0x1f8fdd0 .delay 1 (80,80,80) L_0x1f8fdd0/d;
L_0x1f8ff80/d .functor AND 1, L_0x1f8f320, L_0x1f91430, L_0x1f8fb60, L_0x1f8fc20;
L_0x1f8ff80 .delay 1 (80,80,80) L_0x1f8ff80/d;
L_0x1f90190/d .functor AND 1, L_0x1f8efa0, L_0x1f8fa00, L_0x1f914d0, L_0x1f8fc20;
L_0x1f90190 .delay 1 (80,80,80) L_0x1f90190/d;
L_0x1f90370/d .functor AND 1, L_0x1f8f320, L_0x1f91430, L_0x1f914d0, L_0x1f8fc20;
L_0x1f90370 .delay 1 (80,80,80) L_0x1f90370/d;
L_0x1f90540/d .functor AND 1, L_0x1f8eb30, L_0x1f8fa00, L_0x1f8fb60, L_0x1f91570;
L_0x1f90540 .delay 1 (80,80,80) L_0x1f90540/d;
L_0x1f90720/d .functor AND 1, L_0x1f8ebf0, L_0x1f91430, L_0x1f8fb60, L_0x1f91570;
L_0x1f90720 .delay 1 (80,80,80) L_0x1f90720/d;
L_0x1f904d0/d .functor AND 1, L_0x1f8eee0, L_0x1f8fa00, L_0x1f914d0, L_0x1f91570;
L_0x1f904d0 .delay 1 (80,80,80) L_0x1f904d0/d;
L_0x1f90b00/d .functor AND 1, L_0x1f8ed50, L_0x1f91430, L_0x1f914d0, L_0x1f91570;
L_0x1f90b00 .delay 1 (80,80,80) L_0x1f90b00/d;
L_0x1f90ca0/0/0 .functor OR 1, L_0x1f8fdd0, L_0x1f8ff80, L_0x1f90190, L_0x1f90540;
L_0x1f90ca0/0/4 .functor OR 1, L_0x1f90720, L_0x1f904d0, L_0x1f90b00, L_0x1f90370;
L_0x1f90ca0/d .functor OR 1, L_0x1f90ca0/0/0, L_0x1f90ca0/0/4, C4<0>, C4<0>;
L_0x1f90ca0 .delay 1 (160,160,160) L_0x1f90ca0/d;
v0x1d07b50_0 .net "a", 0 0, L_0x1f91090;  1 drivers
v0x1d06fb0_0 .net "addSub", 0 0, L_0x1f8f320;  1 drivers
v0x1d06380_0 .net "andRes", 0 0, L_0x1f8eb30;  1 drivers
v0x1d1dbb0_0 .net "b", 0 0, L_0x1f911f0;  1 drivers
v0x1d30e70_0 .net "carryIn", 0 0, L_0x1f8ee10;  1 drivers
v0x1d30f10_0 .net "carryOut", 0 0, L_0x1f8f800;  1 drivers
v0x1d21840_0 .net "initialResult", 0 0, L_0x1f90ca0;  1 drivers
v0x1d218e0_0 .net "isAdd", 0 0, L_0x1f8fdd0;  1 drivers
v0x1dcb4a0_0 .net "isAnd", 0 0, L_0x1f90540;  1 drivers
v0x1dc57e0_0 .net "isNand", 0 0, L_0x1f90720;  1 drivers
v0x1dc5880_0 .net "isNor", 0 0, L_0x1f904d0;  1 drivers
v0x1df4430_0 .net "isOr", 0 0, L_0x1f90b00;  1 drivers
v0x1df44d0_0 .net "isSLT", 0 0, L_0x1f90370;  1 drivers
v0x1ddd650_0 .net "isSub", 0 0, L_0x1f8ff80;  1 drivers
v0x1ddd320_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1ddd010_0 .net "isXor", 0 0, L_0x1f90190;  1 drivers
v0x1ddd0b0_0 .net "nandRes", 0 0, L_0x1f8ebf0;  1 drivers
v0x1dd71e0_0 .net "norRes", 0 0, L_0x1f8eee0;  1 drivers
v0x1dd7280_0 .net "orRes", 0 0, L_0x1f8ed50;  1 drivers
v0x1dbfbf0_0 .net "s0", 0 0, L_0x1f91430;  1 drivers
v0x1db9e20_0 .net "s0inv", 0 0, L_0x1f8fa00;  1 drivers
v0x1db4020_0 .net "s1", 0 0, L_0x1f914d0;  1 drivers
v0x1d9ca80_0 .net "s1inv", 0 0, L_0x1f8fb60;  1 drivers
v0x1d96c80_0 .net "s2", 0 0, L_0x1f91570;  1 drivers
v0x1d7f6a0_0 .net "s2inv", 0 0, L_0x1f8fc20;  1 drivers
v0x1d798a0_0 .net "xorRes", 0 0, L_0x1f8efa0;  1 drivers
S_0x1dcc4c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1de3b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f8f100/d .functor XOR 1, L_0x1f911f0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1f8f100 .delay 1 (40,40,40) L_0x1f8f100/d;
L_0x1f8f1c0/d .functor XOR 1, L_0x1f91090, L_0x1f8f100, C4<0>, C4<0>;
L_0x1f8f1c0 .delay 1 (40,40,40) L_0x1f8f1c0/d;
L_0x1f8f320/d .functor XOR 1, L_0x1f8f1c0, L_0x1f8ee10, C4<0>, C4<0>;
L_0x1f8f320 .delay 1 (40,40,40) L_0x1f8f320/d;
L_0x1f8f520/d .functor AND 1, L_0x1f91090, L_0x1f8f100, C4<1>, C4<1>;
L_0x1f8f520 .delay 1 (40,40,40) L_0x1f8f520/d;
L_0x1f8f790/d .functor AND 1, L_0x1f8f1c0, L_0x1f8ee10, C4<1>, C4<1>;
L_0x1f8f790 .delay 1 (40,40,40) L_0x1f8f790/d;
L_0x1f8f800/d .functor OR 1, L_0x1f8f520, L_0x1f8f790, C4<0>, C4<0>;
L_0x1f8f800 .delay 1 (40,40,40) L_0x1f8f800/d;
v0x1d07890_0 .net "AandB", 0 0, L_0x1f8f520;  1 drivers
v0x1d0e410_0 .net "BxorSub", 0 0, L_0x1f8f100;  1 drivers
v0x1d0d850_0 .net "a", 0 0, L_0x1f91090;  alias, 1 drivers
v0x1d0ccb0_0 .net "b", 0 0, L_0x1f911f0;  alias, 1 drivers
v0x1d0c110_0 .net "carryin", 0 0, L_0x1f8ee10;  alias, 1 drivers
v0x1d0b570_0 .net "carryout", 0 0, L_0x1f8f800;  alias, 1 drivers
v0x1d0a9d0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d09e30_0 .net "res", 0 0, L_0x1f8f320;  alias, 1 drivers
v0x1d09290_0 .net "xAorB", 0 0, L_0x1f8f1c0;  1 drivers
v0x1d086f0_0 .net "xAorBandCin", 0 0, L_0x1f8f790;  1 drivers
S_0x1dcc0e0 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d0b630 .param/l "i" 0 4 165, +C4<01>;
S_0x1dc67a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1dcc0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f91130/d .functor AND 1, L_0x1f93ab0, L_0x1f93c10, C4<1>, C4<1>;
L_0x1f91130 .delay 1 (40,40,40) L_0x1f91130/d;
L_0x1f91700/d .functor NAND 1, L_0x1f93ab0, L_0x1f93c10, C4<1>, C4<1>;
L_0x1f91700 .delay 1 (20,20,20) L_0x1f91700/d;
L_0x1f91860/d .functor OR 1, L_0x1f93ab0, L_0x1f93c10, C4<0>, C4<0>;
L_0x1f91860 .delay 1 (40,40,40) L_0x1f91860/d;
L_0x1f919f0/d .functor NOR 1, L_0x1f93ab0, L_0x1f93c10, C4<0>, C4<0>;
L_0x1f919f0 .delay 1 (20,20,20) L_0x1f919f0/d;
L_0x1f91ab0/d .functor XOR 1, L_0x1f93ab0, L_0x1f93c10, C4<0>, C4<0>;
L_0x1f91ab0 .delay 1 (40,40,40) L_0x1f91ab0/d;
L_0x1f92510/d .functor NOT 1, L_0x1f93e50, C4<0>, C4<0>, C4<0>;
L_0x1f92510 .delay 1 (10,10,10) L_0x1f92510/d;
L_0x1f92670/d .functor NOT 1, L_0x1f93f80, C4<0>, C4<0>, C4<0>;
L_0x1f92670 .delay 1 (10,10,10) L_0x1f92670/d;
L_0x1f92730/d .functor NOT 1, L_0x1f94020, C4<0>, C4<0>, C4<0>;
L_0x1f92730 .delay 1 (10,10,10) L_0x1f92730/d;
L_0x1f928e0/d .functor AND 1, L_0x1f91e30, L_0x1f92510, L_0x1f92670, L_0x1f92730;
L_0x1f928e0 .delay 1 (80,80,80) L_0x1f928e0/d;
L_0x1f92a90/d .functor AND 1, L_0x1f91e30, L_0x1f93e50, L_0x1f92670, L_0x1f92730;
L_0x1f92a90 .delay 1 (80,80,80) L_0x1f92a90/d;
L_0x1f92c40/d .functor AND 1, L_0x1f91ab0, L_0x1f92510, L_0x1f93f80, L_0x1f92730;
L_0x1f92c40 .delay 1 (80,80,80) L_0x1f92c40/d;
L_0x1f92e30/d .functor AND 1, L_0x1f91e30, L_0x1f93e50, L_0x1f93f80, L_0x1f92730;
L_0x1f92e30 .delay 1 (80,80,80) L_0x1f92e30/d;
L_0x1f92f60/d .functor AND 1, L_0x1f91130, L_0x1f92510, L_0x1f92670, L_0x1f94020;
L_0x1f92f60 .delay 1 (80,80,80) L_0x1f92f60/d;
L_0x1f931c0/d .functor AND 1, L_0x1f91700, L_0x1f93e50, L_0x1f92670, L_0x1f94020;
L_0x1f931c0 .delay 1 (80,80,80) L_0x1f931c0/d;
L_0x1f92ef0/d .functor AND 1, L_0x1f919f0, L_0x1f92510, L_0x1f93f80, L_0x1f94020;
L_0x1f92ef0 .delay 1 (80,80,80) L_0x1f92ef0/d;
L_0x1f93520/d .functor AND 1, L_0x1f91860, L_0x1f93e50, L_0x1f93f80, L_0x1f94020;
L_0x1f93520 .delay 1 (80,80,80) L_0x1f93520/d;
L_0x1f936c0/0/0 .functor OR 1, L_0x1f928e0, L_0x1f92a90, L_0x1f92c40, L_0x1f92f60;
L_0x1f936c0/0/4 .functor OR 1, L_0x1f931c0, L_0x1f92ef0, L_0x1f93520, L_0x1f92e30;
L_0x1f936c0/d .functor OR 1, L_0x1f936c0/0/0, L_0x1f936c0/0/4, C4<0>, C4<0>;
L_0x1f936c0 .delay 1 (160,160,160) L_0x1f936c0/d;
v0x1bdc150_0 .net "a", 0 0, L_0x1f93ab0;  1 drivers
v0x1bdbe20_0 .net "addSub", 0 0, L_0x1f91e30;  1 drivers
v0x1bdbec0_0 .net "andRes", 0 0, L_0x1f91130;  1 drivers
v0x1bdbb10_0 .net "b", 0 0, L_0x1f93c10;  1 drivers
v0x1bdbbb0_0 .net "carryIn", 0 0, L_0x1f91920;  1 drivers
v0x1bd63a0_0 .net "carryOut", 0 0, L_0x1f92310;  1 drivers
v0x1bd6440_0 .net "initialResult", 0 0, L_0x1f936c0;  1 drivers
v0x1bd6070_0 .net "isAdd", 0 0, L_0x1f928e0;  1 drivers
v0x1bd6110_0 .net "isAnd", 0 0, L_0x1f92f60;  1 drivers
v0x1bd5d60_0 .net "isNand", 0 0, L_0x1f931c0;  1 drivers
v0x1bd5e00_0 .net "isNor", 0 0, L_0x1f92ef0;  1 drivers
v0x1bd0240_0 .net "isOr", 0 0, L_0x1f93520;  1 drivers
v0x1bcff30_0 .net "isSLT", 0 0, L_0x1f92e30;  1 drivers
v0x1bb8990_0 .net "isSub", 0 0, L_0x1f92a90;  1 drivers
v0x1bb2bc0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1bb2c60_0 .net "isXor", 0 0, L_0x1f92c40;  1 drivers
v0x1b9b610_0 .net "nandRes", 0 0, L_0x1f91700;  1 drivers
v0x1b9b6b0_0 .net "norRes", 0 0, L_0x1f919f0;  1 drivers
v0x1b8f9e0_0 .net "orRes", 0 0, L_0x1f91860;  1 drivers
v0x1b8fa80_0 .net "s0", 0 0, L_0x1f93e50;  1 drivers
v0x1b784a0_0 .net "s0inv", 0 0, L_0x1f92510;  1 drivers
v0x1b726a0_0 .net "s1", 0 0, L_0x1f93f80;  1 drivers
v0x1b6c8d0_0 .net "s1inv", 0 0, L_0x1f92670;  1 drivers
v0x1b5b0d0_0 .net "s2", 0 0, L_0x1f94020;  1 drivers
v0x1cdf4a0_0 .net "s2inv", 0 0, L_0x1f92730;  1 drivers
v0x1cd96d0_0 .net "xorRes", 0 0, L_0x1f91ab0;  1 drivers
S_0x1dc63c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1dc67a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f91c10/d .functor XOR 1, L_0x1f93c10, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1f91c10 .delay 1 (40,40,40) L_0x1f91c10/d;
L_0x1f91cd0/d .functor XOR 1, L_0x1f93ab0, L_0x1f91c10, C4<0>, C4<0>;
L_0x1f91cd0 .delay 1 (40,40,40) L_0x1f91cd0/d;
L_0x1f91e30/d .functor XOR 1, L_0x1f91cd0, L_0x1f91920, C4<0>, C4<0>;
L_0x1f91e30 .delay 1 (40,40,40) L_0x1f91e30/d;
L_0x1f92030/d .functor AND 1, L_0x1f93ab0, L_0x1f91c10, C4<1>, C4<1>;
L_0x1f92030 .delay 1 (40,40,40) L_0x1f92030/d;
L_0x1f922a0/d .functor AND 1, L_0x1f91cd0, L_0x1f91920, C4<1>, C4<1>;
L_0x1f922a0 .delay 1 (40,40,40) L_0x1f922a0/d;
L_0x1f92310/d .functor OR 1, L_0x1f92030, L_0x1f922a0, C4<0>, C4<0>;
L_0x1f92310 .delay 1 (40,40,40) L_0x1f92310/d;
v0x1d5c5e0_0 .net "AandB", 0 0, L_0x1f92030;  1 drivers
v0x1d56740_0 .net "BxorSub", 0 0, L_0x1f91c10;  1 drivers
v0x1b6c470_0 .net "a", 0 0, L_0x1f93ab0;  alias, 1 drivers
v0x1b6c510_0 .net "b", 0 0, L_0x1f93c10;  alias, 1 drivers
v0x1bf9450_0 .net "carryin", 0 0, L_0x1f91920;  alias, 1 drivers
v0x1bf9120_0 .net "carryout", 0 0, L_0x1f92310;  alias, 1 drivers
v0x1bf8e10_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1bf36a0_0 .net "res", 0 0, L_0x1f91e30;  alias, 1 drivers
v0x1bf3370_0 .net "xAorB", 0 0, L_0x1f91cd0;  1 drivers
v0x1bf3060_0 .net "xAorBandCin", 0 0, L_0x1f922a0;  1 drivers
S_0x1daf100 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1dbfce0 .param/l "i" 0 4 165, +C4<010>;
S_0x1daed20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1daf100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f940c0/d .functor AND 1, L_0x1f96580, L_0x1f966e0, C4<1>, C4<1>;
L_0x1f940c0 .delay 1 (40,40,40) L_0x1f940c0/d;
L_0x1f941d0/d .functor NAND 1, L_0x1f96580, L_0x1f966e0, C4<1>, C4<1>;
L_0x1f941d0 .delay 1 (20,20,20) L_0x1f941d0/d;
L_0x1f94330/d .functor OR 1, L_0x1f96580, L_0x1f966e0, C4<0>, C4<0>;
L_0x1f94330 .delay 1 (40,40,40) L_0x1f94330/d;
L_0x1f944c0/d .functor NOR 1, L_0x1f96580, L_0x1f966e0, C4<0>, C4<0>;
L_0x1f944c0 .delay 1 (20,20,20) L_0x1f944c0/d;
L_0x1f94580/d .functor XOR 1, L_0x1f96580, L_0x1f966e0, C4<0>, C4<0>;
L_0x1f94580 .delay 1 (40,40,40) L_0x1f94580/d;
L_0x1f94fe0/d .functor NOT 1, L_0x1f96920, C4<0>, C4<0>, C4<0>;
L_0x1f94fe0 .delay 1 (10,10,10) L_0x1f94fe0/d;
L_0x1f95140/d .functor NOT 1, L_0x1f96a50, C4<0>, C4<0>, C4<0>;
L_0x1f95140 .delay 1 (10,10,10) L_0x1f95140/d;
L_0x1f95200/d .functor NOT 1, L_0x1f96c00, C4<0>, C4<0>, C4<0>;
L_0x1f95200 .delay 1 (10,10,10) L_0x1f95200/d;
L_0x1f953b0/d .functor AND 1, L_0x1f94900, L_0x1f94fe0, L_0x1f95140, L_0x1f95200;
L_0x1f953b0 .delay 1 (80,80,80) L_0x1f953b0/d;
L_0x1f95560/d .functor AND 1, L_0x1f94900, L_0x1f96920, L_0x1f95140, L_0x1f95200;
L_0x1f95560 .delay 1 (80,80,80) L_0x1f95560/d;
L_0x1f95710/d .functor AND 1, L_0x1f94580, L_0x1f94fe0, L_0x1f96a50, L_0x1f95200;
L_0x1f95710 .delay 1 (80,80,80) L_0x1f95710/d;
L_0x1f95900/d .functor AND 1, L_0x1f94900, L_0x1f96920, L_0x1f96a50, L_0x1f95200;
L_0x1f95900 .delay 1 (80,80,80) L_0x1f95900/d;
L_0x1f95a30/d .functor AND 1, L_0x1f940c0, L_0x1f94fe0, L_0x1f95140, L_0x1f96c00;
L_0x1f95a30 .delay 1 (80,80,80) L_0x1f95a30/d;
L_0x1f95c90/d .functor AND 1, L_0x1f941d0, L_0x1f96920, L_0x1f95140, L_0x1f96c00;
L_0x1f95c90 .delay 1 (80,80,80) L_0x1f95c90/d;
L_0x1f959c0/d .functor AND 1, L_0x1f944c0, L_0x1f94fe0, L_0x1f96a50, L_0x1f96c00;
L_0x1f959c0 .delay 1 (80,80,80) L_0x1f959c0/d;
L_0x1f95ff0/d .functor AND 1, L_0x1f94330, L_0x1f96920, L_0x1f96a50, L_0x1f96c00;
L_0x1f95ff0 .delay 1 (80,80,80) L_0x1f95ff0/d;
L_0x1f96190/0/0 .functor OR 1, L_0x1f953b0, L_0x1f95560, L_0x1f95710, L_0x1f95a30;
L_0x1f96190/0/4 .functor OR 1, L_0x1f95c90, L_0x1f959c0, L_0x1f95ff0, L_0x1f95900;
L_0x1f96190/d .functor OR 1, L_0x1f96190/0/0, L_0x1f96190/0/4, C4<0>, C4<0>;
L_0x1f96190 .delay 1 (160,160,160) L_0x1f96190/d;
v0x1c76230_0 .net "a", 0 0, L_0x1f96580;  1 drivers
v0x1c70760_0 .net "addSub", 0 0, L_0x1f94900;  1 drivers
v0x1c70450_0 .net "andRes", 0 0, L_0x1f940c0;  1 drivers
v0x1c5ec10_0 .net "b", 0 0, L_0x1f966e0;  1 drivers
v0x1c58e10_0 .net "carryIn", 0 0, L_0x1f943f0;  1 drivers
v0x1c58eb0_0 .net "carryOut", 0 0, L_0x1f94de0;  1 drivers
v0x1c53000_0 .net "initialResult", 0 0, L_0x1f96190;  1 drivers
v0x1c530a0_0 .net "isAdd", 0 0, L_0x1f953b0;  1 drivers
v0x1c3c1b0_0 .net "isAnd", 0 0, L_0x1f95a30;  1 drivers
v0x1c3c250_0 .net "isNand", 0 0, L_0x1f95c90;  1 drivers
v0x1c3be80_0 .net "isNor", 0 0, L_0x1f959c0;  1 drivers
v0x1c3bf20_0 .net "isOr", 0 0, L_0x1f95ff0;  1 drivers
v0x1c3bb70_0 .net "isSLT", 0 0, L_0x1f95900;  1 drivers
v0x1c3bc10_0 .net "isSub", 0 0, L_0x1f95560;  1 drivers
v0x1c363e0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1c36480_0 .net "isXor", 0 0, L_0x1f95710;  1 drivers
v0x1c360b0_0 .net "nandRes", 0 0, L_0x1f941d0;  1 drivers
v0x1c36150_0 .net "norRes", 0 0, L_0x1f944c0;  1 drivers
v0x1d054b0_0 .net "orRes", 0 0, L_0x1f94330;  1 drivers
v0x1d05570_0 .net "s0", 0 0, L_0x1f96920;  1 drivers
v0x1d10b70_0 .net "s0inv", 0 0, L_0x1f94fe0;  1 drivers
v0x1d10c10_0 .net "s1", 0 0, L_0x1f96a50;  1 drivers
v0x1c2af50_0 .net "s1inv", 0 0, L_0x1f95140;  1 drivers
v0x1c2b010_0 .net "s2", 0 0, L_0x1f96c00;  1 drivers
v0x1b44590_0 .net "s2inv", 0 0, L_0x1f95200;  1 drivers
v0x1b44650_0 .net "xorRes", 0 0, L_0x1f94580;  1 drivers
S_0x1da93e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1daed20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f946e0/d .functor XOR 1, L_0x1f966e0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1f946e0 .delay 1 (40,40,40) L_0x1f946e0/d;
L_0x1f947a0/d .functor XOR 1, L_0x1f96580, L_0x1f946e0, C4<0>, C4<0>;
L_0x1f947a0 .delay 1 (40,40,40) L_0x1f947a0/d;
L_0x1f94900/d .functor XOR 1, L_0x1f947a0, L_0x1f943f0, C4<0>, C4<0>;
L_0x1f94900 .delay 1 (40,40,40) L_0x1f94900/d;
L_0x1f94b00/d .functor AND 1, L_0x1f96580, L_0x1f946e0, C4<1>, C4<1>;
L_0x1f94b00 .delay 1 (40,40,40) L_0x1f94b00/d;
L_0x1f94d70/d .functor AND 1, L_0x1f947a0, L_0x1f943f0, C4<1>, C4<1>;
L_0x1f94d70 .delay 1 (40,40,40) L_0x1f94d70/d;
L_0x1f94de0/d .functor OR 1, L_0x1f94b00, L_0x1f94d70, C4<0>, C4<0>;
L_0x1f94de0 .delay 1 (40,40,40) L_0x1f94de0/d;
v0x1cb66a0_0 .net "AandB", 0 0, L_0x1f94b00;  1 drivers
v0x1c9f080_0 .net "BxorSub", 0 0, L_0x1f946e0;  1 drivers
v0x1c992b0_0 .net "a", 0 0, L_0x1f96580;  alias, 1 drivers
v0x1c934b0_0 .net "b", 0 0, L_0x1f966e0;  alias, 1 drivers
v0x1c7c6b0_0 .net "carryin", 0 0, L_0x1f943f0;  alias, 1 drivers
v0x1c7c380_0 .net "carryout", 0 0, L_0x1f94de0;  alias, 1 drivers
v0x1c7c070_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1c7c110_0 .net "res", 0 0, L_0x1f94900;  alias, 1 drivers
v0x1c76540_0 .net "xAorB", 0 0, L_0x1f947a0;  1 drivers
v0x1c765e0_0 .net "xAorBandCin", 0 0, L_0x1f94d70;  1 drivers
S_0x1da9000 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1bf8eb0 .param/l "i" 0 4 165, +C4<011>;
S_0x1da36c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1da9000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f93b50/d .functor AND 1, L_0x1f99090, L_0x1f991f0, C4<1>, C4<1>;
L_0x1f93b50 .delay 1 (40,40,40) L_0x1f93b50/d;
L_0x1f96d40/d .functor NAND 1, L_0x1f99090, L_0x1f991f0, C4<1>, C4<1>;
L_0x1f96d40 .delay 1 (20,20,20) L_0x1f96d40/d;
L_0x1f96e00/d .functor OR 1, L_0x1f99090, L_0x1f991f0, C4<0>, C4<0>;
L_0x1f96e00 .delay 1 (40,40,40) L_0x1f96e00/d;
L_0x1f96ff0/d .functor NOR 1, L_0x1f99090, L_0x1f991f0, C4<0>, C4<0>;
L_0x1f96ff0 .delay 1 (20,20,20) L_0x1f96ff0/d;
L_0x1f970b0/d .functor XOR 1, L_0x1f99090, L_0x1f991f0, C4<0>, C4<0>;
L_0x1f970b0 .delay 1 (40,40,40) L_0x1f970b0/d;
L_0x1f97af0/d .functor NOT 1, L_0x1f99560, C4<0>, C4<0>, C4<0>;
L_0x1f97af0 .delay 1 (10,10,10) L_0x1f97af0/d;
L_0x1f97c50/d .functor NOT 1, L_0x1f994b0, C4<0>, C4<0>, C4<0>;
L_0x1f97c50 .delay 1 (10,10,10) L_0x1f97c50/d;
L_0x1f97d10/d .functor NOT 1, L_0x1f996c0, C4<0>, C4<0>, C4<0>;
L_0x1f97d10 .delay 1 (10,10,10) L_0x1f97d10/d;
L_0x1f97ec0/d .functor AND 1, L_0x1f97430, L_0x1f97af0, L_0x1f97c50, L_0x1f97d10;
L_0x1f97ec0 .delay 1 (80,80,80) L_0x1f97ec0/d;
L_0x1f98070/d .functor AND 1, L_0x1f97430, L_0x1f99560, L_0x1f97c50, L_0x1f97d10;
L_0x1f98070 .delay 1 (80,80,80) L_0x1f98070/d;
L_0x1f98220/d .functor AND 1, L_0x1f970b0, L_0x1f97af0, L_0x1f994b0, L_0x1f97d10;
L_0x1f98220 .delay 1 (80,80,80) L_0x1f98220/d;
L_0x1f98410/d .functor AND 1, L_0x1f97430, L_0x1f99560, L_0x1f994b0, L_0x1f97d10;
L_0x1f98410 .delay 1 (80,80,80) L_0x1f98410/d;
L_0x1f98540/d .functor AND 1, L_0x1f93b50, L_0x1f97af0, L_0x1f97c50, L_0x1f996c0;
L_0x1f98540 .delay 1 (80,80,80) L_0x1f98540/d;
L_0x1f987a0/d .functor AND 1, L_0x1f96d40, L_0x1f99560, L_0x1f97c50, L_0x1f996c0;
L_0x1f987a0 .delay 1 (80,80,80) L_0x1f987a0/d;
L_0x1f984d0/d .functor AND 1, L_0x1f96ff0, L_0x1f97af0, L_0x1f994b0, L_0x1f996c0;
L_0x1f984d0 .delay 1 (80,80,80) L_0x1f984d0/d;
L_0x1f98b00/d .functor AND 1, L_0x1f96e00, L_0x1f99560, L_0x1f994b0, L_0x1f996c0;
L_0x1f98b00 .delay 1 (80,80,80) L_0x1f98b00/d;
L_0x1f98ca0/0/0 .functor OR 1, L_0x1f97ec0, L_0x1f98070, L_0x1f98220, L_0x1f98540;
L_0x1f98ca0/0/4 .functor OR 1, L_0x1f987a0, L_0x1f984d0, L_0x1f98b00, L_0x1f98410;
L_0x1f98ca0/d .functor OR 1, L_0x1f98ca0/0/0, L_0x1f98ca0/0/4, C4<0>, C4<0>;
L_0x1f98ca0 .delay 1 (160,160,160) L_0x1f98ca0/d;
v0x1dcbd50_0 .net "a", 0 0, L_0x1f99090;  1 drivers
v0x1dcbe10_0 .net "addSub", 0 0, L_0x1f97430;  1 drivers
v0x1dc6030_0 .net "andRes", 0 0, L_0x1f93b50;  1 drivers
v0x1dae990_0 .net "b", 0 0, L_0x1f991f0;  1 drivers
v0x1da8c70_0 .net "carryIn", 0 0, L_0x1f96ca0;  1 drivers
v0x1da8d10_0 .net "carryOut", 0 0, L_0x1f978f0;  1 drivers
v0x1da2f50_0 .net "initialResult", 0 0, L_0x1f98ca0;  1 drivers
v0x1da2ff0_0 .net "isAdd", 0 0, L_0x1f97ec0;  1 drivers
v0x1d8b840_0 .net "isAnd", 0 0, L_0x1f98540;  1 drivers
v0x1d8b8e0_0 .net "isNand", 0 0, L_0x1f987a0;  1 drivers
v0x1d85b20_0 .net "isNor", 0 0, L_0x1f984d0;  1 drivers
v0x1d85bc0_0 .net "isOr", 0 0, L_0x1f98b00;  1 drivers
v0x1d6e450_0 .net "isSLT", 0 0, L_0x1f98410;  1 drivers
v0x1d6e4f0_0 .net "isSub", 0 0, L_0x1f98070;  1 drivers
v0x1d68730_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d687d0_0 .net "isXor", 0 0, L_0x1f98220;  1 drivers
v0x1d62a10_0 .net "nandRes", 0 0, L_0x1f96d40;  1 drivers
v0x1d62ab0_0 .net "norRes", 0 0, L_0x1f96ff0;  1 drivers
v0x1d4b330_0 .net "orRes", 0 0, L_0x1f96e00;  1 drivers
v0x1d4b3d0_0 .net "s0", 0 0, L_0x1f99560;  1 drivers
v0x1d455b0_0 .net "s0inv", 0 0, L_0x1f97af0;  1 drivers
v0x1d45670_0 .net "s1", 0 0, L_0x1f994b0;  1 drivers
v0x1d44f20_0 .net "s1inv", 0 0, L_0x1f97c50;  1 drivers
v0x1d44fe0_0 .net "s2", 0 0, L_0x1f996c0;  1 drivers
v0x1c04ed0_0 .net "s2inv", 0 0, L_0x1f97d10;  1 drivers
v0x1c04f90_0 .net "xorRes", 0 0, L_0x1f970b0;  1 drivers
S_0x1da32e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1da36c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f97210/d .functor XOR 1, L_0x1f991f0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1f97210 .delay 1 (40,40,40) L_0x1f97210/d;
L_0x1f972d0/d .functor XOR 1, L_0x1f99090, L_0x1f97210, C4<0>, C4<0>;
L_0x1f972d0 .delay 1 (40,40,40) L_0x1f972d0/d;
L_0x1f97430/d .functor XOR 1, L_0x1f972d0, L_0x1f96ca0, C4<0>, C4<0>;
L_0x1f97430 .delay 1 (40,40,40) L_0x1f97430/d;
L_0x1f97630/d .functor AND 1, L_0x1f99090, L_0x1f97210, C4<1>, C4<1>;
L_0x1f97630 .delay 1 (40,40,40) L_0x1f97630/d;
L_0x1f96e70/d .functor AND 1, L_0x1f972d0, L_0x1f96ca0, C4<1>, C4<1>;
L_0x1f96e70 .delay 1 (40,40,40) L_0x1f96e70/d;
L_0x1f978f0/d .functor OR 1, L_0x1f97630, L_0x1f96e70, C4<0>, C4<0>;
L_0x1f978f0 .delay 1 (40,40,40) L_0x1f978f0/d;
v0x1b43db0_0 .net "AandB", 0 0, L_0x1f97630;  1 drivers
v0x1b438d0_0 .net "BxorSub", 0 0, L_0x1f97210;  1 drivers
v0x1b43990_0 .net "a", 0 0, L_0x1f99090;  alias, 1 drivers
v0x1b44e10_0 .net "b", 0 0, L_0x1f991f0;  alias, 1 drivers
v0x1b44ed0_0 .net "carryin", 0 0, L_0x1f96ca0;  alias, 1 drivers
v0x1b449d0_0 .net "carryout", 0 0, L_0x1f978f0;  alias, 1 drivers
v0x1b44a70_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1deee50_0 .net "res", 0 0, L_0x1f97430;  alias, 1 drivers
v0x1deeef0_0 .net "xAorB", 0 0, L_0x1f972d0;  1 drivers
v0x1de9130_0 .net "xAorBandCin", 0 0, L_0x1f96e70;  1 drivers
S_0x1d8bfb0 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c93570 .param/l "i" 0 4 165, +C4<0100>;
S_0x1d8bbd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d8bfb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f99130/d .functor AND 1, L_0x1f9bb80, L_0x1f9bce0, C4<1>, C4<1>;
L_0x1f99130 .delay 1 (40,40,40) L_0x1f99130/d;
L_0x1f99830/d .functor NAND 1, L_0x1f9bb80, L_0x1f9bce0, C4<1>, C4<1>;
L_0x1f99830 .delay 1 (20,20,20) L_0x1f99830/d;
L_0x1f998f0/d .functor OR 1, L_0x1f9bb80, L_0x1f9bce0, C4<0>, C4<0>;
L_0x1f998f0 .delay 1 (40,40,40) L_0x1f998f0/d;
L_0x1f99ae0/d .functor NOR 1, L_0x1f9bb80, L_0x1f9bce0, C4<0>, C4<0>;
L_0x1f99ae0 .delay 1 (20,20,20) L_0x1f99ae0/d;
L_0x1f99ba0/d .functor XOR 1, L_0x1f9bb80, L_0x1f9bce0, C4<0>, C4<0>;
L_0x1f99ba0 .delay 1 (40,40,40) L_0x1f99ba0/d;
L_0x1f9a5e0/d .functor NOT 1, L_0x1f9bf70, C4<0>, C4<0>, C4<0>;
L_0x1f9a5e0 .delay 1 (10,10,10) L_0x1f9a5e0/d;
L_0x1f9a740/d .functor NOT 1, L_0x1f9be90, C4<0>, C4<0>, C4<0>;
L_0x1f9a740 .delay 1 (10,10,10) L_0x1f9a740/d;
L_0x1f9a800/d .functor NOT 1, L_0x1f9c100, C4<0>, C4<0>, C4<0>;
L_0x1f9a800 .delay 1 (10,10,10) L_0x1f9a800/d;
L_0x1f9a9b0/d .functor AND 1, L_0x1f99f20, L_0x1f9a5e0, L_0x1f9a740, L_0x1f9a800;
L_0x1f9a9b0 .delay 1 (80,80,80) L_0x1f9a9b0/d;
L_0x1f9ab60/d .functor AND 1, L_0x1f99f20, L_0x1f9bf70, L_0x1f9a740, L_0x1f9a800;
L_0x1f9ab60 .delay 1 (80,80,80) L_0x1f9ab60/d;
L_0x1f9ad10/d .functor AND 1, L_0x1f99ba0, L_0x1f9a5e0, L_0x1f9be90, L_0x1f9a800;
L_0x1f9ad10 .delay 1 (80,80,80) L_0x1f9ad10/d;
L_0x1f9af00/d .functor AND 1, L_0x1f99f20, L_0x1f9bf70, L_0x1f9be90, L_0x1f9a800;
L_0x1f9af00 .delay 1 (80,80,80) L_0x1f9af00/d;
L_0x1f9b030/d .functor AND 1, L_0x1f99130, L_0x1f9a5e0, L_0x1f9a740, L_0x1f9c100;
L_0x1f9b030 .delay 1 (80,80,80) L_0x1f9b030/d;
L_0x1f9b290/d .functor AND 1, L_0x1f99830, L_0x1f9bf70, L_0x1f9a740, L_0x1f9c100;
L_0x1f9b290 .delay 1 (80,80,80) L_0x1f9b290/d;
L_0x1f9afc0/d .functor AND 1, L_0x1f99ae0, L_0x1f9a5e0, L_0x1f9be90, L_0x1f9c100;
L_0x1f9afc0 .delay 1 (80,80,80) L_0x1f9afc0/d;
L_0x1f9b5f0/d .functor AND 1, L_0x1f998f0, L_0x1f9bf70, L_0x1f9be90, L_0x1f9c100;
L_0x1f9b5f0 .delay 1 (80,80,80) L_0x1f9b5f0/d;
L_0x1f9b790/0/0 .functor OR 1, L_0x1f9a9b0, L_0x1f9ab60, L_0x1f9ad10, L_0x1f9b030;
L_0x1f9b790/0/4 .functor OR 1, L_0x1f9b290, L_0x1f9afc0, L_0x1f9b5f0, L_0x1f9af00;
L_0x1f9b790/d .functor OR 1, L_0x1f9b790/0/0, L_0x1f9b790/0/4, C4<0>, C4<0>;
L_0x1f9b790 .delay 1 (160,160,160) L_0x1f9b790/d;
v0x1ba1ac0_0 .net "a", 0 0, L_0x1f9bb80;  1 drivers
v0x1ba1b60_0 .net "addSub", 0 0, L_0x1f99f20;  1 drivers
v0x1b8a3b0_0 .net "andRes", 0 0, L_0x1f99130;  1 drivers
v0x1b84690_0 .net "b", 0 0, L_0x1f9bce0;  1 drivers
v0x1b7e970_0 .net "carryIn", 0 0, L_0x1f99760;  1 drivers
v0x1b7ea10_0 .net "carryOut", 0 0, L_0x1f9a3e0;  1 drivers
v0x1b67250_0 .net "initialResult", 0 0, L_0x1f9b790;  1 drivers
v0x1b672f0_0 .net "isAdd", 0 0, L_0x1f9a9b0;  1 drivers
v0x1b61530_0 .net "isAnd", 0 0, L_0x1f9b030;  1 drivers
v0x1b615d0_0 .net "isNand", 0 0, L_0x1f9b290;  1 drivers
v0x1cce2b0_0 .net "isNor", 0 0, L_0x1f9afc0;  1 drivers
v0x1cce350_0 .net "isOr", 0 0, L_0x1f9b5f0;  1 drivers
v0x1cc8590_0 .net "isSLT", 0 0, L_0x1f9af00;  1 drivers
v0x1cc8630_0 .net "isSub", 0 0, L_0x1f9ab60;  1 drivers
v0x1cc2870_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1cc2910_0 .net "isXor", 0 0, L_0x1f9ad10;  1 drivers
v0x1cb0bc0_0 .net "nandRes", 0 0, L_0x1f99830;  1 drivers
v0x1cb0c60_0 .net "norRes", 0 0, L_0x1f99ae0;  1 drivers
v0x1ca54d0_0 .net "orRes", 0 0, L_0x1f998f0;  1 drivers
v0x1ca5570_0 .net "s0", 0 0, L_0x1f9bf70;  1 drivers
v0x1c8de70_0 .net "s0inv", 0 0, L_0x1f9a5e0;  1 drivers
v0x1c8df10_0 .net "s1", 0 0, L_0x1f9be90;  1 drivers
v0x1c88150_0 .net "s1inv", 0 0, L_0x1f9a740;  1 drivers
v0x1c88210_0 .net "s2", 0 0, L_0x1f9c100;  1 drivers
v0x1c6ada0_0 .net "s2inv", 0 0, L_0x1f9a800;  1 drivers
v0x1c6ae60_0 .net "xorRes", 0 0, L_0x1f99ba0;  1 drivers
S_0x1d86290 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1d8bbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f99d00/d .functor XOR 1, L_0x1f9bce0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1f99d00 .delay 1 (40,40,40) L_0x1f99d00/d;
L_0x1f99dc0/d .functor XOR 1, L_0x1f9bb80, L_0x1f99d00, C4<0>, C4<0>;
L_0x1f99dc0 .delay 1 (40,40,40) L_0x1f99dc0/d;
L_0x1f99f20/d .functor XOR 1, L_0x1f99dc0, L_0x1f99760, C4<0>, C4<0>;
L_0x1f99f20 .delay 1 (40,40,40) L_0x1f99f20/d;
L_0x1f9a120/d .functor AND 1, L_0x1f9bb80, L_0x1f99d00, C4<1>, C4<1>;
L_0x1f9a120 .delay 1 (40,40,40) L_0x1f9a120/d;
L_0x1f99960/d .functor AND 1, L_0x1f99dc0, L_0x1f99760, C4<1>, C4<1>;
L_0x1f99960 .delay 1 (40,40,40) L_0x1f99960/d;
L_0x1f9a3e0/d .functor OR 1, L_0x1f9a120, L_0x1f99960, C4<0>, C4<0>;
L_0x1f9a3e0 .delay 1 (40,40,40) L_0x1f9a3e0/d;
v0x1be7cc0_0 .net "AandB", 0 0, L_0x1f9a120;  1 drivers
v0x1be1f00_0 .net "BxorSub", 0 0, L_0x1f99d00;  1 drivers
v0x1be1fc0_0 .net "a", 0 0, L_0x1f9bb80;  alias, 1 drivers
v0x1bca870_0 .net "b", 0 0, L_0x1f9bce0;  alias, 1 drivers
v0x1bca930_0 .net "carryin", 0 0, L_0x1f99760;  alias, 1 drivers
v0x1bc4b50_0 .net "carryout", 0 0, L_0x1f9a3e0;  alias, 1 drivers
v0x1bc4bf0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1bad500_0 .net "res", 0 0, L_0x1f99f20;  alias, 1 drivers
v0x1bad5a0_0 .net "xAorB", 0 0, L_0x1f99dc0;  1 drivers
v0x1ba77e0_0 .net "xAorBandCin", 0 0, L_0x1f99960;  1 drivers
S_0x1d85eb0 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1b84780 .param/l "i" 0 4 165, +C4<0101>;
S_0x1d6ebc0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d85eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f9bc20/d .functor AND 1, L_0x1f9e580, L_0x1f9e6e0, C4<1>, C4<1>;
L_0x1f9bc20 .delay 1 (40,40,40) L_0x1f9bc20/d;
L_0x1f9c060/d .functor NAND 1, L_0x1f9e580, L_0x1f9e6e0, C4<1>, C4<1>;
L_0x1f9c060 .delay 1 (20,20,20) L_0x1f9c060/d;
L_0x1f9c2f0/d .functor OR 1, L_0x1f9e580, L_0x1f9e6e0, C4<0>, C4<0>;
L_0x1f9c2f0 .delay 1 (40,40,40) L_0x1f9c2f0/d;
L_0x1f9c4e0/d .functor NOR 1, L_0x1f9e580, L_0x1f9e6e0, C4<0>, C4<0>;
L_0x1f9c4e0 .delay 1 (20,20,20) L_0x1f9c4e0/d;
L_0x1f9c640/d .functor XOR 1, L_0x1f9e580, L_0x1f9e6e0, C4<0>, C4<0>;
L_0x1f9c640 .delay 1 (40,40,40) L_0x1f9c640/d;
L_0x1f9cfe0/d .functor NOT 1, L_0x1f9e9a0, C4<0>, C4<0>, C4<0>;
L_0x1f9cfe0 .delay 1 (10,10,10) L_0x1f9cfe0/d;
L_0x1f9d140/d .functor NOT 1, L_0x1f96af0, C4<0>, C4<0>, C4<0>;
L_0x1f9d140 .delay 1 (10,10,10) L_0x1f9d140/d;
L_0x1f9d200/d .functor NOT 1, L_0x1f9e890, C4<0>, C4<0>, C4<0>;
L_0x1f9d200 .delay 1 (10,10,10) L_0x1f9d200/d;
L_0x1f9d360/d .functor AND 1, L_0x1f9c920, L_0x1f9cfe0, L_0x1f9d140, L_0x1f9d200;
L_0x1f9d360 .delay 1 (80,80,80) L_0x1f9d360/d;
L_0x1f9d510/d .functor AND 1, L_0x1f9c920, L_0x1f9e9a0, L_0x1f9d140, L_0x1f9d200;
L_0x1f9d510 .delay 1 (80,80,80) L_0x1f9d510/d;
L_0x1f9d720/d .functor AND 1, L_0x1f9c640, L_0x1f9cfe0, L_0x1f96af0, L_0x1f9d200;
L_0x1f9d720 .delay 1 (80,80,80) L_0x1f9d720/d;
L_0x1f9d900/d .functor AND 1, L_0x1f9c920, L_0x1f9e9a0, L_0x1f96af0, L_0x1f9d200;
L_0x1f9d900 .delay 1 (80,80,80) L_0x1f9d900/d;
L_0x1f9dad0/d .functor AND 1, L_0x1f9bc20, L_0x1f9cfe0, L_0x1f9d140, L_0x1f9e890;
L_0x1f9dad0 .delay 1 (80,80,80) L_0x1f9dad0/d;
L_0x1f9dc60/d .functor AND 1, L_0x1f9c060, L_0x1f9e9a0, L_0x1f9d140, L_0x1f9e890;
L_0x1f9dc60 .delay 1 (80,80,80) L_0x1f9dc60/d;
L_0x1f9da60/d .functor AND 1, L_0x1f9c4e0, L_0x1f9cfe0, L_0x1f96af0, L_0x1f9e890;
L_0x1f9da60 .delay 1 (80,80,80) L_0x1f9da60/d;
L_0x1f9dff0/d .functor AND 1, L_0x1f9c2f0, L_0x1f9e9a0, L_0x1f96af0, L_0x1f9e890;
L_0x1f9dff0 .delay 1 (80,80,80) L_0x1f9dff0/d;
L_0x1f9e190/0/0 .functor OR 1, L_0x1f9d360, L_0x1f9d510, L_0x1f9d720, L_0x1f9dad0;
L_0x1f9e190/0/4 .functor OR 1, L_0x1f9dc60, L_0x1f9da60, L_0x1f9dff0, L_0x1f9d900;
L_0x1f9e190/d .functor OR 1, L_0x1f9e190/0/0, L_0x1f9e190/0/4, C4<0>, C4<0>;
L_0x1f9e190 .delay 1 (160,160,160) L_0x1f9e190/d;
v0x1d2e9b0_0 .net "a", 0 0, L_0x1f9e580;  1 drivers
v0x1d2ea70_0 .net "addSub", 0 0, L_0x1f9c920;  1 drivers
v0x1d2e680_0 .net "andRes", 0 0, L_0x1f9bc20;  1 drivers
v0x1d2e350_0 .net "b", 0 0, L_0x1f9e6e0;  1 drivers
v0x1d2e020_0 .net "carryIn", 0 0, L_0x1f9c1a0;  1 drivers
v0x1d2e0c0_0 .net "carryOut", 0 0, L_0x1f9cde0;  1 drivers
v0x1d2dcf0_0 .net "initialResult", 0 0, L_0x1f9e190;  1 drivers
v0x1d2dd90_0 .net "isAdd", 0 0, L_0x1f9d360;  1 drivers
v0x1d2d9c0_0 .net "isAnd", 0 0, L_0x1f9dad0;  1 drivers
v0x1d2da60_0 .net "isNand", 0 0, L_0x1f9dc60;  1 drivers
v0x1d2d690_0 .net "isNor", 0 0, L_0x1f9da60;  1 drivers
v0x1d2d730_0 .net "isOr", 0 0, L_0x1f9dff0;  1 drivers
v0x1d2d360_0 .net "isSLT", 0 0, L_0x1f9d900;  1 drivers
v0x1d2d400_0 .net "isSub", 0 0, L_0x1f9d510;  1 drivers
v0x1d2d030_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d2d0d0_0 .net "isXor", 0 0, L_0x1f9d720;  1 drivers
v0x1d2cd00_0 .net "nandRes", 0 0, L_0x1f9c060;  1 drivers
v0x1d2cda0_0 .net "norRes", 0 0, L_0x1f9c4e0;  1 drivers
v0x1d2c6a0_0 .net "orRes", 0 0, L_0x1f9c2f0;  1 drivers
v0x1d2c740_0 .net "s0", 0 0, L_0x1f9e9a0;  1 drivers
v0x1d2c370_0 .net "s0inv", 0 0, L_0x1f9cfe0;  1 drivers
v0x1d2c430_0 .net "s1", 0 0, L_0x1f96af0;  1 drivers
v0x1d2c040_0 .net "s1inv", 0 0, L_0x1f9d140;  1 drivers
v0x1d2c100_0 .net "s2", 0 0, L_0x1f9e890;  1 drivers
v0x1d2bd10_0 .net "s2inv", 0 0, L_0x1f9d200;  1 drivers
v0x1d2bdd0_0 .net "xorRes", 0 0, L_0x1f9c640;  1 drivers
S_0x1d6e7e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1d6ebc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f9c6b0/d .functor XOR 1, L_0x1f9e6e0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1f9c6b0 .delay 1 (40,40,40) L_0x1f9c6b0/d;
L_0x1f9c810/d .functor XOR 1, L_0x1f9e580, L_0x1f9c6b0, C4<0>, C4<0>;
L_0x1f9c810 .delay 1 (40,40,40) L_0x1f9c810/d;
L_0x1f9c920/d .functor XOR 1, L_0x1f9c810, L_0x1f9c1a0, C4<0>, C4<0>;
L_0x1f9c920 .delay 1 (40,40,40) L_0x1f9c920/d;
L_0x1f9cb20/d .functor AND 1, L_0x1f9e580, L_0x1f9c6b0, C4<1>, C4<1>;
L_0x1f9cb20 .delay 1 (40,40,40) L_0x1f9cb20/d;
L_0x1f9c360/d .functor AND 1, L_0x1f9c810, L_0x1f9c1a0, C4<1>, C4<1>;
L_0x1f9c360 .delay 1 (40,40,40) L_0x1f9c360/d;
L_0x1f9cde0/d .functor OR 1, L_0x1f9cb20, L_0x1f9c360, C4<0>, C4<0>;
L_0x1f9cde0 .delay 1 (40,40,40) L_0x1f9cde0/d;
v0x1c47c50_0 .net "AandB", 0 0, L_0x1f9cb20;  1 drivers
v0x1c47d10_0 .net "BxorSub", 0 0, L_0x1f9c6b0;  1 drivers
v0x1c41f30_0 .net "a", 0 0, L_0x1f9e580;  alias, 1 drivers
v0x1c41ff0_0 .net "b", 0 0, L_0x1f9e6e0;  alias, 1 drivers
v0x197a9d0_0 .net "carryin", 0 0, L_0x1f9c1a0;  alias, 1 drivers
v0x1c28cc0_0 .net "carryout", 0 0, L_0x1f9cde0;  alias, 1 drivers
v0x1c28d80_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1b50430_0 .net "res", 0 0, L_0x1f9c920;  alias, 1 drivers
v0x1b504f0_0 .net "xAorB", 0 0, L_0x1f9c810;  1 drivers
v0x1d2f1d0_0 .net "xAorBandCin", 0 0, L_0x1f9c360;  1 drivers
S_0x1d68ea0 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d2ba70 .param/l "i" 0 4 165, +C4<0110>;
S_0x1d68ac0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d68ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f9e620/d .functor AND 1, L_0x1fa1060, L_0x1fa11c0, C4<1>, C4<1>;
L_0x1f9e620 .delay 1 (40,40,40) L_0x1f9e620/d;
L_0x1f9de50/d .functor NAND 1, L_0x1fa1060, L_0x1fa11c0, C4<1>, C4<1>;
L_0x1f9de50 .delay 1 (20,20,20) L_0x1f9de50/d;
L_0x1f9edd0/d .functor OR 1, L_0x1fa1060, L_0x1fa11c0, C4<0>, C4<0>;
L_0x1f9edd0 .delay 1 (40,40,40) L_0x1f9edd0/d;
L_0x1f9efc0/d .functor NOR 1, L_0x1fa1060, L_0x1fa11c0, C4<0>, C4<0>;
L_0x1f9efc0 .delay 1 (20,20,20) L_0x1f9efc0/d;
L_0x1f9f120/d .functor XOR 1, L_0x1fa1060, L_0x1fa11c0, C4<0>, C4<0>;
L_0x1f9f120 .delay 1 (40,40,40) L_0x1f9f120/d;
L_0x1f9fac0/d .functor NOT 1, L_0x1fa14b0, C4<0>, C4<0>, C4<0>;
L_0x1f9fac0 .delay 1 (10,10,10) L_0x1f9fac0/d;
L_0x1f9fc20/d .functor NOT 1, L_0x1fa1370, C4<0>, C4<0>, C4<0>;
L_0x1f9fc20 .delay 1 (10,10,10) L_0x1f9fc20/d;
L_0x1f9fc90/d .functor NOT 1, L_0x1fa1410, C4<0>, C4<0>, C4<0>;
L_0x1f9fc90 .delay 1 (10,10,10) L_0x1f9fc90/d;
L_0x1f9fdf0/d .functor AND 1, L_0x1f9f400, L_0x1f9fac0, L_0x1f9fc20, L_0x1f9fc90;
L_0x1f9fdf0 .delay 1 (80,80,80) L_0x1f9fdf0/d;
L_0x1f9ffa0/d .functor AND 1, L_0x1f9f400, L_0x1fa14b0, L_0x1f9fc20, L_0x1f9fc90;
L_0x1f9ffa0 .delay 1 (80,80,80) L_0x1f9ffa0/d;
L_0x1fa01b0/d .functor AND 1, L_0x1f9f120, L_0x1f9fac0, L_0x1fa1370, L_0x1f9fc90;
L_0x1fa01b0 .delay 1 (80,80,80) L_0x1fa01b0/d;
L_0x1fa0390/d .functor AND 1, L_0x1f9f400, L_0x1fa14b0, L_0x1fa1370, L_0x1f9fc90;
L_0x1fa0390 .delay 1 (80,80,80) L_0x1fa0390/d;
L_0x1fa0560/d .functor AND 1, L_0x1f9e620, L_0x1f9fac0, L_0x1f9fc20, L_0x1fa1410;
L_0x1fa0560 .delay 1 (80,80,80) L_0x1fa0560/d;
L_0x1fa0740/d .functor AND 1, L_0x1f9de50, L_0x1fa14b0, L_0x1f9fc20, L_0x1fa1410;
L_0x1fa0740 .delay 1 (80,80,80) L_0x1fa0740/d;
L_0x1fa04f0/d .functor AND 1, L_0x1f9efc0, L_0x1f9fac0, L_0x1fa1370, L_0x1fa1410;
L_0x1fa04f0 .delay 1 (80,80,80) L_0x1fa04f0/d;
L_0x1fa0ad0/d .functor AND 1, L_0x1f9edd0, L_0x1fa14b0, L_0x1fa1370, L_0x1fa1410;
L_0x1fa0ad0 .delay 1 (80,80,80) L_0x1fa0ad0/d;
L_0x1fa0c70/0/0 .functor OR 1, L_0x1f9fdf0, L_0x1f9ffa0, L_0x1fa01b0, L_0x1fa0560;
L_0x1fa0c70/0/4 .functor OR 1, L_0x1fa0740, L_0x1fa04f0, L_0x1fa0ad0, L_0x1fa0390;
L_0x1fa0c70/d .functor OR 1, L_0x1fa0c70/0/0, L_0x1fa0c70/0/4, C4<0>, C4<0>;
L_0x1fa0c70 .delay 1 (160,160,160) L_0x1fa0c70/d;
v0x1d29900_0 .net "a", 0 0, L_0x1fa1060;  1 drivers
v0x1d299c0_0 .net "addSub", 0 0, L_0x1f9f400;  1 drivers
v0x1d295d0_0 .net "andRes", 0 0, L_0x1f9e620;  1 drivers
v0x1d292a0_0 .net "b", 0 0, L_0x1fa11c0;  1 drivers
v0x1d28f50_0 .net "carryIn", 0 0, L_0x1f9ec50;  1 drivers
v0x1d28ff0_0 .net "carryOut", 0 0, L_0x1f9f8c0;  1 drivers
v0x1d28c50_0 .net "initialResult", 0 0, L_0x1fa0c70;  1 drivers
v0x1d28cf0_0 .net "isAdd", 0 0, L_0x1f9fdf0;  1 drivers
v0x1d1d0c0_0 .net "isAnd", 0 0, L_0x1fa0560;  1 drivers
v0x1d1d160_0 .net "isNand", 0 0, L_0x1fa0740;  1 drivers
v0x1defa30_0 .net "isNor", 0 0, L_0x1fa04f0;  1 drivers
v0x1defad0_0 .net "isOr", 0 0, L_0x1fa0ad0;  1 drivers
v0x1de9d10_0 .net "isSLT", 0 0, L_0x1fa0390;  1 drivers
v0x1de9db0_0 .net "isSub", 0 0, L_0x1f9ffa0;  1 drivers
v0x1de3ff0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1de4090_0 .net "isXor", 0 0, L_0x1fa01b0;  1 drivers
v0x1de37c0_0 .net "nandRes", 0 0, L_0x1f9de50;  1 drivers
v0x1de3860_0 .net "norRes", 0 0, L_0x1f9efc0;  1 drivers
v0x1dc6c10_0 .net "orRes", 0 0, L_0x1f9edd0;  1 drivers
v0x1dc6cb0_0 .net "s0", 0 0, L_0x1fa14b0;  1 drivers
v0x1dbff00_0 .net "s0inv", 0 0, L_0x1f9fac0;  1 drivers
v0x1dbffa0_0 .net "s1", 0 0, L_0x1fa1370;  1 drivers
v0x1dba130_0 .net "s1inv", 0 0, L_0x1f9fc20;  1 drivers
v0x1dba1f0_0 .net "s2", 0 0, L_0x1fa1410;  1 drivers
v0x1daf570_0 .net "s2inv", 0 0, L_0x1f9fc90;  1 drivers
v0x1daf630_0 .net "xorRes", 0 0, L_0x1f9f120;  1 drivers
S_0x1d63180 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1d68ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f9f190/d .functor XOR 1, L_0x1fa11c0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1f9f190 .delay 1 (40,40,40) L_0x1f9f190/d;
L_0x1f9f2f0/d .functor XOR 1, L_0x1fa1060, L_0x1f9f190, C4<0>, C4<0>;
L_0x1f9f2f0 .delay 1 (40,40,40) L_0x1f9f2f0/d;
L_0x1f9f400/d .functor XOR 1, L_0x1f9f2f0, L_0x1f9ec50, C4<0>, C4<0>;
L_0x1f9f400 .delay 1 (40,40,40) L_0x1f9f400/d;
L_0x1f9f600/d .functor AND 1, L_0x1fa1060, L_0x1f9f190, C4<1>, C4<1>;
L_0x1f9f600 .delay 1 (40,40,40) L_0x1f9f600/d;
L_0x1f9ee40/d .functor AND 1, L_0x1f9f2f0, L_0x1f9ec50, C4<1>, C4<1>;
L_0x1f9ee40 .delay 1 (40,40,40) L_0x1f9ee40/d;
L_0x1f9f8c0/d .functor OR 1, L_0x1f9f600, L_0x1f9ee40, C4<0>, C4<0>;
L_0x1f9f8c0 .delay 1 (40,40,40) L_0x1f9f8c0/d;
v0x1d2afe0_0 .net "AandB", 0 0, L_0x1f9f600;  1 drivers
v0x1d2b0a0_0 .net "BxorSub", 0 0, L_0x1f9f190;  1 drivers
v0x1d2acb0_0 .net "a", 0 0, L_0x1fa1060;  alias, 1 drivers
v0x1d2a980_0 .net "b", 0 0, L_0x1fa11c0;  alias, 1 drivers
v0x1d2aa20_0 .net "carryin", 0 0, L_0x1f9ec50;  alias, 1 drivers
v0x1d2a650_0 .net "carryout", 0 0, L_0x1f9f8c0;  alias, 1 drivers
v0x1d2a710_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d2a320_0 .net "res", 0 0, L_0x1f9f400;  alias, 1 drivers
v0x1d2a3e0_0 .net "xAorB", 0 0, L_0x1f9f2f0;  1 drivers
v0x1d2a0a0_0 .net "xAorBandCin", 0 0, L_0x1f9ee40;  1 drivers
S_0x1d62da0 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1da98b0 .param/l "i" 0 4 165, +C4<0111>;
S_0x1d4baa0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d62da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fa1100/d .functor AND 1, L_0x1fa3a40, L_0x1fa3ba0, C4<1>, C4<1>;
L_0x1fa1100 .delay 1 (40,40,40) L_0x1fa1100/d;
L_0x1fa1700/d .functor NAND 1, L_0x1fa3a40, L_0x1fa3ba0, C4<1>, C4<1>;
L_0x1fa1700 .delay 1 (20,20,20) L_0x1fa1700/d;
L_0x1fa0930/d .functor OR 1, L_0x1fa3a40, L_0x1fa3ba0, C4<0>, C4<0>;
L_0x1fa0930 .delay 1 (40,40,40) L_0x1fa0930/d;
L_0x1fa1980/d .functor NOR 1, L_0x1fa3a40, L_0x1fa3ba0, C4<0>, C4<0>;
L_0x1fa1980 .delay 1 (20,20,20) L_0x1fa1980/d;
L_0x1fa1a40/d .functor XOR 1, L_0x1fa3a40, L_0x1fa3ba0, C4<0>, C4<0>;
L_0x1fa1a40 .delay 1 (40,40,40) L_0x1fa1a40/d;
L_0x1fa24a0/d .functor NOT 1, L_0x1fa15e0, C4<0>, C4<0>, C4<0>;
L_0x1fa24a0 .delay 1 (10,10,10) L_0x1fa24a0/d;
L_0x1fa2600/d .functor NOT 1, L_0x1fa3d50, C4<0>, C4<0>, C4<0>;
L_0x1fa2600 .delay 1 (10,10,10) L_0x1fa2600/d;
L_0x1fa2670/d .functor NOT 1, L_0x1fa3df0, C4<0>, C4<0>, C4<0>;
L_0x1fa2670 .delay 1 (10,10,10) L_0x1fa2670/d;
L_0x1fa27d0/d .functor AND 1, L_0x1fa1dc0, L_0x1fa24a0, L_0x1fa2600, L_0x1fa2670;
L_0x1fa27d0 .delay 1 (80,80,80) L_0x1fa27d0/d;
L_0x1fa2980/d .functor AND 1, L_0x1fa1dc0, L_0x1fa15e0, L_0x1fa2600, L_0x1fa2670;
L_0x1fa2980 .delay 1 (80,80,80) L_0x1fa2980/d;
L_0x1fa2b90/d .functor AND 1, L_0x1fa1a40, L_0x1fa24a0, L_0x1fa3d50, L_0x1fa2670;
L_0x1fa2b90 .delay 1 (80,80,80) L_0x1fa2b90/d;
L_0x1fa2d70/d .functor AND 1, L_0x1fa1dc0, L_0x1fa15e0, L_0x1fa3d50, L_0x1fa2670;
L_0x1fa2d70 .delay 1 (80,80,80) L_0x1fa2d70/d;
L_0x1fa2f40/d .functor AND 1, L_0x1fa1100, L_0x1fa24a0, L_0x1fa2600, L_0x1fa3df0;
L_0x1fa2f40 .delay 1 (80,80,80) L_0x1fa2f40/d;
L_0x1fa3120/d .functor AND 1, L_0x1fa1700, L_0x1fa15e0, L_0x1fa2600, L_0x1fa3df0;
L_0x1fa3120 .delay 1 (80,80,80) L_0x1fa3120/d;
L_0x1fa2ed0/d .functor AND 1, L_0x1fa1980, L_0x1fa24a0, L_0x1fa3d50, L_0x1fa3df0;
L_0x1fa2ed0 .delay 1 (80,80,80) L_0x1fa2ed0/d;
L_0x1fa34b0/d .functor AND 1, L_0x1fa0930, L_0x1fa15e0, L_0x1fa3d50, L_0x1fa3df0;
L_0x1fa34b0 .delay 1 (80,80,80) L_0x1fa34b0/d;
L_0x1fa3650/0/0 .functor OR 1, L_0x1fa27d0, L_0x1fa2980, L_0x1fa2b90, L_0x1fa2f40;
L_0x1fa3650/0/4 .functor OR 1, L_0x1fa3120, L_0x1fa2ed0, L_0x1fa34b0, L_0x1fa2d70;
L_0x1fa3650/d .functor OR 1, L_0x1fa3650/0/0, L_0x1fa3650/0/4, C4<0>, C4<0>;
L_0x1fa3650 .delay 1 (160,160,160) L_0x1fa3650/d;
v0x1c05ab0_0 .net "a", 0 0, L_0x1fa3a40;  1 drivers
v0x1c05b70_0 .net "addSub", 0 0, L_0x1fa1dc0;  1 drivers
v0x1bffd90_0 .net "andRes", 0 0, L_0x1fa1100;  1 drivers
v0x1bff940_0 .net "b", 0 0, L_0x1fa3ba0;  1 drivers
v0x1bff580_0 .net "carryIn", 0 0, L_0x1fa18b0;  1 drivers
v0x1bff620_0 .net "carryOut", 0 0, L_0x1fa22a0;  1 drivers
v0x1be8800_0 .net "initialResult", 0 0, L_0x1fa3650;  1 drivers
v0x1be88a0_0 .net "isAdd", 0 0, L_0x1fa27d0;  1 drivers
v0x1be2ae0_0 .net "isAnd", 0 0, L_0x1fa2f40;  1 drivers
v0x1be2b80_0 .net "isNand", 0 0, L_0x1fa3120;  1 drivers
v0x1bcb450_0 .net "isNor", 0 0, L_0x1fa2ed0;  1 drivers
v0x1bcb4f0_0 .net "isOr", 0 0, L_0x1fa34b0;  1 drivers
v0x1bc5730_0 .net "isSLT", 0 0, L_0x1fa2d70;  1 drivers
v0x1bc57d0_0 .net "isSub", 0 0, L_0x1fa2980;  1 drivers
v0x1bbfa10_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1bbfab0_0 .net "isXor", 0 0, L_0x1fa2b90;  1 drivers
v0x1bb8ca0_0 .net "nandRes", 0 0, L_0x1fa1700;  1 drivers
v0x1bb8d40_0 .net "norRes", 0 0, L_0x1fa1980;  1 drivers
v0x1ba83c0_0 .net "orRes", 0 0, L_0x1fa0930;  1 drivers
v0x1ba8460_0 .net "s0", 0 0, L_0x1fa15e0;  1 drivers
v0x1ba26a0_0 .net "s0inv", 0 0, L_0x1fa24a0;  1 drivers
v0x1ba2740_0 .net "s1", 0 0, L_0x1fa3d50;  1 drivers
v0x1b8af90_0 .net "s1inv", 0 0, L_0x1fa2600;  1 drivers
v0x1b8b050_0 .net "s2", 0 0, L_0x1fa3df0;  1 drivers
v0x1b85270_0 .net "s2inv", 0 0, L_0x1fa2670;  1 drivers
v0x1b85330_0 .net "xorRes", 0 0, L_0x1fa1a40;  1 drivers
S_0x1d4b6c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1d4baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fa1ba0/d .functor XOR 1, L_0x1fa3ba0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fa1ba0 .delay 1 (40,40,40) L_0x1fa1ba0/d;
L_0x1fa1c60/d .functor XOR 1, L_0x1fa3a40, L_0x1fa1ba0, C4<0>, C4<0>;
L_0x1fa1c60 .delay 1 (40,40,40) L_0x1fa1c60/d;
L_0x1fa1dc0/d .functor XOR 1, L_0x1fa1c60, L_0x1fa18b0, C4<0>, C4<0>;
L_0x1fa1dc0 .delay 1 (40,40,40) L_0x1fa1dc0/d;
L_0x1fa1fc0/d .functor AND 1, L_0x1fa3a40, L_0x1fa1ba0, C4<1>, C4<1>;
L_0x1fa1fc0 .delay 1 (40,40,40) L_0x1fa1fc0/d;
L_0x1fa2230/d .functor AND 1, L_0x1fa1c60, L_0x1fa18b0, C4<1>, C4<1>;
L_0x1fa2230 .delay 1 (40,40,40) L_0x1fa2230/d;
L_0x1fa22a0/d .functor OR 1, L_0x1fa1fc0, L_0x1fa2230, C4<0>, C4<0>;
L_0x1fa22a0 .delay 1 (40,40,40) L_0x1fa22a0/d;
v0x1d8c420_0 .net "AandB", 0 0, L_0x1fa1fc0;  1 drivers
v0x1d8c4e0_0 .net "BxorSub", 0 0, L_0x1fa1ba0;  1 drivers
v0x1d86700_0 .net "a", 0 0, L_0x1fa3a40;  alias, 1 drivers
v0x1d6f030_0 .net "b", 0 0, L_0x1fa3ba0;  alias, 1 drivers
v0x1d6f0d0_0 .net "carryin", 0 0, L_0x1fa18b0;  alias, 1 drivers
v0x1d69310_0 .net "carryout", 0 0, L_0x1fa22a0;  alias, 1 drivers
v0x1d693d0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d635f0_0 .net "res", 0 0, L_0x1fa1dc0;  alias, 1 drivers
v0x1d636b0_0 .net "xAorB", 0 0, L_0x1fa1c60;  1 drivers
v0x1d4bfc0_0 .net "xAorBandCin", 0 0, L_0x1fa2230;  1 drivers
S_0x1d45d80 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c9f140 .param/l "i" 0 4 165, +C4<01000>;
S_0x1d45970 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d45d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fa3ae0/d .functor AND 1, L_0x1fa6540, L_0x1fa66a0, C4<1>, C4<1>;
L_0x1fa3ae0 .delay 1 (40,40,40) L_0x1fa3ae0/d;
L_0x1fa41b0/d .functor NAND 1, L_0x1fa6540, L_0x1fa66a0, C4<1>, C4<1>;
L_0x1fa41b0 .delay 1 (20,20,20) L_0x1fa41b0/d;
L_0x1fa3310/d .functor OR 1, L_0x1fa6540, L_0x1fa66a0, C4<0>, C4<0>;
L_0x1fa3310 .delay 1 (40,40,40) L_0x1fa3310/d;
L_0x1fa4430/d .functor NOR 1, L_0x1fa6540, L_0x1fa66a0, C4<0>, C4<0>;
L_0x1fa4430 .delay 1 (20,20,20) L_0x1fa4430/d;
L_0x1fa44f0/d .functor XOR 1, L_0x1fa6540, L_0x1fa66a0, C4<0>, C4<0>;
L_0x1fa44f0 .delay 1 (40,40,40) L_0x1fa44f0/d;
L_0x1fa4f50/d .functor NOT 1, L_0x1fa4060, C4<0>, C4<0>, C4<0>;
L_0x1fa4f50 .delay 1 (10,10,10) L_0x1fa4f50/d;
L_0x1fa50b0/d .functor NOT 1, L_0x1fa6a00, C4<0>, C4<0>, C4<0>;
L_0x1fa50b0 .delay 1 (10,10,10) L_0x1fa50b0/d;
L_0x1fa5170/d .functor NOT 1, L_0x1fa6aa0, C4<0>, C4<0>, C4<0>;
L_0x1fa5170 .delay 1 (10,10,10) L_0x1fa5170/d;
L_0x1fa5320/d .functor AND 1, L_0x1fa4870, L_0x1fa4f50, L_0x1fa50b0, L_0x1fa5170;
L_0x1fa5320 .delay 1 (80,80,80) L_0x1fa5320/d;
L_0x1fa54d0/d .functor AND 1, L_0x1fa4870, L_0x1fa4060, L_0x1fa50b0, L_0x1fa5170;
L_0x1fa54d0 .delay 1 (80,80,80) L_0x1fa54d0/d;
L_0x1fa56e0/d .functor AND 1, L_0x1fa44f0, L_0x1fa4f50, L_0x1fa6a00, L_0x1fa5170;
L_0x1fa56e0 .delay 1 (80,80,80) L_0x1fa56e0/d;
L_0x1fa58c0/d .functor AND 1, L_0x1fa4870, L_0x1fa4060, L_0x1fa6a00, L_0x1fa5170;
L_0x1fa58c0 .delay 1 (80,80,80) L_0x1fa58c0/d;
L_0x1fa5a90/d .functor AND 1, L_0x1fa3ae0, L_0x1fa4f50, L_0x1fa50b0, L_0x1fa6aa0;
L_0x1fa5a90 .delay 1 (80,80,80) L_0x1fa5a90/d;
L_0x1fa5c70/d .functor AND 1, L_0x1fa41b0, L_0x1fa4060, L_0x1fa50b0, L_0x1fa6aa0;
L_0x1fa5c70 .delay 1 (80,80,80) L_0x1fa5c70/d;
L_0x1fa5a20/d .functor AND 1, L_0x1fa4430, L_0x1fa4f50, L_0x1fa6a00, L_0x1fa6aa0;
L_0x1fa5a20 .delay 1 (80,80,80) L_0x1fa5a20/d;
L_0x1fa6000/d .functor AND 1, L_0x1fa3310, L_0x1fa4060, L_0x1fa6a00, L_0x1fa6aa0;
L_0x1fa6000 .delay 1 (80,80,80) L_0x1fa6000/d;
L_0x1fa6150/0/0 .functor OR 1, L_0x1fa5320, L_0x1fa54d0, L_0x1fa56e0, L_0x1fa5a90;
L_0x1fa6150/0/4 .functor OR 1, L_0x1fa5c70, L_0x1fa5a20, L_0x1fa6000, L_0x1fa58c0;
L_0x1fa6150/d .functor OR 1, L_0x1fa6150/0/0, L_0x1fa6150/0/4, C4<0>, C4<0>;
L_0x1fa6150 .delay 1 (160,160,160) L_0x1fa6150/d;
v0x1cc3470_0 .net "a", 0 0, L_0x1fa6540;  1 drivers
v0x1cbc6e0_0 .net "addSub", 0 0, L_0x1fa4870;  1 drivers
v0x1cb6910_0 .net "andRes", 0 0, L_0x1fa3ae0;  1 drivers
v0x1cabdd0_0 .net "b", 0 0, L_0x1fa66a0;  1 drivers
v0x1ca60b0_0 .net "carryIn", 0 0, L_0x1fa4360;  1 drivers
v0x1ca6150_0 .net "carryOut", 0 0, L_0x1fa4d50;  1 drivers
v0x1c9f390_0 .net "initialResult", 0 0, L_0x1fa6150;  1 drivers
v0x1c9f430_0 .net "isAdd", 0 0, L_0x1fa5320;  1 drivers
v0x1c995c0_0 .net "isAnd", 0 0, L_0x1fa5a90;  1 drivers
v0x1c99660_0 .net "isNand", 0 0, L_0x1fa5c70;  1 drivers
v0x1c8ea50_0 .net "isNor", 0 0, L_0x1fa5a20;  1 drivers
v0x1c8eaf0_0 .net "isOr", 0 0, L_0x1fa6000;  1 drivers
v0x1c88d30_0 .net "isSLT", 0 0, L_0x1fa58c0;  1 drivers
v0x1c88dd0_0 .net "isSub", 0 0, L_0x1fa54d0;  1 drivers
v0x1c83010_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1c830b0_0 .net "isXor", 0 0, L_0x1fa56e0;  1 drivers
v0x1c827e0_0 .net "nandRes", 0 0, L_0x1fa41b0;  1 drivers
v0x1c82880_0 .net "norRes", 0 0, L_0x1fa4430;  1 drivers
v0x1c65c60_0 .net "orRes", 0 0, L_0x1fa3310;  1 drivers
v0x1c65d00_0 .net "s0", 0 0, L_0x1fa4060;  1 drivers
v0x1c4e550_0 .net "s0inv", 0 0, L_0x1fa4f50;  1 drivers
v0x1c4e610_0 .net "s1", 0 0, L_0x1fa6a00;  1 drivers
v0x1c48830_0 .net "s1inv", 0 0, L_0x1fa50b0;  1 drivers
v0x1c488f0_0 .net "s2", 0 0, L_0x1fa6aa0;  1 drivers
v0x1c42b10_0 .net "s2inv", 0 0, L_0x1fa5170;  1 drivers
v0x1c42bd0_0 .net "xorRes", 0 0, L_0x1fa44f0;  1 drivers
S_0x1c05640 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1d45970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fa4650/d .functor XOR 1, L_0x1fa66a0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fa4650 .delay 1 (40,40,40) L_0x1fa4650/d;
L_0x1fa4710/d .functor XOR 1, L_0x1fa6540, L_0x1fa4650, C4<0>, C4<0>;
L_0x1fa4710 .delay 1 (40,40,40) L_0x1fa4710/d;
L_0x1fa4870/d .functor XOR 1, L_0x1fa4710, L_0x1fa4360, C4<0>, C4<0>;
L_0x1fa4870 .delay 1 (40,40,40) L_0x1fa4870/d;
L_0x1fa4a70/d .functor AND 1, L_0x1fa6540, L_0x1fa4650, C4<1>, C4<1>;
L_0x1fa4a70 .delay 1 (40,40,40) L_0x1fa4a70/d;
L_0x1fa4ce0/d .functor AND 1, L_0x1fa4710, L_0x1fa4360, C4<1>, C4<1>;
L_0x1fa4ce0 .delay 1 (40,40,40) L_0x1fa4ce0/d;
L_0x1fa4d50/d .functor OR 1, L_0x1fa4a70, L_0x1fa4ce0, C4<0>, C4<0>;
L_0x1fa4d50 .delay 1 (40,40,40) L_0x1fa4d50/d;
v0x1b62110_0 .net "AandB", 0 0, L_0x1fa4a70;  1 drivers
v0x1b621d0_0 .net "BxorSub", 0 0, L_0x1fa4650;  1 drivers
v0x1b5c3e0_0 .net "a", 0 0, L_0x1fa6540;  alias, 1 drivers
v0x1cdf7b0_0 .net "b", 0 0, L_0x1fa66a0;  alias, 1 drivers
v0x1cdf870_0 .net "carryin", 0 0, L_0x1fa4360;  alias, 1 drivers
v0x1cd99e0_0 .net "carryout", 0 0, L_0x1fa4d50;  alias, 1 drivers
v0x1cd9aa0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1bbee30_0 .net "res", 0 0, L_0x1fa4870;  alias, 1 drivers
v0x1ccee90_0 .net "xAorB", 0 0, L_0x1fa4710;  1 drivers
v0x1cc9170_0 .net "xAorBandCin", 0 0, L_0x1fa4ce0;  1 drivers
S_0x1c05260 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1cbc7f0 .param/l "i" 0 4 165, +C4<01001>;
S_0x1bedcd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1c05260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fa65e0/d .functor AND 1, L_0x1fa8f30, L_0x1fa9090, C4<1>, C4<1>;
L_0x1fa65e0 .delay 1 (40,40,40) L_0x1fa65e0/d;
L_0x1fa68a0/d .functor NAND 1, L_0x1fa8f30, L_0x1fa9090, C4<1>, C4<1>;
L_0x1fa68a0 .delay 1 (20,20,20) L_0x1fa68a0/d;
L_0x1fa5e60/d .functor OR 1, L_0x1fa8f30, L_0x1fa9090, C4<0>, C4<0>;
L_0x1fa5e60 .delay 1 (40,40,40) L_0x1fa5e60/d;
L_0x1fa6e20/d .functor NOR 1, L_0x1fa8f30, L_0x1fa9090, C4<0>, C4<0>;
L_0x1fa6e20 .delay 1 (20,20,20) L_0x1fa6e20/d;
L_0x1fa6f80/d .functor XOR 1, L_0x1fa8f30, L_0x1fa9090, C4<0>, C4<0>;
L_0x1fa6f80 .delay 1 (40,40,40) L_0x1fa6f80/d;
L_0x1fa7940/d .functor NOT 1, L_0x1fa6bd0, C4<0>, C4<0>, C4<0>;
L_0x1fa7940 .delay 1 (10,10,10) L_0x1fa7940/d;
L_0x1fa7aa0/d .functor NOT 1, L_0x1fa9420, C4<0>, C4<0>, C4<0>;
L_0x1fa7aa0 .delay 1 (10,10,10) L_0x1fa7aa0/d;
L_0x1fa7b10/d .functor NOT 1, L_0x1fa94c0, C4<0>, C4<0>, C4<0>;
L_0x1fa7b10 .delay 1 (10,10,10) L_0x1fa7b10/d;
L_0x1fa7cc0/d .functor AND 1, L_0x1fa7260, L_0x1fa7940, L_0x1fa7aa0, L_0x1fa7b10;
L_0x1fa7cc0 .delay 1 (80,80,80) L_0x1fa7cc0/d;
L_0x1fa7e70/d .functor AND 1, L_0x1fa7260, L_0x1fa6bd0, L_0x1fa7aa0, L_0x1fa7b10;
L_0x1fa7e70 .delay 1 (80,80,80) L_0x1fa7e70/d;
L_0x1fa8080/d .functor AND 1, L_0x1fa6f80, L_0x1fa7940, L_0x1fa9420, L_0x1fa7b10;
L_0x1fa8080 .delay 1 (80,80,80) L_0x1fa8080/d;
L_0x1fa8260/d .functor AND 1, L_0x1fa7260, L_0x1fa6bd0, L_0x1fa9420, L_0x1fa7b10;
L_0x1fa8260 .delay 1 (80,80,80) L_0x1fa8260/d;
L_0x1fa8430/d .functor AND 1, L_0x1fa65e0, L_0x1fa7940, L_0x1fa7aa0, L_0x1fa94c0;
L_0x1fa8430 .delay 1 (80,80,80) L_0x1fa8430/d;
L_0x1fa8610/d .functor AND 1, L_0x1fa68a0, L_0x1fa6bd0, L_0x1fa7aa0, L_0x1fa94c0;
L_0x1fa8610 .delay 1 (80,80,80) L_0x1fa8610/d;
L_0x1fa83c0/d .functor AND 1, L_0x1fa6e20, L_0x1fa7940, L_0x1fa9420, L_0x1fa94c0;
L_0x1fa83c0 .delay 1 (80,80,80) L_0x1fa83c0/d;
L_0x1fa89a0/d .functor AND 1, L_0x1fa5e60, L_0x1fa6bd0, L_0x1fa9420, L_0x1fa94c0;
L_0x1fa89a0 .delay 1 (80,80,80) L_0x1fa89a0/d;
L_0x1fa8b40/0/0 .functor OR 1, L_0x1fa7cc0, L_0x1fa7e70, L_0x1fa8080, L_0x1fa8430;
L_0x1fa8b40/0/4 .functor OR 1, L_0x1fa8610, L_0x1fa83c0, L_0x1fa89a0, L_0x1fa8260;
L_0x1fa8b40/d .functor OR 1, L_0x1fa8b40/0/0, L_0x1fa8b40/0/4, C4<0>, C4<0>;
L_0x1fa8b40 .delay 1 (160,160,160) L_0x1fa8b40/d;
v0x1d26ec0_0 .net "a", 0 0, L_0x1fa8f30;  1 drivers
v0x1d26f80_0 .net "addSub", 0 0, L_0x1fa7260;  1 drivers
v0x1d269f0_0 .net "andRes", 0 0, L_0x1fa65e0;  1 drivers
v0x1d26a90_0 .net "b", 0 0, L_0x1fa9090;  1 drivers
v0x1d26520_0 .net "carryIn", 0 0, L_0x1fa6d50;  1 drivers
v0x1d265c0_0 .net "carryOut", 0 0, L_0x1fa7740;  1 drivers
v0x1d26050_0 .net "initialResult", 0 0, L_0x1fa8b40;  1 drivers
v0x1d260f0_0 .net "isAdd", 0 0, L_0x1fa7cc0;  1 drivers
v0x1d25b80_0 .net "isAnd", 0 0, L_0x1fa8430;  1 drivers
v0x1d256b0_0 .net "isNand", 0 0, L_0x1fa8610;  1 drivers
v0x1d25770_0 .net "isNor", 0 0, L_0x1fa83c0;  1 drivers
v0x1d251e0_0 .net "isOr", 0 0, L_0x1fa89a0;  1 drivers
v0x1d252a0_0 .net "isSLT", 0 0, L_0x1fa8260;  1 drivers
v0x1d24d10_0 .net "isSub", 0 0, L_0x1fa7e70;  1 drivers
v0x1d24dd0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d24840_0 .net "isXor", 0 0, L_0x1fa8080;  1 drivers
v0x1d24900_0 .net "nandRes", 0 0, L_0x1fa68a0;  1 drivers
v0x1d25c20_0 .net "norRes", 0 0, L_0x1fa6e20;  1 drivers
v0x1d23ea0_0 .net "orRes", 0 0, L_0x1fa5e60;  1 drivers
v0x1d23f60_0 .net "s0", 0 0, L_0x1fa6bd0;  1 drivers
v0x1d239d0_0 .net "s0inv", 0 0, L_0x1fa7940;  1 drivers
v0x1d23a70_0 .net "s1", 0 0, L_0x1fa9420;  1 drivers
v0x1d23500_0 .net "s1inv", 0 0, L_0x1fa7aa0;  1 drivers
v0x1d235c0_0 .net "s2", 0 0, L_0x1fa94c0;  1 drivers
v0x1d23050_0 .net "s2inv", 0 0, L_0x1fa7b10;  1 drivers
v0x1d22b60_0 .net "xorRes", 0 0, L_0x1fa6f80;  1 drivers
S_0x1be8390 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1bedcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fa6ff0/d .functor XOR 1, L_0x1fa9090, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fa6ff0 .delay 1 (40,40,40) L_0x1fa6ff0/d;
L_0x1fa7150/d .functor XOR 1, L_0x1fa8f30, L_0x1fa6ff0, C4<0>, C4<0>;
L_0x1fa7150 .delay 1 (40,40,40) L_0x1fa7150/d;
L_0x1fa7260/d .functor XOR 1, L_0x1fa7150, L_0x1fa6d50, C4<0>, C4<0>;
L_0x1fa7260 .delay 1 (40,40,40) L_0x1fa7260/d;
L_0x1fa7460/d .functor AND 1, L_0x1fa8f30, L_0x1fa6ff0, C4<1>, C4<1>;
L_0x1fa7460 .delay 1 (40,40,40) L_0x1fa7460/d;
L_0x1fa76d0/d .functor AND 1, L_0x1fa7150, L_0x1fa6d50, C4<1>, C4<1>;
L_0x1fa76d0 .delay 1 (40,40,40) L_0x1fa76d0/d;
L_0x1fa7740/d .functor OR 1, L_0x1fa7460, L_0x1fa76d0, C4<0>, C4<0>;
L_0x1fa7740 .delay 1 (40,40,40) L_0x1fa7740/d;
v0x1d300a0_0 .net "AandB", 0 0, L_0x1fa7460;  1 drivers
v0x1d2fb30_0 .net "BxorSub", 0 0, L_0x1fa6ff0;  1 drivers
v0x1d2f6b0_0 .net "a", 0 0, L_0x1fa8f30;  alias, 1 drivers
v0x1d2f750_0 .net "b", 0 0, L_0x1fa9090;  alias, 1 drivers
v0x1d309a0_0 .net "carryin", 0 0, L_0x1fa6d50;  alias, 1 drivers
v0x1d30a60_0 .net "carryout", 0 0, L_0x1fa7740;  alias, 1 drivers
v0x1d304d0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d30570_0 .net "res", 0 0, L_0x1fa7260;  alias, 1 drivers
v0x1d27860_0 .net "xAorB", 0 0, L_0x1fa7150;  1 drivers
v0x1d27390_0 .net "xAorBandCin", 0 0, L_0x1fa76d0;  1 drivers
S_0x1be7fb0 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d226d0 .param/l "i" 0 4 165, +C4<01010>;
S_0x1be2670 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1be7fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fa8fd0/d .functor AND 1, L_0x1fab9d0, L_0x1fabb30, C4<1>, C4<1>;
L_0x1fa8fd0 .delay 1 (40,40,40) L_0x1fa8fd0/d;
L_0x1fa9290/d .functor NAND 1, L_0x1fab9d0, L_0x1fabb30, C4<1>, C4<1>;
L_0x1fa9290 .delay 1 (20,20,20) L_0x1fa9290/d;
L_0x1fa8800/d .functor OR 1, L_0x1fab9d0, L_0x1fabb30, C4<0>, C4<0>;
L_0x1fa8800 .delay 1 (40,40,40) L_0x1fa8800/d;
L_0x1fa9870/d .functor NOR 1, L_0x1fab9d0, L_0x1fabb30, C4<0>, C4<0>;
L_0x1fa9870 .delay 1 (20,20,20) L_0x1fa9870/d;
L_0x1fa9930/d .functor XOR 1, L_0x1fab9d0, L_0x1fabb30, C4<0>, C4<0>;
L_0x1fa9930 .delay 1 (40,40,40) L_0x1fa9930/d;
L_0x1faa390/d .functor NOT 1, L_0x1fa95f0, C4<0>, C4<0>, C4<0>;
L_0x1faa390 .delay 1 (10,10,10) L_0x1faa390/d;
L_0x1faa4f0/d .functor NOT 1, L_0x1fa9690, C4<0>, C4<0>, C4<0>;
L_0x1faa4f0 .delay 1 (10,10,10) L_0x1faa4f0/d;
L_0x1faa5b0/d .functor NOT 1, L_0x1f9ea40, C4<0>, C4<0>, C4<0>;
L_0x1faa5b0 .delay 1 (10,10,10) L_0x1faa5b0/d;
L_0x1faa760/d .functor AND 1, L_0x1fa9cb0, L_0x1faa390, L_0x1faa4f0, L_0x1faa5b0;
L_0x1faa760 .delay 1 (80,80,80) L_0x1faa760/d;
L_0x1faa910/d .functor AND 1, L_0x1fa9cb0, L_0x1fa95f0, L_0x1faa4f0, L_0x1faa5b0;
L_0x1faa910 .delay 1 (80,80,80) L_0x1faa910/d;
L_0x1faab20/d .functor AND 1, L_0x1fa9930, L_0x1faa390, L_0x1fa9690, L_0x1faa5b0;
L_0x1faab20 .delay 1 (80,80,80) L_0x1faab20/d;
L_0x1faad00/d .functor AND 1, L_0x1fa9cb0, L_0x1fa95f0, L_0x1fa9690, L_0x1faa5b0;
L_0x1faad00 .delay 1 (80,80,80) L_0x1faad00/d;
L_0x1faaed0/d .functor AND 1, L_0x1fa8fd0, L_0x1faa390, L_0x1faa4f0, L_0x1f9ea40;
L_0x1faaed0 .delay 1 (80,80,80) L_0x1faaed0/d;
L_0x1fab0b0/d .functor AND 1, L_0x1fa9290, L_0x1fa95f0, L_0x1faa4f0, L_0x1f9ea40;
L_0x1fab0b0 .delay 1 (80,80,80) L_0x1fab0b0/d;
L_0x1faae60/d .functor AND 1, L_0x1fa9870, L_0x1faa390, L_0x1fa9690, L_0x1f9ea40;
L_0x1faae60 .delay 1 (80,80,80) L_0x1faae60/d;
L_0x1fab440/d .functor AND 1, L_0x1fa8800, L_0x1fa95f0, L_0x1fa9690, L_0x1f9ea40;
L_0x1fab440 .delay 1 (80,80,80) L_0x1fab440/d;
L_0x1fab5e0/0/0 .functor OR 1, L_0x1faa760, L_0x1faa910, L_0x1faab20, L_0x1faaed0;
L_0x1fab5e0/0/4 .functor OR 1, L_0x1fab0b0, L_0x1faae60, L_0x1fab440, L_0x1faad00;
L_0x1fab5e0/d .functor OR 1, L_0x1fab5e0/0/0, L_0x1fab5e0/0/4, C4<0>, C4<0>;
L_0x1fab5e0 .delay 1 (160,160,160) L_0x1fab5e0/d;
v0x1badc70_0 .net "a", 0 0, L_0x1fab9d0;  1 drivers
v0x1badd10_0 .net "addSub", 0 0, L_0x1fa9cb0;  1 drivers
v0x1bad890_0 .net "andRes", 0 0, L_0x1fa8fd0;  1 drivers
v0x1bad960_0 .net "b", 0 0, L_0x1fabb30;  1 drivers
v0x1ba7f80_0 .net "carryIn", 0 0, L_0x1fa97a0;  1 drivers
v0x1ba8020_0 .net "carryOut", 0 0, L_0x1faa190;  1 drivers
v0x1ba7ba0_0 .net "initialResult", 0 0, L_0x1fab5e0;  1 drivers
v0x1ba7c40_0 .net "isAdd", 0 0, L_0x1faa760;  1 drivers
v0x1ba2230_0 .net "isAnd", 0 0, L_0x1faaed0;  1 drivers
v0x1ba1e50_0 .net "isNand", 0 0, L_0x1fab0b0;  1 drivers
v0x1ba1ef0_0 .net "isNor", 0 0, L_0x1faae60;  1 drivers
v0x1b8ab20_0 .net "isOr", 0 0, L_0x1fab440;  1 drivers
v0x1b8abe0_0 .net "isSLT", 0 0, L_0x1faad00;  1 drivers
v0x1b8a740_0 .net "isSub", 0 0, L_0x1faa910;  1 drivers
v0x1b8a800_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1b84e00_0 .net "isXor", 0 0, L_0x1faab20;  1 drivers
v0x1b84ea0_0 .net "nandRes", 0 0, L_0x1fa9290;  1 drivers
v0x1ba22d0_0 .net "norRes", 0 0, L_0x1fa9870;  1 drivers
v0x1b7f0e0_0 .net "orRes", 0 0, L_0x1fa8800;  1 drivers
v0x1b7f1a0_0 .net "s0", 0 0, L_0x1fa95f0;  1 drivers
v0x1b7ed00_0 .net "s0inv", 0 0, L_0x1faa390;  1 drivers
v0x1b7edc0_0 .net "s1", 0 0, L_0x1fa9690;  1 drivers
v0x1b679c0_0 .net "s1inv", 0 0, L_0x1faa4f0;  1 drivers
v0x1b67a80_0 .net "s2", 0 0, L_0x1f9ea40;  1 drivers
v0x1b675e0_0 .net "s2inv", 0 0, L_0x1faa5b0;  1 drivers
v0x1b676a0_0 .net "xorRes", 0 0, L_0x1fa9930;  1 drivers
S_0x1be2290 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1be2670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fa9a90/d .functor XOR 1, L_0x1fabb30, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fa9a90 .delay 1 (40,40,40) L_0x1fa9a90/d;
L_0x1fa9b50/d .functor XOR 1, L_0x1fab9d0, L_0x1fa9a90, C4<0>, C4<0>;
L_0x1fa9b50 .delay 1 (40,40,40) L_0x1fa9b50/d;
L_0x1fa9cb0/d .functor XOR 1, L_0x1fa9b50, L_0x1fa97a0, C4<0>, C4<0>;
L_0x1fa9cb0 .delay 1 (40,40,40) L_0x1fa9cb0/d;
L_0x1fa9eb0/d .functor AND 1, L_0x1fab9d0, L_0x1fa9a90, C4<1>, C4<1>;
L_0x1fa9eb0 .delay 1 (40,40,40) L_0x1fa9eb0/d;
L_0x1faa120/d .functor AND 1, L_0x1fa9b50, L_0x1fa97a0, C4<1>, C4<1>;
L_0x1faa120 .delay 1 (40,40,40) L_0x1faa120/d;
L_0x1faa190/d .functor OR 1, L_0x1fa9eb0, L_0x1faa120, C4<0>, C4<0>;
L_0x1faa190 .delay 1 (40,40,40) L_0x1faa190/d;
v0x1bcafe0_0 .net "AandB", 0 0, L_0x1fa9eb0;  1 drivers
v0x1bcb0c0_0 .net "BxorSub", 0 0, L_0x1fa9a90;  1 drivers
v0x1bcac00_0 .net "a", 0 0, L_0x1fab9d0;  alias, 1 drivers
v0x1bcacd0_0 .net "b", 0 0, L_0x1fabb30;  alias, 1 drivers
v0x1bc52c0_0 .net "carryin", 0 0, L_0x1fa97a0;  alias, 1 drivers
v0x1bc4ee0_0 .net "carryout", 0 0, L_0x1faa190;  alias, 1 drivers
v0x1bc4fa0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1bbf5a0_0 .net "res", 0 0, L_0x1fa9cb0;  alias, 1 drivers
v0x1bbf640_0 .net "xAorB", 0 0, L_0x1fa9b50;  1 drivers
v0x1bbf270_0 .net "xAorBandCin", 0 0, L_0x1faa120;  1 drivers
S_0x1b618c0 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1b61d20 .param/l "i" 0 4 165, +C4<01011>;
S_0x1ccea20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1b618c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1faba70/d .functor AND 1, L_0x1fae6a0, L_0x1fae800, C4<1>, C4<1>;
L_0x1faba70 .delay 1 (40,40,40) L_0x1faba70/d;
L_0x1f9eb30/d .functor NAND 1, L_0x1fae6a0, L_0x1fae800, C4<1>, C4<1>;
L_0x1f9eb30 .delay 1 (20,20,20) L_0x1f9eb30/d;
L_0x1fabd30/d .functor OR 1, L_0x1fae6a0, L_0x1fae800, C4<0>, C4<0>;
L_0x1fabd30 .delay 1 (40,40,40) L_0x1fabd30/d;
L_0x1fac5b0/d .functor NOR 1, L_0x1fae6a0, L_0x1fae800, C4<0>, C4<0>;
L_0x1fac5b0 .delay 1 (20,20,20) L_0x1fac5b0/d;
L_0x1fac620/d .functor XOR 1, L_0x1fae6a0, L_0x1fae800, C4<0>, C4<0>;
L_0x1fac620 .delay 1 (40,40,40) L_0x1fac620/d;
L_0x1fad010/d .functor NOT 1, L_0x1faec50, C4<0>, C4<0>, C4<0>;
L_0x1fad010 .delay 1 (10,10,10) L_0x1fad010/d;
L_0x1fad170/d .functor NOT 1, L_0x1fac300, C4<0>, C4<0>, C4<0>;
L_0x1fad170 .delay 1 (10,10,10) L_0x1fad170/d;
L_0x1fad230/d .functor NOT 1, L_0x1fac3a0, C4<0>, C4<0>, C4<0>;
L_0x1fad230 .delay 1 (10,10,10) L_0x1fad230/d;
L_0x1fad3e0/d .functor AND 1, L_0x1fac950, L_0x1fad010, L_0x1fad170, L_0x1fad230;
L_0x1fad3e0 .delay 1 (80,80,80) L_0x1fad3e0/d;
L_0x1fad590/d .functor AND 1, L_0x1fac950, L_0x1faec50, L_0x1fad170, L_0x1fad230;
L_0x1fad590 .delay 1 (80,80,80) L_0x1fad590/d;
L_0x1fad7a0/d .functor AND 1, L_0x1fac620, L_0x1fad010, L_0x1fac300, L_0x1fad230;
L_0x1fad7a0 .delay 1 (80,80,80) L_0x1fad7a0/d;
L_0x1fad980/d .functor AND 1, L_0x1fac950, L_0x1faec50, L_0x1fac300, L_0x1fad230;
L_0x1fad980 .delay 1 (80,80,80) L_0x1fad980/d;
L_0x1fadb50/d .functor AND 1, L_0x1faba70, L_0x1fad010, L_0x1fad170, L_0x1fac3a0;
L_0x1fadb50 .delay 1 (80,80,80) L_0x1fadb50/d;
L_0x1fadd30/d .functor AND 1, L_0x1f9eb30, L_0x1faec50, L_0x1fad170, L_0x1fac3a0;
L_0x1fadd30 .delay 1 (80,80,80) L_0x1fadd30/d;
L_0x1fadae0/d .functor AND 1, L_0x1fac5b0, L_0x1fad010, L_0x1fac300, L_0x1fac3a0;
L_0x1fadae0 .delay 1 (80,80,80) L_0x1fadae0/d;
L_0x1fae110/d .functor AND 1, L_0x1fabd30, L_0x1faec50, L_0x1fac300, L_0x1fac3a0;
L_0x1fae110 .delay 1 (80,80,80) L_0x1fae110/d;
L_0x1fae2b0/0/0 .functor OR 1, L_0x1fad3e0, L_0x1fad590, L_0x1fad7a0, L_0x1fadb50;
L_0x1fae2b0/0/4 .functor OR 1, L_0x1fadd30, L_0x1fadae0, L_0x1fae110, L_0x1fad980;
L_0x1fae2b0/d .functor OR 1, L_0x1fae2b0/0/0, L_0x1fae2b0/0/4, C4<0>, C4<0>;
L_0x1fae2b0 .delay 1 (160,160,160) L_0x1fae2b0/d;
v0x1c8e5e0_0 .net "a", 0 0, L_0x1fae6a0;  1 drivers
v0x1c8e6a0_0 .net "addSub", 0 0, L_0x1fac950;  1 drivers
v0x1c8e230_0 .net "andRes", 0 0, L_0x1faba70;  1 drivers
v0x1c888c0_0 .net "b", 0 0, L_0x1fae800;  1 drivers
v0x1c88990_0 .net "carryIn", 0 0, L_0x1f993a0;  1 drivers
v0x1c884e0_0 .net "carryOut", 0 0, L_0x1face10;  1 drivers
v0x1c885b0_0 .net "initialResult", 0 0, L_0x1fae2b0;  1 drivers
v0x1c82ba0_0 .net "isAdd", 0 0, L_0x1fad3e0;  1 drivers
v0x1c82c40_0 .net "isAnd", 0 0, L_0x1fadb50;  1 drivers
v0x1c6b5a0_0 .net "isNand", 0 0, L_0x1fadd30;  1 drivers
v0x1c6b130_0 .net "isNor", 0 0, L_0x1fadae0;  1 drivers
v0x1c6b1d0_0 .net "isOr", 0 0, L_0x1fae110;  1 drivers
v0x1c657f0_0 .net "isSLT", 0 0, L_0x1fad980;  1 drivers
v0x1c658b0_0 .net "isSub", 0 0, L_0x1fad590;  1 drivers
v0x1c65410_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1c654b0_0 .net "isXor", 0 0, L_0x1fad7a0;  1 drivers
v0x1c4e0e0_0 .net "nandRes", 0 0, L_0x1f9eb30;  1 drivers
v0x1c4e180_0 .net "norRes", 0 0, L_0x1fac5b0;  1 drivers
v0x1c483c0_0 .net "orRes", 0 0, L_0x1fabd30;  1 drivers
v0x1c48460_0 .net "s0", 0 0, L_0x1faec50;  1 drivers
v0x1c47fe0_0 .net "s0inv", 0 0, L_0x1fad010;  1 drivers
v0x1c48080_0 .net "s1", 0 0, L_0x1fac300;  1 drivers
v0x1c426a0_0 .net "s1inv", 0 0, L_0x1fad170;  1 drivers
v0x1c42740_0 .net "s2", 0 0, L_0x1fac3a0;  1 drivers
v0x1c422c0_0 .net "s2inv", 0 0, L_0x1fad230;  1 drivers
v0x1c42360_0 .net "xorRes", 0 0, L_0x1fac620;  1 drivers
S_0x1cc8d00 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ccea20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fac6e0/d .functor XOR 1, L_0x1fae800, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fac6e0 .delay 1 (40,40,40) L_0x1fac6e0/d;
L_0x1fac840/d .functor XOR 1, L_0x1fae6a0, L_0x1fac6e0, C4<0>, C4<0>;
L_0x1fac840 .delay 1 (40,40,40) L_0x1fac840/d;
L_0x1fac950/d .functor XOR 1, L_0x1fac840, L_0x1f993a0, C4<0>, C4<0>;
L_0x1fac950 .delay 1 (40,40,40) L_0x1fac950/d;
L_0x1facb50/d .functor AND 1, L_0x1fae6a0, L_0x1fac6e0, C4<1>, C4<1>;
L_0x1facb50 .delay 1 (40,40,40) L_0x1facb50/d;
L_0x1fabda0/d .functor AND 1, L_0x1fac840, L_0x1f993a0, C4<1>, C4<1>;
L_0x1fabda0 .delay 1 (40,40,40) L_0x1fabda0/d;
L_0x1face10/d .functor OR 1, L_0x1facb50, L_0x1fabda0, C4<0>, C4<0>;
L_0x1face10 .delay 1 (40,40,40) L_0x1face10/d;
v0x1cc2fe0_0 .net "AandB", 0 0, L_0x1facb50;  1 drivers
v0x1cc30c0_0 .net "BxorSub", 0 0, L_0x1fac6e0;  1 drivers
v0x1cc2c00_0 .net "a", 0 0, L_0x1fae6a0;  alias, 1 drivers
v0x1cc2cd0_0 .net "b", 0 0, L_0x1fae800;  alias, 1 drivers
v0x1cab960_0 .net "carryin", 0 0, L_0x1f993a0;  alias, 1 drivers
v0x1cab580_0 .net "carryout", 0 0, L_0x1face10;  alias, 1 drivers
v0x1cab640_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1ca5c40_0 .net "res", 0 0, L_0x1fac950;  alias, 1 drivers
v0x1ca5ce0_0 .net "xAorB", 0 0, L_0x1fac840;  1 drivers
v0x1ca5910_0 .net "xAorBandCin", 0 0, L_0x1fabda0;  1 drivers
S_0x1d21340 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c8e320 .param/l "i" 0 4 165, +C4<01100>;
S_0x1b45590 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d21340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fae740/d .functor AND 1, L_0x1fb1220, L_0x1fb1380, C4<1>, C4<1>;
L_0x1fae740 .delay 1 (40,40,40) L_0x1fae740/d;
L_0x1f99440/d .functor NAND 1, L_0x1fb1220, L_0x1fb1380, C4<1>, C4<1>;
L_0x1f99440 .delay 1 (20,20,20) L_0x1f99440/d;
L_0x1faef90/d .functor OR 1, L_0x1fb1220, L_0x1fb1380, C4<0>, C4<0>;
L_0x1faef90 .delay 1 (40,40,40) L_0x1faef90/d;
L_0x1faf180/d .functor NOR 1, L_0x1fb1220, L_0x1fb1380, C4<0>, C4<0>;
L_0x1faf180 .delay 1 (20,20,20) L_0x1faf180/d;
L_0x1faf240/d .functor XOR 1, L_0x1fb1220, L_0x1fb1380, C4<0>, C4<0>;
L_0x1faf240 .delay 1 (40,40,40) L_0x1faf240/d;
L_0x1fafc80/d .functor NOT 1, L_0x1faed90, C4<0>, C4<0>, C4<0>;
L_0x1fafc80 .delay 1 (10,10,10) L_0x1fafc80/d;
L_0x1fafde0/d .functor NOT 1, L_0x1faee30, C4<0>, C4<0>, C4<0>;
L_0x1fafde0 .delay 1 (10,10,10) L_0x1fafde0/d;
L_0x1fafea0/d .functor NOT 1, L_0x1fb17a0, C4<0>, C4<0>, C4<0>;
L_0x1fafea0 .delay 1 (10,10,10) L_0x1fafea0/d;
L_0x1fb0050/d .functor AND 1, L_0x1faf5c0, L_0x1fafc80, L_0x1fafde0, L_0x1fafea0;
L_0x1fb0050 .delay 1 (80,80,80) L_0x1fb0050/d;
L_0x1fb0200/d .functor AND 1, L_0x1faf5c0, L_0x1faed90, L_0x1fafde0, L_0x1fafea0;
L_0x1fb0200 .delay 1 (80,80,80) L_0x1fb0200/d;
L_0x1fb03b0/d .functor AND 1, L_0x1faf240, L_0x1fafc80, L_0x1faee30, L_0x1fafea0;
L_0x1fb03b0 .delay 1 (80,80,80) L_0x1fb03b0/d;
L_0x1fb05a0/d .functor AND 1, L_0x1faf5c0, L_0x1faed90, L_0x1faee30, L_0x1fafea0;
L_0x1fb05a0 .delay 1 (80,80,80) L_0x1fb05a0/d;
L_0x1fb06d0/d .functor AND 1, L_0x1fae740, L_0x1fafc80, L_0x1fafde0, L_0x1fb17a0;
L_0x1fb06d0 .delay 1 (80,80,80) L_0x1fb06d0/d;
L_0x1fb0930/d .functor AND 1, L_0x1f99440, L_0x1faed90, L_0x1fafde0, L_0x1fb17a0;
L_0x1fb0930 .delay 1 (80,80,80) L_0x1fb0930/d;
L_0x1fb0660/d .functor AND 1, L_0x1faf180, L_0x1fafc80, L_0x1faee30, L_0x1fb17a0;
L_0x1fb0660 .delay 1 (80,80,80) L_0x1fb0660/d;
L_0x1fb0c90/d .functor AND 1, L_0x1faef90, L_0x1faed90, L_0x1faee30, L_0x1fb17a0;
L_0x1fb0c90 .delay 1 (80,80,80) L_0x1fb0c90/d;
L_0x1fb0e30/0/0 .functor OR 1, L_0x1fb0050, L_0x1fb0200, L_0x1fb03b0, L_0x1fb06d0;
L_0x1fb0e30/0/4 .functor OR 1, L_0x1fb0930, L_0x1fb0660, L_0x1fb0c90, L_0x1fb05a0;
L_0x1fb0e30/d .functor OR 1, L_0x1fb0e30/0/0, L_0x1fb0e30/0/4, C4<0>, C4<0>;
L_0x1fb0e30 .delay 1 (160,160,160) L_0x1fb0e30/d;
v0x1d3e910_0 .net "a", 0 0, L_0x1fb1220;  1 drivers
v0x1d3e9d0_0 .net "addSub", 0 0, L_0x1faf5c0;  1 drivers
v0x1d3e5e0_0 .net "andRes", 0 0, L_0x1fae740;  1 drivers
v0x1d3e6b0_0 .net "b", 0 0, L_0x1fb1380;  1 drivers
v0x1d3e2b0_0 .net "carryIn", 0 0, L_0x1faecf0;  1 drivers
v0x1d3e350_0 .net "carryOut", 0 0, L_0x1fafa80;  1 drivers
v0x1d3df80_0 .net "initialResult", 0 0, L_0x1fb0e30;  1 drivers
v0x1d3e020_0 .net "isAdd", 0 0, L_0x1fb0050;  1 drivers
v0x1d3dc50_0 .net "isAnd", 0 0, L_0x1fb06d0;  1 drivers
v0x1d3d920_0 .net "isNand", 0 0, L_0x1fb0930;  1 drivers
v0x1d3d9c0_0 .net "isNor", 0 0, L_0x1fb0660;  1 drivers
v0x1d3d5f0_0 .net "isOr", 0 0, L_0x1fb0c90;  1 drivers
v0x1d3d690_0 .net "isSLT", 0 0, L_0x1fb05a0;  1 drivers
v0x1d3d2c0_0 .net "isSub", 0 0, L_0x1fb0200;  1 drivers
v0x1d3d380_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d3cf90_0 .net "isXor", 0 0, L_0x1fb03b0;  1 drivers
v0x1d3d050_0 .net "nandRes", 0 0, L_0x1f99440;  1 drivers
v0x1d3dcf0_0 .net "norRes", 0 0, L_0x1faf180;  1 drivers
v0x1d3c580_0 .net "orRes", 0 0, L_0x1faef90;  1 drivers
v0x1d3c640_0 .net "s0", 0 0, L_0x1faed90;  1 drivers
v0x1d3c250_0 .net "s0inv", 0 0, L_0x1fafc80;  1 drivers
v0x1d3c310_0 .net "s1", 0 0, L_0x1faee30;  1 drivers
v0x1d3bf20_0 .net "s1inv", 0 0, L_0x1fafde0;  1 drivers
v0x1d3bfe0_0 .net "s2", 0 0, L_0x1fb17a0;  1 drivers
v0x1d3bbf0_0 .net "s2inv", 0 0, L_0x1fafea0;  1 drivers
v0x1d3bcb0_0 .net "xorRes", 0 0, L_0x1faf240;  1 drivers
S_0x1d40390 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1b45590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1faf3a0/d .functor XOR 1, L_0x1fb1380, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1faf3a0 .delay 1 (40,40,40) L_0x1faf3a0/d;
L_0x1faf460/d .functor XOR 1, L_0x1fb1220, L_0x1faf3a0, C4<0>, C4<0>;
L_0x1faf460 .delay 1 (40,40,40) L_0x1faf460/d;
L_0x1faf5c0/d .functor XOR 1, L_0x1faf460, L_0x1faecf0, C4<0>, C4<0>;
L_0x1faf5c0 .delay 1 (40,40,40) L_0x1faf5c0/d;
L_0x1faf7c0/d .functor AND 1, L_0x1fb1220, L_0x1faf3a0, C4<1>, C4<1>;
L_0x1faf7c0 .delay 1 (40,40,40) L_0x1faf7c0/d;
L_0x1faf000/d .functor AND 1, L_0x1faf460, L_0x1faecf0, C4<1>, C4<1>;
L_0x1faf000 .delay 1 (40,40,40) L_0x1faf000/d;
L_0x1fafa80/d .functor OR 1, L_0x1faf7c0, L_0x1faf000, C4<0>, C4<0>;
L_0x1fafa80 .delay 1 (40,40,40) L_0x1fafa80/d;
v0x1d3fc30_0 .net "AandB", 0 0, L_0x1faf7c0;  1 drivers
v0x1d3fd10_0 .net "BxorSub", 0 0, L_0x1faf3a0;  1 drivers
v0x1d3f900_0 .net "a", 0 0, L_0x1fb1220;  alias, 1 drivers
v0x1d3f9a0_0 .net "b", 0 0, L_0x1fb1380;  alias, 1 drivers
v0x1d3f5d0_0 .net "carryin", 0 0, L_0x1faecf0;  alias, 1 drivers
v0x1d3f2a0_0 .net "carryout", 0 0, L_0x1fafa80;  alias, 1 drivers
v0x1d3f360_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d3ef70_0 .net "res", 0 0, L_0x1faf5c0;  alias, 1 drivers
v0x1d3f030_0 .net "xAorB", 0 0, L_0x1faf460;  1 drivers
v0x1d3ecf0_0 .net "xAorBandCin", 0 0, L_0x1faf000;  1 drivers
S_0x1d3b8c0 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d3b590 .param/l "i" 0 4 165, +C4<01101>;
S_0x1d3b260 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d3b8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fb12c0/d .functor AND 1, L_0x1fb3c40, L_0x1fb3da0, C4<1>, C4<1>;
L_0x1fb12c0 .delay 1 (40,40,40) L_0x1fb12c0/d;
L_0x1fb16e0/d .functor NAND 1, L_0x1fb3c40, L_0x1fb3da0, C4<1>, C4<1>;
L_0x1fb16e0 .delay 1 (20,20,20) L_0x1fb16e0/d;
L_0x1fb1580/d .functor OR 1, L_0x1fb3c40, L_0x1fb3da0, C4<0>, C4<0>;
L_0x1fb1580 .delay 1 (40,40,40) L_0x1fb1580/d;
L_0x1fb1ba0/d .functor NOR 1, L_0x1fb3c40, L_0x1fb3da0, C4<0>, C4<0>;
L_0x1fb1ba0 .delay 1 (20,20,20) L_0x1fb1ba0/d;
L_0x1fb1c60/d .functor XOR 1, L_0x1fb3c40, L_0x1fb3da0, C4<0>, C4<0>;
L_0x1fb1c60 .delay 1 (40,40,40) L_0x1fb1c60/d;
L_0x1fb26a0/d .functor NOT 1, L_0x1fb18e0, C4<0>, C4<0>, C4<0>;
L_0x1fb26a0 .delay 1 (10,10,10) L_0x1fb26a0/d;
L_0x1fb2800/d .functor NOT 1, L_0x1fb1980, C4<0>, C4<0>, C4<0>;
L_0x1fb2800 .delay 1 (10,10,10) L_0x1fb2800/d;
L_0x1fb28c0/d .functor NOT 1, L_0x1fb1a20, C4<0>, C4<0>, C4<0>;
L_0x1fb28c0 .delay 1 (10,10,10) L_0x1fb28c0/d;
L_0x1fb2a70/d .functor AND 1, L_0x1fb1fe0, L_0x1fb26a0, L_0x1fb2800, L_0x1fb28c0;
L_0x1fb2a70 .delay 1 (80,80,80) L_0x1fb2a70/d;
L_0x1fb2c20/d .functor AND 1, L_0x1fb1fe0, L_0x1fb18e0, L_0x1fb2800, L_0x1fb28c0;
L_0x1fb2c20 .delay 1 (80,80,80) L_0x1fb2c20/d;
L_0x1fb2dd0/d .functor AND 1, L_0x1fb1c60, L_0x1fb26a0, L_0x1fb1980, L_0x1fb28c0;
L_0x1fb2dd0 .delay 1 (80,80,80) L_0x1fb2dd0/d;
L_0x1fb2fc0/d .functor AND 1, L_0x1fb1fe0, L_0x1fb18e0, L_0x1fb1980, L_0x1fb28c0;
L_0x1fb2fc0 .delay 1 (80,80,80) L_0x1fb2fc0/d;
L_0x1fb30f0/d .functor AND 1, L_0x1fb12c0, L_0x1fb26a0, L_0x1fb2800, L_0x1fb1a20;
L_0x1fb30f0 .delay 1 (80,80,80) L_0x1fb30f0/d;
L_0x1fb3350/d .functor AND 1, L_0x1fb16e0, L_0x1fb18e0, L_0x1fb2800, L_0x1fb1a20;
L_0x1fb3350 .delay 1 (80,80,80) L_0x1fb3350/d;
L_0x1fb3080/d .functor AND 1, L_0x1fb1ba0, L_0x1fb26a0, L_0x1fb1980, L_0x1fb1a20;
L_0x1fb3080 .delay 1 (80,80,80) L_0x1fb3080/d;
L_0x1fb36b0/d .functor AND 1, L_0x1fb1580, L_0x1fb18e0, L_0x1fb1980, L_0x1fb1a20;
L_0x1fb36b0 .delay 1 (80,80,80) L_0x1fb36b0/d;
L_0x1fb3850/0/0 .functor OR 1, L_0x1fb2a70, L_0x1fb2c20, L_0x1fb2dd0, L_0x1fb30f0;
L_0x1fb3850/0/4 .functor OR 1, L_0x1fb3350, L_0x1fb3080, L_0x1fb36b0, L_0x1fb2fc0;
L_0x1fb3850/d .functor OR 1, L_0x1fb3850/0/0, L_0x1fb3850/0/4, C4<0>, C4<0>;
L_0x1fb3850 .delay 1 (160,160,160) L_0x1fb3850/d;
v0x1db4330_0 .net "a", 0 0, L_0x1fb3c40;  1 drivers
v0x1db43f0_0 .net "addSub", 0 0, L_0x1fb1fe0;  1 drivers
v0x1d9cd90_0 .net "andRes", 0 0, L_0x1fb12c0;  1 drivers
v0x1d9ce30_0 .net "b", 0 0, L_0x1fb3da0;  1 drivers
v0x1d96f90_0 .net "carryIn", 0 0, L_0x1fb1840;  1 drivers
v0x1d97030_0 .net "carryOut", 0 0, L_0x1fb24a0;  1 drivers
v0x1d7f9b0_0 .net "initialResult", 0 0, L_0x1fb3850;  1 drivers
v0x1d7fa50_0 .net "isAdd", 0 0, L_0x1fb2a70;  1 drivers
v0x1d79bb0_0 .net "isAnd", 0 0, L_0x1fb30f0;  1 drivers
v0x1d5c850_0 .net "isNand", 0 0, L_0x1fb3350;  1 drivers
v0x1d5c8f0_0 .net "isNor", 0 0, L_0x1fb3080;  1 drivers
v0x1d56a50_0 .net "isOr", 0 0, L_0x1fb36b0;  1 drivers
v0x1d56b10_0 .net "isSLT", 0 0, L_0x1fb2fc0;  1 drivers
v0x1bfef10_0 .net "isSub", 0 0, L_0x1fb2c20;  1 drivers
v0x1bfefd0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1bd0570_0 .net "isXor", 0 0, L_0x1fb2dd0;  1 drivers
v0x1bd0630_0 .net "nandRes", 0 0, L_0x1fb16e0;  1 drivers
v0x1d79c50_0 .net "norRes", 0 0, L_0x1fb1ba0;  1 drivers
v0x1b95b20_0 .net "orRes", 0 0, L_0x1fb1580;  1 drivers
v0x1b95be0_0 .net "s0", 0 0, L_0x1fb18e0;  1 drivers
v0x1b787b0_0 .net "s0inv", 0 0, L_0x1fb26a0;  1 drivers
v0x1b78870_0 .net "s1", 0 0, L_0x1fb1980;  1 drivers
v0x1b729b0_0 .net "s1inv", 0 0, L_0x1fb2800;  1 drivers
v0x1b72a70_0 .net "s2", 0 0, L_0x1fb1a20;  1 drivers
v0x1b5b3e0_0 .net "s2inv", 0 0, L_0x1fb28c0;  1 drivers
v0x1b5b4a0_0 .net "xorRes", 0 0, L_0x1fb1c60;  1 drivers
S_0x1d3abb0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1d3b260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fb1dc0/d .functor XOR 1, L_0x1fb3da0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fb1dc0 .delay 1 (40,40,40) L_0x1fb1dc0/d;
L_0x1fb1e80/d .functor XOR 1, L_0x1fb3c40, L_0x1fb1dc0, C4<0>, C4<0>;
L_0x1fb1e80 .delay 1 (40,40,40) L_0x1fb1e80/d;
L_0x1fb1fe0/d .functor XOR 1, L_0x1fb1e80, L_0x1fb1840, C4<0>, C4<0>;
L_0x1fb1fe0 .delay 1 (40,40,40) L_0x1fb1fe0/d;
L_0x1fb21e0/d .functor AND 1, L_0x1fb3c40, L_0x1fb1dc0, C4<1>, C4<1>;
L_0x1fb21e0 .delay 1 (40,40,40) L_0x1fb21e0/d;
L_0x1fb15f0/d .functor AND 1, L_0x1fb1e80, L_0x1fb1840, C4<1>, C4<1>;
L_0x1fb15f0 .delay 1 (40,40,40) L_0x1fb15f0/d;
L_0x1fb24a0/d .functor OR 1, L_0x1fb21e0, L_0x1fb15f0, C4<0>, C4<0>;
L_0x1fb24a0 .delay 1 (40,40,40) L_0x1fb24a0/d;
v0x1d3a920_0 .net "AandB", 0 0, L_0x1fb21e0;  1 drivers
v0x1d3a550_0 .net "BxorSub", 0 0, L_0x1fb1dc0;  1 drivers
v0x1d3a610_0 .net "a", 0 0, L_0x1fb3c40;  alias, 1 drivers
v0x1d39ef0_0 .net "b", 0 0, L_0x1fb3da0;  alias, 1 drivers
v0x1d39fb0_0 .net "carryin", 0 0, L_0x1fb1840;  alias, 1 drivers
v0x1df47b0_0 .net "carryout", 0 0, L_0x1fb24a0;  alias, 1 drivers
v0x1de3150_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1de31f0_0 .net "res", 0 0, L_0x1fb1fe0;  alias, 1 drivers
v0x1dd7820_0 .net "xAorB", 0 0, L_0x1fb1e80;  1 drivers
v0x1dd1a50_0 .net "xAorBandCin", 0 0, L_0x1fb15f0;  1 drivers
S_0x1b55220 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d5c990 .param/l "i" 0 4 165, +C4<01110>;
S_0x1c937c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1b55220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fb3ce0/d .functor AND 1, L_0x1fb6650, L_0x1fb67b0, C4<1>, C4<1>;
L_0x1fb3ce0 .delay 1 (40,40,40) L_0x1fb3ce0/d;
L_0x1fb42a0/d .functor NAND 1, L_0x1fb6650, L_0x1fb67b0, C4<1>, C4<1>;
L_0x1fb42a0 .delay 1 (20,20,20) L_0x1fb42a0/d;
L_0x1fb4400/d .functor OR 1, L_0x1fb6650, L_0x1fb67b0, C4<0>, C4<0>;
L_0x1fb4400 .delay 1 (40,40,40) L_0x1fb4400/d;
L_0x1fb4590/d .functor NOR 1, L_0x1fb6650, L_0x1fb67b0, C4<0>, C4<0>;
L_0x1fb4590 .delay 1 (20,20,20) L_0x1fb4590/d;
L_0x1fb4650/d .functor XOR 1, L_0x1fb6650, L_0x1fb67b0, C4<0>, C4<0>;
L_0x1fb4650 .delay 1 (40,40,40) L_0x1fb4650/d;
L_0x1fb50b0/d .functor NOT 1, L_0x1fb3fe0, C4<0>, C4<0>, C4<0>;
L_0x1fb50b0 .delay 1 (10,10,10) L_0x1fb50b0/d;
L_0x1fb5210/d .functor NOT 1, L_0x1fb4080, C4<0>, C4<0>, C4<0>;
L_0x1fb5210 .delay 1 (10,10,10) L_0x1fb5210/d;
L_0x1fb52d0/d .functor NOT 1, L_0x1fb4120, C4<0>, C4<0>, C4<0>;
L_0x1fb52d0 .delay 1 (10,10,10) L_0x1fb52d0/d;
L_0x1fb5480/d .functor AND 1, L_0x1fb49d0, L_0x1fb50b0, L_0x1fb5210, L_0x1fb52d0;
L_0x1fb5480 .delay 1 (80,80,80) L_0x1fb5480/d;
L_0x1fb5630/d .functor AND 1, L_0x1fb49d0, L_0x1fb3fe0, L_0x1fb5210, L_0x1fb52d0;
L_0x1fb5630 .delay 1 (80,80,80) L_0x1fb5630/d;
L_0x1fb57e0/d .functor AND 1, L_0x1fb4650, L_0x1fb50b0, L_0x1fb4080, L_0x1fb52d0;
L_0x1fb57e0 .delay 1 (80,80,80) L_0x1fb57e0/d;
L_0x1fb59d0/d .functor AND 1, L_0x1fb49d0, L_0x1fb3fe0, L_0x1fb4080, L_0x1fb52d0;
L_0x1fb59d0 .delay 1 (80,80,80) L_0x1fb59d0/d;
L_0x1fb5b00/d .functor AND 1, L_0x1fb3ce0, L_0x1fb50b0, L_0x1fb5210, L_0x1fb4120;
L_0x1fb5b00 .delay 1 (80,80,80) L_0x1fb5b00/d;
L_0x1fb5d60/d .functor AND 1, L_0x1fb42a0, L_0x1fb3fe0, L_0x1fb5210, L_0x1fb4120;
L_0x1fb5d60 .delay 1 (80,80,80) L_0x1fb5d60/d;
L_0x1fb5a90/d .functor AND 1, L_0x1fb4590, L_0x1fb50b0, L_0x1fb4080, L_0x1fb4120;
L_0x1fb5a90 .delay 1 (80,80,80) L_0x1fb5a90/d;
L_0x1fb60c0/d .functor AND 1, L_0x1fb4400, L_0x1fb3fe0, L_0x1fb4080, L_0x1fb4120;
L_0x1fb60c0 .delay 1 (80,80,80) L_0x1fb60c0/d;
L_0x1fb6260/0/0 .functor OR 1, L_0x1fb5480, L_0x1fb5630, L_0x1fb57e0, L_0x1fb5b00;
L_0x1fb6260/0/4 .functor OR 1, L_0x1fb5d60, L_0x1fb5a90, L_0x1fb60c0, L_0x1fb59d0;
L_0x1fb6260/d .functor OR 1, L_0x1fb6260/0/0, L_0x1fb6260/0/4, C4<0>, C4<0>;
L_0x1fb6260 .delay 1 (160,160,160) L_0x1fb6260/d;
v0x1c2a9f0_0 .net "a", 0 0, L_0x1fb6650;  1 drivers
v0x1c2aab0_0 .net "addSub", 0 0, L_0x1fb49d0;  1 drivers
v0x1c29700_0 .net "andRes", 0 0, L_0x1fb3ce0;  1 drivers
v0x1c297d0_0 .net "b", 0 0, L_0x1fb67b0;  1 drivers
v0x1d0f430_0 .net "carryIn", 0 0, L_0x1fb44c0;  1 drivers
v0x1d0f4d0_0 .net "carryOut", 0 0, L_0x1fb4eb0;  1 drivers
v0x1d0e890_0 .net "initialResult", 0 0, L_0x1fb6260;  1 drivers
v0x1d0e930_0 .net "isAdd", 0 0, L_0x1fb5480;  1 drivers
v0x1d0dcf0_0 .net "isAnd", 0 0, L_0x1fb5b00;  1 drivers
v0x1d0d150_0 .net "isNand", 0 0, L_0x1fb5d60;  1 drivers
v0x1d0d1f0_0 .net "isNor", 0 0, L_0x1fb5a90;  1 drivers
v0x1d0c5b0_0 .net "isOr", 0 0, L_0x1fb60c0;  1 drivers
v0x1d0c670_0 .net "isSLT", 0 0, L_0x1fb59d0;  1 drivers
v0x1d0ba10_0 .net "isSub", 0 0, L_0x1fb5630;  1 drivers
v0x1d0bad0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d0ae70_0 .net "isXor", 0 0, L_0x1fb57e0;  1 drivers
v0x1d0af30_0 .net "nandRes", 0 0, L_0x1fb42a0;  1 drivers
v0x1d0dd90_0 .net "norRes", 0 0, L_0x1fb4590;  1 drivers
v0x1d09730_0 .net "orRes", 0 0, L_0x1fb4400;  1 drivers
v0x1d097f0_0 .net "s0", 0 0, L_0x1fb3fe0;  1 drivers
v0x1d08b90_0 .net "s0inv", 0 0, L_0x1fb50b0;  1 drivers
v0x1d08c30_0 .net "s1", 0 0, L_0x1fb4080;  1 drivers
v0x1d07ff0_0 .net "s1inv", 0 0, L_0x1fb5210;  1 drivers
v0x1d080b0_0 .net "s2", 0 0, L_0x1fb4120;  1 drivers
v0x1d07450_0 .net "s2inv", 0 0, L_0x1fb52d0;  1 drivers
v0x1d074f0_0 .net "xorRes", 0 0, L_0x1fb4650;  1 drivers
S_0x1c5ef20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1c937c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fb47b0/d .functor XOR 1, L_0x1fb67b0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fb47b0 .delay 1 (40,40,40) L_0x1fb47b0/d;
L_0x1fb4870/d .functor XOR 1, L_0x1fb6650, L_0x1fb47b0, C4<0>, C4<0>;
L_0x1fb4870 .delay 1 (40,40,40) L_0x1fb4870/d;
L_0x1fb49d0/d .functor XOR 1, L_0x1fb4870, L_0x1fb44c0, C4<0>, C4<0>;
L_0x1fb49d0 .delay 1 (40,40,40) L_0x1fb49d0/d;
L_0x1fb4bd0/d .functor AND 1, L_0x1fb6650, L_0x1fb47b0, C4<1>, C4<1>;
L_0x1fb4bd0 .delay 1 (40,40,40) L_0x1fb4bd0/d;
L_0x1fb4e40/d .functor AND 1, L_0x1fb4870, L_0x1fb44c0, C4<1>, C4<1>;
L_0x1fb4e40 .delay 1 (40,40,40) L_0x1fb4e40/d;
L_0x1fb4eb0/d .functor OR 1, L_0x1fb4bd0, L_0x1fb4e40, C4<0>, C4<0>;
L_0x1fb4eb0 .delay 1 (40,40,40) L_0x1fb4eb0/d;
v0x1c41c10_0 .net "AandB", 0 0, L_0x1fb4bd0;  1 drivers
v0x1c41cf0_0 .net "BxorSub", 0 0, L_0x1fb47b0;  1 drivers
v0x1c30560_0 .net "a", 0 0, L_0x1fb6650;  alias, 1 drivers
v0x1c30600_0 .net "b", 0 0, L_0x1fb67b0;  alias, 1 drivers
v0x1c301f0_0 .net "carryin", 0 0, L_0x1fb44c0;  alias, 1 drivers
v0x1c302b0_0 .net "carryout", 0 0, L_0x1fb4eb0;  alias, 1 drivers
v0x1c2fea0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1c2ff40_0 .net "res", 0 0, L_0x1fb49d0;  alias, 1 drivers
v0x1d0ffd0_0 .net "xAorB", 0 0, L_0x1fb4870;  1 drivers
v0x1e190e0_0 .net "xAorBandCin", 0 0, L_0x1fb4e40;  1 drivers
S_0x1e195d0 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d10120 .param/l "i" 0 4 165, +C4<01111>;
S_0x1b45250 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e195d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fb66f0/d .functor AND 1, L_0x1fb9090, L_0x1fb91f0, C4<1>, C4<1>;
L_0x1fb66f0 .delay 1 (40,40,40) L_0x1fb66f0/d;
L_0x1fb6ce0/d .functor NAND 1, L_0x1fb9090, L_0x1fb91f0, C4<1>, C4<1>;
L_0x1fb6ce0 .delay 1 (20,20,20) L_0x1fb6ce0/d;
L_0x1fb6e40/d .functor OR 1, L_0x1fb9090, L_0x1fb91f0, C4<0>, C4<0>;
L_0x1fb6e40 .delay 1 (40,40,40) L_0x1fb6e40/d;
L_0x1fb6fd0/d .functor NOR 1, L_0x1fb9090, L_0x1fb91f0, C4<0>, C4<0>;
L_0x1fb6fd0 .delay 1 (20,20,20) L_0x1fb6fd0/d;
L_0x1fb7090/d .functor XOR 1, L_0x1fb9090, L_0x1fb91f0, C4<0>, C4<0>;
L_0x1fb7090 .delay 1 (40,40,40) L_0x1fb7090/d;
L_0x1fb7af0/d .functor NOT 1, L_0x1fa3e90, C4<0>, C4<0>, C4<0>;
L_0x1fb7af0 .delay 1 (10,10,10) L_0x1fb7af0/d;
L_0x1fb7c50/d .functor NOT 1, L_0x1fa3f30, C4<0>, C4<0>, C4<0>;
L_0x1fb7c50 .delay 1 (10,10,10) L_0x1fb7c50/d;
L_0x1fb7d10/d .functor NOT 1, L_0x1fb96a0, C4<0>, C4<0>, C4<0>;
L_0x1fb7d10 .delay 1 (10,10,10) L_0x1fb7d10/d;
L_0x1fb7ec0/d .functor AND 1, L_0x1fb7410, L_0x1fb7af0, L_0x1fb7c50, L_0x1fb7d10;
L_0x1fb7ec0 .delay 1 (80,80,80) L_0x1fb7ec0/d;
L_0x1fb8070/d .functor AND 1, L_0x1fb7410, L_0x1fa3e90, L_0x1fb7c50, L_0x1fb7d10;
L_0x1fb8070 .delay 1 (80,80,80) L_0x1fb8070/d;
L_0x1fb8220/d .functor AND 1, L_0x1fb7090, L_0x1fb7af0, L_0x1fa3f30, L_0x1fb7d10;
L_0x1fb8220 .delay 1 (80,80,80) L_0x1fb8220/d;
L_0x1fb8410/d .functor AND 1, L_0x1fb7410, L_0x1fa3e90, L_0x1fa3f30, L_0x1fb7d10;
L_0x1fb8410 .delay 1 (80,80,80) L_0x1fb8410/d;
L_0x1fb8540/d .functor AND 1, L_0x1fb66f0, L_0x1fb7af0, L_0x1fb7c50, L_0x1fb96a0;
L_0x1fb8540 .delay 1 (80,80,80) L_0x1fb8540/d;
L_0x1fb87a0/d .functor AND 1, L_0x1fb6ce0, L_0x1fa3e90, L_0x1fb7c50, L_0x1fb96a0;
L_0x1fb87a0 .delay 1 (80,80,80) L_0x1fb87a0/d;
L_0x1fb84d0/d .functor AND 1, L_0x1fb6fd0, L_0x1fb7af0, L_0x1fa3f30, L_0x1fb96a0;
L_0x1fb84d0 .delay 1 (80,80,80) L_0x1fb84d0/d;
L_0x1fb8b00/d .functor AND 1, L_0x1fb6e40, L_0x1fa3e90, L_0x1fa3f30, L_0x1fb96a0;
L_0x1fb8b00 .delay 1 (80,80,80) L_0x1fb8b00/d;
L_0x1fb8ca0/0/0 .functor OR 1, L_0x1fb7ec0, L_0x1fb8070, L_0x1fb8220, L_0x1fb8540;
L_0x1fb8ca0/0/4 .functor OR 1, L_0x1fb87a0, L_0x1fb84d0, L_0x1fb8b00, L_0x1fb8410;
L_0x1fb8ca0/d .functor OR 1, L_0x1fb8ca0/0/0, L_0x1fb8ca0/0/4, C4<0>, C4<0>;
L_0x1fb8ca0 .delay 1 (160,160,160) L_0x1fb8ca0/d;
v0x1d79f40_0 .net "a", 0 0, L_0x1fb9090;  1 drivers
v0x1d79fe0_0 .net "addSub", 0 0, L_0x1fb7410;  1 drivers
v0x1d74140_0 .net "andRes", 0 0, L_0x1fb66f0;  1 drivers
v0x1d741e0_0 .net "b", 0 0, L_0x1fb91f0;  1 drivers
v0x1d73da0_0 .net "carryIn", 0 0, L_0x1fb6f00;  1 drivers
v0x1d73e40_0 .net "carryOut", 0 0, L_0x1fb78f0;  1 drivers
v0x1d5cbe0_0 .net "initialResult", 0 0, L_0x1fb8ca0;  1 drivers
v0x1d5cc80_0 .net "isAdd", 0 0, L_0x1fb7ec0;  1 drivers
v0x1d56de0_0 .net "isAnd", 0 0, L_0x1fb8540;  1 drivers
v0x1d50fe0_0 .net "isNand", 0 0, L_0x1fb87a0;  1 drivers
v0x1d51080_0 .net "isNor", 0 0, L_0x1fb84d0;  1 drivers
v0x1bc42d0_0 .net "isOr", 0 0, L_0x1fb8b00;  1 drivers
v0x1bc4390_0 .net "isSLT", 0 0, L_0x1fb8410;  1 drivers
v0x1bb9000_0 .net "isSub", 0 0, L_0x1fb8070;  1 drivers
v0x1bb90a0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1bb3230_0 .net "isXor", 0 0, L_0x1fb8220;  1 drivers
v0x1bb32f0_0 .net "nandRes", 0 0, L_0x1fb6ce0;  1 drivers
v0x1d56e80_0 .net "norRes", 0 0, L_0x1fb6fd0;  1 drivers
v0x1b95eb0_0 .net "orRes", 0 0, L_0x1fb6e40;  1 drivers
v0x1b95f70_0 .net "s0", 0 0, L_0x1fa3e90;  1 drivers
v0x1b900b0_0 .net "s0inv", 0 0, L_0x1fb7af0;  1 drivers
v0x1b90150_0 .net "s1", 0 0, L_0x1fa3f30;  1 drivers
v0x1b8fd10_0 .net "s1inv", 0 0, L_0x1fb7c50;  1 drivers
v0x1b8fdd0_0 .net "s2", 0 0, L_0x1fb96a0;  1 drivers
v0x1b78b40_0 .net "s2inv", 0 0, L_0x1fb7d10;  1 drivers
v0x1b78be0_0 .net "xorRes", 0 0, L_0x1fb7090;  1 drivers
S_0x1dc0260 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1b45250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fb71f0/d .functor XOR 1, L_0x1fb91f0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fb71f0 .delay 1 (40,40,40) L_0x1fb71f0/d;
L_0x1fb72b0/d .functor XOR 1, L_0x1fb9090, L_0x1fb71f0, C4<0>, C4<0>;
L_0x1fb72b0 .delay 1 (40,40,40) L_0x1fb72b0/d;
L_0x1fb7410/d .functor XOR 1, L_0x1fb72b0, L_0x1fb6f00, C4<0>, C4<0>;
L_0x1fb7410 .delay 1 (40,40,40) L_0x1fb7410/d;
L_0x1fb7610/d .functor AND 1, L_0x1fb9090, L_0x1fb71f0, C4<1>, C4<1>;
L_0x1fb7610 .delay 1 (40,40,40) L_0x1fb7610/d;
L_0x1fb7880/d .functor AND 1, L_0x1fb72b0, L_0x1fb6f00, C4<1>, C4<1>;
L_0x1fb7880 .delay 1 (40,40,40) L_0x1fb7880/d;
L_0x1fb78f0/d .functor OR 1, L_0x1fb7610, L_0x1fb7880, C4<0>, C4<0>;
L_0x1fb78f0 .delay 1 (40,40,40) L_0x1fb78f0/d;
v0x1dba490_0 .net "AandB", 0 0, L_0x1fb7610;  1 drivers
v0x1dba530_0 .net "BxorSub", 0 0, L_0x1fb71f0;  1 drivers
v0x1db46c0_0 .net "a", 0 0, L_0x1fb9090;  alias, 1 drivers
v0x1db4760_0 .net "b", 0 0, L_0x1fb91f0;  alias, 1 drivers
v0x1d9d120_0 .net "carryin", 0 0, L_0x1fb6f00;  alias, 1 drivers
v0x1d97320_0 .net "carryout", 0 0, L_0x1fb78f0;  alias, 1 drivers
v0x1d973e0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d91520_0 .net "res", 0 0, L_0x1fb7410;  alias, 1 drivers
v0x1d915e0_0 .net "xAorB", 0 0, L_0x1fb72b0;  1 drivers
v0x1d7fd40_0 .net "xAorBandCin", 0 0, L_0x1fb7880;  1 drivers
S_0x1b72d40 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1dba5d0 .param/l "i" 0 4 165, +C4<010000>;
S_0x1b5b770 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1b72d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fb9130/d .functor AND 1, L_0x1fbbbd0, L_0x1fbbd30, C4<1>, C4<1>;
L_0x1fb9130 .delay 1 (40,40,40) L_0x1fb9130/d;
L_0x1fb95a0/d .functor NAND 1, L_0x1fbbbd0, L_0x1fbbd30, C4<1>, C4<1>;
L_0x1fb95a0 .delay 1 (20,20,20) L_0x1fb95a0/d;
L_0x1fb9440/d .functor OR 1, L_0x1fbbbd0, L_0x1fbbd30, C4<0>, C4<0>;
L_0x1fb9440 .delay 1 (40,40,40) L_0x1fb9440/d;
L_0x1fb9b30/d .functor NOR 1, L_0x1fbbbd0, L_0x1fbbd30, C4<0>, C4<0>;
L_0x1fb9b30 .delay 1 (20,20,20) L_0x1fb9b30/d;
L_0x1fb9bf0/d .functor XOR 1, L_0x1fbbbd0, L_0x1fbbd30, C4<0>, C4<0>;
L_0x1fb9bf0 .delay 1 (40,40,40) L_0x1fb9bf0/d;
L_0x1fba630/d .functor NOT 1, L_0x1fb97e0, C4<0>, C4<0>, C4<0>;
L_0x1fba630 .delay 1 (10,10,10) L_0x1fba630/d;
L_0x1fba790/d .functor NOT 1, L_0x1fb9880, C4<0>, C4<0>, C4<0>;
L_0x1fba790 .delay 1 (10,10,10) L_0x1fba790/d;
L_0x1fba850/d .functor NOT 1, L_0x1fb9920, C4<0>, C4<0>, C4<0>;
L_0x1fba850 .delay 1 (10,10,10) L_0x1fba850/d;
L_0x1fbaa00/d .functor AND 1, L_0x1fb9f70, L_0x1fba630, L_0x1fba790, L_0x1fba850;
L_0x1fbaa00 .delay 1 (80,80,80) L_0x1fbaa00/d;
L_0x1fbabb0/d .functor AND 1, L_0x1fb9f70, L_0x1fb97e0, L_0x1fba790, L_0x1fba850;
L_0x1fbabb0 .delay 1 (80,80,80) L_0x1fbabb0/d;
L_0x1fbad60/d .functor AND 1, L_0x1fb9bf0, L_0x1fba630, L_0x1fb9880, L_0x1fba850;
L_0x1fbad60 .delay 1 (80,80,80) L_0x1fbad60/d;
L_0x1fbaf50/d .functor AND 1, L_0x1fb9f70, L_0x1fb97e0, L_0x1fb9880, L_0x1fba850;
L_0x1fbaf50 .delay 1 (80,80,80) L_0x1fbaf50/d;
L_0x1fbb080/d .functor AND 1, L_0x1fb9130, L_0x1fba630, L_0x1fba790, L_0x1fb9920;
L_0x1fbb080 .delay 1 (80,80,80) L_0x1fbb080/d;
L_0x1fbb2e0/d .functor AND 1, L_0x1fb95a0, L_0x1fb97e0, L_0x1fba790, L_0x1fb9920;
L_0x1fbb2e0 .delay 1 (80,80,80) L_0x1fbb2e0/d;
L_0x1fbb010/d .functor AND 1, L_0x1fb9b30, L_0x1fba630, L_0x1fb9880, L_0x1fb9920;
L_0x1fbb010 .delay 1 (80,80,80) L_0x1fbb010/d;
L_0x1fbb640/d .functor AND 1, L_0x1fb9440, L_0x1fb97e0, L_0x1fb9880, L_0x1fb9920;
L_0x1fbb640 .delay 1 (80,80,80) L_0x1fbb640/d;
L_0x1fbb7e0/0/0 .functor OR 1, L_0x1fbaa00, L_0x1fbabb0, L_0x1fbad60, L_0x1fbb080;
L_0x1fbb7e0/0/4 .functor OR 1, L_0x1fbb2e0, L_0x1fbb010, L_0x1fbb640, L_0x1fbaf50;
L_0x1fbb7e0/d .functor OR 1, L_0x1fbb7e0/0/0, L_0x1fbb7e0/0/4, C4<0>, C4<0>;
L_0x1fbb7e0 .delay 1 (160,160,160) L_0x1fbb7e0/d;
v0x1cb6c70_0 .net "a", 0 0, L_0x1fbbbd0;  1 drivers
v0x1cb6d40_0 .net "addSub", 0 0, L_0x1fb9f70;  1 drivers
v0x1cb0ea0_0 .net "andRes", 0 0, L_0x1fb9130;  1 drivers
v0x1cb0f70_0 .net "b", 0 0, L_0x1fbbd30;  1 drivers
v0x1c9f6f0_0 .net "carryIn", 0 0, L_0x1fb9740;  1 drivers
v0x1c9f790_0 .net "carryOut", 0 0, L_0x1fba430;  1 drivers
v0x1c99920_0 .net "initialResult", 0 0, L_0x1fbb7e0;  1 drivers
v0x1c999c0_0 .net "isAdd", 0 0, L_0x1fbaa00;  1 drivers
v0x1c93b50_0 .net "isAnd", 0 0, L_0x1fbb080;  1 drivers
v0x1c93bf0_0 .net "isNand", 0 0, L_0x1fbb2e0;  1 drivers
v0x1c76870_0 .net "isNor", 0 0, L_0x1fbb010;  1 drivers
v0x1c76930_0 .net "isOr", 0 0, L_0x1fbb640;  1 drivers
v0x1c70a90_0 .net "isSLT", 0 0, L_0x1fbaf50;  1 drivers
v0x1c70b30_0 .net "isSub", 0 0, L_0x1fbabb0;  1 drivers
v0x1c5f2b0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1c5f350_0 .net "isXor", 0 0, L_0x1fbad60;  1 drivers
v0x1c594b0_0 .net "nandRes", 0 0, L_0x1fb95a0;  1 drivers
v0x1c59550_0 .net "norRes", 0 0, L_0x1fb9b30;  1 drivers
v0x1c53310_0 .net "orRes", 0 0, L_0x1fb9440;  1 drivers
v0x1c533d0_0 .net "s0", 0 0, L_0x1fb97e0;  1 drivers
v0x1d1e770_0 .net "s0inv", 0 0, L_0x1fba630;  1 drivers
v0x1d1e810_0 .net "s1", 0 0, L_0x1fb9880;  1 drivers
v0x1d1c7d0_0 .net "s1inv", 0 0, L_0x1fba790;  1 drivers
v0x1d1c890_0 .net "s2", 0 0, L_0x1fb9920;  1 drivers
v0x1ddd980_0 .net "s2inv", 0 0, L_0x1fba850;  1 drivers
v0x1ddda40_0 .net "xorRes", 0 0, L_0x1fb9bf0;  1 drivers
S_0x1ccda30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1b5b770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fb9d50/d .functor XOR 1, L_0x1fbbd30, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fb9d50 .delay 1 (40,40,40) L_0x1fb9d50/d;
L_0x1fb9e10/d .functor XOR 1, L_0x1fbbbd0, L_0x1fb9d50, C4<0>, C4<0>;
L_0x1fb9e10 .delay 1 (40,40,40) L_0x1fb9e10/d;
L_0x1fb9f70/d .functor XOR 1, L_0x1fb9e10, L_0x1fb9740, C4<0>, C4<0>;
L_0x1fb9f70 .delay 1 (40,40,40) L_0x1fb9f70/d;
L_0x1fba170/d .functor AND 1, L_0x1fbbbd0, L_0x1fb9d50, C4<1>, C4<1>;
L_0x1fba170 .delay 1 (40,40,40) L_0x1fba170/d;
L_0x1fb94b0/d .functor AND 1, L_0x1fb9e10, L_0x1fb9740, C4<1>, C4<1>;
L_0x1fb94b0 .delay 1 (40,40,40) L_0x1fb94b0/d;
L_0x1fba430/d .functor OR 1, L_0x1fba170, L_0x1fb94b0, C4<0>, C4<0>;
L_0x1fba430 .delay 1 (40,40,40) L_0x1fba430/d;
v0x1cdfb10_0 .net "AandB", 0 0, L_0x1fba170;  1 drivers
v0x1cdfbb0_0 .net "BxorSub", 0 0, L_0x1fb9d50;  1 drivers
v0x1cd9d40_0 .net "a", 0 0, L_0x1fbbbd0;  alias, 1 drivers
v0x1cd9e10_0 .net "b", 0 0, L_0x1fbbd30;  alias, 1 drivers
v0x1cd3f70_0 .net "carryin", 0 0, L_0x1fb9740;  alias, 1 drivers
v0x1cd3bd0_0 .net "carryout", 0 0, L_0x1fba430;  alias, 1 drivers
v0x1cd3c90_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1cd3850_0 .net "res", 0 0, L_0x1fb9f70;  alias, 1 drivers
v0x1cd3910_0 .net "xAorB", 0 0, L_0x1fb9e10;  1 drivers
v0x1cbca40_0 .net "xAorBandCin", 0 0, L_0x1fb94b0;  1 drivers
S_0x1bf9780 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c9f830 .param/l "i" 0 4 165, +C4<010001>;
S_0x1bf39d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1bf9780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fbbc70/d .functor AND 1, L_0x1fbe580, L_0x1fbe6e0, C4<1>, C4<1>;
L_0x1fbbc70 .delay 1 (40,40,40) L_0x1fbbc70/d;
L_0x1fbc270/d .functor NAND 1, L_0x1fbe580, L_0x1fbe6e0, C4<1>, C4<1>;
L_0x1fbc270 .delay 1 (20,20,20) L_0x1fbc270/d;
L_0x1fbc3d0/d .functor OR 1, L_0x1fbe580, L_0x1fbe6e0, C4<0>, C4<0>;
L_0x1fbc3d0 .delay 1 (40,40,40) L_0x1fbc3d0/d;
L_0x1fbc560/d .functor NOR 1, L_0x1fbe580, L_0x1fbe6e0, C4<0>, C4<0>;
L_0x1fbc560 .delay 1 (20,20,20) L_0x1fbc560/d;
L_0x1fbc620/d .functor XOR 1, L_0x1fbe580, L_0x1fbe6e0, C4<0>, C4<0>;
L_0x1fbc620 .delay 1 (40,40,40) L_0x1fbc620/d;
L_0x1fbcfe0/d .functor NOT 1, L_0x1fbbf70, C4<0>, C4<0>, C4<0>;
L_0x1fbcfe0 .delay 1 (10,10,10) L_0x1fbcfe0/d;
L_0x1fbd0a0/d .functor NOT 1, L_0x1fbc010, C4<0>, C4<0>, C4<0>;
L_0x1fbd0a0 .delay 1 (10,10,10) L_0x1fbd0a0/d;
L_0x1fbd200/d .functor NOT 1, L_0x1fbc0b0, C4<0>, C4<0>, C4<0>;
L_0x1fbd200 .delay 1 (10,10,10) L_0x1fbd200/d;
L_0x1fbd310/d .functor AND 1, L_0x1fbc9a0, L_0x1fbcfe0, L_0x1fbd0a0, L_0x1fbd200;
L_0x1fbd310 .delay 1 (80,80,80) L_0x1fbd310/d;
L_0x1fbd510/d .functor AND 1, L_0x1fbc9a0, L_0x1fbbf70, L_0x1fbd0a0, L_0x1fbd200;
L_0x1fbd510 .delay 1 (80,80,80) L_0x1fbd510/d;
L_0x1fbd720/d .functor AND 1, L_0x1fbc620, L_0x1fbcfe0, L_0x1fbc010, L_0x1fbd200;
L_0x1fbd720 .delay 1 (80,80,80) L_0x1fbd720/d;
L_0x1fbd900/d .functor AND 1, L_0x1fbc9a0, L_0x1fbbf70, L_0x1fbc010, L_0x1fbd200;
L_0x1fbd900 .delay 1 (80,80,80) L_0x1fbd900/d;
L_0x1fbdad0/d .functor AND 1, L_0x1fbbc70, L_0x1fbcfe0, L_0x1fbd0a0, L_0x1fbc0b0;
L_0x1fbdad0 .delay 1 (80,80,80) L_0x1fbdad0/d;
L_0x1fbdcb0/d .functor AND 1, L_0x1fbc270, L_0x1fbbf70, L_0x1fbd0a0, L_0x1fbc0b0;
L_0x1fbdcb0 .delay 1 (80,80,80) L_0x1fbdcb0/d;
L_0x1fbda60/d .functor AND 1, L_0x1fbc560, L_0x1fbcfe0, L_0x1fbc010, L_0x1fbc0b0;
L_0x1fbda60 .delay 1 (80,80,80) L_0x1fbda60/d;
L_0x1fbe040/d .functor AND 1, L_0x1fbc3d0, L_0x1fbbf70, L_0x1fbc010, L_0x1fbc0b0;
L_0x1fbe040 .delay 1 (80,80,80) L_0x1fbe040/d;
L_0x1fbe190/0/0 .functor OR 1, L_0x1fbd310, L_0x1fbd510, L_0x1fbd720, L_0x1fbdad0;
L_0x1fbe190/0/4 .functor OR 1, L_0x1fbdcb0, L_0x1fbda60, L_0x1fbe040, L_0x1fbd900;
L_0x1fbe190/d .functor OR 1, L_0x1fbe190/0/0, L_0x1fbe190/0/4, C4<0>, C4<0>;
L_0x1fbe190 .delay 1 (160,160,160) L_0x1fbe190/d;
v0x1dee860_0 .net "a", 0 0, L_0x1fbe580;  1 drivers
v0x1dee900_0 .net "addSub", 0 0, L_0x1fbc9a0;  1 drivers
v0x1de8b40_0 .net "andRes", 0 0, L_0x1fbbc70;  1 drivers
v0x1de8c10_0 .net "b", 0 0, L_0x1fbe6e0;  1 drivers
v0x1de2e50_0 .net "carryIn", 0 0, L_0x1fbc490;  1 drivers
v0x1de2ef0_0 .net "carryOut", 0 0, L_0x1fbce80;  1 drivers
v0x1dcb760_0 .net "initialResult", 0 0, L_0x1fbe190;  1 drivers
v0x1dcb800_0 .net "isAdd", 0 0, L_0x1fbd310;  1 drivers
v0x1dae3a0_0 .net "isAnd", 0 0, L_0x1fbdad0;  1 drivers
v0x1dae440_0 .net "isNand", 0 0, L_0x1fbdcb0;  1 drivers
v0x1da8680_0 .net "isNor", 0 0, L_0x1fbda60;  1 drivers
v0x1da8720_0 .net "isOr", 0 0, L_0x1fbe040;  1 drivers
v0x1d8b250_0 .net "isSLT", 0 0, L_0x1fbd900;  1 drivers
v0x1d8b310_0 .net "isSub", 0 0, L_0x1fbd510;  1 drivers
v0x1d6de60_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d6df00_0 .net "isXor", 0 0, L_0x1fbd720;  1 drivers
v0x1d68140_0 .net "nandRes", 0 0, L_0x1fbc270;  1 drivers
v0x1d62350_0 .net "norRes", 0 0, L_0x1fbc560;  1 drivers
v0x1d623f0_0 .net "orRes", 0 0, L_0x1fbc3d0;  1 drivers
v0x1d50a60_0 .net "s0", 0 0, L_0x1fbbf70;  1 drivers
v0x1d50b20_0 .net "s0inv", 0 0, L_0x1fbcfe0;  1 drivers
v0x1d4ad40_0 .net "s1", 0 0, L_0x1fbc010;  1 drivers
v0x1d4ae00_0 .net "s1inv", 0 0, L_0x1fbd0a0;  1 drivers
v0x1c048e0_0 .net "s2", 0 0, L_0x1fbc0b0;  1 drivers
v0x1c049a0_0 .net "s2inv", 0 0, L_0x1fbd200;  1 drivers
v0x1bfec10_0 .net "xorRes", 0 0, L_0x1fbc620;  1 drivers
S_0x1bdc480 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1bf39d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fbc780/d .functor XOR 1, L_0x1fbe6e0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fbc780 .delay 1 (40,40,40) L_0x1fbc780/d;
L_0x1fbc840/d .functor XOR 1, L_0x1fbe580, L_0x1fbc780, C4<0>, C4<0>;
L_0x1fbc840 .delay 1 (40,40,40) L_0x1fbc840/d;
L_0x1fbc9a0/d .functor XOR 1, L_0x1fbc840, L_0x1fbc490, C4<0>, C4<0>;
L_0x1fbc9a0 .delay 1 (40,40,40) L_0x1fbc9a0/d;
L_0x1fbcba0/d .functor AND 1, L_0x1fbe580, L_0x1fbc780, C4<1>, C4<1>;
L_0x1fbcba0 .delay 1 (40,40,40) L_0x1fbcba0/d;
L_0x1fbce10/d .functor AND 1, L_0x1fbc840, L_0x1fbc490, C4<1>, C4<1>;
L_0x1fbce10 .delay 1 (40,40,40) L_0x1fbce10/d;
L_0x1fbce80/d .functor OR 1, L_0x1fbcba0, L_0x1fbce10, C4<0>, C4<0>;
L_0x1fbce80 .delay 1 (40,40,40) L_0x1fbce80/d;
v0x1bd66d0_0 .net "AandB", 0 0, L_0x1fbcba0;  1 drivers
v0x1bd67b0_0 .net "BxorSub", 0 0, L_0x1fbc780;  1 drivers
v0x1bbeab0_0 .net "a", 0 0, L_0x1fbe580;  alias, 1 drivers
v0x1bbeb70_0 .net "b", 0 0, L_0x1fbe6e0;  alias, 1 drivers
v0x1b55570_0 .net "carryin", 0 0, L_0x1fbc490;  alias, 1 drivers
v0x1b55680_0 .net "carryout", 0 0, L_0x1fbce80;  alias, 1 drivers
v0x1d3c880_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d3c920_0 .net "res", 0 0, L_0x1fbc9a0;  alias, 1 drivers
v0x1d3a1d0_0 .net "xAorB", 0 0, L_0x1fbc840;  1 drivers
v0x1d3a290_0 .net "xAorBandCin", 0 0, L_0x1fbce10;  1 drivers
S_0x1bed350 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1de2fc0 .param/l "i" 0 4 165, +C4<010010>;
S_0x1be7630 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1bed350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fbe620/d .functor AND 1, L_0x1fc0f90, L_0x1fc10f0, C4<1>, C4<1>;
L_0x1fbe620 .delay 1 (40,40,40) L_0x1fbe620/d;
L_0x1fbec00/d .functor NAND 1, L_0x1fc0f90, L_0x1fc10f0, C4<1>, C4<1>;
L_0x1fbec00 .delay 1 (20,20,20) L_0x1fbec00/d;
L_0x1fbdea0/d .functor OR 1, L_0x1fc0f90, L_0x1fc10f0, C4<0>, C4<0>;
L_0x1fbdea0 .delay 1 (40,40,40) L_0x1fbdea0/d;
L_0x1fbee80/d .functor NOR 1, L_0x1fc0f90, L_0x1fc10f0, C4<0>, C4<0>;
L_0x1fbee80 .delay 1 (20,20,20) L_0x1fbee80/d;
L_0x1fbef40/d .functor XOR 1, L_0x1fc0f90, L_0x1fc10f0, C4<0>, C4<0>;
L_0x1fbef40 .delay 1 (40,40,40) L_0x1fbef40/d;
L_0x1fbf9a0/d .functor NOT 1, L_0x1fbe920, C4<0>, C4<0>, C4<0>;
L_0x1fbf9a0 .delay 1 (10,10,10) L_0x1fbf9a0/d;
L_0x1fbfb00/d .functor NOT 1, L_0x1fbe9c0, C4<0>, C4<0>, C4<0>;
L_0x1fbfb00 .delay 1 (10,10,10) L_0x1fbfb00/d;
L_0x1fbfb70/d .functor NOT 1, L_0x1fbea60, C4<0>, C4<0>, C4<0>;
L_0x1fbfb70 .delay 1 (10,10,10) L_0x1fbfb70/d;
L_0x1fbfd20/d .functor AND 1, L_0x1fbf2c0, L_0x1fbf9a0, L_0x1fbfb00, L_0x1fbfb70;
L_0x1fbfd20 .delay 1 (80,80,80) L_0x1fbfd20/d;
L_0x1fbfed0/d .functor AND 1, L_0x1fbf2c0, L_0x1fbe920, L_0x1fbfb00, L_0x1fbfb70;
L_0x1fbfed0 .delay 1 (80,80,80) L_0x1fbfed0/d;
L_0x1fc00e0/d .functor AND 1, L_0x1fbef40, L_0x1fbf9a0, L_0x1fbe9c0, L_0x1fbfb70;
L_0x1fc00e0 .delay 1 (80,80,80) L_0x1fc00e0/d;
L_0x1fc02c0/d .functor AND 1, L_0x1fbf2c0, L_0x1fbe920, L_0x1fbe9c0, L_0x1fbfb70;
L_0x1fc02c0 .delay 1 (80,80,80) L_0x1fc02c0/d;
L_0x1fc0490/d .functor AND 1, L_0x1fbe620, L_0x1fbf9a0, L_0x1fbfb00, L_0x1fbea60;
L_0x1fc0490 .delay 1 (80,80,80) L_0x1fc0490/d;
L_0x1fc0670/d .functor AND 1, L_0x1fbec00, L_0x1fbe920, L_0x1fbfb00, L_0x1fbea60;
L_0x1fc0670 .delay 1 (80,80,80) L_0x1fc0670/d;
L_0x1fc0420/d .functor AND 1, L_0x1fbee80, L_0x1fbf9a0, L_0x1fbe9c0, L_0x1fbea60;
L_0x1fc0420 .delay 1 (80,80,80) L_0x1fc0420/d;
L_0x1fc0a00/d .functor AND 1, L_0x1fbdea0, L_0x1fbe920, L_0x1fbe9c0, L_0x1fbea60;
L_0x1fc0a00 .delay 1 (80,80,80) L_0x1fc0a00/d;
L_0x1fc0ba0/0/0 .functor OR 1, L_0x1fbfd20, L_0x1fbfed0, L_0x1fc00e0, L_0x1fc0490;
L_0x1fc0ba0/0/4 .functor OR 1, L_0x1fc0670, L_0x1fc0420, L_0x1fc0a00, L_0x1fc02c0;
L_0x1fc0ba0/d .functor OR 1, L_0x1fc0ba0/0/0, L_0x1fc0ba0/0/4, C4<0>, C4<0>;
L_0x1fc0ba0 .delay 1 (160,160,160) L_0x1fc0ba0/d;
v0x1b840a0_0 .net "a", 0 0, L_0x1fc0f90;  1 drivers
v0x1b84160_0 .net "addSub", 0 0, L_0x1fbf2c0;  1 drivers
v0x1b7e2b0_0 .net "andRes", 0 0, L_0x1fbe620;  1 drivers
v0x1b7e350_0 .net "b", 0 0, L_0x1fc10f0;  1 drivers
v0x1b66c60_0 .net "carryIn", 0 0, L_0x1fbedb0;  1 drivers
v0x1b66d00_0 .net "carryOut", 0 0, L_0x1fbf7a0;  1 drivers
v0x1b60f40_0 .net "initialResult", 0 0, L_0x1fc0ba0;  1 drivers
v0x1b60fe0_0 .net "isAdd", 0 0, L_0x1fbfd20;  1 drivers
v0x1ccdcc0_0 .net "isAnd", 0 0, L_0x1fc0490;  1 drivers
v0x1cc7fa0_0 .net "isNand", 0 0, L_0x1fc0670;  1 drivers
v0x1cc8040_0 .net "isNor", 0 0, L_0x1fc0420;  1 drivers
v0x1cc21b0_0 .net "isOr", 0 0, L_0x1fc0a00;  1 drivers
v0x1cc2270_0 .net "isSLT", 0 0, L_0x1fc02c0;  1 drivers
v0x1cb0920_0 .net "isSub", 0 0, L_0x1fbfed0;  1 drivers
v0x1cb09e0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1caac00_0 .net "isXor", 0 0, L_0x1fc00e0;  1 drivers
v0x1caacc0_0 .net "nandRes", 0 0, L_0x1fbec00;  1 drivers
v0x1ca4ff0_0 .net "norRes", 0 0, L_0x1fbee80;  1 drivers
v0x1ccdd60_0 .net "orRes", 0 0, L_0x1fbdea0;  1 drivers
v0x1c8d880_0 .net "s0", 0 0, L_0x1fbe920;  1 drivers
v0x1c8d940_0 .net "s0inv", 0 0, L_0x1fbf9a0;  1 drivers
v0x1c87b60_0 .net "s1", 0 0, L_0x1fbe9c0;  1 drivers
v0x1c87c20_0 .net "s1inv", 0 0, L_0x1fbfb00;  1 drivers
v0x1c81e70_0 .net "s2", 0 0, L_0x1fbea60;  1 drivers
v0x1c81f30_0 .net "s2inv", 0 0, L_0x1fbfb70;  1 drivers
v0x1c6a7b0_0 .net "xorRes", 0 0, L_0x1fbef40;  1 drivers
S_0x1bca280 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1be7630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fbf0a0/d .functor XOR 1, L_0x1fc10f0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fbf0a0 .delay 1 (40,40,40) L_0x1fbf0a0/d;
L_0x1fbf160/d .functor XOR 1, L_0x1fc0f90, L_0x1fbf0a0, C4<0>, C4<0>;
L_0x1fbf160 .delay 1 (40,40,40) L_0x1fbf160/d;
L_0x1fbf2c0/d .functor XOR 1, L_0x1fbf160, L_0x1fbedb0, C4<0>, C4<0>;
L_0x1fbf2c0 .delay 1 (40,40,40) L_0x1fbf2c0/d;
L_0x1fbf4c0/d .functor AND 1, L_0x1fc0f90, L_0x1fbf0a0, C4<1>, C4<1>;
L_0x1fbf4c0 .delay 1 (40,40,40) L_0x1fbf4c0/d;
L_0x1fbf730/d .functor AND 1, L_0x1fbf160, L_0x1fbedb0, C4<1>, C4<1>;
L_0x1fbf730 .delay 1 (40,40,40) L_0x1fbf730/d;
L_0x1fbf7a0/d .functor OR 1, L_0x1fbf4c0, L_0x1fbf730, C4<0>, C4<0>;
L_0x1fbf7a0 .delay 1 (40,40,40) L_0x1fbf7a0/d;
v0x1bc4560_0 .net "AandB", 0 0, L_0x1fbf4c0;  1 drivers
v0x1bc4620_0 .net "BxorSub", 0 0, L_0x1fbf0a0;  1 drivers
v0x1bbe7b0_0 .net "a", 0 0, L_0x1fc0f90;  alias, 1 drivers
v0x1bbe850_0 .net "b", 0 0, L_0x1fc10f0;  alias, 1 drivers
v0x1bacf10_0 .net "carryin", 0 0, L_0x1fbedb0;  alias, 1 drivers
v0x1bad020_0 .net "carryout", 0 0, L_0x1fbf7a0;  alias, 1 drivers
v0x1ba71f0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1ba7290_0 .net "res", 0 0, L_0x1fbf2c0;  alias, 1 drivers
v0x1b89dc0_0 .net "xAorB", 0 0, L_0x1fbf160;  1 drivers
v0x1b89e80_0 .net "xAorBandCin", 0 0, L_0x1fbf730;  1 drivers
S_0x1c4d380 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1b66dd0 .param/l "i" 0 4 165, +C4<010011>;
S_0x1c47660 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1c4d380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fc1030/d .functor AND 1, L_0x1fc3970, L_0x1fc3ad0, C4<1>, C4<1>;
L_0x1fc1030 .delay 1 (40,40,40) L_0x1fc1030/d;
L_0x1fc0860/d .functor NAND 1, L_0x1fc3970, L_0x1fc3ad0, C4<1>, C4<1>;
L_0x1fc0860 .delay 1 (20,20,20) L_0x1fc0860/d;
L_0x1fc1690/d .functor OR 1, L_0x1fc3970, L_0x1fc3ad0, C4<0>, C4<0>;
L_0x1fc1690 .delay 1 (40,40,40) L_0x1fc1690/d;
L_0x1fc1880/d .functor NOR 1, L_0x1fc3970, L_0x1fc3ad0, C4<0>, C4<0>;
L_0x1fc1880 .delay 1 (20,20,20) L_0x1fc1880/d;
L_0x1fc1940/d .functor XOR 1, L_0x1fc3970, L_0x1fc3ad0, C4<0>, C4<0>;
L_0x1fc1940 .delay 1 (40,40,40) L_0x1fc1940/d;
L_0x1fc2380/d .functor NOT 1, L_0x1fc1340, C4<0>, C4<0>, C4<0>;
L_0x1fc2380 .delay 1 (10,10,10) L_0x1fc2380/d;
L_0x1fc24e0/d .functor NOT 1, L_0x1fc13e0, C4<0>, C4<0>, C4<0>;
L_0x1fc24e0 .delay 1 (10,10,10) L_0x1fc24e0/d;
L_0x1fc2550/d .functor NOT 1, L_0x1fc1480, C4<0>, C4<0>, C4<0>;
L_0x1fc2550 .delay 1 (10,10,10) L_0x1fc2550/d;
L_0x1fc2700/d .functor AND 1, L_0x1fc1cc0, L_0x1fc2380, L_0x1fc24e0, L_0x1fc2550;
L_0x1fc2700 .delay 1 (80,80,80) L_0x1fc2700/d;
L_0x1fc28b0/d .functor AND 1, L_0x1fc1cc0, L_0x1fc1340, L_0x1fc24e0, L_0x1fc2550;
L_0x1fc28b0 .delay 1 (80,80,80) L_0x1fc28b0/d;
L_0x1fc2ac0/d .functor AND 1, L_0x1fc1940, L_0x1fc2380, L_0x1fc13e0, L_0x1fc2550;
L_0x1fc2ac0 .delay 1 (80,80,80) L_0x1fc2ac0/d;
L_0x1fc2ca0/d .functor AND 1, L_0x1fc1cc0, L_0x1fc1340, L_0x1fc13e0, L_0x1fc2550;
L_0x1fc2ca0 .delay 1 (80,80,80) L_0x1fc2ca0/d;
L_0x1fc2e70/d .functor AND 1, L_0x1fc1030, L_0x1fc2380, L_0x1fc24e0, L_0x1fc1480;
L_0x1fc2e70 .delay 1 (80,80,80) L_0x1fc2e70/d;
L_0x1fc3050/d .functor AND 1, L_0x1fc0860, L_0x1fc1340, L_0x1fc24e0, L_0x1fc1480;
L_0x1fc3050 .delay 1 (80,80,80) L_0x1fc3050/d;
L_0x1fc2e00/d .functor AND 1, L_0x1fc1880, L_0x1fc2380, L_0x1fc13e0, L_0x1fc1480;
L_0x1fc2e00 .delay 1 (80,80,80) L_0x1fc2e00/d;
L_0x1fc33e0/d .functor AND 1, L_0x1fc1690, L_0x1fc1340, L_0x1fc13e0, L_0x1fc1480;
L_0x1fc33e0 .delay 1 (80,80,80) L_0x1fc33e0/d;
L_0x1fc3580/0/0 .functor OR 1, L_0x1fc2700, L_0x1fc28b0, L_0x1fc2ac0, L_0x1fc2e70;
L_0x1fc3580/0/4 .functor OR 1, L_0x1fc3050, L_0x1fc2e00, L_0x1fc33e0, L_0x1fc2ca0;
L_0x1fc3580/d .functor OR 1, L_0x1fc3580/0/0, L_0x1fc3580/0/4, C4<0>, C4<0>;
L_0x1fc3580 .delay 1 (160,160,160) L_0x1fc3580/d;
v0x1d36950_0 .net "a", 0 0, L_0x1fc3970;  1 drivers
v0x1d36a10_0 .net "addSub", 0 0, L_0x1fc1cc0;  1 drivers
v0x1d36480_0 .net "andRes", 0 0, L_0x1fc1030;  1 drivers
v0x1d36550_0 .net "b", 0 0, L_0x1fc3ad0;  1 drivers
v0x1d35fb0_0 .net "carryIn", 0 0, L_0x1fc12a0;  1 drivers
v0x1d36050_0 .net "carryOut", 0 0, L_0x1fc2180;  1 drivers
v0x1d35ae0_0 .net "initialResult", 0 0, L_0x1fc3580;  1 drivers
v0x1d35b80_0 .net "isAdd", 0 0, L_0x1fc2700;  1 drivers
v0x1d35610_0 .net "isAnd", 0 0, L_0x1fc2e70;  1 drivers
v0x1d356b0_0 .net "isNand", 0 0, L_0x1fc3050;  1 drivers
v0x1d35140_0 .net "isNor", 0 0, L_0x1fc2e00;  1 drivers
v0x1d351e0_0 .net "isOr", 0 0, L_0x1fc33e0;  1 drivers
v0x1d34c70_0 .net "isSLT", 0 0, L_0x1fc2ca0;  1 drivers
v0x1d34d30_0 .net "isSub", 0 0, L_0x1fc28b0;  1 drivers
v0x1d347a0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d34840_0 .net "isXor", 0 0, L_0x1fc2ac0;  1 drivers
v0x1d342d0_0 .net "nandRes", 0 0, L_0x1fc0860;  1 drivers
v0x1d33e00_0 .net "norRes", 0 0, L_0x1fc1880;  1 drivers
v0x1d33ec0_0 .net "orRes", 0 0, L_0x1fc1690;  1 drivers
v0x1d33930_0 .net "s0", 0 0, L_0x1fc1340;  1 drivers
v0x1d339f0_0 .net "s0inv", 0 0, L_0x1fc2380;  1 drivers
v0x1d33460_0 .net "s1", 0 0, L_0x1fc13e0;  1 drivers
v0x1d33520_0 .net "s1inv", 0 0, L_0x1fc24e0;  1 drivers
v0x1d32f90_0 .net "s2", 0 0, L_0x1fc1480;  1 drivers
v0x1d33050_0 .net "s2inv", 0 0, L_0x1fc2550;  1 drivers
v0x1d32ac0_0 .net "xorRes", 0 0, L_0x1fc1940;  1 drivers
S_0x1d38b00 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1c47660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fc1aa0/d .functor XOR 1, L_0x1fc3ad0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fc1aa0 .delay 1 (40,40,40) L_0x1fc1aa0/d;
L_0x1fc1b60/d .functor XOR 1, L_0x1fc3970, L_0x1fc1aa0, C4<0>, C4<0>;
L_0x1fc1b60 .delay 1 (40,40,40) L_0x1fc1b60/d;
L_0x1fc1cc0/d .functor XOR 1, L_0x1fc1b60, L_0x1fc12a0, C4<0>, C4<0>;
L_0x1fc1cc0 .delay 1 (40,40,40) L_0x1fc1cc0/d;
L_0x1fc1ec0/d .functor AND 1, L_0x1fc3970, L_0x1fc1aa0, C4<1>, C4<1>;
L_0x1fc1ec0 .delay 1 (40,40,40) L_0x1fc1ec0/d;
L_0x1fc1700/d .functor AND 1, L_0x1fc1b60, L_0x1fc12a0, C4<1>, C4<1>;
L_0x1fc1700 .delay 1 (40,40,40) L_0x1fc1700/d;
L_0x1fc2180/d .functor OR 1, L_0x1fc1ec0, L_0x1fc1700, C4<0>, C4<0>;
L_0x1fc2180 .delay 1 (40,40,40) L_0x1fc2180/d;
v0x1d38630_0 .net "AandB", 0 0, L_0x1fc1ec0;  1 drivers
v0x1d386f0_0 .net "BxorSub", 0 0, L_0x1fc1aa0;  1 drivers
v0x1d38160_0 .net "a", 0 0, L_0x1fc3970;  alias, 1 drivers
v0x1d38230_0 .net "b", 0 0, L_0x1fc3ad0;  alias, 1 drivers
v0x1d37c90_0 .net "carryin", 0 0, L_0x1fc12a0;  alias, 1 drivers
v0x1d37d50_0 .net "carryout", 0 0, L_0x1fc2180;  alias, 1 drivers
v0x1d377c0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d37860_0 .net "res", 0 0, L_0x1fc1cc0;  alias, 1 drivers
v0x1d372f0_0 .net "xAorB", 0 0, L_0x1fc1b60;  1 drivers
v0x1d36e20_0 .net "xAorBandCin", 0 0, L_0x1fc1700;  1 drivers
S_0x1d325f0 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d36fa0 .param/l "i" 0 4 165, +C4<010100>;
S_0x1d32120 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d325f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fc3a10/d .functor AND 1, L_0x1fc6380, L_0x1fc64e0, C4<1>, C4<1>;
L_0x1fc3a10 .delay 1 (40,40,40) L_0x1fc3a10/d;
L_0x1fc3240/d .functor NAND 1, L_0x1fc6380, L_0x1fc64e0, C4<1>, C4<1>;
L_0x1fc3240 .delay 1 (20,20,20) L_0x1fc3240/d;
L_0x1fc40a0/d .functor OR 1, L_0x1fc6380, L_0x1fc64e0, C4<0>, C4<0>;
L_0x1fc40a0 .delay 1 (40,40,40) L_0x1fc40a0/d;
L_0x1fc4290/d .functor NOR 1, L_0x1fc6380, L_0x1fc64e0, C4<0>, C4<0>;
L_0x1fc4290 .delay 1 (20,20,20) L_0x1fc4290/d;
L_0x1fc4350/d .functor XOR 1, L_0x1fc6380, L_0x1fc64e0, C4<0>, C4<0>;
L_0x1fc4350 .delay 1 (40,40,40) L_0x1fc4350/d;
L_0x1fc4d90/d .functor NOT 1, L_0x1fc3d20, C4<0>, C4<0>, C4<0>;
L_0x1fc4d90 .delay 1 (10,10,10) L_0x1fc4d90/d;
L_0x1fc4ef0/d .functor NOT 1, L_0x1fc3dc0, C4<0>, C4<0>, C4<0>;
L_0x1fc4ef0 .delay 1 (10,10,10) L_0x1fc4ef0/d;
L_0x1fc4f60/d .functor NOT 1, L_0x1fc3e60, C4<0>, C4<0>, C4<0>;
L_0x1fc4f60 .delay 1 (10,10,10) L_0x1fc4f60/d;
L_0x1fc5110/d .functor AND 1, L_0x1fc46d0, L_0x1fc4d90, L_0x1fc4ef0, L_0x1fc4f60;
L_0x1fc5110 .delay 1 (80,80,80) L_0x1fc5110/d;
L_0x1fc52c0/d .functor AND 1, L_0x1fc46d0, L_0x1fc3d20, L_0x1fc4ef0, L_0x1fc4f60;
L_0x1fc52c0 .delay 1 (80,80,80) L_0x1fc52c0/d;
L_0x1fc54d0/d .functor AND 1, L_0x1fc4350, L_0x1fc4d90, L_0x1fc3dc0, L_0x1fc4f60;
L_0x1fc54d0 .delay 1 (80,80,80) L_0x1fc54d0/d;
L_0x1fc56b0/d .functor AND 1, L_0x1fc46d0, L_0x1fc3d20, L_0x1fc3dc0, L_0x1fc4f60;
L_0x1fc56b0 .delay 1 (80,80,80) L_0x1fc56b0/d;
L_0x1fc5880/d .functor AND 1, L_0x1fc3a10, L_0x1fc4d90, L_0x1fc4ef0, L_0x1fc3e60;
L_0x1fc5880 .delay 1 (80,80,80) L_0x1fc5880/d;
L_0x1fc5a60/d .functor AND 1, L_0x1fc3240, L_0x1fc3d20, L_0x1fc4ef0, L_0x1fc3e60;
L_0x1fc5a60 .delay 1 (80,80,80) L_0x1fc5a60/d;
L_0x1fc5810/d .functor AND 1, L_0x1fc4290, L_0x1fc4d90, L_0x1fc3dc0, L_0x1fc3e60;
L_0x1fc5810 .delay 1 (80,80,80) L_0x1fc5810/d;
L_0x1fc5df0/d .functor AND 1, L_0x1fc40a0, L_0x1fc3d20, L_0x1fc3dc0, L_0x1fc3e60;
L_0x1fc5df0 .delay 1 (80,80,80) L_0x1fc5df0/d;
L_0x1fc5f90/0/0 .functor OR 1, L_0x1fc5110, L_0x1fc52c0, L_0x1fc54d0, L_0x1fc5880;
L_0x1fc5f90/0/4 .functor OR 1, L_0x1fc5a60, L_0x1fc5810, L_0x1fc5df0, L_0x1fc56b0;
L_0x1fc5f90/d .functor OR 1, L_0x1fc5f90/0/0, L_0x1fc5f90/0/4, C4<0>, C4<0>;
L_0x1fc5f90 .delay 1 (160,160,160) L_0x1fc5f90/d;
v0x1d20450_0 .net "a", 0 0, L_0x1fc6380;  1 drivers
v0x1d204f0_0 .net "addSub", 0 0, L_0x1fc46d0;  1 drivers
v0x1d1ff80_0 .net "andRes", 0 0, L_0x1fc3a10;  1 drivers
v0x1d20050_0 .net "b", 0 0, L_0x1fc64e0;  1 drivers
v0x1d1e290_0 .net "carryIn", 0 0, L_0x1fc3c80;  1 drivers
v0x1d1e330_0 .net "carryOut", 0 0, L_0x1fc4b90;  1 drivers
v0x1d1faa0_0 .net "initialResult", 0 0, L_0x1fc5f90;  1 drivers
v0x1d1fb40_0 .net "isAdd", 0 0, L_0x1fc5110;  1 drivers
v0x1d1f5d0_0 .net "isAnd", 0 0, L_0x1fc5880;  1 drivers
v0x1d1f670_0 .net "isNand", 0 0, L_0x1fc5a60;  1 drivers
v0x1d1f0f0_0 .net "isNor", 0 0, L_0x1fc5810;  1 drivers
v0x1d1f190_0 .net "isOr", 0 0, L_0x1fc5df0;  1 drivers
v0x1d283e0_0 .net "isSLT", 0 0, L_0x1fc56b0;  1 drivers
v0x1d284a0_0 .net "isSub", 0 0, L_0x1fc52c0;  1 drivers
v0x1d06850_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d068f0_0 .net "isXor", 0 0, L_0x1fc54d0;  1 drivers
v0x1df56b0_0 .net "nandRes", 0 0, L_0x1fc3240;  1 drivers
v0x1df5260_0 .net "norRes", 0 0, L_0x1fc4290;  1 drivers
v0x1df5320_0 .net "orRes", 0 0, L_0x1fc40a0;  1 drivers
v0x1df4e70_0 .net "s0", 0 0, L_0x1fc3d20;  1 drivers
v0x1df4f30_0 .net "s0inv", 0 0, L_0x1fc4d90;  1 drivers
v0x1deeb00_0 .net "s1", 0 0, L_0x1fc3dc0;  1 drivers
v0x1deebc0_0 .net "s1inv", 0 0, L_0x1fc4ef0;  1 drivers
v0x1dde190_0 .net "s2", 0 0, L_0x1fc3e60;  1 drivers
v0x1dde250_0 .net "s2inv", 0 0, L_0x1fc4f60;  1 drivers
v0x1dddd50_0 .net "xorRes", 0 0, L_0x1fc4350;  1 drivers
S_0x1d31780 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1d32120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fc44b0/d .functor XOR 1, L_0x1fc64e0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fc44b0 .delay 1 (40,40,40) L_0x1fc44b0/d;
L_0x1fc4570/d .functor XOR 1, L_0x1fc6380, L_0x1fc44b0, C4<0>, C4<0>;
L_0x1fc4570 .delay 1 (40,40,40) L_0x1fc4570/d;
L_0x1fc46d0/d .functor XOR 1, L_0x1fc4570, L_0x1fc3c80, C4<0>, C4<0>;
L_0x1fc46d0 .delay 1 (40,40,40) L_0x1fc46d0/d;
L_0x1fc48d0/d .functor AND 1, L_0x1fc6380, L_0x1fc44b0, C4<1>, C4<1>;
L_0x1fc48d0 .delay 1 (40,40,40) L_0x1fc48d0/d;
L_0x1fc4110/d .functor AND 1, L_0x1fc4570, L_0x1fc3c80, C4<1>, C4<1>;
L_0x1fc4110 .delay 1 (40,40,40) L_0x1fc4110/d;
L_0x1fc4b90/d .functor OR 1, L_0x1fc48d0, L_0x1fc4110, C4<0>, C4<0>;
L_0x1fc4b90 .delay 1 (40,40,40) L_0x1fc4b90/d;
v0x1d312a0_0 .net "AandB", 0 0, L_0x1fc48d0;  1 drivers
v0x1d31380_0 .net "BxorSub", 0 0, L_0x1fc44b0;  1 drivers
v0x1d39710_0 .net "a", 0 0, L_0x1fc6380;  alias, 1 drivers
v0x1d397b0_0 .net "b", 0 0, L_0x1fc64e0;  alias, 1 drivers
v0x1d1ec30_0 .net "carryin", 0 0, L_0x1fc3c80;  alias, 1 drivers
v0x1d1ecf0_0 .net "carryout", 0 0, L_0x1fc4b90;  alias, 1 drivers
v0x1d20df0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d20e90_0 .net "res", 0 0, L_0x1fc46d0;  alias, 1 drivers
v0x1d20920_0 .net "xAorB", 0 0, L_0x1fc4570;  1 drivers
v0x1d209e0_0 .net "xAorBandCin", 0 0, L_0x1fc4110;  1 drivers
S_0x1dd83e0 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d322a0 .param/l "i" 0 4 165, +C4<010101>;
S_0x1dd7fa0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1dd83e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fc6420/d .functor AND 1, L_0x1fc8d70, L_0x1fc8ed0, C4<1>, C4<1>;
L_0x1fc6420 .delay 1 (40,40,40) L_0x1fc6420/d;
L_0x1fc5c50/d .functor NAND 1, L_0x1fc8d70, L_0x1fc8ed0, C4<1>, C4<1>;
L_0x1fc5c50 .delay 1 (20,20,20) L_0x1fc5c50/d;
L_0x1fc6a90/d .functor OR 1, L_0x1fc8d70, L_0x1fc8ed0, C4<0>, C4<0>;
L_0x1fc6a90 .delay 1 (40,40,40) L_0x1fc6a90/d;
L_0x1fc6c80/d .functor NOR 1, L_0x1fc8d70, L_0x1fc8ed0, C4<0>, C4<0>;
L_0x1fc6c80 .delay 1 (20,20,20) L_0x1fc6c80/d;
L_0x1fc6d40/d .functor XOR 1, L_0x1fc8d70, L_0x1fc8ed0, C4<0>, C4<0>;
L_0x1fc6d40 .delay 1 (40,40,40) L_0x1fc6d40/d;
L_0x1fc7780/d .functor NOT 1, L_0x1fc6730, C4<0>, C4<0>, C4<0>;
L_0x1fc7780 .delay 1 (10,10,10) L_0x1fc7780/d;
L_0x1fc78e0/d .functor NOT 1, L_0x1fc67d0, C4<0>, C4<0>, C4<0>;
L_0x1fc78e0 .delay 1 (10,10,10) L_0x1fc78e0/d;
L_0x1fc7950/d .functor NOT 1, L_0x1fc6870, C4<0>, C4<0>, C4<0>;
L_0x1fc7950 .delay 1 (10,10,10) L_0x1fc7950/d;
L_0x1fc7b00/d .functor AND 1, L_0x1fc70c0, L_0x1fc7780, L_0x1fc78e0, L_0x1fc7950;
L_0x1fc7b00 .delay 1 (80,80,80) L_0x1fc7b00/d;
L_0x1fc7cb0/d .functor AND 1, L_0x1fc70c0, L_0x1fc6730, L_0x1fc78e0, L_0x1fc7950;
L_0x1fc7cb0 .delay 1 (80,80,80) L_0x1fc7cb0/d;
L_0x1fc7ec0/d .functor AND 1, L_0x1fc6d40, L_0x1fc7780, L_0x1fc67d0, L_0x1fc7950;
L_0x1fc7ec0 .delay 1 (80,80,80) L_0x1fc7ec0/d;
L_0x1fc80a0/d .functor AND 1, L_0x1fc70c0, L_0x1fc6730, L_0x1fc67d0, L_0x1fc7950;
L_0x1fc80a0 .delay 1 (80,80,80) L_0x1fc80a0/d;
L_0x1fc8270/d .functor AND 1, L_0x1fc6420, L_0x1fc7780, L_0x1fc78e0, L_0x1fc6870;
L_0x1fc8270 .delay 1 (80,80,80) L_0x1fc8270/d;
L_0x1fc8450/d .functor AND 1, L_0x1fc5c50, L_0x1fc6730, L_0x1fc78e0, L_0x1fc6870;
L_0x1fc8450 .delay 1 (80,80,80) L_0x1fc8450/d;
L_0x1fc8200/d .functor AND 1, L_0x1fc6c80, L_0x1fc7780, L_0x1fc67d0, L_0x1fc6870;
L_0x1fc8200 .delay 1 (80,80,80) L_0x1fc8200/d;
L_0x1fc87e0/d .functor AND 1, L_0x1fc6a90, L_0x1fc6730, L_0x1fc67d0, L_0x1fc6870;
L_0x1fc87e0 .delay 1 (80,80,80) L_0x1fc87e0/d;
L_0x1fc8980/0/0 .functor OR 1, L_0x1fc7b00, L_0x1fc7cb0, L_0x1fc7ec0, L_0x1fc8270;
L_0x1fc8980/0/4 .functor OR 1, L_0x1fc8450, L_0x1fc8200, L_0x1fc87e0, L_0x1fc80a0;
L_0x1fc8980/d .functor OR 1, L_0x1fc8980/0/0, L_0x1fc8980/0/4, C4<0>, C4<0>;
L_0x1fc8980 .delay 1 (160,160,160) L_0x1fc8980/d;
v0x1dbb070_0 .net "a", 0 0, L_0x1fc8d70;  1 drivers
v0x1dbb130_0 .net "addSub", 0 0, L_0x1fc70c0;  1 drivers
v0x1dbac20_0 .net "andRes", 0 0, L_0x1fc6420;  1 drivers
v0x1dbacf0_0 .net "b", 0 0, L_0x1fc8ed0;  1 drivers
v0x1dba830_0 .net "carryIn", 0 0, L_0x1fc6690;  1 drivers
v0x1dba8d0_0 .net "carryOut", 0 0, L_0x1fc7580;  1 drivers
v0x1db52a0_0 .net "initialResult", 0 0, L_0x1fc8980;  1 drivers
v0x1db5340_0 .net "isAdd", 0 0, L_0x1fc7b00;  1 drivers
v0x1db4e50_0 .net "isAnd", 0 0, L_0x1fc8270;  1 drivers
v0x1db4ef0_0 .net "isNand", 0 0, L_0x1fc8450;  1 drivers
v0x1db4a60_0 .net "isNor", 0 0, L_0x1fc8200;  1 drivers
v0x1db4b00_0 .net "isOr", 0 0, L_0x1fc87e0;  1 drivers
v0x1dae640_0 .net "isSLT", 0 0, L_0x1fc80a0;  1 drivers
v0x1dae700_0 .net "isSub", 0 0, L_0x1fc7cb0;  1 drivers
v0x1da2bb0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1da2c50_0 .net "isXor", 0 0, L_0x1fc7ec0;  1 drivers
v0x1d9dd00_0 .net "nandRes", 0 0, L_0x1fc5c50;  1 drivers
v0x1d9d8b0_0 .net "norRes", 0 0, L_0x1fc6c80;  1 drivers
v0x1d9d970_0 .net "orRes", 0 0, L_0x1fc6a90;  1 drivers
v0x1d9d4c0_0 .net "s0", 0 0, L_0x1fc6730;  1 drivers
v0x1d9d580_0 .net "s0inv", 0 0, L_0x1fc7780;  1 drivers
v0x1d97f00_0 .net "s1", 0 0, L_0x1fc67d0;  1 drivers
v0x1d97fc0_0 .net "s1inv", 0 0, L_0x1fc78e0;  1 drivers
v0x1d97ab0_0 .net "s2", 0 0, L_0x1fc6870;  1 drivers
v0x1d97b70_0 .net "s2inv", 0 0, L_0x1fc7950;  1 drivers
v0x1d976c0_0 .net "xorRes", 0 0, L_0x1fc6d40;  1 drivers
S_0x1dd2640 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1dd7fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fc6ea0/d .functor XOR 1, L_0x1fc8ed0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fc6ea0 .delay 1 (40,40,40) L_0x1fc6ea0/d;
L_0x1fc6f60/d .functor XOR 1, L_0x1fc8d70, L_0x1fc6ea0, C4<0>, C4<0>;
L_0x1fc6f60 .delay 1 (40,40,40) L_0x1fc6f60/d;
L_0x1fc70c0/d .functor XOR 1, L_0x1fc6f60, L_0x1fc6690, C4<0>, C4<0>;
L_0x1fc70c0 .delay 1 (40,40,40) L_0x1fc70c0/d;
L_0x1fc72c0/d .functor AND 1, L_0x1fc8d70, L_0x1fc6ea0, C4<1>, C4<1>;
L_0x1fc72c0 .delay 1 (40,40,40) L_0x1fc72c0/d;
L_0x1fc6b00/d .functor AND 1, L_0x1fc6f60, L_0x1fc6690, C4<1>, C4<1>;
L_0x1fc6b00 .delay 1 (40,40,40) L_0x1fc6b00/d;
L_0x1fc7580/d .functor OR 1, L_0x1fc72c0, L_0x1fc6b00, C4<0>, C4<0>;
L_0x1fc7580 .delay 1 (40,40,40) L_0x1fc7580/d;
v0x1dd21d0_0 .net "AandB", 0 0, L_0x1fc72c0;  1 drivers
v0x1dd22b0_0 .net "BxorSub", 0 0, L_0x1fc6ea0;  1 drivers
v0x1dd1de0_0 .net "a", 0 0, L_0x1fc8d70;  alias, 1 drivers
v0x1dd1e80_0 .net "b", 0 0, L_0x1fc8ed0;  alias, 1 drivers
v0x1dc0e40_0 .net "carryin", 0 0, L_0x1fc6690;  alias, 1 drivers
v0x1dc0f00_0 .net "carryout", 0 0, L_0x1fc7580;  alias, 1 drivers
v0x1dc09f0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1dc0a90_0 .net "res", 0 0, L_0x1fc70c0;  alias, 1 drivers
v0x1dc0600_0 .net "xAorB", 0 0, L_0x1fc6f60;  1 drivers
v0x1dc06c0_0 .net "xAorBandCin", 0 0, L_0x1fc6b00;  1 drivers
S_0x1d92100 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1dc0780 .param/l "i" 0 4 165, +C4<010110>;
S_0x1d91cb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d92100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fc8e10/d .functor AND 1, L_0x1fcbbd0, L_0x1fcbd30, C4<1>, C4<1>;
L_0x1fc8e10 .delay 1 (40,40,40) L_0x1fc8e10/d;
L_0x1fc8640/d .functor NAND 1, L_0x1fcbbd0, L_0x1fcbd30, C4<1>, C4<1>;
L_0x1fc8640 .delay 1 (20,20,20) L_0x1fc8640/d;
L_0x1fc9080/d .functor OR 1, L_0x1fcbbd0, L_0x1fcbd30, C4<0>, C4<0>;
L_0x1fc9080 .delay 1 (40,40,40) L_0x1fc9080/d;
L_0x1fc9270/d .functor NOR 1, L_0x1fcbbd0, L_0x1fcbd30, C4<0>, C4<0>;
L_0x1fc9270 .delay 1 (20,20,20) L_0x1fc9270/d;
L_0x1fc9330/d .functor XOR 1, L_0x1fcbbd0, L_0x1fcbd30, C4<0>, C4<0>;
L_0x1fc9330 .delay 1 (40,40,40) L_0x1fc9330/d;
L_0x1fca5e0/d .functor NOT 1, L_0x1fc9d40, C4<0>, C4<0>, C4<0>;
L_0x1fca5e0 .delay 1 (10,10,10) L_0x1fca5e0/d;
L_0x1fca740/d .functor NOT 1, L_0x1fc9de0, C4<0>, C4<0>, C4<0>;
L_0x1fca740 .delay 1 (10,10,10) L_0x1fca740/d;
L_0x1fca800/d .functor NOT 1, L_0x1fc9e80, C4<0>, C4<0>, C4<0>;
L_0x1fca800 .delay 1 (10,10,10) L_0x1fca800/d;
L_0x1fca9b0/d .functor AND 1, L_0x1fac270, L_0x1fca5e0, L_0x1fca740, L_0x1fca800;
L_0x1fca9b0 .delay 1 (80,80,80) L_0x1fca9b0/d;
L_0x1fcab60/d .functor AND 1, L_0x1fac270, L_0x1fc9d40, L_0x1fca740, L_0x1fca800;
L_0x1fcab60 .delay 1 (80,80,80) L_0x1fcab60/d;
L_0x1fcad70/d .functor AND 1, L_0x1fc9330, L_0x1fca5e0, L_0x1fc9de0, L_0x1fca800;
L_0x1fcad70 .delay 1 (80,80,80) L_0x1fcad70/d;
L_0x1fcaf50/d .functor AND 1, L_0x1fac270, L_0x1fc9d40, L_0x1fc9de0, L_0x1fca800;
L_0x1fcaf50 .delay 1 (80,80,80) L_0x1fcaf50/d;
L_0x1fcb120/d .functor AND 1, L_0x1fc8e10, L_0x1fca5e0, L_0x1fca740, L_0x1fc9e80;
L_0x1fcb120 .delay 1 (80,80,80) L_0x1fcb120/d;
L_0x1fcb300/d .functor AND 1, L_0x1fc8640, L_0x1fc9d40, L_0x1fca740, L_0x1fc9e80;
L_0x1fcb300 .delay 1 (80,80,80) L_0x1fcb300/d;
L_0x1fcb0b0/d .functor AND 1, L_0x1fc9270, L_0x1fca5e0, L_0x1fc9de0, L_0x1fc9e80;
L_0x1fcb0b0 .delay 1 (80,80,80) L_0x1fcb0b0/d;
L_0x1fcb690/d .functor AND 1, L_0x1fc9080, L_0x1fc9d40, L_0x1fc9de0, L_0x1fc9e80;
L_0x1fcb690 .delay 1 (80,80,80) L_0x1fcb690/d;
L_0x1fcb7e0/0/0 .functor OR 1, L_0x1fca9b0, L_0x1fcab60, L_0x1fcad70, L_0x1fcb120;
L_0x1fcb7e0/0/4 .functor OR 1, L_0x1fcb300, L_0x1fcb0b0, L_0x1fcb690, L_0x1fcaf50;
L_0x1fcb7e0/d .functor OR 1, L_0x1fcb7e0/0/0, L_0x1fcb7e0/0/4, C4<0>, C4<0>;
L_0x1fcb7e0 .delay 1 (160,160,160) L_0x1fcb7e0/d;
v0x1d74d20_0 .net "a", 0 0, L_0x1fcbbd0;  1 drivers
v0x1d74de0_0 .net "addSub", 0 0, L_0x1fac270;  1 drivers
v0x1d748d0_0 .net "andRes", 0 0, L_0x1fc8e10;  1 drivers
v0x1d749a0_0 .net "b", 0 0, L_0x1fcbd30;  1 drivers
v0x1d744e0_0 .net "carryIn", 0 0, L_0x1fc9ca0;  1 drivers
v0x1d74580_0 .net "carryOut", 0 0, L_0x1fca3e0;  1 drivers
v0x1d6e100_0 .net "initialResult", 0 0, L_0x1fcb7e0;  1 drivers
v0x1d6e1a0_0 .net "isAdd", 0 0, L_0x1fca9b0;  1 drivers
v0x1d62670_0 .net "isAnd", 0 0, L_0x1fcb120;  1 drivers
v0x1d62710_0 .net "isNand", 0 0, L_0x1fcb300;  1 drivers
v0x1d5d7c0_0 .net "isNor", 0 0, L_0x1fcb0b0;  1 drivers
v0x1d5d860_0 .net "isOr", 0 0, L_0x1fcb690;  1 drivers
v0x1d5d370_0 .net "isSLT", 0 0, L_0x1fcaf50;  1 drivers
v0x1d5d430_0 .net "isSub", 0 0, L_0x1fcab60;  1 drivers
v0x1d5cf80_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d5d020_0 .net "isXor", 0 0, L_0x1fcad70;  1 drivers
v0x1d579c0_0 .net "nandRes", 0 0, L_0x1fc8640;  1 drivers
v0x1d57570_0 .net "norRes", 0 0, L_0x1fc9270;  1 drivers
v0x1d57630_0 .net "orRes", 0 0, L_0x1fc9080;  1 drivers
v0x1d57180_0 .net "s0", 0 0, L_0x1fc9d40;  1 drivers
v0x1d57240_0 .net "s0inv", 0 0, L_0x1fca5e0;  1 drivers
v0x1d51bc0_0 .net "s1", 0 0, L_0x1fc9de0;  1 drivers
v0x1d51c80_0 .net "s1inv", 0 0, L_0x1fca740;  1 drivers
v0x1d51770_0 .net "s2", 0 0, L_0x1fc9e80;  1 drivers
v0x1d51830_0 .net "s2inv", 0 0, L_0x1fca800;  1 drivers
v0x1d51380_0 .net "xorRes", 0 0, L_0x1fc9330;  1 drivers
S_0x1d80920 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1d91cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fabef0/d .functor XOR 1, L_0x1fcbd30, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fabef0 .delay 1 (40,40,40) L_0x1fabef0/d;
L_0x1fabfb0/d .functor XOR 1, L_0x1fcbbd0, L_0x1fabef0, C4<0>, C4<0>;
L_0x1fabfb0 .delay 1 (40,40,40) L_0x1fabfb0/d;
L_0x1fac270/d .functor XOR 1, L_0x1fabfb0, L_0x1fc9ca0, C4<0>, C4<0>;
L_0x1fac270 .delay 1 (40,40,40) L_0x1fac270/d;
L_0x1fca120/d .functor AND 1, L_0x1fcbbd0, L_0x1fabef0, C4<1>, C4<1>;
L_0x1fca120 .delay 1 (40,40,40) L_0x1fca120/d;
L_0x1fc90f0/d .functor AND 1, L_0x1fabfb0, L_0x1fc9ca0, C4<1>, C4<1>;
L_0x1fc90f0 .delay 1 (40,40,40) L_0x1fc90f0/d;
L_0x1fca3e0/d .functor OR 1, L_0x1fca120, L_0x1fc90f0, C4<0>, C4<0>;
L_0x1fca3e0 .delay 1 (40,40,40) L_0x1fca3e0/d;
v0x1d804d0_0 .net "AandB", 0 0, L_0x1fca120;  1 drivers
v0x1d805b0_0 .net "BxorSub", 0 0, L_0x1fabef0;  1 drivers
v0x1d800e0_0 .net "a", 0 0, L_0x1fcbbd0;  alias, 1 drivers
v0x1d80180_0 .net "b", 0 0, L_0x1fcbd30;  alias, 1 drivers
v0x1d7ab20_0 .net "carryin", 0 0, L_0x1fc9ca0;  alias, 1 drivers
v0x1d7abe0_0 .net "carryout", 0 0, L_0x1fca3e0;  alias, 1 drivers
v0x1d7a6d0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d7a770_0 .net "res", 0 0, L_0x1fac270;  alias, 1 drivers
v0x1d7a2e0_0 .net "xAorB", 0 0, L_0x1fabfb0;  1 drivers
v0x1d7a3a0_0 .net "xAorBandCin", 0 0, L_0x1fc90f0;  1 drivers
S_0x1d45230 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d576f0 .param/l "i" 0 4 165, +C4<010111>;
S_0x1bf9f90 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d45230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fcbc70/d .functor AND 1, L_0x1fce680, L_0x1f7d9b0, C4<1>, C4<1>;
L_0x1fcbc70 .delay 1 (40,40,40) L_0x1fcbc70/d;
L_0x1fc9fc0/d .functor NAND 1, L_0x1fce680, L_0x1f7d9b0, C4<1>, C4<1>;
L_0x1fc9fc0 .delay 1 (20,20,20) L_0x1fc9fc0/d;
L_0x1fcc340/d .functor OR 1, L_0x1fce680, L_0x1f7d9b0, C4<0>, C4<0>;
L_0x1fcc340 .delay 1 (40,40,40) L_0x1fcc340/d;
L_0x1fcc4d0/d .functor NOR 1, L_0x1fce680, L_0x1f7d9b0, C4<0>, C4<0>;
L_0x1fcc4d0 .delay 1 (20,20,20) L_0x1fcc4d0/d;
L_0x1fcc590/d .functor XOR 1, L_0x1fce680, L_0x1f7d9b0, C4<0>, C4<0>;
L_0x1fcc590 .delay 1 (40,40,40) L_0x1fcc590/d;
L_0x1fccff0/d .functor NOT 1, L_0x1f7dbf0, C4<0>, C4<0>, C4<0>;
L_0x1fccff0 .delay 1 (10,10,10) L_0x1fccff0/d;
L_0x1fcd150/d .functor NOT 1, L_0x1f7dc90, C4<0>, C4<0>, C4<0>;
L_0x1fcd150 .delay 1 (10,10,10) L_0x1fcd150/d;
L_0x1fcd210/d .functor NOT 1, L_0x1fcbee0, C4<0>, C4<0>, C4<0>;
L_0x1fcd210 .delay 1 (10,10,10) L_0x1fcd210/d;
L_0x1fcd3c0/d .functor AND 1, L_0x1fcc910, L_0x1fccff0, L_0x1fcd150, L_0x1fcd210;
L_0x1fcd3c0 .delay 1 (80,80,80) L_0x1fcd3c0/d;
L_0x1fcd570/d .functor AND 1, L_0x1fcc910, L_0x1f7dbf0, L_0x1fcd150, L_0x1fcd210;
L_0x1fcd570 .delay 1 (80,80,80) L_0x1fcd570/d;
L_0x1fcd780/d .functor AND 1, L_0x1fcc590, L_0x1fccff0, L_0x1f7dc90, L_0x1fcd210;
L_0x1fcd780 .delay 1 (80,80,80) L_0x1fcd780/d;
L_0x1fcd960/d .functor AND 1, L_0x1fcc910, L_0x1f7dbf0, L_0x1f7dc90, L_0x1fcd210;
L_0x1fcd960 .delay 1 (80,80,80) L_0x1fcd960/d;
L_0x1fcdb30/d .functor AND 1, L_0x1fcbc70, L_0x1fccff0, L_0x1fcd150, L_0x1fcbee0;
L_0x1fcdb30 .delay 1 (80,80,80) L_0x1fcdb30/d;
L_0x1fcdd10/d .functor AND 1, L_0x1fc9fc0, L_0x1f7dbf0, L_0x1fcd150, L_0x1fcbee0;
L_0x1fcdd10 .delay 1 (80,80,80) L_0x1fcdd10/d;
L_0x1fcdac0/d .functor AND 1, L_0x1fcc4d0, L_0x1fccff0, L_0x1f7dc90, L_0x1fcbee0;
L_0x1fcdac0 .delay 1 (80,80,80) L_0x1fcdac0/d;
L_0x1fce0f0/d .functor AND 1, L_0x1fcc340, L_0x1f7dbf0, L_0x1f7dc90, L_0x1fcbee0;
L_0x1fce0f0 .delay 1 (80,80,80) L_0x1fce0f0/d;
L_0x1fce290/0/0 .functor OR 1, L_0x1fcd3c0, L_0x1fcd570, L_0x1fcd780, L_0x1fcdb30;
L_0x1fce290/0/4 .functor OR 1, L_0x1fcdd10, L_0x1fcdac0, L_0x1fce0f0, L_0x1fcd960;
L_0x1fce290/d .functor OR 1, L_0x1fce290/0/0, L_0x1fce290/0/4, C4<0>, C4<0>;
L_0x1fce290 .delay 1 (160,160,160) L_0x1fce290/d;
v0x1bd6ee0_0 .net "a", 0 0, L_0x1fce680;  1 drivers
v0x1bd6fa0_0 .net "addSub", 0 0, L_0x1fcc910;  1 drivers
v0x1bd6aa0_0 .net "andRes", 0 0, L_0x1fcbc70;  1 drivers
v0x1bd6b70_0 .net "b", 0 0, L_0x1f7d9b0;  1 drivers
v0x1bd1130_0 .net "carryIn", 0 0, L_0x1fcc400;  1 drivers
v0x1bd11d0_0 .net "carryOut", 0 0, L_0x1fccdf0;  1 drivers
v0x1bd0cf0_0 .net "initialResult", 0 0, L_0x1fce290;  1 drivers
v0x1bd0d90_0 .net "isAdd", 0 0, L_0x1fcd3c0;  1 drivers
v0x1bd0900_0 .net "isAnd", 0 0, L_0x1fcdb30;  1 drivers
v0x1bd09a0_0 .net "isNand", 0 0, L_0x1fcdd10;  1 drivers
v0x1bb9be0_0 .net "isNor", 0 0, L_0x1fcdac0;  1 drivers
v0x1bb9c80_0 .net "isOr", 0 0, L_0x1fce0f0;  1 drivers
v0x1bb9790_0 .net "isSLT", 0 0, L_0x1fcd960;  1 drivers
v0x1bb9850_0 .net "isSub", 0 0, L_0x1fcd570;  1 drivers
v0x1bb93a0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1bb9440_0 .net "isXor", 0 0, L_0x1fcd780;  1 drivers
v0x1bb3e10_0 .net "nandRes", 0 0, L_0x1fc9fc0;  1 drivers
v0x1bb39c0_0 .net "norRes", 0 0, L_0x1fcc4d0;  1 drivers
v0x1bb3a80_0 .net "orRes", 0 0, L_0x1fcc340;  1 drivers
v0x1bb35d0_0 .net "s0", 0 0, L_0x1f7dbf0;  1 drivers
v0x1bb3690_0 .net "s0inv", 0 0, L_0x1fccff0;  1 drivers
v0x1bae040_0 .net "s1", 0 0, L_0x1f7dc90;  1 drivers
v0x1bae100_0 .net "s1inv", 0 0, L_0x1fcd150;  1 drivers
v0x1bad1b0_0 .net "s2", 0 0, L_0x1fcbee0;  1 drivers
v0x1bad270_0 .net "s2inv", 0 0, L_0x1fcd210;  1 drivers
v0x1b9c890_0 .net "xorRes", 0 0, L_0x1fcc590;  1 drivers
S_0x1bf41e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1bf9f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fcc6f0/d .functor XOR 1, L_0x1f7d9b0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fcc6f0 .delay 1 (40,40,40) L_0x1fcc6f0/d;
L_0x1fcc7b0/d .functor XOR 1, L_0x1fce680, L_0x1fcc6f0, C4<0>, C4<0>;
L_0x1fcc7b0 .delay 1 (40,40,40) L_0x1fcc7b0/d;
L_0x1fcc910/d .functor XOR 1, L_0x1fcc7b0, L_0x1fcc400, C4<0>, C4<0>;
L_0x1fcc910 .delay 1 (40,40,40) L_0x1fcc910/d;
L_0x1fccb10/d .functor AND 1, L_0x1fce680, L_0x1fcc6f0, C4<1>, C4<1>;
L_0x1fccb10 .delay 1 (40,40,40) L_0x1fccb10/d;
L_0x1fccd80/d .functor AND 1, L_0x1fcc7b0, L_0x1fcc400, C4<1>, C4<1>;
L_0x1fccd80 .delay 1 (40,40,40) L_0x1fccd80/d;
L_0x1fccdf0/d .functor OR 1, L_0x1fccb10, L_0x1fccd80, C4<0>, C4<0>;
L_0x1fccdf0 .delay 1 (40,40,40) L_0x1fccdf0/d;
v0x1bf3da0_0 .net "AandB", 0 0, L_0x1fccb10;  1 drivers
v0x1bf3e80_0 .net "BxorSub", 0 0, L_0x1fcc6f0;  1 drivers
v0x1bee430_0 .net "a", 0 0, L_0x1fce680;  alias, 1 drivers
v0x1bee4d0_0 .net "b", 0 0, L_0x1f7d9b0;  alias, 1 drivers
v0x1bed5f0_0 .net "carryin", 0 0, L_0x1fcc400;  alias, 1 drivers
v0x1bed6b0_0 .net "carryout", 0 0, L_0x1fccdf0;  alias, 1 drivers
v0x1bdcc90_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1bdcd30_0 .net "res", 0 0, L_0x1fcc910;  alias, 1 drivers
v0x1bdc850_0 .net "xAorB", 0 0, L_0x1fcc7b0;  1 drivers
v0x1bdc910_0 .net "xAorBandCin", 0 0, L_0x1fccd80;  1 drivers
S_0x1b9c440 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1bb9910 .param/l "i" 0 4 165, +C4<011000>;
S_0x1b9c050 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1b9c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fce720/d .functor AND 1, L_0x1fd1500, L_0x1fd1660, C4<1>, C4<1>;
L_0x1fce720 .delay 1 (40,40,40) L_0x1fce720/d;
L_0x1fcdf00/d .functor NAND 1, L_0x1fd1500, L_0x1fd1660, C4<1>, C4<1>;
L_0x1fcdf00 .delay 1 (20,20,20) L_0x1fcdf00/d;
L_0x1fcc020/d .functor OR 1, L_0x1fd1500, L_0x1fd1660, C4<0>, C4<0>;
L_0x1fcc020 .delay 1 (40,40,40) L_0x1fcc020/d;
L_0x1fcc210/d .functor NOR 1, L_0x1fd1500, L_0x1fd1660, C4<0>, C4<0>;
L_0x1fcc210 .delay 1 (20,20,20) L_0x1fcc210/d;
L_0x1fcf480/d .functor XOR 1, L_0x1fd1500, L_0x1fd1660, C4<0>, C4<0>;
L_0x1fcf480 .delay 1 (40,40,40) L_0x1fcf480/d;
L_0x1fcfe70/d .functor NOT 1, L_0x1fcf090, C4<0>, C4<0>, C4<0>;
L_0x1fcfe70 .delay 1 (10,10,10) L_0x1fcfe70/d;
L_0x1fcffd0/d .functor NOT 1, L_0x1fcf130, C4<0>, C4<0>, C4<0>;
L_0x1fcffd0 .delay 1 (10,10,10) L_0x1fcffd0/d;
L_0x1fd0090/d .functor NOT 1, L_0x1fcf1d0, C4<0>, C4<0>, C4<0>;
L_0x1fd0090 .delay 1 (10,10,10) L_0x1fd0090/d;
L_0x1fd0240/d .functor AND 1, L_0x1fcf7b0, L_0x1fcfe70, L_0x1fcffd0, L_0x1fd0090;
L_0x1fd0240 .delay 1 (80,80,80) L_0x1fd0240/d;
L_0x1fd03f0/d .functor AND 1, L_0x1fcf7b0, L_0x1fcf090, L_0x1fcffd0, L_0x1fd0090;
L_0x1fd03f0 .delay 1 (80,80,80) L_0x1fd03f0/d;
L_0x1fd0600/d .functor AND 1, L_0x1fcf480, L_0x1fcfe70, L_0x1fcf130, L_0x1fd0090;
L_0x1fd0600 .delay 1 (80,80,80) L_0x1fd0600/d;
L_0x1fd07e0/d .functor AND 1, L_0x1fcf7b0, L_0x1fcf090, L_0x1fcf130, L_0x1fd0090;
L_0x1fd07e0 .delay 1 (80,80,80) L_0x1fd07e0/d;
L_0x1fd09b0/d .functor AND 1, L_0x1fce720, L_0x1fcfe70, L_0x1fcffd0, L_0x1fcf1d0;
L_0x1fd09b0 .delay 1 (80,80,80) L_0x1fd09b0/d;
L_0x1fd0b90/d .functor AND 1, L_0x1fcdf00, L_0x1fcf090, L_0x1fcffd0, L_0x1fcf1d0;
L_0x1fd0b90 .delay 1 (80,80,80) L_0x1fd0b90/d;
L_0x1fd0940/d .functor AND 1, L_0x1fcc210, L_0x1fcfe70, L_0x1fcf130, L_0x1fcf1d0;
L_0x1fd0940 .delay 1 (80,80,80) L_0x1fd0940/d;
L_0x1fd0f70/d .functor AND 1, L_0x1fcc020, L_0x1fcf090, L_0x1fcf130, L_0x1fcf1d0;
L_0x1fd0f70 .delay 1 (80,80,80) L_0x1fd0f70/d;
L_0x1fd1110/0/0 .functor OR 1, L_0x1fd0240, L_0x1fd03f0, L_0x1fd0600, L_0x1fd09b0;
L_0x1fd1110/0/4 .functor OR 1, L_0x1fd0b90, L_0x1fd0940, L_0x1fd0f70, L_0x1fd07e0;
L_0x1fd1110/d .functor OR 1, L_0x1fd1110/0/0, L_0x1fd1110/0/4, C4<0>, C4<0>;
L_0x1fd1110 .delay 1 (160,160,160) L_0x1fd1110/d;
v0x1b7e5d0_0 .net "a", 0 0, L_0x1fd1500;  1 drivers
v0x1b7e690_0 .net "addSub", 0 0, L_0x1fcf7b0;  1 drivers
v0x1b79720_0 .net "andRes", 0 0, L_0x1fce720;  1 drivers
v0x1b797f0_0 .net "b", 0 0, L_0x1fd1660;  1 drivers
v0x1b792d0_0 .net "carryIn", 0 0, L_0x1fceff0;  1 drivers
v0x1b79370_0 .net "carryOut", 0 0, L_0x1fcfc70;  1 drivers
v0x1b78ee0_0 .net "initialResult", 0 0, L_0x1fd1110;  1 drivers
v0x1b78f80_0 .net "isAdd", 0 0, L_0x1fd0240;  1 drivers
v0x1b73920_0 .net "isAnd", 0 0, L_0x1fd09b0;  1 drivers
v0x1b739c0_0 .net "isNand", 0 0, L_0x1fd0b90;  1 drivers
v0x1b734d0_0 .net "isNor", 0 0, L_0x1fd0940;  1 drivers
v0x1b73570_0 .net "isOr", 0 0, L_0x1fd0f70;  1 drivers
v0x1b730e0_0 .net "isSLT", 0 0, L_0x1fd07e0;  1 drivers
v0x1b731a0_0 .net "isSub", 0 0, L_0x1fd03f0;  1 drivers
v0x1b6db20_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1b6dbc0_0 .net "isXor", 0 0, L_0x1fd0600;  1 drivers
v0x1b6d6d0_0 .net "nandRes", 0 0, L_0x1fcdf00;  1 drivers
v0x1b6d2e0_0 .net "norRes", 0 0, L_0x1fcc210;  1 drivers
v0x1b6d3a0_0 .net "orRes", 0 0, L_0x1fcc020;  1 drivers
v0x1b5bf00_0 .net "s0", 0 0, L_0x1fcf090;  1 drivers
v0x1b5bfc0_0 .net "s0inv", 0 0, L_0x1fcfe70;  1 drivers
v0x1b5bb10_0 .net "s1", 0 0, L_0x1fcf130;  1 drivers
v0x1b5bbd0_0 .net "s1inv", 0 0, L_0x1fcffd0;  1 drivers
v0x1b56550_0 .net "s2", 0 0, L_0x1fcf1d0;  1 drivers
v0x1b56610_0 .net "s2inv", 0 0, L_0x1fd0090;  1 drivers
v0x1b56100_0 .net "xorRes", 0 0, L_0x1fcf480;  1 drivers
S_0x1b96640 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1b9c050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fcf540/d .functor XOR 1, L_0x1fd1660, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fcf540 .delay 1 (40,40,40) L_0x1fcf540/d;
L_0x1fcf6a0/d .functor XOR 1, L_0x1fd1500, L_0x1fcf540, C4<0>, C4<0>;
L_0x1fcf6a0 .delay 1 (40,40,40) L_0x1fcf6a0/d;
L_0x1fcf7b0/d .functor XOR 1, L_0x1fcf6a0, L_0x1fceff0, C4<0>, C4<0>;
L_0x1fcf7b0 .delay 1 (40,40,40) L_0x1fcf7b0/d;
L_0x1fcf9b0/d .functor AND 1, L_0x1fd1500, L_0x1fcf540, C4<1>, C4<1>;
L_0x1fcf9b0 .delay 1 (40,40,40) L_0x1fcf9b0/d;
L_0x1fcc090/d .functor AND 1, L_0x1fcf6a0, L_0x1fceff0, C4<1>, C4<1>;
L_0x1fcc090 .delay 1 (40,40,40) L_0x1fcc090/d;
L_0x1fcfc70/d .functor OR 1, L_0x1fcf9b0, L_0x1fcc090, C4<0>, C4<0>;
L_0x1fcfc70 .delay 1 (40,40,40) L_0x1fcfc70/d;
v0x1b96250_0 .net "AandB", 0 0, L_0x1fcf9b0;  1 drivers
v0x1b96330_0 .net "BxorSub", 0 0, L_0x1fcf540;  1 drivers
v0x1b90c90_0 .net "a", 0 0, L_0x1fd1500;  alias, 1 drivers
v0x1b90d30_0 .net "b", 0 0, L_0x1fd1660;  alias, 1 drivers
v0x1b90840_0 .net "carryin", 0 0, L_0x1fceff0;  alias, 1 drivers
v0x1b90900_0 .net "carryout", 0 0, L_0x1fcfc70;  alias, 1 drivers
v0x1b90450_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1b904f0_0 .net "res", 0 0, L_0x1fcf7b0;  alias, 1 drivers
v0x1b8a060_0 .net "xAorB", 0 0, L_0x1fcf6a0;  1 drivers
v0x1b8a120_0 .net "xAorBandCin", 0 0, L_0x1fcc090;  1 drivers
S_0x1b55d10 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1b73260 .param/l "i" 0 4 165, +C4<011001>;
S_0x1ce06f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1b55d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fd15a0/d .functor AND 1, L_0x1fd3fe0, L_0x1fd4140, C4<1>, C4<1>;
L_0x1fd15a0 .delay 1 (40,40,40) L_0x1fd15a0/d;
L_0x1fd0d80/d .functor NAND 1, L_0x1fd3fe0, L_0x1fd4140, C4<1>, C4<1>;
L_0x1fd0d80 .delay 1 (20,20,20) L_0x1fd0d80/d;
L_0x1fcf360/d .functor OR 1, L_0x1fd3fe0, L_0x1fd4140, C4<0>, C4<0>;
L_0x1fcf360 .delay 1 (40,40,40) L_0x1fcf360/d;
L_0x1fd1db0/d .functor NOR 1, L_0x1fd3fe0, L_0x1fd4140, C4<0>, C4<0>;
L_0x1fd1db0 .delay 1 (20,20,20) L_0x1fd1db0/d;
L_0x1fd1e70/d .functor XOR 1, L_0x1fd3fe0, L_0x1fd4140, C4<0>, C4<0>;
L_0x1fd1e70 .delay 1 (40,40,40) L_0x1fd1e70/d;
L_0x1fd2900/d .functor NOT 1, L_0x1fd18b0, C4<0>, C4<0>, C4<0>;
L_0x1fd2900 .delay 1 (10,10,10) L_0x1fd2900/d;
L_0x1fd2a60/d .functor NOT 1, L_0x1fd1950, C4<0>, C4<0>, C4<0>;
L_0x1fd2a60 .delay 1 (10,10,10) L_0x1fd2a60/d;
L_0x1fd2b20/d .functor NOT 1, L_0x1fd19f0, C4<0>, C4<0>, C4<0>;
L_0x1fd2b20 .delay 1 (10,10,10) L_0x1fd2b20/d;
L_0x1fd2cd0/d .functor AND 1, L_0x1fd2240, L_0x1fd2900, L_0x1fd2a60, L_0x1fd2b20;
L_0x1fd2cd0 .delay 1 (80,80,80) L_0x1fd2cd0/d;
L_0x1fd2ed0/d .functor AND 1, L_0x1fd2240, L_0x1fd18b0, L_0x1fd2a60, L_0x1fd2b20;
L_0x1fd2ed0 .delay 1 (80,80,80) L_0x1fd2ed0/d;
L_0x1fd30e0/d .functor AND 1, L_0x1fd1e70, L_0x1fd2900, L_0x1fd1950, L_0x1fd2b20;
L_0x1fd30e0 .delay 1 (80,80,80) L_0x1fd30e0/d;
L_0x1fd32c0/d .functor AND 1, L_0x1fd2240, L_0x1fd18b0, L_0x1fd1950, L_0x1fd2b20;
L_0x1fd32c0 .delay 1 (80,80,80) L_0x1fd32c0/d;
L_0x1fd3490/d .functor AND 1, L_0x1fd15a0, L_0x1fd2900, L_0x1fd2a60, L_0x1fd19f0;
L_0x1fd3490 .delay 1 (80,80,80) L_0x1fd3490/d;
L_0x1fd3670/d .functor AND 1, L_0x1fd0d80, L_0x1fd18b0, L_0x1fd2a60, L_0x1fd19f0;
L_0x1fd3670 .delay 1 (80,80,80) L_0x1fd3670/d;
L_0x1fd3420/d .functor AND 1, L_0x1fd1db0, L_0x1fd2900, L_0x1fd1950, L_0x1fd19f0;
L_0x1fd3420 .delay 1 (80,80,80) L_0x1fd3420/d;
L_0x1fd3a50/d .functor AND 1, L_0x1fcf360, L_0x1fd18b0, L_0x1fd1950, L_0x1fd19f0;
L_0x1fd3a50 .delay 1 (80,80,80) L_0x1fd3a50/d;
L_0x1fd3bf0/0/0 .functor OR 1, L_0x1fd2cd0, L_0x1fd2ed0, L_0x1fd30e0, L_0x1fd3490;
L_0x1fd3bf0/0/4 .functor OR 1, L_0x1fd3670, L_0x1fd3420, L_0x1fd3a50, L_0x1fd32c0;
L_0x1fd3bf0/d .functor OR 1, L_0x1fd3bf0/0/0, L_0x1fd3bf0/0/4, C4<0>, C4<0>;
L_0x1fd3bf0 .delay 1 (160,160,160) L_0x1fd3bf0/d;
v0x1cd4310_0 .net "a", 0 0, L_0x1fd3fe0;  1 drivers
v0x1cd43d0_0 .net "addSub", 0 0, L_0x1fd2240;  1 drivers
v0x1ccdf60_0 .net "andRes", 0 0, L_0x1fd15a0;  1 drivers
v0x1cce030_0 .net "b", 0 0, L_0x1fd4140;  1 drivers
v0x1cc24d0_0 .net "carryIn", 0 0, L_0x1fd1810;  1 drivers
v0x1cc2570_0 .net "carryOut", 0 0, L_0x1fd2700;  1 drivers
v0x1cbd620_0 .net "initialResult", 0 0, L_0x1fd3bf0;  1 drivers
v0x1cbd6c0_0 .net "isAdd", 0 0, L_0x1fd2cd0;  1 drivers
v0x1cbd1d0_0 .net "isAnd", 0 0, L_0x1fd3490;  1 drivers
v0x1cbd270_0 .net "isNand", 0 0, L_0x1fd3670;  1 drivers
v0x1cbcde0_0 .net "isNor", 0 0, L_0x1fd3420;  1 drivers
v0x1cbce80_0 .net "isOr", 0 0, L_0x1fd3a50;  1 drivers
v0x1cb7850_0 .net "isSLT", 0 0, L_0x1fd32c0;  1 drivers
v0x1cb7910_0 .net "isSub", 0 0, L_0x1fd2ed0;  1 drivers
v0x1cb7400_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1cb74a0_0 .net "isXor", 0 0, L_0x1fd30e0;  1 drivers
v0x1cb7010_0 .net "nandRes", 0 0, L_0x1fd0d80;  1 drivers
v0x1cb1a80_0 .net "norRes", 0 0, L_0x1fd1db0;  1 drivers
v0x1cb1b40_0 .net "orRes", 0 0, L_0x1fcf360;  1 drivers
v0x1cb1630_0 .net "s0", 0 0, L_0x1fd18b0;  1 drivers
v0x1cb16f0_0 .net "s0inv", 0 0, L_0x1fd2900;  1 drivers
v0x1cb1240_0 .net "s1", 0 0, L_0x1fd1950;  1 drivers
v0x1cb1300_0 .net "s1inv", 0 0, L_0x1fd2a60;  1 drivers
v0x1ca02d0_0 .net "s2", 0 0, L_0x1fd19f0;  1 drivers
v0x1ca0390_0 .net "s2inv", 0 0, L_0x1fd2b20;  1 drivers
v0x1c9fe80_0 .net "xorRes", 0 0, L_0x1fd1e70;  1 drivers
S_0x1cdfeb0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ce06f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fd1fd0/d .functor XOR 1, L_0x1fd4140, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fd1fd0 .delay 1 (40,40,40) L_0x1fd1fd0/d;
L_0x1fd2090/d .functor XOR 1, L_0x1fd3fe0, L_0x1fd1fd0, C4<0>, C4<0>;
L_0x1fd2090 .delay 1 (40,40,40) L_0x1fd2090/d;
L_0x1fd2240/d .functor XOR 1, L_0x1fd2090, L_0x1fd1810, C4<0>, C4<0>;
L_0x1fd2240 .delay 1 (40,40,40) L_0x1fd2240/d;
L_0x1fd2440/d .functor AND 1, L_0x1fd3fe0, L_0x1fd1fd0, C4<1>, C4<1>;
L_0x1fd2440 .delay 1 (40,40,40) L_0x1fd2440/d;
L_0x1fcf3d0/d .functor AND 1, L_0x1fd2090, L_0x1fd1810, C4<1>, C4<1>;
L_0x1fcf3d0 .delay 1 (40,40,40) L_0x1fcf3d0/d;
L_0x1fd2700/d .functor OR 1, L_0x1fd2440, L_0x1fcf3d0, C4<0>, C4<0>;
L_0x1fd2700 .delay 1 (40,40,40) L_0x1fd2700/d;
v0x1cda920_0 .net "AandB", 0 0, L_0x1fd2440;  1 drivers
v0x1cdaa00_0 .net "BxorSub", 0 0, L_0x1fd1fd0;  1 drivers
v0x1cda4d0_0 .net "a", 0 0, L_0x1fd3fe0;  alias, 1 drivers
v0x1cda570_0 .net "b", 0 0, L_0x1fd4140;  alias, 1 drivers
v0x1cda0e0_0 .net "carryin", 0 0, L_0x1fd1810;  alias, 1 drivers
v0x1cda1a0_0 .net "carryout", 0 0, L_0x1fd2700;  alias, 1 drivers
v0x1cd4b50_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1cd4bf0_0 .net "res", 0 0, L_0x1fd2240;  alias, 1 drivers
v0x1cd4700_0 .net "xAorB", 0 0, L_0x1fd2090;  1 drivers
v0x1cd47c0_0 .net "xAorBandCin", 0 0, L_0x1fcf3d0;  1 drivers
S_0x1c9fa90 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1cb1c00 .param/l "i" 0 4 165, +C4<011010>;
S_0x1c9a500 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1c9fa90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fd4080/d .functor AND 1, L_0x1fd6aa0, L_0x1fd6c00, C4<1>, C4<1>;
L_0x1fd4080 .delay 1 (40,40,40) L_0x1fd4080/d;
L_0x1fd3860/d .functor NAND 1, L_0x1fd6aa0, L_0x1fd6c00, C4<1>, C4<1>;
L_0x1fd3860 .delay 1 (20,20,20) L_0x1fd3860/d;
L_0x1fd1b30/d .functor OR 1, L_0x1fd6aa0, L_0x1fd6c00, C4<0>, C4<0>;
L_0x1fd1b30 .delay 1 (40,40,40) L_0x1fd1b30/d;
L_0x1fd48c0/d .functor NOR 1, L_0x1fd6aa0, L_0x1fd6c00, C4<0>, C4<0>;
L_0x1fd48c0 .delay 1 (20,20,20) L_0x1fd48c0/d;
L_0x1fd4980/d .functor XOR 1, L_0x1fd6aa0, L_0x1fd6c00, C4<0>, C4<0>;
L_0x1fd4980 .delay 1 (40,40,40) L_0x1fd4980/d;
L_0x1fd5410/d .functor NOT 1, L_0x1fd4390, C4<0>, C4<0>, C4<0>;
L_0x1fd5410 .delay 1 (10,10,10) L_0x1fd5410/d;
L_0x1fd5570/d .functor NOT 1, L_0x1fd4430, C4<0>, C4<0>, C4<0>;
L_0x1fd5570 .delay 1 (10,10,10) L_0x1fd5570/d;
L_0x1fd5630/d .functor NOT 1, L_0x1fd44d0, C4<0>, C4<0>, C4<0>;
L_0x1fd5630 .delay 1 (10,10,10) L_0x1fd5630/d;
L_0x1fd57e0/d .functor AND 1, L_0x1fd4d50, L_0x1fd5410, L_0x1fd5570, L_0x1fd5630;
L_0x1fd57e0 .delay 1 (80,80,80) L_0x1fd57e0/d;
L_0x1fd5990/d .functor AND 1, L_0x1fd4d50, L_0x1fd4390, L_0x1fd5570, L_0x1fd5630;
L_0x1fd5990 .delay 1 (80,80,80) L_0x1fd5990/d;
L_0x1fd5ba0/d .functor AND 1, L_0x1fd4980, L_0x1fd5410, L_0x1fd4430, L_0x1fd5630;
L_0x1fd5ba0 .delay 1 (80,80,80) L_0x1fd5ba0/d;
L_0x1fd5d80/d .functor AND 1, L_0x1fd4d50, L_0x1fd4390, L_0x1fd4430, L_0x1fd5630;
L_0x1fd5d80 .delay 1 (80,80,80) L_0x1fd5d80/d;
L_0x1fd5f50/d .functor AND 1, L_0x1fd4080, L_0x1fd5410, L_0x1fd5570, L_0x1fd44d0;
L_0x1fd5f50 .delay 1 (80,80,80) L_0x1fd5f50/d;
L_0x1fd6130/d .functor AND 1, L_0x1fd3860, L_0x1fd4390, L_0x1fd5570, L_0x1fd44d0;
L_0x1fd6130 .delay 1 (80,80,80) L_0x1fd6130/d;
L_0x1fd5ee0/d .functor AND 1, L_0x1fd48c0, L_0x1fd5410, L_0x1fd4430, L_0x1fd44d0;
L_0x1fd5ee0 .delay 1 (80,80,80) L_0x1fd5ee0/d;
L_0x1fd6510/d .functor AND 1, L_0x1fd1b30, L_0x1fd4390, L_0x1fd4430, L_0x1fd44d0;
L_0x1fd6510 .delay 1 (80,80,80) L_0x1fd6510/d;
L_0x1fd66b0/0/0 .functor OR 1, L_0x1fd57e0, L_0x1fd5990, L_0x1fd5ba0, L_0x1fd5f50;
L_0x1fd66b0/0/4 .functor OR 1, L_0x1fd6130, L_0x1fd5ee0, L_0x1fd6510, L_0x1fd5d80;
L_0x1fd66b0/d .functor OR 1, L_0x1fd66b0/0/0, L_0x1fd66b0/0/4, C4<0>, C4<0>;
L_0x1fd66b0 .delay 1 (160,160,160) L_0x1fd66b0/d;
v0x1c7cdd0_0 .net "a", 0 0, L_0x1fd6aa0;  1 drivers
v0x1c7ce90_0 .net "addSub", 0 0, L_0x1fd4d50;  1 drivers
v0x1c7c9e0_0 .net "andRes", 0 0, L_0x1fd4080;  1 drivers
v0x1c7cab0_0 .net "b", 0 0, L_0x1fd6c00;  1 drivers
v0x1c77440_0 .net "carryIn", 0 0, L_0x1fd42f0;  1 drivers
v0x1c774e0_0 .net "carryOut", 0 0, L_0x1fd5210;  1 drivers
v0x1c77000_0 .net "initialResult", 0 0, L_0x1fd66b0;  1 drivers
v0x1c770a0_0 .net "isAdd", 0 0, L_0x1fd57e0;  1 drivers
v0x1c76c10_0 .net "isAnd", 0 0, L_0x1fd5f50;  1 drivers
v0x1c76cb0_0 .net "isNand", 0 0, L_0x1fd6130;  1 drivers
v0x1c71690_0 .net "isNor", 0 0, L_0x1fd5ee0;  1 drivers
v0x1c71730_0 .net "isOr", 0 0, L_0x1fd6510;  1 drivers
v0x1c71220_0 .net "isSLT", 0 0, L_0x1fd5d80;  1 drivers
v0x1c712e0_0 .net "isSub", 0 0, L_0x1fd5990;  1 drivers
v0x1c70e30_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1c70ed0_0 .net "isXor", 0 0, L_0x1fd5ba0;  1 drivers
v0x1c5fe90_0 .net "nandRes", 0 0, L_0x1fd3860;  1 drivers
v0x1c5fa40_0 .net "norRes", 0 0, L_0x1fd48c0;  1 drivers
v0x1c5fb00_0 .net "orRes", 0 0, L_0x1fd1b30;  1 drivers
v0x1c5f650_0 .net "s0", 0 0, L_0x1fd4390;  1 drivers
v0x1c5f710_0 .net "s0inv", 0 0, L_0x1fd5410;  1 drivers
v0x1c5a090_0 .net "s1", 0 0, L_0x1fd4430;  1 drivers
v0x1c5a150_0 .net "s1inv", 0 0, L_0x1fd5570;  1 drivers
v0x1c59c40_0 .net "s2", 0 0, L_0x1fd44d0;  1 drivers
v0x1c59d00_0 .net "s2inv", 0 0, L_0x1fd5630;  1 drivers
v0x1c59850_0 .net "xorRes", 0 0, L_0x1fd4980;  1 drivers
S_0x1c99cc0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1c9a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fd4ae0/d .functor XOR 1, L_0x1fd6c00, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fd4ae0 .delay 1 (40,40,40) L_0x1fd4ae0/d;
L_0x1fd4ba0/d .functor XOR 1, L_0x1fd6aa0, L_0x1fd4ae0, C4<0>, C4<0>;
L_0x1fd4ba0 .delay 1 (40,40,40) L_0x1fd4ba0/d;
L_0x1fd4d50/d .functor XOR 1, L_0x1fd4ba0, L_0x1fd42f0, C4<0>, C4<0>;
L_0x1fd4d50 .delay 1 (40,40,40) L_0x1fd4d50/d;
L_0x1fd4f50/d .functor AND 1, L_0x1fd6aa0, L_0x1fd4ae0, C4<1>, C4<1>;
L_0x1fd4f50 .delay 1 (40,40,40) L_0x1fd4f50/d;
L_0x1fd1ba0/d .functor AND 1, L_0x1fd4ba0, L_0x1fd42f0, C4<1>, C4<1>;
L_0x1fd1ba0 .delay 1 (40,40,40) L_0x1fd1ba0/d;
L_0x1fd5210/d .functor OR 1, L_0x1fd4f50, L_0x1fd1ba0, C4<0>, C4<0>;
L_0x1fd5210 .delay 1 (40,40,40) L_0x1fd5210/d;
v0x1c94730_0 .net "AandB", 0 0, L_0x1fd4f50;  1 drivers
v0x1c94810_0 .net "BxorSub", 0 0, L_0x1fd4ae0;  1 drivers
v0x1c942e0_0 .net "a", 0 0, L_0x1fd6aa0;  alias, 1 drivers
v0x1c94380_0 .net "b", 0 0, L_0x1fd6c00;  alias, 1 drivers
v0x1c93ef0_0 .net "carryin", 0 0, L_0x1fd42f0;  alias, 1 drivers
v0x1c93fb0_0 .net "carryout", 0 0, L_0x1fd5210;  alias, 1 drivers
v0x1c8db20_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1c8dbc0_0 .net "res", 0 0, L_0x1fd4d50;  alias, 1 drivers
v0x1c7d210_0 .net "xAorB", 0 0, L_0x1fd4ba0;  1 drivers
v0x1c7d2d0_0 .net "xAorBandCin", 0 0, L_0x1fd1ba0;  1 drivers
S_0x1c54290 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c713a0 .param/l "i" 0 4 165, +C4<011011>;
S_0x1c53e40 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1c54290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fd6b40/d .functor AND 1, L_0x1fd9540, L_0x1fd96a0, C4<1>, C4<1>;
L_0x1fd6b40 .delay 1 (40,40,40) L_0x1fd6b40/d;
L_0x1fd4770/d .functor NAND 1, L_0x1fd9540, L_0x1fd96a0, C4<1>, C4<1>;
L_0x1fd4770 .delay 1 (20,20,20) L_0x1fd4770/d;
L_0x1fd4610/d .functor OR 1, L_0x1fd9540, L_0x1fd96a0, C4<0>, C4<0>;
L_0x1fd4610 .delay 1 (40,40,40) L_0x1fd4610/d;
L_0x1fd7360/d .functor NOR 1, L_0x1fd9540, L_0x1fd96a0, C4<0>, C4<0>;
L_0x1fd7360 .delay 1 (20,20,20) L_0x1fd7360/d;
L_0x1fd7420/d .functor XOR 1, L_0x1fd9540, L_0x1fd96a0, C4<0>, C4<0>;
L_0x1fd7420 .delay 1 (40,40,40) L_0x1fd7420/d;
L_0x1fd7eb0/d .functor NOT 1, L_0x1faeae0, C4<0>, C4<0>, C4<0>;
L_0x1fd7eb0 .delay 1 (10,10,10) L_0x1fd7eb0/d;
L_0x1fd8010/d .functor NOT 1, L_0x1fd6db0, C4<0>, C4<0>, C4<0>;
L_0x1fd8010 .delay 1 (10,10,10) L_0x1fd8010/d;
L_0x1fd80d0/d .functor NOT 1, L_0x1fd6e50, C4<0>, C4<0>, C4<0>;
L_0x1fd80d0 .delay 1 (10,10,10) L_0x1fd80d0/d;
L_0x1fd8280/d .functor AND 1, L_0x1fd77f0, L_0x1fd7eb0, L_0x1fd8010, L_0x1fd80d0;
L_0x1fd8280 .delay 1 (80,80,80) L_0x1fd8280/d;
L_0x1fd8430/d .functor AND 1, L_0x1fd77f0, L_0x1faeae0, L_0x1fd8010, L_0x1fd80d0;
L_0x1fd8430 .delay 1 (80,80,80) L_0x1fd8430/d;
L_0x1fd8640/d .functor AND 1, L_0x1fd7420, L_0x1fd7eb0, L_0x1fd6db0, L_0x1fd80d0;
L_0x1fd8640 .delay 1 (80,80,80) L_0x1fd8640/d;
L_0x1fd8820/d .functor AND 1, L_0x1fd77f0, L_0x1faeae0, L_0x1fd6db0, L_0x1fd80d0;
L_0x1fd8820 .delay 1 (80,80,80) L_0x1fd8820/d;
L_0x1fd89f0/d .functor AND 1, L_0x1fd6b40, L_0x1fd7eb0, L_0x1fd8010, L_0x1fd6e50;
L_0x1fd89f0 .delay 1 (80,80,80) L_0x1fd89f0/d;
L_0x1fd8bd0/d .functor AND 1, L_0x1fd4770, L_0x1faeae0, L_0x1fd8010, L_0x1fd6e50;
L_0x1fd8bd0 .delay 1 (80,80,80) L_0x1fd8bd0/d;
L_0x1fd8980/d .functor AND 1, L_0x1fd7360, L_0x1fd7eb0, L_0x1fd6db0, L_0x1fd6e50;
L_0x1fd8980 .delay 1 (80,80,80) L_0x1fd8980/d;
L_0x1fd8fb0/d .functor AND 1, L_0x1fd4610, L_0x1faeae0, L_0x1fd6db0, L_0x1fd6e50;
L_0x1fd8fb0 .delay 1 (80,80,80) L_0x1fd8fb0/d;
L_0x1fd9150/0/0 .functor OR 1, L_0x1fd8280, L_0x1fd8430, L_0x1fd8640, L_0x1fd89f0;
L_0x1fd9150/0/4 .functor OR 1, L_0x1fd8bd0, L_0x1fd8980, L_0x1fd8fb0, L_0x1fd8820;
L_0x1fd9150/d .functor OR 1, L_0x1fd9150/0/0, L_0x1fd9150/0/4, C4<0>, C4<0>;
L_0x1fd9150 .delay 1 (160,160,160) L_0x1fd9150/d;
v0x1c36710_0 .net "a", 0 0, L_0x1fd9540;  1 drivers
v0x1c367d0_0 .net "addSub", 0 0, L_0x1fd77f0;  1 drivers
v0x1c31170_0 .net "andRes", 0 0, L_0x1fd6b40;  1 drivers
v0x1c31240_0 .net "b", 0 0, L_0x1fd96a0;  1 drivers
v0x1c30d30_0 .net "carryIn", 0 0, L_0x1fae9b0;  1 drivers
v0x1c30dd0_0 .net "carryOut", 0 0, L_0x1fd7cb0;  1 drivers
v0x1c30940_0 .net "initialResult", 0 0, L_0x1fd9150;  1 drivers
v0x1c309e0_0 .net "isAdd", 0 0, L_0x1fd8280;  1 drivers
v0x1dc5a70_0 .net "isAnd", 0 0, L_0x1fd89f0;  1 drivers
v0x1dc5b10_0 .net "isNand", 0 0, L_0x1fd8bd0;  1 drivers
v0x1dc5bb0_0 .net "isNor", 0 0, L_0x1fd8980;  1 drivers
v0x1da2850_0 .net "isOr", 0 0, L_0x1fd8fb0;  1 drivers
v0x1da2910_0 .net "isSLT", 0 0, L_0x1fd8820;  1 drivers
v0x1c64ac0_0 .net "isSub", 0 0, L_0x1fd8430;  1 drivers
v0x1c64b80_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1de8de0_0 .net "isXor", 0 0, L_0x1fd8640;  1 drivers
v0x1de8ea0_0 .net "nandRes", 0 0, L_0x1fd4770;  1 drivers
v0x1dcbb10_0 .net "norRes", 0 0, L_0x1fd7360;  1 drivers
v0x1dc5d30_0 .net "orRes", 0 0, L_0x1fd4610;  1 drivers
v0x1dc5df0_0 .net "s0", 0 0, L_0x1faeae0;  1 drivers
v0x1da8920_0 .net "s0inv", 0 0, L_0x1fd7eb0;  1 drivers
v0x1da89e0_0 .net "s1", 0 0, L_0x1fd6db0;  1 drivers
v0x1d8b4f0_0 .net "s1inv", 0 0, L_0x1fd8010;  1 drivers
v0x1d8b5b0_0 .net "s2", 0 0, L_0x1fd6e50;  1 drivers
v0x1d857d0_0 .net "s2inv", 0 0, L_0x1fd80d0;  1 drivers
v0x1d85890_0 .net "xorRes", 0 0, L_0x1fd7420;  1 drivers
S_0x1c4d620 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1c53e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fd7580/d .functor XOR 1, L_0x1fd96a0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fd7580 .delay 1 (40,40,40) L_0x1fd7580/d;
L_0x1fd7640/d .functor XOR 1, L_0x1fd9540, L_0x1fd7580, C4<0>, C4<0>;
L_0x1fd7640 .delay 1 (40,40,40) L_0x1fd7640/d;
L_0x1fd77f0/d .functor XOR 1, L_0x1fd7640, L_0x1fae9b0, C4<0>, C4<0>;
L_0x1fd77f0 .delay 1 (40,40,40) L_0x1fd77f0/d;
L_0x1fd79f0/d .functor AND 1, L_0x1fd9540, L_0x1fd7580, C4<1>, C4<1>;
L_0x1fd79f0 .delay 1 (40,40,40) L_0x1fd79f0/d;
L_0x1fd4680/d .functor AND 1, L_0x1fd7640, L_0x1fae9b0, C4<1>, C4<1>;
L_0x1fd4680 .delay 1 (40,40,40) L_0x1fd4680/d;
L_0x1fd7cb0/d .functor OR 1, L_0x1fd79f0, L_0x1fd4680, C4<0>, C4<0>;
L_0x1fd7cb0 .delay 1 (40,40,40) L_0x1fd7cb0/d;
v0x1c3cd10_0 .net "AandB", 0 0, L_0x1fd79f0;  1 drivers
v0x1c3cdf0_0 .net "BxorSub", 0 0, L_0x1fd7580;  1 drivers
v0x1c3c8d0_0 .net "a", 0 0, L_0x1fd9540;  alias, 1 drivers
v0x1c3c970_0 .net "b", 0 0, L_0x1fd96a0;  alias, 1 drivers
v0x1c3c4e0_0 .net "carryin", 0 0, L_0x1fae9b0;  alias, 1 drivers
v0x1c3c5a0_0 .net "carryout", 0 0, L_0x1fd7cb0;  alias, 1 drivers
v0x1c36f40_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1c36fe0_0 .net "res", 0 0, L_0x1fd77f0;  alias, 1 drivers
v0x1c36b00_0 .net "xAorB", 0 0, L_0x1fd7640;  1 drivers
v0x1c36bc0_0 .net "xAorBandCin", 0 0, L_0x1fd4680;  1 drivers
S_0x1d683e0 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d68580 .param/l "i" 0 4 165, +C4<011100>;
S_0x1d4afe0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d683e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fd95e0/d .functor AND 1, L_0x1fdc1c0, L_0x1fdc320, C4<1>, C4<1>;
L_0x1fd95e0 .delay 1 (40,40,40) L_0x1fd95e0/d;
L_0x1fd8dc0/d .functor NAND 1, L_0x1fdc1c0, L_0x1fdc320, C4<1>, C4<1>;
L_0x1fd8dc0 .delay 1 (20,20,20) L_0x1fd8dc0/d;
L_0x1fd6f90/d .functor OR 1, L_0x1fdc1c0, L_0x1fdc320, C4<0>, C4<0>;
L_0x1fd6f90 .delay 1 (40,40,40) L_0x1fd6f90/d;
L_0x1fd71d0/d .functor NOR 1, L_0x1fdc1c0, L_0x1fdc320, C4<0>, C4<0>;
L_0x1fd71d0 .delay 1 (20,20,20) L_0x1fd71d0/d;
L_0x1fd72e0/d .functor XOR 1, L_0x1fdc1c0, L_0x1fdc320, C4<0>, C4<0>;
L_0x1fd72e0 .delay 1 (40,40,40) L_0x1fd72e0/d;
L_0x1fdab30/d .functor NOT 1, L_0x1fd9d00, C4<0>, C4<0>, C4<0>;
L_0x1fdab30 .delay 1 (10,10,10) L_0x1fdab30/d;
L_0x1fdac90/d .functor NOT 1, L_0x1fd9da0, C4<0>, C4<0>, C4<0>;
L_0x1fdac90 .delay 1 (10,10,10) L_0x1fdac90/d;
L_0x1fdad50/d .functor NOT 1, L_0x1fd9e40, C4<0>, C4<0>, C4<0>;
L_0x1fdad50 .delay 1 (10,10,10) L_0x1fdad50/d;
L_0x1fdaf00/d .functor AND 1, L_0x1fda470, L_0x1fdab30, L_0x1fdac90, L_0x1fdad50;
L_0x1fdaf00 .delay 1 (80,80,80) L_0x1fdaf00/d;
L_0x1fdb0b0/d .functor AND 1, L_0x1fda470, L_0x1fd9d00, L_0x1fdac90, L_0x1fdad50;
L_0x1fdb0b0 .delay 1 (80,80,80) L_0x1fdb0b0/d;
L_0x1fdb2c0/d .functor AND 1, L_0x1fd72e0, L_0x1fdab30, L_0x1fd9da0, L_0x1fdad50;
L_0x1fdb2c0 .delay 1 (80,80,80) L_0x1fdb2c0/d;
L_0x1fdb4a0/d .functor AND 1, L_0x1fda470, L_0x1fd9d00, L_0x1fd9da0, L_0x1fdad50;
L_0x1fdb4a0 .delay 1 (80,80,80) L_0x1fdb4a0/d;
L_0x1fdb670/d .functor AND 1, L_0x1fd95e0, L_0x1fdab30, L_0x1fdac90, L_0x1fd9e40;
L_0x1fdb670 .delay 1 (80,80,80) L_0x1fdb670/d;
L_0x1fdb850/d .functor AND 1, L_0x1fd8dc0, L_0x1fd9d00, L_0x1fdac90, L_0x1fd9e40;
L_0x1fdb850 .delay 1 (80,80,80) L_0x1fdb850/d;
L_0x1fdb600/d .functor AND 1, L_0x1fd71d0, L_0x1fdab30, L_0x1fd9da0, L_0x1fd9e40;
L_0x1fdb600 .delay 1 (80,80,80) L_0x1fdb600/d;
L_0x1fdbc30/d .functor AND 1, L_0x1fd6f90, L_0x1fd9d00, L_0x1fd9da0, L_0x1fd9e40;
L_0x1fdbc30 .delay 1 (80,80,80) L_0x1fdbc30/d;
L_0x1fdbdd0/0/0 .functor OR 1, L_0x1fdaf00, L_0x1fdb0b0, L_0x1fdb2c0, L_0x1fdb670;
L_0x1fdbdd0/0/4 .functor OR 1, L_0x1fdb850, L_0x1fdb600, L_0x1fdbc30, L_0x1fdb4a0;
L_0x1fdbdd0/d .functor OR 1, L_0x1fdbdd0/0/0, L_0x1fdbdd0/0/4, C4<0>, C4<0>;
L_0x1fdbdd0 .delay 1 (160,160,160) L_0x1fdbdd0/d;
v0x1b84340_0 .net "a", 0 0, L_0x1fdc1c0;  1 drivers
v0x1b84400_0 .net "addSub", 0 0, L_0x1fda470;  1 drivers
v0x1b66f00_0 .net "andRes", 0 0, L_0x1fd95e0;  1 drivers
v0x1b66fd0_0 .net "b", 0 0, L_0x1fdc320;  1 drivers
v0x1b611e0_0 .net "carryIn", 0 0, L_0x1fd9c60;  1 drivers
v0x1b61280_0 .net "carryOut", 0 0, L_0x1fda930;  1 drivers
v0x1cc8240_0 .net "initialResult", 0 0, L_0x1fdbdd0;  1 drivers
v0x1cc82e0_0 .net "isAdd", 0 0, L_0x1fdaf00;  1 drivers
v0x1cc8380_0 .net "isAnd", 0 0, L_0x1fdb670;  1 drivers
v0x1caaea0_0 .net "isNand", 0 0, L_0x1fdb850;  1 drivers
v0x1caaf40_0 .net "isNor", 0 0, L_0x1fdb600;  1 drivers
v0x1caafe0_0 .net "isOr", 0 0, L_0x1fdbc30;  1 drivers
v0x1ca5180_0 .net "isSLT", 0 0, L_0x1fdb4a0;  1 drivers
v0x1ca5240_0 .net "isSub", 0 0, L_0x1fdb0b0;  1 drivers
v0x1c87e00_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1c87ea0_0 .net "isXor", 0 0, L_0x1fdb2c0;  1 drivers
v0x1c6aa50_0 .net "nandRes", 0 0, L_0x1fd8dc0;  1 drivers
v0x1c64d80_0 .net "norRes", 0 0, L_0x1fd71d0;  1 drivers
v0x1c64e40_0 .net "orRes", 0 0, L_0x1fd6f90;  1 drivers
v0x1c47900_0 .net "s0", 0 0, L_0x1fd9d00;  1 drivers
v0x1c479c0_0 .net "s0inv", 0 0, L_0x1fdab30;  1 drivers
v0x1d854f0_0 .net "s1", 0 0, L_0x1fd9da0;  1 drivers
v0x1d855b0_0 .net "s1inv", 0 0, L_0x1fdac90;  1 drivers
v0x1ba1490_0 .net "s2", 0 0, L_0x1fd9e40;  1 drivers
v0x1ba1550_0 .net "s2inv", 0 0, L_0x1fdad50;  1 drivers
v0x1d1b030_0 .net "xorRes", 0 0, L_0x1fd72e0;  1 drivers
S_0x1be78d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1d4afe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fda200/d .functor XOR 1, L_0x1fdc320, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fda200 .delay 1 (40,40,40) L_0x1fda200/d;
L_0x1fda360/d .functor XOR 1, L_0x1fdc1c0, L_0x1fda200, C4<0>, C4<0>;
L_0x1fda360 .delay 1 (40,40,40) L_0x1fda360/d;
L_0x1fda470/d .functor XOR 1, L_0x1fda360, L_0x1fd9c60, C4<0>, C4<0>;
L_0x1fda470 .delay 1 (40,40,40) L_0x1fda470/d;
L_0x1fda670/d .functor AND 1, L_0x1fdc1c0, L_0x1fda200, C4<1>, C4<1>;
L_0x1fda670 .delay 1 (40,40,40) L_0x1fda670/d;
L_0x1fd7000/d .functor AND 1, L_0x1fda360, L_0x1fd9c60, C4<1>, C4<1>;
L_0x1fd7000 .delay 1 (40,40,40) L_0x1fd7000/d;
L_0x1fda930/d .functor OR 1, L_0x1fda670, L_0x1fd7000, C4<0>, C4<0>;
L_0x1fda930 .delay 1 (40,40,40) L_0x1fda930/d;
v0x1be1bb0_0 .net "AandB", 0 0, L_0x1fda670;  1 drivers
v0x1be1c50_0 .net "BxorSub", 0 0, L_0x1fda200;  1 drivers
v0x1bca520_0 .net "a", 0 0, L_0x1fdc1c0;  alias, 1 drivers
v0x1bca5f0_0 .net "b", 0 0, L_0x1fdc320;  alias, 1 drivers
v0x1bc4800_0 .net "carryin", 0 0, L_0x1fd9c60;  alias, 1 drivers
v0x1bc4910_0 .net "carryout", 0 0, L_0x1fda930;  alias, 1 drivers
v0x1ba7490_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1ba7530_0 .net "res", 0 0, L_0x1fda470;  alias, 1 drivers
v0x1ba75d0_0 .net "xAorB", 0 0, L_0x1fda360;  1 drivers
v0x1ba1770_0 .net "xAorBandCin", 0 0, L_0x1fd7000;  1 drivers
S_0x1d1a460 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1b844d0 .param/l "i" 0 4 165, +C4<011101>;
S_0x1d19890 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1d1a460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fdc260/d .functor AND 1, L_0x1fdec70, L_0x1fdedd0, C4<1>, C4<1>;
L_0x1fdc260 .delay 1 (40,40,40) L_0x1fdc260/d;
L_0x1fdba40/d .functor NAND 1, L_0x1fdec70, L_0x1fdedd0, C4<1>, C4<1>;
L_0x1fdba40 .delay 1 (20,20,20) L_0x1fdba40/d;
L_0x1fda130/d .functor OR 1, L_0x1fdec70, L_0x1fdedd0, C4<0>, C4<0>;
L_0x1fda130 .delay 1 (40,40,40) L_0x1fda130/d;
L_0x1fda010/d .functor NOR 1, L_0x1fdec70, L_0x1fdedd0, C4<0>, C4<0>;
L_0x1fda010 .delay 1 (20,20,20) L_0x1fda010/d;
L_0x1fdcb30/d .functor XOR 1, L_0x1fdec70, L_0x1fdedd0, C4<0>, C4<0>;
L_0x1fdcb30 .delay 1 (40,40,40) L_0x1fdcb30/d;
L_0x1fdd5e0/d .functor NOT 1, L_0x1fdf0b0, C4<0>, C4<0>, C4<0>;
L_0x1fdd5e0 .delay 1 (10,10,10) L_0x1fdd5e0/d;
L_0x1fdd740/d .functor NOT 1, L_0x1fdc4d0, C4<0>, C4<0>, C4<0>;
L_0x1fdd740 .delay 1 (10,10,10) L_0x1fdd740/d;
L_0x1fdd800/d .functor NOT 1, L_0x1fdc570, C4<0>, C4<0>, C4<0>;
L_0x1fdd800 .delay 1 (10,10,10) L_0x1fdd800/d;
L_0x1fdd9b0/d .functor AND 1, L_0x1fdcf00, L_0x1fdd5e0, L_0x1fdd740, L_0x1fdd800;
L_0x1fdd9b0 .delay 1 (80,80,80) L_0x1fdd9b0/d;
L_0x1fddbb0/d .functor AND 1, L_0x1fdcf00, L_0x1fdf0b0, L_0x1fdd740, L_0x1fdd800;
L_0x1fddbb0 .delay 1 (80,80,80) L_0x1fddbb0/d;
L_0x1fdddc0/d .functor AND 1, L_0x1fdcb30, L_0x1fdd5e0, L_0x1fdc4d0, L_0x1fdd800;
L_0x1fdddc0 .delay 1 (80,80,80) L_0x1fdddc0/d;
L_0x1fddfa0/d .functor AND 1, L_0x1fdcf00, L_0x1fdf0b0, L_0x1fdc4d0, L_0x1fdd800;
L_0x1fddfa0 .delay 1 (80,80,80) L_0x1fddfa0/d;
L_0x1fde170/d .functor AND 1, L_0x1fdc260, L_0x1fdd5e0, L_0x1fdd740, L_0x1fdc570;
L_0x1fde170 .delay 1 (80,80,80) L_0x1fde170/d;
L_0x1fde350/d .functor AND 1, L_0x1fdba40, L_0x1fdf0b0, L_0x1fdd740, L_0x1fdc570;
L_0x1fde350 .delay 1 (80,80,80) L_0x1fde350/d;
L_0x1fde100/d .functor AND 1, L_0x1fda010, L_0x1fdd5e0, L_0x1fdc4d0, L_0x1fdc570;
L_0x1fde100 .delay 1 (80,80,80) L_0x1fde100/d;
L_0x1fde6e0/d .functor AND 1, L_0x1fda130, L_0x1fdf0b0, L_0x1fdc4d0, L_0x1fdc570;
L_0x1fde6e0 .delay 1 (80,80,80) L_0x1fde6e0/d;
L_0x1fde880/0/0 .functor OR 1, L_0x1fdd9b0, L_0x1fddbb0, L_0x1fdddc0, L_0x1fde170;
L_0x1fde880/0/4 .functor OR 1, L_0x1fde350, L_0x1fde100, L_0x1fde6e0, L_0x1fddfa0;
L_0x1fde880/d .functor OR 1, L_0x1fde880/0/0, L_0x1fde880/0/4, C4<0>, C4<0>;
L_0x1fde880 .delay 1 (160,160,160) L_0x1fde880/d;
v0x1d145e0_0 .net "a", 0 0, L_0x1fdec70;  1 drivers
v0x1d146a0_0 .net "addSub", 0 0, L_0x1fdcf00;  1 drivers
v0x1d13a10_0 .net "andRes", 0 0, L_0x1fdc260;  1 drivers
v0x1d13ae0_0 .net "b", 0 0, L_0x1fdedd0;  1 drivers
v0x1d12e40_0 .net "carryIn", 0 0, L_0x1fdef80;  1 drivers
v0x1d12ee0_0 .net "carryOut", 0 0, L_0x1fdd3e0;  1 drivers
v0x1d12fb0_0 .net "initialResult", 0 0, L_0x1fde880;  1 drivers
v0x1d12270_0 .net "isAdd", 0 0, L_0x1fdd9b0;  1 drivers
v0x1d12310_0 .net "isAnd", 0 0, L_0x1fde170;  1 drivers
v0x1d123b0_0 .net "isNand", 0 0, L_0x1fde350;  1 drivers
v0x1d116a0_0 .net "isNor", 0 0, L_0x1fde100;  1 drivers
v0x1d11740_0 .net "isOr", 0 0, L_0x1fde6e0;  1 drivers
v0x1d11800_0 .net "isSLT", 0 0, L_0x1fddfa0;  1 drivers
v0x1d1bc00_0 .net "isSub", 0 0, L_0x1fddbb0;  1 drivers
v0x1d1bcc0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d1bd60_0 .net "isXor", 0 0, L_0x1fdddc0;  1 drivers
v0x1c6a360_0 .net "nandRes", 0 0, L_0x1fdba40;  1 drivers
v0x1c7ba70_0 .net "norRes", 0 0, L_0x1fda010;  1 drivers
v0x1c7bb10_0 .net "orRes", 0 0, L_0x1fda130;  1 drivers
v0x1c7bbd0_0 .net "s0", 0 0, L_0x1fdf0b0;  1 drivers
v0x1c818e0_0 .net "s0inv", 0 0, L_0x1fdd5e0;  1 drivers
v0x1c81980_0 .net "s1", 0 0, L_0x1fdc4d0;  1 drivers
v0x1c81a40_0 .net "s1inv", 0 0, L_0x1fdd740;  1 drivers
v0x1c87710_0 .net "s2", 0 0, L_0x1fdc570;  1 drivers
v0x1c877b0_0 .net "s2inv", 0 0, L_0x1fdd800;  1 drivers
v0x1c87870_0 .net "xorRes", 0 0, L_0x1fdcb30;  1 drivers
S_0x1d180f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1d19890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fdcc90/d .functor XOR 1, L_0x1fdedd0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fdcc90 .delay 1 (40,40,40) L_0x1fdcc90/d;
L_0x1fdcd50/d .functor XOR 1, L_0x1fdec70, L_0x1fdcc90, C4<0>, C4<0>;
L_0x1fdcd50 .delay 1 (40,40,40) L_0x1fdcd50/d;
L_0x1fdcf00/d .functor XOR 1, L_0x1fdcd50, L_0x1fdef80, C4<0>, C4<0>;
L_0x1fdcf00 .delay 1 (40,40,40) L_0x1fdcf00/d;
L_0x1fdd100/d .functor AND 1, L_0x1fdec70, L_0x1fdcc90, C4<1>, C4<1>;
L_0x1fdd100 .delay 1 (40,40,40) L_0x1fdd100/d;
L_0x1fdd370/d .functor AND 1, L_0x1fdcd50, L_0x1fdef80, C4<1>, C4<1>;
L_0x1fdd370 .delay 1 (40,40,40) L_0x1fdd370/d;
L_0x1fdd3e0/d .functor OR 1, L_0x1fdd100, L_0x1fdd370, C4<0>, C4<0>;
L_0x1fdd3e0 .delay 1 (40,40,40) L_0x1fdd3e0/d;
v0x1d18e40_0 .net "AandB", 0 0, L_0x1fdd100;  1 drivers
v0x1d17520_0 .net "BxorSub", 0 0, L_0x1fdcc90;  1 drivers
v0x1d175e0_0 .net "a", 0 0, L_0x1fdec70;  alias, 1 drivers
v0x1d16950_0 .net "b", 0 0, L_0x1fdedd0;  alias, 1 drivers
v0x1d16a10_0 .net "carryin", 0 0, L_0x1fdef80;  alias, 1 drivers
v0x1d16ad0_0 .net "carryout", 0 0, L_0x1fdd3e0;  alias, 1 drivers
v0x1d15d80_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1d15e20_0 .net "res", 0 0, L_0x1fdcf00;  alias, 1 drivers
v0x1d15ee0_0 .net "xAorB", 0 0, L_0x1fdcd50;  1 drivers
v0x1d151b0_0 .net "xAorBandCin", 0 0, L_0x1fdd370;  1 drivers
S_0x1c92eb0 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c93070 .param/l "i" 0 4 165, +C4<011110>;
S_0x1c98cb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1c92eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fded10/d .functor AND 1, L_0x1fe1780, L_0x1fe18e0, C4<1>, C4<1>;
L_0x1fded10 .delay 1 (40,40,40) L_0x1fded10/d;
L_0x1fde540/d .functor NAND 1, L_0x1fe1780, L_0x1fe18e0, C4<1>, C4<1>;
L_0x1fde540 .delay 1 (20,20,20) L_0x1fde540/d;
L_0x1fdc700/d .functor OR 1, L_0x1fe1780, L_0x1fe18e0, C4<0>, C4<0>;
L_0x1fdc700 .delay 1 (40,40,40) L_0x1fdc700/d;
L_0x1fdc8a0/d .functor NOR 1, L_0x1fe1780, L_0x1fe18e0, C4<0>, C4<0>;
L_0x1fdc8a0 .delay 1 (20,20,20) L_0x1fdc8a0/d;
L_0x1fdca50/d .functor XOR 1, L_0x1fe1780, L_0x1fe18e0, C4<0>, C4<0>;
L_0x1fdca50 .delay 1 (40,40,40) L_0x1fdca50/d;
L_0x1fe0140/d .functor NOT 1, L_0x1fdf1f0, C4<0>, C4<0>, C4<0>;
L_0x1fe0140 .delay 1 (10,10,10) L_0x1fe0140/d;
L_0x1fe02a0/d .functor NOT 1, L_0x1fdf290, C4<0>, C4<0>, C4<0>;
L_0x1fe02a0 .delay 1 (10,10,10) L_0x1fe02a0/d;
L_0x1fe0360/d .functor NOT 1, L_0x1fdf330, C4<0>, C4<0>, C4<0>;
L_0x1fe0360 .delay 1 (10,10,10) L_0x1fe0360/d;
L_0x1fe0510/d .functor AND 1, L_0x1fdfa60, L_0x1fe0140, L_0x1fe02a0, L_0x1fe0360;
L_0x1fe0510 .delay 1 (80,80,80) L_0x1fe0510/d;
L_0x1fe06c0/d .functor AND 1, L_0x1fdfa60, L_0x1fdf1f0, L_0x1fe02a0, L_0x1fe0360;
L_0x1fe06c0 .delay 1 (80,80,80) L_0x1fe06c0/d;
L_0x1fe08d0/d .functor AND 1, L_0x1fdca50, L_0x1fe0140, L_0x1fdf290, L_0x1fe0360;
L_0x1fe08d0 .delay 1 (80,80,80) L_0x1fe08d0/d;
L_0x1fe0ab0/d .functor AND 1, L_0x1fdfa60, L_0x1fdf1f0, L_0x1fdf290, L_0x1fe0360;
L_0x1fe0ab0 .delay 1 (80,80,80) L_0x1fe0ab0/d;
L_0x1fe0c80/d .functor AND 1, L_0x1fded10, L_0x1fe0140, L_0x1fe02a0, L_0x1fdf330;
L_0x1fe0c80 .delay 1 (80,80,80) L_0x1fe0c80/d;
L_0x1fe0e60/d .functor AND 1, L_0x1fde540, L_0x1fdf1f0, L_0x1fe02a0, L_0x1fdf330;
L_0x1fe0e60 .delay 1 (80,80,80) L_0x1fe0e60/d;
L_0x1fe0c10/d .functor AND 1, L_0x1fdc8a0, L_0x1fe0140, L_0x1fdf290, L_0x1fdf330;
L_0x1fe0c10 .delay 1 (80,80,80) L_0x1fe0c10/d;
L_0x1fe11f0/d .functor AND 1, L_0x1fdc700, L_0x1fdf1f0, L_0x1fdf290, L_0x1fdf330;
L_0x1fe11f0 .delay 1 (80,80,80) L_0x1fe11f0/d;
L_0x1fe1390/0/0 .functor OR 1, L_0x1fe0510, L_0x1fe06c0, L_0x1fe08d0, L_0x1fe0c80;
L_0x1fe1390/0/4 .functor OR 1, L_0x1fe0e60, L_0x1fe0c10, L_0x1fe11f0, L_0x1fe0ab0;
L_0x1fe1390/d .functor OR 1, L_0x1fe1390/0/0, L_0x1fe1390/0/4, C4<0>, C4<0>;
L_0x1fe1390 .delay 1 (160,160,160) L_0x1fe1390/d;
v0x1cd90d0_0 .net "a", 0 0, L_0x1fe1780;  1 drivers
v0x1cd9190_0 .net "addSub", 0 0, L_0x1fdfa60;  1 drivers
v0x1cd9260_0 .net "andRes", 0 0, L_0x1fded10;  1 drivers
v0x1cdeea0_0 .net "b", 0 0, L_0x1fe18e0;  1 drivers
v0x1cdef70_0 .net "carryIn", 0 0, L_0x1fdf150;  1 drivers
v0x1cdf010_0 .net "carryOut", 0 0, L_0x1fdff40;  1 drivers
v0x1c4cf30_0 .net "initialResult", 0 0, L_0x1fe1390;  1 drivers
v0x1c4cfd0_0 .net "isAdd", 0 0, L_0x1fe0510;  1 drivers
v0x1c4d070_0 .net "isAnd", 0 0, L_0x1fe0c80;  1 drivers
v0x1c52a00_0 .net "isNand", 0 0, L_0x1fe0e60;  1 drivers
v0x1c52aa0_0 .net "isNor", 0 0, L_0x1fe0c10;  1 drivers
v0x1c52b40_0 .net "isOr", 0 0, L_0x1fe11f0;  1 drivers
v0x1c58810_0 .net "isSLT", 0 0, L_0x1fe0ab0;  1 drivers
v0x1c588d0_0 .net "isSub", 0 0, L_0x1fe06c0;  1 drivers
v0x1c58990_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1c5e610_0 .net "isXor", 0 0, L_0x1fe08d0;  1 drivers
v0x1c5e6b0_0 .net "nandRes", 0 0, L_0x1fde540;  1 drivers
v0x1c5e750_0 .net "norRes", 0 0, L_0x1fdc8a0;  1 drivers
v0x1c64780_0 .net "orRes", 0 0, L_0x1fdc700;  1 drivers
v0x1b8f3e0_0 .net "s0", 0 0, L_0x1fdf1f0;  1 drivers
v0x1b8f4a0_0 .net "s0inv", 0 0, L_0x1fe0140;  1 drivers
v0x1b8f560_0 .net "s1", 0 0, L_0x1fdf290;  1 drivers
v0x1b95210_0 .net "s1inv", 0 0, L_0x1fe02a0;  1 drivers
v0x1b952d0_0 .net "s2", 0 0, L_0x1fdf330;  1 drivers
v0x1b95390_0 .net "s2inv", 0 0, L_0x1fe0360;  1 drivers
v0x1ba1020_0 .net "xorRes", 0 0, L_0x1fdca50;  1 drivers
S_0x1c3b570 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1c98cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fdf750/d .functor XOR 1, L_0x1fe18e0, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fdf750 .delay 1 (40,40,40) L_0x1fdf750/d;
L_0x1fdf8b0/d .functor XOR 1, L_0x1fe1780, L_0x1fdf750, C4<0>, C4<0>;
L_0x1fdf8b0 .delay 1 (40,40,40) L_0x1fdf8b0/d;
L_0x1fdfa60/d .functor XOR 1, L_0x1fdf8b0, L_0x1fdf150, C4<0>, C4<0>;
L_0x1fdfa60 .delay 1 (40,40,40) L_0x1fdfa60/d;
L_0x1fdfc60/d .functor AND 1, L_0x1fe1780, L_0x1fdf750, C4<1>, C4<1>;
L_0x1fdfc60 .delay 1 (40,40,40) L_0x1fdfc60/d;
L_0x1fdfed0/d .functor AND 1, L_0x1fdf8b0, L_0x1fdf150, C4<1>, C4<1>;
L_0x1fdfed0 .delay 1 (40,40,40) L_0x1fdfed0/d;
L_0x1fdff40/d .functor OR 1, L_0x1fdfc60, L_0x1fdfed0, C4<0>, C4<0>;
L_0x1fdff40 .delay 1 (40,40,40) L_0x1fdff40/d;
v0x1c2fa90_0 .net "AandB", 0 0, L_0x1fdfc60;  1 drivers
v0x1cb6000_0 .net "BxorSub", 0 0, L_0x1fdf750;  1 drivers
v0x1cb60c0_0 .net "a", 0 0, L_0x1fe1780;  alias, 1 drivers
v0x1cb6190_0 .net "b", 0 0, L_0x1fe18e0;  alias, 1 drivers
v0x1cbbdd0_0 .net "carryin", 0 0, L_0x1fdf150;  alias, 1 drivers
v0x1cbbe90_0 .net "carryout", 0 0, L_0x1fdff40;  alias, 1 drivers
v0x1cbbf50_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1cd3250_0 .net "res", 0 0, L_0x1fdfa60;  alias, 1 drivers
v0x1cd32f0_0 .net "xAorB", 0 0, L_0x1fdf8b0;  1 drivers
v0x1cd33b0_0 .net "xAorBandCin", 0 0, L_0x1fdfed0;  1 drivers
S_0x1ba6da0 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1ba6f60 .param/l "i" 0 4 165, +C4<011111>;
S_0x1bacac0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ba6da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fe1820/d .functor AND 1, L_0x1fe4e90, L_0x1fe1a90, C4<1>, C4<1>;
L_0x1fe1820 .delay 1 (40,40,40) L_0x1fe1820/d;
L_0x1fe1050/d .functor NAND 1, L_0x1fe4e90, L_0x1fe1a90, C4<1>, C4<1>;
L_0x1fe1050 .delay 1 (20,20,20) L_0x1fe1050/d;
L_0x1fdf510/d .functor OR 1, L_0x1fe4e90, L_0x1fe1a90, C4<0>, C4<0>;
L_0x1fdf510 .delay 1 (40,40,40) L_0x1fdf510/d;
L_0x1fe2070/d .functor NOR 1, L_0x1fe4e90, L_0x1fe1a90, C4<0>, C4<0>;
L_0x1fe2070 .delay 1 (20,20,20) L_0x1fe2070/d;
L_0x1fe2130/d .functor XOR 1, L_0x1fe4e90, L_0x1fe1a90, C4<0>, C4<0>;
L_0x1fe2130 .delay 1 (40,40,40) L_0x1fe2130/d;
L_0x1fe2be0/d .functor NOT 1, L_0x1fb69f0, C4<0>, C4<0>, C4<0>;
L_0x1fe2be0 .delay 1 (10,10,10) L_0x1fe2be0/d;
L_0x1fe2d40/d .functor NOT 1, L_0x1fb6a90, C4<0>, C4<0>, C4<0>;
L_0x1fe2d40 .delay 1 (10,10,10) L_0x1fe2d40/d;
L_0x1fe2e00/d .functor NOT 1, L_0x1fb6b30, C4<0>, C4<0>, C4<0>;
L_0x1fe2e00 .delay 1 (10,10,10) L_0x1fe2e00/d;
L_0x1fe2fb0/d .functor AND 1, L_0x1fe2500, L_0x1fe2be0, L_0x1fe2d40, L_0x1fe2e00;
L_0x1fe2fb0 .delay 1 (80,80,80) L_0x1fe2fb0/d;
L_0x1fe31b0/d .functor AND 1, L_0x1fe2500, L_0x1fb69f0, L_0x1fe2d40, L_0x1fe2e00;
L_0x1fe31b0 .delay 1 (80,80,80) L_0x1fe31b0/d;
L_0x1fe33c0/d .functor AND 1, L_0x1fe2130, L_0x1fe2be0, L_0x1fb6a90, L_0x1fe2e00;
L_0x1fe33c0 .delay 1 (80,80,80) L_0x1fe33c0/d;
L_0x1fe35a0/d .functor AND 1, L_0x1fe2500, L_0x1fb69f0, L_0x1fb6a90, L_0x1fe2e00;
L_0x1fe35a0 .delay 1 (80,80,80) L_0x1fe35a0/d;
L_0x1fe3770/d .functor AND 1, L_0x1fe1820, L_0x1fe2be0, L_0x1fe2d40, L_0x1fb6b30;
L_0x1fe3770 .delay 1 (80,80,80) L_0x1fe3770/d;
L_0x1fe3950/d .functor AND 1, L_0x1fe1050, L_0x1fb69f0, L_0x1fe2d40, L_0x1fb6b30;
L_0x1fe3950 .delay 1 (80,80,80) L_0x1fe3950/d;
L_0x1fe3700/d .functor AND 1, L_0x1fe2070, L_0x1fe2be0, L_0x1fb6a90, L_0x1fb6b30;
L_0x1fe3700 .delay 1 (80,80,80) L_0x1fe3700/d;
L_0x1fe3ce0/d .functor AND 1, L_0x1fdf510, L_0x1fb69f0, L_0x1fb6a90, L_0x1fb6b30;
L_0x1fe3ce0 .delay 1 (80,80,80) L_0x1fe3ce0/d;
L_0x1fe3e80/0/0 .functor OR 1, L_0x1fe2fb0, L_0x1fe31b0, L_0x1fe33c0, L_0x1fe3770;
L_0x1fe3e80/0/4 .functor OR 1, L_0x1fe3950, L_0x1fe3700, L_0x1fe3ce0, L_0x1fe35a0;
L_0x1fe3e80/d .functor OR 1, L_0x1fe3e80/0/0, L_0x1fe3e80/0/4, C4<0>, C4<0>;
L_0x1fe3e80 .delay 1 (160,160,160) L_0x1fe3e80/d;
v0x1bd5760_0 .net "a", 0 0, L_0x1fe4e90;  1 drivers
v0x1bd5820_0 .net "addSub", 0 0, L_0x1fe2500;  1 drivers
v0x1bd58c0_0 .net "andRes", 0 0, L_0x1fe1820;  1 drivers
v0x1bdb510_0 .net "b", 0 0, L_0x1fe1a90;  1 drivers
v0x1bdb5e0_0 .net "carryIn", 0 0, L_0x1fdf620;  1 drivers
v0x1bdb680_0 .net "carryOut", 0 0, L_0x1fe29e0;  1 drivers
v0x1bf8810_0 .net "initialResult", 0 0, L_0x1fe3e80;  1 drivers
v0x1bf88b0_0 .net "isAdd", 0 0, L_0x1fe2fb0;  1 drivers
v0x1bf8950_0 .net "isAnd", 0 0, L_0x1fe3770;  1 drivers
v0x1b720a0_0 .net "isNand", 0 0, L_0x1fe3950;  1 drivers
v0x1b72140_0 .net "isNor", 0 0, L_0x1fe3700;  1 drivers
v0x1b72200_0 .net "isOr", 0 0, L_0x1fe3ce0;  1 drivers
v0x1b77ea0_0 .net "isSLT", 0 0, L_0x1fe35a0;  1 drivers
v0x1b77f40_0 .net "isSub", 0 0, L_0x1fe31b0;  1 drivers
v0x1b78000_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1b7dd70_0 .net "isXor", 0 0, L_0x1fe33c0;  1 drivers
v0x1b7de30_0 .net "nandRes", 0 0, L_0x1fe1050;  1 drivers
v0x1b7ded0_0 .net "norRes", 0 0, L_0x1fe2070;  1 drivers
v0x1b83d60_0 .net "orRes", 0 0, L_0x1fdf510;  1 drivers
v0x1b89970_0 .net "s0", 0 0, L_0x1fb69f0;  1 drivers
v0x1b89a30_0 .net "s0inv", 0 0, L_0x1fe2be0;  1 drivers
v0x1b89af0_0 .net "s1", 0 0, L_0x1fb6a90;  1 drivers
v0x1d7f0a0_0 .net "s1inv", 0 0, L_0x1fe2d40;  1 drivers
v0x1d7f160_0 .net "s2", 0 0, L_0x1fb6b30;  1 drivers
v0x1d7f220_0 .net "s2inv", 0 0, L_0x1fe2e00;  1 drivers
v0x1d850a0_0 .net "xorRes", 0 0, L_0x1fe2130;  1 drivers
S_0x1bb8390 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1bacac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1fe2290/d .functor XOR 1, L_0x1fe1a90, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1fe2290 .delay 1 (40,40,40) L_0x1fe2290/d;
L_0x1fe2350/d .functor XOR 1, L_0x1fe4e90, L_0x1fe2290, C4<0>, C4<0>;
L_0x1fe2350 .delay 1 (40,40,40) L_0x1fe2350/d;
L_0x1fe2500/d .functor XOR 1, L_0x1fe2350, L_0x1fdf620, C4<0>, C4<0>;
L_0x1fe2500 .delay 1 (40,40,40) L_0x1fe2500/d;
L_0x1fe2700/d .functor AND 1, L_0x1fe4e90, L_0x1fe2290, C4<1>, C4<1>;
L_0x1fe2700 .delay 1 (40,40,40) L_0x1fe2700/d;
L_0x1fe2970/d .functor AND 1, L_0x1fe2350, L_0x1fdf620, C4<1>, C4<1>;
L_0x1fe2970 .delay 1 (40,40,40) L_0x1fe2970/d;
L_0x1fe29e0/d .functor OR 1, L_0x1fe2700, L_0x1fe2970, C4<0>, C4<0>;
L_0x1fe29e0 .delay 1 (40,40,40) L_0x1fe29e0/d;
v0x1bb2740_0 .net "AandB", 0 0, L_0x1fe2700;  1 drivers
v0x1b54bc0_0 .net "BxorSub", 0 0, L_0x1fe2290;  1 drivers
v0x1b54c60_0 .net "a", 0 0, L_0x1fe4e90;  alias, 1 drivers
v0x1b54d30_0 .net "b", 0 0, L_0x1fe1a90;  alias, 1 drivers
v0x1bcf930_0 .net "carryin", 0 0, L_0x1fdf620;  alias, 1 drivers
v0x1bcf9f0_0 .net "carryout", 0 0, L_0x1fe29e0;  alias, 1 drivers
v0x1bcfab0_0 .net "isSubtract", 0 0, L_0x1fe7b10;  alias, 1 drivers
v0x1b60af0_0 .net "res", 0 0, L_0x1fe2500;  alias, 1 drivers
v0x1b60b90_0 .net "xAorB", 0 0, L_0x1fe2350;  1 drivers
v0x1b60c50_0 .net "xAorBandCin", 0 0, L_0x1fe2970;  1 drivers
S_0x1d8ae00 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1bf89f0 .param/l "j" 0 4 207, +C4<00>;
L_0x1fe3b40/d .functor AND 1, L_0x1fe1cd0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe3b40 .delay 1 (40,40,40) L_0x1fe3b40/d;
v0x1b6cf40_0 .net *"_s1", 0 0, L_0x1fe1cd0;  1 drivers
S_0x1d96680 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d5d0e0 .param/l "j" 0 4 207, +C4<01>;
L_0x1fe1dc0/d .functor AND 1, L_0x1fe1ed0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe1dc0 .delay 1 (40,40,40) L_0x1fe1dc0/d;
v0x1d9c480_0 .net *"_s1", 0 0, L_0x1fe1ed0;  1 drivers
S_0x1d9c540 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1bb9d40 .param/l "j" 0 4 207, +C4<010>;
L_0x1fe4f30/d .functor AND 1, L_0x1fe4ff0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe4f30 .delay 1 (40,40,40) L_0x1fe4f30/d;
v0x1db3a20_0 .net *"_s1", 0 0, L_0x1fe4ff0;  1 drivers
S_0x1db9820 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1b90df0 .param/l "j" 0 4 207, +C4<011>;
L_0x1fe51e0/d .functor AND 1, L_0x1fe52e0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe51e0 .delay 1 (40,40,40) L_0x1fe51e0/d;
v0x1db3b00_0 .net *"_s1", 0 0, L_0x1fe52e0;  1 drivers
S_0x1dbf5f0 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1b73630 .param/l "j" 0 4 207, +C4<0100>;
L_0x1fe53d0/d .functor AND 1, L_0x1fe5f60, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe53d0 .delay 1 (40,40,40) L_0x1fe53d0/d;
v0x1db3bc0_0 .net *"_s1", 0 0, L_0x1fe5f60;  1 drivers
S_0x1d50610 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1cda630 .param/l "j" 0 4 207, +C4<0101>;
L_0x1fe5930/d .functor AND 1, L_0x1fe59f0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe5930 .delay 1 (40,40,40) L_0x1fe5930/d;
v0x1dd1030_0 .net *"_s1", 0 0, L_0x1fe59f0;  1 drivers
S_0x1dd10f0 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1cbcf40 .param/l "j" 0 4 207, +C4<0110>;
L_0x1fe5b50/d .functor AND 1, L_0x1fe5c10, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe5b50 .delay 1 (40,40,40) L_0x1fe5b50/d;
v0x1dd6be0_0 .net *"_s1", 0 0, L_0x1fe5c10;  1 drivers
S_0x1ddca10 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c94440 .param/l "j" 0 4 207, +C4<0111>;
L_0x1fe5150/d .functor AND 1, L_0x1fe67b0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe5150 .delay 1 (40,40,40) L_0x1fe5150/d;
v0x1dd6cc0_0 .net *"_s1", 0 0, L_0x1fe67b0;  1 drivers
S_0x1df3e50 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c717f0 .param/l "j" 0 4 207, +C4<01000>;
L_0x1fe6850/d .functor AND 1, L_0x1fe6910, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe6850 .delay 1 (40,40,40) L_0x1fe6850/d;
v0x1dd6d80_0 .net *"_s1", 0 0, L_0x1fe6910;  1 drivers
S_0x1d56140 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c3ca30 .param/l "j" 0 4 207, +C4<01001>;
L_0x1fe6050/d .functor AND 1, L_0x1fe6110, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe6050 .delay 1 (40,40,40) L_0x1fe6050/d;
v0x1d5bf40_0 .net *"_s1", 0 0, L_0x1fe6110;  1 drivers
S_0x1d5c000 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1da8aa0 .param/l "j" 0 4 207, +C4<01010>;
L_0x1fe6270/d .functor AND 1, L_0x1fe6330, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe6270 .delay 1 (40,40,40) L_0x1fe6270/d;
v0x1d61e10_0 .net *"_s1", 0 0, L_0x1fe6330;  1 drivers
S_0x1d67cf0 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d4b160 .param/l "j" 0 4 207, +C4<01011>;
L_0x1fe6490/d .functor AND 1, L_0x1fe6550, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe6490 .delay 1 (40,40,40) L_0x1fe6490/d;
v0x1d61ef0_0 .net *"_s1", 0 0, L_0x1fe6550;  1 drivers
S_0x1d6da10 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c04d00 .param/l "j" 0 4 207, +C4<01100>;
L_0x1fe7130/d .functor AND 1, L_0x1fe71a0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe7130 .delay 1 (40,40,40) L_0x1fe7130/d;
v0x1d61fb0_0 .net *"_s1", 0 0, L_0x1fe71a0;  1 drivers
S_0x1d73490 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1ca5300 .param/l "j" 0 4 207, +C4<01101>;
L_0x1fe6a70/d .functor AND 1, L_0x1fe6b30, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe6a70 .delay 1 (40,40,40) L_0x1fe6a70/d;
v0x1d792a0_0 .net *"_s1", 0 0, L_0x1fe6b30;  1 drivers
S_0x1d79360 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c98e80 .param/l "j" 0 4 207, +C4<01110>;
L_0x1fe6c90/d .functor AND 1, L_0x1fe6d50, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe6c90 .delay 1 (40,40,40) L_0x1fe6c90/d;
v0x1d4a8f0_0 .net *"_s1", 0 0, L_0x1fe6d50;  1 drivers
S_0x1d4a9d0 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1bacc90 .param/l "j" 0 4 207, +C4<01111>;
L_0x1fe5d70/d .functor AND 1, L_0x1fe66a0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe5d70 .delay 1 (40,40,40) L_0x1fe5d70/d;
v0x1c47210_0 .net *"_s1", 0 0, L_0x1fe66a0;  1 drivers
S_0x1c472f0 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1dcb8a0 .param/l "j" 0 4 207, +C4<010000>;
L_0x1fe7ba0/d .functor AND 1, L_0x1fe7c60, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe7ba0 .delay 1 (40,40,40) L_0x1fe7ba0/d;
v0x197acc0_0 .net *"_s1", 0 0, L_0x1fe7c60;  1 drivers
S_0x197adc0 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1b61080 .param/l "j" 0 4 207, +C4<010001>;
L_0x1fe7300/d .functor AND 1, L_0x1fe73c0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe7300 .delay 1 (40,40,40) L_0x1fe7300/d;
v0x1c0a370_0 .net *"_s1", 0 0, L_0x1fe73c0;  1 drivers
S_0x1c0a470 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c64c20 .param/l "j" 0 4 207, +C4<010010>;
L_0x1fe7520/d .functor AND 1, L_0x1fe75e0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe7520 .delay 1 (40,40,40) L_0x1fe7520/d;
v0x1ce5070_0 .net *"_s1", 0 0, L_0x1fe75e0;  1 drivers
S_0x1ce5170 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1ba1610 .param/l "j" 0 4 207, +C4<010011>;
L_0x1fe7740/d .functor AND 1, L_0x1fe7800, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe7740 .delay 1 (40,40,40) L_0x1fe7740/d;
v0x1bf2a60_0 .net *"_s1", 0 0, L_0x1fe7800;  1 drivers
S_0x1bf2b60 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1cbd310 .param/l "j" 0 4 207, +C4<010100>;
L_0x1fe8470/d .functor AND 1, L_0x1fe8530, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe8470 .delay 1 (40,40,40) L_0x1fe8470/d;
v0x1b9b010_0 .net *"_s1", 0 0, L_0x1fe8530;  1 drivers
S_0x1b9b0d0 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c77580 .param/l "j" 0 4 207, +C4<010101>;
L_0x1fe7dc0/d .functor AND 1, L_0x1fe7e80, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe7dc0 .delay 1 (40,40,40) L_0x1fe7dc0/d;
v0x1b66810_0 .net *"_s1", 0 0, L_0x1fe7e80;  1 drivers
S_0x1b668f0 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d627b0 .param/l "j" 0 4 207, +C4<010110>;
L_0x1fe7fe0/d .functor AND 1, L_0x1fe80a0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe7fe0 .delay 1 (40,40,40) L_0x1fe7fe0/d;
v0x1c9ea80_0 .net *"_s1", 0 0, L_0x1fe80a0;  1 drivers
S_0x1c9eb60 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1de8f40 .param/l "j" 0 4 207, +C4<010111>;
L_0x1fe8200/d .functor AND 1, L_0x1fe82c0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe8200 .delay 1 (40,40,40) L_0x1fe8200/d;
v0x1c75c30_0 .net *"_s1", 0 0, L_0x1fe82c0;  1 drivers
S_0x1c75d10 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c87f60 .param/l "j" 0 4 207, +C4<011000>;
L_0x1fe8360/d .functor AND 1, L_0x1fe8db0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe8360 .delay 1 (40,40,40) L_0x1fe8360/d;
v0x1c41470_0 .net *"_s1", 0 0, L_0x1fe8db0;  1 drivers
S_0x1c41550 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1d14770 .param/l "j" 0 4 207, +C4<011001>;
L_0x1fe8690/d .functor AND 1, L_0x1fe8750, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe8690 .delay 1 (40,40,40) L_0x1fe8690/d;
v0x1b5aad0_0 .net *"_s1", 0 0, L_0x1fe8750;  1 drivers
S_0x1b5abb0 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1b79410 .param/l "j" 0 4 207, +C4<011010>;
L_0x1fe88b0/d .functor AND 1, L_0x1fe8970, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe88b0 .delay 1 (40,40,40) L_0x1fe88b0/d;
v0x1c357a0_0 .net *"_s1", 0 0, L_0x1fe8970;  1 drivers
S_0x1c35880 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1cc2610 .param/l "j" 0 4 207, +C4<011011>;
L_0x1fe8ad0/d .functor AND 1, L_0x1fe8b90, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe8ad0 .delay 1 (40,40,40) L_0x1fe8ad0/d;
v0x1cf8f60_0 .net *"_s1", 0 0, L_0x1fe8b90;  1 drivers
S_0x1cf9040 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1c1e320 .param/l "j" 0 4 207, +C4<011100>;
L_0x1fe8c30/d .functor AND 1, L_0x1fe9650, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe8c30 .delay 1 (40,40,40) L_0x1fe8c30/d;
v0x1c1e3c0_0 .net *"_s1", 0 0, L_0x1fe9650;  1 drivers
S_0x1c1e4a0 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1e0e070 .param/l "j" 0 4 207, +C4<011101>;
L_0x1fe8f10/d .functor AND 1, L_0x1fe8fd0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe8f10 .delay 1 (40,40,40) L_0x1fe8f10/d;
v0x1e0e130_0 .net *"_s1", 0 0, L_0x1fe8fd0;  1 drivers
S_0x1df9c30 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x1df9e40 .param/l "j" 0 4 207, +C4<011110>;
L_0x1fe9130/d .functor AND 1, L_0x1fe91f0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1fe9130 .delay 1 (40,40,40) L_0x1fe9130/d;
v0x1df9f00_0 .net *"_s1", 0 0, L_0x1fe91f0;  1 drivers
S_0x18d81b0 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x1de98a0;
 .timescale 0 0;
P_0x18d83a0 .param/l "j" 0 4 207, +C4<011111>;
L_0x1feaa20/d .functor AND 1, L_0x1fe79b0, L_0x1fecef0, C4<1>, C4<1>;
L_0x1feaa20 .delay 1 (40,40,40) L_0x1feaa20/d;
v0x18d8460_0 .net *"_s1", 0 0, L_0x1fe79b0;  1 drivers
S_0x18cc700 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x1de98a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x1feafe0/d .functor XOR 1, L_0x1feb780, L_0x1fe7b10, C4<0>, C4<0>;
L_0x1feafe0 .delay 1 (40,40,40) L_0x1feafe0/d;
L_0x1feb0a0/d .functor NOT 1, L_0x1fec530, C4<0>, C4<0>, C4<0>;
L_0x1feb0a0 .delay 1 (10,10,10) L_0x1feb0a0/d;
L_0x1feb200/d .functor NOT 1, L_0x1feafe0, C4<0>, C4<0>, C4<0>;
L_0x1feb200 .delay 1 (10,10,10) L_0x1feb200/d;
L_0x1feb310/d .functor NOT 1, L_0x1feb870, C4<0>, C4<0>, C4<0>;
L_0x1feb310 .delay 1 (10,10,10) L_0x1feb310/d;
L_0x1feb470/d .functor AND 1, L_0x1fec530, L_0x1feafe0, C4<1>, C4<1>;
L_0x1feb470 .delay 1 (40,40,40) L_0x1feb470/d;
L_0x1febec0/d .functor AND 1, L_0x1feb0a0, L_0x1feb200, C4<1>, C4<1>;
L_0x1febec0 .delay 1 (40,40,40) L_0x1febec0/d;
L_0x1febfd0/d .functor AND 1, L_0x1feb470, L_0x1feb310, C4<1>, C4<1>;
L_0x1febfd0 .delay 1 (40,40,40) L_0x1febfd0/d;
L_0x1fec180/d .functor AND 1, L_0x1febec0, L_0x1feb870, C4<1>, C4<1>;
L_0x1fec180 .delay 1 (40,40,40) L_0x1fec180/d;
L_0x1fec380/d .functor OR 1, L_0x1febfd0, L_0x1fec180, C4<0>, C4<0>;
L_0x1fec380 .delay 1 (40,40,40) L_0x1fec380/d;
v0x1e0e210_0 .net "BxorSub", 0 0, L_0x1feafe0;  1 drivers
v0x1d90b20_0 .net "a", 0 0, L_0x1fec530;  1 drivers
v0x1d90be0_0 .net "aAndB", 0 0, L_0x1feb470;  1 drivers
v0x1d90c80_0 .net "b", 0 0, L_0x1feb780;  1 drivers
v0x18cc8d0_0 .net "negToPos", 0 0, L_0x1febfd0;  1 drivers
v0x18cc9e0_0 .net "notA", 0 0, L_0x1feb0a0;  1 drivers
v0x19096f0_0 .net "notB", 0 0, L_0x1feb200;  1 drivers
v0x19097b0_0 .net "notS", 0 0, L_0x1feb310;  1 drivers
v0x1909870_0 .net "notaAndNotb", 0 0, L_0x1febec0;  1 drivers
v0x19099c0_0 .net "overflow", 0 0, L_0x1fec380;  alias, 1 drivers
v0x18c34a0_0 .net "posToNeg", 0 0, L_0x1fec180;  1 drivers
v0x18c3560_0 .net "s", 0 0, L_0x1feb870;  1 drivers
v0x18c3620_0 .net "sub", 0 0, L_0x1fe7b10;  alias, 1 drivers
S_0x18c36c0 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x1de98a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x1fec9f0/0/0 .functor OR 1, L_0x1fecd20, L_0x1fecc10, L_0x1fedaf0, L_0x1fedcf0;
L_0x1fec9f0/0/4 .functor OR 1, L_0x1fedd90, L_0x1fede80, L_0x1fedf70, L_0x1fee060;
L_0x1fec9f0/0/8 .functor OR 1, L_0x1fee1a0, L_0x1fee290, L_0x1fee3e0, L_0x1fedbe0;
L_0x1fec9f0/0/12 .functor OR 1, L_0x1fee700, L_0x1fee7f0, L_0x1fee960, L_0x1feea50;
L_0x1fec9f0/0/16 .functor OR 1, L_0x1feebd0, L_0x1feecc0, L_0x1feee50, L_0x1feeef0;
L_0x1fec9f0/0/20 .functor OR 1, L_0x1feedb0, L_0x1fef0e0, L_0x1feefe0, L_0x1fef2e0;
L_0x1fec9f0/0/24 .functor OR 1, L_0x1fef1d0, L_0x1fef4f0, L_0x1fef3d0, L_0x1fee480;
L_0x1fec9f0/0/28 .functor OR 1, L_0x1fee660, L_0x1fef5e0, L_0x1fee570, L_0x1fefc20;
L_0x1fec9f0/1/0 .functor OR 1, L_0x1fec9f0/0/0, L_0x1fec9f0/0/4, L_0x1fec9f0/0/8, L_0x1fec9f0/0/12;
L_0x1fec9f0/1/4 .functor OR 1, L_0x1fec9f0/0/16, L_0x1fec9f0/0/20, L_0x1fec9f0/0/24, L_0x1fec9f0/0/28;
L_0x1fec9f0/d .functor NOR 1, L_0x1fec9f0/1/0, L_0x1fec9f0/1/4, C4<0>, C4<0>;
L_0x1fec9f0 .delay 1 (320,320,320) L_0x1fec9f0/d;
v0x18a99f0_0 .net *"_s10", 0 0, L_0x1fedd90;  1 drivers
v0x18a9af0_0 .net *"_s12", 0 0, L_0x1fede80;  1 drivers
v0x18a9bd0_0 .net *"_s14", 0 0, L_0x1fedf70;  1 drivers
v0x18a9c90_0 .net *"_s16", 0 0, L_0x1fee060;  1 drivers
v0x18a9d70_0 .net *"_s18", 0 0, L_0x1fee1a0;  1 drivers
v0x18c6140_0 .net *"_s2", 0 0, L_0x1fecd20;  1 drivers
v0x18c6220_0 .net *"_s20", 0 0, L_0x1fee290;  1 drivers
v0x18c6300_0 .net *"_s22", 0 0, L_0x1fee3e0;  1 drivers
v0x18c63e0_0 .net *"_s24", 0 0, L_0x1fedbe0;  1 drivers
v0x18c64c0_0 .net *"_s26", 0 0, L_0x1fee700;  1 drivers
v0x18fbac0_0 .net *"_s28", 0 0, L_0x1fee7f0;  1 drivers
v0x18fbba0_0 .net *"_s30", 0 0, L_0x1fee960;  1 drivers
v0x18fbc80_0 .net *"_s32", 0 0, L_0x1feea50;  1 drivers
v0x18fbd60_0 .net *"_s34", 0 0, L_0x1feebd0;  1 drivers
v0x18fbe40_0 .net *"_s36", 0 0, L_0x1feecc0;  1 drivers
v0x18e81a0_0 .net *"_s38", 0 0, L_0x1feee50;  1 drivers
v0x18e8280_0 .net *"_s4", 0 0, L_0x1fecc10;  1 drivers
v0x18e8430_0 .net *"_s40", 0 0, L_0x1feeef0;  1 drivers
v0x18e8510_0 .net *"_s42", 0 0, L_0x1feedb0;  1 drivers
v0x18e2790_0 .net *"_s44", 0 0, L_0x1fef0e0;  1 drivers
v0x18e2870_0 .net *"_s46", 0 0, L_0x1feefe0;  1 drivers
v0x18e2950_0 .net *"_s48", 0 0, L_0x1fef2e0;  1 drivers
v0x18e2a30_0 .net *"_s50", 0 0, L_0x1fef1d0;  1 drivers
v0x18e2b10_0 .net *"_s52", 0 0, L_0x1fef4f0;  1 drivers
v0x18d46c0_0 .net *"_s54", 0 0, L_0x1fef3d0;  1 drivers
v0x18d47a0_0 .net *"_s56", 0 0, L_0x1fee480;  1 drivers
v0x18d4880_0 .net *"_s58", 0 0, L_0x1fee660;  1 drivers
v0x18d4960_0 .net *"_s6", 0 0, L_0x1fedaf0;  1 drivers
v0x18d4a40_0 .net *"_s60", 0 0, L_0x1fef5e0;  1 drivers
v0x18dfc30_0 .net *"_s62", 0 0, L_0x1fee570;  1 drivers
v0x18dfd10_0 .net *"_s64", 0 0, L_0x1fefc20;  1 drivers
v0x18dfdf0_0 .net *"_s8", 0 0, L_0x1fedcf0;  1 drivers
v0x18dfed0_0 .net8 "bitt", 31 0, RS_0x7f4895ac9778;  alias, 2 drivers
v0x18dff70_0 .net "out", 0 0, L_0x1fec9f0;  alias, 1 drivers
L_0x1fecd20 .part RS_0x7f4895ac9778, 0, 1;
L_0x1fecc10 .part RS_0x7f4895ac9778, 1, 1;
L_0x1fedaf0 .part RS_0x7f4895ac9778, 2, 1;
L_0x1fedcf0 .part RS_0x7f4895ac9778, 3, 1;
L_0x1fedd90 .part RS_0x7f4895ac9778, 4, 1;
L_0x1fede80 .part RS_0x7f4895ac9778, 5, 1;
L_0x1fedf70 .part RS_0x7f4895ac9778, 6, 1;
L_0x1fee060 .part RS_0x7f4895ac9778, 7, 1;
L_0x1fee1a0 .part RS_0x7f4895ac9778, 8, 1;
L_0x1fee290 .part RS_0x7f4895ac9778, 9, 1;
L_0x1fee3e0 .part RS_0x7f4895ac9778, 10, 1;
L_0x1fedbe0 .part RS_0x7f4895ac9778, 11, 1;
L_0x1fee700 .part RS_0x7f4895ac9778, 12, 1;
L_0x1fee7f0 .part RS_0x7f4895ac9778, 13, 1;
L_0x1fee960 .part RS_0x7f4895ac9778, 14, 1;
L_0x1feea50 .part RS_0x7f4895ac9778, 15, 1;
L_0x1feebd0 .part RS_0x7f4895ac9778, 16, 1;
L_0x1feecc0 .part RS_0x7f4895ac9778, 17, 1;
L_0x1feee50 .part RS_0x7f4895ac9778, 18, 1;
L_0x1feeef0 .part RS_0x7f4895ac9778, 19, 1;
L_0x1feedb0 .part RS_0x7f4895ac9778, 20, 1;
L_0x1fef0e0 .part RS_0x7f4895ac9778, 21, 1;
L_0x1feefe0 .part RS_0x7f4895ac9778, 22, 1;
L_0x1fef2e0 .part RS_0x7f4895ac9778, 23, 1;
L_0x1fef1d0 .part RS_0x7f4895ac9778, 24, 1;
L_0x1fef4f0 .part RS_0x7f4895ac9778, 25, 1;
L_0x1fef3d0 .part RS_0x7f4895ac9778, 26, 1;
L_0x1fee480 .part RS_0x7f4895ac9778, 27, 1;
L_0x1fee660 .part RS_0x7f4895ac9778, 28, 1;
L_0x1fef5e0 .part RS_0x7f4895ac9778, 29, 1;
L_0x1fee570 .part RS_0x7f4895ac9778, 30, 1;
L_0x1fefc20 .part RS_0x7f4895ac9778, 31, 1;
S_0x1e1e0f0 .scope module, "aluadd4" "alu" 3 74, 4 145 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1f76020/d .functor OR 1, L_0x1f78820, L_0x1f78980, C4<0>, C4<0>;
L_0x1f76020 .delay 1 (40,40,40) L_0x1f76020/d;
L_0x1f78c30/d .functor OR 1, L_0x1f76020, L_0x1f76020, C4<0>, C4<0>;
L_0x1f78c30 .delay 1 (40,40,40) L_0x1f78c30/d;
L_0x1f78d40/d .functor OR 1, L_0x1f79ae0, L_0x1f793b0, C4<0>, C4<0>;
L_0x1f78d40 .delay 1 (40,40,40) L_0x1f78d40/d;
L_0x1f7aa90/d .functor NOT 1, L_0x1f79e20, C4<0>, C4<0>, C4<0>;
L_0x1f7aa90 .delay 1 (10,10,10) L_0x1f7aa90/d;
L_0x1f79f80/d .functor NOT 1, L_0x1f7a840, C4<0>, C4<0>, C4<0>;
L_0x1f79f80 .delay 1 (10,10,10) L_0x1f79f80/d;
L_0x1f7a080/d .functor AND 1, L_0x1f7aa90, L_0x1f7a1e0, L_0x1f7b2c0, C4<1>;
L_0x1f7a080 .delay 1 (60,60,60) L_0x1f7a080/d;
L_0x1f7b3b0/d .functor NOT 1, L_0x1f7a080, C4<0>, C4<0>, C4<0>;
L_0x1f7b3b0 .delay 1 (10,10,10) L_0x1f7b3b0/d;
L_0x1f7b4c0/d .functor AND 1, L_0x1f7b670, L_0x1f79f80, L_0x1f7a080, C4<1>;
L_0x1f7b4c0 .delay 1 (60,60,60) L_0x1f7b4c0/d;
L_0x1f7abf0/d .functor OR 1, L_0x1f7ad50, L_0x1f7b4c0, C4<0>, C4<0>;
L_0x1f7abf0 .delay 1 (40,40,40) L_0x1f7abf0/d;
v0x1e76890_0 .net "SLTval", 0 0, L_0x1f7b4c0;  1 drivers
v0x1e76950_0 .net *"_s321", 0 0, L_0x1f450c0;  1 drivers
v0x1e76a30_0 .net *"_s324", 0 0, L_0x1f71e30;  1 drivers
v0x1e76b20_0 .net *"_s327", 0 0, L_0x1f73470;  1 drivers
v0x1e76c00_0 .net *"_s330", 0 0, L_0x1f73720;  1 drivers
v0x1e76ce0_0 .net *"_s333", 0 0, L_0x1f74400;  1 drivers
v0x1e76dc0_0 .net *"_s336", 0 0, L_0x1f73c70;  1 drivers
v0x1e76ea0_0 .net *"_s339", 0 0, L_0x1f73dd0;  1 drivers
v0x1e76f80_0 .net *"_s342", 0 0, L_0x1f73690;  1 drivers
v0x1e770f0_0 .net *"_s345", 0 0, L_0x1f74d60;  1 drivers
v0x1e771d0_0 .net *"_s348", 0 0, L_0x1f74620;  1 drivers
v0x1e772b0_0 .net *"_s351", 0 0, L_0x1f74840;  1 drivers
v0x1e77390_0 .net *"_s354", 0 0, L_0x1f74a60;  1 drivers
v0x1e77470_0 .net *"_s357", 0 0, L_0x1f75640;  1 drivers
v0x1e77550_0 .net *"_s360", 0 0, L_0x1f74f80;  1 drivers
v0x1e77630_0 .net *"_s363", 0 0, L_0x1f751a0;  1 drivers
v0x1e77710_0 .net *"_s366", 0 0, L_0x1f74040;  1 drivers
v0x1e778c0_0 .net *"_s369", 0 0, L_0x1f760b0;  1 drivers
v0x1e77960_0 .net *"_s372", 0 0, L_0x1f75810;  1 drivers
v0x1e77a40_0 .net *"_s375", 0 0, L_0x1f75a30;  1 drivers
v0x1e77b20_0 .net *"_s378", 0 0, L_0x1f75c50;  1 drivers
v0x1e77c00_0 .net *"_s381", 0 0, L_0x1f76980;  1 drivers
v0x1e77ce0_0 .net *"_s384", 0 0, L_0x1f762d0;  1 drivers
v0x1e77dc0_0 .net *"_s387", 0 0, L_0x1f764f0;  1 drivers
v0x1e77ea0_0 .net *"_s390", 0 0, L_0x1f76710;  1 drivers
v0x1e77f80_0 .net *"_s393", 0 0, L_0x1f76870;  1 drivers
v0x1e78060_0 .net *"_s396", 0 0, L_0x1f76ba0;  1 drivers
v0x1e78140_0 .net *"_s399", 0 0, L_0x1f76dc0;  1 drivers
v0x1e78220_0 .net *"_s402", 0 0, L_0x1f76fe0;  1 drivers
v0x1e78300_0 .net *"_s405", 0 0, L_0x1f77140;  1 drivers
v0x1e783e0_0 .net *"_s408", 0 0, L_0x1f77420;  1 drivers
v0x1e784c0_0 .net *"_s411", 0 0, L_0x1f77640;  1 drivers
v0x1e785a0_0 .net *"_s414", 0 0, L_0x1f78ee0;  1 drivers
v0x1e777f0_0 .net *"_s420", 0 0, L_0x1f78820;  1 drivers
v0x1e78870_0 .net *"_s422", 0 0, L_0x1f78980;  1 drivers
v0x1e78950_0 .net *"_s424", 0 0, L_0x1f78c30;  1 drivers
v0x1e78a30_0 .net *"_s429", 0 0, L_0x1f79ae0;  1 drivers
v0x1e78b10_0 .net *"_s431", 0 0, L_0x1f793b0;  1 drivers
v0x1e78bf0_0 .net *"_s440", 0 0, L_0x1f79e20;  1 drivers
v0x1e78cd0_0 .net *"_s444", 0 0, L_0x1f7a1e0;  1 drivers
v0x1e78db0_0 .net *"_s446", 0 0, L_0x1f7b2c0;  1 drivers
v0x1e78e90_0 .net *"_s450", 0 0, L_0x1f7b670;  1 drivers
v0x1e78f70_0 .net *"_s452", 0 0, L_0x1f7abf0;  1 drivers
v0x1e79050_0 .net *"_s455", 0 0, L_0x1f7ad50;  1 drivers
v0x1e79130_0 .net "carryOut", 32 0, L_0x1f78a70;  1 drivers
v0x1e79210_0 .net "carryout", 0 0, L_0x1f78d40;  alias, 1 drivers
L_0x7f4895a3e0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1e792d0_0 .net "command", 2 0, L_0x7f4895a3e0a8;  1 drivers
v0x1e793b0_0 .net "initialResult", 31 0, L_0x1f725b0;  1 drivers
v0x1e79490_0 .net "isSLT", 0 0, L_0x1f7a080;  1 drivers
v0x1e79550_0 .net "isSLTinv", 0 0, L_0x1f7b3b0;  1 drivers
v0x1e79610_0 .net "isSubtract", 0 0, L_0x1f76020;  1 drivers
v0x1e796b0_0 .net "operandA", 31 0, v0x1efd6a0_0;  alias, 1 drivers
L_0x7f4895a3e060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1e79790_0 .net "operandB", 31 0, L_0x7f4895a3e060;  1 drivers
v0x1e79870_0 .net "overflow", 0 0, L_0x1f7a840;  alias, 1 drivers
v0x1e79910_0 .net "overflowInv", 0 0, L_0x1f79f80;  1 drivers
v0x1e799b0_0 .net8 "result", 31 0, RS_0x7f4895aca198;  alias, 2 drivers
v0x1e79a70_0 .net "s2inv", 0 0, L_0x1f7aa90;  1 drivers
v0x1e79b30_0 .net "zero", 0 0, L_0x1f7aeb0;  alias, 1 drivers
L_0x1f1f500 .part v0x1efd6a0_0, 0, 1;
L_0x1f1f660 .part L_0x7f4895a3e060, 0, 1;
L_0x1f1f810 .part L_0x1f78a70, 0, 1;
L_0x1f1f8b0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f1f950 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f1f9f0 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f21f10 .part v0x1efd6a0_0, 1, 1;
L_0x1f22070 .part L_0x7f4895a3e060, 1, 1;
L_0x1f22220 .part L_0x1f78a70, 1, 1;
L_0x1f22350 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f22480 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f22520 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f24a10 .part v0x1efd6a0_0, 2, 1;
L_0x1f24c80 .part L_0x7f4895a3e060, 2, 1;
L_0x1f22880 .part L_0x1f78a70, 2, 1;
L_0x1f24e30 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f24f60 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f25110 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f27560 .part v0x1efd6a0_0, 3, 1;
L_0x1f276c0 .part L_0x7f4895a3e060, 3, 1;
L_0x1f251b0 .part L_0x1f78a70, 3, 1;
L_0x1f27a40 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f27870 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f27ba0 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f29fd0 .part v0x1efd6a0_0, 4, 1;
L_0x1f2a130 .part L_0x7f4895a3e060, 4, 1;
L_0x1f27c40 .part L_0x1f78a70, 4, 1;
L_0x1f2a3c0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f2a2e0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f2a550 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f2cab0 .part v0x1efd6a0_0, 5, 1;
L_0x1f2cc10 .part L_0x7f4895a3e060, 5, 1;
L_0x1f2a5f0 .part L_0x1f78a70, 5, 1;
L_0x1f2ced0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f25000 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f2cdc0 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f2f6e0 .part v0x1efd6a0_0, 6, 1;
L_0x1f2f840 .part L_0x7f4895a3e060, 6, 1;
L_0x1f2d180 .part L_0x1f78a70, 6, 1;
L_0x1f2fb30 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f2f9f0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f2fa90 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f32160 .part v0x1efd6a0_0, 7, 1;
L_0x1f322c0 .part L_0x7f4895a3e060, 7, 1;
L_0x1f2fbd0 .part L_0x1f78a70, 7, 1;
L_0x1f2fc70 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f32580 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f32620 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f34d40 .part v0x1efd6a0_0, 8, 1;
L_0x1f34ea0 .part L_0x7f4895a3e060, 8, 1;
L_0x1f32bb0 .part L_0x1f78a70, 8, 1;
L_0x1f32890 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f35200 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f352a0 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f37800 .part v0x1efd6a0_0, 9, 1;
L_0x1f37960 .part L_0x7f4895a3e060, 9, 1;
L_0x1f35340 .part L_0x1f78a70, 9, 1;
L_0x1f353e0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f37cf0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f37d90 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f3a130 .part v0x1efd6a0_0, 10, 1;
L_0x1f24b70 .part L_0x7f4895a3e060, 10, 1;
L_0x1f37e30 .part L_0x1f78a70, 10, 1;
L_0x1f37ed0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f37f70 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f2cf70 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f3ceb0 .part v0x1efd6a0_0, 11, 1;
L_0x1f3d010 .part L_0x7f4895a3e060, 11, 1;
L_0x1f3d1c0 .part L_0x1f78a70, 11, 1;
L_0x1f3d2f0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f3abd0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f3ac70 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f3f8a0 .part v0x1efd6a0_0, 12, 1;
L_0x1f3fa00 .part L_0x7f4895a3e060, 12, 1;
L_0x1f3d390 .part L_0x1f78a70, 12, 1;
L_0x1f3d430 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f3d4d0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f3fe20 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f422d0 .part v0x1efd6a0_0, 13, 1;
L_0x1f42430 .part L_0x7f4895a3e060, 13, 1;
L_0x1f3fec0 .part L_0x1f78a70, 13, 1;
L_0x1f3ff60 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f40000 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f400a0 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f44d10 .part v0x1efd6a0_0, 14, 1;
L_0x1f44e70 .part L_0x7f4895a3e060, 14, 1;
L_0x1f42ae0 .part L_0x1f78a70, 14, 1;
L_0x1f42670 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f42710 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f427b0 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f47780 .part v0x1efd6a0_0, 15, 1;
L_0x1f478e0 .part L_0x7f4895a3e060, 15, 1;
L_0x1f45550 .part L_0x1f78a70, 15, 1;
L_0x1f45230 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f326f0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f47fa0 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f4a3d0 .part v0x1efd6a0_0, 16, 1;
L_0x1f4a530 .part L_0x7f4895a3e060, 16, 1;
L_0x1f47ec0 .part L_0x1f78a70, 16, 1;
L_0x1f480d0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f48170 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f48210 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f4ce50 .part v0x1efd6a0_0, 17, 1;
L_0x1f4cfb0 .part L_0x7f4895a3e060, 17, 1;
L_0x1f4abd0 .part L_0x1f78a70, 17, 1;
L_0x1f4a770 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f4a810 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f4a8b0 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f4f880 .part v0x1efd6a0_0, 18, 1;
L_0x1f4f9e0 .part L_0x7f4895a3e060, 18, 1;
L_0x1f4d160 .part L_0x1f78a70, 18, 1;
L_0x1f4d200 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f4d2a0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f4d340 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f52390 .part v0x1efd6a0_0, 19, 1;
L_0x1f524f0 .part L_0x7f4895a3e060, 19, 1;
L_0x1f4fb90 .part L_0x1f78a70, 19, 1;
L_0x1f4fc30 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f4fcd0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f4fd70 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f54dc0 .part v0x1efd6a0_0, 20, 1;
L_0x1f54f20 .part L_0x7f4895a3e060, 20, 1;
L_0x1f526a0 .part L_0x1f78a70, 20, 1;
L_0x1f52740 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f527e0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f52880 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f577d0 .part v0x1efd6a0_0, 21, 1;
L_0x1f57930 .part L_0x7f4895a3e060, 21, 1;
L_0x1f550d0 .part L_0x1f78a70, 21, 1;
L_0x1f55170 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f55210 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f552b0 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f5a6a0 .part v0x1efd6a0_0, 22, 1;
L_0x1f5a800 .part L_0x7f4895a3e060, 22, 1;
L_0x1f58700 .part L_0x1f78a70, 22, 1;
L_0x1f587a0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f58840 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f588e0 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f5d070 .part v0x1efd6a0_0, 23, 1;
L_0x1f5d1d0 .part L_0x7f4895a3e060, 23, 1;
L_0x1f5ae60 .part L_0x1f78a70, 23, 1;
L_0x1f5aa40 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f5aae0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f5ab80 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f5fab0 .part v0x1efd6a0_0, 24, 1;
L_0x1f5fc10 .part L_0x7f4895a3e060, 24, 1;
L_0x1f5d8d0 .part L_0x1f78a70, 24, 1;
L_0x1f5d410 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f5d4b0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f5d550 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f62500 .part v0x1efd6a0_0, 25, 1;
L_0x1f62660 .part L_0x7f4895a3e060, 25, 1;
L_0x1f602d0 .part L_0x1f78a70, 25, 1;
L_0x1f5fe50 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f5fef0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f5ff90 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f64f00 .part v0x1efd6a0_0, 26, 1;
L_0x1f3a290 .part L_0x7f4895a3e060, 26, 1;
L_0x1f62810 .part L_0x1f78a70, 26, 1;
L_0x1f628b0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f62950 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f629f0 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f67b40 .part v0x1efd6a0_0, 27, 1;
L_0x1f67ca0 .part L_0x7f4895a3e060, 27, 1;
L_0x1f67e50 .part L_0x1f78a70, 27, 1;
L_0x1f67f80 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f65470 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f65510 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f6a5a0 .part v0x1efd6a0_0, 28, 1;
L_0x1f6a700 .part L_0x7f4895a3e060, 28, 1;
L_0x1f68020 .part L_0x1f78a70, 28, 1;
L_0x1f680c0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f68160 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f68200 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f6d0a0 .part v0x1efd6a0_0, 29, 1;
L_0x1f6d200 .part L_0x7f4895a3e060, 29, 1;
L_0x1f6d3b0 .part L_0x1f78a70, 29, 1;
L_0x1f6d4e0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f6a8b0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f6a950 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f6fb40 .part v0x1efd6a0_0, 30, 1;
L_0x1f6fca0 .part L_0x7f4895a3e060, 30, 1;
L_0x1f6d580 .part L_0x1f78a70, 30, 1;
L_0x1f6d620 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f6d6c0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f6d760 .part L_0x7f4895a3e0a8, 2, 1;
LS_0x1f725b0_0_0 .concat8 [ 1 1 1 1], L_0x1f1f110, L_0x1f21b20, L_0x1f24620, L_0x1f27170;
LS_0x1f725b0_0_4 .concat8 [ 1 1 1 1], L_0x1f29be0, L_0x1f2c6c0, L_0x1f2f2f0, L_0x1f31d70;
LS_0x1f725b0_0_8 .concat8 [ 1 1 1 1], L_0x1f34950, L_0x1f37410, L_0x1f39e80, L_0x1f3cac0;
LS_0x1f725b0_0_12 .concat8 [ 1 1 1 1], L_0x1f3f4b0, L_0x1f41ee0, L_0x1f44920, L_0x1f47390;
LS_0x1f725b0_0_16 .concat8 [ 1 1 1 1], L_0x1f49fe0, L_0x1f4ca60, L_0x1f4f490, L_0x1f51fa0;
LS_0x1f725b0_0_20 .concat8 [ 1 1 1 1], L_0x1f549d0, L_0x1f573e0, L_0x1f5a2b0, L_0x1f5cc80;
LS_0x1f725b0_0_24 .concat8 [ 1 1 1 1], L_0x1f5f6c0, L_0x1f62110, L_0x1f64b10, L_0x1f67750;
LS_0x1f725b0_0_28 .concat8 [ 1 1 1 1], L_0x1f6a1b0, L_0x1f6ccb0, L_0x1f6f750, L_0x1f721c0;
LS_0x1f725b0_1_0 .concat8 [ 4 4 4 4], LS_0x1f725b0_0_0, LS_0x1f725b0_0_4, LS_0x1f725b0_0_8, LS_0x1f725b0_0_12;
LS_0x1f725b0_1_4 .concat8 [ 4 4 4 4], LS_0x1f725b0_0_16, LS_0x1f725b0_0_20, LS_0x1f725b0_0_24, LS_0x1f725b0_0_28;
L_0x1f725b0 .concat8 [ 16 16 0 0], LS_0x1f725b0_1_0, LS_0x1f725b0_1_4;
L_0x1f731d0 .part v0x1efd6a0_0, 31, 1;
L_0x1f6fe50 .part L_0x7f4895a3e060, 31, 1;
L_0x1f70410 .part L_0x1f78a70, 31, 1;
L_0x1f47b20 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f47bc0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f45020 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f45130 .part L_0x1f725b0, 0, 1;
L_0x1f73310 .part L_0x1f725b0, 1, 1;
L_0x1f73530 .part L_0x1f725b0, 2, 1;
L_0x1f742a0 .part L_0x1f725b0, 3, 1;
L_0x1f744c0 .part L_0x1f725b0, 4, 1;
L_0x1f73d30 .part L_0x1f725b0, 5, 1;
L_0x1f73ee0 .part L_0x1f725b0, 6, 1;
L_0x1f74c70 .part L_0x1f725b0, 7, 1;
L_0x1f74e20 .part L_0x1f725b0, 8, 1;
L_0x1f746e0 .part L_0x1f725b0, 9, 1;
L_0x1f74900 .part L_0x1f725b0, 10, 1;
L_0x1f74b20 .part L_0x1f725b0, 11, 1;
L_0x1f756b0 .part L_0x1f725b0, 12, 1;
L_0x1f75040 .part L_0x1f725b0, 13, 1;
L_0x1f75260 .part L_0x1f725b0, 14, 1;
L_0x1f74100 .part L_0x1f725b0, 15, 1;
L_0x1f76170 .part L_0x1f725b0, 16, 1;
L_0x1f758d0 .part L_0x1f725b0, 17, 1;
L_0x1f75af0 .part L_0x1f725b0, 18, 1;
L_0x1f75d10 .part L_0x1f725b0, 19, 1;
L_0x1f76a40 .part L_0x1f725b0, 20, 1;
L_0x1f76390 .part L_0x1f725b0, 21, 1;
L_0x1f765b0 .part L_0x1f725b0, 22, 1;
L_0x1f767d0 .part L_0x1f725b0, 23, 1;
L_0x1f772c0 .part L_0x1f725b0, 24, 1;
L_0x1f76c60 .part L_0x1f725b0, 25, 1;
L_0x1f76e80 .part L_0x1f725b0, 26, 1;
L_0x1f770a0 .part L_0x1f725b0, 27, 1;
L_0x1f77b60 .part L_0x1f725b0, 28, 1;
L_0x1f774e0 .part L_0x1f725b0, 29, 1;
L_0x1f77700 .part L_0x1f725b0, 30, 1;
LS_0x1f753c0_0_0 .concat8 [ 1 1 1 1], L_0x1f450c0, L_0x1f71e30, L_0x1f73470, L_0x1f73720;
LS_0x1f753c0_0_4 .concat8 [ 1 1 1 1], L_0x1f74400, L_0x1f73c70, L_0x1f73dd0, L_0x1f73690;
LS_0x1f753c0_0_8 .concat8 [ 1 1 1 1], L_0x1f74d60, L_0x1f74620, L_0x1f74840, L_0x1f74a60;
LS_0x1f753c0_0_12 .concat8 [ 1 1 1 1], L_0x1f75640, L_0x1f74f80, L_0x1f751a0, L_0x1f74040;
LS_0x1f753c0_0_16 .concat8 [ 1 1 1 1], L_0x1f760b0, L_0x1f75810, L_0x1f75a30, L_0x1f75c50;
LS_0x1f753c0_0_20 .concat8 [ 1 1 1 1], L_0x1f76980, L_0x1f762d0, L_0x1f764f0, L_0x1f76710;
LS_0x1f753c0_0_24 .concat8 [ 1 1 1 1], L_0x1f76870, L_0x1f76ba0, L_0x1f76dc0, L_0x1f76fe0;
LS_0x1f753c0_0_28 .concat8 [ 1 1 1 1], L_0x1f77140, L_0x1f77420, L_0x1f77640, L_0x1f78ee0;
LS_0x1f753c0_1_0 .concat8 [ 4 4 4 4], LS_0x1f753c0_0_0, LS_0x1f753c0_0_4, LS_0x1f753c0_0_8, LS_0x1f753c0_0_12;
LS_0x1f753c0_1_4 .concat8 [ 4 4 4 4], LS_0x1f753c0_0_16, LS_0x1f753c0_0_20, LS_0x1f753c0_0_24, LS_0x1f753c0_0_28;
L_0x1f753c0 .concat8 [ 16 16 0 0], LS_0x1f753c0_1_0, LS_0x1f753c0_1_4;
L_0x1f75ec0 .part L_0x1f725b0, 31, 1;
L_0x1f78820 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f78980 .part L_0x7f4895a3e0a8, 0, 1;
LS_0x1f78a70_0_0 .concat8 [ 1 1 1 1], L_0x1f78c30, L_0x1f1dc80, L_0x1f206d0, L_0x1f231d0;
LS_0x1f78a70_0_4 .concat8 [ 1 1 1 1], L_0x1f25d90, L_0x1f28800, L_0x1f2b2a0, L_0x1f2deb0;
LS_0x1f78a70_0_8 .concat8 [ 1 1 1 1], L_0x1f30990, L_0x1f335a0, L_0x1f36000, L_0x1f38ad0;
LS_0x1f78a70_0_12 .concat8 [ 1 1 1 1], L_0x1f3b6e0, L_0x1f3e0d0, L_0x1f40b00, L_0x1f434d0;
LS_0x1f78a70_0_16 .concat8 [ 1 1 1 1], L_0x1f45f40, L_0x1f48c00, L_0x1f4b5c0, L_0x1f4e0e0;
LS_0x1f78a70_0_20 .concat8 [ 1 1 1 1], L_0x1f50b60, L_0x1f53620, L_0x1f56030, L_0x1f58e10;
LS_0x1f78a70_0_24 .concat8 [ 1 1 1 1], L_0x1f5b8a0, L_0x1f5e270, L_0x1f60cc0, L_0x1f63730;
LS_0x1f78a70_0_28 .concat8 [ 1 1 1 1], L_0x1f66370, L_0x1f68d80, L_0x1f6b810, L_0x1f6e2b0;
LS_0x1f78a70_0_32 .concat8 [ 1 0 0 0], L_0x1f70d20;
LS_0x1f78a70_1_0 .concat8 [ 4 4 4 4], LS_0x1f78a70_0_0, LS_0x1f78a70_0_4, LS_0x1f78a70_0_8, LS_0x1f78a70_0_12;
LS_0x1f78a70_1_4 .concat8 [ 4 4 4 4], LS_0x1f78a70_0_16, LS_0x1f78a70_0_20, LS_0x1f78a70_0_24, LS_0x1f78a70_0_28;
LS_0x1f78a70_1_8 .concat8 [ 1 0 0 0], LS_0x1f78a70_0_32;
L_0x1f78a70 .concat8 [ 16 16 1 0], LS_0x1f78a70_1_0, LS_0x1f78a70_1_4, LS_0x1f78a70_1_8;
L_0x1f79ae0 .part L_0x1f78a70, 32, 1;
L_0x1f793b0 .part L_0x1f78a70, 32, 1;
L_0x1f7a9f0 .part v0x1efd6a0_0, 31, 1;
L_0x1f79c40 .part L_0x7f4895a3e060, 31, 1;
L_0x1f79d30 .part L_0x1f725b0, 31, 1;
L_0x1f79e20 .part L_0x7f4895a3e0a8, 2, 1;
L_0x1f7a1e0 .part L_0x7f4895a3e0a8, 0, 1;
L_0x1f7b2c0 .part L_0x7f4895a3e0a8, 1, 1;
L_0x1f7b670 .part L_0x1f725b0, 31, 1;
L_0x1f7ab50 .part/pv L_0x1f7abf0, 0, 1, 32;
L_0x1f7ad50 .part L_0x1f725b0, 0, 1;
S_0x1e1e320 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e1e4a0 .param/l "i" 0 4 165, +C4<00>;
S_0x1e1e540 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e1e320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f1cf00/d .functor AND 1, L_0x1f1f500, L_0x1f1f660, C4<1>, C4<1>;
L_0x1f1cf00 .delay 1 (40,40,40) L_0x1f1cf00/d;
L_0x1f1d010/d .functor NAND 1, L_0x1f1f500, L_0x1f1f660, C4<1>, C4<1>;
L_0x1f1d010 .delay 1 (20,20,20) L_0x1f1d010/d;
L_0x1f1d170/d .functor OR 1, L_0x1f1f500, L_0x1f1f660, C4<0>, C4<0>;
L_0x1f1d170 .delay 1 (40,40,40) L_0x1f1d170/d;
L_0x1f1d360/d .functor NOR 1, L_0x1f1f500, L_0x1f1f660, C4<0>, C4<0>;
L_0x1f1d360 .delay 1 (20,20,20) L_0x1f1d360/d;
L_0x1f1d4c0/d .functor XOR 1, L_0x1f1f500, L_0x1f1f660, C4<0>, C4<0>;
L_0x1f1d4c0 .delay 1 (40,40,40) L_0x1f1d4c0/d;
L_0x1f1de80/d .functor NOT 1, L_0x1f1f8b0, C4<0>, C4<0>, C4<0>;
L_0x1f1de80 .delay 1 (10,10,10) L_0x1f1de80/d;
L_0x1f1e020/d .functor NOT 1, L_0x1f1f950, C4<0>, C4<0>, C4<0>;
L_0x1f1e020 .delay 1 (10,10,10) L_0x1f1e020/d;
L_0x1f1e0e0/d .functor NOT 1, L_0x1f1f9f0, C4<0>, C4<0>, C4<0>;
L_0x1f1e0e0 .delay 1 (10,10,10) L_0x1f1e0e0/d;
L_0x1f1e290/d .functor AND 1, L_0x1f1d7a0, L_0x1f1de80, L_0x1f1e020, L_0x1f1e0e0;
L_0x1f1e290 .delay 1 (80,80,80) L_0x1f1e290/d;
L_0x1f1e440/d .functor AND 1, L_0x1f1d7a0, L_0x1f1f8b0, L_0x1f1e020, L_0x1f1e0e0;
L_0x1f1e440 .delay 1 (80,80,80) L_0x1f1e440/d;
L_0x1f1e650/d .functor AND 1, L_0x1f1d4c0, L_0x1f1de80, L_0x1f1f950, L_0x1f1e0e0;
L_0x1f1e650 .delay 1 (80,80,80) L_0x1f1e650/d;
L_0x1f1e830/d .functor AND 1, L_0x1f1d7a0, L_0x1f1f8b0, L_0x1f1f950, L_0x1f1e0e0;
L_0x1f1e830 .delay 1 (80,80,80) L_0x1f1e830/d;
L_0x1f1ea00/d .functor AND 1, L_0x1f1cf00, L_0x1f1de80, L_0x1f1e020, L_0x1f1f9f0;
L_0x1f1ea00 .delay 1 (80,80,80) L_0x1f1ea00/d;
L_0x1f1ebe0/d .functor AND 1, L_0x1f1d010, L_0x1f1f8b0, L_0x1f1e020, L_0x1f1f9f0;
L_0x1f1ebe0 .delay 1 (80,80,80) L_0x1f1ebe0/d;
L_0x1f1e990/d .functor AND 1, L_0x1f1d360, L_0x1f1de80, L_0x1f1f950, L_0x1f1f9f0;
L_0x1f1e990 .delay 1 (80,80,80) L_0x1f1e990/d;
L_0x1f1ef70/d .functor AND 1, L_0x1f1d170, L_0x1f1f8b0, L_0x1f1f950, L_0x1f1f9f0;
L_0x1f1ef70 .delay 1 (80,80,80) L_0x1f1ef70/d;
L_0x1f1f110/0/0 .functor OR 1, L_0x1f1e290, L_0x1f1e440, L_0x1f1e650, L_0x1f1ea00;
L_0x1f1f110/0/4 .functor OR 1, L_0x1f1ebe0, L_0x1f1e990, L_0x1f1ef70, L_0x1f1e830;
L_0x1f1f110/d .functor OR 1, L_0x1f1f110/0/0, L_0x1f1f110/0/4, C4<0>, C4<0>;
L_0x1f1f110 .delay 1 (160,160,160) L_0x1f1f110/d;
v0x1e1f480_0 .net "a", 0 0, L_0x1f1f500;  1 drivers
v0x1e1f540_0 .net "addSub", 0 0, L_0x1f1d7a0;  1 drivers
v0x1e1f610_0 .net "andRes", 0 0, L_0x1f1cf00;  1 drivers
v0x1e1f6e0_0 .net "b", 0 0, L_0x1f1f660;  1 drivers
v0x1e1f7b0_0 .net "carryIn", 0 0, L_0x1f1f810;  1 drivers
v0x1e1f850_0 .net "carryOut", 0 0, L_0x1f1dc80;  1 drivers
v0x1e1f920_0 .net "initialResult", 0 0, L_0x1f1f110;  1 drivers
v0x1e1f9c0_0 .net "isAdd", 0 0, L_0x1f1e290;  1 drivers
v0x1e1fa60_0 .net "isAnd", 0 0, L_0x1f1ea00;  1 drivers
v0x1e1fb90_0 .net "isNand", 0 0, L_0x1f1ebe0;  1 drivers
v0x1e1fc30_0 .net "isNor", 0 0, L_0x1f1e990;  1 drivers
v0x1e1fcd0_0 .net "isOr", 0 0, L_0x1f1ef70;  1 drivers
v0x1e1fd90_0 .net "isSLT", 0 0, L_0x1f1e830;  1 drivers
v0x1e1fe50_0 .net "isSub", 0 0, L_0x1f1e440;  1 drivers
v0x1e1ff10_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e1ffe0_0 .net "isXor", 0 0, L_0x1f1e650;  1 drivers
v0x1e20080_0 .net "nandRes", 0 0, L_0x1f1d010;  1 drivers
v0x1e20230_0 .net "norRes", 0 0, L_0x1f1d360;  1 drivers
v0x1e202d0_0 .net "orRes", 0 0, L_0x1f1d170;  1 drivers
v0x1e20370_0 .net "s0", 0 0, L_0x1f1f8b0;  1 drivers
v0x1e20410_0 .net "s0inv", 0 0, L_0x1f1de80;  1 drivers
v0x1e204d0_0 .net "s1", 0 0, L_0x1f1f950;  1 drivers
v0x1e20590_0 .net "s1inv", 0 0, L_0x1f1e020;  1 drivers
v0x1e20650_0 .net "s2", 0 0, L_0x1f1f9f0;  1 drivers
v0x1e20710_0 .net "s2inv", 0 0, L_0x1f1e0e0;  1 drivers
v0x1e207d0_0 .net "xorRes", 0 0, L_0x1f1d4c0;  1 drivers
S_0x1e1e840 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e1e540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f1d530/d .functor XOR 1, L_0x1f1f660, L_0x1f76020, C4<0>, C4<0>;
L_0x1f1d530 .delay 1 (40,40,40) L_0x1f1d530/d;
L_0x1f1d690/d .functor XOR 1, L_0x1f1f500, L_0x1f1d530, C4<0>, C4<0>;
L_0x1f1d690 .delay 1 (40,40,40) L_0x1f1d690/d;
L_0x1f1d7a0/d .functor XOR 1, L_0x1f1d690, L_0x1f1f810, C4<0>, C4<0>;
L_0x1f1d7a0 .delay 1 (40,40,40) L_0x1f1d7a0/d;
L_0x1f1d9a0/d .functor AND 1, L_0x1f1f500, L_0x1f1d530, C4<1>, C4<1>;
L_0x1f1d9a0 .delay 1 (40,40,40) L_0x1f1d9a0/d;
L_0x1f1dc10/d .functor AND 1, L_0x1f1d690, L_0x1f1f810, C4<1>, C4<1>;
L_0x1f1dc10 .delay 1 (40,40,40) L_0x1f1dc10/d;
L_0x1f1dc80/d .functor OR 1, L_0x1f1d9a0, L_0x1f1dc10, C4<0>, C4<0>;
L_0x1f1dc80 .delay 1 (40,40,40) L_0x1f1dc80/d;
v0x1e1eaf0_0 .net "AandB", 0 0, L_0x1f1d9a0;  1 drivers
v0x1e1ebd0_0 .net "BxorSub", 0 0, L_0x1f1d530;  1 drivers
v0x1e1ec90_0 .net "a", 0 0, L_0x1f1f500;  alias, 1 drivers
v0x1e1ed60_0 .net "b", 0 0, L_0x1f1f660;  alias, 1 drivers
v0x1e1ee20_0 .net "carryin", 0 0, L_0x1f1f810;  alias, 1 drivers
v0x1e1ef30_0 .net "carryout", 0 0, L_0x1f1dc80;  alias, 1 drivers
v0x1e1eff0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e1f0b0_0 .net "res", 0 0, L_0x1f1d7a0;  alias, 1 drivers
v0x1e1f170_0 .net "xAorB", 0 0, L_0x1f1d690;  1 drivers
v0x1e1f2c0_0 .net "xAorBandCin", 0 0, L_0x1f1dc10;  1 drivers
S_0x1e209b0 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e20b70 .param/l "i" 0 4 165, +C4<01>;
S_0x1e20c30 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e209b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f1f5a0/d .functor AND 1, L_0x1f21f10, L_0x1f22070, C4<1>, C4<1>;
L_0x1f1f5a0 .delay 1 (40,40,40) L_0x1f1f5a0/d;
L_0x1f1fb80/d .functor NAND 1, L_0x1f21f10, L_0x1f22070, C4<1>, C4<1>;
L_0x1f1fb80 .delay 1 (20,20,20) L_0x1f1fb80/d;
L_0x1f1edd0/d .functor OR 1, L_0x1f21f10, L_0x1f22070, C4<0>, C4<0>;
L_0x1f1edd0 .delay 1 (40,40,40) L_0x1f1edd0/d;
L_0x1f1fe00/d .functor NOR 1, L_0x1f21f10, L_0x1f22070, C4<0>, C4<0>;
L_0x1f1fe00 .delay 1 (20,20,20) L_0x1f1fe00/d;
L_0x1f1fec0/d .functor XOR 1, L_0x1f21f10, L_0x1f22070, C4<0>, C4<0>;
L_0x1f1fec0 .delay 1 (40,40,40) L_0x1f1fec0/d;
L_0x1f208d0/d .functor NOT 1, L_0x1f22350, C4<0>, C4<0>, C4<0>;
L_0x1f208d0 .delay 1 (10,10,10) L_0x1f208d0/d;
L_0x1f20a30/d .functor NOT 1, L_0x1f22480, C4<0>, C4<0>, C4<0>;
L_0x1f20a30 .delay 1 (10,10,10) L_0x1f20a30/d;
L_0x1f20af0/d .functor NOT 1, L_0x1f22520, C4<0>, C4<0>, C4<0>;
L_0x1f20af0 .delay 1 (10,10,10) L_0x1f20af0/d;
L_0x1f20ca0/d .functor AND 1, L_0x1f201f0, L_0x1f208d0, L_0x1f20a30, L_0x1f20af0;
L_0x1f20ca0 .delay 1 (80,80,80) L_0x1f20ca0/d;
L_0x1f20e50/d .functor AND 1, L_0x1f201f0, L_0x1f22350, L_0x1f20a30, L_0x1f20af0;
L_0x1f20e50 .delay 1 (80,80,80) L_0x1f20e50/d;
L_0x1f21060/d .functor AND 1, L_0x1f1fec0, L_0x1f208d0, L_0x1f22480, L_0x1f20af0;
L_0x1f21060 .delay 1 (80,80,80) L_0x1f21060/d;
L_0x1f21240/d .functor AND 1, L_0x1f201f0, L_0x1f22350, L_0x1f22480, L_0x1f20af0;
L_0x1f21240 .delay 1 (80,80,80) L_0x1f21240/d;
L_0x1f21410/d .functor AND 1, L_0x1f1f5a0, L_0x1f208d0, L_0x1f20a30, L_0x1f22520;
L_0x1f21410 .delay 1 (80,80,80) L_0x1f21410/d;
L_0x1f215f0/d .functor AND 1, L_0x1f1fb80, L_0x1f22350, L_0x1f20a30, L_0x1f22520;
L_0x1f215f0 .delay 1 (80,80,80) L_0x1f215f0/d;
L_0x1f213a0/d .functor AND 1, L_0x1f1fe00, L_0x1f208d0, L_0x1f22480, L_0x1f22520;
L_0x1f213a0 .delay 1 (80,80,80) L_0x1f213a0/d;
L_0x1f21980/d .functor AND 1, L_0x1f1edd0, L_0x1f22350, L_0x1f22480, L_0x1f22520;
L_0x1f21980 .delay 1 (80,80,80) L_0x1f21980/d;
L_0x1f21b20/0/0 .functor OR 1, L_0x1f20ca0, L_0x1f20e50, L_0x1f21060, L_0x1f21410;
L_0x1f21b20/0/4 .functor OR 1, L_0x1f215f0, L_0x1f213a0, L_0x1f21980, L_0x1f21240;
L_0x1f21b20/d .functor OR 1, L_0x1f21b20/0/0, L_0x1f21b20/0/4, C4<0>, C4<0>;
L_0x1f21b20 .delay 1 (160,160,160) L_0x1f21b20/d;
v0x1e21b80_0 .net "a", 0 0, L_0x1f21f10;  1 drivers
v0x1e21c40_0 .net "addSub", 0 0, L_0x1f201f0;  1 drivers
v0x1e21ce0_0 .net "andRes", 0 0, L_0x1f1f5a0;  1 drivers
v0x1e21db0_0 .net "b", 0 0, L_0x1f22070;  1 drivers
v0x1e21e80_0 .net "carryIn", 0 0, L_0x1f22220;  1 drivers
v0x1e21f20_0 .net "carryOut", 0 0, L_0x1f206d0;  1 drivers
v0x1e21ff0_0 .net "initialResult", 0 0, L_0x1f21b20;  1 drivers
v0x1e22090_0 .net "isAdd", 0 0, L_0x1f20ca0;  1 drivers
v0x1e22130_0 .net "isAnd", 0 0, L_0x1f21410;  1 drivers
v0x1e22260_0 .net "isNand", 0 0, L_0x1f215f0;  1 drivers
v0x1e22300_0 .net "isNor", 0 0, L_0x1f213a0;  1 drivers
v0x1e223a0_0 .net "isOr", 0 0, L_0x1f21980;  1 drivers
v0x1e22460_0 .net "isSLT", 0 0, L_0x1f21240;  1 drivers
v0x1e22520_0 .net "isSub", 0 0, L_0x1f20e50;  1 drivers
v0x1e225e0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e22680_0 .net "isXor", 0 0, L_0x1f21060;  1 drivers
v0x1e22740_0 .net "nandRes", 0 0, L_0x1f1fb80;  1 drivers
v0x1e228f0_0 .net "norRes", 0 0, L_0x1f1fe00;  1 drivers
v0x1e22990_0 .net "orRes", 0 0, L_0x1f1edd0;  1 drivers
v0x1e22a30_0 .net "s0", 0 0, L_0x1f22350;  1 drivers
v0x1e22ad0_0 .net "s0inv", 0 0, L_0x1f208d0;  1 drivers
v0x1e22b90_0 .net "s1", 0 0, L_0x1f22480;  1 drivers
v0x1e22c50_0 .net "s1inv", 0 0, L_0x1f20a30;  1 drivers
v0x1e22d10_0 .net "s2", 0 0, L_0x1f22520;  1 drivers
v0x1e22dd0_0 .net "s2inv", 0 0, L_0x1f20af0;  1 drivers
v0x1e22e90_0 .net "xorRes", 0 0, L_0x1f1fec0;  1 drivers
S_0x1e20f30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e20c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f20020/d .functor XOR 1, L_0x1f22070, L_0x1f76020, C4<0>, C4<0>;
L_0x1f20020 .delay 1 (40,40,40) L_0x1f20020/d;
L_0x1f20090/d .functor XOR 1, L_0x1f21f10, L_0x1f20020, C4<0>, C4<0>;
L_0x1f20090 .delay 1 (40,40,40) L_0x1f20090/d;
L_0x1f201f0/d .functor XOR 1, L_0x1f20090, L_0x1f22220, C4<0>, C4<0>;
L_0x1f201f0 .delay 1 (40,40,40) L_0x1f201f0/d;
L_0x1f203f0/d .functor AND 1, L_0x1f21f10, L_0x1f20020, C4<1>, C4<1>;
L_0x1f203f0 .delay 1 (40,40,40) L_0x1f203f0/d;
L_0x1f20660/d .functor AND 1, L_0x1f20090, L_0x1f22220, C4<1>, C4<1>;
L_0x1f20660 .delay 1 (40,40,40) L_0x1f20660/d;
L_0x1f206d0/d .functor OR 1, L_0x1f203f0, L_0x1f20660, C4<0>, C4<0>;
L_0x1f206d0 .delay 1 (40,40,40) L_0x1f206d0/d;
v0x1e211c0_0 .net "AandB", 0 0, L_0x1f203f0;  1 drivers
v0x1e212a0_0 .net "BxorSub", 0 0, L_0x1f20020;  1 drivers
v0x1e21360_0 .net "a", 0 0, L_0x1f21f10;  alias, 1 drivers
v0x1e21430_0 .net "b", 0 0, L_0x1f22070;  alias, 1 drivers
v0x1e214f0_0 .net "carryin", 0 0, L_0x1f22220;  alias, 1 drivers
v0x1e21600_0 .net "carryout", 0 0, L_0x1f206d0;  alias, 1 drivers
v0x1e216c0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e217b0_0 .net "res", 0 0, L_0x1f201f0;  alias, 1 drivers
v0x1e21870_0 .net "xAorB", 0 0, L_0x1f20090;  1 drivers
v0x1e219c0_0 .net "xAorBandCin", 0 0, L_0x1f20660;  1 drivers
S_0x1e23070 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e23260 .param/l "i" 0 4 165, +C4<010>;
S_0x1e23300 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e23070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f225c0/d .functor AND 1, L_0x1f24a10, L_0x1f24c80, C4<1>, C4<1>;
L_0x1f225c0 .delay 1 (40,40,40) L_0x1f225c0/d;
L_0x1f226d0/d .functor NAND 1, L_0x1f24a10, L_0x1f24c80, C4<1>, C4<1>;
L_0x1f226d0 .delay 1 (20,20,20) L_0x1f226d0/d;
L_0x1f217e0/d .functor OR 1, L_0x1f24a10, L_0x1f24c80, C4<0>, C4<0>;
L_0x1f217e0 .delay 1 (40,40,40) L_0x1f217e0/d;
L_0x1f22950/d .functor NOR 1, L_0x1f24a10, L_0x1f24c80, C4<0>, C4<0>;
L_0x1f22950 .delay 1 (20,20,20) L_0x1f22950/d;
L_0x1f229c0/d .functor XOR 1, L_0x1f24a10, L_0x1f24c80, C4<0>, C4<0>;
L_0x1f229c0 .delay 1 (40,40,40) L_0x1f229c0/d;
L_0x1f233d0/d .functor NOT 1, L_0x1f24e30, C4<0>, C4<0>, C4<0>;
L_0x1f233d0 .delay 1 (10,10,10) L_0x1f233d0/d;
L_0x1f23530/d .functor NOT 1, L_0x1f24f60, C4<0>, C4<0>, C4<0>;
L_0x1f23530 .delay 1 (10,10,10) L_0x1f23530/d;
L_0x1f235f0/d .functor NOT 1, L_0x1f25110, C4<0>, C4<0>, C4<0>;
L_0x1f235f0 .delay 1 (10,10,10) L_0x1f235f0/d;
L_0x1f237a0/d .functor AND 1, L_0x1f22cf0, L_0x1f233d0, L_0x1f23530, L_0x1f235f0;
L_0x1f237a0 .delay 1 (80,80,80) L_0x1f237a0/d;
L_0x1f23950/d .functor AND 1, L_0x1f22cf0, L_0x1f24e30, L_0x1f23530, L_0x1f235f0;
L_0x1f23950 .delay 1 (80,80,80) L_0x1f23950/d;
L_0x1f23b60/d .functor AND 1, L_0x1f229c0, L_0x1f233d0, L_0x1f24f60, L_0x1f235f0;
L_0x1f23b60 .delay 1 (80,80,80) L_0x1f23b60/d;
L_0x1f23d40/d .functor AND 1, L_0x1f22cf0, L_0x1f24e30, L_0x1f24f60, L_0x1f235f0;
L_0x1f23d40 .delay 1 (80,80,80) L_0x1f23d40/d;
L_0x1f23f10/d .functor AND 1, L_0x1f225c0, L_0x1f233d0, L_0x1f23530, L_0x1f25110;
L_0x1f23f10 .delay 1 (80,80,80) L_0x1f23f10/d;
L_0x1f240f0/d .functor AND 1, L_0x1f226d0, L_0x1f24e30, L_0x1f23530, L_0x1f25110;
L_0x1f240f0 .delay 1 (80,80,80) L_0x1f240f0/d;
L_0x1f23ea0/d .functor AND 1, L_0x1f22950, L_0x1f233d0, L_0x1f24f60, L_0x1f25110;
L_0x1f23ea0 .delay 1 (80,80,80) L_0x1f23ea0/d;
L_0x1f24480/d .functor AND 1, L_0x1f217e0, L_0x1f24e30, L_0x1f24f60, L_0x1f25110;
L_0x1f24480 .delay 1 (80,80,80) L_0x1f24480/d;
L_0x1f24620/0/0 .functor OR 1, L_0x1f237a0, L_0x1f23950, L_0x1f23b60, L_0x1f23f10;
L_0x1f24620/0/4 .functor OR 1, L_0x1f240f0, L_0x1f23ea0, L_0x1f24480, L_0x1f23d40;
L_0x1f24620/d .functor OR 1, L_0x1f24620/0/0, L_0x1f24620/0/4, C4<0>, C4<0>;
L_0x1f24620 .delay 1 (160,160,160) L_0x1f24620/d;
v0x1e24290_0 .net "a", 0 0, L_0x1f24a10;  1 drivers
v0x1e24350_0 .net "addSub", 0 0, L_0x1f22cf0;  1 drivers
v0x1e24420_0 .net "andRes", 0 0, L_0x1f225c0;  1 drivers
v0x1e244f0_0 .net "b", 0 0, L_0x1f24c80;  1 drivers
v0x1e245c0_0 .net "carryIn", 0 0, L_0x1f22880;  1 drivers
v0x1e24660_0 .net "carryOut", 0 0, L_0x1f231d0;  1 drivers
v0x1e24730_0 .net "initialResult", 0 0, L_0x1f24620;  1 drivers
v0x1e247d0_0 .net "isAdd", 0 0, L_0x1f237a0;  1 drivers
v0x1e24870_0 .net "isAnd", 0 0, L_0x1f23f10;  1 drivers
v0x1e249a0_0 .net "isNand", 0 0, L_0x1f240f0;  1 drivers
v0x1e24a40_0 .net "isNor", 0 0, L_0x1f23ea0;  1 drivers
v0x1e24ae0_0 .net "isOr", 0 0, L_0x1f24480;  1 drivers
v0x1e24ba0_0 .net "isSLT", 0 0, L_0x1f23d40;  1 drivers
v0x1e24c60_0 .net "isSub", 0 0, L_0x1f23950;  1 drivers
v0x1e24d20_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e24dc0_0 .net "isXor", 0 0, L_0x1f23b60;  1 drivers
v0x1e24e80_0 .net "nandRes", 0 0, L_0x1f226d0;  1 drivers
v0x1e25030_0 .net "norRes", 0 0, L_0x1f22950;  1 drivers
v0x1e250d0_0 .net "orRes", 0 0, L_0x1f217e0;  1 drivers
v0x1e25170_0 .net "s0", 0 0, L_0x1f24e30;  1 drivers
v0x1e25210_0 .net "s0inv", 0 0, L_0x1f233d0;  1 drivers
v0x1e252d0_0 .net "s1", 0 0, L_0x1f24f60;  1 drivers
v0x1e25390_0 .net "s1inv", 0 0, L_0x1f23530;  1 drivers
v0x1e25450_0 .net "s2", 0 0, L_0x1f25110;  1 drivers
v0x1e25510_0 .net "s2inv", 0 0, L_0x1f235f0;  1 drivers
v0x1e255d0_0 .net "xorRes", 0 0, L_0x1f229c0;  1 drivers
S_0x1e23600 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e23300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f22b20/d .functor XOR 1, L_0x1f24c80, L_0x1f76020, C4<0>, C4<0>;
L_0x1f22b20 .delay 1 (40,40,40) L_0x1f22b20/d;
L_0x1f22b90/d .functor XOR 1, L_0x1f24a10, L_0x1f22b20, C4<0>, C4<0>;
L_0x1f22b90 .delay 1 (40,40,40) L_0x1f22b90/d;
L_0x1f22cf0/d .functor XOR 1, L_0x1f22b90, L_0x1f22880, C4<0>, C4<0>;
L_0x1f22cf0 .delay 1 (40,40,40) L_0x1f22cf0/d;
L_0x1f22ef0/d .functor AND 1, L_0x1f24a10, L_0x1f22b20, C4<1>, C4<1>;
L_0x1f22ef0 .delay 1 (40,40,40) L_0x1f22ef0/d;
L_0x1f23160/d .functor AND 1, L_0x1f22b90, L_0x1f22880, C4<1>, C4<1>;
L_0x1f23160 .delay 1 (40,40,40) L_0x1f23160/d;
L_0x1f231d0/d .functor OR 1, L_0x1f22ef0, L_0x1f23160, C4<0>, C4<0>;
L_0x1f231d0 .delay 1 (40,40,40) L_0x1f231d0/d;
v0x1e23890_0 .net "AandB", 0 0, L_0x1f22ef0;  1 drivers
v0x1e23970_0 .net "BxorSub", 0 0, L_0x1f22b20;  1 drivers
v0x1e23a30_0 .net "a", 0 0, L_0x1f24a10;  alias, 1 drivers
v0x1e23b00_0 .net "b", 0 0, L_0x1f24c80;  alias, 1 drivers
v0x1e23bc0_0 .net "carryin", 0 0, L_0x1f22880;  alias, 1 drivers
v0x1e23cd0_0 .net "carryout", 0 0, L_0x1f231d0;  alias, 1 drivers
v0x1e23d90_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e23ec0_0 .net "res", 0 0, L_0x1f22cf0;  alias, 1 drivers
v0x1e23f80_0 .net "xAorB", 0 0, L_0x1f22b90;  1 drivers
v0x1e240d0_0 .net "xAorBandCin", 0 0, L_0x1f23160;  1 drivers
S_0x1e257b0 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e21760 .param/l "i" 0 4 165, +C4<011>;
S_0x1e259e0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e257b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f1fd30/d .functor AND 1, L_0x1f27560, L_0x1f276c0, C4<1>, C4<1>;
L_0x1f1fd30 .delay 1 (40,40,40) L_0x1f1fd30/d;
L_0x1f242e0/d .functor NAND 1, L_0x1f27560, L_0x1f276c0, C4<1>, C4<1>;
L_0x1f242e0 .delay 1 (20,20,20) L_0x1f242e0/d;
L_0x1f252a0/d .functor OR 1, L_0x1f27560, L_0x1f276c0, C4<0>, C4<0>;
L_0x1f252a0 .delay 1 (40,40,40) L_0x1f252a0/d;
L_0x1f25490/d .functor NOR 1, L_0x1f27560, L_0x1f276c0, C4<0>, C4<0>;
L_0x1f25490 .delay 1 (20,20,20) L_0x1f25490/d;
L_0x1f25550/d .functor XOR 1, L_0x1f27560, L_0x1f276c0, C4<0>, C4<0>;
L_0x1f25550 .delay 1 (40,40,40) L_0x1f25550/d;
L_0x1f25f90/d .functor NOT 1, L_0x1f27a40, C4<0>, C4<0>, C4<0>;
L_0x1f25f90 .delay 1 (10,10,10) L_0x1f25f90/d;
L_0x1e26f80/d .functor NOT 1, L_0x1f27870, C4<0>, C4<0>, C4<0>;
L_0x1e26f80 .delay 1 (10,10,10) L_0x1e26f80/d;
L_0x1f26140/d .functor NOT 1, L_0x1f27ba0, C4<0>, C4<0>, C4<0>;
L_0x1f26140 .delay 1 (10,10,10) L_0x1f26140/d;
L_0x1f262f0/d .functor AND 1, L_0x1f258d0, L_0x1f25f90, L_0x1e26f80, L_0x1f26140;
L_0x1f262f0 .delay 1 (80,80,80) L_0x1f262f0/d;
L_0x1f264a0/d .functor AND 1, L_0x1f258d0, L_0x1f27a40, L_0x1e26f80, L_0x1f26140;
L_0x1f264a0 .delay 1 (80,80,80) L_0x1f264a0/d;
L_0x1f266b0/d .functor AND 1, L_0x1f25550, L_0x1f25f90, L_0x1f27870, L_0x1f26140;
L_0x1f266b0 .delay 1 (80,80,80) L_0x1f266b0/d;
L_0x1f26890/d .functor AND 1, L_0x1f258d0, L_0x1f27a40, L_0x1f27870, L_0x1f26140;
L_0x1f26890 .delay 1 (80,80,80) L_0x1f26890/d;
L_0x1f26a60/d .functor AND 1, L_0x1f1fd30, L_0x1f25f90, L_0x1e26f80, L_0x1f27ba0;
L_0x1f26a60 .delay 1 (80,80,80) L_0x1f26a60/d;
L_0x1f26c40/d .functor AND 1, L_0x1f242e0, L_0x1f27a40, L_0x1e26f80, L_0x1f27ba0;
L_0x1f26c40 .delay 1 (80,80,80) L_0x1f26c40/d;
L_0x1f269f0/d .functor AND 1, L_0x1f25490, L_0x1f25f90, L_0x1f27870, L_0x1f27ba0;
L_0x1f269f0 .delay 1 (80,80,80) L_0x1f269f0/d;
L_0x1f26fd0/d .functor AND 1, L_0x1f252a0, L_0x1f27a40, L_0x1f27870, L_0x1f27ba0;
L_0x1f26fd0 .delay 1 (80,80,80) L_0x1f26fd0/d;
L_0x1f27170/0/0 .functor OR 1, L_0x1f262f0, L_0x1f264a0, L_0x1f266b0, L_0x1f26a60;
L_0x1f27170/0/4 .functor OR 1, L_0x1f26c40, L_0x1f269f0, L_0x1f26fd0, L_0x1f26890;
L_0x1f27170/d .functor OR 1, L_0x1f27170/0/0, L_0x1f27170/0/4, C4<0>, C4<0>;
L_0x1f27170 .delay 1 (160,160,160) L_0x1f27170/d;
v0x1e268e0_0 .net "a", 0 0, L_0x1f27560;  1 drivers
v0x1e269a0_0 .net "addSub", 0 0, L_0x1f258d0;  1 drivers
v0x1e26a70_0 .net "andRes", 0 0, L_0x1f1fd30;  1 drivers
v0x1e26b40_0 .net "b", 0 0, L_0x1f276c0;  1 drivers
v0x1e26c10_0 .net "carryIn", 0 0, L_0x1f251b0;  1 drivers
v0x1e26cb0_0 .net "carryOut", 0 0, L_0x1f25d90;  1 drivers
v0x1e26d80_0 .net "initialResult", 0 0, L_0x1f27170;  1 drivers
v0x1e26e20_0 .net "isAdd", 0 0, L_0x1f262f0;  1 drivers
v0x1e26ec0_0 .net "isAnd", 0 0, L_0x1f26a60;  1 drivers
v0x1e26ff0_0 .net "isNand", 0 0, L_0x1f26c40;  1 drivers
v0x1e27090_0 .net "isNor", 0 0, L_0x1f269f0;  1 drivers
v0x1e27130_0 .net "isOr", 0 0, L_0x1f26fd0;  1 drivers
v0x1e271f0_0 .net "isSLT", 0 0, L_0x1f26890;  1 drivers
v0x1e272b0_0 .net "isSub", 0 0, L_0x1f264a0;  1 drivers
v0x1e27370_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e27410_0 .net "isXor", 0 0, L_0x1f266b0;  1 drivers
v0x1e274d0_0 .net "nandRes", 0 0, L_0x1f242e0;  1 drivers
v0x1e27680_0 .net "norRes", 0 0, L_0x1f25490;  1 drivers
v0x1e27720_0 .net "orRes", 0 0, L_0x1f252a0;  1 drivers
v0x1e277c0_0 .net "s0", 0 0, L_0x1f27a40;  1 drivers
v0x1e27860_0 .net "s0inv", 0 0, L_0x1f25f90;  1 drivers
v0x1e27920_0 .net "s1", 0 0, L_0x1f27870;  1 drivers
v0x1e279e0_0 .net "s1inv", 0 0, L_0x1e26f80;  1 drivers
v0x1e27aa0_0 .net "s2", 0 0, L_0x1f27ba0;  1 drivers
v0x1e27b60_0 .net "s2inv", 0 0, L_0x1f26140;  1 drivers
v0x1e27c20_0 .net "xorRes", 0 0, L_0x1f25550;  1 drivers
S_0x1e25ce0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e259e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f256b0/d .functor XOR 1, L_0x1f276c0, L_0x1f76020, C4<0>, C4<0>;
L_0x1f256b0 .delay 1 (40,40,40) L_0x1f256b0/d;
L_0x1f25770/d .functor XOR 1, L_0x1f27560, L_0x1f256b0, C4<0>, C4<0>;
L_0x1f25770 .delay 1 (40,40,40) L_0x1f25770/d;
L_0x1f258d0/d .functor XOR 1, L_0x1f25770, L_0x1f251b0, C4<0>, C4<0>;
L_0x1f258d0 .delay 1 (40,40,40) L_0x1f258d0/d;
L_0x1f25ad0/d .functor AND 1, L_0x1f27560, L_0x1f256b0, C4<1>, C4<1>;
L_0x1f25ad0 .delay 1 (40,40,40) L_0x1f25ad0/d;
L_0x1f25310/d .functor AND 1, L_0x1f25770, L_0x1f251b0, C4<1>, C4<1>;
L_0x1f25310 .delay 1 (40,40,40) L_0x1f25310/d;
L_0x1f25d90/d .functor OR 1, L_0x1f25ad0, L_0x1f25310, C4<0>, C4<0>;
L_0x1f25d90 .delay 1 (40,40,40) L_0x1f25d90/d;
v0x1e25f70_0 .net "AandB", 0 0, L_0x1f25ad0;  1 drivers
v0x1e26050_0 .net "BxorSub", 0 0, L_0x1f256b0;  1 drivers
v0x1e26110_0 .net "a", 0 0, L_0x1f27560;  alias, 1 drivers
v0x1e261e0_0 .net "b", 0 0, L_0x1f276c0;  alias, 1 drivers
v0x1e262a0_0 .net "carryin", 0 0, L_0x1f251b0;  alias, 1 drivers
v0x1e263b0_0 .net "carryout", 0 0, L_0x1f25d90;  alias, 1 drivers
v0x1e26470_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e26510_0 .net "res", 0 0, L_0x1f258d0;  alias, 1 drivers
v0x1e265d0_0 .net "xAorB", 0 0, L_0x1f25770;  1 drivers
v0x1e26720_0 .net "xAorBandCin", 0 0, L_0x1f25310;  1 drivers
S_0x1e27e00 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e28010 .param/l "i" 0 4 165, +C4<0100>;
S_0x1e280d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e27e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f27600/d .functor AND 1, L_0x1f29fd0, L_0x1f2a130, C4<1>, C4<1>;
L_0x1f27600 .delay 1 (40,40,40) L_0x1f27600/d;
L_0x1f27b30/d .functor NAND 1, L_0x1f29fd0, L_0x1f2a130, C4<1>, C4<1>;
L_0x1f27b30 .delay 1 (20,20,20) L_0x1f27b30/d;
L_0x1f27d10/d .functor OR 1, L_0x1f29fd0, L_0x1f2a130, C4<0>, C4<0>;
L_0x1f27d10 .delay 1 (40,40,40) L_0x1f27d10/d;
L_0x1f27f00/d .functor NOR 1, L_0x1f29fd0, L_0x1f2a130, C4<0>, C4<0>;
L_0x1f27f00 .delay 1 (20,20,20) L_0x1f27f00/d;
L_0x1f27fc0/d .functor XOR 1, L_0x1f29fd0, L_0x1f2a130, C4<0>, C4<0>;
L_0x1f27fc0 .delay 1 (40,40,40) L_0x1f27fc0/d;
L_0x1f28a00/d .functor NOT 1, L_0x1f2a3c0, C4<0>, C4<0>, C4<0>;
L_0x1f28a00 .delay 1 (10,10,10) L_0x1f28a00/d;
L_0x1e296d0/d .functor NOT 1, L_0x1f2a2e0, C4<0>, C4<0>, C4<0>;
L_0x1e296d0 .delay 1 (10,10,10) L_0x1e296d0/d;
L_0x1f28bb0/d .functor NOT 1, L_0x1f2a550, C4<0>, C4<0>, C4<0>;
L_0x1f28bb0 .delay 1 (10,10,10) L_0x1f28bb0/d;
L_0x1f28d60/d .functor AND 1, L_0x1f28340, L_0x1f28a00, L_0x1e296d0, L_0x1f28bb0;
L_0x1f28d60 .delay 1 (80,80,80) L_0x1f28d60/d;
L_0x1f28f10/d .functor AND 1, L_0x1f28340, L_0x1f2a3c0, L_0x1e296d0, L_0x1f28bb0;
L_0x1f28f10 .delay 1 (80,80,80) L_0x1f28f10/d;
L_0x1f29120/d .functor AND 1, L_0x1f27fc0, L_0x1f28a00, L_0x1f2a2e0, L_0x1f28bb0;
L_0x1f29120 .delay 1 (80,80,80) L_0x1f29120/d;
L_0x1f29300/d .functor AND 1, L_0x1f28340, L_0x1f2a3c0, L_0x1f2a2e0, L_0x1f28bb0;
L_0x1f29300 .delay 1 (80,80,80) L_0x1f29300/d;
L_0x1f294d0/d .functor AND 1, L_0x1f27600, L_0x1f28a00, L_0x1e296d0, L_0x1f2a550;
L_0x1f294d0 .delay 1 (80,80,80) L_0x1f294d0/d;
L_0x1f296b0/d .functor AND 1, L_0x1f27b30, L_0x1f2a3c0, L_0x1e296d0, L_0x1f2a550;
L_0x1f296b0 .delay 1 (80,80,80) L_0x1f296b0/d;
L_0x1f29460/d .functor AND 1, L_0x1f27f00, L_0x1f28a00, L_0x1f2a2e0, L_0x1f2a550;
L_0x1f29460 .delay 1 (80,80,80) L_0x1f29460/d;
L_0x1f29a40/d .functor AND 1, L_0x1f27d10, L_0x1f2a3c0, L_0x1f2a2e0, L_0x1f2a550;
L_0x1f29a40 .delay 1 (80,80,80) L_0x1f29a40/d;
L_0x1f29be0/0/0 .functor OR 1, L_0x1f28d60, L_0x1f28f10, L_0x1f29120, L_0x1f294d0;
L_0x1f29be0/0/4 .functor OR 1, L_0x1f296b0, L_0x1f29460, L_0x1f29a40, L_0x1f29300;
L_0x1f29be0/d .functor OR 1, L_0x1f29be0/0/0, L_0x1f29be0/0/4, C4<0>, C4<0>;
L_0x1f29be0 .delay 1 (160,160,160) L_0x1f29be0/d;
v0x1e29030_0 .net "a", 0 0, L_0x1f29fd0;  1 drivers
v0x1e290f0_0 .net "addSub", 0 0, L_0x1f28340;  1 drivers
v0x1e291c0_0 .net "andRes", 0 0, L_0x1f27600;  1 drivers
v0x1e29290_0 .net "b", 0 0, L_0x1f2a130;  1 drivers
v0x1e29360_0 .net "carryIn", 0 0, L_0x1f27c40;  1 drivers
v0x1e29400_0 .net "carryOut", 0 0, L_0x1f28800;  1 drivers
v0x1e294d0_0 .net "initialResult", 0 0, L_0x1f29be0;  1 drivers
v0x1e29570_0 .net "isAdd", 0 0, L_0x1f28d60;  1 drivers
v0x1e29610_0 .net "isAnd", 0 0, L_0x1f294d0;  1 drivers
v0x1e29740_0 .net "isNand", 0 0, L_0x1f296b0;  1 drivers
v0x1e297e0_0 .net "isNor", 0 0, L_0x1f29460;  1 drivers
v0x1e29880_0 .net "isOr", 0 0, L_0x1f29a40;  1 drivers
v0x1e29940_0 .net "isSLT", 0 0, L_0x1f29300;  1 drivers
v0x1e29a00_0 .net "isSub", 0 0, L_0x1f28f10;  1 drivers
v0x1e29ac0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e29b60_0 .net "isXor", 0 0, L_0x1f29120;  1 drivers
v0x1e29c20_0 .net "nandRes", 0 0, L_0x1f27b30;  1 drivers
v0x1e29dd0_0 .net "norRes", 0 0, L_0x1f27f00;  1 drivers
v0x1e29e70_0 .net "orRes", 0 0, L_0x1f27d10;  1 drivers
v0x1e29f10_0 .net "s0", 0 0, L_0x1f2a3c0;  1 drivers
v0x1e29fb0_0 .net "s0inv", 0 0, L_0x1f28a00;  1 drivers
v0x1e2a070_0 .net "s1", 0 0, L_0x1f2a2e0;  1 drivers
v0x1e2a130_0 .net "s1inv", 0 0, L_0x1e296d0;  1 drivers
v0x1e2a1f0_0 .net "s2", 0 0, L_0x1f2a550;  1 drivers
v0x1e2a2b0_0 .net "s2inv", 0 0, L_0x1f28bb0;  1 drivers
v0x1e2a370_0 .net "xorRes", 0 0, L_0x1f27fc0;  1 drivers
S_0x1e283d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e280d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f28120/d .functor XOR 1, L_0x1f2a130, L_0x1f76020, C4<0>, C4<0>;
L_0x1f28120 .delay 1 (40,40,40) L_0x1f28120/d;
L_0x1f281e0/d .functor XOR 1, L_0x1f29fd0, L_0x1f28120, C4<0>, C4<0>;
L_0x1f281e0 .delay 1 (40,40,40) L_0x1f281e0/d;
L_0x1f28340/d .functor XOR 1, L_0x1f281e0, L_0x1f27c40, C4<0>, C4<0>;
L_0x1f28340 .delay 1 (40,40,40) L_0x1f28340/d;
L_0x1f28540/d .functor AND 1, L_0x1f29fd0, L_0x1f28120, C4<1>, C4<1>;
L_0x1f28540 .delay 1 (40,40,40) L_0x1f28540/d;
L_0x1f27d80/d .functor AND 1, L_0x1f281e0, L_0x1f27c40, C4<1>, C4<1>;
L_0x1f27d80 .delay 1 (40,40,40) L_0x1f27d80/d;
L_0x1f28800/d .functor OR 1, L_0x1f28540, L_0x1f27d80, C4<0>, C4<0>;
L_0x1f28800 .delay 1 (40,40,40) L_0x1f28800/d;
v0x1e28660_0 .net "AandB", 0 0, L_0x1f28540;  1 drivers
v0x1e28740_0 .net "BxorSub", 0 0, L_0x1f28120;  1 drivers
v0x1e28800_0 .net "a", 0 0, L_0x1f29fd0;  alias, 1 drivers
v0x1e288a0_0 .net "b", 0 0, L_0x1f2a130;  alias, 1 drivers
v0x1e28960_0 .net "carryin", 0 0, L_0x1f27c40;  alias, 1 drivers
v0x1e28a70_0 .net "carryout", 0 0, L_0x1f28800;  alias, 1 drivers
v0x1e28b30_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e28ce0_0 .net "res", 0 0, L_0x1f28340;  alias, 1 drivers
v0x1e28d80_0 .net "xAorB", 0 0, L_0x1f281e0;  1 drivers
v0x1e28eb0_0 .net "xAorBandCin", 0 0, L_0x1f27d80;  1 drivers
S_0x1e2a550 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e2a710 .param/l "i" 0 4 165, +C4<0101>;
S_0x1e2a7d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e2a550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f2a070/d .functor AND 1, L_0x1f2cab0, L_0x1f2cc10, C4<1>, C4<1>;
L_0x1f2a070 .delay 1 (40,40,40) L_0x1f2a070/d;
L_0x1f2a6f0/d .functor NAND 1, L_0x1f2cab0, L_0x1f2cc10, C4<1>, C4<1>;
L_0x1f2a6f0 .delay 1 (20,20,20) L_0x1f2a6f0/d;
L_0x1f2a7b0/d .functor OR 1, L_0x1f2cab0, L_0x1f2cc10, C4<0>, C4<0>;
L_0x1f2a7b0 .delay 1 (40,40,40) L_0x1f2a7b0/d;
L_0x1f2a9a0/d .functor NOR 1, L_0x1f2cab0, L_0x1f2cc10, C4<0>, C4<0>;
L_0x1f2a9a0 .delay 1 (20,20,20) L_0x1f2a9a0/d;
L_0x1f2aa60/d .functor XOR 1, L_0x1f2cab0, L_0x1f2cc10, C4<0>, C4<0>;
L_0x1f2aa60 .delay 1 (40,40,40) L_0x1f2aa60/d;
L_0x1f2b4a0/d .functor NOT 1, L_0x1f2ced0, C4<0>, C4<0>, C4<0>;
L_0x1f2b4a0 .delay 1 (10,10,10) L_0x1f2b4a0/d;
L_0x1f2b600/d .functor NOT 1, L_0x1f25000, C4<0>, C4<0>, C4<0>;
L_0x1f2b600 .delay 1 (10,10,10) L_0x1f2b600/d;
L_0x1f2b6c0/d .functor NOT 1, L_0x1f2cdc0, C4<0>, C4<0>, C4<0>;
L_0x1f2b6c0 .delay 1 (10,10,10) L_0x1f2b6c0/d;
L_0x1f2b870/d .functor AND 1, L_0x1f2ade0, L_0x1f2b4a0, L_0x1f2b600, L_0x1f2b6c0;
L_0x1f2b870 .delay 1 (80,80,80) L_0x1f2b870/d;
L_0x1f2ba20/d .functor AND 1, L_0x1f2ade0, L_0x1f2ced0, L_0x1f2b600, L_0x1f2b6c0;
L_0x1f2ba20 .delay 1 (80,80,80) L_0x1f2ba20/d;
L_0x1f2bc30/d .functor AND 1, L_0x1f2aa60, L_0x1f2b4a0, L_0x1f25000, L_0x1f2b6c0;
L_0x1f2bc30 .delay 1 (80,80,80) L_0x1f2bc30/d;
L_0x1f2be10/d .functor AND 1, L_0x1f2ade0, L_0x1f2ced0, L_0x1f25000, L_0x1f2b6c0;
L_0x1f2be10 .delay 1 (80,80,80) L_0x1f2be10/d;
L_0x1f2bfe0/d .functor AND 1, L_0x1f2a070, L_0x1f2b4a0, L_0x1f2b600, L_0x1f2cdc0;
L_0x1f2bfe0 .delay 1 (80,80,80) L_0x1f2bfe0/d;
L_0x1f2c1c0/d .functor AND 1, L_0x1f2a6f0, L_0x1f2ced0, L_0x1f2b600, L_0x1f2cdc0;
L_0x1f2c1c0 .delay 1 (80,80,80) L_0x1f2c1c0/d;
L_0x1f2bf70/d .functor AND 1, L_0x1f2a9a0, L_0x1f2b4a0, L_0x1f25000, L_0x1f2cdc0;
L_0x1f2bf70 .delay 1 (80,80,80) L_0x1f2bf70/d;
L_0x1f2c520/d .functor AND 1, L_0x1f2a7b0, L_0x1f2ced0, L_0x1f25000, L_0x1f2cdc0;
L_0x1f2c520 .delay 1 (80,80,80) L_0x1f2c520/d;
L_0x1f2c6c0/0/0 .functor OR 1, L_0x1f2b870, L_0x1f2ba20, L_0x1f2bc30, L_0x1f2bfe0;
L_0x1f2c6c0/0/4 .functor OR 1, L_0x1f2c1c0, L_0x1f2bf70, L_0x1f2c520, L_0x1f2be10;
L_0x1f2c6c0/d .functor OR 1, L_0x1f2c6c0/0/0, L_0x1f2c6c0/0/4, C4<0>, C4<0>;
L_0x1f2c6c0 .delay 1 (160,160,160) L_0x1f2c6c0/d;
v0x1e2b6d0_0 .net "a", 0 0, L_0x1f2cab0;  1 drivers
v0x1e2b790_0 .net "addSub", 0 0, L_0x1f2ade0;  1 drivers
v0x1e2b860_0 .net "andRes", 0 0, L_0x1f2a070;  1 drivers
v0x1e2b930_0 .net "b", 0 0, L_0x1f2cc10;  1 drivers
v0x1e2ba00_0 .net "carryIn", 0 0, L_0x1f2a5f0;  1 drivers
v0x1e2baa0_0 .net "carryOut", 0 0, L_0x1f2b2a0;  1 drivers
v0x1e2bb70_0 .net "initialResult", 0 0, L_0x1f2c6c0;  1 drivers
v0x1e2bc10_0 .net "isAdd", 0 0, L_0x1f2b870;  1 drivers
v0x1e2bcb0_0 .net "isAnd", 0 0, L_0x1f2bfe0;  1 drivers
v0x1e2bde0_0 .net "isNand", 0 0, L_0x1f2c1c0;  1 drivers
v0x1e2be80_0 .net "isNor", 0 0, L_0x1f2bf70;  1 drivers
v0x1e2bf20_0 .net "isOr", 0 0, L_0x1f2c520;  1 drivers
v0x1e2bfe0_0 .net "isSLT", 0 0, L_0x1f2be10;  1 drivers
v0x1e2c0a0_0 .net "isSub", 0 0, L_0x1f2ba20;  1 drivers
v0x1e2c160_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e2c200_0 .net "isXor", 0 0, L_0x1f2bc30;  1 drivers
v0x1e2c2c0_0 .net "nandRes", 0 0, L_0x1f2a6f0;  1 drivers
v0x1e2c470_0 .net "norRes", 0 0, L_0x1f2a9a0;  1 drivers
v0x1e2c510_0 .net "orRes", 0 0, L_0x1f2a7b0;  1 drivers
v0x1e2c5b0_0 .net "s0", 0 0, L_0x1f2ced0;  1 drivers
v0x1e2c650_0 .net "s0inv", 0 0, L_0x1f2b4a0;  1 drivers
v0x1e2c710_0 .net "s1", 0 0, L_0x1f25000;  1 drivers
v0x1e2c7d0_0 .net "s1inv", 0 0, L_0x1f2b600;  1 drivers
v0x1e2c890_0 .net "s2", 0 0, L_0x1f2cdc0;  1 drivers
v0x1e2c950_0 .net "s2inv", 0 0, L_0x1f2b6c0;  1 drivers
v0x1e2ca10_0 .net "xorRes", 0 0, L_0x1f2aa60;  1 drivers
S_0x1e2aad0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e2a7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f2abc0/d .functor XOR 1, L_0x1f2cc10, L_0x1f76020, C4<0>, C4<0>;
L_0x1f2abc0 .delay 1 (40,40,40) L_0x1f2abc0/d;
L_0x1f2ac80/d .functor XOR 1, L_0x1f2cab0, L_0x1f2abc0, C4<0>, C4<0>;
L_0x1f2ac80 .delay 1 (40,40,40) L_0x1f2ac80/d;
L_0x1f2ade0/d .functor XOR 1, L_0x1f2ac80, L_0x1f2a5f0, C4<0>, C4<0>;
L_0x1f2ade0 .delay 1 (40,40,40) L_0x1f2ade0/d;
L_0x1f2afe0/d .functor AND 1, L_0x1f2cab0, L_0x1f2abc0, C4<1>, C4<1>;
L_0x1f2afe0 .delay 1 (40,40,40) L_0x1f2afe0/d;
L_0x1f2a820/d .functor AND 1, L_0x1f2ac80, L_0x1f2a5f0, C4<1>, C4<1>;
L_0x1f2a820 .delay 1 (40,40,40) L_0x1f2a820/d;
L_0x1f2b2a0/d .functor OR 1, L_0x1f2afe0, L_0x1f2a820, C4<0>, C4<0>;
L_0x1f2b2a0 .delay 1 (40,40,40) L_0x1f2b2a0/d;
v0x1e2ad60_0 .net "AandB", 0 0, L_0x1f2afe0;  1 drivers
v0x1e2ae40_0 .net "BxorSub", 0 0, L_0x1f2abc0;  1 drivers
v0x1e2af00_0 .net "a", 0 0, L_0x1f2cab0;  alias, 1 drivers
v0x1e2afd0_0 .net "b", 0 0, L_0x1f2cc10;  alias, 1 drivers
v0x1e2b090_0 .net "carryin", 0 0, L_0x1f2a5f0;  alias, 1 drivers
v0x1e2b1a0_0 .net "carryout", 0 0, L_0x1f2b2a0;  alias, 1 drivers
v0x1e2b260_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e2b300_0 .net "res", 0 0, L_0x1f2ade0;  alias, 1 drivers
v0x1e2b3c0_0 .net "xAorB", 0 0, L_0x1f2ac80;  1 drivers
v0x1e2b510_0 .net "xAorBandCin", 0 0, L_0x1f2a820;  1 drivers
S_0x1e2cbf0 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e2cdb0 .param/l "i" 0 4 165, +C4<0110>;
S_0x1e2ce70 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e2cbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f2cb50/d .functor AND 1, L_0x1f2f6e0, L_0x1f2f840, C4<1>, C4<1>;
L_0x1f2cb50 .delay 1 (40,40,40) L_0x1f2cb50/d;
L_0x1f2d2b0/d .functor NAND 1, L_0x1f2f6e0, L_0x1f2f840, C4<1>, C4<1>;
L_0x1f2d2b0 .delay 1 (20,20,20) L_0x1f2d2b0/d;
L_0x1f2d370/d .functor OR 1, L_0x1f2f6e0, L_0x1f2f840, C4<0>, C4<0>;
L_0x1f2d370 .delay 1 (40,40,40) L_0x1f2d370/d;
L_0x1f2d560/d .functor NOR 1, L_0x1f2f6e0, L_0x1f2f840, C4<0>, C4<0>;
L_0x1f2d560 .delay 1 (20,20,20) L_0x1f2d560/d;
L_0x1f2d6c0/d .functor XOR 1, L_0x1f2f6e0, L_0x1f2f840, C4<0>, C4<0>;
L_0x1f2d6c0 .delay 1 (40,40,40) L_0x1f2d6c0/d;
L_0x1f2e0b0/d .functor NOT 1, L_0x1f2fb30, C4<0>, C4<0>, C4<0>;
L_0x1f2e0b0 .delay 1 (10,10,10) L_0x1f2e0b0/d;
L_0x1f2e210/d .functor NOT 1, L_0x1f2f9f0, C4<0>, C4<0>, C4<0>;
L_0x1f2e210 .delay 1 (10,10,10) L_0x1f2e210/d;
L_0x1f2e2d0/d .functor NOT 1, L_0x1f2fa90, C4<0>, C4<0>, C4<0>;
L_0x1f2e2d0 .delay 1 (10,10,10) L_0x1f2e2d0/d;
L_0x1f2e480/d .functor AND 1, L_0x1f2d9f0, L_0x1f2e0b0, L_0x1f2e210, L_0x1f2e2d0;
L_0x1f2e480 .delay 1 (80,80,80) L_0x1f2e480/d;
L_0x1f2e630/d .functor AND 1, L_0x1f2d9f0, L_0x1f2fb30, L_0x1f2e210, L_0x1f2e2d0;
L_0x1f2e630 .delay 1 (80,80,80) L_0x1f2e630/d;
L_0x1f2e7e0/d .functor AND 1, L_0x1f2d6c0, L_0x1f2e0b0, L_0x1f2f9f0, L_0x1f2e2d0;
L_0x1f2e7e0 .delay 1 (80,80,80) L_0x1f2e7e0/d;
L_0x1f2e9d0/d .functor AND 1, L_0x1f2d9f0, L_0x1f2fb30, L_0x1f2f9f0, L_0x1f2e2d0;
L_0x1f2e9d0 .delay 1 (80,80,80) L_0x1f2e9d0/d;
L_0x1f2eb00/d .functor AND 1, L_0x1f2cb50, L_0x1f2e0b0, L_0x1f2e210, L_0x1f2fa90;
L_0x1f2eb00 .delay 1 (80,80,80) L_0x1f2eb00/d;
L_0x1f2ed90/d .functor AND 1, L_0x1f2d2b0, L_0x1f2fb30, L_0x1f2e210, L_0x1f2fa90;
L_0x1f2ed90 .delay 1 (80,80,80) L_0x1f2ed90/d;
L_0x1f2ea90/d .functor AND 1, L_0x1f2d560, L_0x1f2e0b0, L_0x1f2f9f0, L_0x1f2fa90;
L_0x1f2ea90 .delay 1 (80,80,80) L_0x1f2ea90/d;
L_0x1f2f120/d .functor AND 1, L_0x1f2d370, L_0x1f2fb30, L_0x1f2f9f0, L_0x1f2fa90;
L_0x1f2f120 .delay 1 (80,80,80) L_0x1f2f120/d;
L_0x1f2f2f0/0/0 .functor OR 1, L_0x1f2e480, L_0x1f2e630, L_0x1f2e7e0, L_0x1f2eb00;
L_0x1f2f2f0/0/4 .functor OR 1, L_0x1f2ed90, L_0x1f2ea90, L_0x1f2f120, L_0x1f2e9d0;
L_0x1f2f2f0/d .functor OR 1, L_0x1f2f2f0/0/0, L_0x1f2f2f0/0/4, C4<0>, C4<0>;
L_0x1f2f2f0 .delay 1 (160,160,160) L_0x1f2f2f0/d;
v0x1e2dd70_0 .net "a", 0 0, L_0x1f2f6e0;  1 drivers
v0x1e2de30_0 .net "addSub", 0 0, L_0x1f2d9f0;  1 drivers
v0x1e2df00_0 .net "andRes", 0 0, L_0x1f2cb50;  1 drivers
v0x1e2dfd0_0 .net "b", 0 0, L_0x1f2f840;  1 drivers
v0x1e2e0a0_0 .net "carryIn", 0 0, L_0x1f2d180;  1 drivers
v0x1e2e140_0 .net "carryOut", 0 0, L_0x1f2deb0;  1 drivers
v0x1e2e210_0 .net "initialResult", 0 0, L_0x1f2f2f0;  1 drivers
v0x1e2e2b0_0 .net "isAdd", 0 0, L_0x1f2e480;  1 drivers
v0x1e2e350_0 .net "isAnd", 0 0, L_0x1f2eb00;  1 drivers
v0x1e2e480_0 .net "isNand", 0 0, L_0x1f2ed90;  1 drivers
v0x1e2e520_0 .net "isNor", 0 0, L_0x1f2ea90;  1 drivers
v0x1e2e5c0_0 .net "isOr", 0 0, L_0x1f2f120;  1 drivers
v0x1e2e680_0 .net "isSLT", 0 0, L_0x1f2e9d0;  1 drivers
v0x1e2e740_0 .net "isSub", 0 0, L_0x1f2e630;  1 drivers
v0x1e2e800_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e2e8a0_0 .net "isXor", 0 0, L_0x1f2e7e0;  1 drivers
v0x1e2e960_0 .net "nandRes", 0 0, L_0x1f2d2b0;  1 drivers
v0x1e2eb10_0 .net "norRes", 0 0, L_0x1f2d560;  1 drivers
v0x1e2ebb0_0 .net "orRes", 0 0, L_0x1f2d370;  1 drivers
v0x1e2ec50_0 .net "s0", 0 0, L_0x1f2fb30;  1 drivers
v0x1e2ecf0_0 .net "s0inv", 0 0, L_0x1f2e0b0;  1 drivers
v0x1e2edb0_0 .net "s1", 0 0, L_0x1f2f9f0;  1 drivers
v0x1e2ee70_0 .net "s1inv", 0 0, L_0x1f2e210;  1 drivers
v0x1e2ef30_0 .net "s2", 0 0, L_0x1f2fa90;  1 drivers
v0x1e2eff0_0 .net "s2inv", 0 0, L_0x1f2e2d0;  1 drivers
v0x1e2f0b0_0 .net "xorRes", 0 0, L_0x1f2d6c0;  1 drivers
S_0x1e2d170 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e2ce70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f2d780/d .functor XOR 1, L_0x1f2f840, L_0x1f76020, C4<0>, C4<0>;
L_0x1f2d780 .delay 1 (40,40,40) L_0x1f2d780/d;
L_0x1f2d8e0/d .functor XOR 1, L_0x1f2f6e0, L_0x1f2d780, C4<0>, C4<0>;
L_0x1f2d8e0 .delay 1 (40,40,40) L_0x1f2d8e0/d;
L_0x1f2d9f0/d .functor XOR 1, L_0x1f2d8e0, L_0x1f2d180, C4<0>, C4<0>;
L_0x1f2d9f0 .delay 1 (40,40,40) L_0x1f2d9f0/d;
L_0x1f2dbf0/d .functor AND 1, L_0x1f2f6e0, L_0x1f2d780, C4<1>, C4<1>;
L_0x1f2dbf0 .delay 1 (40,40,40) L_0x1f2dbf0/d;
L_0x1f2d3e0/d .functor AND 1, L_0x1f2d8e0, L_0x1f2d180, C4<1>, C4<1>;
L_0x1f2d3e0 .delay 1 (40,40,40) L_0x1f2d3e0/d;
L_0x1f2deb0/d .functor OR 1, L_0x1f2dbf0, L_0x1f2d3e0, C4<0>, C4<0>;
L_0x1f2deb0 .delay 1 (40,40,40) L_0x1f2deb0/d;
v0x1e2d400_0 .net "AandB", 0 0, L_0x1f2dbf0;  1 drivers
v0x1e2d4e0_0 .net "BxorSub", 0 0, L_0x1f2d780;  1 drivers
v0x1e2d5a0_0 .net "a", 0 0, L_0x1f2f6e0;  alias, 1 drivers
v0x1e2d670_0 .net "b", 0 0, L_0x1f2f840;  alias, 1 drivers
v0x1e2d730_0 .net "carryin", 0 0, L_0x1f2d180;  alias, 1 drivers
v0x1e2d840_0 .net "carryout", 0 0, L_0x1f2deb0;  alias, 1 drivers
v0x1e2d900_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e2d9a0_0 .net "res", 0 0, L_0x1f2d9f0;  alias, 1 drivers
v0x1e2da60_0 .net "xAorB", 0 0, L_0x1f2d8e0;  1 drivers
v0x1e2dbb0_0 .net "xAorBandCin", 0 0, L_0x1f2d3e0;  1 drivers
S_0x1e2f290 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e2f450 .param/l "i" 0 4 165, +C4<0111>;
S_0x1e2f510 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e2f290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f2f780/d .functor AND 1, L_0x1f32160, L_0x1f322c0, C4<1>, C4<1>;
L_0x1f2f780 .delay 1 (40,40,40) L_0x1f2f780/d;
L_0x1f2fd80/d .functor NAND 1, L_0x1f32160, L_0x1f322c0, C4<1>, C4<1>;
L_0x1f2fd80 .delay 1 (20,20,20) L_0x1f2fd80/d;
L_0x1f2fee0/d .functor OR 1, L_0x1f32160, L_0x1f322c0, C4<0>, C4<0>;
L_0x1f2fee0 .delay 1 (40,40,40) L_0x1f2fee0/d;
L_0x1f30070/d .functor NOR 1, L_0x1f32160, L_0x1f322c0, C4<0>, C4<0>;
L_0x1f30070 .delay 1 (20,20,20) L_0x1f30070/d;
L_0x1f30130/d .functor XOR 1, L_0x1f32160, L_0x1f322c0, C4<0>, C4<0>;
L_0x1f30130 .delay 1 (40,40,40) L_0x1f30130/d;
L_0x1f30b90/d .functor NOT 1, L_0x1f2fc70, C4<0>, C4<0>, C4<0>;
L_0x1f30b90 .delay 1 (10,10,10) L_0x1f30b90/d;
L_0x1f30cf0/d .functor NOT 1, L_0x1f32580, C4<0>, C4<0>, C4<0>;
L_0x1f30cf0 .delay 1 (10,10,10) L_0x1f30cf0/d;
L_0x1f30db0/d .functor NOT 1, L_0x1f32620, C4<0>, C4<0>, C4<0>;
L_0x1f30db0 .delay 1 (10,10,10) L_0x1f30db0/d;
L_0x1f30f60/d .functor AND 1, L_0x1f304b0, L_0x1f30b90, L_0x1f30cf0, L_0x1f30db0;
L_0x1f30f60 .delay 1 (80,80,80) L_0x1f30f60/d;
L_0x1f31110/d .functor AND 1, L_0x1f304b0, L_0x1f2fc70, L_0x1f30cf0, L_0x1f30db0;
L_0x1f31110 .delay 1 (80,80,80) L_0x1f31110/d;
L_0x1f312c0/d .functor AND 1, L_0x1f30130, L_0x1f30b90, L_0x1f32580, L_0x1f30db0;
L_0x1f312c0 .delay 1 (80,80,80) L_0x1f312c0/d;
L_0x1f314b0/d .functor AND 1, L_0x1f304b0, L_0x1f2fc70, L_0x1f32580, L_0x1f30db0;
L_0x1f314b0 .delay 1 (80,80,80) L_0x1f314b0/d;
L_0x1f315e0/d .functor AND 1, L_0x1f2f780, L_0x1f30b90, L_0x1f30cf0, L_0x1f32620;
L_0x1f315e0 .delay 1 (80,80,80) L_0x1f315e0/d;
L_0x1f31840/d .functor AND 1, L_0x1f2fd80, L_0x1f2fc70, L_0x1f30cf0, L_0x1f32620;
L_0x1f31840 .delay 1 (80,80,80) L_0x1f31840/d;
L_0x1f31570/d .functor AND 1, L_0x1f30070, L_0x1f30b90, L_0x1f32580, L_0x1f32620;
L_0x1f31570 .delay 1 (80,80,80) L_0x1f31570/d;
L_0x1f31ba0/d .functor AND 1, L_0x1f2fee0, L_0x1f2fc70, L_0x1f32580, L_0x1f32620;
L_0x1f31ba0 .delay 1 (80,80,80) L_0x1f31ba0/d;
L_0x1f31d70/0/0 .functor OR 1, L_0x1f30f60, L_0x1f31110, L_0x1f312c0, L_0x1f315e0;
L_0x1f31d70/0/4 .functor OR 1, L_0x1f31840, L_0x1f31570, L_0x1f31ba0, L_0x1f314b0;
L_0x1f31d70/d .functor OR 1, L_0x1f31d70/0/0, L_0x1f31d70/0/4, C4<0>, C4<0>;
L_0x1f31d70 .delay 1 (160,160,160) L_0x1f31d70/d;
v0x1e30410_0 .net "a", 0 0, L_0x1f32160;  1 drivers
v0x1e304d0_0 .net "addSub", 0 0, L_0x1f304b0;  1 drivers
v0x1e305a0_0 .net "andRes", 0 0, L_0x1f2f780;  1 drivers
v0x1e30670_0 .net "b", 0 0, L_0x1f322c0;  1 drivers
v0x1e30740_0 .net "carryIn", 0 0, L_0x1f2fbd0;  1 drivers
v0x1e307e0_0 .net "carryOut", 0 0, L_0x1f30990;  1 drivers
v0x1e308b0_0 .net "initialResult", 0 0, L_0x1f31d70;  1 drivers
v0x1e30950_0 .net "isAdd", 0 0, L_0x1f30f60;  1 drivers
v0x1e309f0_0 .net "isAnd", 0 0, L_0x1f315e0;  1 drivers
v0x1e30b20_0 .net "isNand", 0 0, L_0x1f31840;  1 drivers
v0x1e30bc0_0 .net "isNor", 0 0, L_0x1f31570;  1 drivers
v0x1e30c60_0 .net "isOr", 0 0, L_0x1f31ba0;  1 drivers
v0x1e30d20_0 .net "isSLT", 0 0, L_0x1f314b0;  1 drivers
v0x1e30de0_0 .net "isSub", 0 0, L_0x1f31110;  1 drivers
v0x1e30ea0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e30f40_0 .net "isXor", 0 0, L_0x1f312c0;  1 drivers
v0x1e31000_0 .net "nandRes", 0 0, L_0x1f2fd80;  1 drivers
v0x1e311b0_0 .net "norRes", 0 0, L_0x1f30070;  1 drivers
v0x1e31250_0 .net "orRes", 0 0, L_0x1f2fee0;  1 drivers
v0x1e312f0_0 .net "s0", 0 0, L_0x1f2fc70;  1 drivers
v0x1e31390_0 .net "s0inv", 0 0, L_0x1f30b90;  1 drivers
v0x1e31450_0 .net "s1", 0 0, L_0x1f32580;  1 drivers
v0x1e31510_0 .net "s1inv", 0 0, L_0x1f30cf0;  1 drivers
v0x1e315d0_0 .net "s2", 0 0, L_0x1f32620;  1 drivers
v0x1e31690_0 .net "s2inv", 0 0, L_0x1f30db0;  1 drivers
v0x1e31750_0 .net "xorRes", 0 0, L_0x1f30130;  1 drivers
S_0x1e2f810 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e2f510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f30290/d .functor XOR 1, L_0x1f322c0, L_0x1f76020, C4<0>, C4<0>;
L_0x1f30290 .delay 1 (40,40,40) L_0x1f30290/d;
L_0x1f30350/d .functor XOR 1, L_0x1f32160, L_0x1f30290, C4<0>, C4<0>;
L_0x1f30350 .delay 1 (40,40,40) L_0x1f30350/d;
L_0x1f304b0/d .functor XOR 1, L_0x1f30350, L_0x1f2fbd0, C4<0>, C4<0>;
L_0x1f304b0 .delay 1 (40,40,40) L_0x1f304b0/d;
L_0x1f306b0/d .functor AND 1, L_0x1f32160, L_0x1f30290, C4<1>, C4<1>;
L_0x1f306b0 .delay 1 (40,40,40) L_0x1f306b0/d;
L_0x1f30920/d .functor AND 1, L_0x1f30350, L_0x1f2fbd0, C4<1>, C4<1>;
L_0x1f30920 .delay 1 (40,40,40) L_0x1f30920/d;
L_0x1f30990/d .functor OR 1, L_0x1f306b0, L_0x1f30920, C4<0>, C4<0>;
L_0x1f30990 .delay 1 (40,40,40) L_0x1f30990/d;
v0x1e2faa0_0 .net "AandB", 0 0, L_0x1f306b0;  1 drivers
v0x1e2fb80_0 .net "BxorSub", 0 0, L_0x1f30290;  1 drivers
v0x1e2fc40_0 .net "a", 0 0, L_0x1f32160;  alias, 1 drivers
v0x1e2fd10_0 .net "b", 0 0, L_0x1f322c0;  alias, 1 drivers
v0x1e2fdd0_0 .net "carryin", 0 0, L_0x1f2fbd0;  alias, 1 drivers
v0x1e2fee0_0 .net "carryout", 0 0, L_0x1f30990;  alias, 1 drivers
v0x1e2ffa0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e30040_0 .net "res", 0 0, L_0x1f304b0;  alias, 1 drivers
v0x1e30100_0 .net "xAorB", 0 0, L_0x1f30350;  1 drivers
v0x1e30250_0 .net "xAorBandCin", 0 0, L_0x1f30920;  1 drivers
S_0x1e31930 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e27fc0 .param/l "i" 0 4 165, +C4<01000>;
S_0x1e31bf0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e31930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f32200/d .functor AND 1, L_0x1f34d40, L_0x1f34ea0, C4<1>, C4<1>;
L_0x1f32200 .delay 1 (40,40,40) L_0x1f32200/d;
L_0x1f32990/d .functor NAND 1, L_0x1f34d40, L_0x1f34ea0, C4<1>, C4<1>;
L_0x1f32990 .delay 1 (20,20,20) L_0x1f32990/d;
L_0x1f32af0/d .functor OR 1, L_0x1f34d40, L_0x1f34ea0, C4<0>, C4<0>;
L_0x1f32af0 .delay 1 (40,40,40) L_0x1f32af0/d;
L_0x1f32c80/d .functor NOR 1, L_0x1f34d40, L_0x1f34ea0, C4<0>, C4<0>;
L_0x1f32c80 .delay 1 (20,20,20) L_0x1f32c80/d;
L_0x1f32d40/d .functor XOR 1, L_0x1f34d40, L_0x1f34ea0, C4<0>, C4<0>;
L_0x1f32d40 .delay 1 (40,40,40) L_0x1f32d40/d;
L_0x1f337a0/d .functor NOT 1, L_0x1f32890, C4<0>, C4<0>, C4<0>;
L_0x1f337a0 .delay 1 (10,10,10) L_0x1f337a0/d;
L_0x1f33900/d .functor NOT 1, L_0x1f35200, C4<0>, C4<0>, C4<0>;
L_0x1f33900 .delay 1 (10,10,10) L_0x1f33900/d;
L_0x1f339c0/d .functor NOT 1, L_0x1f352a0, C4<0>, C4<0>, C4<0>;
L_0x1f339c0 .delay 1 (10,10,10) L_0x1f339c0/d;
L_0x1f33b70/d .functor AND 1, L_0x1f330c0, L_0x1f337a0, L_0x1f33900, L_0x1f339c0;
L_0x1f33b70 .delay 1 (80,80,80) L_0x1f33b70/d;
L_0x1f33d20/d .functor AND 1, L_0x1f330c0, L_0x1f32890, L_0x1f33900, L_0x1f339c0;
L_0x1f33d20 .delay 1 (80,80,80) L_0x1f33d20/d;
L_0x1f33ed0/d .functor AND 1, L_0x1f32d40, L_0x1f337a0, L_0x1f35200, L_0x1f339c0;
L_0x1f33ed0 .delay 1 (80,80,80) L_0x1f33ed0/d;
L_0x1f340c0/d .functor AND 1, L_0x1f330c0, L_0x1f32890, L_0x1f35200, L_0x1f339c0;
L_0x1f340c0 .delay 1 (80,80,80) L_0x1f340c0/d;
L_0x1f341f0/d .functor AND 1, L_0x1f32200, L_0x1f337a0, L_0x1f33900, L_0x1f352a0;
L_0x1f341f0 .delay 1 (80,80,80) L_0x1f341f0/d;
L_0x1f34450/d .functor AND 1, L_0x1f32990, L_0x1f32890, L_0x1f33900, L_0x1f352a0;
L_0x1f34450 .delay 1 (80,80,80) L_0x1f34450/d;
L_0x1f34180/d .functor AND 1, L_0x1f32c80, L_0x1f337a0, L_0x1f35200, L_0x1f352a0;
L_0x1f34180 .delay 1 (80,80,80) L_0x1f34180/d;
L_0x1f347b0/d .functor AND 1, L_0x1f32af0, L_0x1f32890, L_0x1f35200, L_0x1f352a0;
L_0x1f347b0 .delay 1 (80,80,80) L_0x1f347b0/d;
L_0x1f34950/0/0 .functor OR 1, L_0x1f33b70, L_0x1f33d20, L_0x1f33ed0, L_0x1f341f0;
L_0x1f34950/0/4 .functor OR 1, L_0x1f34450, L_0x1f34180, L_0x1f347b0, L_0x1f340c0;
L_0x1f34950/d .functor OR 1, L_0x1f34950/0/0, L_0x1f34950/0/4, C4<0>, C4<0>;
L_0x1f34950 .delay 1 (160,160,160) L_0x1f34950/d;
v0x1e32bb0_0 .net "a", 0 0, L_0x1f34d40;  1 drivers
v0x1e32c70_0 .net "addSub", 0 0, L_0x1f330c0;  1 drivers
v0x1e32d40_0 .net "andRes", 0 0, L_0x1f32200;  1 drivers
v0x1e32e10_0 .net "b", 0 0, L_0x1f34ea0;  1 drivers
v0x1e32ee0_0 .net "carryIn", 0 0, L_0x1f32bb0;  1 drivers
v0x1e32f80_0 .net "carryOut", 0 0, L_0x1f335a0;  1 drivers
v0x1e33050_0 .net "initialResult", 0 0, L_0x1f34950;  1 drivers
v0x1e330f0_0 .net "isAdd", 0 0, L_0x1f33b70;  1 drivers
v0x1e33190_0 .net "isAnd", 0 0, L_0x1f341f0;  1 drivers
v0x1e332c0_0 .net "isNand", 0 0, L_0x1f34450;  1 drivers
v0x1e33360_0 .net "isNor", 0 0, L_0x1f34180;  1 drivers
v0x1e33400_0 .net "isOr", 0 0, L_0x1f347b0;  1 drivers
v0x1e334c0_0 .net "isSLT", 0 0, L_0x1f340c0;  1 drivers
v0x1e33580_0 .net "isSub", 0 0, L_0x1f33d20;  1 drivers
v0x1e33640_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e336e0_0 .net "isXor", 0 0, L_0x1f33ed0;  1 drivers
v0x1e337a0_0 .net "nandRes", 0 0, L_0x1f32990;  1 drivers
v0x1e33950_0 .net "norRes", 0 0, L_0x1f32c80;  1 drivers
v0x1e339f0_0 .net "orRes", 0 0, L_0x1f32af0;  1 drivers
v0x1e33a90_0 .net "s0", 0 0, L_0x1f32890;  1 drivers
v0x1e33b30_0 .net "s0inv", 0 0, L_0x1f337a0;  1 drivers
v0x1e33bf0_0 .net "s1", 0 0, L_0x1f35200;  1 drivers
v0x1e33cb0_0 .net "s1inv", 0 0, L_0x1f33900;  1 drivers
v0x1e33d70_0 .net "s2", 0 0, L_0x1f352a0;  1 drivers
v0x1e33e30_0 .net "s2inv", 0 0, L_0x1f339c0;  1 drivers
v0x1e33ef0_0 .net "xorRes", 0 0, L_0x1f32d40;  1 drivers
S_0x1e31ef0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e31bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f32ea0/d .functor XOR 1, L_0x1f34ea0, L_0x1f76020, C4<0>, C4<0>;
L_0x1f32ea0 .delay 1 (40,40,40) L_0x1f32ea0/d;
L_0x1f32f60/d .functor XOR 1, L_0x1f34d40, L_0x1f32ea0, C4<0>, C4<0>;
L_0x1f32f60 .delay 1 (40,40,40) L_0x1f32f60/d;
L_0x1f330c0/d .functor XOR 1, L_0x1f32f60, L_0x1f32bb0, C4<0>, C4<0>;
L_0x1f330c0 .delay 1 (40,40,40) L_0x1f330c0/d;
L_0x1f332c0/d .functor AND 1, L_0x1f34d40, L_0x1f32ea0, C4<1>, C4<1>;
L_0x1f332c0 .delay 1 (40,40,40) L_0x1f332c0/d;
L_0x1f33530/d .functor AND 1, L_0x1f32f60, L_0x1f32bb0, C4<1>, C4<1>;
L_0x1f33530 .delay 1 (40,40,40) L_0x1f33530/d;
L_0x1f335a0/d .functor OR 1, L_0x1f332c0, L_0x1f33530, C4<0>, C4<0>;
L_0x1f335a0 .delay 1 (40,40,40) L_0x1f335a0/d;
v0x1e32150_0 .net "AandB", 0 0, L_0x1f332c0;  1 drivers
v0x1e32210_0 .net "BxorSub", 0 0, L_0x1f32ea0;  1 drivers
v0x1e322d0_0 .net "a", 0 0, L_0x1f34d40;  alias, 1 drivers
v0x1e323a0_0 .net "b", 0 0, L_0x1f34ea0;  alias, 1 drivers
v0x1e32460_0 .net "carryin", 0 0, L_0x1f32bb0;  alias, 1 drivers
v0x1e32570_0 .net "carryout", 0 0, L_0x1f335a0;  alias, 1 drivers
v0x1e32630_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e28bd0_0 .net "res", 0 0, L_0x1f330c0;  alias, 1 drivers
v0x1e328e0_0 .net "xAorB", 0 0, L_0x1f32f60;  1 drivers
v0x1e32a10_0 .net "xAorBandCin", 0 0, L_0x1f33530;  1 drivers
S_0x1e340d0 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e34290 .param/l "i" 0 4 165, +C4<01001>;
S_0x1e34350 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e340d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f34de0/d .functor AND 1, L_0x1f37800, L_0x1f37960, C4<1>, C4<1>;
L_0x1f34de0 .delay 1 (40,40,40) L_0x1f34de0/d;
L_0x1f350a0/d .functor NAND 1, L_0x1f37800, L_0x1f37960, C4<1>, C4<1>;
L_0x1f350a0 .delay 1 (20,20,20) L_0x1f350a0/d;
L_0x1f35500/d .functor OR 1, L_0x1f37800, L_0x1f37960, C4<0>, C4<0>;
L_0x1f35500 .delay 1 (40,40,40) L_0x1f35500/d;
L_0x1f35690/d .functor NOR 1, L_0x1f37800, L_0x1f37960, C4<0>, C4<0>;
L_0x1f35690 .delay 1 (20,20,20) L_0x1f35690/d;
L_0x1f357f0/d .functor XOR 1, L_0x1f37800, L_0x1f37960, C4<0>, C4<0>;
L_0x1f357f0 .delay 1 (40,40,40) L_0x1f357f0/d;
L_0x1f36200/d .functor NOT 1, L_0x1f353e0, C4<0>, C4<0>, C4<0>;
L_0x1f36200 .delay 1 (10,10,10) L_0x1f36200/d;
L_0x1f36360/d .functor NOT 1, L_0x1f37cf0, C4<0>, C4<0>, C4<0>;
L_0x1f36360 .delay 1 (10,10,10) L_0x1f36360/d;
L_0x1f36420/d .functor NOT 1, L_0x1f37d90, C4<0>, C4<0>, C4<0>;
L_0x1f36420 .delay 1 (10,10,10) L_0x1f36420/d;
L_0x1f365d0/d .functor AND 1, L_0x1f35b20, L_0x1f36200, L_0x1f36360, L_0x1f36420;
L_0x1f365d0 .delay 1 (80,80,80) L_0x1f365d0/d;
L_0x1f36780/d .functor AND 1, L_0x1f35b20, L_0x1f353e0, L_0x1f36360, L_0x1f36420;
L_0x1f36780 .delay 1 (80,80,80) L_0x1f36780/d;
L_0x1f36930/d .functor AND 1, L_0x1f357f0, L_0x1f36200, L_0x1f37cf0, L_0x1f36420;
L_0x1f36930 .delay 1 (80,80,80) L_0x1f36930/d;
L_0x1f36b20/d .functor AND 1, L_0x1f35b20, L_0x1f353e0, L_0x1f37cf0, L_0x1f36420;
L_0x1f36b20 .delay 1 (80,80,80) L_0x1f36b20/d;
L_0x1f36c50/d .functor AND 1, L_0x1f34de0, L_0x1f36200, L_0x1f36360, L_0x1f37d90;
L_0x1f36c50 .delay 1 (80,80,80) L_0x1f36c50/d;
L_0x1f36eb0/d .functor AND 1, L_0x1f350a0, L_0x1f353e0, L_0x1f36360, L_0x1f37d90;
L_0x1f36eb0 .delay 1 (80,80,80) L_0x1f36eb0/d;
L_0x1f36be0/d .functor AND 1, L_0x1f35690, L_0x1f36200, L_0x1f37cf0, L_0x1f37d90;
L_0x1f36be0 .delay 1 (80,80,80) L_0x1f36be0/d;
L_0x1f37240/d .functor AND 1, L_0x1f35500, L_0x1f353e0, L_0x1f37cf0, L_0x1f37d90;
L_0x1f37240 .delay 1 (80,80,80) L_0x1f37240/d;
L_0x1f37410/0/0 .functor OR 1, L_0x1f365d0, L_0x1f36780, L_0x1f36930, L_0x1f36c50;
L_0x1f37410/0/4 .functor OR 1, L_0x1f36eb0, L_0x1f36be0, L_0x1f37240, L_0x1f36b20;
L_0x1f37410/d .functor OR 1, L_0x1f37410/0/0, L_0x1f37410/0/4, C4<0>, C4<0>;
L_0x1f37410 .delay 1 (160,160,160) L_0x1f37410/d;
v0x1e35250_0 .net "a", 0 0, L_0x1f37800;  1 drivers
v0x1e35310_0 .net "addSub", 0 0, L_0x1f35b20;  1 drivers
v0x1e353e0_0 .net "andRes", 0 0, L_0x1f34de0;  1 drivers
v0x1e354b0_0 .net "b", 0 0, L_0x1f37960;  1 drivers
v0x1e35580_0 .net "carryIn", 0 0, L_0x1f35340;  1 drivers
v0x1e35620_0 .net "carryOut", 0 0, L_0x1f36000;  1 drivers
v0x1e356f0_0 .net "initialResult", 0 0, L_0x1f37410;  1 drivers
v0x1e35790_0 .net "isAdd", 0 0, L_0x1f365d0;  1 drivers
v0x1e35830_0 .net "isAnd", 0 0, L_0x1f36c50;  1 drivers
v0x1e35960_0 .net "isNand", 0 0, L_0x1f36eb0;  1 drivers
v0x1e35a00_0 .net "isNor", 0 0, L_0x1f36be0;  1 drivers
v0x1e35aa0_0 .net "isOr", 0 0, L_0x1f37240;  1 drivers
v0x1e35b60_0 .net "isSLT", 0 0, L_0x1f36b20;  1 drivers
v0x1e35c20_0 .net "isSub", 0 0, L_0x1f36780;  1 drivers
v0x1e35ce0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e35d80_0 .net "isXor", 0 0, L_0x1f36930;  1 drivers
v0x1e35e40_0 .net "nandRes", 0 0, L_0x1f350a0;  1 drivers
v0x1e35ff0_0 .net "norRes", 0 0, L_0x1f35690;  1 drivers
v0x1e36090_0 .net "orRes", 0 0, L_0x1f35500;  1 drivers
v0x1e36130_0 .net "s0", 0 0, L_0x1f353e0;  1 drivers
v0x1e361d0_0 .net "s0inv", 0 0, L_0x1f36200;  1 drivers
v0x1e36290_0 .net "s1", 0 0, L_0x1f37cf0;  1 drivers
v0x1e36350_0 .net "s1inv", 0 0, L_0x1f36360;  1 drivers
v0x1e36410_0 .net "s2", 0 0, L_0x1f37d90;  1 drivers
v0x1e364d0_0 .net "s2inv", 0 0, L_0x1f36420;  1 drivers
v0x1e36590_0 .net "xorRes", 0 0, L_0x1f357f0;  1 drivers
S_0x1e34650 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e34350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f358b0/d .functor XOR 1, L_0x1f37960, L_0x1f76020, C4<0>, C4<0>;
L_0x1f358b0 .delay 1 (40,40,40) L_0x1f358b0/d;
L_0x1f35a10/d .functor XOR 1, L_0x1f37800, L_0x1f358b0, C4<0>, C4<0>;
L_0x1f35a10 .delay 1 (40,40,40) L_0x1f35a10/d;
L_0x1f35b20/d .functor XOR 1, L_0x1f35a10, L_0x1f35340, C4<0>, C4<0>;
L_0x1f35b20 .delay 1 (40,40,40) L_0x1f35b20/d;
L_0x1f35d20/d .functor AND 1, L_0x1f37800, L_0x1f358b0, C4<1>, C4<1>;
L_0x1f35d20 .delay 1 (40,40,40) L_0x1f35d20/d;
L_0x1f35f90/d .functor AND 1, L_0x1f35a10, L_0x1f35340, C4<1>, C4<1>;
L_0x1f35f90 .delay 1 (40,40,40) L_0x1f35f90/d;
L_0x1f36000/d .functor OR 1, L_0x1f35d20, L_0x1f35f90, C4<0>, C4<0>;
L_0x1f36000 .delay 1 (40,40,40) L_0x1f36000/d;
v0x1e348e0_0 .net "AandB", 0 0, L_0x1f35d20;  1 drivers
v0x1e349c0_0 .net "BxorSub", 0 0, L_0x1f358b0;  1 drivers
v0x1e34a80_0 .net "a", 0 0, L_0x1f37800;  alias, 1 drivers
v0x1e34b50_0 .net "b", 0 0, L_0x1f37960;  alias, 1 drivers
v0x1e34c10_0 .net "carryin", 0 0, L_0x1f35340;  alias, 1 drivers
v0x1e34d20_0 .net "carryout", 0 0, L_0x1f36000;  alias, 1 drivers
v0x1e34de0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e34e80_0 .net "res", 0 0, L_0x1f35b20;  alias, 1 drivers
v0x1e34f40_0 .net "xAorB", 0 0, L_0x1f35a10;  1 drivers
v0x1e35090_0 .net "xAorBandCin", 0 0, L_0x1f35f90;  1 drivers
S_0x1e36770 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e36930 .param/l "i" 0 4 165, +C4<01010>;
S_0x1e369f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e36770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f378a0/d .functor AND 1, L_0x1f3a130, L_0x1f24b70, C4<1>, C4<1>;
L_0x1f378a0 .delay 1 (40,40,40) L_0x1f378a0/d;
L_0x1f37b60/d .functor NAND 1, L_0x1f3a130, L_0x1f24b70, C4<1>, C4<1>;
L_0x1f37b60 .delay 1 (20,20,20) L_0x1f37b60/d;
L_0x1f38020/d .functor OR 1, L_0x1f3a130, L_0x1f24b70, C4<0>, C4<0>;
L_0x1f38020 .delay 1 (40,40,40) L_0x1f38020/d;
L_0x1f381b0/d .functor NOR 1, L_0x1f3a130, L_0x1f24b70, C4<0>, C4<0>;
L_0x1f381b0 .delay 1 (20,20,20) L_0x1f381b0/d;
L_0x1f38270/d .functor XOR 1, L_0x1f3a130, L_0x1f24b70, C4<0>, C4<0>;
L_0x1f38270 .delay 1 (40,40,40) L_0x1f38270/d;
L_0x1f38cd0/d .functor NOT 1, L_0x1f37ed0, C4<0>, C4<0>, C4<0>;
L_0x1f38cd0 .delay 1 (10,10,10) L_0x1f38cd0/d;
L_0x1f38e30/d .functor NOT 1, L_0x1f37f70, C4<0>, C4<0>, C4<0>;
L_0x1f38e30 .delay 1 (10,10,10) L_0x1f38e30/d;
L_0x1f38ef0/d .functor NOT 1, L_0x1f2cf70, C4<0>, C4<0>, C4<0>;
L_0x1f38ef0 .delay 1 (10,10,10) L_0x1f38ef0/d;
L_0x1f390a0/d .functor AND 1, L_0x1f385f0, L_0x1f38cd0, L_0x1f38e30, L_0x1f38ef0;
L_0x1f390a0 .delay 1 (80,80,80) L_0x1f390a0/d;
L_0x1f39250/d .functor AND 1, L_0x1f385f0, L_0x1f37ed0, L_0x1f38e30, L_0x1f38ef0;
L_0x1f39250 .delay 1 (80,80,80) L_0x1f39250/d;
L_0x1f39400/d .functor AND 1, L_0x1f38270, L_0x1f38cd0, L_0x1f37f70, L_0x1f38ef0;
L_0x1f39400 .delay 1 (80,80,80) L_0x1f39400/d;
L_0x1f395f0/d .functor AND 1, L_0x1f385f0, L_0x1f37ed0, L_0x1f37f70, L_0x1f38ef0;
L_0x1f395f0 .delay 1 (80,80,80) L_0x1f395f0/d;
L_0x1f39720/d .functor AND 1, L_0x1f378a0, L_0x1f38cd0, L_0x1f38e30, L_0x1f2cf70;
L_0x1f39720 .delay 1 (80,80,80) L_0x1f39720/d;
L_0x1f39980/d .functor AND 1, L_0x1f37b60, L_0x1f37ed0, L_0x1f38e30, L_0x1f2cf70;
L_0x1f39980 .delay 1 (80,80,80) L_0x1f39980/d;
L_0x1f396b0/d .functor AND 1, L_0x1f381b0, L_0x1f38cd0, L_0x1f37f70, L_0x1f2cf70;
L_0x1f396b0 .delay 1 (80,80,80) L_0x1f396b0/d;
L_0x1f39ce0/d .functor AND 1, L_0x1f38020, L_0x1f37ed0, L_0x1f37f70, L_0x1f2cf70;
L_0x1f39ce0 .delay 1 (80,80,80) L_0x1f39ce0/d;
L_0x1f39e80/0/0 .functor OR 1, L_0x1f390a0, L_0x1f39250, L_0x1f39400, L_0x1f39720;
L_0x1f39e80/0/4 .functor OR 1, L_0x1f39980, L_0x1f396b0, L_0x1f39ce0, L_0x1f395f0;
L_0x1f39e80/d .functor OR 1, L_0x1f39e80/0/0, L_0x1f39e80/0/4, C4<0>, C4<0>;
L_0x1f39e80 .delay 1 (160,160,160) L_0x1f39e80/d;
v0x1e378f0_0 .net "a", 0 0, L_0x1f3a130;  1 drivers
v0x1e379b0_0 .net "addSub", 0 0, L_0x1f385f0;  1 drivers
v0x1e37a80_0 .net "andRes", 0 0, L_0x1f378a0;  1 drivers
v0x1e37b50_0 .net "b", 0 0, L_0x1f24b70;  1 drivers
v0x1e37c20_0 .net "carryIn", 0 0, L_0x1f37e30;  1 drivers
v0x1e37cc0_0 .net "carryOut", 0 0, L_0x1f38ad0;  1 drivers
v0x1e37d90_0 .net "initialResult", 0 0, L_0x1f39e80;  1 drivers
v0x1e37e30_0 .net "isAdd", 0 0, L_0x1f390a0;  1 drivers
v0x1e37ed0_0 .net "isAnd", 0 0, L_0x1f39720;  1 drivers
v0x1e38000_0 .net "isNand", 0 0, L_0x1f39980;  1 drivers
v0x1e380a0_0 .net "isNor", 0 0, L_0x1f396b0;  1 drivers
v0x1e38140_0 .net "isOr", 0 0, L_0x1f39ce0;  1 drivers
v0x1e38200_0 .net "isSLT", 0 0, L_0x1f395f0;  1 drivers
v0x1e382c0_0 .net "isSub", 0 0, L_0x1f39250;  1 drivers
v0x1e38380_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e38420_0 .net "isXor", 0 0, L_0x1f39400;  1 drivers
v0x1e384e0_0 .net "nandRes", 0 0, L_0x1f37b60;  1 drivers
v0x1e38690_0 .net "norRes", 0 0, L_0x1f381b0;  1 drivers
v0x1e38730_0 .net "orRes", 0 0, L_0x1f38020;  1 drivers
v0x1e387d0_0 .net "s0", 0 0, L_0x1f37ed0;  1 drivers
v0x1e38870_0 .net "s0inv", 0 0, L_0x1f38cd0;  1 drivers
v0x1e38930_0 .net "s1", 0 0, L_0x1f37f70;  1 drivers
v0x1e389f0_0 .net "s1inv", 0 0, L_0x1f38e30;  1 drivers
v0x1e38ab0_0 .net "s2", 0 0, L_0x1f2cf70;  1 drivers
v0x1e38b70_0 .net "s2inv", 0 0, L_0x1f38ef0;  1 drivers
v0x1e38c30_0 .net "xorRes", 0 0, L_0x1f38270;  1 drivers
S_0x1e36cf0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e369f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f383d0/d .functor XOR 1, L_0x1f24b70, L_0x1f76020, C4<0>, C4<0>;
L_0x1f383d0 .delay 1 (40,40,40) L_0x1f383d0/d;
L_0x1f38490/d .functor XOR 1, L_0x1f3a130, L_0x1f383d0, C4<0>, C4<0>;
L_0x1f38490 .delay 1 (40,40,40) L_0x1f38490/d;
L_0x1f385f0/d .functor XOR 1, L_0x1f38490, L_0x1f37e30, C4<0>, C4<0>;
L_0x1f385f0 .delay 1 (40,40,40) L_0x1f385f0/d;
L_0x1f387f0/d .functor AND 1, L_0x1f3a130, L_0x1f383d0, C4<1>, C4<1>;
L_0x1f387f0 .delay 1 (40,40,40) L_0x1f387f0/d;
L_0x1f38a60/d .functor AND 1, L_0x1f38490, L_0x1f37e30, C4<1>, C4<1>;
L_0x1f38a60 .delay 1 (40,40,40) L_0x1f38a60/d;
L_0x1f38ad0/d .functor OR 1, L_0x1f387f0, L_0x1f38a60, C4<0>, C4<0>;
L_0x1f38ad0 .delay 1 (40,40,40) L_0x1f38ad0/d;
v0x1e36f80_0 .net "AandB", 0 0, L_0x1f387f0;  1 drivers
v0x1e37060_0 .net "BxorSub", 0 0, L_0x1f383d0;  1 drivers
v0x1e37120_0 .net "a", 0 0, L_0x1f3a130;  alias, 1 drivers
v0x1e371f0_0 .net "b", 0 0, L_0x1f24b70;  alias, 1 drivers
v0x1e372b0_0 .net "carryin", 0 0, L_0x1f37e30;  alias, 1 drivers
v0x1e373c0_0 .net "carryout", 0 0, L_0x1f38ad0;  alias, 1 drivers
v0x1e37480_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e37520_0 .net "res", 0 0, L_0x1f385f0;  alias, 1 drivers
v0x1e375e0_0 .net "xAorB", 0 0, L_0x1f38490;  1 drivers
v0x1e37730_0 .net "xAorBandCin", 0 0, L_0x1f38a60;  1 drivers
S_0x1e38e10 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e38fd0 .param/l "i" 0 4 165, +C4<01011>;
S_0x1e39090 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e38e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f3a1d0/d .functor AND 1, L_0x1f3ceb0, L_0x1f3d010, C4<1>, C4<1>;
L_0x1f3a1d0 .delay 1 (40,40,40) L_0x1f3a1d0/d;
L_0x1f2d060/d .functor NAND 1, L_0x1f3ceb0, L_0x1f3d010, C4<1>, C4<1>;
L_0x1f2d060 .delay 1 (20,20,20) L_0x1f2d060/d;
L_0x1f3a600/d .functor OR 1, L_0x1f3ceb0, L_0x1f3d010, C4<0>, C4<0>;
L_0x1f3a600 .delay 1 (40,40,40) L_0x1f3a600/d;
L_0x1f3ae80/d .functor NOR 1, L_0x1f3ceb0, L_0x1f3d010, C4<0>, C4<0>;
L_0x1f3ae80 .delay 1 (20,20,20) L_0x1f3ae80/d;
L_0x1f3aef0/d .functor XOR 1, L_0x1f3ceb0, L_0x1f3d010, C4<0>, C4<0>;
L_0x1f3aef0 .delay 1 (40,40,40) L_0x1f3aef0/d;
L_0x1f3b8e0/d .functor NOT 1, L_0x1f3d2f0, C4<0>, C4<0>, C4<0>;
L_0x1f3b8e0 .delay 1 (10,10,10) L_0x1f3b8e0/d;
L_0x1e3a630/d .functor NOT 1, L_0x1f3abd0, C4<0>, C4<0>, C4<0>;
L_0x1e3a630 .delay 1 (10,10,10) L_0x1e3a630/d;
L_0x1f3ba90/d .functor NOT 1, L_0x1f3ac70, C4<0>, C4<0>, C4<0>;
L_0x1f3ba90 .delay 1 (10,10,10) L_0x1f3ba90/d;
L_0x1f3bc40/d .functor AND 1, L_0x1f3b220, L_0x1f3b8e0, L_0x1e3a630, L_0x1f3ba90;
L_0x1f3bc40 .delay 1 (80,80,80) L_0x1f3bc40/d;
L_0x1f3bdf0/d .functor AND 1, L_0x1f3b220, L_0x1f3d2f0, L_0x1e3a630, L_0x1f3ba90;
L_0x1f3bdf0 .delay 1 (80,80,80) L_0x1f3bdf0/d;
L_0x1f3c000/d .functor AND 1, L_0x1f3aef0, L_0x1f3b8e0, L_0x1f3abd0, L_0x1f3ba90;
L_0x1f3c000 .delay 1 (80,80,80) L_0x1f3c000/d;
L_0x1f3c1e0/d .functor AND 1, L_0x1f3b220, L_0x1f3d2f0, L_0x1f3abd0, L_0x1f3ba90;
L_0x1f3c1e0 .delay 1 (80,80,80) L_0x1f3c1e0/d;
L_0x1f3c3b0/d .functor AND 1, L_0x1f3a1d0, L_0x1f3b8e0, L_0x1e3a630, L_0x1f3ac70;
L_0x1f3c3b0 .delay 1 (80,80,80) L_0x1f3c3b0/d;
L_0x1f3c590/d .functor AND 1, L_0x1f2d060, L_0x1f3d2f0, L_0x1e3a630, L_0x1f3ac70;
L_0x1f3c590 .delay 1 (80,80,80) L_0x1f3c590/d;
L_0x1f3c340/d .functor AND 1, L_0x1f3ae80, L_0x1f3b8e0, L_0x1f3abd0, L_0x1f3ac70;
L_0x1f3c340 .delay 1 (80,80,80) L_0x1f3c340/d;
L_0x1f3c920/d .functor AND 1, L_0x1f3a600, L_0x1f3d2f0, L_0x1f3abd0, L_0x1f3ac70;
L_0x1f3c920 .delay 1 (80,80,80) L_0x1f3c920/d;
L_0x1f3cac0/0/0 .functor OR 1, L_0x1f3bc40, L_0x1f3bdf0, L_0x1f3c000, L_0x1f3c3b0;
L_0x1f3cac0/0/4 .functor OR 1, L_0x1f3c590, L_0x1f3c340, L_0x1f3c920, L_0x1f3c1e0;
L_0x1f3cac0/d .functor OR 1, L_0x1f3cac0/0/0, L_0x1f3cac0/0/4, C4<0>, C4<0>;
L_0x1f3cac0 .delay 1 (160,160,160) L_0x1f3cac0/d;
v0x1e39f90_0 .net "a", 0 0, L_0x1f3ceb0;  1 drivers
v0x1e3a050_0 .net "addSub", 0 0, L_0x1f3b220;  1 drivers
v0x1e3a120_0 .net "andRes", 0 0, L_0x1f3a1d0;  1 drivers
v0x1e3a1f0_0 .net "b", 0 0, L_0x1f3d010;  1 drivers
v0x1e3a2c0_0 .net "carryIn", 0 0, L_0x1f3d1c0;  1 drivers
v0x1e3a360_0 .net "carryOut", 0 0, L_0x1f3b6e0;  1 drivers
v0x1e3a430_0 .net "initialResult", 0 0, L_0x1f3cac0;  1 drivers
v0x1e3a4d0_0 .net "isAdd", 0 0, L_0x1f3bc40;  1 drivers
v0x1e3a570_0 .net "isAnd", 0 0, L_0x1f3c3b0;  1 drivers
v0x1e3a6a0_0 .net "isNand", 0 0, L_0x1f3c590;  1 drivers
v0x1e3a740_0 .net "isNor", 0 0, L_0x1f3c340;  1 drivers
v0x1e3a7e0_0 .net "isOr", 0 0, L_0x1f3c920;  1 drivers
v0x1e3a8a0_0 .net "isSLT", 0 0, L_0x1f3c1e0;  1 drivers
v0x1e3a960_0 .net "isSub", 0 0, L_0x1f3bdf0;  1 drivers
v0x1e3aa20_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e3aac0_0 .net "isXor", 0 0, L_0x1f3c000;  1 drivers
v0x1e3ab80_0 .net "nandRes", 0 0, L_0x1f2d060;  1 drivers
v0x1e3ad30_0 .net "norRes", 0 0, L_0x1f3ae80;  1 drivers
v0x1e3add0_0 .net "orRes", 0 0, L_0x1f3a600;  1 drivers
v0x1e3ae70_0 .net "s0", 0 0, L_0x1f3d2f0;  1 drivers
v0x1e3af10_0 .net "s0inv", 0 0, L_0x1f3b8e0;  1 drivers
v0x1e3afd0_0 .net "s1", 0 0, L_0x1f3abd0;  1 drivers
v0x1e3b090_0 .net "s1inv", 0 0, L_0x1e3a630;  1 drivers
v0x1e3b150_0 .net "s2", 0 0, L_0x1f3ac70;  1 drivers
v0x1e3b210_0 .net "s2inv", 0 0, L_0x1f3ba90;  1 drivers
v0x1e3b2d0_0 .net "xorRes", 0 0, L_0x1f3aef0;  1 drivers
S_0x1e39390 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e39090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f3afb0/d .functor XOR 1, L_0x1f3d010, L_0x1f76020, C4<0>, C4<0>;
L_0x1f3afb0 .delay 1 (40,40,40) L_0x1f3afb0/d;
L_0x1f3b110/d .functor XOR 1, L_0x1f3ceb0, L_0x1f3afb0, C4<0>, C4<0>;
L_0x1f3b110 .delay 1 (40,40,40) L_0x1f3b110/d;
L_0x1f3b220/d .functor XOR 1, L_0x1f3b110, L_0x1f3d1c0, C4<0>, C4<0>;
L_0x1f3b220 .delay 1 (40,40,40) L_0x1f3b220/d;
L_0x1f3b420/d .functor AND 1, L_0x1f3ceb0, L_0x1f3afb0, C4<1>, C4<1>;
L_0x1f3b420 .delay 1 (40,40,40) L_0x1f3b420/d;
L_0x1f3a670/d .functor AND 1, L_0x1f3b110, L_0x1f3d1c0, C4<1>, C4<1>;
L_0x1f3a670 .delay 1 (40,40,40) L_0x1f3a670/d;
L_0x1f3b6e0/d .functor OR 1, L_0x1f3b420, L_0x1f3a670, C4<0>, C4<0>;
L_0x1f3b6e0 .delay 1 (40,40,40) L_0x1f3b6e0/d;
v0x1e39620_0 .net "AandB", 0 0, L_0x1f3b420;  1 drivers
v0x1e39700_0 .net "BxorSub", 0 0, L_0x1f3afb0;  1 drivers
v0x1e397c0_0 .net "a", 0 0, L_0x1f3ceb0;  alias, 1 drivers
v0x1e39890_0 .net "b", 0 0, L_0x1f3d010;  alias, 1 drivers
v0x1e39950_0 .net "carryin", 0 0, L_0x1f3d1c0;  alias, 1 drivers
v0x1e39a60_0 .net "carryout", 0 0, L_0x1f3b6e0;  alias, 1 drivers
v0x1e39b20_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e39bc0_0 .net "res", 0 0, L_0x1f3b220;  alias, 1 drivers
v0x1e39c80_0 .net "xAorB", 0 0, L_0x1f3b110;  1 drivers
v0x1e39dd0_0 .net "xAorBandCin", 0 0, L_0x1f3a670;  1 drivers
S_0x1e3b4b0 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e3b670 .param/l "i" 0 4 165, +C4<01100>;
S_0x1e3b730 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e3b4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f3cf50/d .functor AND 1, L_0x1f3f8a0, L_0x1f3fa00, C4<1>, C4<1>;
L_0x1f3cf50 .delay 1 (40,40,40) L_0x1f3cf50/d;
L_0x1f3ae00/d .functor NAND 1, L_0x1f3f8a0, L_0x1f3fa00, C4<1>, C4<1>;
L_0x1f3ae00 .delay 1 (20,20,20) L_0x1f3ae00/d;
L_0x1f3d5e0/d .functor OR 1, L_0x1f3f8a0, L_0x1f3fa00, C4<0>, C4<0>;
L_0x1f3d5e0 .delay 1 (40,40,40) L_0x1f3d5e0/d;
L_0x1f3d7d0/d .functor NOR 1, L_0x1f3f8a0, L_0x1f3fa00, C4<0>, C4<0>;
L_0x1f3d7d0 .delay 1 (20,20,20) L_0x1f3d7d0/d;
L_0x1f3d890/d .functor XOR 1, L_0x1f3f8a0, L_0x1f3fa00, C4<0>, C4<0>;
L_0x1f3d890 .delay 1 (40,40,40) L_0x1f3d890/d;
L_0x1f3e2d0/d .functor NOT 1, L_0x1f3d430, C4<0>, C4<0>, C4<0>;
L_0x1f3e2d0 .delay 1 (10,10,10) L_0x1f3e2d0/d;
L_0x1e3ccd0/d .functor NOT 1, L_0x1f3d4d0, C4<0>, C4<0>, C4<0>;
L_0x1e3ccd0 .delay 1 (10,10,10) L_0x1e3ccd0/d;
L_0x1f3e480/d .functor NOT 1, L_0x1f3fe20, C4<0>, C4<0>, C4<0>;
L_0x1f3e480 .delay 1 (10,10,10) L_0x1f3e480/d;
L_0x1f3e630/d .functor AND 1, L_0x1f3dc10, L_0x1f3e2d0, L_0x1e3ccd0, L_0x1f3e480;
L_0x1f3e630 .delay 1 (80,80,80) L_0x1f3e630/d;
L_0x1f3e7e0/d .functor AND 1, L_0x1f3dc10, L_0x1f3d430, L_0x1e3ccd0, L_0x1f3e480;
L_0x1f3e7e0 .delay 1 (80,80,80) L_0x1f3e7e0/d;
L_0x1f3e9f0/d .functor AND 1, L_0x1f3d890, L_0x1f3e2d0, L_0x1f3d4d0, L_0x1f3e480;
L_0x1f3e9f0 .delay 1 (80,80,80) L_0x1f3e9f0/d;
L_0x1f3ebd0/d .functor AND 1, L_0x1f3dc10, L_0x1f3d430, L_0x1f3d4d0, L_0x1f3e480;
L_0x1f3ebd0 .delay 1 (80,80,80) L_0x1f3ebd0/d;
L_0x1f3eda0/d .functor AND 1, L_0x1f3cf50, L_0x1f3e2d0, L_0x1e3ccd0, L_0x1f3fe20;
L_0x1f3eda0 .delay 1 (80,80,80) L_0x1f3eda0/d;
L_0x1f3ef80/d .functor AND 1, L_0x1f3ae00, L_0x1f3d430, L_0x1e3ccd0, L_0x1f3fe20;
L_0x1f3ef80 .delay 1 (80,80,80) L_0x1f3ef80/d;
L_0x1f3ed30/d .functor AND 1, L_0x1f3d7d0, L_0x1f3e2d0, L_0x1f3d4d0, L_0x1f3fe20;
L_0x1f3ed30 .delay 1 (80,80,80) L_0x1f3ed30/d;
L_0x1f3f310/d .functor AND 1, L_0x1f3d5e0, L_0x1f3d430, L_0x1f3d4d0, L_0x1f3fe20;
L_0x1f3f310 .delay 1 (80,80,80) L_0x1f3f310/d;
L_0x1f3f4b0/0/0 .functor OR 1, L_0x1f3e630, L_0x1f3e7e0, L_0x1f3e9f0, L_0x1f3eda0;
L_0x1f3f4b0/0/4 .functor OR 1, L_0x1f3ef80, L_0x1f3ed30, L_0x1f3f310, L_0x1f3ebd0;
L_0x1f3f4b0/d .functor OR 1, L_0x1f3f4b0/0/0, L_0x1f3f4b0/0/4, C4<0>, C4<0>;
L_0x1f3f4b0 .delay 1 (160,160,160) L_0x1f3f4b0/d;
v0x1e3c630_0 .net "a", 0 0, L_0x1f3f8a0;  1 drivers
v0x1e3c6f0_0 .net "addSub", 0 0, L_0x1f3dc10;  1 drivers
v0x1e3c7c0_0 .net "andRes", 0 0, L_0x1f3cf50;  1 drivers
v0x1e3c890_0 .net "b", 0 0, L_0x1f3fa00;  1 drivers
v0x1e3c960_0 .net "carryIn", 0 0, L_0x1f3d390;  1 drivers
v0x1e3ca00_0 .net "carryOut", 0 0, L_0x1f3e0d0;  1 drivers
v0x1e3cad0_0 .net "initialResult", 0 0, L_0x1f3f4b0;  1 drivers
v0x1e3cb70_0 .net "isAdd", 0 0, L_0x1f3e630;  1 drivers
v0x1e3cc10_0 .net "isAnd", 0 0, L_0x1f3eda0;  1 drivers
v0x1e3cd40_0 .net "isNand", 0 0, L_0x1f3ef80;  1 drivers
v0x1e3cde0_0 .net "isNor", 0 0, L_0x1f3ed30;  1 drivers
v0x1e3ce80_0 .net "isOr", 0 0, L_0x1f3f310;  1 drivers
v0x1e3cf40_0 .net "isSLT", 0 0, L_0x1f3ebd0;  1 drivers
v0x1e3d000_0 .net "isSub", 0 0, L_0x1f3e7e0;  1 drivers
v0x1e3d0c0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e3d160_0 .net "isXor", 0 0, L_0x1f3e9f0;  1 drivers
v0x1e3d220_0 .net "nandRes", 0 0, L_0x1f3ae00;  1 drivers
v0x1e3d3d0_0 .net "norRes", 0 0, L_0x1f3d7d0;  1 drivers
v0x1e3d470_0 .net "orRes", 0 0, L_0x1f3d5e0;  1 drivers
v0x1e3d510_0 .net "s0", 0 0, L_0x1f3d430;  1 drivers
v0x1e3d5b0_0 .net "s0inv", 0 0, L_0x1f3e2d0;  1 drivers
v0x1e3d670_0 .net "s1", 0 0, L_0x1f3d4d0;  1 drivers
v0x1e3d730_0 .net "s1inv", 0 0, L_0x1e3ccd0;  1 drivers
v0x1e3d7f0_0 .net "s2", 0 0, L_0x1f3fe20;  1 drivers
v0x1e3d8b0_0 .net "s2inv", 0 0, L_0x1f3e480;  1 drivers
v0x1e3d970_0 .net "xorRes", 0 0, L_0x1f3d890;  1 drivers
S_0x1e3ba30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e3b730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f3d9f0/d .functor XOR 1, L_0x1f3fa00, L_0x1f76020, C4<0>, C4<0>;
L_0x1f3d9f0 .delay 1 (40,40,40) L_0x1f3d9f0/d;
L_0x1f3dab0/d .functor XOR 1, L_0x1f3f8a0, L_0x1f3d9f0, C4<0>, C4<0>;
L_0x1f3dab0 .delay 1 (40,40,40) L_0x1f3dab0/d;
L_0x1f3dc10/d .functor XOR 1, L_0x1f3dab0, L_0x1f3d390, C4<0>, C4<0>;
L_0x1f3dc10 .delay 1 (40,40,40) L_0x1f3dc10/d;
L_0x1f3de10/d .functor AND 1, L_0x1f3f8a0, L_0x1f3d9f0, C4<1>, C4<1>;
L_0x1f3de10 .delay 1 (40,40,40) L_0x1f3de10/d;
L_0x1f3d650/d .functor AND 1, L_0x1f3dab0, L_0x1f3d390, C4<1>, C4<1>;
L_0x1f3d650 .delay 1 (40,40,40) L_0x1f3d650/d;
L_0x1f3e0d0/d .functor OR 1, L_0x1f3de10, L_0x1f3d650, C4<0>, C4<0>;
L_0x1f3e0d0 .delay 1 (40,40,40) L_0x1f3e0d0/d;
v0x1e3bcc0_0 .net "AandB", 0 0, L_0x1f3de10;  1 drivers
v0x1e3bda0_0 .net "BxorSub", 0 0, L_0x1f3d9f0;  1 drivers
v0x1e3be60_0 .net "a", 0 0, L_0x1f3f8a0;  alias, 1 drivers
v0x1e3bf30_0 .net "b", 0 0, L_0x1f3fa00;  alias, 1 drivers
v0x1e3bff0_0 .net "carryin", 0 0, L_0x1f3d390;  alias, 1 drivers
v0x1e3c100_0 .net "carryout", 0 0, L_0x1f3e0d0;  alias, 1 drivers
v0x1e3c1c0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e3c260_0 .net "res", 0 0, L_0x1f3dc10;  alias, 1 drivers
v0x1e3c320_0 .net "xAorB", 0 0, L_0x1f3dab0;  1 drivers
v0x1e3c470_0 .net "xAorBandCin", 0 0, L_0x1f3d650;  1 drivers
S_0x1e3db50 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e3dd10 .param/l "i" 0 4 165, +C4<01101>;
S_0x1e3ddd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e3db50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f3f940/d .functor AND 1, L_0x1f422d0, L_0x1f42430, C4<1>, C4<1>;
L_0x1f3f940 .delay 1 (40,40,40) L_0x1f3f940/d;
L_0x1f3fd60/d .functor NAND 1, L_0x1f422d0, L_0x1f42430, C4<1>, C4<1>;
L_0x1f3fd60 .delay 1 (20,20,20) L_0x1f3fd60/d;
L_0x1f3fc00/d .functor OR 1, L_0x1f422d0, L_0x1f42430, C4<0>, C4<0>;
L_0x1f3fc00 .delay 1 (40,40,40) L_0x1f3fc00/d;
L_0x1f3f170/d .functor NOR 1, L_0x1f422d0, L_0x1f42430, C4<0>, C4<0>;
L_0x1f3f170 .delay 1 (20,20,20) L_0x1f3f170/d;
L_0x1f40270/d .functor XOR 1, L_0x1f422d0, L_0x1f42430, C4<0>, C4<0>;
L_0x1f40270 .delay 1 (40,40,40) L_0x1f40270/d;
L_0x1f40d00/d .functor NOT 1, L_0x1f3ff60, C4<0>, C4<0>, C4<0>;
L_0x1f40d00 .delay 1 (10,10,10) L_0x1f40d00/d;
L_0x1e3f370/d .functor NOT 1, L_0x1f40000, C4<0>, C4<0>, C4<0>;
L_0x1e3f370 .delay 1 (10,10,10) L_0x1e3f370/d;
L_0x1f40eb0/d .functor NOT 1, L_0x1f400a0, C4<0>, C4<0>, C4<0>;
L_0x1f40eb0 .delay 1 (10,10,10) L_0x1f40eb0/d;
L_0x1f41060/d .functor AND 1, L_0x1f40640, L_0x1f40d00, L_0x1e3f370, L_0x1f40eb0;
L_0x1f41060 .delay 1 (80,80,80) L_0x1f41060/d;
L_0x1f41210/d .functor AND 1, L_0x1f40640, L_0x1f3ff60, L_0x1e3f370, L_0x1f40eb0;
L_0x1f41210 .delay 1 (80,80,80) L_0x1f41210/d;
L_0x1f41420/d .functor AND 1, L_0x1f40270, L_0x1f40d00, L_0x1f40000, L_0x1f40eb0;
L_0x1f41420 .delay 1 (80,80,80) L_0x1f41420/d;
L_0x1f41600/d .functor AND 1, L_0x1f40640, L_0x1f3ff60, L_0x1f40000, L_0x1f40eb0;
L_0x1f41600 .delay 1 (80,80,80) L_0x1f41600/d;
L_0x1f417d0/d .functor AND 1, L_0x1f3f940, L_0x1f40d00, L_0x1e3f370, L_0x1f400a0;
L_0x1f417d0 .delay 1 (80,80,80) L_0x1f417d0/d;
L_0x1f419b0/d .functor AND 1, L_0x1f3fd60, L_0x1f3ff60, L_0x1e3f370, L_0x1f400a0;
L_0x1f419b0 .delay 1 (80,80,80) L_0x1f419b0/d;
L_0x1f41760/d .functor AND 1, L_0x1f3f170, L_0x1f40d00, L_0x1f40000, L_0x1f400a0;
L_0x1f41760 .delay 1 (80,80,80) L_0x1f41760/d;
L_0x1f41d40/d .functor AND 1, L_0x1f3fc00, L_0x1f3ff60, L_0x1f40000, L_0x1f400a0;
L_0x1f41d40 .delay 1 (80,80,80) L_0x1f41d40/d;
L_0x1f41ee0/0/0 .functor OR 1, L_0x1f41060, L_0x1f41210, L_0x1f41420, L_0x1f417d0;
L_0x1f41ee0/0/4 .functor OR 1, L_0x1f419b0, L_0x1f41760, L_0x1f41d40, L_0x1f41600;
L_0x1f41ee0/d .functor OR 1, L_0x1f41ee0/0/0, L_0x1f41ee0/0/4, C4<0>, C4<0>;
L_0x1f41ee0 .delay 1 (160,160,160) L_0x1f41ee0/d;
v0x1e3ecd0_0 .net "a", 0 0, L_0x1f422d0;  1 drivers
v0x1e3ed90_0 .net "addSub", 0 0, L_0x1f40640;  1 drivers
v0x1e3ee60_0 .net "andRes", 0 0, L_0x1f3f940;  1 drivers
v0x1e3ef30_0 .net "b", 0 0, L_0x1f42430;  1 drivers
v0x1e3f000_0 .net "carryIn", 0 0, L_0x1f3fec0;  1 drivers
v0x1e3f0a0_0 .net "carryOut", 0 0, L_0x1f40b00;  1 drivers
v0x1e3f170_0 .net "initialResult", 0 0, L_0x1f41ee0;  1 drivers
v0x1e3f210_0 .net "isAdd", 0 0, L_0x1f41060;  1 drivers
v0x1e3f2b0_0 .net "isAnd", 0 0, L_0x1f417d0;  1 drivers
v0x1e3f3e0_0 .net "isNand", 0 0, L_0x1f419b0;  1 drivers
v0x1e3f480_0 .net "isNor", 0 0, L_0x1f41760;  1 drivers
v0x1e3f520_0 .net "isOr", 0 0, L_0x1f41d40;  1 drivers
v0x1e3f5e0_0 .net "isSLT", 0 0, L_0x1f41600;  1 drivers
v0x1e3f6a0_0 .net "isSub", 0 0, L_0x1f41210;  1 drivers
v0x1e3f760_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e3f800_0 .net "isXor", 0 0, L_0x1f41420;  1 drivers
v0x1e3f8c0_0 .net "nandRes", 0 0, L_0x1f3fd60;  1 drivers
v0x1e3fa70_0 .net "norRes", 0 0, L_0x1f3f170;  1 drivers
v0x1e3fb10_0 .net "orRes", 0 0, L_0x1f3fc00;  1 drivers
v0x1e3fbb0_0 .net "s0", 0 0, L_0x1f3ff60;  1 drivers
v0x1e3fc50_0 .net "s0inv", 0 0, L_0x1f40d00;  1 drivers
v0x1e3fd10_0 .net "s1", 0 0, L_0x1f40000;  1 drivers
v0x1e3fdd0_0 .net "s1inv", 0 0, L_0x1e3f370;  1 drivers
v0x1e3fe90_0 .net "s2", 0 0, L_0x1f400a0;  1 drivers
v0x1e3ff50_0 .net "s2inv", 0 0, L_0x1f40eb0;  1 drivers
v0x1e40010_0 .net "xorRes", 0 0, L_0x1f40270;  1 drivers
S_0x1e3e0d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e3ddd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f403d0/d .functor XOR 1, L_0x1f42430, L_0x1f76020, C4<0>, C4<0>;
L_0x1f403d0 .delay 1 (40,40,40) L_0x1f403d0/d;
L_0x1f40490/d .functor XOR 1, L_0x1f422d0, L_0x1f403d0, C4<0>, C4<0>;
L_0x1f40490 .delay 1 (40,40,40) L_0x1f40490/d;
L_0x1f40640/d .functor XOR 1, L_0x1f40490, L_0x1f3fec0, C4<0>, C4<0>;
L_0x1f40640 .delay 1 (40,40,40) L_0x1f40640/d;
L_0x1f40840/d .functor AND 1, L_0x1f422d0, L_0x1f403d0, C4<1>, C4<1>;
L_0x1f40840 .delay 1 (40,40,40) L_0x1f40840/d;
L_0x1f3fc70/d .functor AND 1, L_0x1f40490, L_0x1f3fec0, C4<1>, C4<1>;
L_0x1f3fc70 .delay 1 (40,40,40) L_0x1f3fc70/d;
L_0x1f40b00/d .functor OR 1, L_0x1f40840, L_0x1f3fc70, C4<0>, C4<0>;
L_0x1f40b00 .delay 1 (40,40,40) L_0x1f40b00/d;
v0x1e3e360_0 .net "AandB", 0 0, L_0x1f40840;  1 drivers
v0x1e3e440_0 .net "BxorSub", 0 0, L_0x1f403d0;  1 drivers
v0x1e3e500_0 .net "a", 0 0, L_0x1f422d0;  alias, 1 drivers
v0x1e3e5d0_0 .net "b", 0 0, L_0x1f42430;  alias, 1 drivers
v0x1e3e690_0 .net "carryin", 0 0, L_0x1f3fec0;  alias, 1 drivers
v0x1e3e7a0_0 .net "carryout", 0 0, L_0x1f40b00;  alias, 1 drivers
v0x1e3e860_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e3e900_0 .net "res", 0 0, L_0x1f40640;  alias, 1 drivers
v0x1e3e9c0_0 .net "xAorB", 0 0, L_0x1f40490;  1 drivers
v0x1e3eb10_0 .net "xAorBandCin", 0 0, L_0x1f3fc70;  1 drivers
S_0x1e401f0 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e403b0 .param/l "i" 0 4 165, +C4<01110>;
S_0x1e40470 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e401f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f42370/d .functor AND 1, L_0x1f44d10, L_0x1f44e70, C4<1>, C4<1>;
L_0x1f42370 .delay 1 (40,40,40) L_0x1f42370/d;
L_0x1f42930/d .functor NAND 1, L_0x1f44d10, L_0x1f44e70, C4<1>, C4<1>;
L_0x1f42930 .delay 1 (20,20,20) L_0x1f42930/d;
L_0x1f41ba0/d .functor OR 1, L_0x1f44d10, L_0x1f44e70, C4<0>, C4<0>;
L_0x1f41ba0 .delay 1 (40,40,40) L_0x1f41ba0/d;
L_0x1f42bb0/d .functor NOR 1, L_0x1f44d10, L_0x1f44e70, C4<0>, C4<0>;
L_0x1f42bb0 .delay 1 (20,20,20) L_0x1f42bb0/d;
L_0x1f42c70/d .functor XOR 1, L_0x1f44d10, L_0x1f44e70, C4<0>, C4<0>;
L_0x1f42c70 .delay 1 (40,40,40) L_0x1f42c70/d;
L_0x1f436d0/d .functor NOT 1, L_0x1f42670, C4<0>, C4<0>, C4<0>;
L_0x1f436d0 .delay 1 (10,10,10) L_0x1f436d0/d;
L_0x1f43830/d .functor NOT 1, L_0x1f42710, C4<0>, C4<0>, C4<0>;
L_0x1f43830 .delay 1 (10,10,10) L_0x1f43830/d;
L_0x1f438f0/d .functor NOT 1, L_0x1f427b0, C4<0>, C4<0>, C4<0>;
L_0x1f438f0 .delay 1 (10,10,10) L_0x1f438f0/d;
L_0x1f43aa0/d .functor AND 1, L_0x1f42ff0, L_0x1f436d0, L_0x1f43830, L_0x1f438f0;
L_0x1f43aa0 .delay 1 (80,80,80) L_0x1f43aa0/d;
L_0x1f43c50/d .functor AND 1, L_0x1f42ff0, L_0x1f42670, L_0x1f43830, L_0x1f438f0;
L_0x1f43c50 .delay 1 (80,80,80) L_0x1f43c50/d;
L_0x1f43e60/d .functor AND 1, L_0x1f42c70, L_0x1f436d0, L_0x1f42710, L_0x1f438f0;
L_0x1f43e60 .delay 1 (80,80,80) L_0x1f43e60/d;
L_0x1f44040/d .functor AND 1, L_0x1f42ff0, L_0x1f42670, L_0x1f42710, L_0x1f438f0;
L_0x1f44040 .delay 1 (80,80,80) L_0x1f44040/d;
L_0x1f44210/d .functor AND 1, L_0x1f42370, L_0x1f436d0, L_0x1f43830, L_0x1f427b0;
L_0x1f44210 .delay 1 (80,80,80) L_0x1f44210/d;
L_0x1f443f0/d .functor AND 1, L_0x1f42930, L_0x1f42670, L_0x1f43830, L_0x1f427b0;
L_0x1f443f0 .delay 1 (80,80,80) L_0x1f443f0/d;
L_0x1f441a0/d .functor AND 1, L_0x1f42bb0, L_0x1f436d0, L_0x1f42710, L_0x1f427b0;
L_0x1f441a0 .delay 1 (80,80,80) L_0x1f441a0/d;
L_0x1f44780/d .functor AND 1, L_0x1f41ba0, L_0x1f42670, L_0x1f42710, L_0x1f427b0;
L_0x1f44780 .delay 1 (80,80,80) L_0x1f44780/d;
L_0x1f44920/0/0 .functor OR 1, L_0x1f43aa0, L_0x1f43c50, L_0x1f43e60, L_0x1f44210;
L_0x1f44920/0/4 .functor OR 1, L_0x1f443f0, L_0x1f441a0, L_0x1f44780, L_0x1f44040;
L_0x1f44920/d .functor OR 1, L_0x1f44920/0/0, L_0x1f44920/0/4, C4<0>, C4<0>;
L_0x1f44920 .delay 1 (160,160,160) L_0x1f44920/d;
v0x1e41370_0 .net "a", 0 0, L_0x1f44d10;  1 drivers
v0x1e41430_0 .net "addSub", 0 0, L_0x1f42ff0;  1 drivers
v0x1e41500_0 .net "andRes", 0 0, L_0x1f42370;  1 drivers
v0x1e415d0_0 .net "b", 0 0, L_0x1f44e70;  1 drivers
v0x1e416a0_0 .net "carryIn", 0 0, L_0x1f42ae0;  1 drivers
v0x1e41740_0 .net "carryOut", 0 0, L_0x1f434d0;  1 drivers
v0x1e41810_0 .net "initialResult", 0 0, L_0x1f44920;  1 drivers
v0x1e418b0_0 .net "isAdd", 0 0, L_0x1f43aa0;  1 drivers
v0x1e41950_0 .net "isAnd", 0 0, L_0x1f44210;  1 drivers
v0x1e41a80_0 .net "isNand", 0 0, L_0x1f443f0;  1 drivers
v0x1e41b20_0 .net "isNor", 0 0, L_0x1f441a0;  1 drivers
v0x1e41bc0_0 .net "isOr", 0 0, L_0x1f44780;  1 drivers
v0x1e41c80_0 .net "isSLT", 0 0, L_0x1f44040;  1 drivers
v0x1e41d40_0 .net "isSub", 0 0, L_0x1f43c50;  1 drivers
v0x1e41e00_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e41ea0_0 .net "isXor", 0 0, L_0x1f43e60;  1 drivers
v0x1e41f60_0 .net "nandRes", 0 0, L_0x1f42930;  1 drivers
v0x1e42110_0 .net "norRes", 0 0, L_0x1f42bb0;  1 drivers
v0x1e421b0_0 .net "orRes", 0 0, L_0x1f41ba0;  1 drivers
v0x1e42250_0 .net "s0", 0 0, L_0x1f42670;  1 drivers
v0x1e422f0_0 .net "s0inv", 0 0, L_0x1f436d0;  1 drivers
v0x1e423b0_0 .net "s1", 0 0, L_0x1f42710;  1 drivers
v0x1e42470_0 .net "s1inv", 0 0, L_0x1f43830;  1 drivers
v0x1e42530_0 .net "s2", 0 0, L_0x1f427b0;  1 drivers
v0x1e425f0_0 .net "s2inv", 0 0, L_0x1f438f0;  1 drivers
v0x1e426b0_0 .net "xorRes", 0 0, L_0x1f42c70;  1 drivers
S_0x1e40770 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e40470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f42dd0/d .functor XOR 1, L_0x1f44e70, L_0x1f76020, C4<0>, C4<0>;
L_0x1f42dd0 .delay 1 (40,40,40) L_0x1f42dd0/d;
L_0x1f42e40/d .functor XOR 1, L_0x1f44d10, L_0x1f42dd0, C4<0>, C4<0>;
L_0x1f42e40 .delay 1 (40,40,40) L_0x1f42e40/d;
L_0x1f42ff0/d .functor XOR 1, L_0x1f42e40, L_0x1f42ae0, C4<0>, C4<0>;
L_0x1f42ff0 .delay 1 (40,40,40) L_0x1f42ff0/d;
L_0x1f431f0/d .functor AND 1, L_0x1f44d10, L_0x1f42dd0, C4<1>, C4<1>;
L_0x1f431f0 .delay 1 (40,40,40) L_0x1f431f0/d;
L_0x1f43460/d .functor AND 1, L_0x1f42e40, L_0x1f42ae0, C4<1>, C4<1>;
L_0x1f43460 .delay 1 (40,40,40) L_0x1f43460/d;
L_0x1f434d0/d .functor OR 1, L_0x1f431f0, L_0x1f43460, C4<0>, C4<0>;
L_0x1f434d0 .delay 1 (40,40,40) L_0x1f434d0/d;
v0x1e40a00_0 .net "AandB", 0 0, L_0x1f431f0;  1 drivers
v0x1e40ae0_0 .net "BxorSub", 0 0, L_0x1f42dd0;  1 drivers
v0x1e40ba0_0 .net "a", 0 0, L_0x1f44d10;  alias, 1 drivers
v0x1e40c70_0 .net "b", 0 0, L_0x1f44e70;  alias, 1 drivers
v0x1e40d30_0 .net "carryin", 0 0, L_0x1f42ae0;  alias, 1 drivers
v0x1e40e40_0 .net "carryout", 0 0, L_0x1f434d0;  alias, 1 drivers
v0x1e40f00_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e40fa0_0 .net "res", 0 0, L_0x1f42ff0;  alias, 1 drivers
v0x1e41060_0 .net "xAorB", 0 0, L_0x1f42e40;  1 drivers
v0x1e411b0_0 .net "xAorBandCin", 0 0, L_0x1f43460;  1 drivers
S_0x1e42890 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e42a50 .param/l "i" 0 4 165, +C4<01111>;
S_0x1e42b10 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e42890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f44db0/d .functor AND 1, L_0x1f47780, L_0x1f478e0, C4<1>, C4<1>;
L_0x1f44db0 .delay 1 (40,40,40) L_0x1f44db0/d;
L_0x1f453a0/d .functor NAND 1, L_0x1f47780, L_0x1f478e0, C4<1>, C4<1>;
L_0x1f453a0 .delay 1 (20,20,20) L_0x1f453a0/d;
L_0x1f445e0/d .functor OR 1, L_0x1f47780, L_0x1f478e0, C4<0>, C4<0>;
L_0x1f445e0 .delay 1 (40,40,40) L_0x1f445e0/d;
L_0x1f45620/d .functor NOR 1, L_0x1f47780, L_0x1f478e0, C4<0>, C4<0>;
L_0x1f45620 .delay 1 (20,20,20) L_0x1f45620/d;
L_0x1f456e0/d .functor XOR 1, L_0x1f47780, L_0x1f478e0, C4<0>, C4<0>;
L_0x1f456e0 .delay 1 (40,40,40) L_0x1f456e0/d;
L_0x1f46140/d .functor NOT 1, L_0x1f45230, C4<0>, C4<0>, C4<0>;
L_0x1f46140 .delay 1 (10,10,10) L_0x1f46140/d;
L_0x1f462a0/d .functor NOT 1, L_0x1f326f0, C4<0>, C4<0>, C4<0>;
L_0x1f462a0 .delay 1 (10,10,10) L_0x1f462a0/d;
L_0x1f46360/d .functor NOT 1, L_0x1f47fa0, C4<0>, C4<0>, C4<0>;
L_0x1f46360 .delay 1 (10,10,10) L_0x1f46360/d;
L_0x1f46510/d .functor AND 1, L_0x1f45a60, L_0x1f46140, L_0x1f462a0, L_0x1f46360;
L_0x1f46510 .delay 1 (80,80,80) L_0x1f46510/d;
L_0x1f466c0/d .functor AND 1, L_0x1f45a60, L_0x1f45230, L_0x1f462a0, L_0x1f46360;
L_0x1f466c0 .delay 1 (80,80,80) L_0x1f466c0/d;
L_0x1f468d0/d .functor AND 1, L_0x1f456e0, L_0x1f46140, L_0x1f326f0, L_0x1f46360;
L_0x1f468d0 .delay 1 (80,80,80) L_0x1f468d0/d;
L_0x1f46ab0/d .functor AND 1, L_0x1f45a60, L_0x1f45230, L_0x1f326f0, L_0x1f46360;
L_0x1f46ab0 .delay 1 (80,80,80) L_0x1f46ab0/d;
L_0x1f46c80/d .functor AND 1, L_0x1f44db0, L_0x1f46140, L_0x1f462a0, L_0x1f47fa0;
L_0x1f46c80 .delay 1 (80,80,80) L_0x1f46c80/d;
L_0x1f46e60/d .functor AND 1, L_0x1f453a0, L_0x1f45230, L_0x1f462a0, L_0x1f47fa0;
L_0x1f46e60 .delay 1 (80,80,80) L_0x1f46e60/d;
L_0x1f46c10/d .functor AND 1, L_0x1f45620, L_0x1f46140, L_0x1f326f0, L_0x1f47fa0;
L_0x1f46c10 .delay 1 (80,80,80) L_0x1f46c10/d;
L_0x1f471f0/d .functor AND 1, L_0x1f445e0, L_0x1f45230, L_0x1f326f0, L_0x1f47fa0;
L_0x1f471f0 .delay 1 (80,80,80) L_0x1f471f0/d;
L_0x1f47390/0/0 .functor OR 1, L_0x1f46510, L_0x1f466c0, L_0x1f468d0, L_0x1f46c80;
L_0x1f47390/0/4 .functor OR 1, L_0x1f46e60, L_0x1f46c10, L_0x1f471f0, L_0x1f46ab0;
L_0x1f47390/d .functor OR 1, L_0x1f47390/0/0, L_0x1f47390/0/4, C4<0>, C4<0>;
L_0x1f47390 .delay 1 (160,160,160) L_0x1f47390/d;
v0x1e43a10_0 .net "a", 0 0, L_0x1f47780;  1 drivers
v0x1e43ad0_0 .net "addSub", 0 0, L_0x1f45a60;  1 drivers
v0x1e43ba0_0 .net "andRes", 0 0, L_0x1f44db0;  1 drivers
v0x1e43c70_0 .net "b", 0 0, L_0x1f478e0;  1 drivers
v0x1e43d40_0 .net "carryIn", 0 0, L_0x1f45550;  1 drivers
v0x1e43de0_0 .net "carryOut", 0 0, L_0x1f45f40;  1 drivers
v0x1e43eb0_0 .net "initialResult", 0 0, L_0x1f47390;  1 drivers
v0x1e43f50_0 .net "isAdd", 0 0, L_0x1f46510;  1 drivers
v0x1e43ff0_0 .net "isAnd", 0 0, L_0x1f46c80;  1 drivers
v0x1e44120_0 .net "isNand", 0 0, L_0x1f46e60;  1 drivers
v0x1e441c0_0 .net "isNor", 0 0, L_0x1f46c10;  1 drivers
v0x1e44260_0 .net "isOr", 0 0, L_0x1f471f0;  1 drivers
v0x1e44320_0 .net "isSLT", 0 0, L_0x1f46ab0;  1 drivers
v0x1e443e0_0 .net "isSub", 0 0, L_0x1f466c0;  1 drivers
v0x1e444a0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e44540_0 .net "isXor", 0 0, L_0x1f468d0;  1 drivers
v0x1e44600_0 .net "nandRes", 0 0, L_0x1f453a0;  1 drivers
v0x1e447b0_0 .net "norRes", 0 0, L_0x1f45620;  1 drivers
v0x1e44850_0 .net "orRes", 0 0, L_0x1f445e0;  1 drivers
v0x1e448f0_0 .net "s0", 0 0, L_0x1f45230;  1 drivers
v0x1e44990_0 .net "s0inv", 0 0, L_0x1f46140;  1 drivers
v0x1e44a50_0 .net "s1", 0 0, L_0x1f326f0;  1 drivers
v0x1e44b10_0 .net "s1inv", 0 0, L_0x1f462a0;  1 drivers
v0x1e44bd0_0 .net "s2", 0 0, L_0x1f47fa0;  1 drivers
v0x1e44c90_0 .net "s2inv", 0 0, L_0x1f46360;  1 drivers
v0x1e44d50_0 .net "xorRes", 0 0, L_0x1f456e0;  1 drivers
S_0x1e42e10 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e42b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f45840/d .functor XOR 1, L_0x1f478e0, L_0x1f76020, C4<0>, C4<0>;
L_0x1f45840 .delay 1 (40,40,40) L_0x1f45840/d;
L_0x1f458b0/d .functor XOR 1, L_0x1f47780, L_0x1f45840, C4<0>, C4<0>;
L_0x1f458b0 .delay 1 (40,40,40) L_0x1f458b0/d;
L_0x1f45a60/d .functor XOR 1, L_0x1f458b0, L_0x1f45550, C4<0>, C4<0>;
L_0x1f45a60 .delay 1 (40,40,40) L_0x1f45a60/d;
L_0x1f45c60/d .functor AND 1, L_0x1f47780, L_0x1f45840, C4<1>, C4<1>;
L_0x1f45c60 .delay 1 (40,40,40) L_0x1f45c60/d;
L_0x1f45ed0/d .functor AND 1, L_0x1f458b0, L_0x1f45550, C4<1>, C4<1>;
L_0x1f45ed0 .delay 1 (40,40,40) L_0x1f45ed0/d;
L_0x1f45f40/d .functor OR 1, L_0x1f45c60, L_0x1f45ed0, C4<0>, C4<0>;
L_0x1f45f40 .delay 1 (40,40,40) L_0x1f45f40/d;
v0x1e430a0_0 .net "AandB", 0 0, L_0x1f45c60;  1 drivers
v0x1e43180_0 .net "BxorSub", 0 0, L_0x1f45840;  1 drivers
v0x1e43240_0 .net "a", 0 0, L_0x1f47780;  alias, 1 drivers
v0x1e43310_0 .net "b", 0 0, L_0x1f478e0;  alias, 1 drivers
v0x1e433d0_0 .net "carryin", 0 0, L_0x1f45550;  alias, 1 drivers
v0x1e434e0_0 .net "carryout", 0 0, L_0x1f45f40;  alias, 1 drivers
v0x1e435a0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e43640_0 .net "res", 0 0, L_0x1f45a60;  alias, 1 drivers
v0x1e43700_0 .net "xAorB", 0 0, L_0x1f458b0;  1 drivers
v0x1e43850_0 .net "xAorBandCin", 0 0, L_0x1f45ed0;  1 drivers
S_0x1e44f30 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e31af0 .param/l "i" 0 4 165, +C4<010000>;
S_0x1e45250 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e44f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f47820/d .functor AND 1, L_0x1f4a3d0, L_0x1f4a530, C4<1>, C4<1>;
L_0x1f47820 .delay 1 (40,40,40) L_0x1f47820/d;
L_0x1f47ca0/d .functor NAND 1, L_0x1f4a3d0, L_0x1f4a530, C4<1>, C4<1>;
L_0x1f47ca0 .delay 1 (20,20,20) L_0x1f47ca0/d;
L_0x1f47e00/d .functor OR 1, L_0x1f4a3d0, L_0x1f4a530, C4<0>, C4<0>;
L_0x1f47e00 .delay 1 (40,40,40) L_0x1f47e00/d;
L_0x1f47050/d .functor NOR 1, L_0x1f4a3d0, L_0x1f4a530, C4<0>, C4<0>;
L_0x1f47050 .delay 1 (20,20,20) L_0x1f47050/d;
L_0x1f483a0/d .functor XOR 1, L_0x1f4a3d0, L_0x1f4a530, C4<0>, C4<0>;
L_0x1f483a0 .delay 1 (40,40,40) L_0x1f483a0/d;
L_0x1f48e00/d .functor NOT 1, L_0x1f480d0, C4<0>, C4<0>, C4<0>;
L_0x1f48e00 .delay 1 (10,10,10) L_0x1f48e00/d;
L_0x1e469e0/d .functor NOT 1, L_0x1f48170, C4<0>, C4<0>, C4<0>;
L_0x1e469e0 .delay 1 (10,10,10) L_0x1e469e0/d;
L_0x1f48fb0/d .functor NOT 1, L_0x1f48210, C4<0>, C4<0>, C4<0>;
L_0x1f48fb0 .delay 1 (10,10,10) L_0x1f48fb0/d;
L_0x1f49160/d .functor AND 1, L_0x1f48720, L_0x1f48e00, L_0x1e469e0, L_0x1f48fb0;
L_0x1f49160 .delay 1 (80,80,80) L_0x1f49160/d;
L_0x1f49310/d .functor AND 1, L_0x1f48720, L_0x1f480d0, L_0x1e469e0, L_0x1f48fb0;
L_0x1f49310 .delay 1 (80,80,80) L_0x1f49310/d;
L_0x1f49520/d .functor AND 1, L_0x1f483a0, L_0x1f48e00, L_0x1f48170, L_0x1f48fb0;
L_0x1f49520 .delay 1 (80,80,80) L_0x1f49520/d;
L_0x1f49700/d .functor AND 1, L_0x1f48720, L_0x1f480d0, L_0x1f48170, L_0x1f48fb0;
L_0x1f49700 .delay 1 (80,80,80) L_0x1f49700/d;
L_0x1f498d0/d .functor AND 1, L_0x1f47820, L_0x1f48e00, L_0x1e469e0, L_0x1f48210;
L_0x1f498d0 .delay 1 (80,80,80) L_0x1f498d0/d;
L_0x1f49ab0/d .functor AND 1, L_0x1f47ca0, L_0x1f480d0, L_0x1e469e0, L_0x1f48210;
L_0x1f49ab0 .delay 1 (80,80,80) L_0x1f49ab0/d;
L_0x1f49860/d .functor AND 1, L_0x1f47050, L_0x1f48e00, L_0x1f48170, L_0x1f48210;
L_0x1f49860 .delay 1 (80,80,80) L_0x1f49860/d;
L_0x1f49e40/d .functor AND 1, L_0x1f47e00, L_0x1f480d0, L_0x1f48170, L_0x1f48210;
L_0x1f49e40 .delay 1 (80,80,80) L_0x1f49e40/d;
L_0x1f49fe0/0/0 .functor OR 1, L_0x1f49160, L_0x1f49310, L_0x1f49520, L_0x1f498d0;
L_0x1f49fe0/0/4 .functor OR 1, L_0x1f49ab0, L_0x1f49860, L_0x1f49e40, L_0x1f49700;
L_0x1f49fe0/d .functor OR 1, L_0x1f49fe0/0/0, L_0x1f49fe0/0/4, C4<0>, C4<0>;
L_0x1f49fe0 .delay 1 (160,160,160) L_0x1f49fe0/d;
v0x1e46310_0 .net "a", 0 0, L_0x1f4a3d0;  1 drivers
v0x1e46400_0 .net "addSub", 0 0, L_0x1f48720;  1 drivers
v0x1e464d0_0 .net "andRes", 0 0, L_0x1f47820;  1 drivers
v0x1e465a0_0 .net "b", 0 0, L_0x1f4a530;  1 drivers
v0x1e46670_0 .net "carryIn", 0 0, L_0x1f47ec0;  1 drivers
v0x1e46710_0 .net "carryOut", 0 0, L_0x1f48c00;  1 drivers
v0x1e467e0_0 .net "initialResult", 0 0, L_0x1f49fe0;  1 drivers
v0x1e46880_0 .net "isAdd", 0 0, L_0x1f49160;  1 drivers
v0x1e46920_0 .net "isAnd", 0 0, L_0x1f498d0;  1 drivers
v0x1e46a50_0 .net "isNand", 0 0, L_0x1f49ab0;  1 drivers
v0x1e46af0_0 .net "isNor", 0 0, L_0x1f49860;  1 drivers
v0x1e46b90_0 .net "isOr", 0 0, L_0x1f49e40;  1 drivers
v0x1e46c50_0 .net "isSLT", 0 0, L_0x1f49700;  1 drivers
v0x1e46d10_0 .net "isSub", 0 0, L_0x1f49310;  1 drivers
v0x1e46dd0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e46e70_0 .net "isXor", 0 0, L_0x1f49520;  1 drivers
v0x1e46f30_0 .net "nandRes", 0 0, L_0x1f47ca0;  1 drivers
v0x1e470e0_0 .net "norRes", 0 0, L_0x1f47050;  1 drivers
v0x1e47180_0 .net "orRes", 0 0, L_0x1f47e00;  1 drivers
v0x1e47220_0 .net "s0", 0 0, L_0x1f480d0;  1 drivers
v0x1e472c0_0 .net "s0inv", 0 0, L_0x1f48e00;  1 drivers
v0x1e47380_0 .net "s1", 0 0, L_0x1f48170;  1 drivers
v0x1e47440_0 .net "s1inv", 0 0, L_0x1e469e0;  1 drivers
v0x1e47500_0 .net "s2", 0 0, L_0x1f48210;  1 drivers
v0x1e475c0_0 .net "s2inv", 0 0, L_0x1f48fb0;  1 drivers
v0x1e47680_0 .net "xorRes", 0 0, L_0x1f483a0;  1 drivers
S_0x1e45550 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e45250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f48500/d .functor XOR 1, L_0x1f4a530, L_0x1f76020, C4<0>, C4<0>;
L_0x1f48500 .delay 1 (40,40,40) L_0x1f48500/d;
L_0x1f485c0/d .functor XOR 1, L_0x1f4a3d0, L_0x1f48500, C4<0>, C4<0>;
L_0x1f485c0 .delay 1 (40,40,40) L_0x1f485c0/d;
L_0x1f48720/d .functor XOR 1, L_0x1f485c0, L_0x1f47ec0, C4<0>, C4<0>;
L_0x1f48720 .delay 1 (40,40,40) L_0x1f48720/d;
L_0x1f48920/d .functor AND 1, L_0x1f4a3d0, L_0x1f48500, C4<1>, C4<1>;
L_0x1f48920 .delay 1 (40,40,40) L_0x1f48920/d;
L_0x1f48b90/d .functor AND 1, L_0x1f485c0, L_0x1f47ec0, C4<1>, C4<1>;
L_0x1f48b90 .delay 1 (40,40,40) L_0x1f48b90/d;
L_0x1f48c00/d .functor OR 1, L_0x1f48920, L_0x1f48b90, C4<0>, C4<0>;
L_0x1f48c00 .delay 1 (40,40,40) L_0x1f48c00/d;
v0x1e457c0_0 .net "AandB", 0 0, L_0x1f48920;  1 drivers
v0x1e458a0_0 .net "BxorSub", 0 0, L_0x1f48500;  1 drivers
v0x1e45960_0 .net "a", 0 0, L_0x1f4a3d0;  alias, 1 drivers
v0x1e45a30_0 .net "b", 0 0, L_0x1f4a530;  alias, 1 drivers
v0x1e45af0_0 .net "carryin", 0 0, L_0x1f47ec0;  alias, 1 drivers
v0x1e45c00_0 .net "carryout", 0 0, L_0x1f48c00;  alias, 1 drivers
v0x1e45cc0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e326d0_0 .net "res", 0 0, L_0x1f48720;  alias, 1 drivers
v0x1e32790_0 .net "xAorB", 0 0, L_0x1f485c0;  1 drivers
v0x1e46170_0 .net "xAorBandCin", 0 0, L_0x1f48b90;  1 drivers
S_0x1e47860 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e47a20 .param/l "i" 0 4 165, +C4<010001>;
S_0x1e47ae0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e47860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f4a470/d .functor AND 1, L_0x1f4ce50, L_0x1f4cfb0, C4<1>, C4<1>;
L_0x1f4a470 .delay 1 (40,40,40) L_0x1f4a470/d;
L_0x1f4aa20/d .functor NAND 1, L_0x1f4ce50, L_0x1f4cfb0, C4<1>, C4<1>;
L_0x1f4aa20 .delay 1 (20,20,20) L_0x1f4aa20/d;
L_0x1f49ca0/d .functor OR 1, L_0x1f4ce50, L_0x1f4cfb0, C4<0>, C4<0>;
L_0x1f49ca0 .delay 1 (40,40,40) L_0x1f49ca0/d;
L_0x1f4aca0/d .functor NOR 1, L_0x1f4ce50, L_0x1f4cfb0, C4<0>, C4<0>;
L_0x1f4aca0 .delay 1 (20,20,20) L_0x1f4aca0/d;
L_0x1f4ad60/d .functor XOR 1, L_0x1f4ce50, L_0x1f4cfb0, C4<0>, C4<0>;
L_0x1f4ad60 .delay 1 (40,40,40) L_0x1f4ad60/d;
L_0x1f4b7c0/d .functor NOT 1, L_0x1f4a770, C4<0>, C4<0>, C4<0>;
L_0x1f4b7c0 .delay 1 (10,10,10) L_0x1f4b7c0/d;
L_0x1f4b920/d .functor NOT 1, L_0x1f4a810, C4<0>, C4<0>, C4<0>;
L_0x1f4b920 .delay 1 (10,10,10) L_0x1f4b920/d;
L_0x1f4b9e0/d .functor NOT 1, L_0x1f4a8b0, C4<0>, C4<0>, C4<0>;
L_0x1f4b9e0 .delay 1 (10,10,10) L_0x1f4b9e0/d;
L_0x1f4bb90/d .functor AND 1, L_0x1f4b0e0, L_0x1f4b7c0, L_0x1f4b920, L_0x1f4b9e0;
L_0x1f4bb90 .delay 1 (80,80,80) L_0x1f4bb90/d;
L_0x1f4bd40/d .functor AND 1, L_0x1f4b0e0, L_0x1f4a770, L_0x1f4b920, L_0x1f4b9e0;
L_0x1f4bd40 .delay 1 (80,80,80) L_0x1f4bd40/d;
L_0x1f4bf50/d .functor AND 1, L_0x1f4ad60, L_0x1f4b7c0, L_0x1f4a810, L_0x1f4b9e0;
L_0x1f4bf50 .delay 1 (80,80,80) L_0x1f4bf50/d;
L_0x1f4c130/d .functor AND 1, L_0x1f4b0e0, L_0x1f4a770, L_0x1f4a810, L_0x1f4b9e0;
L_0x1f4c130 .delay 1 (80,80,80) L_0x1f4c130/d;
L_0x1f4c300/d .functor AND 1, L_0x1f4a470, L_0x1f4b7c0, L_0x1f4b920, L_0x1f4a8b0;
L_0x1f4c300 .delay 1 (80,80,80) L_0x1f4c300/d;
L_0x1f4c4e0/d .functor AND 1, L_0x1f4aa20, L_0x1f4a770, L_0x1f4b920, L_0x1f4a8b0;
L_0x1f4c4e0 .delay 1 (80,80,80) L_0x1f4c4e0/d;
L_0x1f4c290/d .functor AND 1, L_0x1f4aca0, L_0x1f4b7c0, L_0x1f4a810, L_0x1f4a8b0;
L_0x1f4c290 .delay 1 (80,80,80) L_0x1f4c290/d;
L_0x1f4c8c0/d .functor AND 1, L_0x1f49ca0, L_0x1f4a770, L_0x1f4a810, L_0x1f4a8b0;
L_0x1f4c8c0 .delay 1 (80,80,80) L_0x1f4c8c0/d;
L_0x1f4ca60/0/0 .functor OR 1, L_0x1f4bb90, L_0x1f4bd40, L_0x1f4bf50, L_0x1f4c300;
L_0x1f4ca60/0/4 .functor OR 1, L_0x1f4c4e0, L_0x1f4c290, L_0x1f4c8c0, L_0x1f4c130;
L_0x1f4ca60/d .functor OR 1, L_0x1f4ca60/0/0, L_0x1f4ca60/0/4, C4<0>, C4<0>;
L_0x1f4ca60 .delay 1 (160,160,160) L_0x1f4ca60/d;
v0x1e489e0_0 .net "a", 0 0, L_0x1f4ce50;  1 drivers
v0x1e48aa0_0 .net "addSub", 0 0, L_0x1f4b0e0;  1 drivers
v0x1e48b70_0 .net "andRes", 0 0, L_0x1f4a470;  1 drivers
v0x1e48c40_0 .net "b", 0 0, L_0x1f4cfb0;  1 drivers
v0x1e48d10_0 .net "carryIn", 0 0, L_0x1f4abd0;  1 drivers
v0x1e48db0_0 .net "carryOut", 0 0, L_0x1f4b5c0;  1 drivers
v0x1e48e80_0 .net "initialResult", 0 0, L_0x1f4ca60;  1 drivers
v0x1e48f20_0 .net "isAdd", 0 0, L_0x1f4bb90;  1 drivers
v0x1e48fc0_0 .net "isAnd", 0 0, L_0x1f4c300;  1 drivers
v0x1e490f0_0 .net "isNand", 0 0, L_0x1f4c4e0;  1 drivers
v0x1e49190_0 .net "isNor", 0 0, L_0x1f4c290;  1 drivers
v0x1e49230_0 .net "isOr", 0 0, L_0x1f4c8c0;  1 drivers
v0x1e492f0_0 .net "isSLT", 0 0, L_0x1f4c130;  1 drivers
v0x1e493b0_0 .net "isSub", 0 0, L_0x1f4bd40;  1 drivers
v0x1e49470_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e49510_0 .net "isXor", 0 0, L_0x1f4bf50;  1 drivers
v0x1e495d0_0 .net "nandRes", 0 0, L_0x1f4aa20;  1 drivers
v0x1e49780_0 .net "norRes", 0 0, L_0x1f4aca0;  1 drivers
v0x1e49820_0 .net "orRes", 0 0, L_0x1f49ca0;  1 drivers
v0x1e498c0_0 .net "s0", 0 0, L_0x1f4a770;  1 drivers
v0x1e49960_0 .net "s0inv", 0 0, L_0x1f4b7c0;  1 drivers
v0x1e49a20_0 .net "s1", 0 0, L_0x1f4a810;  1 drivers
v0x1e49ae0_0 .net "s1inv", 0 0, L_0x1f4b920;  1 drivers
v0x1e49ba0_0 .net "s2", 0 0, L_0x1f4a8b0;  1 drivers
v0x1e49c60_0 .net "s2inv", 0 0, L_0x1f4b9e0;  1 drivers
v0x1e49d20_0 .net "xorRes", 0 0, L_0x1f4ad60;  1 drivers
S_0x1e47de0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e47ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f4aec0/d .functor XOR 1, L_0x1f4cfb0, L_0x1f76020, C4<0>, C4<0>;
L_0x1f4aec0 .delay 1 (40,40,40) L_0x1f4aec0/d;
L_0x1f4af30/d .functor XOR 1, L_0x1f4ce50, L_0x1f4aec0, C4<0>, C4<0>;
L_0x1f4af30 .delay 1 (40,40,40) L_0x1f4af30/d;
L_0x1f4b0e0/d .functor XOR 1, L_0x1f4af30, L_0x1f4abd0, C4<0>, C4<0>;
L_0x1f4b0e0 .delay 1 (40,40,40) L_0x1f4b0e0/d;
L_0x1f4b2e0/d .functor AND 1, L_0x1f4ce50, L_0x1f4aec0, C4<1>, C4<1>;
L_0x1f4b2e0 .delay 1 (40,40,40) L_0x1f4b2e0/d;
L_0x1f4b550/d .functor AND 1, L_0x1f4af30, L_0x1f4abd0, C4<1>, C4<1>;
L_0x1f4b550 .delay 1 (40,40,40) L_0x1f4b550/d;
L_0x1f4b5c0/d .functor OR 1, L_0x1f4b2e0, L_0x1f4b550, C4<0>, C4<0>;
L_0x1f4b5c0 .delay 1 (40,40,40) L_0x1f4b5c0/d;
v0x1e48070_0 .net "AandB", 0 0, L_0x1f4b2e0;  1 drivers
v0x1e48150_0 .net "BxorSub", 0 0, L_0x1f4aec0;  1 drivers
v0x1e48210_0 .net "a", 0 0, L_0x1f4ce50;  alias, 1 drivers
v0x1e482e0_0 .net "b", 0 0, L_0x1f4cfb0;  alias, 1 drivers
v0x1e483a0_0 .net "carryin", 0 0, L_0x1f4abd0;  alias, 1 drivers
v0x1e484b0_0 .net "carryout", 0 0, L_0x1f4b5c0;  alias, 1 drivers
v0x1e48570_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e48610_0 .net "res", 0 0, L_0x1f4b0e0;  alias, 1 drivers
v0x1e486d0_0 .net "xAorB", 0 0, L_0x1f4af30;  1 drivers
v0x1e48820_0 .net "xAorBandCin", 0 0, L_0x1f4b550;  1 drivers
S_0x1e49f00 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e4a0c0 .param/l "i" 0 4 165, +C4<010010>;
S_0x1e4a180 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e49f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f4cef0/d .functor AND 1, L_0x1f4f880, L_0x1f4f9e0, C4<1>, C4<1>;
L_0x1f4cef0 .delay 1 (40,40,40) L_0x1f4cef0/d;
L_0x1f4d4d0/d .functor NAND 1, L_0x1f4f880, L_0x1f4f9e0, C4<1>, C4<1>;
L_0x1f4d4d0 .delay 1 (20,20,20) L_0x1f4d4d0/d;
L_0x1f4d630/d .functor OR 1, L_0x1f4f880, L_0x1f4f9e0, C4<0>, C4<0>;
L_0x1f4d630 .delay 1 (40,40,40) L_0x1f4d630/d;
L_0x1f4d7c0/d .functor NOR 1, L_0x1f4f880, L_0x1f4f9e0, C4<0>, C4<0>;
L_0x1f4d7c0 .delay 1 (20,20,20) L_0x1f4d7c0/d;
L_0x1f4d880/d .functor XOR 1, L_0x1f4f880, L_0x1f4f9e0, C4<0>, C4<0>;
L_0x1f4d880 .delay 1 (40,40,40) L_0x1f4d880/d;
L_0x1f4e2e0/d .functor NOT 1, L_0x1f4d200, C4<0>, C4<0>, C4<0>;
L_0x1f4e2e0 .delay 1 (10,10,10) L_0x1f4e2e0/d;
L_0x1f4e440/d .functor NOT 1, L_0x1f4d2a0, C4<0>, C4<0>, C4<0>;
L_0x1f4e440 .delay 1 (10,10,10) L_0x1f4e440/d;
L_0x1f4e500/d .functor NOT 1, L_0x1f4d340, C4<0>, C4<0>, C4<0>;
L_0x1f4e500 .delay 1 (10,10,10) L_0x1f4e500/d;
L_0x1f4e6b0/d .functor AND 1, L_0x1f4dc00, L_0x1f4e2e0, L_0x1f4e440, L_0x1f4e500;
L_0x1f4e6b0 .delay 1 (80,80,80) L_0x1f4e6b0/d;
L_0x1f4e860/d .functor AND 1, L_0x1f4dc00, L_0x1f4d200, L_0x1f4e440, L_0x1f4e500;
L_0x1f4e860 .delay 1 (80,80,80) L_0x1f4e860/d;
L_0x1f4ea10/d .functor AND 1, L_0x1f4d880, L_0x1f4e2e0, L_0x1f4d2a0, L_0x1f4e500;
L_0x1f4ea10 .delay 1 (80,80,80) L_0x1f4ea10/d;
L_0x1f4ec00/d .functor AND 1, L_0x1f4dc00, L_0x1f4d200, L_0x1f4d2a0, L_0x1f4e500;
L_0x1f4ec00 .delay 1 (80,80,80) L_0x1f4ec00/d;
L_0x1f4ed30/d .functor AND 1, L_0x1f4cef0, L_0x1f4e2e0, L_0x1f4e440, L_0x1f4d340;
L_0x1f4ed30 .delay 1 (80,80,80) L_0x1f4ed30/d;
L_0x1f4ef90/d .functor AND 1, L_0x1f4d4d0, L_0x1f4d200, L_0x1f4e440, L_0x1f4d340;
L_0x1f4ef90 .delay 1 (80,80,80) L_0x1f4ef90/d;
L_0x1f4ecc0/d .functor AND 1, L_0x1f4d7c0, L_0x1f4e2e0, L_0x1f4d2a0, L_0x1f4d340;
L_0x1f4ecc0 .delay 1 (80,80,80) L_0x1f4ecc0/d;
L_0x1f4f2f0/d .functor AND 1, L_0x1f4d630, L_0x1f4d200, L_0x1f4d2a0, L_0x1f4d340;
L_0x1f4f2f0 .delay 1 (80,80,80) L_0x1f4f2f0/d;
L_0x1f4f490/0/0 .functor OR 1, L_0x1f4e6b0, L_0x1f4e860, L_0x1f4ea10, L_0x1f4ed30;
L_0x1f4f490/0/4 .functor OR 1, L_0x1f4ef90, L_0x1f4ecc0, L_0x1f4f2f0, L_0x1f4ec00;
L_0x1f4f490/d .functor OR 1, L_0x1f4f490/0/0, L_0x1f4f490/0/4, C4<0>, C4<0>;
L_0x1f4f490 .delay 1 (160,160,160) L_0x1f4f490/d;
v0x1e4b080_0 .net "a", 0 0, L_0x1f4f880;  1 drivers
v0x1e4b140_0 .net "addSub", 0 0, L_0x1f4dc00;  1 drivers
v0x1e4b210_0 .net "andRes", 0 0, L_0x1f4cef0;  1 drivers
v0x1e4b2e0_0 .net "b", 0 0, L_0x1f4f9e0;  1 drivers
v0x1e4b3b0_0 .net "carryIn", 0 0, L_0x1f4d160;  1 drivers
v0x1e4b450_0 .net "carryOut", 0 0, L_0x1f4e0e0;  1 drivers
v0x1e4b520_0 .net "initialResult", 0 0, L_0x1f4f490;  1 drivers
v0x1e4b5c0_0 .net "isAdd", 0 0, L_0x1f4e6b0;  1 drivers
v0x1e4b660_0 .net "isAnd", 0 0, L_0x1f4ed30;  1 drivers
v0x1e4b790_0 .net "isNand", 0 0, L_0x1f4ef90;  1 drivers
v0x1e4b830_0 .net "isNor", 0 0, L_0x1f4ecc0;  1 drivers
v0x1e4b8d0_0 .net "isOr", 0 0, L_0x1f4f2f0;  1 drivers
v0x1e4b990_0 .net "isSLT", 0 0, L_0x1f4ec00;  1 drivers
v0x1e4ba50_0 .net "isSub", 0 0, L_0x1f4e860;  1 drivers
v0x1e4bb10_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e4bbb0_0 .net "isXor", 0 0, L_0x1f4ea10;  1 drivers
v0x1e4bc70_0 .net "nandRes", 0 0, L_0x1f4d4d0;  1 drivers
v0x1e4be20_0 .net "norRes", 0 0, L_0x1f4d7c0;  1 drivers
v0x1e4bec0_0 .net "orRes", 0 0, L_0x1f4d630;  1 drivers
v0x1e4bf60_0 .net "s0", 0 0, L_0x1f4d200;  1 drivers
v0x1e4c000_0 .net "s0inv", 0 0, L_0x1f4e2e0;  1 drivers
v0x1e4c0c0_0 .net "s1", 0 0, L_0x1f4d2a0;  1 drivers
v0x1e4c180_0 .net "s1inv", 0 0, L_0x1f4e440;  1 drivers
v0x1e4c240_0 .net "s2", 0 0, L_0x1f4d340;  1 drivers
v0x1e4c300_0 .net "s2inv", 0 0, L_0x1f4e500;  1 drivers
v0x1e4c3c0_0 .net "xorRes", 0 0, L_0x1f4d880;  1 drivers
S_0x1e4a480 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e4a180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f4d9e0/d .functor XOR 1, L_0x1f4f9e0, L_0x1f76020, C4<0>, C4<0>;
L_0x1f4d9e0 .delay 1 (40,40,40) L_0x1f4d9e0/d;
L_0x1f4daa0/d .functor XOR 1, L_0x1f4f880, L_0x1f4d9e0, C4<0>, C4<0>;
L_0x1f4daa0 .delay 1 (40,40,40) L_0x1f4daa0/d;
L_0x1f4dc00/d .functor XOR 1, L_0x1f4daa0, L_0x1f4d160, C4<0>, C4<0>;
L_0x1f4dc00 .delay 1 (40,40,40) L_0x1f4dc00/d;
L_0x1f4de00/d .functor AND 1, L_0x1f4f880, L_0x1f4d9e0, C4<1>, C4<1>;
L_0x1f4de00 .delay 1 (40,40,40) L_0x1f4de00/d;
L_0x1f4e070/d .functor AND 1, L_0x1f4daa0, L_0x1f4d160, C4<1>, C4<1>;
L_0x1f4e070 .delay 1 (40,40,40) L_0x1f4e070/d;
L_0x1f4e0e0/d .functor OR 1, L_0x1f4de00, L_0x1f4e070, C4<0>, C4<0>;
L_0x1f4e0e0 .delay 1 (40,40,40) L_0x1f4e0e0/d;
v0x1e4a710_0 .net "AandB", 0 0, L_0x1f4de00;  1 drivers
v0x1e4a7f0_0 .net "BxorSub", 0 0, L_0x1f4d9e0;  1 drivers
v0x1e4a8b0_0 .net "a", 0 0, L_0x1f4f880;  alias, 1 drivers
v0x1e4a980_0 .net "b", 0 0, L_0x1f4f9e0;  alias, 1 drivers
v0x1e4aa40_0 .net "carryin", 0 0, L_0x1f4d160;  alias, 1 drivers
v0x1e4ab50_0 .net "carryout", 0 0, L_0x1f4e0e0;  alias, 1 drivers
v0x1e4ac10_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e4acb0_0 .net "res", 0 0, L_0x1f4dc00;  alias, 1 drivers
v0x1e4ad70_0 .net "xAorB", 0 0, L_0x1f4daa0;  1 drivers
v0x1e4aec0_0 .net "xAorBandCin", 0 0, L_0x1f4e070;  1 drivers
S_0x1e4c5a0 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e4c760 .param/l "i" 0 4 165, +C4<010011>;
S_0x1e4c820 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e4c5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f4f920/d .functor AND 1, L_0x1f52390, L_0x1f524f0, C4<1>, C4<1>;
L_0x1f4f920 .delay 1 (40,40,40) L_0x1f4f920/d;
L_0x1f4ff30/d .functor NAND 1, L_0x1f52390, L_0x1f524f0, C4<1>, C4<1>;
L_0x1f4ff30 .delay 1 (20,20,20) L_0x1f4ff30/d;
L_0x1f4fff0/d .functor OR 1, L_0x1f52390, L_0x1f524f0, C4<0>, C4<0>;
L_0x1f4fff0 .delay 1 (40,40,40) L_0x1f4fff0/d;
L_0x1f501e0/d .functor NOR 1, L_0x1f52390, L_0x1f524f0, C4<0>, C4<0>;
L_0x1f501e0 .delay 1 (20,20,20) L_0x1f501e0/d;
L_0x1f502a0/d .functor XOR 1, L_0x1f52390, L_0x1f524f0, C4<0>, C4<0>;
L_0x1f502a0 .delay 1 (40,40,40) L_0x1f502a0/d;
L_0x1f50d60/d .functor NOT 1, L_0x1f4fc30, C4<0>, C4<0>, C4<0>;
L_0x1f50d60 .delay 1 (10,10,10) L_0x1f50d60/d;
L_0x1f50ec0/d .functor NOT 1, L_0x1f4fcd0, C4<0>, C4<0>, C4<0>;
L_0x1f50ec0 .delay 1 (10,10,10) L_0x1f50ec0/d;
L_0x1f50f80/d .functor NOT 1, L_0x1f4fd70, C4<0>, C4<0>, C4<0>;
L_0x1f50f80 .delay 1 (10,10,10) L_0x1f50f80/d;
L_0x1f51130/d .functor AND 1, L_0x1f506a0, L_0x1f50d60, L_0x1f50ec0, L_0x1f50f80;
L_0x1f51130 .delay 1 (80,80,80) L_0x1f51130/d;
L_0x1f512e0/d .functor AND 1, L_0x1f506a0, L_0x1f4fc30, L_0x1f50ec0, L_0x1f50f80;
L_0x1f512e0 .delay 1 (80,80,80) L_0x1f512e0/d;
L_0x1f51490/d .functor AND 1, L_0x1f502a0, L_0x1f50d60, L_0x1f4fcd0, L_0x1f50f80;
L_0x1f51490 .delay 1 (80,80,80) L_0x1f51490/d;
L_0x1f51680/d .functor AND 1, L_0x1f506a0, L_0x1f4fc30, L_0x1f4fcd0, L_0x1f50f80;
L_0x1f51680 .delay 1 (80,80,80) L_0x1f51680/d;
L_0x1f517b0/d .functor AND 1, L_0x1f4f920, L_0x1f50d60, L_0x1f50ec0, L_0x1f4fd70;
L_0x1f517b0 .delay 1 (80,80,80) L_0x1f517b0/d;
L_0x1f51a40/d .functor AND 1, L_0x1f4ff30, L_0x1f4fc30, L_0x1f50ec0, L_0x1f4fd70;
L_0x1f51a40 .delay 1 (80,80,80) L_0x1f51a40/d;
L_0x1f51740/d .functor AND 1, L_0x1f501e0, L_0x1f50d60, L_0x1f4fcd0, L_0x1f4fd70;
L_0x1f51740 .delay 1 (80,80,80) L_0x1f51740/d;
L_0x1f51dd0/d .functor AND 1, L_0x1f4fff0, L_0x1f4fc30, L_0x1f4fcd0, L_0x1f4fd70;
L_0x1f51dd0 .delay 1 (80,80,80) L_0x1f51dd0/d;
L_0x1f51fa0/0/0 .functor OR 1, L_0x1f51130, L_0x1f512e0, L_0x1f51490, L_0x1f517b0;
L_0x1f51fa0/0/4 .functor OR 1, L_0x1f51a40, L_0x1f51740, L_0x1f51dd0, L_0x1f51680;
L_0x1f51fa0/d .functor OR 1, L_0x1f51fa0/0/0, L_0x1f51fa0/0/4, C4<0>, C4<0>;
L_0x1f51fa0 .delay 1 (160,160,160) L_0x1f51fa0/d;
v0x1e4d720_0 .net "a", 0 0, L_0x1f52390;  1 drivers
v0x1e4d7e0_0 .net "addSub", 0 0, L_0x1f506a0;  1 drivers
v0x1e4d8b0_0 .net "andRes", 0 0, L_0x1f4f920;  1 drivers
v0x1e4d980_0 .net "b", 0 0, L_0x1f524f0;  1 drivers
v0x1e4da50_0 .net "carryIn", 0 0, L_0x1f4fb90;  1 drivers
v0x1e4daf0_0 .net "carryOut", 0 0, L_0x1f50b60;  1 drivers
v0x1e4dbc0_0 .net "initialResult", 0 0, L_0x1f51fa0;  1 drivers
v0x1e4dc60_0 .net "isAdd", 0 0, L_0x1f51130;  1 drivers
v0x1e4dd00_0 .net "isAnd", 0 0, L_0x1f517b0;  1 drivers
v0x1e4de30_0 .net "isNand", 0 0, L_0x1f51a40;  1 drivers
v0x1e4ded0_0 .net "isNor", 0 0, L_0x1f51740;  1 drivers
v0x1e4df70_0 .net "isOr", 0 0, L_0x1f51dd0;  1 drivers
v0x1e4e030_0 .net "isSLT", 0 0, L_0x1f51680;  1 drivers
v0x1e4e0f0_0 .net "isSub", 0 0, L_0x1f512e0;  1 drivers
v0x1e4e1b0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e4e250_0 .net "isXor", 0 0, L_0x1f51490;  1 drivers
v0x1e4e310_0 .net "nandRes", 0 0, L_0x1f4ff30;  1 drivers
v0x1e4e4c0_0 .net "norRes", 0 0, L_0x1f501e0;  1 drivers
v0x1e4e560_0 .net "orRes", 0 0, L_0x1f4fff0;  1 drivers
v0x1e4e600_0 .net "s0", 0 0, L_0x1f4fc30;  1 drivers
v0x1e4e6a0_0 .net "s0inv", 0 0, L_0x1f50d60;  1 drivers
v0x1e4e760_0 .net "s1", 0 0, L_0x1f4fcd0;  1 drivers
v0x1e4e820_0 .net "s1inv", 0 0, L_0x1f50ec0;  1 drivers
v0x1e4e8e0_0 .net "s2", 0 0, L_0x1f4fd70;  1 drivers
v0x1e4e9a0_0 .net "s2inv", 0 0, L_0x1f50f80;  1 drivers
v0x1e4ea60_0 .net "xorRes", 0 0, L_0x1f502a0;  1 drivers
S_0x1e4cb20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e4c820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f50400/d .functor XOR 1, L_0x1f524f0, L_0x1f76020, C4<0>, C4<0>;
L_0x1f50400 .delay 1 (40,40,40) L_0x1f50400/d;
L_0x1f504f0/d .functor XOR 1, L_0x1f52390, L_0x1f50400, C4<0>, C4<0>;
L_0x1f504f0 .delay 1 (40,40,40) L_0x1f504f0/d;
L_0x1f506a0/d .functor XOR 1, L_0x1f504f0, L_0x1f4fb90, C4<0>, C4<0>;
L_0x1f506a0 .delay 1 (40,40,40) L_0x1f506a0/d;
L_0x1f508a0/d .functor AND 1, L_0x1f52390, L_0x1f50400, C4<1>, C4<1>;
L_0x1f508a0 .delay 1 (40,40,40) L_0x1f508a0/d;
L_0x1f50060/d .functor AND 1, L_0x1f504f0, L_0x1f4fb90, C4<1>, C4<1>;
L_0x1f50060 .delay 1 (40,40,40) L_0x1f50060/d;
L_0x1f50b60/d .functor OR 1, L_0x1f508a0, L_0x1f50060, C4<0>, C4<0>;
L_0x1f50b60 .delay 1 (40,40,40) L_0x1f50b60/d;
v0x1e4cdb0_0 .net "AandB", 0 0, L_0x1f508a0;  1 drivers
v0x1e4ce90_0 .net "BxorSub", 0 0, L_0x1f50400;  1 drivers
v0x1e4cf50_0 .net "a", 0 0, L_0x1f52390;  alias, 1 drivers
v0x1e4d020_0 .net "b", 0 0, L_0x1f524f0;  alias, 1 drivers
v0x1e4d0e0_0 .net "carryin", 0 0, L_0x1f4fb90;  alias, 1 drivers
v0x1e4d1f0_0 .net "carryout", 0 0, L_0x1f50b60;  alias, 1 drivers
v0x1e4d2b0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e4d350_0 .net "res", 0 0, L_0x1f506a0;  alias, 1 drivers
v0x1e4d410_0 .net "xAorB", 0 0, L_0x1f504f0;  1 drivers
v0x1e4d560_0 .net "xAorBandCin", 0 0, L_0x1f50060;  1 drivers
S_0x1e4ec40 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e4ee00 .param/l "i" 0 4 165, +C4<010100>;
S_0x1e4eec0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e4ec40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f52430/d .functor AND 1, L_0x1f54dc0, L_0x1f54f20, C4<1>, C4<1>;
L_0x1f52430 .delay 1 (40,40,40) L_0x1f52430/d;
L_0x1f52a70/d .functor NAND 1, L_0x1f54dc0, L_0x1f54f20, C4<1>, C4<1>;
L_0x1f52a70 .delay 1 (20,20,20) L_0x1f52a70/d;
L_0x1f52b30/d .functor OR 1, L_0x1f54dc0, L_0x1f54f20, C4<0>, C4<0>;
L_0x1f52b30 .delay 1 (40,40,40) L_0x1f52b30/d;
L_0x1f52d20/d .functor NOR 1, L_0x1f54dc0, L_0x1f54f20, C4<0>, C4<0>;
L_0x1f52d20 .delay 1 (20,20,20) L_0x1f52d20/d;
L_0x1f52de0/d .functor XOR 1, L_0x1f54dc0, L_0x1f54f20, C4<0>, C4<0>;
L_0x1f52de0 .delay 1 (40,40,40) L_0x1f52de0/d;
L_0x1f53820/d .functor NOT 1, L_0x1f52740, C4<0>, C4<0>, C4<0>;
L_0x1f53820 .delay 1 (10,10,10) L_0x1f53820/d;
L_0x1f53980/d .functor NOT 1, L_0x1f527e0, C4<0>, C4<0>, C4<0>;
L_0x1f53980 .delay 1 (10,10,10) L_0x1f53980/d;
L_0x1f53a40/d .functor NOT 1, L_0x1f52880, C4<0>, C4<0>, C4<0>;
L_0x1f53a40 .delay 1 (10,10,10) L_0x1f53a40/d;
L_0x1f53bf0/d .functor AND 1, L_0x1f53160, L_0x1f53820, L_0x1f53980, L_0x1f53a40;
L_0x1f53bf0 .delay 1 (80,80,80) L_0x1f53bf0/d;
L_0x1f53da0/d .functor AND 1, L_0x1f53160, L_0x1f52740, L_0x1f53980, L_0x1f53a40;
L_0x1f53da0 .delay 1 (80,80,80) L_0x1f53da0/d;
L_0x1f53f50/d .functor AND 1, L_0x1f52de0, L_0x1f53820, L_0x1f527e0, L_0x1f53a40;
L_0x1f53f50 .delay 1 (80,80,80) L_0x1f53f50/d;
L_0x1f54140/d .functor AND 1, L_0x1f53160, L_0x1f52740, L_0x1f527e0, L_0x1f53a40;
L_0x1f54140 .delay 1 (80,80,80) L_0x1f54140/d;
L_0x1f54270/d .functor AND 1, L_0x1f52430, L_0x1f53820, L_0x1f53980, L_0x1f52880;
L_0x1f54270 .delay 1 (80,80,80) L_0x1f54270/d;
L_0x1f544d0/d .functor AND 1, L_0x1f52a70, L_0x1f52740, L_0x1f53980, L_0x1f52880;
L_0x1f544d0 .delay 1 (80,80,80) L_0x1f544d0/d;
L_0x1f54200/d .functor AND 1, L_0x1f52d20, L_0x1f53820, L_0x1f527e0, L_0x1f52880;
L_0x1f54200 .delay 1 (80,80,80) L_0x1f54200/d;
L_0x1f54830/d .functor AND 1, L_0x1f52b30, L_0x1f52740, L_0x1f527e0, L_0x1f52880;
L_0x1f54830 .delay 1 (80,80,80) L_0x1f54830/d;
L_0x1f549d0/0/0 .functor OR 1, L_0x1f53bf0, L_0x1f53da0, L_0x1f53f50, L_0x1f54270;
L_0x1f549d0/0/4 .functor OR 1, L_0x1f544d0, L_0x1f54200, L_0x1f54830, L_0x1f54140;
L_0x1f549d0/d .functor OR 1, L_0x1f549d0/0/0, L_0x1f549d0/0/4, C4<0>, C4<0>;
L_0x1f549d0 .delay 1 (160,160,160) L_0x1f549d0/d;
v0x1e4fdc0_0 .net "a", 0 0, L_0x1f54dc0;  1 drivers
v0x1e4fe80_0 .net "addSub", 0 0, L_0x1f53160;  1 drivers
v0x1e4ff50_0 .net "andRes", 0 0, L_0x1f52430;  1 drivers
v0x1e50020_0 .net "b", 0 0, L_0x1f54f20;  1 drivers
v0x1e500f0_0 .net "carryIn", 0 0, L_0x1f526a0;  1 drivers
v0x1e50190_0 .net "carryOut", 0 0, L_0x1f53620;  1 drivers
v0x1e50260_0 .net "initialResult", 0 0, L_0x1f549d0;  1 drivers
v0x1e50300_0 .net "isAdd", 0 0, L_0x1f53bf0;  1 drivers
v0x1e503a0_0 .net "isAnd", 0 0, L_0x1f54270;  1 drivers
v0x1e504d0_0 .net "isNand", 0 0, L_0x1f544d0;  1 drivers
v0x1e50570_0 .net "isNor", 0 0, L_0x1f54200;  1 drivers
v0x1e50610_0 .net "isOr", 0 0, L_0x1f54830;  1 drivers
v0x1e506d0_0 .net "isSLT", 0 0, L_0x1f54140;  1 drivers
v0x1e50790_0 .net "isSub", 0 0, L_0x1f53da0;  1 drivers
v0x1e50850_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e508f0_0 .net "isXor", 0 0, L_0x1f53f50;  1 drivers
v0x1e509b0_0 .net "nandRes", 0 0, L_0x1f52a70;  1 drivers
v0x1e50b60_0 .net "norRes", 0 0, L_0x1f52d20;  1 drivers
v0x1e50c00_0 .net "orRes", 0 0, L_0x1f52b30;  1 drivers
v0x1e50ca0_0 .net "s0", 0 0, L_0x1f52740;  1 drivers
v0x1e50d40_0 .net "s0inv", 0 0, L_0x1f53820;  1 drivers
v0x1e50e00_0 .net "s1", 0 0, L_0x1f527e0;  1 drivers
v0x1e50ec0_0 .net "s1inv", 0 0, L_0x1f53980;  1 drivers
v0x1e50f80_0 .net "s2", 0 0, L_0x1f52880;  1 drivers
v0x1e51040_0 .net "s2inv", 0 0, L_0x1f53a40;  1 drivers
v0x1e51100_0 .net "xorRes", 0 0, L_0x1f52de0;  1 drivers
S_0x1e4f1c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e4eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f52f40/d .functor XOR 1, L_0x1f54f20, L_0x1f76020, C4<0>, C4<0>;
L_0x1f52f40 .delay 1 (40,40,40) L_0x1f52f40/d;
L_0x1f53000/d .functor XOR 1, L_0x1f54dc0, L_0x1f52f40, C4<0>, C4<0>;
L_0x1f53000 .delay 1 (40,40,40) L_0x1f53000/d;
L_0x1f53160/d .functor XOR 1, L_0x1f53000, L_0x1f526a0, C4<0>, C4<0>;
L_0x1f53160 .delay 1 (40,40,40) L_0x1f53160/d;
L_0x1f53360/d .functor AND 1, L_0x1f54dc0, L_0x1f52f40, C4<1>, C4<1>;
L_0x1f53360 .delay 1 (40,40,40) L_0x1f53360/d;
L_0x1f52ba0/d .functor AND 1, L_0x1f53000, L_0x1f526a0, C4<1>, C4<1>;
L_0x1f52ba0 .delay 1 (40,40,40) L_0x1f52ba0/d;
L_0x1f53620/d .functor OR 1, L_0x1f53360, L_0x1f52ba0, C4<0>, C4<0>;
L_0x1f53620 .delay 1 (40,40,40) L_0x1f53620/d;
v0x1e4f450_0 .net "AandB", 0 0, L_0x1f53360;  1 drivers
v0x1e4f530_0 .net "BxorSub", 0 0, L_0x1f52f40;  1 drivers
v0x1e4f5f0_0 .net "a", 0 0, L_0x1f54dc0;  alias, 1 drivers
v0x1e4f6c0_0 .net "b", 0 0, L_0x1f54f20;  alias, 1 drivers
v0x1e4f780_0 .net "carryin", 0 0, L_0x1f526a0;  alias, 1 drivers
v0x1e4f890_0 .net "carryout", 0 0, L_0x1f53620;  alias, 1 drivers
v0x1e4f950_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e4f9f0_0 .net "res", 0 0, L_0x1f53160;  alias, 1 drivers
v0x1e4fab0_0 .net "xAorB", 0 0, L_0x1f53000;  1 drivers
v0x1e4fc00_0 .net "xAorBandCin", 0 0, L_0x1f52ba0;  1 drivers
S_0x1e512e0 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e514a0 .param/l "i" 0 4 165, +C4<010101>;
S_0x1e51560 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e512e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f54e60/d .functor AND 1, L_0x1f577d0, L_0x1f57930, C4<1>, C4<1>;
L_0x1f54e60 .delay 1 (40,40,40) L_0x1f54e60/d;
L_0x1f554d0/d .functor NAND 1, L_0x1f577d0, L_0x1f57930, C4<1>, C4<1>;
L_0x1f554d0 .delay 1 (20,20,20) L_0x1f554d0/d;
L_0x1f55540/d .functor OR 1, L_0x1f577d0, L_0x1f57930, C4<0>, C4<0>;
L_0x1f55540 .delay 1 (40,40,40) L_0x1f55540/d;
L_0x1f55730/d .functor NOR 1, L_0x1f577d0, L_0x1f57930, C4<0>, C4<0>;
L_0x1f55730 .delay 1 (20,20,20) L_0x1f55730/d;
L_0x1f557f0/d .functor XOR 1, L_0x1f577d0, L_0x1f57930, C4<0>, C4<0>;
L_0x1f557f0 .delay 1 (40,40,40) L_0x1f557f0/d;
L_0x1f56230/d .functor NOT 1, L_0x1f55170, C4<0>, C4<0>, C4<0>;
L_0x1f56230 .delay 1 (10,10,10) L_0x1f56230/d;
L_0x1f56390/d .functor NOT 1, L_0x1f55210, C4<0>, C4<0>, C4<0>;
L_0x1f56390 .delay 1 (10,10,10) L_0x1f56390/d;
L_0x1f56450/d .functor NOT 1, L_0x1f552b0, C4<0>, C4<0>, C4<0>;
L_0x1f56450 .delay 1 (10,10,10) L_0x1f56450/d;
L_0x1f56600/d .functor AND 1, L_0x1f55b70, L_0x1f56230, L_0x1f56390, L_0x1f56450;
L_0x1f56600 .delay 1 (80,80,80) L_0x1f56600/d;
L_0x1f567b0/d .functor AND 1, L_0x1f55b70, L_0x1f55170, L_0x1f56390, L_0x1f56450;
L_0x1f567b0 .delay 1 (80,80,80) L_0x1f567b0/d;
L_0x1f56960/d .functor AND 1, L_0x1f557f0, L_0x1f56230, L_0x1f55210, L_0x1f56450;
L_0x1f56960 .delay 1 (80,80,80) L_0x1f56960/d;
L_0x1f56b50/d .functor AND 1, L_0x1f55b70, L_0x1f55170, L_0x1f55210, L_0x1f56450;
L_0x1f56b50 .delay 1 (80,80,80) L_0x1f56b50/d;
L_0x1f56c80/d .functor AND 1, L_0x1f54e60, L_0x1f56230, L_0x1f56390, L_0x1f552b0;
L_0x1f56c80 .delay 1 (80,80,80) L_0x1f56c80/d;
L_0x1f56ee0/d .functor AND 1, L_0x1f554d0, L_0x1f55170, L_0x1f56390, L_0x1f552b0;
L_0x1f56ee0 .delay 1 (80,80,80) L_0x1f56ee0/d;
L_0x1f56c10/d .functor AND 1, L_0x1f55730, L_0x1f56230, L_0x1f55210, L_0x1f552b0;
L_0x1f56c10 .delay 1 (80,80,80) L_0x1f56c10/d;
L_0x1f57240/d .functor AND 1, L_0x1f55540, L_0x1f55170, L_0x1f55210, L_0x1f552b0;
L_0x1f57240 .delay 1 (80,80,80) L_0x1f57240/d;
L_0x1f573e0/0/0 .functor OR 1, L_0x1f56600, L_0x1f567b0, L_0x1f56960, L_0x1f56c80;
L_0x1f573e0/0/4 .functor OR 1, L_0x1f56ee0, L_0x1f56c10, L_0x1f57240, L_0x1f56b50;
L_0x1f573e0/d .functor OR 1, L_0x1f573e0/0/0, L_0x1f573e0/0/4, C4<0>, C4<0>;
L_0x1f573e0 .delay 1 (160,160,160) L_0x1f573e0/d;
v0x1e52460_0 .net "a", 0 0, L_0x1f577d0;  1 drivers
v0x1e52520_0 .net "addSub", 0 0, L_0x1f55b70;  1 drivers
v0x1e525f0_0 .net "andRes", 0 0, L_0x1f54e60;  1 drivers
v0x1e526c0_0 .net "b", 0 0, L_0x1f57930;  1 drivers
v0x1e52790_0 .net "carryIn", 0 0, L_0x1f550d0;  1 drivers
v0x1e52830_0 .net "carryOut", 0 0, L_0x1f56030;  1 drivers
v0x1e52900_0 .net "initialResult", 0 0, L_0x1f573e0;  1 drivers
v0x1e529a0_0 .net "isAdd", 0 0, L_0x1f56600;  1 drivers
v0x1e52a40_0 .net "isAnd", 0 0, L_0x1f56c80;  1 drivers
v0x1e52b70_0 .net "isNand", 0 0, L_0x1f56ee0;  1 drivers
v0x1e52c10_0 .net "isNor", 0 0, L_0x1f56c10;  1 drivers
v0x1e52cb0_0 .net "isOr", 0 0, L_0x1f57240;  1 drivers
v0x1e52d70_0 .net "isSLT", 0 0, L_0x1f56b50;  1 drivers
v0x1e52e30_0 .net "isSub", 0 0, L_0x1f567b0;  1 drivers
v0x1e52ef0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e52f90_0 .net "isXor", 0 0, L_0x1f56960;  1 drivers
v0x1e53030_0 .net "nandRes", 0 0, L_0x1f554d0;  1 drivers
v0x1e531e0_0 .net "norRes", 0 0, L_0x1f55730;  1 drivers
v0x1e53280_0 .net "orRes", 0 0, L_0x1f55540;  1 drivers
v0x1e53320_0 .net "s0", 0 0, L_0x1f55170;  1 drivers
v0x1e533c0_0 .net "s0inv", 0 0, L_0x1f56230;  1 drivers
v0x1e53460_0 .net "s1", 0 0, L_0x1f55210;  1 drivers
v0x1e53500_0 .net "s1inv", 0 0, L_0x1f56390;  1 drivers
v0x1e535a0_0 .net "s2", 0 0, L_0x1f552b0;  1 drivers
v0x1e53660_0 .net "s2inv", 0 0, L_0x1f56450;  1 drivers
v0x1e53720_0 .net "xorRes", 0 0, L_0x1f557f0;  1 drivers
S_0x1e51860 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e51560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f55950/d .functor XOR 1, L_0x1f57930, L_0x1f76020, C4<0>, C4<0>;
L_0x1f55950 .delay 1 (40,40,40) L_0x1f55950/d;
L_0x1f55a10/d .functor XOR 1, L_0x1f577d0, L_0x1f55950, C4<0>, C4<0>;
L_0x1f55a10 .delay 1 (40,40,40) L_0x1f55a10/d;
L_0x1f55b70/d .functor XOR 1, L_0x1f55a10, L_0x1f550d0, C4<0>, C4<0>;
L_0x1f55b70 .delay 1 (40,40,40) L_0x1f55b70/d;
L_0x1f55d70/d .functor AND 1, L_0x1f577d0, L_0x1f55950, C4<1>, C4<1>;
L_0x1f55d70 .delay 1 (40,40,40) L_0x1f55d70/d;
L_0x1f555b0/d .functor AND 1, L_0x1f55a10, L_0x1f550d0, C4<1>, C4<1>;
L_0x1f555b0 .delay 1 (40,40,40) L_0x1f555b0/d;
L_0x1f56030/d .functor OR 1, L_0x1f55d70, L_0x1f555b0, C4<0>, C4<0>;
L_0x1f56030 .delay 1 (40,40,40) L_0x1f56030/d;
v0x1e51af0_0 .net "AandB", 0 0, L_0x1f55d70;  1 drivers
v0x1e51bd0_0 .net "BxorSub", 0 0, L_0x1f55950;  1 drivers
v0x1e51c90_0 .net "a", 0 0, L_0x1f577d0;  alias, 1 drivers
v0x1e51d60_0 .net "b", 0 0, L_0x1f57930;  alias, 1 drivers
v0x1e51e20_0 .net "carryin", 0 0, L_0x1f550d0;  alias, 1 drivers
v0x1e51f30_0 .net "carryout", 0 0, L_0x1f56030;  alias, 1 drivers
v0x1e51ff0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e52090_0 .net "res", 0 0, L_0x1f55b70;  alias, 1 drivers
v0x1e52150_0 .net "xAorB", 0 0, L_0x1f55a10;  1 drivers
v0x1e522a0_0 .net "xAorBandCin", 0 0, L_0x1f555b0;  1 drivers
S_0x1e53950 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e53b10 .param/l "i" 0 4 165, +C4<010110>;
S_0x1e53bd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e53950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f57870/d .functor AND 1, L_0x1f5a6a0, L_0x1f5a800, C4<1>, C4<1>;
L_0x1f57870 .delay 1 (40,40,40) L_0x1f57870/d;
L_0x1f4c6d0/d .functor NAND 1, L_0x1f5a6a0, L_0x1f5a800, C4<1>, C4<1>;
L_0x1f4c6d0 .delay 1 (20,20,20) L_0x1f4c6d0/d;
L_0x1f55440/d .functor OR 1, L_0x1f5a6a0, L_0x1f5a800, C4<0>, C4<0>;
L_0x1f55440 .delay 1 (40,40,40) L_0x1f55440/d;
L_0x1f57b70/d .functor NOR 1, L_0x1f5a6a0, L_0x1f5a800, C4<0>, C4<0>;
L_0x1f57b70 .delay 1 (20,20,20) L_0x1f57b70/d;
L_0x1f57e80/d .functor XOR 1, L_0x1f5a6a0, L_0x1f5a800, C4<0>, C4<0>;
L_0x1f57e80 .delay 1 (40,40,40) L_0x1f57e80/d;
L_0x1f59010/d .functor NOT 1, L_0x1f587a0, C4<0>, C4<0>, C4<0>;
L_0x1f59010 .delay 1 (10,10,10) L_0x1f59010/d;
L_0x1f59170/d .functor NOT 1, L_0x1f58840, C4<0>, C4<0>, C4<0>;
L_0x1f59170 .delay 1 (10,10,10) L_0x1f59170/d;
L_0x1f59230/d .functor NOT 1, L_0x1f588e0, C4<0>, C4<0>, C4<0>;
L_0x1f59230 .delay 1 (10,10,10) L_0x1f59230/d;
L_0x1f593e0/d .functor AND 1, L_0x1f3aad0, L_0x1f59010, L_0x1f59170, L_0x1f59230;
L_0x1f593e0 .delay 1 (80,80,80) L_0x1f593e0/d;
L_0x1f59590/d .functor AND 1, L_0x1f3aad0, L_0x1f587a0, L_0x1f59170, L_0x1f59230;
L_0x1f59590 .delay 1 (80,80,80) L_0x1f59590/d;
L_0x1f597a0/d .functor AND 1, L_0x1f57e80, L_0x1f59010, L_0x1f58840, L_0x1f59230;
L_0x1f597a0 .delay 1 (80,80,80) L_0x1f597a0/d;
L_0x1f59980/d .functor AND 1, L_0x1f3aad0, L_0x1f587a0, L_0x1f58840, L_0x1f59230;
L_0x1f59980 .delay 1 (80,80,80) L_0x1f59980/d;
L_0x1f59b50/d .functor AND 1, L_0x1f57870, L_0x1f59010, L_0x1f59170, L_0x1f588e0;
L_0x1f59b50 .delay 1 (80,80,80) L_0x1f59b50/d;
L_0x1f59d30/d .functor AND 1, L_0x1f4c6d0, L_0x1f587a0, L_0x1f59170, L_0x1f588e0;
L_0x1f59d30 .delay 1 (80,80,80) L_0x1f59d30/d;
L_0x1f59ae0/d .functor AND 1, L_0x1f57b70, L_0x1f59010, L_0x1f58840, L_0x1f588e0;
L_0x1f59ae0 .delay 1 (80,80,80) L_0x1f59ae0/d;
L_0x1f5a110/d .functor AND 1, L_0x1f55440, L_0x1f587a0, L_0x1f58840, L_0x1f588e0;
L_0x1f5a110 .delay 1 (80,80,80) L_0x1f5a110/d;
L_0x1f5a2b0/0/0 .functor OR 1, L_0x1f593e0, L_0x1f59590, L_0x1f597a0, L_0x1f59b50;
L_0x1f5a2b0/0/4 .functor OR 1, L_0x1f59d30, L_0x1f59ae0, L_0x1f5a110, L_0x1f59980;
L_0x1f5a2b0/d .functor OR 1, L_0x1f5a2b0/0/0, L_0x1f5a2b0/0/4, C4<0>, C4<0>;
L_0x1f5a2b0 .delay 1 (160,160,160) L_0x1f5a2b0/d;
v0x1e54b10_0 .net "a", 0 0, L_0x1f5a6a0;  1 drivers
v0x1e54bd0_0 .net "addSub", 0 0, L_0x1f3aad0;  1 drivers
v0x1e54ca0_0 .net "andRes", 0 0, L_0x1f57870;  1 drivers
v0x1e54d70_0 .net "b", 0 0, L_0x1f5a800;  1 drivers
v0x1e54e40_0 .net "carryIn", 0 0, L_0x1f58700;  1 drivers
v0x1e54ee0_0 .net "carryOut", 0 0, L_0x1f58e10;  1 drivers
v0x1e54fb0_0 .net "initialResult", 0 0, L_0x1f5a2b0;  1 drivers
v0x1e55050_0 .net "isAdd", 0 0, L_0x1f593e0;  1 drivers
v0x1e550f0_0 .net "isAnd", 0 0, L_0x1f59b50;  1 drivers
v0x1e55220_0 .net "isNand", 0 0, L_0x1f59d30;  1 drivers
v0x1e552c0_0 .net "isNor", 0 0, L_0x1f59ae0;  1 drivers
v0x1e55360_0 .net "isOr", 0 0, L_0x1f5a110;  1 drivers
v0x1e55420_0 .net "isSLT", 0 0, L_0x1f59980;  1 drivers
v0x1e554e0_0 .net "isSub", 0 0, L_0x1f59590;  1 drivers
v0x1e555a0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e55640_0 .net "isXor", 0 0, L_0x1f597a0;  1 drivers
v0x1e55700_0 .net "nandRes", 0 0, L_0x1f4c6d0;  1 drivers
v0x1e558b0_0 .net "norRes", 0 0, L_0x1f57b70;  1 drivers
v0x1e55950_0 .net "orRes", 0 0, L_0x1f55440;  1 drivers
v0x1e559f0_0 .net "s0", 0 0, L_0x1f587a0;  1 drivers
v0x1e55a90_0 .net "s0inv", 0 0, L_0x1f59010;  1 drivers
v0x1e55b50_0 .net "s1", 0 0, L_0x1f58840;  1 drivers
v0x1e55c10_0 .net "s1inv", 0 0, L_0x1f59170;  1 drivers
v0x1e55cd0_0 .net "s2", 0 0, L_0x1f588e0;  1 drivers
v0x1e55d90_0 .net "s2inv", 0 0, L_0x1f59230;  1 drivers
v0x1e55e50_0 .net "xorRes", 0 0, L_0x1f57e80;  1 drivers
S_0x1e53ed0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e53bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f57d70/d .functor XOR 1, L_0x1f5a800, L_0x1f76020, C4<0>, C4<0>;
L_0x1f57d70 .delay 1 (40,40,40) L_0x1f57d70/d;
L_0x1f3a7c0/d .functor XOR 1, L_0x1f5a6a0, L_0x1f57d70, C4<0>, C4<0>;
L_0x1f3a7c0 .delay 1 (40,40,40) L_0x1f3a7c0/d;
L_0x1f3aad0/d .functor XOR 1, L_0x1f3a7c0, L_0x1f58700, C4<0>, C4<0>;
L_0x1f3aad0 .delay 1 (40,40,40) L_0x1f3aad0/d;
L_0x1f58b30/d .functor AND 1, L_0x1f5a6a0, L_0x1f57d70, C4<1>, C4<1>;
L_0x1f58b30 .delay 1 (40,40,40) L_0x1f58b30/d;
L_0x1f58da0/d .functor AND 1, L_0x1f3a7c0, L_0x1f58700, C4<1>, C4<1>;
L_0x1f58da0 .delay 1 (40,40,40) L_0x1f58da0/d;
L_0x1f58e10/d .functor OR 1, L_0x1f58b30, L_0x1f58da0, C4<0>, C4<0>;
L_0x1f58e10 .delay 1 (40,40,40) L_0x1f58e10/d;
v0x1e541a0_0 .net "AandB", 0 0, L_0x1f58b30;  1 drivers
v0x1e54280_0 .net "BxorSub", 0 0, L_0x1f57d70;  1 drivers
v0x1e54340_0 .net "a", 0 0, L_0x1f5a6a0;  alias, 1 drivers
v0x1e54410_0 .net "b", 0 0, L_0x1f5a800;  alias, 1 drivers
v0x1e544d0_0 .net "carryin", 0 0, L_0x1f58700;  alias, 1 drivers
v0x1e545e0_0 .net "carryout", 0 0, L_0x1f58e10;  alias, 1 drivers
v0x1e546a0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e54740_0 .net "res", 0 0, L_0x1f3aad0;  alias, 1 drivers
v0x1e54800_0 .net "xAorB", 0 0, L_0x1f3a7c0;  1 drivers
v0x1e54950_0 .net "xAorBandCin", 0 0, L_0x1f58da0;  1 drivers
S_0x1e56030 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e561f0 .param/l "i" 0 4 165, +C4<010111>;
S_0x1e562b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e56030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f5a740/d .functor AND 1, L_0x1f5d070, L_0x1f5d1d0, C4<1>, C4<1>;
L_0x1f5a740 .delay 1 (40,40,40) L_0x1f5a740/d;
L_0x1f58a20/d .functor NAND 1, L_0x1f5d070, L_0x1f5d1d0, C4<1>, C4<1>;
L_0x1f58a20 .delay 1 (20,20,20) L_0x1f58a20/d;
L_0x1f59f20/d .functor OR 1, L_0x1f5d070, L_0x1f5d1d0, C4<0>, C4<0>;
L_0x1f59f20 .delay 1 (40,40,40) L_0x1f59f20/d;
L_0x1f5af30/d .functor NOR 1, L_0x1f5d070, L_0x1f5d1d0, C4<0>, C4<0>;
L_0x1f5af30 .delay 1 (20,20,20) L_0x1f5af30/d;
L_0x1f5aff0/d .functor XOR 1, L_0x1f5d070, L_0x1f5d1d0, C4<0>, C4<0>;
L_0x1f5aff0 .delay 1 (40,40,40) L_0x1f5aff0/d;
L_0x1f5baa0/d .functor NOT 1, L_0x1f5aa40, C4<0>, C4<0>, C4<0>;
L_0x1f5baa0 .delay 1 (10,10,10) L_0x1f5baa0/d;
L_0x1e57850/d .functor NOT 1, L_0x1f5aae0, C4<0>, C4<0>, C4<0>;
L_0x1e57850 .delay 1 (10,10,10) L_0x1e57850/d;
L_0x1f5bc50/d .functor NOT 1, L_0x1f5ab80, C4<0>, C4<0>, C4<0>;
L_0x1f5bc50 .delay 1 (10,10,10) L_0x1f5bc50/d;
L_0x1f5be00/d .functor AND 1, L_0x1f5b3c0, L_0x1f5baa0, L_0x1e57850, L_0x1f5bc50;
L_0x1f5be00 .delay 1 (80,80,80) L_0x1f5be00/d;
L_0x1f5bfb0/d .functor AND 1, L_0x1f5b3c0, L_0x1f5aa40, L_0x1e57850, L_0x1f5bc50;
L_0x1f5bfb0 .delay 1 (80,80,80) L_0x1f5bfb0/d;
L_0x1f5c1c0/d .functor AND 1, L_0x1f5aff0, L_0x1f5baa0, L_0x1f5aae0, L_0x1f5bc50;
L_0x1f5c1c0 .delay 1 (80,80,80) L_0x1f5c1c0/d;
L_0x1f5c3a0/d .functor AND 1, L_0x1f5b3c0, L_0x1f5aa40, L_0x1f5aae0, L_0x1f5bc50;
L_0x1f5c3a0 .delay 1 (80,80,80) L_0x1f5c3a0/d;
L_0x1f5c570/d .functor AND 1, L_0x1f5a740, L_0x1f5baa0, L_0x1e57850, L_0x1f5ab80;
L_0x1f5c570 .delay 1 (80,80,80) L_0x1f5c570/d;
L_0x1f5c750/d .functor AND 1, L_0x1f58a20, L_0x1f5aa40, L_0x1e57850, L_0x1f5ab80;
L_0x1f5c750 .delay 1 (80,80,80) L_0x1f5c750/d;
L_0x1f5c500/d .functor AND 1, L_0x1f5af30, L_0x1f5baa0, L_0x1f5aae0, L_0x1f5ab80;
L_0x1f5c500 .delay 1 (80,80,80) L_0x1f5c500/d;
L_0x1f5cae0/d .functor AND 1, L_0x1f59f20, L_0x1f5aa40, L_0x1f5aae0, L_0x1f5ab80;
L_0x1f5cae0 .delay 1 (80,80,80) L_0x1f5cae0/d;
L_0x1f5cc80/0/0 .functor OR 1, L_0x1f5be00, L_0x1f5bfb0, L_0x1f5c1c0, L_0x1f5c570;
L_0x1f5cc80/0/4 .functor OR 1, L_0x1f5c750, L_0x1f5c500, L_0x1f5cae0, L_0x1f5c3a0;
L_0x1f5cc80/d .functor OR 1, L_0x1f5cc80/0/0, L_0x1f5cc80/0/4, C4<0>, C4<0>;
L_0x1f5cc80 .delay 1 (160,160,160) L_0x1f5cc80/d;
v0x1e571b0_0 .net "a", 0 0, L_0x1f5d070;  1 drivers
v0x1e57270_0 .net "addSub", 0 0, L_0x1f5b3c0;  1 drivers
v0x1e57340_0 .net "andRes", 0 0, L_0x1f5a740;  1 drivers
v0x1e57410_0 .net "b", 0 0, L_0x1f5d1d0;  1 drivers
v0x1e574e0_0 .net "carryIn", 0 0, L_0x1f5ae60;  1 drivers
v0x1e57580_0 .net "carryOut", 0 0, L_0x1f5b8a0;  1 drivers
v0x1e57650_0 .net "initialResult", 0 0, L_0x1f5cc80;  1 drivers
v0x1e576f0_0 .net "isAdd", 0 0, L_0x1f5be00;  1 drivers
v0x1e57790_0 .net "isAnd", 0 0, L_0x1f5c570;  1 drivers
v0x1e578c0_0 .net "isNand", 0 0, L_0x1f5c750;  1 drivers
v0x1e57960_0 .net "isNor", 0 0, L_0x1f5c500;  1 drivers
v0x1e57a00_0 .net "isOr", 0 0, L_0x1f5cae0;  1 drivers
v0x1e57ac0_0 .net "isSLT", 0 0, L_0x1f5c3a0;  1 drivers
v0x1e57b80_0 .net "isSub", 0 0, L_0x1f5bfb0;  1 drivers
v0x1e57c40_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e57ce0_0 .net "isXor", 0 0, L_0x1f5c1c0;  1 drivers
v0x1e57da0_0 .net "nandRes", 0 0, L_0x1f58a20;  1 drivers
v0x1e57f50_0 .net "norRes", 0 0, L_0x1f5af30;  1 drivers
v0x1e57ff0_0 .net "orRes", 0 0, L_0x1f59f20;  1 drivers
v0x1e58090_0 .net "s0", 0 0, L_0x1f5aa40;  1 drivers
v0x1e58130_0 .net "s0inv", 0 0, L_0x1f5baa0;  1 drivers
v0x1e581f0_0 .net "s1", 0 0, L_0x1f5aae0;  1 drivers
v0x1e582b0_0 .net "s1inv", 0 0, L_0x1e57850;  1 drivers
v0x1e58370_0 .net "s2", 0 0, L_0x1f5ab80;  1 drivers
v0x1e58430_0 .net "s2inv", 0 0, L_0x1f5bc50;  1 drivers
v0x1e584f0_0 .net "xorRes", 0 0, L_0x1f5aff0;  1 drivers
S_0x1e565b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e562b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f5b150/d .functor XOR 1, L_0x1f5d1d0, L_0x1f76020, C4<0>, C4<0>;
L_0x1f5b150 .delay 1 (40,40,40) L_0x1f5b150/d;
L_0x1f5b210/d .functor XOR 1, L_0x1f5d070, L_0x1f5b150, C4<0>, C4<0>;
L_0x1f5b210 .delay 1 (40,40,40) L_0x1f5b210/d;
L_0x1f5b3c0/d .functor XOR 1, L_0x1f5b210, L_0x1f5ae60, C4<0>, C4<0>;
L_0x1f5b3c0 .delay 1 (40,40,40) L_0x1f5b3c0/d;
L_0x1f5b5c0/d .functor AND 1, L_0x1f5d070, L_0x1f5b150, C4<1>, C4<1>;
L_0x1f5b5c0 .delay 1 (40,40,40) L_0x1f5b5c0/d;
L_0x1f5b830/d .functor AND 1, L_0x1f5b210, L_0x1f5ae60, C4<1>, C4<1>;
L_0x1f5b830 .delay 1 (40,40,40) L_0x1f5b830/d;
L_0x1f5b8a0/d .functor OR 1, L_0x1f5b5c0, L_0x1f5b830, C4<0>, C4<0>;
L_0x1f5b8a0 .delay 1 (40,40,40) L_0x1f5b8a0/d;
v0x1e56840_0 .net "AandB", 0 0, L_0x1f5b5c0;  1 drivers
v0x1e56920_0 .net "BxorSub", 0 0, L_0x1f5b150;  1 drivers
v0x1e569e0_0 .net "a", 0 0, L_0x1f5d070;  alias, 1 drivers
v0x1e56ab0_0 .net "b", 0 0, L_0x1f5d1d0;  alias, 1 drivers
v0x1e56b70_0 .net "carryin", 0 0, L_0x1f5ae60;  alias, 1 drivers
v0x1e56c80_0 .net "carryout", 0 0, L_0x1f5b8a0;  alias, 1 drivers
v0x1e56d40_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e56de0_0 .net "res", 0 0, L_0x1f5b3c0;  alias, 1 drivers
v0x1e56ea0_0 .net "xAorB", 0 0, L_0x1f5b210;  1 drivers
v0x1e56ff0_0 .net "xAorBandCin", 0 0, L_0x1f5b830;  1 drivers
S_0x1e586d0 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e58890 .param/l "i" 0 4 165, +C4<011000>;
S_0x1e58950 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e586d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f5d110/d .functor AND 1, L_0x1f5fab0, L_0x1f5fc10, C4<1>, C4<1>;
L_0x1f5d110 .delay 1 (40,40,40) L_0x1f5d110/d;
L_0x1f5acc0/d .functor NAND 1, L_0x1f5fab0, L_0x1f5fc10, C4<1>, C4<1>;
L_0x1f5acc0 .delay 1 (20,20,20) L_0x1f5acc0/d;
L_0x1f5d810/d .functor OR 1, L_0x1f5fab0, L_0x1f5fc10, C4<0>, C4<0>;
L_0x1f5d810 .delay 1 (40,40,40) L_0x1f5d810/d;
L_0x1f5d9a0/d .functor NOR 1, L_0x1f5fab0, L_0x1f5fc10, C4<0>, C4<0>;
L_0x1f5d9a0 .delay 1 (20,20,20) L_0x1f5d9a0/d;
L_0x1f5da60/d .functor XOR 1, L_0x1f5fab0, L_0x1f5fc10, C4<0>, C4<0>;
L_0x1f5da60 .delay 1 (40,40,40) L_0x1f5da60/d;
L_0x1f5e470/d .functor NOT 1, L_0x1f5d410, C4<0>, C4<0>, C4<0>;
L_0x1f5e470 .delay 1 (10,10,10) L_0x1f5e470/d;
L_0x1f5e5d0/d .functor NOT 1, L_0x1f5d4b0, C4<0>, C4<0>, C4<0>;
L_0x1f5e5d0 .delay 1 (10,10,10) L_0x1f5e5d0/d;
L_0x1f5e690/d .functor NOT 1, L_0x1f5d550, C4<0>, C4<0>, C4<0>;
L_0x1f5e690 .delay 1 (10,10,10) L_0x1f5e690/d;
L_0x1f5e840/d .functor AND 1, L_0x1f5dd90, L_0x1f5e470, L_0x1f5e5d0, L_0x1f5e690;
L_0x1f5e840 .delay 1 (80,80,80) L_0x1f5e840/d;
L_0x1f5e9f0/d .functor AND 1, L_0x1f5dd90, L_0x1f5d410, L_0x1f5e5d0, L_0x1f5e690;
L_0x1f5e9f0 .delay 1 (80,80,80) L_0x1f5e9f0/d;
L_0x1f5ec00/d .functor AND 1, L_0x1f5da60, L_0x1f5e470, L_0x1f5d4b0, L_0x1f5e690;
L_0x1f5ec00 .delay 1 (80,80,80) L_0x1f5ec00/d;
L_0x1f5ede0/d .functor AND 1, L_0x1f5dd90, L_0x1f5d410, L_0x1f5d4b0, L_0x1f5e690;
L_0x1f5ede0 .delay 1 (80,80,80) L_0x1f5ede0/d;
L_0x1f5efb0/d .functor AND 1, L_0x1f5d110, L_0x1f5e470, L_0x1f5e5d0, L_0x1f5d550;
L_0x1f5efb0 .delay 1 (80,80,80) L_0x1f5efb0/d;
L_0x1f5f190/d .functor AND 1, L_0x1f5acc0, L_0x1f5d410, L_0x1f5e5d0, L_0x1f5d550;
L_0x1f5f190 .delay 1 (80,80,80) L_0x1f5f190/d;
L_0x1f5ef40/d .functor AND 1, L_0x1f5d9a0, L_0x1f5e470, L_0x1f5d4b0, L_0x1f5d550;
L_0x1f5ef40 .delay 1 (80,80,80) L_0x1f5ef40/d;
L_0x1f5f520/d .functor AND 1, L_0x1f5d810, L_0x1f5d410, L_0x1f5d4b0, L_0x1f5d550;
L_0x1f5f520 .delay 1 (80,80,80) L_0x1f5f520/d;
L_0x1f5f6c0/0/0 .functor OR 1, L_0x1f5e840, L_0x1f5e9f0, L_0x1f5ec00, L_0x1f5efb0;
L_0x1f5f6c0/0/4 .functor OR 1, L_0x1f5f190, L_0x1f5ef40, L_0x1f5f520, L_0x1f5ede0;
L_0x1f5f6c0/d .functor OR 1, L_0x1f5f6c0/0/0, L_0x1f5f6c0/0/4, C4<0>, C4<0>;
L_0x1f5f6c0 .delay 1 (160,160,160) L_0x1f5f6c0/d;
v0x1e59850_0 .net "a", 0 0, L_0x1f5fab0;  1 drivers
v0x1e59910_0 .net "addSub", 0 0, L_0x1f5dd90;  1 drivers
v0x1e599e0_0 .net "andRes", 0 0, L_0x1f5d110;  1 drivers
v0x1e59ab0_0 .net "b", 0 0, L_0x1f5fc10;  1 drivers
v0x1e59b80_0 .net "carryIn", 0 0, L_0x1f5d8d0;  1 drivers
v0x1e59c20_0 .net "carryOut", 0 0, L_0x1f5e270;  1 drivers
v0x1e59cf0_0 .net "initialResult", 0 0, L_0x1f5f6c0;  1 drivers
v0x1e59d90_0 .net "isAdd", 0 0, L_0x1f5e840;  1 drivers
v0x1e59e30_0 .net "isAnd", 0 0, L_0x1f5efb0;  1 drivers
v0x1e59f60_0 .net "isNand", 0 0, L_0x1f5f190;  1 drivers
v0x1e5a000_0 .net "isNor", 0 0, L_0x1f5ef40;  1 drivers
v0x1e5a0a0_0 .net "isOr", 0 0, L_0x1f5f520;  1 drivers
v0x1e5a160_0 .net "isSLT", 0 0, L_0x1f5ede0;  1 drivers
v0x1e5a220_0 .net "isSub", 0 0, L_0x1f5e9f0;  1 drivers
v0x1e5a2e0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e5a380_0 .net "isXor", 0 0, L_0x1f5ec00;  1 drivers
v0x1e5a440_0 .net "nandRes", 0 0, L_0x1f5acc0;  1 drivers
v0x1e5a5f0_0 .net "norRes", 0 0, L_0x1f5d9a0;  1 drivers
v0x1e5a690_0 .net "orRes", 0 0, L_0x1f5d810;  1 drivers
v0x1e5a730_0 .net "s0", 0 0, L_0x1f5d410;  1 drivers
v0x1e5a7d0_0 .net "s0inv", 0 0, L_0x1f5e470;  1 drivers
v0x1e5a890_0 .net "s1", 0 0, L_0x1f5d4b0;  1 drivers
v0x1e5a950_0 .net "s1inv", 0 0, L_0x1f5e5d0;  1 drivers
v0x1e5aa10_0 .net "s2", 0 0, L_0x1f5d550;  1 drivers
v0x1e5aad0_0 .net "s2inv", 0 0, L_0x1f5e690;  1 drivers
v0x1e5ab90_0 .net "xorRes", 0 0, L_0x1f5da60;  1 drivers
S_0x1e58c50 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e58950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f5dbc0/d .functor XOR 1, L_0x1f5fc10, L_0x1f76020, C4<0>, C4<0>;
L_0x1f5dbc0 .delay 1 (40,40,40) L_0x1f5dbc0/d;
L_0x1f5dc30/d .functor XOR 1, L_0x1f5fab0, L_0x1f5dbc0, C4<0>, C4<0>;
L_0x1f5dc30 .delay 1 (40,40,40) L_0x1f5dc30/d;
L_0x1f5dd90/d .functor XOR 1, L_0x1f5dc30, L_0x1f5d8d0, C4<0>, C4<0>;
L_0x1f5dd90 .delay 1 (40,40,40) L_0x1f5dd90/d;
L_0x1f5df90/d .functor AND 1, L_0x1f5fab0, L_0x1f5dbc0, C4<1>, C4<1>;
L_0x1f5df90 .delay 1 (40,40,40) L_0x1f5df90/d;
L_0x1f5e200/d .functor AND 1, L_0x1f5dc30, L_0x1f5d8d0, C4<1>, C4<1>;
L_0x1f5e200 .delay 1 (40,40,40) L_0x1f5e200/d;
L_0x1f5e270/d .functor OR 1, L_0x1f5df90, L_0x1f5e200, C4<0>, C4<0>;
L_0x1f5e270 .delay 1 (40,40,40) L_0x1f5e270/d;
v0x1e58ee0_0 .net "AandB", 0 0, L_0x1f5df90;  1 drivers
v0x1e58fc0_0 .net "BxorSub", 0 0, L_0x1f5dbc0;  1 drivers
v0x1e59080_0 .net "a", 0 0, L_0x1f5fab0;  alias, 1 drivers
v0x1e59150_0 .net "b", 0 0, L_0x1f5fc10;  alias, 1 drivers
v0x1e59210_0 .net "carryin", 0 0, L_0x1f5d8d0;  alias, 1 drivers
v0x1e59320_0 .net "carryout", 0 0, L_0x1f5e270;  alias, 1 drivers
v0x1e593e0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e59480_0 .net "res", 0 0, L_0x1f5dd90;  alias, 1 drivers
v0x1e59540_0 .net "xAorB", 0 0, L_0x1f5dc30;  1 drivers
v0x1e59690_0 .net "xAorBandCin", 0 0, L_0x1f5e200;  1 drivers
S_0x1e5ad70 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e5af30 .param/l "i" 0 4 165, +C4<011001>;
S_0x1e5aff0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e5ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f5fb50/d .functor AND 1, L_0x1f62500, L_0x1f62660, C4<1>, C4<1>;
L_0x1f5fb50 .delay 1 (40,40,40) L_0x1f5fb50/d;
L_0x1f5f380/d .functor NAND 1, L_0x1f62500, L_0x1f62660, C4<1>, C4<1>;
L_0x1f5f380 .delay 1 (20,20,20) L_0x1f5f380/d;
L_0x1f5d730/d .functor OR 1, L_0x1f62500, L_0x1f62660, C4<0>, C4<0>;
L_0x1f5d730 .delay 1 (40,40,40) L_0x1f5d730/d;
L_0x1f603a0/d .functor NOR 1, L_0x1f62500, L_0x1f62660, C4<0>, C4<0>;
L_0x1f603a0 .delay 1 (20,20,20) L_0x1f603a0/d;
L_0x1f60460/d .functor XOR 1, L_0x1f62500, L_0x1f62660, C4<0>, C4<0>;
L_0x1f60460 .delay 1 (40,40,40) L_0x1f60460/d;
L_0x1f60ec0/d .functor NOT 1, L_0x1f5fe50, C4<0>, C4<0>, C4<0>;
L_0x1f60ec0 .delay 1 (10,10,10) L_0x1f60ec0/d;
L_0x1f61020/d .functor NOT 1, L_0x1f5fef0, C4<0>, C4<0>, C4<0>;
L_0x1f61020 .delay 1 (10,10,10) L_0x1f61020/d;
L_0x1f610e0/d .functor NOT 1, L_0x1f5ff90, C4<0>, C4<0>, C4<0>;
L_0x1f610e0 .delay 1 (10,10,10) L_0x1f610e0/d;
L_0x1f61290/d .functor AND 1, L_0x1f607e0, L_0x1f60ec0, L_0x1f61020, L_0x1f610e0;
L_0x1f61290 .delay 1 (80,80,80) L_0x1f61290/d;
L_0x1f61440/d .functor AND 1, L_0x1f607e0, L_0x1f5fe50, L_0x1f61020, L_0x1f610e0;
L_0x1f61440 .delay 1 (80,80,80) L_0x1f61440/d;
L_0x1f61650/d .functor AND 1, L_0x1f60460, L_0x1f60ec0, L_0x1f5fef0, L_0x1f610e0;
L_0x1f61650 .delay 1 (80,80,80) L_0x1f61650/d;
L_0x1f61830/d .functor AND 1, L_0x1f607e0, L_0x1f5fe50, L_0x1f5fef0, L_0x1f610e0;
L_0x1f61830 .delay 1 (80,80,80) L_0x1f61830/d;
L_0x1f61a00/d .functor AND 1, L_0x1f5fb50, L_0x1f60ec0, L_0x1f61020, L_0x1f5ff90;
L_0x1f61a00 .delay 1 (80,80,80) L_0x1f61a00/d;
L_0x1f61be0/d .functor AND 1, L_0x1f5f380, L_0x1f5fe50, L_0x1f61020, L_0x1f5ff90;
L_0x1f61be0 .delay 1 (80,80,80) L_0x1f61be0/d;
L_0x1f61990/d .functor AND 1, L_0x1f603a0, L_0x1f60ec0, L_0x1f5fef0, L_0x1f5ff90;
L_0x1f61990 .delay 1 (80,80,80) L_0x1f61990/d;
L_0x1f61f70/d .functor AND 1, L_0x1f5d730, L_0x1f5fe50, L_0x1f5fef0, L_0x1f5ff90;
L_0x1f61f70 .delay 1 (80,80,80) L_0x1f61f70/d;
L_0x1f62110/0/0 .functor OR 1, L_0x1f61290, L_0x1f61440, L_0x1f61650, L_0x1f61a00;
L_0x1f62110/0/4 .functor OR 1, L_0x1f61be0, L_0x1f61990, L_0x1f61f70, L_0x1f61830;
L_0x1f62110/d .functor OR 1, L_0x1f62110/0/0, L_0x1f62110/0/4, C4<0>, C4<0>;
L_0x1f62110 .delay 1 (160,160,160) L_0x1f62110/d;
v0x1e5bef0_0 .net "a", 0 0, L_0x1f62500;  1 drivers
v0x1e5bfb0_0 .net "addSub", 0 0, L_0x1f607e0;  1 drivers
v0x1e5c080_0 .net "andRes", 0 0, L_0x1f5fb50;  1 drivers
v0x1e5c150_0 .net "b", 0 0, L_0x1f62660;  1 drivers
v0x1e5c220_0 .net "carryIn", 0 0, L_0x1f602d0;  1 drivers
v0x1e5c2c0_0 .net "carryOut", 0 0, L_0x1f60cc0;  1 drivers
v0x1e5c390_0 .net "initialResult", 0 0, L_0x1f62110;  1 drivers
v0x1e5c430_0 .net "isAdd", 0 0, L_0x1f61290;  1 drivers
v0x1e5c4d0_0 .net "isAnd", 0 0, L_0x1f61a00;  1 drivers
v0x1e5c600_0 .net "isNand", 0 0, L_0x1f61be0;  1 drivers
v0x1e5c6a0_0 .net "isNor", 0 0, L_0x1f61990;  1 drivers
v0x1e5c740_0 .net "isOr", 0 0, L_0x1f61f70;  1 drivers
v0x1e5c800_0 .net "isSLT", 0 0, L_0x1f61830;  1 drivers
v0x1e5c8c0_0 .net "isSub", 0 0, L_0x1f61440;  1 drivers
v0x1e5c980_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e5ca20_0 .net "isXor", 0 0, L_0x1f61650;  1 drivers
v0x1e5cae0_0 .net "nandRes", 0 0, L_0x1f5f380;  1 drivers
v0x1e5cc90_0 .net "norRes", 0 0, L_0x1f603a0;  1 drivers
v0x1e5cd30_0 .net "orRes", 0 0, L_0x1f5d730;  1 drivers
v0x1e5cdd0_0 .net "s0", 0 0, L_0x1f5fe50;  1 drivers
v0x1e5ce70_0 .net "s0inv", 0 0, L_0x1f60ec0;  1 drivers
v0x1e5cf30_0 .net "s1", 0 0, L_0x1f5fef0;  1 drivers
v0x1e5cff0_0 .net "s1inv", 0 0, L_0x1f61020;  1 drivers
v0x1e5d0b0_0 .net "s2", 0 0, L_0x1f5ff90;  1 drivers
v0x1e5d170_0 .net "s2inv", 0 0, L_0x1f610e0;  1 drivers
v0x1e5d230_0 .net "xorRes", 0 0, L_0x1f60460;  1 drivers
S_0x1e5b2f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e5aff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f605c0/d .functor XOR 1, L_0x1f62660, L_0x1f76020, C4<0>, C4<0>;
L_0x1f605c0 .delay 1 (40,40,40) L_0x1f605c0/d;
L_0x1f60630/d .functor XOR 1, L_0x1f62500, L_0x1f605c0, C4<0>, C4<0>;
L_0x1f60630 .delay 1 (40,40,40) L_0x1f60630/d;
L_0x1f607e0/d .functor XOR 1, L_0x1f60630, L_0x1f602d0, C4<0>, C4<0>;
L_0x1f607e0 .delay 1 (40,40,40) L_0x1f607e0/d;
L_0x1f609e0/d .functor AND 1, L_0x1f62500, L_0x1f605c0, C4<1>, C4<1>;
L_0x1f609e0 .delay 1 (40,40,40) L_0x1f609e0/d;
L_0x1f60c50/d .functor AND 1, L_0x1f60630, L_0x1f602d0, C4<1>, C4<1>;
L_0x1f60c50 .delay 1 (40,40,40) L_0x1f60c50/d;
L_0x1f60cc0/d .functor OR 1, L_0x1f609e0, L_0x1f60c50, C4<0>, C4<0>;
L_0x1f60cc0 .delay 1 (40,40,40) L_0x1f60cc0/d;
v0x1e5b580_0 .net "AandB", 0 0, L_0x1f609e0;  1 drivers
v0x1e5b660_0 .net "BxorSub", 0 0, L_0x1f605c0;  1 drivers
v0x1e5b720_0 .net "a", 0 0, L_0x1f62500;  alias, 1 drivers
v0x1e5b7f0_0 .net "b", 0 0, L_0x1f62660;  alias, 1 drivers
v0x1e5b8b0_0 .net "carryin", 0 0, L_0x1f602d0;  alias, 1 drivers
v0x1e5b9c0_0 .net "carryout", 0 0, L_0x1f60cc0;  alias, 1 drivers
v0x1e5ba80_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e5bb20_0 .net "res", 0 0, L_0x1f607e0;  alias, 1 drivers
v0x1e5bbe0_0 .net "xAorB", 0 0, L_0x1f60630;  1 drivers
v0x1e5bd30_0 .net "xAorBandCin", 0 0, L_0x1f60c50;  1 drivers
S_0x1e5d410 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e5d5d0 .param/l "i" 0 4 165, +C4<011010>;
S_0x1e5d690 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e5d410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f625a0/d .functor AND 1, L_0x1f64f00, L_0x1f3a290, C4<1>, C4<1>;
L_0x1f625a0 .delay 1 (40,40,40) L_0x1f625a0/d;
L_0x1f61dd0/d .functor NAND 1, L_0x1f64f00, L_0x1f3a290, C4<1>, C4<1>;
L_0x1f61dd0 .delay 1 (20,20,20) L_0x1f61dd0/d;
L_0x1f600d0/d .functor OR 1, L_0x1f64f00, L_0x1f3a290, C4<0>, C4<0>;
L_0x1f600d0 .delay 1 (40,40,40) L_0x1f600d0/d;
L_0x1f62de0/d .functor NOR 1, L_0x1f64f00, L_0x1f3a290, C4<0>, C4<0>;
L_0x1f62de0 .delay 1 (20,20,20) L_0x1f62de0/d;
L_0x1f62ea0/d .functor XOR 1, L_0x1f64f00, L_0x1f3a290, C4<0>, C4<0>;
L_0x1f62ea0 .delay 1 (40,40,40) L_0x1f62ea0/d;
L_0x1f63930/d .functor NOT 1, L_0x1f628b0, C4<0>, C4<0>, C4<0>;
L_0x1f63930 .delay 1 (10,10,10) L_0x1f63930/d;
L_0x1e5ec30/d .functor NOT 1, L_0x1f62950, C4<0>, C4<0>, C4<0>;
L_0x1e5ec30 .delay 1 (10,10,10) L_0x1e5ec30/d;
L_0x1f63ae0/d .functor NOT 1, L_0x1f629f0, C4<0>, C4<0>, C4<0>;
L_0x1f63ae0 .delay 1 (10,10,10) L_0x1f63ae0/d;
L_0x1f63c90/d .functor AND 1, L_0x1f63270, L_0x1f63930, L_0x1e5ec30, L_0x1f63ae0;
L_0x1f63c90 .delay 1 (80,80,80) L_0x1f63c90/d;
L_0x1f63e40/d .functor AND 1, L_0x1f63270, L_0x1f628b0, L_0x1e5ec30, L_0x1f63ae0;
L_0x1f63e40 .delay 1 (80,80,80) L_0x1f63e40/d;
L_0x1f64050/d .functor AND 1, L_0x1f62ea0, L_0x1f63930, L_0x1f62950, L_0x1f63ae0;
L_0x1f64050 .delay 1 (80,80,80) L_0x1f64050/d;
L_0x1f64230/d .functor AND 1, L_0x1f63270, L_0x1f628b0, L_0x1f62950, L_0x1f63ae0;
L_0x1f64230 .delay 1 (80,80,80) L_0x1f64230/d;
L_0x1f64400/d .functor AND 1, L_0x1f625a0, L_0x1f63930, L_0x1e5ec30, L_0x1f629f0;
L_0x1f64400 .delay 1 (80,80,80) L_0x1f64400/d;
L_0x1f645e0/d .functor AND 1, L_0x1f61dd0, L_0x1f628b0, L_0x1e5ec30, L_0x1f629f0;
L_0x1f645e0 .delay 1 (80,80,80) L_0x1f645e0/d;
L_0x1f64390/d .functor AND 1, L_0x1f62de0, L_0x1f63930, L_0x1f62950, L_0x1f629f0;
L_0x1f64390 .delay 1 (80,80,80) L_0x1f64390/d;
L_0x1f64970/d .functor AND 1, L_0x1f600d0, L_0x1f628b0, L_0x1f62950, L_0x1f629f0;
L_0x1f64970 .delay 1 (80,80,80) L_0x1f64970/d;
L_0x1f64b10/0/0 .functor OR 1, L_0x1f63c90, L_0x1f63e40, L_0x1f64050, L_0x1f64400;
L_0x1f64b10/0/4 .functor OR 1, L_0x1f645e0, L_0x1f64390, L_0x1f64970, L_0x1f64230;
L_0x1f64b10/d .functor OR 1, L_0x1f64b10/0/0, L_0x1f64b10/0/4, C4<0>, C4<0>;
L_0x1f64b10 .delay 1 (160,160,160) L_0x1f64b10/d;
v0x1e5e590_0 .net "a", 0 0, L_0x1f64f00;  1 drivers
v0x1e5e650_0 .net "addSub", 0 0, L_0x1f63270;  1 drivers
v0x1e5e720_0 .net "andRes", 0 0, L_0x1f625a0;  1 drivers
v0x1e5e7f0_0 .net "b", 0 0, L_0x1f3a290;  1 drivers
v0x1e5e8c0_0 .net "carryIn", 0 0, L_0x1f62810;  1 drivers
v0x1e5e960_0 .net "carryOut", 0 0, L_0x1f63730;  1 drivers
v0x1e5ea30_0 .net "initialResult", 0 0, L_0x1f64b10;  1 drivers
v0x1e5ead0_0 .net "isAdd", 0 0, L_0x1f63c90;  1 drivers
v0x1e5eb70_0 .net "isAnd", 0 0, L_0x1f64400;  1 drivers
v0x1e5eca0_0 .net "isNand", 0 0, L_0x1f645e0;  1 drivers
v0x1e5ed40_0 .net "isNor", 0 0, L_0x1f64390;  1 drivers
v0x1e5ede0_0 .net "isOr", 0 0, L_0x1f64970;  1 drivers
v0x1e5eea0_0 .net "isSLT", 0 0, L_0x1f64230;  1 drivers
v0x1e5ef60_0 .net "isSub", 0 0, L_0x1f63e40;  1 drivers
v0x1e5f020_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e5f0c0_0 .net "isXor", 0 0, L_0x1f64050;  1 drivers
v0x1e5f180_0 .net "nandRes", 0 0, L_0x1f61dd0;  1 drivers
v0x1e5f330_0 .net "norRes", 0 0, L_0x1f62de0;  1 drivers
v0x1e5f3d0_0 .net "orRes", 0 0, L_0x1f600d0;  1 drivers
v0x1e5f470_0 .net "s0", 0 0, L_0x1f628b0;  1 drivers
v0x1e5f510_0 .net "s0inv", 0 0, L_0x1f63930;  1 drivers
v0x1e5f5d0_0 .net "s1", 0 0, L_0x1f62950;  1 drivers
v0x1e5f690_0 .net "s1inv", 0 0, L_0x1e5ec30;  1 drivers
v0x1e5f750_0 .net "s2", 0 0, L_0x1f629f0;  1 drivers
v0x1e5f810_0 .net "s2inv", 0 0, L_0x1f63ae0;  1 drivers
v0x1e5f8d0_0 .net "xorRes", 0 0, L_0x1f62ea0;  1 drivers
S_0x1e5d990 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e5d690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f63000/d .functor XOR 1, L_0x1f3a290, L_0x1f76020, C4<0>, C4<0>;
L_0x1f63000 .delay 1 (40,40,40) L_0x1f63000/d;
L_0x1f630c0/d .functor XOR 1, L_0x1f64f00, L_0x1f63000, C4<0>, C4<0>;
L_0x1f630c0 .delay 1 (40,40,40) L_0x1f630c0/d;
L_0x1f63270/d .functor XOR 1, L_0x1f630c0, L_0x1f62810, C4<0>, C4<0>;
L_0x1f63270 .delay 1 (40,40,40) L_0x1f63270/d;
L_0x1f63470/d .functor AND 1, L_0x1f64f00, L_0x1f63000, C4<1>, C4<1>;
L_0x1f63470 .delay 1 (40,40,40) L_0x1f63470/d;
L_0x1f60140/d .functor AND 1, L_0x1f630c0, L_0x1f62810, C4<1>, C4<1>;
L_0x1f60140 .delay 1 (40,40,40) L_0x1f60140/d;
L_0x1f63730/d .functor OR 1, L_0x1f63470, L_0x1f60140, C4<0>, C4<0>;
L_0x1f63730 .delay 1 (40,40,40) L_0x1f63730/d;
v0x1e5dc20_0 .net "AandB", 0 0, L_0x1f63470;  1 drivers
v0x1e5dd00_0 .net "BxorSub", 0 0, L_0x1f63000;  1 drivers
v0x1e5ddc0_0 .net "a", 0 0, L_0x1f64f00;  alias, 1 drivers
v0x1e5de90_0 .net "b", 0 0, L_0x1f3a290;  alias, 1 drivers
v0x1e5df50_0 .net "carryin", 0 0, L_0x1f62810;  alias, 1 drivers
v0x1e5e060_0 .net "carryout", 0 0, L_0x1f63730;  alias, 1 drivers
v0x1e5e120_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e5e1c0_0 .net "res", 0 0, L_0x1f63270;  alias, 1 drivers
v0x1e5e280_0 .net "xAorB", 0 0, L_0x1f630c0;  1 drivers
v0x1e5e3d0_0 .net "xAorBandCin", 0 0, L_0x1f60140;  1 drivers
S_0x1e5fab0 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e5fc70 .param/l "i" 0 4 165, +C4<011011>;
S_0x1e5fd30 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e5fab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f64fa0/d .functor AND 1, L_0x1f67b40, L_0x1f67ca0, C4<1>, C4<1>;
L_0x1f64fa0 .delay 1 (40,40,40) L_0x1f64fa0/d;
L_0x1f62c90/d .functor NAND 1, L_0x1f67b40, L_0x1f67ca0, C4<1>, C4<1>;
L_0x1f62c90 .delay 1 (20,20,20) L_0x1f62c90/d;
L_0x1f62b30/d .functor OR 1, L_0x1f67b40, L_0x1f67ca0, C4<0>, C4<0>;
L_0x1f62b30 .delay 1 (40,40,40) L_0x1f62b30/d;
L_0x1f65a20/d .functor NOR 1, L_0x1f67b40, L_0x1f67ca0, C4<0>, C4<0>;
L_0x1f65a20 .delay 1 (20,20,20) L_0x1f65a20/d;
L_0x1f65ae0/d .functor XOR 1, L_0x1f67b40, L_0x1f67ca0, C4<0>, C4<0>;
L_0x1f65ae0 .delay 1 (40,40,40) L_0x1f65ae0/d;
L_0x1f66570/d .functor NOT 1, L_0x1f67f80, C4<0>, C4<0>, C4<0>;
L_0x1f66570 .delay 1 (10,10,10) L_0x1f66570/d;
L_0x1e612d0/d .functor NOT 1, L_0x1f65470, C4<0>, C4<0>, C4<0>;
L_0x1e612d0 .delay 1 (10,10,10) L_0x1e612d0/d;
L_0x1f66720/d .functor NOT 1, L_0x1f65510, C4<0>, C4<0>, C4<0>;
L_0x1f66720 .delay 1 (10,10,10) L_0x1f66720/d;
L_0x1f668d0/d .functor AND 1, L_0x1f65eb0, L_0x1f66570, L_0x1e612d0, L_0x1f66720;
L_0x1f668d0 .delay 1 (80,80,80) L_0x1f668d0/d;
L_0x1f66a80/d .functor AND 1, L_0x1f65eb0, L_0x1f67f80, L_0x1e612d0, L_0x1f66720;
L_0x1f66a80 .delay 1 (80,80,80) L_0x1f66a80/d;
L_0x1f66c90/d .functor AND 1, L_0x1f65ae0, L_0x1f66570, L_0x1f65470, L_0x1f66720;
L_0x1f66c90 .delay 1 (80,80,80) L_0x1f66c90/d;
L_0x1f66e70/d .functor AND 1, L_0x1f65eb0, L_0x1f67f80, L_0x1f65470, L_0x1f66720;
L_0x1f66e70 .delay 1 (80,80,80) L_0x1f66e70/d;
L_0x1f67040/d .functor AND 1, L_0x1f64fa0, L_0x1f66570, L_0x1e612d0, L_0x1f65510;
L_0x1f67040 .delay 1 (80,80,80) L_0x1f67040/d;
L_0x1f67220/d .functor AND 1, L_0x1f62c90, L_0x1f67f80, L_0x1e612d0, L_0x1f65510;
L_0x1f67220 .delay 1 (80,80,80) L_0x1f67220/d;
L_0x1f66fd0/d .functor AND 1, L_0x1f65a20, L_0x1f66570, L_0x1f65470, L_0x1f65510;
L_0x1f66fd0 .delay 1 (80,80,80) L_0x1f66fd0/d;
L_0x1f675b0/d .functor AND 1, L_0x1f62b30, L_0x1f67f80, L_0x1f65470, L_0x1f65510;
L_0x1f675b0 .delay 1 (80,80,80) L_0x1f675b0/d;
L_0x1f67750/0/0 .functor OR 1, L_0x1f668d0, L_0x1f66a80, L_0x1f66c90, L_0x1f67040;
L_0x1f67750/0/4 .functor OR 1, L_0x1f67220, L_0x1f66fd0, L_0x1f675b0, L_0x1f66e70;
L_0x1f67750/d .functor OR 1, L_0x1f67750/0/0, L_0x1f67750/0/4, C4<0>, C4<0>;
L_0x1f67750 .delay 1 (160,160,160) L_0x1f67750/d;
v0x1e60c30_0 .net "a", 0 0, L_0x1f67b40;  1 drivers
v0x1e60cf0_0 .net "addSub", 0 0, L_0x1f65eb0;  1 drivers
v0x1e60dc0_0 .net "andRes", 0 0, L_0x1f64fa0;  1 drivers
v0x1e60e90_0 .net "b", 0 0, L_0x1f67ca0;  1 drivers
v0x1e60f60_0 .net "carryIn", 0 0, L_0x1f67e50;  1 drivers
v0x1e61000_0 .net "carryOut", 0 0, L_0x1f66370;  1 drivers
v0x1e610d0_0 .net "initialResult", 0 0, L_0x1f67750;  1 drivers
v0x1e61170_0 .net "isAdd", 0 0, L_0x1f668d0;  1 drivers
v0x1e61210_0 .net "isAnd", 0 0, L_0x1f67040;  1 drivers
v0x1e61340_0 .net "isNand", 0 0, L_0x1f67220;  1 drivers
v0x1e613e0_0 .net "isNor", 0 0, L_0x1f66fd0;  1 drivers
v0x1e61480_0 .net "isOr", 0 0, L_0x1f675b0;  1 drivers
v0x1e61540_0 .net "isSLT", 0 0, L_0x1f66e70;  1 drivers
v0x1e61600_0 .net "isSub", 0 0, L_0x1f66a80;  1 drivers
v0x1e616c0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e61760_0 .net "isXor", 0 0, L_0x1f66c90;  1 drivers
v0x1e61820_0 .net "nandRes", 0 0, L_0x1f62c90;  1 drivers
v0x1e619d0_0 .net "norRes", 0 0, L_0x1f65a20;  1 drivers
v0x1e61a70_0 .net "orRes", 0 0, L_0x1f62b30;  1 drivers
v0x1e61b10_0 .net "s0", 0 0, L_0x1f67f80;  1 drivers
v0x1e61bb0_0 .net "s0inv", 0 0, L_0x1f66570;  1 drivers
v0x1e61c70_0 .net "s1", 0 0, L_0x1f65470;  1 drivers
v0x1e61d30_0 .net "s1inv", 0 0, L_0x1e612d0;  1 drivers
v0x1e61df0_0 .net "s2", 0 0, L_0x1f65510;  1 drivers
v0x1e61eb0_0 .net "s2inv", 0 0, L_0x1f66720;  1 drivers
v0x1e61f70_0 .net "xorRes", 0 0, L_0x1f65ae0;  1 drivers
S_0x1e60030 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e5fd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f65c40/d .functor XOR 1, L_0x1f67ca0, L_0x1f76020, C4<0>, C4<0>;
L_0x1f65c40 .delay 1 (40,40,40) L_0x1f65c40/d;
L_0x1f65d00/d .functor XOR 1, L_0x1f67b40, L_0x1f65c40, C4<0>, C4<0>;
L_0x1f65d00 .delay 1 (40,40,40) L_0x1f65d00/d;
L_0x1f65eb0/d .functor XOR 1, L_0x1f65d00, L_0x1f67e50, C4<0>, C4<0>;
L_0x1f65eb0 .delay 1 (40,40,40) L_0x1f65eb0/d;
L_0x1f660b0/d .functor AND 1, L_0x1f67b40, L_0x1f65c40, C4<1>, C4<1>;
L_0x1f660b0 .delay 1 (40,40,40) L_0x1f660b0/d;
L_0x1f62ba0/d .functor AND 1, L_0x1f65d00, L_0x1f67e50, C4<1>, C4<1>;
L_0x1f62ba0 .delay 1 (40,40,40) L_0x1f62ba0/d;
L_0x1f66370/d .functor OR 1, L_0x1f660b0, L_0x1f62ba0, C4<0>, C4<0>;
L_0x1f66370 .delay 1 (40,40,40) L_0x1f66370/d;
v0x1e602c0_0 .net "AandB", 0 0, L_0x1f660b0;  1 drivers
v0x1e603a0_0 .net "BxorSub", 0 0, L_0x1f65c40;  1 drivers
v0x1e60460_0 .net "a", 0 0, L_0x1f67b40;  alias, 1 drivers
v0x1e60530_0 .net "b", 0 0, L_0x1f67ca0;  alias, 1 drivers
v0x1e605f0_0 .net "carryin", 0 0, L_0x1f67e50;  alias, 1 drivers
v0x1e60700_0 .net "carryout", 0 0, L_0x1f66370;  alias, 1 drivers
v0x1e607c0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e60860_0 .net "res", 0 0, L_0x1f65eb0;  alias, 1 drivers
v0x1e60920_0 .net "xAorB", 0 0, L_0x1f65d00;  1 drivers
v0x1e60a70_0 .net "xAorBandCin", 0 0, L_0x1f62ba0;  1 drivers
S_0x1e62150 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e62310 .param/l "i" 0 4 165, +C4<011100>;
S_0x1e623d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e62150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f67be0/d .functor AND 1, L_0x1f6a5a0, L_0x1f6a700, C4<1>, C4<1>;
L_0x1f67be0 .delay 1 (40,40,40) L_0x1f67be0/d;
L_0x1f67410/d .functor NAND 1, L_0x1f6a5a0, L_0x1f6a700, C4<1>, C4<1>;
L_0x1f67410 .delay 1 (20,20,20) L_0x1f67410/d;
L_0x1f656a0/d .functor OR 1, L_0x1f6a5a0, L_0x1f6a700, C4<0>, C4<0>;
L_0x1f656a0 .delay 1 (40,40,40) L_0x1f656a0/d;
L_0x1f659a0/d .functor NOR 1, L_0x1f6a5a0, L_0x1f6a700, C4<0>, C4<0>;
L_0x1f659a0 .delay 1 (20,20,20) L_0x1f659a0/d;
L_0x1f68570/d .functor XOR 1, L_0x1f6a5a0, L_0x1f6a700, C4<0>, C4<0>;
L_0x1f68570 .delay 1 (40,40,40) L_0x1f68570/d;
L_0x1f68f80/d .functor NOT 1, L_0x1f680c0, C4<0>, C4<0>, C4<0>;
L_0x1f68f80 .delay 1 (10,10,10) L_0x1f68f80/d;
L_0x1e63970/d .functor NOT 1, L_0x1f68160, C4<0>, C4<0>, C4<0>;
L_0x1e63970 .delay 1 (10,10,10) L_0x1e63970/d;
L_0x1f69130/d .functor NOT 1, L_0x1f68200, C4<0>, C4<0>, C4<0>;
L_0x1f69130 .delay 1 (10,10,10) L_0x1f69130/d;
L_0x1f692e0/d .functor AND 1, L_0x1f688a0, L_0x1f68f80, L_0x1e63970, L_0x1f69130;
L_0x1f692e0 .delay 1 (80,80,80) L_0x1f692e0/d;
L_0x1f694e0/d .functor AND 1, L_0x1f688a0, L_0x1f680c0, L_0x1e63970, L_0x1f69130;
L_0x1f694e0 .delay 1 (80,80,80) L_0x1f694e0/d;
L_0x1f696f0/d .functor AND 1, L_0x1f68570, L_0x1f68f80, L_0x1f68160, L_0x1f69130;
L_0x1f696f0 .delay 1 (80,80,80) L_0x1f696f0/d;
L_0x1f698d0/d .functor AND 1, L_0x1f688a0, L_0x1f680c0, L_0x1f68160, L_0x1f69130;
L_0x1f698d0 .delay 1 (80,80,80) L_0x1f698d0/d;
L_0x1f69aa0/d .functor AND 1, L_0x1f67be0, L_0x1f68f80, L_0x1e63970, L_0x1f68200;
L_0x1f69aa0 .delay 1 (80,80,80) L_0x1f69aa0/d;
L_0x1f69c80/d .functor AND 1, L_0x1f67410, L_0x1f680c0, L_0x1e63970, L_0x1f68200;
L_0x1f69c80 .delay 1 (80,80,80) L_0x1f69c80/d;
L_0x1f69a30/d .functor AND 1, L_0x1f659a0, L_0x1f68f80, L_0x1f68160, L_0x1f68200;
L_0x1f69a30 .delay 1 (80,80,80) L_0x1f69a30/d;
L_0x1f6a010/d .functor AND 1, L_0x1f656a0, L_0x1f680c0, L_0x1f68160, L_0x1f68200;
L_0x1f6a010 .delay 1 (80,80,80) L_0x1f6a010/d;
L_0x1f6a1b0/0/0 .functor OR 1, L_0x1f692e0, L_0x1f694e0, L_0x1f696f0, L_0x1f69aa0;
L_0x1f6a1b0/0/4 .functor OR 1, L_0x1f69c80, L_0x1f69a30, L_0x1f6a010, L_0x1f698d0;
L_0x1f6a1b0/d .functor OR 1, L_0x1f6a1b0/0/0, L_0x1f6a1b0/0/4, C4<0>, C4<0>;
L_0x1f6a1b0 .delay 1 (160,160,160) L_0x1f6a1b0/d;
v0x1e632d0_0 .net "a", 0 0, L_0x1f6a5a0;  1 drivers
v0x1e63390_0 .net "addSub", 0 0, L_0x1f688a0;  1 drivers
v0x1e63460_0 .net "andRes", 0 0, L_0x1f67be0;  1 drivers
v0x1e63530_0 .net "b", 0 0, L_0x1f6a700;  1 drivers
v0x1e63600_0 .net "carryIn", 0 0, L_0x1f68020;  1 drivers
v0x1e636a0_0 .net "carryOut", 0 0, L_0x1f68d80;  1 drivers
v0x1e63770_0 .net "initialResult", 0 0, L_0x1f6a1b0;  1 drivers
v0x1e63810_0 .net "isAdd", 0 0, L_0x1f692e0;  1 drivers
v0x1e638b0_0 .net "isAnd", 0 0, L_0x1f69aa0;  1 drivers
v0x1e639e0_0 .net "isNand", 0 0, L_0x1f69c80;  1 drivers
v0x1e63a80_0 .net "isNor", 0 0, L_0x1f69a30;  1 drivers
v0x1e63b20_0 .net "isOr", 0 0, L_0x1f6a010;  1 drivers
v0x1e63be0_0 .net "isSLT", 0 0, L_0x1f698d0;  1 drivers
v0x1e63ca0_0 .net "isSub", 0 0, L_0x1f694e0;  1 drivers
v0x1e63d60_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e63e00_0 .net "isXor", 0 0, L_0x1f696f0;  1 drivers
v0x1e63ec0_0 .net "nandRes", 0 0, L_0x1f67410;  1 drivers
v0x1e64070_0 .net "norRes", 0 0, L_0x1f659a0;  1 drivers
v0x1e64110_0 .net "orRes", 0 0, L_0x1f656a0;  1 drivers
v0x1e641b0_0 .net "s0", 0 0, L_0x1f680c0;  1 drivers
v0x1e64250_0 .net "s0inv", 0 0, L_0x1f68f80;  1 drivers
v0x1e64310_0 .net "s1", 0 0, L_0x1f68160;  1 drivers
v0x1e643d0_0 .net "s1inv", 0 0, L_0x1e63970;  1 drivers
v0x1e64490_0 .net "s2", 0 0, L_0x1f68200;  1 drivers
v0x1e64550_0 .net "s2inv", 0 0, L_0x1f69130;  1 drivers
v0x1e64610_0 .net "xorRes", 0 0, L_0x1f68570;  1 drivers
S_0x1e626d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e623d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f68630/d .functor XOR 1, L_0x1f6a700, L_0x1f76020, C4<0>, C4<0>;
L_0x1f68630 .delay 1 (40,40,40) L_0x1f68630/d;
L_0x1f68790/d .functor XOR 1, L_0x1f6a5a0, L_0x1f68630, C4<0>, C4<0>;
L_0x1f68790 .delay 1 (40,40,40) L_0x1f68790/d;
L_0x1f688a0/d .functor XOR 1, L_0x1f68790, L_0x1f68020, C4<0>, C4<0>;
L_0x1f688a0 .delay 1 (40,40,40) L_0x1f688a0/d;
L_0x1f68aa0/d .functor AND 1, L_0x1f6a5a0, L_0x1f68630, C4<1>, C4<1>;
L_0x1f68aa0 .delay 1 (40,40,40) L_0x1f68aa0/d;
L_0x1f68d10/d .functor AND 1, L_0x1f68790, L_0x1f68020, C4<1>, C4<1>;
L_0x1f68d10 .delay 1 (40,40,40) L_0x1f68d10/d;
L_0x1f68d80/d .functor OR 1, L_0x1f68aa0, L_0x1f68d10, C4<0>, C4<0>;
L_0x1f68d80 .delay 1 (40,40,40) L_0x1f68d80/d;
v0x1e62960_0 .net "AandB", 0 0, L_0x1f68aa0;  1 drivers
v0x1e62a40_0 .net "BxorSub", 0 0, L_0x1f68630;  1 drivers
v0x1e62b00_0 .net "a", 0 0, L_0x1f6a5a0;  alias, 1 drivers
v0x1e62bd0_0 .net "b", 0 0, L_0x1f6a700;  alias, 1 drivers
v0x1e62c90_0 .net "carryin", 0 0, L_0x1f68020;  alias, 1 drivers
v0x1e62da0_0 .net "carryout", 0 0, L_0x1f68d80;  alias, 1 drivers
v0x1e62e60_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e62f00_0 .net "res", 0 0, L_0x1f688a0;  alias, 1 drivers
v0x1e62fc0_0 .net "xAorB", 0 0, L_0x1f68790;  1 drivers
v0x1e63110_0 .net "xAorBandCin", 0 0, L_0x1f68d10;  1 drivers
S_0x1e647f0 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e649b0 .param/l "i" 0 4 165, +C4<011101>;
S_0x1e64a70 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e647f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f6a640/d .functor AND 1, L_0x1f6d0a0, L_0x1f6d200, C4<1>, C4<1>;
L_0x1f6a640 .delay 1 (40,40,40) L_0x1f6a640/d;
L_0x1f69e70/d .functor NAND 1, L_0x1f6d0a0, L_0x1f6d200, C4<1>, C4<1>;
L_0x1f69e70 .delay 1 (20,20,20) L_0x1f69e70/d;
L_0x1f68340/d .functor OR 1, L_0x1f6d0a0, L_0x1f6d200, C4<0>, C4<0>;
L_0x1f68340 .delay 1 (40,40,40) L_0x1f68340/d;
L_0x1f6aec0/d .functor NOR 1, L_0x1f6d0a0, L_0x1f6d200, C4<0>, C4<0>;
L_0x1f6aec0 .delay 1 (20,20,20) L_0x1f6aec0/d;
L_0x1f6af80/d .functor XOR 1, L_0x1f6d0a0, L_0x1f6d200, C4<0>, C4<0>;
L_0x1f6af80 .delay 1 (40,40,40) L_0x1f6af80/d;
L_0x1f6ba10/d .functor NOT 1, L_0x1f6d4e0, C4<0>, C4<0>, C4<0>;
L_0x1f6ba10 .delay 1 (10,10,10) L_0x1f6ba10/d;
L_0x1f6bb70/d .functor NOT 1, L_0x1f6a8b0, C4<0>, C4<0>, C4<0>;
L_0x1f6bb70 .delay 1 (10,10,10) L_0x1f6bb70/d;
L_0x1f6bc30/d .functor NOT 1, L_0x1f6a950, C4<0>, C4<0>, C4<0>;
L_0x1f6bc30 .delay 1 (10,10,10) L_0x1f6bc30/d;
L_0x1f6bde0/d .functor AND 1, L_0x1f6b350, L_0x1f6ba10, L_0x1f6bb70, L_0x1f6bc30;
L_0x1f6bde0 .delay 1 (80,80,80) L_0x1f6bde0/d;
L_0x1f6bf90/d .functor AND 1, L_0x1f6b350, L_0x1f6d4e0, L_0x1f6bb70, L_0x1f6bc30;
L_0x1f6bf90 .delay 1 (80,80,80) L_0x1f6bf90/d;
L_0x1f6c1a0/d .functor AND 1, L_0x1f6af80, L_0x1f6ba10, L_0x1f6a8b0, L_0x1f6bc30;
L_0x1f6c1a0 .delay 1 (80,80,80) L_0x1f6c1a0/d;
L_0x1f6c380/d .functor AND 1, L_0x1f6b350, L_0x1f6d4e0, L_0x1f6a8b0, L_0x1f6bc30;
L_0x1f6c380 .delay 1 (80,80,80) L_0x1f6c380/d;
L_0x1f6c550/d .functor AND 1, L_0x1f6a640, L_0x1f6ba10, L_0x1f6bb70, L_0x1f6a950;
L_0x1f6c550 .delay 1 (80,80,80) L_0x1f6c550/d;
L_0x1f6c730/d .functor AND 1, L_0x1f69e70, L_0x1f6d4e0, L_0x1f6bb70, L_0x1f6a950;
L_0x1f6c730 .delay 1 (80,80,80) L_0x1f6c730/d;
L_0x1f6c4e0/d .functor AND 1, L_0x1f6aec0, L_0x1f6ba10, L_0x1f6a8b0, L_0x1f6a950;
L_0x1f6c4e0 .delay 1 (80,80,80) L_0x1f6c4e0/d;
L_0x1f6cb10/d .functor AND 1, L_0x1f68340, L_0x1f6d4e0, L_0x1f6a8b0, L_0x1f6a950;
L_0x1f6cb10 .delay 1 (80,80,80) L_0x1f6cb10/d;
L_0x1f6ccb0/0/0 .functor OR 1, L_0x1f6bde0, L_0x1f6bf90, L_0x1f6c1a0, L_0x1f6c550;
L_0x1f6ccb0/0/4 .functor OR 1, L_0x1f6c730, L_0x1f6c4e0, L_0x1f6cb10, L_0x1f6c380;
L_0x1f6ccb0/d .functor OR 1, L_0x1f6ccb0/0/0, L_0x1f6ccb0/0/4, C4<0>, C4<0>;
L_0x1f6ccb0 .delay 1 (160,160,160) L_0x1f6ccb0/d;
v0x1e65970_0 .net "a", 0 0, L_0x1f6d0a0;  1 drivers
v0x1e65a30_0 .net "addSub", 0 0, L_0x1f6b350;  1 drivers
v0x1e65b00_0 .net "andRes", 0 0, L_0x1f6a640;  1 drivers
v0x1e65bd0_0 .net "b", 0 0, L_0x1f6d200;  1 drivers
v0x1e65ca0_0 .net "carryIn", 0 0, L_0x1f6d3b0;  1 drivers
v0x1e65d40_0 .net "carryOut", 0 0, L_0x1f6b810;  1 drivers
v0x1e65e10_0 .net "initialResult", 0 0, L_0x1f6ccb0;  1 drivers
v0x1e65eb0_0 .net "isAdd", 0 0, L_0x1f6bde0;  1 drivers
v0x1e65f50_0 .net "isAnd", 0 0, L_0x1f6c550;  1 drivers
v0x1e66080_0 .net "isNand", 0 0, L_0x1f6c730;  1 drivers
v0x1e66120_0 .net "isNor", 0 0, L_0x1f6c4e0;  1 drivers
v0x1e661c0_0 .net "isOr", 0 0, L_0x1f6cb10;  1 drivers
v0x1e66280_0 .net "isSLT", 0 0, L_0x1f6c380;  1 drivers
v0x1e66340_0 .net "isSub", 0 0, L_0x1f6bf90;  1 drivers
v0x1e66400_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e664a0_0 .net "isXor", 0 0, L_0x1f6c1a0;  1 drivers
v0x1e66560_0 .net "nandRes", 0 0, L_0x1f69e70;  1 drivers
v0x1e66710_0 .net "norRes", 0 0, L_0x1f6aec0;  1 drivers
v0x1e667b0_0 .net "orRes", 0 0, L_0x1f68340;  1 drivers
v0x1e66850_0 .net "s0", 0 0, L_0x1f6d4e0;  1 drivers
v0x1e668f0_0 .net "s0inv", 0 0, L_0x1f6ba10;  1 drivers
v0x1e669b0_0 .net "s1", 0 0, L_0x1f6a8b0;  1 drivers
v0x1e66a70_0 .net "s1inv", 0 0, L_0x1f6bb70;  1 drivers
v0x1e66b30_0 .net "s2", 0 0, L_0x1f6a950;  1 drivers
v0x1e66bf0_0 .net "s2inv", 0 0, L_0x1f6bc30;  1 drivers
v0x1e66cb0_0 .net "xorRes", 0 0, L_0x1f6af80;  1 drivers
S_0x1e64d70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e64a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f6b0e0/d .functor XOR 1, L_0x1f6d200, L_0x1f76020, C4<0>, C4<0>;
L_0x1f6b0e0 .delay 1 (40,40,40) L_0x1f6b0e0/d;
L_0x1f6b1a0/d .functor XOR 1, L_0x1f6d0a0, L_0x1f6b0e0, C4<0>, C4<0>;
L_0x1f6b1a0 .delay 1 (40,40,40) L_0x1f6b1a0/d;
L_0x1f6b350/d .functor XOR 1, L_0x1f6b1a0, L_0x1f6d3b0, C4<0>, C4<0>;
L_0x1f6b350 .delay 1 (40,40,40) L_0x1f6b350/d;
L_0x1f6b550/d .functor AND 1, L_0x1f6d0a0, L_0x1f6b0e0, C4<1>, C4<1>;
L_0x1f6b550 .delay 1 (40,40,40) L_0x1f6b550/d;
L_0x1f683b0/d .functor AND 1, L_0x1f6b1a0, L_0x1f6d3b0, C4<1>, C4<1>;
L_0x1f683b0 .delay 1 (40,40,40) L_0x1f683b0/d;
L_0x1f6b810/d .functor OR 1, L_0x1f6b550, L_0x1f683b0, C4<0>, C4<0>;
L_0x1f6b810 .delay 1 (40,40,40) L_0x1f6b810/d;
v0x1e65000_0 .net "AandB", 0 0, L_0x1f6b550;  1 drivers
v0x1e650e0_0 .net "BxorSub", 0 0, L_0x1f6b0e0;  1 drivers
v0x1e651a0_0 .net "a", 0 0, L_0x1f6d0a0;  alias, 1 drivers
v0x1e65270_0 .net "b", 0 0, L_0x1f6d200;  alias, 1 drivers
v0x1e65330_0 .net "carryin", 0 0, L_0x1f6d3b0;  alias, 1 drivers
v0x1e65440_0 .net "carryout", 0 0, L_0x1f6b810;  alias, 1 drivers
v0x1e65500_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e655a0_0 .net "res", 0 0, L_0x1f6b350;  alias, 1 drivers
v0x1e65660_0 .net "xAorB", 0 0, L_0x1f6b1a0;  1 drivers
v0x1e657b0_0 .net "xAorBandCin", 0 0, L_0x1f683b0;  1 drivers
S_0x1e66e90 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e67050 .param/l "i" 0 4 165, +C4<011110>;
S_0x1e67110 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e66e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f6d140/d .functor AND 1, L_0x1f6fb40, L_0x1f6fca0, C4<1>, C4<1>;
L_0x1f6d140 .delay 1 (40,40,40) L_0x1f6d140/d;
L_0x1f6c920/d .functor NAND 1, L_0x1f6fb40, L_0x1f6fca0, C4<1>, C4<1>;
L_0x1f6c920 .delay 1 (20,20,20) L_0x1f6c920/d;
L_0x1f6aa90/d .functor OR 1, L_0x1f6fb40, L_0x1f6fca0, C4<0>, C4<0>;
L_0x1f6aa90 .delay 1 (40,40,40) L_0x1f6aa90/d;
L_0x1f6acd0/d .functor NOR 1, L_0x1f6fb40, L_0x1f6fca0, C4<0>, C4<0>;
L_0x1f6acd0 .delay 1 (20,20,20) L_0x1f6acd0/d;
L_0x1f6ad90/d .functor XOR 1, L_0x1f6fb40, L_0x1f6fca0, C4<0>, C4<0>;
L_0x1f6ad90 .delay 1 (40,40,40) L_0x1f6ad90/d;
L_0x1f6e4b0/d .functor NOT 1, L_0x1f6d620, C4<0>, C4<0>, C4<0>;
L_0x1f6e4b0 .delay 1 (10,10,10) L_0x1f6e4b0/d;
L_0x1f6e610/d .functor NOT 1, L_0x1f6d6c0, C4<0>, C4<0>, C4<0>;
L_0x1f6e610 .delay 1 (10,10,10) L_0x1f6e610/d;
L_0x1f6e6d0/d .functor NOT 1, L_0x1f6d760, C4<0>, C4<0>, C4<0>;
L_0x1f6e6d0 .delay 1 (10,10,10) L_0x1f6e6d0/d;
L_0x1f6e880/d .functor AND 1, L_0x1f6ddf0, L_0x1f6e4b0, L_0x1f6e610, L_0x1f6e6d0;
L_0x1f6e880 .delay 1 (80,80,80) L_0x1f6e880/d;
L_0x1f6ea30/d .functor AND 1, L_0x1f6ddf0, L_0x1f6d620, L_0x1f6e610, L_0x1f6e6d0;
L_0x1f6ea30 .delay 1 (80,80,80) L_0x1f6ea30/d;
L_0x1f6ec40/d .functor AND 1, L_0x1f6ad90, L_0x1f6e4b0, L_0x1f6d6c0, L_0x1f6e6d0;
L_0x1f6ec40 .delay 1 (80,80,80) L_0x1f6ec40/d;
L_0x1f6ee20/d .functor AND 1, L_0x1f6ddf0, L_0x1f6d620, L_0x1f6d6c0, L_0x1f6e6d0;
L_0x1f6ee20 .delay 1 (80,80,80) L_0x1f6ee20/d;
L_0x1f6eff0/d .functor AND 1, L_0x1f6d140, L_0x1f6e4b0, L_0x1f6e610, L_0x1f6d760;
L_0x1f6eff0 .delay 1 (80,80,80) L_0x1f6eff0/d;
L_0x1f6f1d0/d .functor AND 1, L_0x1f6c920, L_0x1f6d620, L_0x1f6e610, L_0x1f6d760;
L_0x1f6f1d0 .delay 1 (80,80,80) L_0x1f6f1d0/d;
L_0x1f6ef80/d .functor AND 1, L_0x1f6acd0, L_0x1f6e4b0, L_0x1f6d6c0, L_0x1f6d760;
L_0x1f6ef80 .delay 1 (80,80,80) L_0x1f6ef80/d;
L_0x1f6f5b0/d .functor AND 1, L_0x1f6aa90, L_0x1f6d620, L_0x1f6d6c0, L_0x1f6d760;
L_0x1f6f5b0 .delay 1 (80,80,80) L_0x1f6f5b0/d;
L_0x1f6f750/0/0 .functor OR 1, L_0x1f6e880, L_0x1f6ea30, L_0x1f6ec40, L_0x1f6eff0;
L_0x1f6f750/0/4 .functor OR 1, L_0x1f6f1d0, L_0x1f6ef80, L_0x1f6f5b0, L_0x1f6ee20;
L_0x1f6f750/d .functor OR 1, L_0x1f6f750/0/0, L_0x1f6f750/0/4, C4<0>, C4<0>;
L_0x1f6f750 .delay 1 (160,160,160) L_0x1f6f750/d;
v0x1e68010_0 .net "a", 0 0, L_0x1f6fb40;  1 drivers
v0x1e680d0_0 .net "addSub", 0 0, L_0x1f6ddf0;  1 drivers
v0x1e681a0_0 .net "andRes", 0 0, L_0x1f6d140;  1 drivers
v0x1e68270_0 .net "b", 0 0, L_0x1f6fca0;  1 drivers
v0x1e68340_0 .net "carryIn", 0 0, L_0x1f6d580;  1 drivers
v0x1e683e0_0 .net "carryOut", 0 0, L_0x1f6e2b0;  1 drivers
v0x1e684b0_0 .net "initialResult", 0 0, L_0x1f6f750;  1 drivers
v0x1e68550_0 .net "isAdd", 0 0, L_0x1f6e880;  1 drivers
v0x1e685f0_0 .net "isAnd", 0 0, L_0x1f6eff0;  1 drivers
v0x1e68720_0 .net "isNand", 0 0, L_0x1f6f1d0;  1 drivers
v0x1e687c0_0 .net "isNor", 0 0, L_0x1f6ef80;  1 drivers
v0x1e68860_0 .net "isOr", 0 0, L_0x1f6f5b0;  1 drivers
v0x1e68920_0 .net "isSLT", 0 0, L_0x1f6ee20;  1 drivers
v0x1e689e0_0 .net "isSub", 0 0, L_0x1f6ea30;  1 drivers
v0x1e68aa0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e68b40_0 .net "isXor", 0 0, L_0x1f6ec40;  1 drivers
v0x1e68c00_0 .net "nandRes", 0 0, L_0x1f6c920;  1 drivers
v0x1e68db0_0 .net "norRes", 0 0, L_0x1f6acd0;  1 drivers
v0x1e68e50_0 .net "orRes", 0 0, L_0x1f6aa90;  1 drivers
v0x1e68ef0_0 .net "s0", 0 0, L_0x1f6d620;  1 drivers
v0x1e68f90_0 .net "s0inv", 0 0, L_0x1f6e4b0;  1 drivers
v0x1e69050_0 .net "s1", 0 0, L_0x1f6d6c0;  1 drivers
v0x1e69110_0 .net "s1inv", 0 0, L_0x1f6e610;  1 drivers
v0x1e691d0_0 .net "s2", 0 0, L_0x1f6d760;  1 drivers
v0x1e69290_0 .net "s2inv", 0 0, L_0x1f6e6d0;  1 drivers
v0x1e69350_0 .net "xorRes", 0 0, L_0x1f6ad90;  1 drivers
S_0x1e67410 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e67110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f6db80/d .functor XOR 1, L_0x1f6fca0, L_0x1f76020, C4<0>, C4<0>;
L_0x1f6db80 .delay 1 (40,40,40) L_0x1f6db80/d;
L_0x1f6dc40/d .functor XOR 1, L_0x1f6fb40, L_0x1f6db80, C4<0>, C4<0>;
L_0x1f6dc40 .delay 1 (40,40,40) L_0x1f6dc40/d;
L_0x1f6ddf0/d .functor XOR 1, L_0x1f6dc40, L_0x1f6d580, C4<0>, C4<0>;
L_0x1f6ddf0 .delay 1 (40,40,40) L_0x1f6ddf0/d;
L_0x1f6dff0/d .functor AND 1, L_0x1f6fb40, L_0x1f6db80, C4<1>, C4<1>;
L_0x1f6dff0 .delay 1 (40,40,40) L_0x1f6dff0/d;
L_0x1f6ab00/d .functor AND 1, L_0x1f6dc40, L_0x1f6d580, C4<1>, C4<1>;
L_0x1f6ab00 .delay 1 (40,40,40) L_0x1f6ab00/d;
L_0x1f6e2b0/d .functor OR 1, L_0x1f6dff0, L_0x1f6ab00, C4<0>, C4<0>;
L_0x1f6e2b0 .delay 1 (40,40,40) L_0x1f6e2b0/d;
v0x1e676a0_0 .net "AandB", 0 0, L_0x1f6dff0;  1 drivers
v0x1e67780_0 .net "BxorSub", 0 0, L_0x1f6db80;  1 drivers
v0x1e67840_0 .net "a", 0 0, L_0x1f6fb40;  alias, 1 drivers
v0x1e67910_0 .net "b", 0 0, L_0x1f6fca0;  alias, 1 drivers
v0x1e679d0_0 .net "carryin", 0 0, L_0x1f6d580;  alias, 1 drivers
v0x1e67ae0_0 .net "carryout", 0 0, L_0x1f6e2b0;  alias, 1 drivers
v0x1e67ba0_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e67c40_0 .net "res", 0 0, L_0x1f6ddf0;  alias, 1 drivers
v0x1e67d00_0 .net "xAorB", 0 0, L_0x1f6dc40;  1 drivers
v0x1e67e50_0 .net "xAorBandCin", 0 0, L_0x1f6ab00;  1 drivers
S_0x1e69530 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e696f0 .param/l "i" 0 4 165, +C4<011111>;
S_0x1e697b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e69530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f6fbe0/d .functor AND 1, L_0x1f731d0, L_0x1f6fe50, C4<1>, C4<1>;
L_0x1f6fbe0 .delay 1 (40,40,40) L_0x1f6fbe0/d;
L_0x1f6f3c0/d .functor NAND 1, L_0x1f731d0, L_0x1f6fe50, C4<1>, C4<1>;
L_0x1f6f3c0 .delay 1 (20,20,20) L_0x1f6f3c0/d;
L_0x1f6da50/d .functor OR 1, L_0x1f731d0, L_0x1f6fe50, C4<0>, C4<0>;
L_0x1f6da50 .delay 1 (40,40,40) L_0x1f6da50/d;
L_0x1f6dac0/d .functor NOR 1, L_0x1f731d0, L_0x1f6fe50, C4<0>, C4<0>;
L_0x1f6dac0 .delay 1 (20,20,20) L_0x1f6dac0/d;
L_0x1f704c0/d .functor XOR 1, L_0x1f731d0, L_0x1f6fe50, C4<0>, C4<0>;
L_0x1f704c0 .delay 1 (40,40,40) L_0x1f704c0/d;
L_0x1f70f20/d .functor NOT 1, L_0x1f47b20, C4<0>, C4<0>, C4<0>;
L_0x1f70f20 .delay 1 (10,10,10) L_0x1f70f20/d;
L_0x1f71080/d .functor NOT 1, L_0x1f47bc0, C4<0>, C4<0>, C4<0>;
L_0x1f71080 .delay 1 (10,10,10) L_0x1f71080/d;
L_0x1f71140/d .functor NOT 1, L_0x1f45020, C4<0>, C4<0>, C4<0>;
L_0x1f71140 .delay 1 (10,10,10) L_0x1f71140/d;
L_0x1f712f0/d .functor AND 1, L_0x1f70840, L_0x1f70f20, L_0x1f71080, L_0x1f71140;
L_0x1f712f0 .delay 1 (80,80,80) L_0x1f712f0/d;
L_0x1f714a0/d .functor AND 1, L_0x1f70840, L_0x1f47b20, L_0x1f71080, L_0x1f71140;
L_0x1f714a0 .delay 1 (80,80,80) L_0x1f714a0/d;
L_0x1f716b0/d .functor AND 1, L_0x1f704c0, L_0x1f70f20, L_0x1f47bc0, L_0x1f71140;
L_0x1f716b0 .delay 1 (80,80,80) L_0x1f716b0/d;
L_0x1f71890/d .functor AND 1, L_0x1f70840, L_0x1f47b20, L_0x1f47bc0, L_0x1f71140;
L_0x1f71890 .delay 1 (80,80,80) L_0x1f71890/d;
L_0x1f71a60/d .functor AND 1, L_0x1f6fbe0, L_0x1f70f20, L_0x1f71080, L_0x1f45020;
L_0x1f71a60 .delay 1 (80,80,80) L_0x1f71a60/d;
L_0x1f71c40/d .functor AND 1, L_0x1f6f3c0, L_0x1f47b20, L_0x1f71080, L_0x1f45020;
L_0x1f71c40 .delay 1 (80,80,80) L_0x1f71c40/d;
L_0x1f719f0/d .functor AND 1, L_0x1f6dac0, L_0x1f70f20, L_0x1f47bc0, L_0x1f45020;
L_0x1f719f0 .delay 1 (80,80,80) L_0x1f719f0/d;
L_0x1f72020/d .functor AND 1, L_0x1f6da50, L_0x1f47b20, L_0x1f47bc0, L_0x1f45020;
L_0x1f72020 .delay 1 (80,80,80) L_0x1f72020/d;
L_0x1f721c0/0/0 .functor OR 1, L_0x1f712f0, L_0x1f714a0, L_0x1f716b0, L_0x1f71a60;
L_0x1f721c0/0/4 .functor OR 1, L_0x1f71c40, L_0x1f719f0, L_0x1f72020, L_0x1f71890;
L_0x1f721c0/d .functor OR 1, L_0x1f721c0/0/0, L_0x1f721c0/0/4, C4<0>, C4<0>;
L_0x1f721c0 .delay 1 (160,160,160) L_0x1f721c0/d;
v0x1e6a6b0_0 .net "a", 0 0, L_0x1f731d0;  1 drivers
v0x1e6a770_0 .net "addSub", 0 0, L_0x1f70840;  1 drivers
v0x1e6a840_0 .net "andRes", 0 0, L_0x1f6fbe0;  1 drivers
v0x1e6a910_0 .net "b", 0 0, L_0x1f6fe50;  1 drivers
v0x1e6a9e0_0 .net "carryIn", 0 0, L_0x1f70410;  1 drivers
v0x1e6aa80_0 .net "carryOut", 0 0, L_0x1f70d20;  1 drivers
v0x1e6ab50_0 .net "initialResult", 0 0, L_0x1f721c0;  1 drivers
v0x1e6abf0_0 .net "isAdd", 0 0, L_0x1f712f0;  1 drivers
v0x1e6ac90_0 .net "isAnd", 0 0, L_0x1f71a60;  1 drivers
v0x1e6adc0_0 .net "isNand", 0 0, L_0x1f71c40;  1 drivers
v0x1e6ae60_0 .net "isNor", 0 0, L_0x1f719f0;  1 drivers
v0x1e6af00_0 .net "isOr", 0 0, L_0x1f72020;  1 drivers
v0x1e6afc0_0 .net "isSLT", 0 0, L_0x1f71890;  1 drivers
v0x1e6b080_0 .net "isSub", 0 0, L_0x1f714a0;  1 drivers
v0x1e6b140_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e6b1e0_0 .net "isXor", 0 0, L_0x1f716b0;  1 drivers
v0x1e6b2a0_0 .net "nandRes", 0 0, L_0x1f6f3c0;  1 drivers
v0x1e6b450_0 .net "norRes", 0 0, L_0x1f6dac0;  1 drivers
v0x1e6b4f0_0 .net "orRes", 0 0, L_0x1f6da50;  1 drivers
v0x1e6b590_0 .net "s0", 0 0, L_0x1f47b20;  1 drivers
v0x1e6b630_0 .net "s0inv", 0 0, L_0x1f70f20;  1 drivers
v0x1e6b6f0_0 .net "s1", 0 0, L_0x1f47bc0;  1 drivers
v0x1e6b7b0_0 .net "s1inv", 0 0, L_0x1f71080;  1 drivers
v0x1e6b870_0 .net "s2", 0 0, L_0x1f45020;  1 drivers
v0x1e6b930_0 .net "s2inv", 0 0, L_0x1f71140;  1 drivers
v0x1e6b9f0_0 .net "xorRes", 0 0, L_0x1f704c0;  1 drivers
S_0x1e69ab0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e697b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f70620/d .functor XOR 1, L_0x1f6fe50, L_0x1f76020, C4<0>, C4<0>;
L_0x1f70620 .delay 1 (40,40,40) L_0x1f70620/d;
L_0x1f706e0/d .functor XOR 1, L_0x1f731d0, L_0x1f70620, C4<0>, C4<0>;
L_0x1f706e0 .delay 1 (40,40,40) L_0x1f706e0/d;
L_0x1f70840/d .functor XOR 1, L_0x1f706e0, L_0x1f70410, C4<0>, C4<0>;
L_0x1f70840 .delay 1 (40,40,40) L_0x1f70840/d;
L_0x1f70a40/d .functor AND 1, L_0x1f731d0, L_0x1f70620, C4<1>, C4<1>;
L_0x1f70a40 .delay 1 (40,40,40) L_0x1f70a40/d;
L_0x1f70cb0/d .functor AND 1, L_0x1f706e0, L_0x1f70410, C4<1>, C4<1>;
L_0x1f70cb0 .delay 1 (40,40,40) L_0x1f70cb0/d;
L_0x1f70d20/d .functor OR 1, L_0x1f70a40, L_0x1f70cb0, C4<0>, C4<0>;
L_0x1f70d20 .delay 1 (40,40,40) L_0x1f70d20/d;
v0x1e69d40_0 .net "AandB", 0 0, L_0x1f70a40;  1 drivers
v0x1e69e20_0 .net "BxorSub", 0 0, L_0x1f70620;  1 drivers
v0x1e69ee0_0 .net "a", 0 0, L_0x1f731d0;  alias, 1 drivers
v0x1e69fb0_0 .net "b", 0 0, L_0x1f6fe50;  alias, 1 drivers
v0x1e6a070_0 .net "carryin", 0 0, L_0x1f70410;  alias, 1 drivers
v0x1e6a180_0 .net "carryout", 0 0, L_0x1f70d20;  alias, 1 drivers
v0x1e6a240_0 .net "isSubtract", 0 0, L_0x1f76020;  alias, 1 drivers
v0x1e6a2e0_0 .net "res", 0 0, L_0x1f70840;  alias, 1 drivers
v0x1e6a3a0_0 .net "xAorB", 0 0, L_0x1f706e0;  1 drivers
v0x1e6a4f0_0 .net "xAorBandCin", 0 0, L_0x1f70cb0;  1 drivers
S_0x1e6bbd0 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e450f0 .param/l "j" 0 4 207, +C4<00>;
L_0x1f450c0/d .functor AND 1, L_0x1f45130, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f450c0 .delay 1 (40,40,40) L_0x1f450c0/d;
v0x1e6bfa0_0 .net *"_s1", 0 0, L_0x1f45130;  1 drivers
S_0x1e6c040 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6c250 .param/l "j" 0 4 207, +C4<01>;
L_0x1f71e30/d .functor AND 1, L_0x1f73310, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f71e30 .delay 1 (40,40,40) L_0x1f71e30/d;
v0x1e6c310_0 .net *"_s1", 0 0, L_0x1f73310;  1 drivers
S_0x1e6c3f0 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6c600 .param/l "j" 0 4 207, +C4<010>;
L_0x1f73470/d .functor AND 1, L_0x1f73530, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f73470 .delay 1 (40,40,40) L_0x1f73470/d;
v0x1e6c6c0_0 .net *"_s1", 0 0, L_0x1f73530;  1 drivers
S_0x1e6c7a0 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6c9b0 .param/l "j" 0 4 207, +C4<011>;
L_0x1f73720/d .functor AND 1, L_0x1f742a0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f73720 .delay 1 (40,40,40) L_0x1f73720/d;
v0x1e6ca70_0 .net *"_s1", 0 0, L_0x1f742a0;  1 drivers
S_0x1e6cb50 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6cd60 .param/l "j" 0 4 207, +C4<0100>;
L_0x1f74400/d .functor AND 1, L_0x1f744c0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f74400 .delay 1 (40,40,40) L_0x1f74400/d;
v0x1e6ce20_0 .net *"_s1", 0 0, L_0x1f744c0;  1 drivers
S_0x1e6cf00 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6d110 .param/l "j" 0 4 207, +C4<0101>;
L_0x1f73c70/d .functor AND 1, L_0x1f73d30, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f73c70 .delay 1 (40,40,40) L_0x1f73c70/d;
v0x1e6d1d0_0 .net *"_s1", 0 0, L_0x1f73d30;  1 drivers
S_0x1e6d2b0 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6d4c0 .param/l "j" 0 4 207, +C4<0110>;
L_0x1f73dd0/d .functor AND 1, L_0x1f73ee0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f73dd0 .delay 1 (40,40,40) L_0x1f73dd0/d;
v0x1e6d580_0 .net *"_s1", 0 0, L_0x1f73ee0;  1 drivers
S_0x1e6d660 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6d870 .param/l "j" 0 4 207, +C4<0111>;
L_0x1f73690/d .functor AND 1, L_0x1f74c70, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f73690 .delay 1 (40,40,40) L_0x1f73690/d;
v0x1e6d930_0 .net *"_s1", 0 0, L_0x1f74c70;  1 drivers
S_0x1e6da10 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6dc20 .param/l "j" 0 4 207, +C4<01000>;
L_0x1f74d60/d .functor AND 1, L_0x1f74e20, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f74d60 .delay 1 (40,40,40) L_0x1f74d60/d;
v0x1e6dce0_0 .net *"_s1", 0 0, L_0x1f74e20;  1 drivers
S_0x1e6ddc0 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6dfd0 .param/l "j" 0 4 207, +C4<01001>;
L_0x1f74620/d .functor AND 1, L_0x1f746e0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f74620 .delay 1 (40,40,40) L_0x1f74620/d;
v0x1e6e090_0 .net *"_s1", 0 0, L_0x1f746e0;  1 drivers
S_0x1e6e170 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6e380 .param/l "j" 0 4 207, +C4<01010>;
L_0x1f74840/d .functor AND 1, L_0x1f74900, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f74840 .delay 1 (40,40,40) L_0x1f74840/d;
v0x1e6e440_0 .net *"_s1", 0 0, L_0x1f74900;  1 drivers
S_0x1e6e520 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6e730 .param/l "j" 0 4 207, +C4<01011>;
L_0x1f74a60/d .functor AND 1, L_0x1f74b20, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f74a60 .delay 1 (40,40,40) L_0x1f74a60/d;
v0x1e6e7f0_0 .net *"_s1", 0 0, L_0x1f74b20;  1 drivers
S_0x1e6e8d0 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6eae0 .param/l "j" 0 4 207, +C4<01100>;
L_0x1f75640/d .functor AND 1, L_0x1f756b0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f75640 .delay 1 (40,40,40) L_0x1f75640/d;
v0x1e6eba0_0 .net *"_s1", 0 0, L_0x1f756b0;  1 drivers
S_0x1e6ec80 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6ee90 .param/l "j" 0 4 207, +C4<01101>;
L_0x1f74f80/d .functor AND 1, L_0x1f75040, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f74f80 .delay 1 (40,40,40) L_0x1f74f80/d;
v0x1e6ef50_0 .net *"_s1", 0 0, L_0x1f75040;  1 drivers
S_0x1e6f030 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6f240 .param/l "j" 0 4 207, +C4<01110>;
L_0x1f751a0/d .functor AND 1, L_0x1f75260, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f751a0 .delay 1 (40,40,40) L_0x1f751a0/d;
v0x1e6f300_0 .net *"_s1", 0 0, L_0x1f75260;  1 drivers
S_0x1e6f3e0 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6f5f0 .param/l "j" 0 4 207, +C4<01111>;
L_0x1f74040/d .functor AND 1, L_0x1f74100, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f74040 .delay 1 (40,40,40) L_0x1f74040/d;
v0x1e6f6b0_0 .net *"_s1", 0 0, L_0x1f74100;  1 drivers
S_0x1e6f790 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6f9a0 .param/l "j" 0 4 207, +C4<010000>;
L_0x1f760b0/d .functor AND 1, L_0x1f76170, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f760b0 .delay 1 (40,40,40) L_0x1f760b0/d;
v0x1e6fa60_0 .net *"_s1", 0 0, L_0x1f76170;  1 drivers
S_0x1e6fb40 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e6fd50 .param/l "j" 0 4 207, +C4<010001>;
L_0x1f75810/d .functor AND 1, L_0x1f758d0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f75810 .delay 1 (40,40,40) L_0x1f75810/d;
v0x1e6fe10_0 .net *"_s1", 0 0, L_0x1f758d0;  1 drivers
S_0x1e6fef0 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e70100 .param/l "j" 0 4 207, +C4<010010>;
L_0x1f75a30/d .functor AND 1, L_0x1f75af0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f75a30 .delay 1 (40,40,40) L_0x1f75a30/d;
v0x1e701c0_0 .net *"_s1", 0 0, L_0x1f75af0;  1 drivers
S_0x1e702a0 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e704b0 .param/l "j" 0 4 207, +C4<010011>;
L_0x1f75c50/d .functor AND 1, L_0x1f75d10, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f75c50 .delay 1 (40,40,40) L_0x1f75c50/d;
v0x1e70570_0 .net *"_s1", 0 0, L_0x1f75d10;  1 drivers
S_0x1e70650 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e70860 .param/l "j" 0 4 207, +C4<010100>;
L_0x1f76980/d .functor AND 1, L_0x1f76a40, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f76980 .delay 1 (40,40,40) L_0x1f76980/d;
v0x1e70920_0 .net *"_s1", 0 0, L_0x1f76a40;  1 drivers
S_0x1e70a00 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e70c10 .param/l "j" 0 4 207, +C4<010101>;
L_0x1f762d0/d .functor AND 1, L_0x1f76390, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f762d0 .delay 1 (40,40,40) L_0x1f762d0/d;
v0x1e70cd0_0 .net *"_s1", 0 0, L_0x1f76390;  1 drivers
S_0x1e70db0 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e70fc0 .param/l "j" 0 4 207, +C4<010110>;
L_0x1f764f0/d .functor AND 1, L_0x1f765b0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f764f0 .delay 1 (40,40,40) L_0x1f764f0/d;
v0x1e71080_0 .net *"_s1", 0 0, L_0x1f765b0;  1 drivers
S_0x1e71160 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e71370 .param/l "j" 0 4 207, +C4<010111>;
L_0x1f76710/d .functor AND 1, L_0x1f767d0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f76710 .delay 1 (40,40,40) L_0x1f76710/d;
v0x1e71430_0 .net *"_s1", 0 0, L_0x1f767d0;  1 drivers
S_0x1e71510 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e71720 .param/l "j" 0 4 207, +C4<011000>;
L_0x1f76870/d .functor AND 1, L_0x1f772c0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f76870 .delay 1 (40,40,40) L_0x1f76870/d;
v0x1e717e0_0 .net *"_s1", 0 0, L_0x1f772c0;  1 drivers
S_0x1e718c0 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e71ad0 .param/l "j" 0 4 207, +C4<011001>;
L_0x1f76ba0/d .functor AND 1, L_0x1f76c60, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f76ba0 .delay 1 (40,40,40) L_0x1f76ba0/d;
v0x1e71b90_0 .net *"_s1", 0 0, L_0x1f76c60;  1 drivers
S_0x1e71c70 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e71e80 .param/l "j" 0 4 207, +C4<011010>;
L_0x1f76dc0/d .functor AND 1, L_0x1f76e80, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f76dc0 .delay 1 (40,40,40) L_0x1f76dc0/d;
v0x1e71f40_0 .net *"_s1", 0 0, L_0x1f76e80;  1 drivers
S_0x1e72020 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e72230 .param/l "j" 0 4 207, +C4<011011>;
L_0x1f76fe0/d .functor AND 1, L_0x1f770a0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f76fe0 .delay 1 (40,40,40) L_0x1f76fe0/d;
v0x1e722f0_0 .net *"_s1", 0 0, L_0x1f770a0;  1 drivers
S_0x1e723d0 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e725e0 .param/l "j" 0 4 207, +C4<011100>;
L_0x1f77140/d .functor AND 1, L_0x1f77b60, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f77140 .delay 1 (40,40,40) L_0x1f77140/d;
v0x1e726a0_0 .net *"_s1", 0 0, L_0x1f77b60;  1 drivers
S_0x1e72780 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e72990 .param/l "j" 0 4 207, +C4<011101>;
L_0x1f77420/d .functor AND 1, L_0x1f774e0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f77420 .delay 1 (40,40,40) L_0x1f77420/d;
v0x1e72a50_0 .net *"_s1", 0 0, L_0x1f774e0;  1 drivers
S_0x1e72b30 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e72d40 .param/l "j" 0 4 207, +C4<011110>;
L_0x1f77640/d .functor AND 1, L_0x1f77700, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f77640 .delay 1 (40,40,40) L_0x1f77640/d;
v0x1e72e00_0 .net *"_s1", 0 0, L_0x1f77700;  1 drivers
S_0x1e72ee0 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x1e1e0f0;
 .timescale 0 0;
P_0x1e730f0 .param/l "j" 0 4 207, +C4<011111>;
L_0x1f78ee0/d .functor AND 1, L_0x1f75ec0, L_0x1f7b3b0, C4<1>, C4<1>;
L_0x1f78ee0 .delay 1 (40,40,40) L_0x1f78ee0/d;
v0x1e731b0_0 .net *"_s1", 0 0, L_0x1f75ec0;  1 drivers
S_0x1e73290 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x1e1e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x1f794a0/d .functor XOR 1, L_0x1f79c40, L_0x1f76020, C4<0>, C4<0>;
L_0x1f794a0 .delay 1 (40,40,40) L_0x1f794a0/d;
L_0x1f79560/d .functor NOT 1, L_0x1f7a9f0, C4<0>, C4<0>, C4<0>;
L_0x1f79560 .delay 1 (10,10,10) L_0x1f79560/d;
L_0x1f796c0/d .functor NOT 1, L_0x1f794a0, C4<0>, C4<0>, C4<0>;
L_0x1f796c0 .delay 1 (10,10,10) L_0x1f796c0/d;
L_0x1f797d0/d .functor NOT 1, L_0x1f79d30, C4<0>, C4<0>, C4<0>;
L_0x1f797d0 .delay 1 (10,10,10) L_0x1f797d0/d;
L_0x1f79930/d .functor AND 1, L_0x1f7a9f0, L_0x1f794a0, C4<1>, C4<1>;
L_0x1f79930 .delay 1 (40,40,40) L_0x1f79930/d;
L_0x1f7a380/d .functor AND 1, L_0x1f79560, L_0x1f796c0, C4<1>, C4<1>;
L_0x1f7a380 .delay 1 (40,40,40) L_0x1f7a380/d;
L_0x1f7a490/d .functor AND 1, L_0x1f79930, L_0x1f797d0, C4<1>, C4<1>;
L_0x1f7a490 .delay 1 (40,40,40) L_0x1f7a490/d;
L_0x1f7a640/d .functor AND 1, L_0x1f7a380, L_0x1f79d30, C4<1>, C4<1>;
L_0x1f7a640 .delay 1 (40,40,40) L_0x1f7a640/d;
L_0x1f7a840/d .functor OR 1, L_0x1f7a490, L_0x1f7a640, C4<0>, C4<0>;
L_0x1f7a840 .delay 1 (40,40,40) L_0x1f7a840/d;
v0x1e6be10_0 .net "BxorSub", 0 0, L_0x1f794a0;  1 drivers
v0x1e6bef0_0 .net "a", 0 0, L_0x1f7a9f0;  1 drivers
v0x1e73890_0 .net "aAndB", 0 0, L_0x1f79930;  1 drivers
v0x1e73960_0 .net "b", 0 0, L_0x1f79c40;  1 drivers
v0x1e73a20_0 .net "negToPos", 0 0, L_0x1f7a490;  1 drivers
v0x1e73b30_0 .net "notA", 0 0, L_0x1f79560;  1 drivers
v0x1e73bf0_0 .net "notB", 0 0, L_0x1f796c0;  1 drivers
v0x1e73cb0_0 .net "notS", 0 0, L_0x1f797d0;  1 drivers
v0x1e73d70_0 .net "notaAndNotb", 0 0, L_0x1f7a380;  1 drivers
v0x1e73ec0_0 .net "overflow", 0 0, L_0x1f7a840;  alias, 1 drivers
v0x1e73f80_0 .net "posToNeg", 0 0, L_0x1f7a640;  1 drivers
v0x1e74020_0 .net "s", 0 0, L_0x1f79d30;  1 drivers
v0x1e740c0_0 .net "sub", 0 0, L_0x1f76020;  alias, 1 drivers
S_0x1e45e00 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x1e1e0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x1f7aeb0/0/0 .functor OR 1, L_0x1f7b1e0, L_0x1f7b0d0, L_0x1f7c070, L_0x1f7c160;
L_0x1f7aeb0/0/4 .functor OR 1, L_0x1f7c250, L_0x1f7c340, L_0x1f7c430, L_0x1f7c520;
L_0x1f7aeb0/0/8 .functor OR 1, L_0x1f7c660, L_0x1f7bf60, L_0x1f7c9c0, L_0x1f7ca60;
L_0x1f7aeb0/0/12 .functor OR 1, L_0x1f7cbc0, L_0x1f7ccb0, L_0x1f7ce20, L_0x1f7cf10;
L_0x1f7aeb0/0/16 .functor OR 1, L_0x1f7d090, L_0x1f7d180, L_0x1f7d310, L_0x1f7d3b0;
L_0x1f7aeb0/0/20 .functor OR 1, L_0x1f7d270, L_0x1f7d5a0, L_0x1f7d4a0, L_0x1f7d7a0;
L_0x1f7aeb0/0/24 .functor OR 1, L_0x1f7d690, L_0x1f7c750, L_0x1f7c920, L_0x1f7d890;
L_0x1f7aeb0/0/28 .functor OR 1, L_0x1f7c840, L_0x1f7df00, L_0x1f7ddc0, L_0x1f7e0f0;
L_0x1f7aeb0/1/0 .functor OR 1, L_0x1f7aeb0/0/0, L_0x1f7aeb0/0/4, L_0x1f7aeb0/0/8, L_0x1f7aeb0/0/12;
L_0x1f7aeb0/1/4 .functor OR 1, L_0x1f7aeb0/0/16, L_0x1f7aeb0/0/20, L_0x1f7aeb0/0/24, L_0x1f7aeb0/0/28;
L_0x1f7aeb0/d .functor NOR 1, L_0x1f7aeb0/1/0, L_0x1f7aeb0/1/4, C4<0>, C4<0>;
L_0x1f7aeb0 .delay 1 (320,320,320) L_0x1f7aeb0/d;
v0x1e45ff0_0 .net *"_s10", 0 0, L_0x1f7c250;  1 drivers
v0x1e74970_0 .net *"_s12", 0 0, L_0x1f7c340;  1 drivers
v0x1e74a10_0 .net *"_s14", 0 0, L_0x1f7c430;  1 drivers
v0x1e74ad0_0 .net *"_s16", 0 0, L_0x1f7c520;  1 drivers
v0x1e74bb0_0 .net *"_s18", 0 0, L_0x1f7c660;  1 drivers
v0x1e74ce0_0 .net *"_s2", 0 0, L_0x1f7b1e0;  1 drivers
v0x1e74dc0_0 .net *"_s20", 0 0, L_0x1f7bf60;  1 drivers
v0x1e74ea0_0 .net *"_s22", 0 0, L_0x1f7c9c0;  1 drivers
v0x1e74f80_0 .net *"_s24", 0 0, L_0x1f7ca60;  1 drivers
v0x1e750f0_0 .net *"_s26", 0 0, L_0x1f7cbc0;  1 drivers
v0x1e751d0_0 .net *"_s28", 0 0, L_0x1f7ccb0;  1 drivers
v0x1e752b0_0 .net *"_s30", 0 0, L_0x1f7ce20;  1 drivers
v0x1e75390_0 .net *"_s32", 0 0, L_0x1f7cf10;  1 drivers
v0x1e75470_0 .net *"_s34", 0 0, L_0x1f7d090;  1 drivers
v0x1e75550_0 .net *"_s36", 0 0, L_0x1f7d180;  1 drivers
v0x1e75630_0 .net *"_s38", 0 0, L_0x1f7d310;  1 drivers
v0x1e75710_0 .net *"_s4", 0 0, L_0x1f7b0d0;  1 drivers
v0x1e758c0_0 .net *"_s40", 0 0, L_0x1f7d3b0;  1 drivers
v0x1e75960_0 .net *"_s42", 0 0, L_0x1f7d270;  1 drivers
v0x1e75a40_0 .net *"_s44", 0 0, L_0x1f7d5a0;  1 drivers
v0x1e75b20_0 .net *"_s46", 0 0, L_0x1f7d4a0;  1 drivers
v0x1e75c00_0 .net *"_s48", 0 0, L_0x1f7d7a0;  1 drivers
v0x1e75ce0_0 .net *"_s50", 0 0, L_0x1f7d690;  1 drivers
v0x1e75dc0_0 .net *"_s52", 0 0, L_0x1f7c750;  1 drivers
v0x1e75ea0_0 .net *"_s54", 0 0, L_0x1f7c920;  1 drivers
v0x1e75f80_0 .net *"_s56", 0 0, L_0x1f7d890;  1 drivers
v0x1e76060_0 .net *"_s58", 0 0, L_0x1f7c840;  1 drivers
v0x1e76140_0 .net *"_s6", 0 0, L_0x1f7c070;  1 drivers
v0x1e76220_0 .net *"_s60", 0 0, L_0x1f7df00;  1 drivers
v0x1e76300_0 .net *"_s62", 0 0, L_0x1f7ddc0;  1 drivers
v0x1e763e0_0 .net *"_s64", 0 0, L_0x1f7e0f0;  1 drivers
v0x1e764c0_0 .net *"_s8", 0 0, L_0x1f7c160;  1 drivers
v0x1e765a0_0 .net8 "bitt", 31 0, RS_0x7f4895aca198;  alias, 2 drivers
v0x1e75800_0 .net "out", 0 0, L_0x1f7aeb0;  alias, 1 drivers
L_0x1f7b1e0 .part RS_0x7f4895aca198, 0, 1;
L_0x1f7b0d0 .part RS_0x7f4895aca198, 1, 1;
L_0x1f7c070 .part RS_0x7f4895aca198, 2, 1;
L_0x1f7c160 .part RS_0x7f4895aca198, 3, 1;
L_0x1f7c250 .part RS_0x7f4895aca198, 4, 1;
L_0x1f7c340 .part RS_0x7f4895aca198, 5, 1;
L_0x1f7c430 .part RS_0x7f4895aca198, 6, 1;
L_0x1f7c520 .part RS_0x7f4895aca198, 7, 1;
L_0x1f7c660 .part RS_0x7f4895aca198, 8, 1;
L_0x1f7bf60 .part RS_0x7f4895aca198, 9, 1;
L_0x1f7c9c0 .part RS_0x7f4895aca198, 10, 1;
L_0x1f7ca60 .part RS_0x7f4895aca198, 11, 1;
L_0x1f7cbc0 .part RS_0x7f4895aca198, 12, 1;
L_0x1f7ccb0 .part RS_0x7f4895aca198, 13, 1;
L_0x1f7ce20 .part RS_0x7f4895aca198, 14, 1;
L_0x1f7cf10 .part RS_0x7f4895aca198, 15, 1;
L_0x1f7d090 .part RS_0x7f4895aca198, 16, 1;
L_0x1f7d180 .part RS_0x7f4895aca198, 17, 1;
L_0x1f7d310 .part RS_0x7f4895aca198, 18, 1;
L_0x1f7d3b0 .part RS_0x7f4895aca198, 19, 1;
L_0x1f7d270 .part RS_0x7f4895aca198, 20, 1;
L_0x1f7d5a0 .part RS_0x7f4895aca198, 21, 1;
L_0x1f7d4a0 .part RS_0x7f4895aca198, 22, 1;
L_0x1f7d7a0 .part RS_0x7f4895aca198, 23, 1;
L_0x1f7d690 .part RS_0x7f4895aca198, 24, 1;
L_0x1f7c750 .part RS_0x7f4895aca198, 25, 1;
L_0x1f7c920 .part RS_0x7f4895aca198, 26, 1;
L_0x1f7d890 .part RS_0x7f4895aca198, 27, 1;
L_0x1f7c840 .part RS_0x7f4895aca198, 28, 1;
L_0x1f7df00 .part RS_0x7f4895aca198, 29, 1;
L_0x1f7ddc0 .part RS_0x7f4895aca198, 30, 1;
L_0x1f7e0f0 .part RS_0x7f4895aca198, 31, 1;
S_0x1e79c90 .scope module, "alumain" "alu" 3 137, 4 145 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x204e240/d .functor OR 1, L_0x2050a40, L_0x2050ba0, C4<0>, C4<0>;
L_0x204e240 .delay 1 (40,40,40) L_0x204e240/d;
L_0x2050e50/d .functor OR 1, L_0x204e240, L_0x204e240, C4<0>, C4<0>;
L_0x2050e50 .delay 1 (40,40,40) L_0x2050e50/d;
L_0x2050f60/d .functor OR 1, L_0x2051d00, L_0x20515d0, C4<0>, C4<0>;
L_0x2050f60 .delay 1 (40,40,40) L_0x2050f60/d;
L_0x2052cf0/d .functor NOT 1, L_0x2052040, C4<0>, C4<0>, C4<0>;
L_0x2052cf0 .delay 1 (10,10,10) L_0x2052cf0/d;
L_0x20521a0/d .functor NOT 1, L_0x2052a60, C4<0>, C4<0>, C4<0>;
L_0x20521a0 .delay 1 (10,10,10) L_0x20521a0/d;
L_0x2052260/d .functor AND 1, L_0x2052cf0, L_0x20523c0, L_0x2053520, C4<1>;
L_0x2052260 .delay 1 (60,60,60) L_0x2052260/d;
L_0x20535c0/d .functor NOT 1, L_0x2052260, C4<0>, C4<0>, C4<0>;
L_0x20535c0 .delay 1 (10,10,10) L_0x20535c0/d;
L_0x20536d0/d .functor AND 1, L_0x2053880, L_0x20521a0, L_0x2052260, C4<1>;
L_0x20536d0 .delay 1 (60,60,60) L_0x20536d0/d;
L_0x2052e50/d .functor OR 1, L_0x2052fb0, L_0x20536d0, C4<0>, C4<0>;
L_0x2052e50 .delay 1 (40,40,40) L_0x2052e50/d;
v0x1ef25e0_0 .net "SLTval", 0 0, L_0x20536d0;  1 drivers
v0x1ef26a0_0 .net *"_s321", 0 0, L_0x204a310;  1 drivers
v0x1ef2780_0 .net *"_s324", 0 0, L_0x2048650;  1 drivers
v0x1ef2840_0 .net *"_s327", 0 0, L_0x204b750;  1 drivers
v0x1ef2920_0 .net *"_s330", 0 0, L_0x204b8b0;  1 drivers
v0x1ef2a00_0 .net *"_s333", 0 0, L_0x204bb80;  1 drivers
v0x1ef2ae0_0 .net *"_s336", 0 0, L_0x204c100;  1 drivers
v0x1ef2bc0_0 .net *"_s339", 0 0, L_0x204c320;  1 drivers
v0x1ef2ca0_0 .net *"_s342", 0 0, L_0x204b970;  1 drivers
v0x1ef2e10_0 .net *"_s345", 0 0, L_0x204cf80;  1 drivers
v0x1ef2ef0_0 .net *"_s348", 0 0, L_0x204c7d0;  1 drivers
v0x1ef2fd0_0 .net *"_s351", 0 0, L_0x204c9f0;  1 drivers
v0x1ef30b0_0 .net *"_s354", 0 0, L_0x204cc10;  1 drivers
v0x1ef3190_0 .net *"_s357", 0 0, L_0x204d860;  1 drivers
v0x1ef3270_0 .net *"_s360", 0 0, L_0x204d1a0;  1 drivers
v0x1ef3350_0 .net *"_s363", 0 0, L_0x204d3c0;  1 drivers
v0x1ef3430_0 .net *"_s366", 0 0, L_0x204c540;  1 drivers
v0x1ef35e0_0 .net *"_s369", 0 0, L_0x204e2d0;  1 drivers
v0x1ef3680_0 .net *"_s372", 0 0, L_0x204da30;  1 drivers
v0x1ef3760_0 .net *"_s375", 0 0, L_0x204dc50;  1 drivers
v0x1ef3840_0 .net *"_s378", 0 0, L_0x204de70;  1 drivers
v0x1ef3920_0 .net *"_s381", 0 0, L_0x204eba0;  1 drivers
v0x1ef3a00_0 .net *"_s384", 0 0, L_0x204e4f0;  1 drivers
v0x1ef3ae0_0 .net *"_s387", 0 0, L_0x204e710;  1 drivers
v0x1ef3bc0_0 .net *"_s390", 0 0, L_0x204e930;  1 drivers
v0x1ef3ca0_0 .net *"_s393", 0 0, L_0x204ea90;  1 drivers
v0x1ef3d80_0 .net *"_s396", 0 0, L_0x204edc0;  1 drivers
v0x1ef3e60_0 .net *"_s399", 0 0, L_0x204efe0;  1 drivers
v0x1ef3f40_0 .net *"_s402", 0 0, L_0x204f200;  1 drivers
v0x1ef4020_0 .net *"_s405", 0 0, L_0x204f360;  1 drivers
v0x1ef4100_0 .net *"_s408", 0 0, L_0x204f640;  1 drivers
v0x1ef41e0_0 .net *"_s411", 0 0, L_0x204f860;  1 drivers
v0x1ef42c0_0 .net *"_s414", 0 0, L_0x2051100;  1 drivers
v0x1ef3510_0 .net *"_s420", 0 0, L_0x2050a40;  1 drivers
v0x1ef4590_0 .net *"_s422", 0 0, L_0x2050ba0;  1 drivers
v0x1ef4670_0 .net *"_s424", 0 0, L_0x2050e50;  1 drivers
v0x1ef4750_0 .net *"_s429", 0 0, L_0x2051d00;  1 drivers
v0x1ef4830_0 .net *"_s431", 0 0, L_0x20515d0;  1 drivers
v0x1ef4910_0 .net *"_s440", 0 0, L_0x2052040;  1 drivers
v0x1ef49f0_0 .net *"_s444", 0 0, L_0x20523c0;  1 drivers
v0x1ef4ad0_0 .net *"_s446", 0 0, L_0x2053520;  1 drivers
v0x1ef4bb0_0 .net *"_s450", 0 0, L_0x2053880;  1 drivers
v0x1ef4c90_0 .net *"_s452", 0 0, L_0x2052e50;  1 drivers
v0x1ef4d70_0 .net *"_s455", 0 0, L_0x2052fb0;  1 drivers
v0x1ef4e50_0 .net "carryOut", 32 0, L_0x2050c90;  1 drivers
v0x1ef4f30_0 .net "carryout", 0 0, L_0x2050f60;  alias, 1 drivers
v0x1ef4ff0_0 .net "command", 2 0, v0x1ef8450_0;  alias, 1 drivers
v0x1ef50d0_0 .net "initialResult", 31 0, L_0x204aa40;  1 drivers
v0x1ef51b0_0 .net "isSLT", 0 0, L_0x2052260;  1 drivers
v0x1ef5270_0 .net "isSLTinv", 0 0, L_0x20535c0;  1 drivers
v0x1ef5330_0 .net "isSubtract", 0 0, L_0x204e240;  1 drivers
v0x1ef53d0_0 .net "operandA", 31 0, L_0x1ff4590;  alias, 1 drivers
v0x1ef54b0_0 .net "operandB", 31 0, L_0x2056a20;  alias, 1 drivers
v0x1ef5590_0 .net "overflow", 0 0, L_0x2052a60;  alias, 1 drivers
v0x1ef5630_0 .net "overflowInv", 0 0, L_0x20521a0;  1 drivers
v0x1ef56d0_0 .net8 "result", 31 0, RS_0x7f4895a8ce68;  alias, 2 drivers
v0x1ef57c0_0 .net "s2inv", 0 0, L_0x2052cf0;  1 drivers
v0x1ef5860_0 .net "zero", 0 0, L_0x2053110;  alias, 1 drivers
L_0x1ff7470 .part L_0x1ff4590, 0, 1;
L_0x1ff75d0 .part L_0x2056a20, 0, 1;
L_0x1ff5b10 .part L_0x2050c90, 0, 1;
L_0x1ff7810 .part v0x1ef8450_0, 0, 1;
L_0x1ff78b0 .part v0x1ef8450_0, 1, 1;
L_0x1ff79e0 .part v0x1ef8450_0, 2, 1;
L_0x1ff9ed0 .part L_0x1ff4590, 1, 1;
L_0x1ffa140 .part L_0x2056a20, 1, 1;
L_0x1ffa2f0 .part L_0x2050c90, 1, 1;
L_0x1ffa390 .part v0x1ef8450_0, 0, 1;
L_0x1ffa430 .part v0x1ef8450_0, 1, 1;
L_0x1ffa4d0 .part v0x1ef8450_0, 2, 1;
L_0x1ffcbb0 .part L_0x1ff4590, 2, 1;
L_0x1ffcd10 .part L_0x2056a20, 2, 1;
L_0x1ffcec0 .part L_0x2050c90, 2, 1;
L_0x1ffcf60 .part v0x1ef8450_0, 0, 1;
L_0x1ffd090 .part v0x1ef8450_0, 1, 1;
L_0x1ffd130 .part v0x1ef8450_0, 2, 1;
L_0x1fff5d0 .part L_0x1ff4590, 3, 1;
L_0x1fff730 .part L_0x2056a20, 3, 1;
L_0x1ffd1d0 .part L_0x2050c90, 3, 1;
L_0x1fffa00 .part v0x1ef8450_0, 0, 1;
L_0x1fffaa0 .part v0x1ef8450_0, 1, 1;
L_0x1fffb40 .part v0x1ef8450_0, 2, 1;
L_0x2002010 .part L_0x1ff4590, 4, 1;
L_0x2002170 .part L_0x2056a20, 4, 1;
L_0x1fffde0 .part L_0x2050c90, 4, 1;
L_0x2002400 .part v0x1ef8450_0, 0, 1;
L_0x2002320 .part v0x1ef8450_0, 1, 1;
L_0x1ffa570 .part v0x1ef8450_0, 2, 1;
L_0x2004bb0 .part L_0x1ff4590, 5, 1;
L_0x2004d10 .part L_0x2056a20, 5, 1;
L_0x20027a0 .part L_0x2050c90, 5, 1;
L_0x20050e0 .part v0x1ef8450_0, 0, 1;
L_0x2004fd0 .part v0x1ef8450_0, 1, 1;
L_0x20052a0 .part v0x1ef8450_0, 2, 1;
L_0x2007790 .part L_0x1ff4590, 6, 1;
L_0x20078f0 .part L_0x2056a20, 6, 1;
L_0x20054c0 .part L_0x2050c90, 6, 1;
L_0x20053d0 .part v0x1ef8450_0, 0, 1;
L_0x2007bf0 .part v0x1ef8450_0, 1, 1;
L_0x2007c90 .part v0x1ef8450_0, 2, 1;
L_0x200a1a0 .part L_0x1ff4590, 7, 1;
L_0x200a300 .part L_0x2056a20, 7, 1;
L_0x2007d30 .part L_0x2050c90, 7, 1;
L_0x2007dd0 .part v0x1ef8450_0, 0, 1;
L_0x200a4b0 .part v0x1ef8450_0, 1, 1;
L_0x200a550 .part v0x1ef8450_0, 2, 1;
L_0x200ccf0 .part L_0x1ff4590, 8, 1;
L_0x200ce50 .part L_0x2056a20, 8, 1;
L_0x200aac0 .part L_0x2050c90, 8, 1;
L_0x200a7c0 .part v0x1ef8450_0, 0, 1;
L_0x200d1b0 .part v0x1ef8450_0, 1, 1;
L_0x200d250 .part v0x1ef8450_0, 2, 1;
L_0x200f780 .part L_0x1ff4590, 9, 1;
L_0x1ffa030 .part L_0x2056a20, 9, 1;
L_0x200d500 .part L_0x2050c90, 9, 1;
L_0x200d380 .part v0x1ef8450_0, 0, 1;
L_0x200fde0 .part v0x1ef8450_0, 1, 1;
L_0x200fe80 .part v0x1ef8450_0, 2, 1;
L_0x2012530 .part L_0x1ff4590, 10, 1;
L_0x2012690 .part L_0x2056a20, 10, 1;
L_0x2012840 .part L_0x2050c90, 10, 1;
L_0x20128e0 .part v0x1ef8450_0, 0, 1;
L_0x2012980 .part v0x1ef8450_0, 1, 1;
L_0x2012a20 .part v0x1ef8450_0, 2, 1;
L_0x2014f80 .part L_0x1ff4590, 11, 1;
L_0x20150e0 .part L_0x2056a20, 11, 1;
L_0x2012da0 .part L_0x2050c90, 11, 1;
L_0x2012b50 .part v0x1ef8450_0, 0, 1;
L_0x2012bf0 .part v0x1ef8450_0, 1, 1;
L_0x20154d0 .part v0x1ef8450_0, 2, 1;
L_0x20179f0 .part L_0x1ff4590, 12, 1;
L_0x2017b50 .part L_0x2056a20, 12, 1;
L_0x2015810 .part L_0x2050c90, 12, 1;
L_0x2015600 .part v0x1ef8450_0, 0, 1;
L_0x20156a0 .part v0x1ef8450_0, 1, 1;
L_0x2017f70 .part v0x1ef8450_0, 2, 1;
L_0x201a410 .part L_0x1ff4590, 13, 1;
L_0x201a570 .part L_0x2056a20, 13, 1;
L_0x2004ec0 .part L_0x2050c90, 13, 1;
L_0x2018010 .part v0x1ef8450_0, 0, 1;
L_0x20180b0 .part v0x1ef8450_0, 1, 1;
L_0x2018150 .part v0x1ef8450_0, 2, 1;
L_0x201cf80 .part L_0x1ff4590, 14, 1;
L_0x201d0e0 .part L_0x2056a20, 14, 1;
L_0x201a930 .part L_0x2050c90, 14, 1;
L_0x201a9d0 .part v0x1ef8450_0, 0, 1;
L_0x201aa70 .part v0x1ef8450_0, 1, 1;
L_0x201ab10 .part v0x1ef8450_0, 2, 1;
L_0x201f9a0 .part L_0x1ff4590, 15, 1;
L_0x201fb00 .part L_0x2056a20, 15, 1;
L_0x201d830 .part L_0x2050c90, 15, 1;
L_0x200a620 .part v0x1ef8450_0, 0, 1;
L_0x201ffb0 .part v0x1ef8450_0, 1, 1;
L_0x2020050 .part v0x1ef8450_0, 2, 1;
L_0x2022510 .part L_0x1ff4590, 16, 1;
L_0x2022670 .part L_0x2056a20, 16, 1;
L_0x2022820 .part L_0x2050c90, 16, 1;
L_0x2022950 .part v0x1ef8450_0, 0, 1;
L_0x20200f0 .part v0x1ef8450_0, 1, 1;
L_0x2020190 .part v0x1ef8450_0, 2, 1;
L_0x2024f50 .part L_0x1ff4590, 17, 1;
L_0x20250b0 .part L_0x2056a20, 17, 1;
L_0x20229f0 .part L_0x2050c90, 17, 1;
L_0x2022a90 .part v0x1ef8450_0, 0, 1;
L_0x2022b30 .part v0x1ef8450_0, 1, 1;
L_0x2022bd0 .part v0x1ef8450_0, 2, 1;
L_0x20279b0 .part L_0x1ff4590, 18, 1;
L_0x2027b10 .part L_0x2056a20, 18, 1;
L_0x2025780 .part L_0x2050c90, 18, 1;
L_0x20252f0 .part v0x1ef8450_0, 0, 1;
L_0x2025390 .part v0x1ef8450_0, 1, 1;
L_0x2025430 .part v0x1ef8450_0, 2, 1;
L_0x202a3c0 .part L_0x1ff4590, 19, 1;
L_0x202a520 .part L_0x2056a20, 19, 1;
L_0x2027cc0 .part L_0x2050c90, 19, 1;
L_0x2027d60 .part v0x1ef8450_0, 0, 1;
L_0x2027e00 .part v0x1ef8450_0, 1, 1;
L_0x2027ea0 .part v0x1ef8450_0, 2, 1;
L_0x202ce00 .part L_0x1ff4590, 20, 1;
L_0x202cf60 .part L_0x2056a20, 20, 1;
L_0x202a6d0 .part L_0x2050c90, 20, 1;
L_0x202a770 .part v0x1ef8450_0, 0, 1;
L_0x202a810 .part v0x1ef8450_0, 1, 1;
L_0x202a8b0 .part v0x1ef8450_0, 2, 1;
L_0x202fd20 .part L_0x1ff4590, 21, 1;
L_0x202fe80 .part L_0x2056a20, 21, 1;
L_0x2030030 .part L_0x2050c90, 21, 1;
L_0x20300d0 .part v0x1ef8450_0, 0, 1;
L_0x200ff20 .part v0x1ef8450_0, 1, 1;
L_0x200ffc0 .part v0x1ef8450_0, 2, 1;
L_0x20327c0 .part L_0x1ff4590, 22, 1;
L_0x2032920 .part L_0x2056a20, 22, 1;
L_0x2032ad0 .part L_0x2050c90, 22, 1;
L_0x2032c00 .part v0x1ef8450_0, 0, 1;
L_0x2030170 .part v0x1ef8450_0, 1, 1;
L_0x2030210 .part v0x1ef8450_0, 2, 1;
L_0x2035270 .part L_0x1ff4590, 23, 1;
L_0x20353d0 .part L_0x2056a20, 23, 1;
L_0x2032ca0 .part L_0x2050c90, 23, 1;
L_0x2032d40 .part v0x1ef8450_0, 0, 1;
L_0x2032de0 .part v0x1ef8450_0, 1, 1;
L_0x2032e80 .part v0x1ef8450_0, 2, 1;
L_0x2037ce0 .part L_0x1ff4590, 24, 1;
L_0x2037e40 .part L_0x2056a20, 24, 1;
L_0x2035a60 .part L_0x2050c90, 24, 1;
L_0x2035610 .part v0x1ef8450_0, 0, 1;
L_0x20356b0 .part v0x1ef8450_0, 1, 1;
L_0x2035750 .part v0x1ef8450_0, 2, 1;
L_0x203a740 .part L_0x1ff4590, 25, 1;
L_0x200f8e0 .part L_0x2056a20, 25, 1;
L_0x2037ff0 .part L_0x2050c90, 25, 1;
L_0x2038090 .part v0x1ef8450_0, 0, 1;
L_0x2038130 .part v0x1ef8450_0, 1, 1;
L_0x20381d0 .part v0x1ef8450_0, 2, 1;
L_0x203d460 .part L_0x1ff4590, 26, 1;
L_0x203d5c0 .part L_0x2056a20, 26, 1;
L_0x203d770 .part L_0x2050c90, 26, 1;
L_0x203d8a0 .part v0x1ef8450_0, 0, 1;
L_0x203acb0 .part v0x1ef8450_0, 1, 1;
L_0x203ad50 .part v0x1ef8450_0, 2, 1;
L_0x203fee0 .part L_0x1ff4590, 27, 1;
L_0x2040040 .part L_0x2056a20, 27, 1;
L_0x203d940 .part L_0x2050c90, 27, 1;
L_0x203d9e0 .part v0x1ef8450_0, 0, 1;
L_0x203da80 .part v0x1ef8450_0, 1, 1;
L_0x203db20 .part v0x1ef8450_0, 2, 1;
L_0x20428f0 .part L_0x1ff4590, 28, 1;
L_0x2042a50 .part L_0x2056a20, 28, 1;
L_0x2042c00 .part L_0x2050c90, 28, 1;
L_0x2042d30 .part v0x1ef8450_0, 0, 1;
L_0x20401f0 .part v0x1ef8450_0, 1, 1;
L_0x2040290 .part v0x1ef8450_0, 2, 1;
L_0x2045380 .part L_0x1ff4590, 29, 1;
L_0x20454e0 .part L_0x2056a20, 29, 1;
L_0x201a720 .part L_0x2050c90, 29, 1;
L_0x201a7c0 .part v0x1ef8450_0, 0, 1;
L_0x201a860 .part v0x1ef8450_0, 1, 1;
L_0x2042dd0 .part v0x1ef8450_0, 2, 1;
L_0x2047fc0 .part L_0x1ff4590, 30, 1;
L_0x2048120 .part L_0x2056a20, 30, 1;
L_0x2045aa0 .part L_0x2050c90, 30, 1;
L_0x2045b40 .part v0x1ef8450_0, 0, 1;
L_0x2045be0 .part v0x1ef8450_0, 1, 1;
L_0x2045c80 .part v0x1ef8450_0, 2, 1;
LS_0x204aa40_0_0 .concat8 [ 1 1 1 1], L_0x1ff7080, L_0x1ff9ae0, L_0x1ffc7c0, L_0x1fff1e0;
LS_0x204aa40_0_4 .concat8 [ 1 1 1 1], L_0x2001c20, L_0x20047c0, L_0x20073a0, L_0x2009db0;
LS_0x204aa40_0_8 .concat8 [ 1 1 1 1], L_0x200c900, L_0x200f390, L_0x2012140, L_0x2014b90;
LS_0x204aa40_0_12 .concat8 [ 1 1 1 1], L_0x2017600, L_0x201a020, L_0x201cb90, L_0x201f5b0;
LS_0x204aa40_0_16 .concat8 [ 1 1 1 1], L_0x2022120, L_0x2024b60, L_0x20275c0, L_0x2029fd0;
LS_0x204aa40_0_20 .concat8 [ 1 1 1 1], L_0x202ca10, L_0x202f930, L_0x20323d0, L_0x2034e80;
LS_0x204aa40_0_24 .concat8 [ 1 1 1 1], L_0x20378f0, L_0x203a350, L_0x203d070, L_0x203faf0;
LS_0x204aa40_0_28 .concat8 [ 1 1 1 1], L_0x2042500, L_0x2044f90, L_0x2047bd0, L_0x204a650;
LS_0x204aa40_1_0 .concat8 [ 4 4 4 4], LS_0x204aa40_0_0, LS_0x204aa40_0_4, LS_0x204aa40_0_8, LS_0x204aa40_0_12;
LS_0x204aa40_1_4 .concat8 [ 4 4 4 4], LS_0x204aa40_0_16, LS_0x204aa40_0_20, LS_0x204aa40_0_24, LS_0x204aa40_0_28;
L_0x204aa40 .concat8 [ 16 16 0 0], LS_0x204aa40_1_0, LS_0x204aa40_1_4;
L_0x204b660 .part L_0x1ff4590, 31, 1;
L_0x20482d0 .part L_0x2056a20, 31, 1;
L_0x2045f70 .part L_0x2050c90, 31, 1;
L_0x201d320 .part v0x1ef8450_0, 0, 1;
L_0x201d3c0 .part v0x1ef8450_0, 1, 1;
L_0x201d460 .part v0x1ef8450_0, 2, 1;
L_0x2048510 .part L_0x204aa40, 0, 1;
L_0x2048760 .part L_0x204aa40, 1, 1;
L_0x204b810 .part L_0x204aa40, 2, 1;
L_0x204ba90 .part L_0x204aa40, 3, 1;
L_0x204c730 .part L_0x204aa40, 4, 1;
L_0x204c1c0 .part L_0x204aa40, 5, 1;
L_0x204c3e0 .part L_0x204aa40, 6, 1;
L_0x204c650 .part L_0x204aa40, 7, 1;
L_0x204d040 .part L_0x204aa40, 8, 1;
L_0x204c890 .part L_0x204aa40, 9, 1;
L_0x204cab0 .part L_0x204aa40, 10, 1;
L_0x204ccd0 .part L_0x204aa40, 11, 1;
L_0x204d8d0 .part L_0x204aa40, 12, 1;
L_0x204d260 .part L_0x204aa40, 13, 1;
L_0x204d480 .part L_0x204aa40, 14, 1;
L_0x204ce20 .part L_0x204aa40, 15, 1;
L_0x204e390 .part L_0x204aa40, 16, 1;
L_0x204daf0 .part L_0x204aa40, 17, 1;
L_0x204dd10 .part L_0x204aa40, 18, 1;
L_0x204df30 .part L_0x204aa40, 19, 1;
L_0x204ec60 .part L_0x204aa40, 20, 1;
L_0x204e5b0 .part L_0x204aa40, 21, 1;
L_0x204e7d0 .part L_0x204aa40, 22, 1;
L_0x204e9f0 .part L_0x204aa40, 23, 1;
L_0x204f4e0 .part L_0x204aa40, 24, 1;
L_0x204ee80 .part L_0x204aa40, 25, 1;
L_0x204f0a0 .part L_0x204aa40, 26, 1;
L_0x204f2c0 .part L_0x204aa40, 27, 1;
L_0x204fd80 .part L_0x204aa40, 28, 1;
L_0x204f700 .part L_0x204aa40, 29, 1;
L_0x204f920 .part L_0x204aa40, 30, 1;
LS_0x204d5e0_0_0 .concat8 [ 1 1 1 1], L_0x204a310, L_0x2048650, L_0x204b750, L_0x204b8b0;
LS_0x204d5e0_0_4 .concat8 [ 1 1 1 1], L_0x204bb80, L_0x204c100, L_0x204c320, L_0x204b970;
LS_0x204d5e0_0_8 .concat8 [ 1 1 1 1], L_0x204cf80, L_0x204c7d0, L_0x204c9f0, L_0x204cc10;
LS_0x204d5e0_0_12 .concat8 [ 1 1 1 1], L_0x204d860, L_0x204d1a0, L_0x204d3c0, L_0x204c540;
LS_0x204d5e0_0_16 .concat8 [ 1 1 1 1], L_0x204e2d0, L_0x204da30, L_0x204dc50, L_0x204de70;
LS_0x204d5e0_0_20 .concat8 [ 1 1 1 1], L_0x204eba0, L_0x204e4f0, L_0x204e710, L_0x204e930;
LS_0x204d5e0_0_24 .concat8 [ 1 1 1 1], L_0x204ea90, L_0x204edc0, L_0x204efe0, L_0x204f200;
LS_0x204d5e0_0_28 .concat8 [ 1 1 1 1], L_0x204f360, L_0x204f640, L_0x204f860, L_0x2051100;
LS_0x204d5e0_1_0 .concat8 [ 4 4 4 4], LS_0x204d5e0_0_0, LS_0x204d5e0_0_4, LS_0x204d5e0_0_8, LS_0x204d5e0_0_12;
LS_0x204d5e0_1_4 .concat8 [ 4 4 4 4], LS_0x204d5e0_0_16, LS_0x204d5e0_0_20, LS_0x204d5e0_0_24, LS_0x204d5e0_0_28;
L_0x204d5e0 .concat8 [ 16 16 0 0], LS_0x204d5e0_1_0, LS_0x204d5e0_1_4;
L_0x204e0e0 .part L_0x204aa40, 31, 1;
L_0x2050a40 .part v0x1ef8450_0, 0, 1;
L_0x2050ba0 .part v0x1ef8450_0, 0, 1;
LS_0x2050c90_0_0 .concat8 [ 1 1 1 1], L_0x2050e50, L_0x1ff5f70, L_0x1ff8730, L_0x1ffb380;
LS_0x2050c90_0_4 .concat8 [ 1 1 1 1], L_0x1ffde80, L_0x20007d0, L_0x20033e0, L_0x2005f50;
LS_0x2050c90_0_8 .concat8 [ 1 1 1 1], L_0x20089d0, L_0x200b4b0, L_0x200def0, L_0x2010d10;
LS_0x2050c90_0_12 .concat8 [ 1 1 1 1], L_0x20137e0, L_0x2016250, L_0x2018c70, L_0x201b7e0;
LS_0x2050c90_0_16 .concat8 [ 1 1 1 1], L_0x201e1b0, L_0x2020d40, L_0x2023710, L_0x2026170;
LS_0x2050c90_0_20 .concat8 [ 1 1 1 1], L_0x2028bf0, L_0x202b630, L_0x202e490, L_0x2030f30;
LS_0x2050c90_0_24 .concat8 [ 1 1 1 1], L_0x20339e0, L_0x2036450, L_0x2038eb0, L_0x203bbd0;
LS_0x2050c90_0_28 .concat8 [ 1 1 1 1], L_0x203e6a0, L_0x2041120, L_0x2043bb0, L_0x20467f0;
LS_0x2050c90_0_32 .concat8 [ 1 0 0 0], L_0x2049220;
LS_0x2050c90_1_0 .concat8 [ 4 4 4 4], LS_0x2050c90_0_0, LS_0x2050c90_0_4, LS_0x2050c90_0_8, LS_0x2050c90_0_12;
LS_0x2050c90_1_4 .concat8 [ 4 4 4 4], LS_0x2050c90_0_16, LS_0x2050c90_0_20, LS_0x2050c90_0_24, LS_0x2050c90_0_28;
LS_0x2050c90_1_8 .concat8 [ 1 0 0 0], LS_0x2050c90_0_32;
L_0x2050c90 .concat8 [ 16 16 1 0], LS_0x2050c90_1_0, LS_0x2050c90_1_4, LS_0x2050c90_1_8;
L_0x2051d00 .part L_0x2050c90, 32, 1;
L_0x20515d0 .part L_0x2050c90, 32, 1;
L_0x2052c50 .part L_0x1ff4590, 31, 1;
L_0x2051e60 .part L_0x2056a20, 31, 1;
L_0x2051f50 .part L_0x204aa40, 31, 1;
L_0x2052040 .part v0x1ef8450_0, 2, 1;
L_0x20523c0 .part v0x1ef8450_0, 0, 1;
L_0x2053520 .part v0x1ef8450_0, 1, 1;
L_0x2053880 .part L_0x204aa40, 31, 1;
L_0x2052db0 .part/pv L_0x2052e50, 0, 1, 32;
L_0x2052fb0 .part L_0x204aa40, 0, 1;
S_0x1e79f40 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e7a130 .param/l "i" 0 4 165, +C4<00>;
S_0x1e7a210 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e79f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ff5950/d .functor AND 1, L_0x1ff7470, L_0x1ff75d0, C4<1>, C4<1>;
L_0x1ff5950 .delay 1 (40,40,40) L_0x1ff5950/d;
L_0x1ff59c0/d .functor NAND 1, L_0x1ff7470, L_0x1ff75d0, C4<1>, C4<1>;
L_0x1ff59c0 .delay 1 (20,20,20) L_0x1ff59c0/d;
L_0x1ff5a30/d .functor OR 1, L_0x1ff7470, L_0x1ff75d0, C4<0>, C4<0>;
L_0x1ff5a30 .delay 1 (40,40,40) L_0x1ff5a30/d;
L_0x1ff5bc0/d .functor NOR 1, L_0x1ff7470, L_0x1ff75d0, C4<0>, C4<0>;
L_0x1ff5bc0 .delay 1 (20,20,20) L_0x1ff5bc0/d;
L_0x1ff5c30/d .functor XOR 1, L_0x1ff7470, L_0x1ff75d0, C4<0>, C4<0>;
L_0x1ff5c30 .delay 1 (40,40,40) L_0x1ff5c30/d;
L_0x1ff5fe0/d .functor NOT 1, L_0x1ff7810, C4<0>, C4<0>, C4<0>;
L_0x1ff5fe0 .delay 1 (10,10,10) L_0x1ff5fe0/d;
L_0x1ff6050/d .functor NOT 1, L_0x1ff78b0, C4<0>, C4<0>, C4<0>;
L_0x1ff6050 .delay 1 (10,10,10) L_0x1ff6050/d;
L_0x1ff60c0/d .functor NOT 1, L_0x1ff79e0, C4<0>, C4<0>, C4<0>;
L_0x1ff60c0 .delay 1 (10,10,10) L_0x1ff60c0/d;
L_0x1ff6130/d .functor AND 1, L_0x1ff5d80, L_0x1ff5fe0, L_0x1ff6050, L_0x1ff60c0;
L_0x1ff6130 .delay 1 (80,80,80) L_0x1ff6130/d;
L_0x1ff62e0/d .functor AND 1, L_0x1ff5d80, L_0x1ff7810, L_0x1ff6050, L_0x1ff60c0;
L_0x1ff62e0 .delay 1 (80,80,80) L_0x1ff62e0/d;
L_0x1ff6490/d .functor AND 1, L_0x1ff5c30, L_0x1ff5fe0, L_0x1ff78b0, L_0x1ff60c0;
L_0x1ff6490 .delay 1 (80,80,80) L_0x1ff6490/d;
L_0x1ff66d0/d .functor AND 1, L_0x1ff5d80, L_0x1ff7810, L_0x1ff78b0, L_0x1ff60c0;
L_0x1ff66d0 .delay 1 (80,80,80) L_0x1ff66d0/d;
L_0x1ff68a0/d .functor AND 1, L_0x1ff5950, L_0x1ff5fe0, L_0x1ff6050, L_0x1ff79e0;
L_0x1ff68a0 .delay 1 (80,80,80) L_0x1ff68a0/d;
L_0x1ff6b00/d .functor AND 1, L_0x1ff59c0, L_0x1ff7810, L_0x1ff6050, L_0x1ff79e0;
L_0x1ff6b00 .delay 1 (80,80,80) L_0x1ff6b00/d;
L_0x1ff6830/d .functor AND 1, L_0x1ff5bc0, L_0x1ff5fe0, L_0x1ff78b0, L_0x1ff79e0;
L_0x1ff6830 .delay 1 (80,80,80) L_0x1ff6830/d;
L_0x1ff6ee0/d .functor AND 1, L_0x1ff5a30, L_0x1ff7810, L_0x1ff78b0, L_0x1ff79e0;
L_0x1ff6ee0 .delay 1 (80,80,80) L_0x1ff6ee0/d;
L_0x1ff7080/0/0 .functor OR 1, L_0x1ff6130, L_0x1ff62e0, L_0x1ff6490, L_0x1ff68a0;
L_0x1ff7080/0/4 .functor OR 1, L_0x1ff6b00, L_0x1ff6830, L_0x1ff6ee0, L_0x1ff66d0;
L_0x1ff7080/d .functor OR 1, L_0x1ff7080/0/0, L_0x1ff7080/0/4, C4<0>, C4<0>;
L_0x1ff7080 .delay 1 (160,160,160) L_0x1ff7080/d;
v0x1e7b170_0 .net "a", 0 0, L_0x1ff7470;  1 drivers
v0x1e7b230_0 .net "addSub", 0 0, L_0x1ff5d80;  1 drivers
v0x1e7b300_0 .net "andRes", 0 0, L_0x1ff5950;  1 drivers
v0x1e7b3d0_0 .net "b", 0 0, L_0x1ff75d0;  1 drivers
v0x1e7b4a0_0 .net "carryIn", 0 0, L_0x1ff5b10;  1 drivers
v0x1e7b540_0 .net "carryOut", 0 0, L_0x1ff5f70;  1 drivers
v0x1e7b610_0 .net "initialResult", 0 0, L_0x1ff7080;  1 drivers
v0x1e7b6b0_0 .net "isAdd", 0 0, L_0x1ff6130;  1 drivers
v0x1e7b750_0 .net "isAnd", 0 0, L_0x1ff68a0;  1 drivers
v0x1e7b880_0 .net "isNand", 0 0, L_0x1ff6b00;  1 drivers
v0x1e7b920_0 .net "isNor", 0 0, L_0x1ff6830;  1 drivers
v0x1e7b9c0_0 .net "isOr", 0 0, L_0x1ff6ee0;  1 drivers
v0x1e7ba80_0 .net "isSLT", 0 0, L_0x1ff66d0;  1 drivers
v0x1e7bb40_0 .net "isSub", 0 0, L_0x1ff62e0;  1 drivers
v0x1e7bc00_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e7bcd0_0 .net "isXor", 0 0, L_0x1ff6490;  1 drivers
v0x1e7bd70_0 .net "nandRes", 0 0, L_0x1ff59c0;  1 drivers
v0x1e7bf20_0 .net "norRes", 0 0, L_0x1ff5bc0;  1 drivers
v0x1e7bfc0_0 .net "orRes", 0 0, L_0x1ff5a30;  1 drivers
v0x1e7c060_0 .net "s0", 0 0, L_0x1ff7810;  1 drivers
v0x1e7c100_0 .net "s0inv", 0 0, L_0x1ff5fe0;  1 drivers
v0x1e7c1c0_0 .net "s1", 0 0, L_0x1ff78b0;  1 drivers
v0x1e7c280_0 .net "s1inv", 0 0, L_0x1ff6050;  1 drivers
v0x1e7c340_0 .net "s2", 0 0, L_0x1ff79e0;  1 drivers
v0x1e7c400_0 .net "s2inv", 0 0, L_0x1ff60c0;  1 drivers
v0x1e7c4c0_0 .net "xorRes", 0 0, L_0x1ff5c30;  1 drivers
S_0x1e7a510 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e7a210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ff5ca0/d .functor XOR 1, L_0x1ff75d0, L_0x204e240, C4<0>, C4<0>;
L_0x1ff5ca0 .delay 1 (40,40,40) L_0x1ff5ca0/d;
L_0x1ff5d10/d .functor XOR 1, L_0x1ff7470, L_0x1ff5ca0, C4<0>, C4<0>;
L_0x1ff5d10 .delay 1 (40,40,40) L_0x1ff5d10/d;
L_0x1ff5d80/d .functor XOR 1, L_0x1ff5d10, L_0x1ff5b10, C4<0>, C4<0>;
L_0x1ff5d80 .delay 1 (40,40,40) L_0x1ff5d80/d;
L_0x1ff5df0/d .functor AND 1, L_0x1ff7470, L_0x1ff5ca0, C4<1>, C4<1>;
L_0x1ff5df0 .delay 1 (40,40,40) L_0x1ff5df0/d;
L_0x1ff5aa0/d .functor AND 1, L_0x1ff5d10, L_0x1ff5b10, C4<1>, C4<1>;
L_0x1ff5aa0 .delay 1 (40,40,40) L_0x1ff5aa0/d;
L_0x1ff5f70/d .functor OR 1, L_0x1ff5df0, L_0x1ff5aa0, C4<0>, C4<0>;
L_0x1ff5f70 .delay 1 (40,40,40) L_0x1ff5f70/d;
v0x1e7a7e0_0 .net "AandB", 0 0, L_0x1ff5df0;  1 drivers
v0x1e7a8c0_0 .net "BxorSub", 0 0, L_0x1ff5ca0;  1 drivers
v0x1e7a980_0 .net "a", 0 0, L_0x1ff7470;  alias, 1 drivers
v0x1e7aa50_0 .net "b", 0 0, L_0x1ff75d0;  alias, 1 drivers
v0x1e7ab10_0 .net "carryin", 0 0, L_0x1ff5b10;  alias, 1 drivers
v0x1e7ac20_0 .net "carryout", 0 0, L_0x1ff5f70;  alias, 1 drivers
v0x1e7ace0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e7ada0_0 .net "res", 0 0, L_0x1ff5d80;  alias, 1 drivers
v0x1e7ae60_0 .net "xAorB", 0 0, L_0x1ff5d10;  1 drivers
v0x1e7afb0_0 .net "xAorBandCin", 0 0, L_0x1ff5aa0;  1 drivers
S_0x1e7c6a0 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e7c860 .param/l "i" 0 4 165, +C4<01>;
S_0x1e7c920 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e7c6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ff7510/d .functor AND 1, L_0x1ff9ed0, L_0x1ffa140, C4<1>, C4<1>;
L_0x1ff7510 .delay 1 (40,40,40) L_0x1ff7510/d;
L_0x1ff7ad0/d .functor NAND 1, L_0x1ff9ed0, L_0x1ffa140, C4<1>, C4<1>;
L_0x1ff7ad0 .delay 1 (20,20,20) L_0x1ff7ad0/d;
L_0x1ff7c30/d .functor OR 1, L_0x1ff9ed0, L_0x1ffa140, C4<0>, C4<0>;
L_0x1ff7c30 .delay 1 (40,40,40) L_0x1ff7c30/d;
L_0x1ff7dc0/d .functor NOR 1, L_0x1ff9ed0, L_0x1ffa140, C4<0>, C4<0>;
L_0x1ff7dc0 .delay 1 (20,20,20) L_0x1ff7dc0/d;
L_0x1ff7e80/d .functor XOR 1, L_0x1ff9ed0, L_0x1ffa140, C4<0>, C4<0>;
L_0x1ff7e80 .delay 1 (40,40,40) L_0x1ff7e80/d;
L_0x1ff8930/d .functor NOT 1, L_0x1ffa390, C4<0>, C4<0>, C4<0>;
L_0x1ff8930 .delay 1 (10,10,10) L_0x1ff8930/d;
L_0x1ff8a90/d .functor NOT 1, L_0x1ffa430, C4<0>, C4<0>, C4<0>;
L_0x1ff8a90 .delay 1 (10,10,10) L_0x1ff8a90/d;
L_0x1ff8b50/d .functor NOT 1, L_0x1ffa4d0, C4<0>, C4<0>, C4<0>;
L_0x1ff8b50 .delay 1 (10,10,10) L_0x1ff8b50/d;
L_0x1ff8d00/d .functor AND 1, L_0x1ff8250, L_0x1ff8930, L_0x1ff8a90, L_0x1ff8b50;
L_0x1ff8d00 .delay 1 (80,80,80) L_0x1ff8d00/d;
L_0x1ff8eb0/d .functor AND 1, L_0x1ff8250, L_0x1ffa390, L_0x1ff8a90, L_0x1ff8b50;
L_0x1ff8eb0 .delay 1 (80,80,80) L_0x1ff8eb0/d;
L_0x1ff9060/d .functor AND 1, L_0x1ff7e80, L_0x1ff8930, L_0x1ffa430, L_0x1ff8b50;
L_0x1ff9060 .delay 1 (80,80,80) L_0x1ff9060/d;
L_0x1ff9250/d .functor AND 1, L_0x1ff8250, L_0x1ffa390, L_0x1ffa430, L_0x1ff8b50;
L_0x1ff9250 .delay 1 (80,80,80) L_0x1ff9250/d;
L_0x1ff9380/d .functor AND 1, L_0x1ff7510, L_0x1ff8930, L_0x1ff8a90, L_0x1ffa4d0;
L_0x1ff9380 .delay 1 (80,80,80) L_0x1ff9380/d;
L_0x1ff95e0/d .functor AND 1, L_0x1ff7ad0, L_0x1ffa390, L_0x1ff8a90, L_0x1ffa4d0;
L_0x1ff95e0 .delay 1 (80,80,80) L_0x1ff95e0/d;
L_0x1ff9310/d .functor AND 1, L_0x1ff7dc0, L_0x1ff8930, L_0x1ffa430, L_0x1ffa4d0;
L_0x1ff9310 .delay 1 (80,80,80) L_0x1ff9310/d;
L_0x1ff9940/d .functor AND 1, L_0x1ff7c30, L_0x1ffa390, L_0x1ffa430, L_0x1ffa4d0;
L_0x1ff9940 .delay 1 (80,80,80) L_0x1ff9940/d;
L_0x1ff9ae0/0/0 .functor OR 1, L_0x1ff8d00, L_0x1ff8eb0, L_0x1ff9060, L_0x1ff9380;
L_0x1ff9ae0/0/4 .functor OR 1, L_0x1ff95e0, L_0x1ff9310, L_0x1ff9940, L_0x1ff9250;
L_0x1ff9ae0/d .functor OR 1, L_0x1ff9ae0/0/0, L_0x1ff9ae0/0/4, C4<0>, C4<0>;
L_0x1ff9ae0 .delay 1 (160,160,160) L_0x1ff9ae0/d;
v0x1e7d870_0 .net "a", 0 0, L_0x1ff9ed0;  1 drivers
v0x1e7d930_0 .net "addSub", 0 0, L_0x1ff8250;  1 drivers
v0x1e7d9d0_0 .net "andRes", 0 0, L_0x1ff7510;  1 drivers
v0x1e7daa0_0 .net "b", 0 0, L_0x1ffa140;  1 drivers
v0x1e7db70_0 .net "carryIn", 0 0, L_0x1ffa2f0;  1 drivers
v0x1e7dc10_0 .net "carryOut", 0 0, L_0x1ff8730;  1 drivers
v0x1e7dce0_0 .net "initialResult", 0 0, L_0x1ff9ae0;  1 drivers
v0x1e7dd80_0 .net "isAdd", 0 0, L_0x1ff8d00;  1 drivers
v0x1e7de20_0 .net "isAnd", 0 0, L_0x1ff9380;  1 drivers
v0x1e7df50_0 .net "isNand", 0 0, L_0x1ff95e0;  1 drivers
v0x1e7dff0_0 .net "isNor", 0 0, L_0x1ff9310;  1 drivers
v0x1e7e090_0 .net "isOr", 0 0, L_0x1ff9940;  1 drivers
v0x1e7e150_0 .net "isSLT", 0 0, L_0x1ff9250;  1 drivers
v0x1e7e210_0 .net "isSub", 0 0, L_0x1ff8eb0;  1 drivers
v0x1e7e2d0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e7e370_0 .net "isXor", 0 0, L_0x1ff9060;  1 drivers
v0x1e7e430_0 .net "nandRes", 0 0, L_0x1ff7ad0;  1 drivers
v0x1e7e5e0_0 .net "norRes", 0 0, L_0x1ff7dc0;  1 drivers
v0x1e7e680_0 .net "orRes", 0 0, L_0x1ff7c30;  1 drivers
v0x1e7e720_0 .net "s0", 0 0, L_0x1ffa390;  1 drivers
v0x1e7e7c0_0 .net "s0inv", 0 0, L_0x1ff8930;  1 drivers
v0x1e7e880_0 .net "s1", 0 0, L_0x1ffa430;  1 drivers
v0x1e7e940_0 .net "s1inv", 0 0, L_0x1ff8a90;  1 drivers
v0x1e7ea00_0 .net "s2", 0 0, L_0x1ffa4d0;  1 drivers
v0x1e7eac0_0 .net "s2inv", 0 0, L_0x1ff8b50;  1 drivers
v0x1e7eb80_0 .net "xorRes", 0 0, L_0x1ff7e80;  1 drivers
S_0x1e7cc20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e7c920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ff7fe0/d .functor XOR 1, L_0x1ffa140, L_0x204e240, C4<0>, C4<0>;
L_0x1ff7fe0 .delay 1 (40,40,40) L_0x1ff7fe0/d;
L_0x1ff80a0/d .functor XOR 1, L_0x1ff9ed0, L_0x1ff7fe0, C4<0>, C4<0>;
L_0x1ff80a0 .delay 1 (40,40,40) L_0x1ff80a0/d;
L_0x1ff8250/d .functor XOR 1, L_0x1ff80a0, L_0x1ffa2f0, C4<0>, C4<0>;
L_0x1ff8250 .delay 1 (40,40,40) L_0x1ff8250/d;
L_0x1ff8450/d .functor AND 1, L_0x1ff9ed0, L_0x1ff7fe0, C4<1>, C4<1>;
L_0x1ff8450 .delay 1 (40,40,40) L_0x1ff8450/d;
L_0x1ff86c0/d .functor AND 1, L_0x1ff80a0, L_0x1ffa2f0, C4<1>, C4<1>;
L_0x1ff86c0 .delay 1 (40,40,40) L_0x1ff86c0/d;
L_0x1ff8730/d .functor OR 1, L_0x1ff8450, L_0x1ff86c0, C4<0>, C4<0>;
L_0x1ff8730 .delay 1 (40,40,40) L_0x1ff8730/d;
v0x1e7ceb0_0 .net "AandB", 0 0, L_0x1ff8450;  1 drivers
v0x1e7cf90_0 .net "BxorSub", 0 0, L_0x1ff7fe0;  1 drivers
v0x1e7d050_0 .net "a", 0 0, L_0x1ff9ed0;  alias, 1 drivers
v0x1e7d120_0 .net "b", 0 0, L_0x1ffa140;  alias, 1 drivers
v0x1e7d1e0_0 .net "carryin", 0 0, L_0x1ffa2f0;  alias, 1 drivers
v0x1e7d2f0_0 .net "carryout", 0 0, L_0x1ff8730;  alias, 1 drivers
v0x1e7d3b0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e7d4a0_0 .net "res", 0 0, L_0x1ff8250;  alias, 1 drivers
v0x1e7d560_0 .net "xAorB", 0 0, L_0x1ff80a0;  1 drivers
v0x1e7d6b0_0 .net "xAorBandCin", 0 0, L_0x1ff86c0;  1 drivers
S_0x1e7ed60 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e7ef50 .param/l "i" 0 4 165, +C4<010>;
S_0x1e7eff0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e7ed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ff7950/d .functor AND 1, L_0x1ffcbb0, L_0x1ffcd10, C4<1>, C4<1>;
L_0x1ff7950 .delay 1 (40,40,40) L_0x1ff7950/d;
L_0x1ffa720/d .functor NAND 1, L_0x1ffcbb0, L_0x1ffcd10, C4<1>, C4<1>;
L_0x1ffa720 .delay 1 (20,20,20) L_0x1ffa720/d;
L_0x1ffa880/d .functor OR 1, L_0x1ffcbb0, L_0x1ffcd10, C4<0>, C4<0>;
L_0x1ffa880 .delay 1 (40,40,40) L_0x1ffa880/d;
L_0x1ffaa10/d .functor NOR 1, L_0x1ffcbb0, L_0x1ffcd10, C4<0>, C4<0>;
L_0x1ffaa10 .delay 1 (20,20,20) L_0x1ffaa10/d;
L_0x1ffaad0/d .functor XOR 1, L_0x1ffcbb0, L_0x1ffcd10, C4<0>, C4<0>;
L_0x1ffaad0 .delay 1 (40,40,40) L_0x1ffaad0/d;
L_0x1ffb580/d .functor NOT 1, L_0x1ffcf60, C4<0>, C4<0>, C4<0>;
L_0x1ffb580 .delay 1 (10,10,10) L_0x1ffb580/d;
L_0x1ffb6e0/d .functor NOT 1, L_0x1ffd090, C4<0>, C4<0>, C4<0>;
L_0x1ffb6e0 .delay 1 (10,10,10) L_0x1ffb6e0/d;
L_0x1ffb7a0/d .functor NOT 1, L_0x1ffd130, C4<0>, C4<0>, C4<0>;
L_0x1ffb7a0 .delay 1 (10,10,10) L_0x1ffb7a0/d;
L_0x1ffb950/d .functor AND 1, L_0x1ffaea0, L_0x1ffb580, L_0x1ffb6e0, L_0x1ffb7a0;
L_0x1ffb950 .delay 1 (80,80,80) L_0x1ffb950/d;
L_0x1ffbb00/d .functor AND 1, L_0x1ffaea0, L_0x1ffcf60, L_0x1ffb6e0, L_0x1ffb7a0;
L_0x1ffbb00 .delay 1 (80,80,80) L_0x1ffbb00/d;
L_0x1ffbcb0/d .functor AND 1, L_0x1ffaad0, L_0x1ffb580, L_0x1ffd090, L_0x1ffb7a0;
L_0x1ffbcb0 .delay 1 (80,80,80) L_0x1ffbcb0/d;
L_0x1ffbea0/d .functor AND 1, L_0x1ffaea0, L_0x1ffcf60, L_0x1ffd090, L_0x1ffb7a0;
L_0x1ffbea0 .delay 1 (80,80,80) L_0x1ffbea0/d;
L_0x1ffbfd0/d .functor AND 1, L_0x1ff7950, L_0x1ffb580, L_0x1ffb6e0, L_0x1ffd130;
L_0x1ffbfd0 .delay 1 (80,80,80) L_0x1ffbfd0/d;
L_0x1ffc260/d .functor AND 1, L_0x1ffa720, L_0x1ffcf60, L_0x1ffb6e0, L_0x1ffd130;
L_0x1ffc260 .delay 1 (80,80,80) L_0x1ffc260/d;
L_0x1ffbf60/d .functor AND 1, L_0x1ffaa10, L_0x1ffb580, L_0x1ffd090, L_0x1ffd130;
L_0x1ffbf60 .delay 1 (80,80,80) L_0x1ffbf60/d;
L_0x1ffc5f0/d .functor AND 1, L_0x1ffa880, L_0x1ffcf60, L_0x1ffd090, L_0x1ffd130;
L_0x1ffc5f0 .delay 1 (80,80,80) L_0x1ffc5f0/d;
L_0x1ffc7c0/0/0 .functor OR 1, L_0x1ffb950, L_0x1ffbb00, L_0x1ffbcb0, L_0x1ffbfd0;
L_0x1ffc7c0/0/4 .functor OR 1, L_0x1ffc260, L_0x1ffbf60, L_0x1ffc5f0, L_0x1ffbea0;
L_0x1ffc7c0/d .functor OR 1, L_0x1ffc7c0/0/0, L_0x1ffc7c0/0/4, C4<0>, C4<0>;
L_0x1ffc7c0 .delay 1 (160,160,160) L_0x1ffc7c0/d;
v0x1e7ff80_0 .net "a", 0 0, L_0x1ffcbb0;  1 drivers
v0x1e80040_0 .net "addSub", 0 0, L_0x1ffaea0;  1 drivers
v0x1e80110_0 .net "andRes", 0 0, L_0x1ff7950;  1 drivers
v0x1e801e0_0 .net "b", 0 0, L_0x1ffcd10;  1 drivers
v0x1e802b0_0 .net "carryIn", 0 0, L_0x1ffcec0;  1 drivers
v0x1e80350_0 .net "carryOut", 0 0, L_0x1ffb380;  1 drivers
v0x1e80420_0 .net "initialResult", 0 0, L_0x1ffc7c0;  1 drivers
v0x1e804c0_0 .net "isAdd", 0 0, L_0x1ffb950;  1 drivers
v0x1e80560_0 .net "isAnd", 0 0, L_0x1ffbfd0;  1 drivers
v0x1e80690_0 .net "isNand", 0 0, L_0x1ffc260;  1 drivers
v0x1e80730_0 .net "isNor", 0 0, L_0x1ffbf60;  1 drivers
v0x1e807d0_0 .net "isOr", 0 0, L_0x1ffc5f0;  1 drivers
v0x1e80890_0 .net "isSLT", 0 0, L_0x1ffbea0;  1 drivers
v0x1e80950_0 .net "isSub", 0 0, L_0x1ffbb00;  1 drivers
v0x1e80a10_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e80ab0_0 .net "isXor", 0 0, L_0x1ffbcb0;  1 drivers
v0x1e80b70_0 .net "nandRes", 0 0, L_0x1ffa720;  1 drivers
v0x1e80d20_0 .net "norRes", 0 0, L_0x1ffaa10;  1 drivers
v0x1e80dc0_0 .net "orRes", 0 0, L_0x1ffa880;  1 drivers
v0x1e80e60_0 .net "s0", 0 0, L_0x1ffcf60;  1 drivers
v0x1e80f00_0 .net "s0inv", 0 0, L_0x1ffb580;  1 drivers
v0x1e80fc0_0 .net "s1", 0 0, L_0x1ffd090;  1 drivers
v0x1e81080_0 .net "s1inv", 0 0, L_0x1ffb6e0;  1 drivers
v0x1e81140_0 .net "s2", 0 0, L_0x1ffd130;  1 drivers
v0x1e81200_0 .net "s2inv", 0 0, L_0x1ffb7a0;  1 drivers
v0x1e812c0_0 .net "xorRes", 0 0, L_0x1ffaad0;  1 drivers
S_0x1e7f2f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e7eff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ffac30/d .functor XOR 1, L_0x1ffcd10, L_0x204e240, C4<0>, C4<0>;
L_0x1ffac30 .delay 1 (40,40,40) L_0x1ffac30/d;
L_0x1ffacf0/d .functor XOR 1, L_0x1ffcbb0, L_0x1ffac30, C4<0>, C4<0>;
L_0x1ffacf0 .delay 1 (40,40,40) L_0x1ffacf0/d;
L_0x1ffaea0/d .functor XOR 1, L_0x1ffacf0, L_0x1ffcec0, C4<0>, C4<0>;
L_0x1ffaea0 .delay 1 (40,40,40) L_0x1ffaea0/d;
L_0x1ffb0a0/d .functor AND 1, L_0x1ffcbb0, L_0x1ffac30, C4<1>, C4<1>;
L_0x1ffb0a0 .delay 1 (40,40,40) L_0x1ffb0a0/d;
L_0x1ffb310/d .functor AND 1, L_0x1ffacf0, L_0x1ffcec0, C4<1>, C4<1>;
L_0x1ffb310 .delay 1 (40,40,40) L_0x1ffb310/d;
L_0x1ffb380/d .functor OR 1, L_0x1ffb0a0, L_0x1ffb310, C4<0>, C4<0>;
L_0x1ffb380 .delay 1 (40,40,40) L_0x1ffb380/d;
v0x1e7f580_0 .net "AandB", 0 0, L_0x1ffb0a0;  1 drivers
v0x1e7f660_0 .net "BxorSub", 0 0, L_0x1ffac30;  1 drivers
v0x1e7f720_0 .net "a", 0 0, L_0x1ffcbb0;  alias, 1 drivers
v0x1e7f7f0_0 .net "b", 0 0, L_0x1ffcd10;  alias, 1 drivers
v0x1e7f8b0_0 .net "carryin", 0 0, L_0x1ffcec0;  alias, 1 drivers
v0x1e7f9c0_0 .net "carryout", 0 0, L_0x1ffb380;  alias, 1 drivers
v0x1e7fa80_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e7fbb0_0 .net "res", 0 0, L_0x1ffaea0;  alias, 1 drivers
v0x1e7fc70_0 .net "xAorB", 0 0, L_0x1ffacf0;  1 drivers
v0x1e7fdc0_0 .net "xAorBandCin", 0 0, L_0x1ffb310;  1 drivers
S_0x1e814a0 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e7d450 .param/l "i" 0 4 165, +C4<011>;
S_0x1e816d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e814a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ff9f70/d .functor AND 1, L_0x1fff5d0, L_0x1fff730, C4<1>, C4<1>;
L_0x1ff9f70 .delay 1 (40,40,40) L_0x1ff9f70/d;
L_0x1ffd270/d .functor NAND 1, L_0x1fff5d0, L_0x1fff730, C4<1>, C4<1>;
L_0x1ffd270 .delay 1 (20,20,20) L_0x1ffd270/d;
L_0x1ffd3d0/d .functor OR 1, L_0x1fff5d0, L_0x1fff730, C4<0>, C4<0>;
L_0x1ffd3d0 .delay 1 (40,40,40) L_0x1ffd3d0/d;
L_0x1ffd560/d .functor NOR 1, L_0x1fff5d0, L_0x1fff730, C4<0>, C4<0>;
L_0x1ffd560 .delay 1 (20,20,20) L_0x1ffd560/d;
L_0x1ffd620/d .functor XOR 1, L_0x1fff5d0, L_0x1fff730, C4<0>, C4<0>;
L_0x1ffd620 .delay 1 (40,40,40) L_0x1ffd620/d;
L_0x1ffdfe0/d .functor NOT 1, L_0x1fffa00, C4<0>, C4<0>, C4<0>;
L_0x1ffdfe0 .delay 1 (10,10,10) L_0x1ffdfe0/d;
L_0x1ffe0a0/d .functor NOT 1, L_0x1fffaa0, C4<0>, C4<0>, C4<0>;
L_0x1ffe0a0 .delay 1 (10,10,10) L_0x1ffe0a0/d;
L_0x1ffe200/d .functor NOT 1, L_0x1fffb40, C4<0>, C4<0>, C4<0>;
L_0x1ffe200 .delay 1 (10,10,10) L_0x1ffe200/d;
L_0x1ffe310/d .functor AND 1, L_0x1ffd9a0, L_0x1ffdfe0, L_0x1ffe0a0, L_0x1ffe200;
L_0x1ffe310 .delay 1 (80,80,80) L_0x1ffe310/d;
L_0x1ffe510/d .functor AND 1, L_0x1ffd9a0, L_0x1fffa00, L_0x1ffe0a0, L_0x1ffe200;
L_0x1ffe510 .delay 1 (80,80,80) L_0x1ffe510/d;
L_0x1ffe720/d .functor AND 1, L_0x1ffd620, L_0x1ffdfe0, L_0x1fffaa0, L_0x1ffe200;
L_0x1ffe720 .delay 1 (80,80,80) L_0x1ffe720/d;
L_0x1ffe900/d .functor AND 1, L_0x1ffd9a0, L_0x1fffa00, L_0x1fffaa0, L_0x1ffe200;
L_0x1ffe900 .delay 1 (80,80,80) L_0x1ffe900/d;
L_0x1ffead0/d .functor AND 1, L_0x1ff9f70, L_0x1ffdfe0, L_0x1ffe0a0, L_0x1fffb40;
L_0x1ffead0 .delay 1 (80,80,80) L_0x1ffead0/d;
L_0x1ffecb0/d .functor AND 1, L_0x1ffd270, L_0x1fffa00, L_0x1ffe0a0, L_0x1fffb40;
L_0x1ffecb0 .delay 1 (80,80,80) L_0x1ffecb0/d;
L_0x1ffea60/d .functor AND 1, L_0x1ffd560, L_0x1ffdfe0, L_0x1fffaa0, L_0x1fffb40;
L_0x1ffea60 .delay 1 (80,80,80) L_0x1ffea60/d;
L_0x1fff040/d .functor AND 1, L_0x1ffd3d0, L_0x1fffa00, L_0x1fffaa0, L_0x1fffb40;
L_0x1fff040 .delay 1 (80,80,80) L_0x1fff040/d;
L_0x1fff1e0/0/0 .functor OR 1, L_0x1ffe310, L_0x1ffe510, L_0x1ffe720, L_0x1ffead0;
L_0x1fff1e0/0/4 .functor OR 1, L_0x1ffecb0, L_0x1ffea60, L_0x1fff040, L_0x1ffe900;
L_0x1fff1e0/d .functor OR 1, L_0x1fff1e0/0/0, L_0x1fff1e0/0/4, C4<0>, C4<0>;
L_0x1fff1e0 .delay 1 (160,160,160) L_0x1fff1e0/d;
v0x1e825d0_0 .net "a", 0 0, L_0x1fff5d0;  1 drivers
v0x1e82690_0 .net "addSub", 0 0, L_0x1ffd9a0;  1 drivers
v0x1e82760_0 .net "andRes", 0 0, L_0x1ff9f70;  1 drivers
v0x1e82830_0 .net "b", 0 0, L_0x1fff730;  1 drivers
v0x1e82900_0 .net "carryIn", 0 0, L_0x1ffd1d0;  1 drivers
v0x1e829a0_0 .net "carryOut", 0 0, L_0x1ffde80;  1 drivers
v0x1e82a70_0 .net "initialResult", 0 0, L_0x1fff1e0;  1 drivers
v0x1e82b10_0 .net "isAdd", 0 0, L_0x1ffe310;  1 drivers
v0x1e82bb0_0 .net "isAnd", 0 0, L_0x1ffead0;  1 drivers
v0x1e82ce0_0 .net "isNand", 0 0, L_0x1ffecb0;  1 drivers
v0x1e82d80_0 .net "isNor", 0 0, L_0x1ffea60;  1 drivers
v0x1e82e20_0 .net "isOr", 0 0, L_0x1fff040;  1 drivers
v0x1e82ee0_0 .net "isSLT", 0 0, L_0x1ffe900;  1 drivers
v0x1e82fa0_0 .net "isSub", 0 0, L_0x1ffe510;  1 drivers
v0x1e83060_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e83100_0 .net "isXor", 0 0, L_0x1ffe720;  1 drivers
v0x1e831c0_0 .net "nandRes", 0 0, L_0x1ffd270;  1 drivers
v0x1e83370_0 .net "norRes", 0 0, L_0x1ffd560;  1 drivers
v0x1e83410_0 .net "orRes", 0 0, L_0x1ffd3d0;  1 drivers
v0x1e834b0_0 .net "s0", 0 0, L_0x1fffa00;  1 drivers
v0x1e83550_0 .net "s0inv", 0 0, L_0x1ffdfe0;  1 drivers
v0x1e83610_0 .net "s1", 0 0, L_0x1fffaa0;  1 drivers
v0x1e836d0_0 .net "s1inv", 0 0, L_0x1ffe0a0;  1 drivers
v0x1e83790_0 .net "s2", 0 0, L_0x1fffb40;  1 drivers
v0x1e83850_0 .net "s2inv", 0 0, L_0x1ffe200;  1 drivers
v0x1e83910_0 .net "xorRes", 0 0, L_0x1ffd620;  1 drivers
S_0x1e819d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e816d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ffd780/d .functor XOR 1, L_0x1fff730, L_0x204e240, C4<0>, C4<0>;
L_0x1ffd780 .delay 1 (40,40,40) L_0x1ffd780/d;
L_0x1ffd840/d .functor XOR 1, L_0x1fff5d0, L_0x1ffd780, C4<0>, C4<0>;
L_0x1ffd840 .delay 1 (40,40,40) L_0x1ffd840/d;
L_0x1ffd9a0/d .functor XOR 1, L_0x1ffd840, L_0x1ffd1d0, C4<0>, C4<0>;
L_0x1ffd9a0 .delay 1 (40,40,40) L_0x1ffd9a0/d;
L_0x1ffdba0/d .functor AND 1, L_0x1fff5d0, L_0x1ffd780, C4<1>, C4<1>;
L_0x1ffdba0 .delay 1 (40,40,40) L_0x1ffdba0/d;
L_0x1ffde10/d .functor AND 1, L_0x1ffd840, L_0x1ffd1d0, C4<1>, C4<1>;
L_0x1ffde10 .delay 1 (40,40,40) L_0x1ffde10/d;
L_0x1ffde80/d .functor OR 1, L_0x1ffdba0, L_0x1ffde10, C4<0>, C4<0>;
L_0x1ffde80 .delay 1 (40,40,40) L_0x1ffde80/d;
v0x1e81c60_0 .net "AandB", 0 0, L_0x1ffdba0;  1 drivers
v0x1e81d40_0 .net "BxorSub", 0 0, L_0x1ffd780;  1 drivers
v0x1e81e00_0 .net "a", 0 0, L_0x1fff5d0;  alias, 1 drivers
v0x1e81ed0_0 .net "b", 0 0, L_0x1fff730;  alias, 1 drivers
v0x1e81f90_0 .net "carryin", 0 0, L_0x1ffd1d0;  alias, 1 drivers
v0x1e820a0_0 .net "carryout", 0 0, L_0x1ffde80;  alias, 1 drivers
v0x1e82160_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e82200_0 .net "res", 0 0, L_0x1ffd9a0;  alias, 1 drivers
v0x1e822c0_0 .net "xAorB", 0 0, L_0x1ffd840;  1 drivers
v0x1e82410_0 .net "xAorBandCin", 0 0, L_0x1ffde10;  1 drivers
S_0x1e83af0 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e83d00 .param/l "i" 0 4 165, +C4<0100>;
S_0x1e83dc0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e83af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1fff670/d .functor AND 1, L_0x2002010, L_0x2002170, C4<1>, C4<1>;
L_0x1fff670 .delay 1 (40,40,40) L_0x1fff670/d;
L_0x1fffc30/d .functor NAND 1, L_0x2002010, L_0x2002170, C4<1>, C4<1>;
L_0x1fffc30 .delay 1 (20,20,20) L_0x1fffc30/d;
L_0x1ffeea0/d .functor OR 1, L_0x2002010, L_0x2002170, C4<0>, C4<0>;
L_0x1ffeea0 .delay 1 (40,40,40) L_0x1ffeea0/d;
L_0x1fffeb0/d .functor NOR 1, L_0x2002010, L_0x2002170, C4<0>, C4<0>;
L_0x1fffeb0 .delay 1 (20,20,20) L_0x1fffeb0/d;
L_0x1ffff70/d .functor XOR 1, L_0x2002010, L_0x2002170, C4<0>, C4<0>;
L_0x1ffff70 .delay 1 (40,40,40) L_0x1ffff70/d;
L_0x20009d0/d .functor NOT 1, L_0x2002400, C4<0>, C4<0>, C4<0>;
L_0x20009d0 .delay 1 (10,10,10) L_0x20009d0/d;
L_0x2000b30/d .functor NOT 1, L_0x2002320, C4<0>, C4<0>, C4<0>;
L_0x2000b30 .delay 1 (10,10,10) L_0x2000b30/d;
L_0x2000bf0/d .functor NOT 1, L_0x1ffa570, C4<0>, C4<0>, C4<0>;
L_0x2000bf0 .delay 1 (10,10,10) L_0x2000bf0/d;
L_0x2000da0/d .functor AND 1, L_0x20002f0, L_0x20009d0, L_0x2000b30, L_0x2000bf0;
L_0x2000da0 .delay 1 (80,80,80) L_0x2000da0/d;
L_0x2000f50/d .functor AND 1, L_0x20002f0, L_0x2002400, L_0x2000b30, L_0x2000bf0;
L_0x2000f50 .delay 1 (80,80,80) L_0x2000f50/d;
L_0x2001160/d .functor AND 1, L_0x1ffff70, L_0x20009d0, L_0x2002320, L_0x2000bf0;
L_0x2001160 .delay 1 (80,80,80) L_0x2001160/d;
L_0x2001340/d .functor AND 1, L_0x20002f0, L_0x2002400, L_0x2002320, L_0x2000bf0;
L_0x2001340 .delay 1 (80,80,80) L_0x2001340/d;
L_0x2001510/d .functor AND 1, L_0x1fff670, L_0x20009d0, L_0x2000b30, L_0x1ffa570;
L_0x2001510 .delay 1 (80,80,80) L_0x2001510/d;
L_0x20016f0/d .functor AND 1, L_0x1fffc30, L_0x2002400, L_0x2000b30, L_0x1ffa570;
L_0x20016f0 .delay 1 (80,80,80) L_0x20016f0/d;
L_0x20014a0/d .functor AND 1, L_0x1fffeb0, L_0x20009d0, L_0x2002320, L_0x1ffa570;
L_0x20014a0 .delay 1 (80,80,80) L_0x20014a0/d;
L_0x2001a80/d .functor AND 1, L_0x1ffeea0, L_0x2002400, L_0x2002320, L_0x1ffa570;
L_0x2001a80 .delay 1 (80,80,80) L_0x2001a80/d;
L_0x2001c20/0/0 .functor OR 1, L_0x2000da0, L_0x2000f50, L_0x2001160, L_0x2001510;
L_0x2001c20/0/4 .functor OR 1, L_0x20016f0, L_0x20014a0, L_0x2001a80, L_0x2001340;
L_0x2001c20/d .functor OR 1, L_0x2001c20/0/0, L_0x2001c20/0/4, C4<0>, C4<0>;
L_0x2001c20 .delay 1 (160,160,160) L_0x2001c20/d;
v0x1e84d20_0 .net "a", 0 0, L_0x2002010;  1 drivers
v0x1e84de0_0 .net "addSub", 0 0, L_0x20002f0;  1 drivers
v0x1e84eb0_0 .net "andRes", 0 0, L_0x1fff670;  1 drivers
v0x1e84f80_0 .net "b", 0 0, L_0x2002170;  1 drivers
v0x1e85050_0 .net "carryIn", 0 0, L_0x1fffde0;  1 drivers
v0x1e850f0_0 .net "carryOut", 0 0, L_0x20007d0;  1 drivers
v0x1e851c0_0 .net "initialResult", 0 0, L_0x2001c20;  1 drivers
v0x1e85260_0 .net "isAdd", 0 0, L_0x2000da0;  1 drivers
v0x1e85300_0 .net "isAnd", 0 0, L_0x2001510;  1 drivers
v0x1e85430_0 .net "isNand", 0 0, L_0x20016f0;  1 drivers
v0x1e854d0_0 .net "isNor", 0 0, L_0x20014a0;  1 drivers
v0x1e85570_0 .net "isOr", 0 0, L_0x2001a80;  1 drivers
v0x1e85630_0 .net "isSLT", 0 0, L_0x2001340;  1 drivers
v0x1e856f0_0 .net "isSub", 0 0, L_0x2000f50;  1 drivers
v0x1e857b0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e85850_0 .net "isXor", 0 0, L_0x2001160;  1 drivers
v0x1e85910_0 .net "nandRes", 0 0, L_0x1fffc30;  1 drivers
v0x1e85ac0_0 .net "norRes", 0 0, L_0x1fffeb0;  1 drivers
v0x1e85b60_0 .net "orRes", 0 0, L_0x1ffeea0;  1 drivers
v0x1e85c00_0 .net "s0", 0 0, L_0x2002400;  1 drivers
v0x1e85ca0_0 .net "s0inv", 0 0, L_0x20009d0;  1 drivers
v0x1e85d60_0 .net "s1", 0 0, L_0x2002320;  1 drivers
v0x1e85e20_0 .net "s1inv", 0 0, L_0x2000b30;  1 drivers
v0x1e85ee0_0 .net "s2", 0 0, L_0x1ffa570;  1 drivers
v0x1e85fa0_0 .net "s2inv", 0 0, L_0x2000bf0;  1 drivers
v0x1e86060_0 .net "xorRes", 0 0, L_0x1ffff70;  1 drivers
S_0x1e840c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e83dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20000d0/d .functor XOR 1, L_0x2002170, L_0x204e240, C4<0>, C4<0>;
L_0x20000d0 .delay 1 (40,40,40) L_0x20000d0/d;
L_0x2000140/d .functor XOR 1, L_0x2002010, L_0x20000d0, C4<0>, C4<0>;
L_0x2000140 .delay 1 (40,40,40) L_0x2000140/d;
L_0x20002f0/d .functor XOR 1, L_0x2000140, L_0x1fffde0, C4<0>, C4<0>;
L_0x20002f0 .delay 1 (40,40,40) L_0x20002f0/d;
L_0x20004f0/d .functor AND 1, L_0x2002010, L_0x20000d0, C4<1>, C4<1>;
L_0x20004f0 .delay 1 (40,40,40) L_0x20004f0/d;
L_0x2000760/d .functor AND 1, L_0x2000140, L_0x1fffde0, C4<1>, C4<1>;
L_0x2000760 .delay 1 (40,40,40) L_0x2000760/d;
L_0x20007d0/d .functor OR 1, L_0x20004f0, L_0x2000760, C4<0>, C4<0>;
L_0x20007d0 .delay 1 (40,40,40) L_0x20007d0/d;
v0x1e84350_0 .net "AandB", 0 0, L_0x20004f0;  1 drivers
v0x1e84430_0 .net "BxorSub", 0 0, L_0x20000d0;  1 drivers
v0x1e844f0_0 .net "a", 0 0, L_0x2002010;  alias, 1 drivers
v0x1e84590_0 .net "b", 0 0, L_0x2002170;  alias, 1 drivers
v0x1e84650_0 .net "carryin", 0 0, L_0x1fffde0;  alias, 1 drivers
v0x1e84760_0 .net "carryout", 0 0, L_0x20007d0;  alias, 1 drivers
v0x1e84820_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e849d0_0 .net "res", 0 0, L_0x20002f0;  alias, 1 drivers
v0x1e84a70_0 .net "xAorB", 0 0, L_0x2000140;  1 drivers
v0x1e84ba0_0 .net "xAorBandCin", 0 0, L_0x2000760;  1 drivers
S_0x1e86240 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e86400 .param/l "i" 0 4 165, +C4<0101>;
S_0x1e864c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e86240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20020b0/d .functor AND 1, L_0x2004bb0, L_0x2004d10, C4<1>, C4<1>;
L_0x20020b0 .delay 1 (40,40,40) L_0x20020b0/d;
L_0x20018e0/d .functor NAND 1, L_0x2004bb0, L_0x2004d10, C4<1>, C4<1>;
L_0x20018e0 .delay 1 (20,20,20) L_0x20018e0/d;
L_0x20028a0/d .functor OR 1, L_0x2004bb0, L_0x2004d10, C4<0>, C4<0>;
L_0x20028a0 .delay 1 (40,40,40) L_0x20028a0/d;
L_0x2002a90/d .functor NOR 1, L_0x2004bb0, L_0x2004d10, C4<0>, C4<0>;
L_0x2002a90 .delay 1 (20,20,20) L_0x2002a90/d;
L_0x2002b50/d .functor XOR 1, L_0x2004bb0, L_0x2004d10, C4<0>, C4<0>;
L_0x2002b50 .delay 1 (40,40,40) L_0x2002b50/d;
L_0x20035e0/d .functor NOT 1, L_0x20050e0, C4<0>, C4<0>, C4<0>;
L_0x20035e0 .delay 1 (10,10,10) L_0x20035e0/d;
L_0x1e87a60/d .functor NOT 1, L_0x2004fd0, C4<0>, C4<0>, C4<0>;
L_0x1e87a60 .delay 1 (10,10,10) L_0x1e87a60/d;
L_0x2003790/d .functor NOT 1, L_0x20052a0, C4<0>, C4<0>, C4<0>;
L_0x2003790 .delay 1 (10,10,10) L_0x2003790/d;
L_0x2003940/d .functor AND 1, L_0x2002f20, L_0x20035e0, L_0x1e87a60, L_0x2003790;
L_0x2003940 .delay 1 (80,80,80) L_0x2003940/d;
L_0x2003af0/d .functor AND 1, L_0x2002f20, L_0x20050e0, L_0x1e87a60, L_0x2003790;
L_0x2003af0 .delay 1 (80,80,80) L_0x2003af0/d;
L_0x2003d00/d .functor AND 1, L_0x2002b50, L_0x20035e0, L_0x2004fd0, L_0x2003790;
L_0x2003d00 .delay 1 (80,80,80) L_0x2003d00/d;
L_0x2003ee0/d .functor AND 1, L_0x2002f20, L_0x20050e0, L_0x2004fd0, L_0x2003790;
L_0x2003ee0 .delay 1 (80,80,80) L_0x2003ee0/d;
L_0x20040b0/d .functor AND 1, L_0x20020b0, L_0x20035e0, L_0x1e87a60, L_0x20052a0;
L_0x20040b0 .delay 1 (80,80,80) L_0x20040b0/d;
L_0x2004290/d .functor AND 1, L_0x20018e0, L_0x20050e0, L_0x1e87a60, L_0x20052a0;
L_0x2004290 .delay 1 (80,80,80) L_0x2004290/d;
L_0x2004040/d .functor AND 1, L_0x2002a90, L_0x20035e0, L_0x2004fd0, L_0x20052a0;
L_0x2004040 .delay 1 (80,80,80) L_0x2004040/d;
L_0x2004620/d .functor AND 1, L_0x20028a0, L_0x20050e0, L_0x2004fd0, L_0x20052a0;
L_0x2004620 .delay 1 (80,80,80) L_0x2004620/d;
L_0x20047c0/0/0 .functor OR 1, L_0x2003940, L_0x2003af0, L_0x2003d00, L_0x20040b0;
L_0x20047c0/0/4 .functor OR 1, L_0x2004290, L_0x2004040, L_0x2004620, L_0x2003ee0;
L_0x20047c0/d .functor OR 1, L_0x20047c0/0/0, L_0x20047c0/0/4, C4<0>, C4<0>;
L_0x20047c0 .delay 1 (160,160,160) L_0x20047c0/d;
v0x1e873c0_0 .net "a", 0 0, L_0x2004bb0;  1 drivers
v0x1e87480_0 .net "addSub", 0 0, L_0x2002f20;  1 drivers
v0x1e87550_0 .net "andRes", 0 0, L_0x20020b0;  1 drivers
v0x1e87620_0 .net "b", 0 0, L_0x2004d10;  1 drivers
v0x1e876f0_0 .net "carryIn", 0 0, L_0x20027a0;  1 drivers
v0x1e87790_0 .net "carryOut", 0 0, L_0x20033e0;  1 drivers
v0x1e87860_0 .net "initialResult", 0 0, L_0x20047c0;  1 drivers
v0x1e87900_0 .net "isAdd", 0 0, L_0x2003940;  1 drivers
v0x1e879a0_0 .net "isAnd", 0 0, L_0x20040b0;  1 drivers
v0x1e87ad0_0 .net "isNand", 0 0, L_0x2004290;  1 drivers
v0x1e87b70_0 .net "isNor", 0 0, L_0x2004040;  1 drivers
v0x1e87c10_0 .net "isOr", 0 0, L_0x2004620;  1 drivers
v0x1e87cd0_0 .net "isSLT", 0 0, L_0x2003ee0;  1 drivers
v0x1e87d90_0 .net "isSub", 0 0, L_0x2003af0;  1 drivers
v0x1e87e50_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e87ef0_0 .net "isXor", 0 0, L_0x2003d00;  1 drivers
v0x1e87fb0_0 .net "nandRes", 0 0, L_0x20018e0;  1 drivers
v0x1e88160_0 .net "norRes", 0 0, L_0x2002a90;  1 drivers
v0x1e88200_0 .net "orRes", 0 0, L_0x20028a0;  1 drivers
v0x1e882a0_0 .net "s0", 0 0, L_0x20050e0;  1 drivers
v0x1e88340_0 .net "s0inv", 0 0, L_0x20035e0;  1 drivers
v0x1e88400_0 .net "s1", 0 0, L_0x2004fd0;  1 drivers
v0x1e884c0_0 .net "s1inv", 0 0, L_0x1e87a60;  1 drivers
v0x1e88580_0 .net "s2", 0 0, L_0x20052a0;  1 drivers
v0x1e88640_0 .net "s2inv", 0 0, L_0x2003790;  1 drivers
v0x1e88700_0 .net "xorRes", 0 0, L_0x2002b50;  1 drivers
S_0x1e867c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e864c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2002cb0/d .functor XOR 1, L_0x2004d10, L_0x204e240, C4<0>, C4<0>;
L_0x2002cb0 .delay 1 (40,40,40) L_0x2002cb0/d;
L_0x2002d70/d .functor XOR 1, L_0x2004bb0, L_0x2002cb0, C4<0>, C4<0>;
L_0x2002d70 .delay 1 (40,40,40) L_0x2002d70/d;
L_0x2002f20/d .functor XOR 1, L_0x2002d70, L_0x20027a0, C4<0>, C4<0>;
L_0x2002f20 .delay 1 (40,40,40) L_0x2002f20/d;
L_0x2003120/d .functor AND 1, L_0x2004bb0, L_0x2002cb0, C4<1>, C4<1>;
L_0x2003120 .delay 1 (40,40,40) L_0x2003120/d;
L_0x2002910/d .functor AND 1, L_0x2002d70, L_0x20027a0, C4<1>, C4<1>;
L_0x2002910 .delay 1 (40,40,40) L_0x2002910/d;
L_0x20033e0/d .functor OR 1, L_0x2003120, L_0x2002910, C4<0>, C4<0>;
L_0x20033e0 .delay 1 (40,40,40) L_0x20033e0/d;
v0x1e86a50_0 .net "AandB", 0 0, L_0x2003120;  1 drivers
v0x1e86b30_0 .net "BxorSub", 0 0, L_0x2002cb0;  1 drivers
v0x1e86bf0_0 .net "a", 0 0, L_0x2004bb0;  alias, 1 drivers
v0x1e86cc0_0 .net "b", 0 0, L_0x2004d10;  alias, 1 drivers
v0x1e86d80_0 .net "carryin", 0 0, L_0x20027a0;  alias, 1 drivers
v0x1e86e90_0 .net "carryout", 0 0, L_0x20033e0;  alias, 1 drivers
v0x1e86f50_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e86ff0_0 .net "res", 0 0, L_0x2002f20;  alias, 1 drivers
v0x1e870b0_0 .net "xAorB", 0 0, L_0x2002d70;  1 drivers
v0x1e87200_0 .net "xAorBandCin", 0 0, L_0x2002910;  1 drivers
S_0x1e888e0 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e88aa0 .param/l "i" 0 4 165, +C4<0110>;
S_0x1e88b60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e888e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2004c50/d .functor AND 1, L_0x2007790, L_0x20078f0, C4<1>, C4<1>;
L_0x2004c50 .delay 1 (40,40,40) L_0x2004c50/d;
L_0x2005180/d .functor NAND 1, L_0x2007790, L_0x20078f0, C4<1>, C4<1>;
L_0x2005180 .delay 1 (20,20,20) L_0x2005180/d;
L_0x2004480/d .functor OR 1, L_0x2007790, L_0x20078f0, C4<0>, C4<0>;
L_0x2004480 .delay 1 (40,40,40) L_0x2004480/d;
L_0x2005590/d .functor NOR 1, L_0x2007790, L_0x20078f0, C4<0>, C4<0>;
L_0x2005590 .delay 1 (20,20,20) L_0x2005590/d;
L_0x20056f0/d .functor XOR 1, L_0x2007790, L_0x20078f0, C4<0>, C4<0>;
L_0x20056f0 .delay 1 (40,40,40) L_0x20056f0/d;
L_0x2006150/d .functor NOT 1, L_0x20053d0, C4<0>, C4<0>, C4<0>;
L_0x2006150 .delay 1 (10,10,10) L_0x2006150/d;
L_0x20062b0/d .functor NOT 1, L_0x2007bf0, C4<0>, C4<0>, C4<0>;
L_0x20062b0 .delay 1 (10,10,10) L_0x20062b0/d;
L_0x2006370/d .functor NOT 1, L_0x2007c90, C4<0>, C4<0>, C4<0>;
L_0x2006370 .delay 1 (10,10,10) L_0x2006370/d;
L_0x2006520/d .functor AND 1, L_0x2005a70, L_0x2006150, L_0x20062b0, L_0x2006370;
L_0x2006520 .delay 1 (80,80,80) L_0x2006520/d;
L_0x20066d0/d .functor AND 1, L_0x2005a70, L_0x20053d0, L_0x20062b0, L_0x2006370;
L_0x20066d0 .delay 1 (80,80,80) L_0x20066d0/d;
L_0x20068e0/d .functor AND 1, L_0x20056f0, L_0x2006150, L_0x2007bf0, L_0x2006370;
L_0x20068e0 .delay 1 (80,80,80) L_0x20068e0/d;
L_0x2006ac0/d .functor AND 1, L_0x2005a70, L_0x20053d0, L_0x2007bf0, L_0x2006370;
L_0x2006ac0 .delay 1 (80,80,80) L_0x2006ac0/d;
L_0x2006c90/d .functor AND 1, L_0x2004c50, L_0x2006150, L_0x20062b0, L_0x2007c90;
L_0x2006c90 .delay 1 (80,80,80) L_0x2006c90/d;
L_0x2006e70/d .functor AND 1, L_0x2005180, L_0x20053d0, L_0x20062b0, L_0x2007c90;
L_0x2006e70 .delay 1 (80,80,80) L_0x2006e70/d;
L_0x2006c20/d .functor AND 1, L_0x2005590, L_0x2006150, L_0x2007bf0, L_0x2007c90;
L_0x2006c20 .delay 1 (80,80,80) L_0x2006c20/d;
L_0x2007200/d .functor AND 1, L_0x2004480, L_0x20053d0, L_0x2007bf0, L_0x2007c90;
L_0x2007200 .delay 1 (80,80,80) L_0x2007200/d;
L_0x20073a0/0/0 .functor OR 1, L_0x2006520, L_0x20066d0, L_0x20068e0, L_0x2006c90;
L_0x20073a0/0/4 .functor OR 1, L_0x2006e70, L_0x2006c20, L_0x2007200, L_0x2006ac0;
L_0x20073a0/d .functor OR 1, L_0x20073a0/0/0, L_0x20073a0/0/4, C4<0>, C4<0>;
L_0x20073a0 .delay 1 (160,160,160) L_0x20073a0/d;
v0x1e89a60_0 .net "a", 0 0, L_0x2007790;  1 drivers
v0x1e89b20_0 .net "addSub", 0 0, L_0x2005a70;  1 drivers
v0x1e89bf0_0 .net "andRes", 0 0, L_0x2004c50;  1 drivers
v0x1e89cc0_0 .net "b", 0 0, L_0x20078f0;  1 drivers
v0x1e89d90_0 .net "carryIn", 0 0, L_0x20054c0;  1 drivers
v0x1e89e30_0 .net "carryOut", 0 0, L_0x2005f50;  1 drivers
v0x1e89f00_0 .net "initialResult", 0 0, L_0x20073a0;  1 drivers
v0x1e89fa0_0 .net "isAdd", 0 0, L_0x2006520;  1 drivers
v0x1e8a040_0 .net "isAnd", 0 0, L_0x2006c90;  1 drivers
v0x1e8a170_0 .net "isNand", 0 0, L_0x2006e70;  1 drivers
v0x1e8a210_0 .net "isNor", 0 0, L_0x2006c20;  1 drivers
v0x1e8a2b0_0 .net "isOr", 0 0, L_0x2007200;  1 drivers
v0x1e8a370_0 .net "isSLT", 0 0, L_0x2006ac0;  1 drivers
v0x1e8a430_0 .net "isSub", 0 0, L_0x20066d0;  1 drivers
v0x1e8a4f0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e8a590_0 .net "isXor", 0 0, L_0x20068e0;  1 drivers
v0x1e8a650_0 .net "nandRes", 0 0, L_0x2005180;  1 drivers
v0x1e8a800_0 .net "norRes", 0 0, L_0x2005590;  1 drivers
v0x1e8a8a0_0 .net "orRes", 0 0, L_0x2004480;  1 drivers
v0x1e8a940_0 .net "s0", 0 0, L_0x20053d0;  1 drivers
v0x1e8a9e0_0 .net "s0inv", 0 0, L_0x2006150;  1 drivers
v0x1e8aaa0_0 .net "s1", 0 0, L_0x2007bf0;  1 drivers
v0x1e8ab60_0 .net "s1inv", 0 0, L_0x20062b0;  1 drivers
v0x1e8ac20_0 .net "s2", 0 0, L_0x2007c90;  1 drivers
v0x1e8ace0_0 .net "s2inv", 0 0, L_0x2006370;  1 drivers
v0x1e8ada0_0 .net "xorRes", 0 0, L_0x20056f0;  1 drivers
S_0x1e88e60 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e88b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2005760/d .functor XOR 1, L_0x20078f0, L_0x204e240, C4<0>, C4<0>;
L_0x2005760 .delay 1 (40,40,40) L_0x2005760/d;
L_0x20058c0/d .functor XOR 1, L_0x2007790, L_0x2005760, C4<0>, C4<0>;
L_0x20058c0 .delay 1 (40,40,40) L_0x20058c0/d;
L_0x2005a70/d .functor XOR 1, L_0x20058c0, L_0x20054c0, C4<0>, C4<0>;
L_0x2005a70 .delay 1 (40,40,40) L_0x2005a70/d;
L_0x2005c70/d .functor AND 1, L_0x2007790, L_0x2005760, C4<1>, C4<1>;
L_0x2005c70 .delay 1 (40,40,40) L_0x2005c70/d;
L_0x2005ee0/d .functor AND 1, L_0x20058c0, L_0x20054c0, C4<1>, C4<1>;
L_0x2005ee0 .delay 1 (40,40,40) L_0x2005ee0/d;
L_0x2005f50/d .functor OR 1, L_0x2005c70, L_0x2005ee0, C4<0>, C4<0>;
L_0x2005f50 .delay 1 (40,40,40) L_0x2005f50/d;
v0x1e890f0_0 .net "AandB", 0 0, L_0x2005c70;  1 drivers
v0x1e891d0_0 .net "BxorSub", 0 0, L_0x2005760;  1 drivers
v0x1e89290_0 .net "a", 0 0, L_0x2007790;  alias, 1 drivers
v0x1e89360_0 .net "b", 0 0, L_0x20078f0;  alias, 1 drivers
v0x1e89420_0 .net "carryin", 0 0, L_0x20054c0;  alias, 1 drivers
v0x1e89530_0 .net "carryout", 0 0, L_0x2005f50;  alias, 1 drivers
v0x1e895f0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e89690_0 .net "res", 0 0, L_0x2005a70;  alias, 1 drivers
v0x1e89750_0 .net "xAorB", 0 0, L_0x20058c0;  1 drivers
v0x1e898a0_0 .net "xAorBandCin", 0 0, L_0x2005ee0;  1 drivers
S_0x1e8af80 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e8b140 .param/l "i" 0 4 165, +C4<0111>;
S_0x1e8b200 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e8af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2007830/d .functor AND 1, L_0x200a1a0, L_0x200a300, C4<1>, C4<1>;
L_0x2007830 .delay 1 (40,40,40) L_0x2007830/d;
L_0x2007060/d .functor NAND 1, L_0x200a1a0, L_0x200a300, C4<1>, C4<1>;
L_0x2007060 .delay 1 (20,20,20) L_0x2007060/d;
L_0x2007e90/d .functor OR 1, L_0x200a1a0, L_0x200a300, C4<0>, C4<0>;
L_0x2007e90 .delay 1 (40,40,40) L_0x2007e90/d;
L_0x2008080/d .functor NOR 1, L_0x200a1a0, L_0x200a300, C4<0>, C4<0>;
L_0x2008080 .delay 1 (20,20,20) L_0x2008080/d;
L_0x2008140/d .functor XOR 1, L_0x200a1a0, L_0x200a300, C4<0>, C4<0>;
L_0x2008140 .delay 1 (40,40,40) L_0x2008140/d;
L_0x2008bd0/d .functor NOT 1, L_0x2007dd0, C4<0>, C4<0>, C4<0>;
L_0x2008bd0 .delay 1 (10,10,10) L_0x2008bd0/d;
L_0x1e8c7a0/d .functor NOT 1, L_0x200a4b0, C4<0>, C4<0>, C4<0>;
L_0x1e8c7a0 .delay 1 (10,10,10) L_0x1e8c7a0/d;
L_0x2008d80/d .functor NOT 1, L_0x200a550, C4<0>, C4<0>, C4<0>;
L_0x2008d80 .delay 1 (10,10,10) L_0x2008d80/d;
L_0x2008f30/d .functor AND 1, L_0x2008510, L_0x2008bd0, L_0x1e8c7a0, L_0x2008d80;
L_0x2008f30 .delay 1 (80,80,80) L_0x2008f30/d;
L_0x20090e0/d .functor AND 1, L_0x2008510, L_0x2007dd0, L_0x1e8c7a0, L_0x2008d80;
L_0x20090e0 .delay 1 (80,80,80) L_0x20090e0/d;
L_0x20092f0/d .functor AND 1, L_0x2008140, L_0x2008bd0, L_0x200a4b0, L_0x2008d80;
L_0x20092f0 .delay 1 (80,80,80) L_0x20092f0/d;
L_0x20094d0/d .functor AND 1, L_0x2008510, L_0x2007dd0, L_0x200a4b0, L_0x2008d80;
L_0x20094d0 .delay 1 (80,80,80) L_0x20094d0/d;
L_0x20096a0/d .functor AND 1, L_0x2007830, L_0x2008bd0, L_0x1e8c7a0, L_0x200a550;
L_0x20096a0 .delay 1 (80,80,80) L_0x20096a0/d;
L_0x2009880/d .functor AND 1, L_0x2007060, L_0x2007dd0, L_0x1e8c7a0, L_0x200a550;
L_0x2009880 .delay 1 (80,80,80) L_0x2009880/d;
L_0x2009630/d .functor AND 1, L_0x2008080, L_0x2008bd0, L_0x200a4b0, L_0x200a550;
L_0x2009630 .delay 1 (80,80,80) L_0x2009630/d;
L_0x2009c10/d .functor AND 1, L_0x2007e90, L_0x2007dd0, L_0x200a4b0, L_0x200a550;
L_0x2009c10 .delay 1 (80,80,80) L_0x2009c10/d;
L_0x2009db0/0/0 .functor OR 1, L_0x2008f30, L_0x20090e0, L_0x20092f0, L_0x20096a0;
L_0x2009db0/0/4 .functor OR 1, L_0x2009880, L_0x2009630, L_0x2009c10, L_0x20094d0;
L_0x2009db0/d .functor OR 1, L_0x2009db0/0/0, L_0x2009db0/0/4, C4<0>, C4<0>;
L_0x2009db0 .delay 1 (160,160,160) L_0x2009db0/d;
v0x1e8c100_0 .net "a", 0 0, L_0x200a1a0;  1 drivers
v0x1e8c1c0_0 .net "addSub", 0 0, L_0x2008510;  1 drivers
v0x1e8c290_0 .net "andRes", 0 0, L_0x2007830;  1 drivers
v0x1e8c360_0 .net "b", 0 0, L_0x200a300;  1 drivers
v0x1e8c430_0 .net "carryIn", 0 0, L_0x2007d30;  1 drivers
v0x1e8c4d0_0 .net "carryOut", 0 0, L_0x20089d0;  1 drivers
v0x1e8c5a0_0 .net "initialResult", 0 0, L_0x2009db0;  1 drivers
v0x1e8c640_0 .net "isAdd", 0 0, L_0x2008f30;  1 drivers
v0x1e8c6e0_0 .net "isAnd", 0 0, L_0x20096a0;  1 drivers
v0x1e8c810_0 .net "isNand", 0 0, L_0x2009880;  1 drivers
v0x1e8c8b0_0 .net "isNor", 0 0, L_0x2009630;  1 drivers
v0x1e8c950_0 .net "isOr", 0 0, L_0x2009c10;  1 drivers
v0x1e8ca10_0 .net "isSLT", 0 0, L_0x20094d0;  1 drivers
v0x1e8cad0_0 .net "isSub", 0 0, L_0x20090e0;  1 drivers
v0x1e8cb90_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e8cc30_0 .net "isXor", 0 0, L_0x20092f0;  1 drivers
v0x1e8ccf0_0 .net "nandRes", 0 0, L_0x2007060;  1 drivers
v0x1e8cea0_0 .net "norRes", 0 0, L_0x2008080;  1 drivers
v0x1e8cf40_0 .net "orRes", 0 0, L_0x2007e90;  1 drivers
v0x1e8cfe0_0 .net "s0", 0 0, L_0x2007dd0;  1 drivers
v0x1e8d080_0 .net "s0inv", 0 0, L_0x2008bd0;  1 drivers
v0x1e8d140_0 .net "s1", 0 0, L_0x200a4b0;  1 drivers
v0x1e8d200_0 .net "s1inv", 0 0, L_0x1e8c7a0;  1 drivers
v0x1e8d2c0_0 .net "s2", 0 0, L_0x200a550;  1 drivers
v0x1e8d380_0 .net "s2inv", 0 0, L_0x2008d80;  1 drivers
v0x1e8d440_0 .net "xorRes", 0 0, L_0x2008140;  1 drivers
S_0x1e8b500 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e8b200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20082a0/d .functor XOR 1, L_0x200a300, L_0x204e240, C4<0>, C4<0>;
L_0x20082a0 .delay 1 (40,40,40) L_0x20082a0/d;
L_0x2008360/d .functor XOR 1, L_0x200a1a0, L_0x20082a0, C4<0>, C4<0>;
L_0x2008360 .delay 1 (40,40,40) L_0x2008360/d;
L_0x2008510/d .functor XOR 1, L_0x2008360, L_0x2007d30, C4<0>, C4<0>;
L_0x2008510 .delay 1 (40,40,40) L_0x2008510/d;
L_0x2008710/d .functor AND 1, L_0x200a1a0, L_0x20082a0, C4<1>, C4<1>;
L_0x2008710 .delay 1 (40,40,40) L_0x2008710/d;
L_0x2007f00/d .functor AND 1, L_0x2008360, L_0x2007d30, C4<1>, C4<1>;
L_0x2007f00 .delay 1 (40,40,40) L_0x2007f00/d;
L_0x20089d0/d .functor OR 1, L_0x2008710, L_0x2007f00, C4<0>, C4<0>;
L_0x20089d0 .delay 1 (40,40,40) L_0x20089d0/d;
v0x1e8b790_0 .net "AandB", 0 0, L_0x2008710;  1 drivers
v0x1e8b870_0 .net "BxorSub", 0 0, L_0x20082a0;  1 drivers
v0x1e8b930_0 .net "a", 0 0, L_0x200a1a0;  alias, 1 drivers
v0x1e8ba00_0 .net "b", 0 0, L_0x200a300;  alias, 1 drivers
v0x1e8bac0_0 .net "carryin", 0 0, L_0x2007d30;  alias, 1 drivers
v0x1e8bbd0_0 .net "carryout", 0 0, L_0x20089d0;  alias, 1 drivers
v0x1e8bc90_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e8bd30_0 .net "res", 0 0, L_0x2008510;  alias, 1 drivers
v0x1e8bdf0_0 .net "xAorB", 0 0, L_0x2008360;  1 drivers
v0x1e8bf40_0 .net "xAorBandCin", 0 0, L_0x2007f00;  1 drivers
S_0x1e8d620 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e83cb0 .param/l "i" 0 4 165, +C4<01000>;
S_0x1e8d8e0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e8d620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x200a240/d .functor AND 1, L_0x200ccf0, L_0x200ce50, C4<1>, C4<1>;
L_0x200a240 .delay 1 (40,40,40) L_0x200a240/d;
L_0x200a910/d .functor NAND 1, L_0x200ccf0, L_0x200ce50, C4<1>, C4<1>;
L_0x200a910 .delay 1 (20,20,20) L_0x200a910/d;
L_0x2009a70/d .functor OR 1, L_0x200ccf0, L_0x200ce50, C4<0>, C4<0>;
L_0x2009a70 .delay 1 (40,40,40) L_0x2009a70/d;
L_0x200ab90/d .functor NOR 1, L_0x200ccf0, L_0x200ce50, C4<0>, C4<0>;
L_0x200ab90 .delay 1 (20,20,20) L_0x200ab90/d;
L_0x200ac50/d .functor XOR 1, L_0x200ccf0, L_0x200ce50, C4<0>, C4<0>;
L_0x200ac50 .delay 1 (40,40,40) L_0x200ac50/d;
L_0x200b6b0/d .functor NOT 1, L_0x200a7c0, C4<0>, C4<0>, C4<0>;
L_0x200b6b0 .delay 1 (10,10,10) L_0x200b6b0/d;
L_0x200b810/d .functor NOT 1, L_0x200d1b0, C4<0>, C4<0>, C4<0>;
L_0x200b810 .delay 1 (10,10,10) L_0x200b810/d;
L_0x200b8d0/d .functor NOT 1, L_0x200d250, C4<0>, C4<0>, C4<0>;
L_0x200b8d0 .delay 1 (10,10,10) L_0x200b8d0/d;
L_0x200ba80/d .functor AND 1, L_0x200afd0, L_0x200b6b0, L_0x200b810, L_0x200b8d0;
L_0x200ba80 .delay 1 (80,80,80) L_0x200ba80/d;
L_0x200bc30/d .functor AND 1, L_0x200afd0, L_0x200a7c0, L_0x200b810, L_0x200b8d0;
L_0x200bc30 .delay 1 (80,80,80) L_0x200bc30/d;
L_0x200be40/d .functor AND 1, L_0x200ac50, L_0x200b6b0, L_0x200d1b0, L_0x200b8d0;
L_0x200be40 .delay 1 (80,80,80) L_0x200be40/d;
L_0x200c020/d .functor AND 1, L_0x200afd0, L_0x200a7c0, L_0x200d1b0, L_0x200b8d0;
L_0x200c020 .delay 1 (80,80,80) L_0x200c020/d;
L_0x200c1f0/d .functor AND 1, L_0x200a240, L_0x200b6b0, L_0x200b810, L_0x200d250;
L_0x200c1f0 .delay 1 (80,80,80) L_0x200c1f0/d;
L_0x200c3d0/d .functor AND 1, L_0x200a910, L_0x200a7c0, L_0x200b810, L_0x200d250;
L_0x200c3d0 .delay 1 (80,80,80) L_0x200c3d0/d;
L_0x200c180/d .functor AND 1, L_0x200ab90, L_0x200b6b0, L_0x200d1b0, L_0x200d250;
L_0x200c180 .delay 1 (80,80,80) L_0x200c180/d;
L_0x200c760/d .functor AND 1, L_0x2009a70, L_0x200a7c0, L_0x200d1b0, L_0x200d250;
L_0x200c760 .delay 1 (80,80,80) L_0x200c760/d;
L_0x200c900/0/0 .functor OR 1, L_0x200ba80, L_0x200bc30, L_0x200be40, L_0x200c1f0;
L_0x200c900/0/4 .functor OR 1, L_0x200c3d0, L_0x200c180, L_0x200c760, L_0x200c020;
L_0x200c900/d .functor OR 1, L_0x200c900/0/0, L_0x200c900/0/4, C4<0>, C4<0>;
L_0x200c900 .delay 1 (160,160,160) L_0x200c900/d;
v0x1e8e8f0_0 .net "a", 0 0, L_0x200ccf0;  1 drivers
v0x1e8e9b0_0 .net "addSub", 0 0, L_0x200afd0;  1 drivers
v0x1e8ea80_0 .net "andRes", 0 0, L_0x200a240;  1 drivers
v0x1e8eb50_0 .net "b", 0 0, L_0x200ce50;  1 drivers
v0x1e8ec20_0 .net "carryIn", 0 0, L_0x200aac0;  1 drivers
v0x1e8ecc0_0 .net "carryOut", 0 0, L_0x200b4b0;  1 drivers
v0x1e8ed90_0 .net "initialResult", 0 0, L_0x200c900;  1 drivers
v0x1e8ee30_0 .net "isAdd", 0 0, L_0x200ba80;  1 drivers
v0x1e8eed0_0 .net "isAnd", 0 0, L_0x200c1f0;  1 drivers
v0x1e8f000_0 .net "isNand", 0 0, L_0x200c3d0;  1 drivers
v0x1e8f0a0_0 .net "isNor", 0 0, L_0x200c180;  1 drivers
v0x1e8f140_0 .net "isOr", 0 0, L_0x200c760;  1 drivers
v0x1e8f200_0 .net "isSLT", 0 0, L_0x200c020;  1 drivers
v0x1e8f2c0_0 .net "isSub", 0 0, L_0x200bc30;  1 drivers
v0x1e8f380_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e8f420_0 .net "isXor", 0 0, L_0x200be40;  1 drivers
v0x1e8f4e0_0 .net "nandRes", 0 0, L_0x200a910;  1 drivers
v0x1e8f690_0 .net "norRes", 0 0, L_0x200ab90;  1 drivers
v0x1e8f730_0 .net "orRes", 0 0, L_0x2009a70;  1 drivers
v0x1e8f7d0_0 .net "s0", 0 0, L_0x200a7c0;  1 drivers
v0x1e8f870_0 .net "s0inv", 0 0, L_0x200b6b0;  1 drivers
v0x1e8f930_0 .net "s1", 0 0, L_0x200d1b0;  1 drivers
v0x1e8f9f0_0 .net "s1inv", 0 0, L_0x200b810;  1 drivers
v0x1e8fab0_0 .net "s2", 0 0, L_0x200d250;  1 drivers
v0x1e8fb70_0 .net "s2inv", 0 0, L_0x200b8d0;  1 drivers
v0x1e8fc30_0 .net "xorRes", 0 0, L_0x200ac50;  1 drivers
S_0x1e8dbe0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e8d8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x200adb0/d .functor XOR 1, L_0x200ce50, L_0x204e240, C4<0>, C4<0>;
L_0x200adb0 .delay 1 (40,40,40) L_0x200adb0/d;
L_0x200ae20/d .functor XOR 1, L_0x200ccf0, L_0x200adb0, C4<0>, C4<0>;
L_0x200ae20 .delay 1 (40,40,40) L_0x200ae20/d;
L_0x200afd0/d .functor XOR 1, L_0x200ae20, L_0x200aac0, C4<0>, C4<0>;
L_0x200afd0 .delay 1 (40,40,40) L_0x200afd0/d;
L_0x200b1d0/d .functor AND 1, L_0x200ccf0, L_0x200adb0, C4<1>, C4<1>;
L_0x200b1d0 .delay 1 (40,40,40) L_0x200b1d0/d;
L_0x200b440/d .functor AND 1, L_0x200ae20, L_0x200aac0, C4<1>, C4<1>;
L_0x200b440 .delay 1 (40,40,40) L_0x200b440/d;
L_0x200b4b0/d .functor OR 1, L_0x200b1d0, L_0x200b440, C4<0>, C4<0>;
L_0x200b4b0 .delay 1 (40,40,40) L_0x200b4b0/d;
v0x1e8de70_0 .net "AandB", 0 0, L_0x200b1d0;  1 drivers
v0x1e8df50_0 .net "BxorSub", 0 0, L_0x200adb0;  1 drivers
v0x1e8e010_0 .net "a", 0 0, L_0x200ccf0;  alias, 1 drivers
v0x1e8e0e0_0 .net "b", 0 0, L_0x200ce50;  alias, 1 drivers
v0x1e8e1a0_0 .net "carryin", 0 0, L_0x200aac0;  alias, 1 drivers
v0x1e8e2b0_0 .net "carryout", 0 0, L_0x200b4b0;  alias, 1 drivers
v0x1e8e370_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e848c0_0 .net "res", 0 0, L_0x200afd0;  alias, 1 drivers
v0x1e8e620_0 .net "xAorB", 0 0, L_0x200ae20;  1 drivers
v0x1e8e750_0 .net "xAorBandCin", 0 0, L_0x200b440;  1 drivers
S_0x1e8fe10 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e8ffd0 .param/l "i" 0 4 165, +C4<01001>;
S_0x1e90090 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e8fe10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x200cd90/d .functor AND 1, L_0x200f780, L_0x1ffa030, C4<1>, C4<1>;
L_0x200cd90 .delay 1 (40,40,40) L_0x200cd90/d;
L_0x200d050/d .functor NAND 1, L_0x200f780, L_0x1ffa030, C4<1>, C4<1>;
L_0x200d050 .delay 1 (20,20,20) L_0x200d050/d;
L_0x200c5c0/d .functor OR 1, L_0x200f780, L_0x1ffa030, C4<0>, C4<0>;
L_0x200c5c0 .delay 1 (40,40,40) L_0x200c5c0/d;
L_0x200d5d0/d .functor NOR 1, L_0x200f780, L_0x1ffa030, C4<0>, C4<0>;
L_0x200d5d0 .delay 1 (20,20,20) L_0x200d5d0/d;
L_0x200d730/d .functor XOR 1, L_0x200f780, L_0x1ffa030, C4<0>, C4<0>;
L_0x200d730 .delay 1 (40,40,40) L_0x200d730/d;
L_0x200e0f0/d .functor NOT 1, L_0x200d380, C4<0>, C4<0>, C4<0>;
L_0x200e0f0 .delay 1 (10,10,10) L_0x200e0f0/d;
L_0x200e250/d .functor NOT 1, L_0x200fde0, C4<0>, C4<0>, C4<0>;
L_0x200e250 .delay 1 (10,10,10) L_0x200e250/d;
L_0x200e310/d .functor NOT 1, L_0x200fe80, C4<0>, C4<0>, C4<0>;
L_0x200e310 .delay 1 (10,10,10) L_0x200e310/d;
L_0x200e4c0/d .functor AND 1, L_0x200da10, L_0x200e0f0, L_0x200e250, L_0x200e310;
L_0x200e4c0 .delay 1 (80,80,80) L_0x200e4c0/d;
L_0x200e670/d .functor AND 1, L_0x200da10, L_0x200d380, L_0x200e250, L_0x200e310;
L_0x200e670 .delay 1 (80,80,80) L_0x200e670/d;
L_0x200e880/d .functor AND 1, L_0x200d730, L_0x200e0f0, L_0x200fde0, L_0x200e310;
L_0x200e880 .delay 1 (80,80,80) L_0x200e880/d;
L_0x200ea60/d .functor AND 1, L_0x200da10, L_0x200d380, L_0x200fde0, L_0x200e310;
L_0x200ea60 .delay 1 (80,80,80) L_0x200ea60/d;
L_0x200ec30/d .functor AND 1, L_0x200cd90, L_0x200e0f0, L_0x200e250, L_0x200fe80;
L_0x200ec30 .delay 1 (80,80,80) L_0x200ec30/d;
L_0x200ee10/d .functor AND 1, L_0x200d050, L_0x200d380, L_0x200e250, L_0x200fe80;
L_0x200ee10 .delay 1 (80,80,80) L_0x200ee10/d;
L_0x200ebc0/d .functor AND 1, L_0x200d5d0, L_0x200e0f0, L_0x200fde0, L_0x200fe80;
L_0x200ebc0 .delay 1 (80,80,80) L_0x200ebc0/d;
L_0x200f1f0/d .functor AND 1, L_0x200c5c0, L_0x200d380, L_0x200fde0, L_0x200fe80;
L_0x200f1f0 .delay 1 (80,80,80) L_0x200f1f0/d;
L_0x200f390/0/0 .functor OR 1, L_0x200e4c0, L_0x200e670, L_0x200e880, L_0x200ec30;
L_0x200f390/0/4 .functor OR 1, L_0x200ee10, L_0x200ebc0, L_0x200f1f0, L_0x200ea60;
L_0x200f390/d .functor OR 1, L_0x200f390/0/0, L_0x200f390/0/4, C4<0>, C4<0>;
L_0x200f390 .delay 1 (160,160,160) L_0x200f390/d;
v0x1e90f90_0 .net "a", 0 0, L_0x200f780;  1 drivers
v0x1e91050_0 .net "addSub", 0 0, L_0x200da10;  1 drivers
v0x1e91120_0 .net "andRes", 0 0, L_0x200cd90;  1 drivers
v0x1e911f0_0 .net "b", 0 0, L_0x1ffa030;  1 drivers
v0x1e912c0_0 .net "carryIn", 0 0, L_0x200d500;  1 drivers
v0x1e91360_0 .net "carryOut", 0 0, L_0x200def0;  1 drivers
v0x1e91430_0 .net "initialResult", 0 0, L_0x200f390;  1 drivers
v0x1e914d0_0 .net "isAdd", 0 0, L_0x200e4c0;  1 drivers
v0x1e91570_0 .net "isAnd", 0 0, L_0x200ec30;  1 drivers
v0x1e916a0_0 .net "isNand", 0 0, L_0x200ee10;  1 drivers
v0x1e91740_0 .net "isNor", 0 0, L_0x200ebc0;  1 drivers
v0x1e917e0_0 .net "isOr", 0 0, L_0x200f1f0;  1 drivers
v0x1e918a0_0 .net "isSLT", 0 0, L_0x200ea60;  1 drivers
v0x1e91960_0 .net "isSub", 0 0, L_0x200e670;  1 drivers
v0x1e91a20_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e91ac0_0 .net "isXor", 0 0, L_0x200e880;  1 drivers
v0x1e91b80_0 .net "nandRes", 0 0, L_0x200d050;  1 drivers
v0x1e91d30_0 .net "norRes", 0 0, L_0x200d5d0;  1 drivers
v0x1e91dd0_0 .net "orRes", 0 0, L_0x200c5c0;  1 drivers
v0x1e91e70_0 .net "s0", 0 0, L_0x200d380;  1 drivers
v0x1e91f10_0 .net "s0inv", 0 0, L_0x200e0f0;  1 drivers
v0x1e91fd0_0 .net "s1", 0 0, L_0x200fde0;  1 drivers
v0x1e92090_0 .net "s1inv", 0 0, L_0x200e250;  1 drivers
v0x1e92150_0 .net "s2", 0 0, L_0x200fe80;  1 drivers
v0x1e92210_0 .net "s2inv", 0 0, L_0x200e310;  1 drivers
v0x1e922d0_0 .net "xorRes", 0 0, L_0x200d730;  1 drivers
S_0x1e90390 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e90090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x200d7a0/d .functor XOR 1, L_0x1ffa030, L_0x204e240, C4<0>, C4<0>;
L_0x200d7a0 .delay 1 (40,40,40) L_0x200d7a0/d;
L_0x200d900/d .functor XOR 1, L_0x200f780, L_0x200d7a0, C4<0>, C4<0>;
L_0x200d900 .delay 1 (40,40,40) L_0x200d900/d;
L_0x200da10/d .functor XOR 1, L_0x200d900, L_0x200d500, C4<0>, C4<0>;
L_0x200da10 .delay 1 (40,40,40) L_0x200da10/d;
L_0x200dc10/d .functor AND 1, L_0x200f780, L_0x200d7a0, C4<1>, C4<1>;
L_0x200dc10 .delay 1 (40,40,40) L_0x200dc10/d;
L_0x200de80/d .functor AND 1, L_0x200d900, L_0x200d500, C4<1>, C4<1>;
L_0x200de80 .delay 1 (40,40,40) L_0x200de80/d;
L_0x200def0/d .functor OR 1, L_0x200dc10, L_0x200de80, C4<0>, C4<0>;
L_0x200def0 .delay 1 (40,40,40) L_0x200def0/d;
v0x1e90620_0 .net "AandB", 0 0, L_0x200dc10;  1 drivers
v0x1e90700_0 .net "BxorSub", 0 0, L_0x200d7a0;  1 drivers
v0x1e907c0_0 .net "a", 0 0, L_0x200f780;  alias, 1 drivers
v0x1e90890_0 .net "b", 0 0, L_0x1ffa030;  alias, 1 drivers
v0x1e90950_0 .net "carryin", 0 0, L_0x200d500;  alias, 1 drivers
v0x1e90a60_0 .net "carryout", 0 0, L_0x200def0;  alias, 1 drivers
v0x1e90b20_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e90bc0_0 .net "res", 0 0, L_0x200da10;  alias, 1 drivers
v0x1e90c80_0 .net "xAorB", 0 0, L_0x200d900;  1 drivers
v0x1e90dd0_0 .net "xAorBandCin", 0 0, L_0x200de80;  1 drivers
S_0x1e924b0 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e92670 .param/l "i" 0 4 165, +C4<01010>;
S_0x1e92730 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e924b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x200f820/d .functor AND 1, L_0x2012530, L_0x2012690, C4<1>, C4<1>;
L_0x200f820 .delay 1 (40,40,40) L_0x200f820/d;
L_0x200f000/d .functor NAND 1, L_0x2012530, L_0x2012690, C4<1>, C4<1>;
L_0x200f000 .delay 1 (20,20,20) L_0x200f000/d;
L_0x200fc00/d .functor OR 1, L_0x2012530, L_0x2012690, C4<0>, C4<0>;
L_0x200fc00 .delay 1 (40,40,40) L_0x200fc00/d;
L_0x20103c0/d .functor NOR 1, L_0x2012530, L_0x2012690, C4<0>, C4<0>;
L_0x20103c0 .delay 1 (20,20,20) L_0x20103c0/d;
L_0x2010520/d .functor XOR 1, L_0x2012530, L_0x2012690, C4<0>, C4<0>;
L_0x2010520 .delay 1 (40,40,40) L_0x2010520/d;
L_0x2010f10/d .functor NOT 1, L_0x20128e0, C4<0>, C4<0>, C4<0>;
L_0x2010f10 .delay 1 (10,10,10) L_0x2010f10/d;
L_0x2011070/d .functor NOT 1, L_0x2012980, C4<0>, C4<0>, C4<0>;
L_0x2011070 .delay 1 (10,10,10) L_0x2011070/d;
L_0x2011130/d .functor NOT 1, L_0x2012a20, C4<0>, C4<0>, C4<0>;
L_0x2011130 .delay 1 (10,10,10) L_0x2011130/d;
L_0x20112e0/d .functor AND 1, L_0x2010850, L_0x2010f10, L_0x2011070, L_0x2011130;
L_0x20112e0 .delay 1 (80,80,80) L_0x20112e0/d;
L_0x2011490/d .functor AND 1, L_0x2010850, L_0x20128e0, L_0x2011070, L_0x2011130;
L_0x2011490 .delay 1 (80,80,80) L_0x2011490/d;
L_0x2011640/d .functor AND 1, L_0x2010520, L_0x2010f10, L_0x2012980, L_0x2011130;
L_0x2011640 .delay 1 (80,80,80) L_0x2011640/d;
L_0x2011830/d .functor AND 1, L_0x2010850, L_0x20128e0, L_0x2012980, L_0x2011130;
L_0x2011830 .delay 1 (80,80,80) L_0x2011830/d;
L_0x2011960/d .functor AND 1, L_0x200f820, L_0x2010f10, L_0x2011070, L_0x2012a20;
L_0x2011960 .delay 1 (80,80,80) L_0x2011960/d;
L_0x2011bc0/d .functor AND 1, L_0x200f000, L_0x20128e0, L_0x2011070, L_0x2012a20;
L_0x2011bc0 .delay 1 (80,80,80) L_0x2011bc0/d;
L_0x20118f0/d .functor AND 1, L_0x20103c0, L_0x2010f10, L_0x2012980, L_0x2012a20;
L_0x20118f0 .delay 1 (80,80,80) L_0x20118f0/d;
L_0x2011fa0/d .functor AND 1, L_0x200fc00, L_0x20128e0, L_0x2012980, L_0x2012a20;
L_0x2011fa0 .delay 1 (80,80,80) L_0x2011fa0/d;
L_0x2012140/0/0 .functor OR 1, L_0x20112e0, L_0x2011490, L_0x2011640, L_0x2011960;
L_0x2012140/0/4 .functor OR 1, L_0x2011bc0, L_0x20118f0, L_0x2011fa0, L_0x2011830;
L_0x2012140/d .functor OR 1, L_0x2012140/0/0, L_0x2012140/0/4, C4<0>, C4<0>;
L_0x2012140 .delay 1 (160,160,160) L_0x2012140/d;
v0x1e93630_0 .net "a", 0 0, L_0x2012530;  1 drivers
v0x1e936f0_0 .net "addSub", 0 0, L_0x2010850;  1 drivers
v0x1e937c0_0 .net "andRes", 0 0, L_0x200f820;  1 drivers
v0x1e93890_0 .net "b", 0 0, L_0x2012690;  1 drivers
v0x1e93960_0 .net "carryIn", 0 0, L_0x2012840;  1 drivers
v0x1e93a00_0 .net "carryOut", 0 0, L_0x2010d10;  1 drivers
v0x1e93ad0_0 .net "initialResult", 0 0, L_0x2012140;  1 drivers
v0x1e93b70_0 .net "isAdd", 0 0, L_0x20112e0;  1 drivers
v0x1e93c10_0 .net "isAnd", 0 0, L_0x2011960;  1 drivers
v0x1e93d40_0 .net "isNand", 0 0, L_0x2011bc0;  1 drivers
v0x1e93de0_0 .net "isNor", 0 0, L_0x20118f0;  1 drivers
v0x1e93e80_0 .net "isOr", 0 0, L_0x2011fa0;  1 drivers
v0x1e93f40_0 .net "isSLT", 0 0, L_0x2011830;  1 drivers
v0x1e94000_0 .net "isSub", 0 0, L_0x2011490;  1 drivers
v0x1e940c0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e94160_0 .net "isXor", 0 0, L_0x2011640;  1 drivers
v0x1e94220_0 .net "nandRes", 0 0, L_0x200f000;  1 drivers
v0x1e943d0_0 .net "norRes", 0 0, L_0x20103c0;  1 drivers
v0x1e94470_0 .net "orRes", 0 0, L_0x200fc00;  1 drivers
v0x1e94510_0 .net "s0", 0 0, L_0x20128e0;  1 drivers
v0x1e945b0_0 .net "s0inv", 0 0, L_0x2010f10;  1 drivers
v0x1e94670_0 .net "s1", 0 0, L_0x2012980;  1 drivers
v0x1e94730_0 .net "s1inv", 0 0, L_0x2011070;  1 drivers
v0x1e947f0_0 .net "s2", 0 0, L_0x2012a20;  1 drivers
v0x1e948b0_0 .net "s2inv", 0 0, L_0x2011130;  1 drivers
v0x1e94970_0 .net "xorRes", 0 0, L_0x2010520;  1 drivers
S_0x1e92a30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e92730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20105e0/d .functor XOR 1, L_0x2012690, L_0x204e240, C4<0>, C4<0>;
L_0x20105e0 .delay 1 (40,40,40) L_0x20105e0/d;
L_0x2010740/d .functor XOR 1, L_0x2012530, L_0x20105e0, C4<0>, C4<0>;
L_0x2010740 .delay 1 (40,40,40) L_0x2010740/d;
L_0x2010850/d .functor XOR 1, L_0x2010740, L_0x2012840, C4<0>, C4<0>;
L_0x2010850 .delay 1 (40,40,40) L_0x2010850/d;
L_0x2010a50/d .functor AND 1, L_0x2012530, L_0x20105e0, C4<1>, C4<1>;
L_0x2010a50 .delay 1 (40,40,40) L_0x2010a50/d;
L_0x200fc70/d .functor AND 1, L_0x2010740, L_0x2012840, C4<1>, C4<1>;
L_0x200fc70 .delay 1 (40,40,40) L_0x200fc70/d;
L_0x2010d10/d .functor OR 1, L_0x2010a50, L_0x200fc70, C4<0>, C4<0>;
L_0x2010d10 .delay 1 (40,40,40) L_0x2010d10/d;
v0x1e92cc0_0 .net "AandB", 0 0, L_0x2010a50;  1 drivers
v0x1e92da0_0 .net "BxorSub", 0 0, L_0x20105e0;  1 drivers
v0x1e92e60_0 .net "a", 0 0, L_0x2012530;  alias, 1 drivers
v0x1e92f30_0 .net "b", 0 0, L_0x2012690;  alias, 1 drivers
v0x1e92ff0_0 .net "carryin", 0 0, L_0x2012840;  alias, 1 drivers
v0x1e93100_0 .net "carryout", 0 0, L_0x2010d10;  alias, 1 drivers
v0x1e931c0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e93260_0 .net "res", 0 0, L_0x2010850;  alias, 1 drivers
v0x1e93320_0 .net "xAorB", 0 0, L_0x2010740;  1 drivers
v0x1e93470_0 .net "xAorBandCin", 0 0, L_0x200fc70;  1 drivers
S_0x1e94b50 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e94d10 .param/l "i" 0 4 165, +C4<01011>;
S_0x1e94dd0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e94b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20125d0/d .functor AND 1, L_0x2014f80, L_0x20150e0, C4<1>, C4<1>;
L_0x20125d0 .delay 1 (40,40,40) L_0x20125d0/d;
L_0x2002630/d .functor NAND 1, L_0x2014f80, L_0x20150e0, C4<1>, C4<1>;
L_0x2002630 .delay 1 (20,20,20) L_0x2002630/d;
L_0x2012ce0/d .functor OR 1, L_0x2014f80, L_0x20150e0, C4<0>, C4<0>;
L_0x2012ce0 .delay 1 (40,40,40) L_0x2012ce0/d;
L_0x2012e70/d .functor NOR 1, L_0x2014f80, L_0x20150e0, C4<0>, C4<0>;
L_0x2012e70 .delay 1 (20,20,20) L_0x2012e70/d;
L_0x2012f30/d .functor XOR 1, L_0x2014f80, L_0x20150e0, C4<0>, C4<0>;
L_0x2012f30 .delay 1 (40,40,40) L_0x2012f30/d;
L_0x20139e0/d .functor NOT 1, L_0x2012b50, C4<0>, C4<0>, C4<0>;
L_0x20139e0 .delay 1 (10,10,10) L_0x20139e0/d;
L_0x2013b40/d .functor NOT 1, L_0x2012bf0, C4<0>, C4<0>, C4<0>;
L_0x2013b40 .delay 1 (10,10,10) L_0x2013b40/d;
L_0x2013c00/d .functor NOT 1, L_0x20154d0, C4<0>, C4<0>, C4<0>;
L_0x2013c00 .delay 1 (10,10,10) L_0x2013c00/d;
L_0x2013db0/d .functor AND 1, L_0x2013300, L_0x20139e0, L_0x2013b40, L_0x2013c00;
L_0x2013db0 .delay 1 (80,80,80) L_0x2013db0/d;
L_0x2013f60/d .functor AND 1, L_0x2013300, L_0x2012b50, L_0x2013b40, L_0x2013c00;
L_0x2013f60 .delay 1 (80,80,80) L_0x2013f60/d;
L_0x2014110/d .functor AND 1, L_0x2012f30, L_0x20139e0, L_0x2012bf0, L_0x2013c00;
L_0x2014110 .delay 1 (80,80,80) L_0x2014110/d;
L_0x2014300/d .functor AND 1, L_0x2013300, L_0x2012b50, L_0x2012bf0, L_0x2013c00;
L_0x2014300 .delay 1 (80,80,80) L_0x2014300/d;
L_0x2014430/d .functor AND 1, L_0x20125d0, L_0x20139e0, L_0x2013b40, L_0x20154d0;
L_0x2014430 .delay 1 (80,80,80) L_0x2014430/d;
L_0x2014690/d .functor AND 1, L_0x2002630, L_0x2012b50, L_0x2013b40, L_0x20154d0;
L_0x2014690 .delay 1 (80,80,80) L_0x2014690/d;
L_0x20143c0/d .functor AND 1, L_0x2012e70, L_0x20139e0, L_0x2012bf0, L_0x20154d0;
L_0x20143c0 .delay 1 (80,80,80) L_0x20143c0/d;
L_0x20149f0/d .functor AND 1, L_0x2012ce0, L_0x2012b50, L_0x2012bf0, L_0x20154d0;
L_0x20149f0 .delay 1 (80,80,80) L_0x20149f0/d;
L_0x2014b90/0/0 .functor OR 1, L_0x2013db0, L_0x2013f60, L_0x2014110, L_0x2014430;
L_0x2014b90/0/4 .functor OR 1, L_0x2014690, L_0x20143c0, L_0x20149f0, L_0x2014300;
L_0x2014b90/d .functor OR 1, L_0x2014b90/0/0, L_0x2014b90/0/4, C4<0>, C4<0>;
L_0x2014b90 .delay 1 (160,160,160) L_0x2014b90/d;
v0x1e95cd0_0 .net "a", 0 0, L_0x2014f80;  1 drivers
v0x1e95d90_0 .net "addSub", 0 0, L_0x2013300;  1 drivers
v0x1e95e60_0 .net "andRes", 0 0, L_0x20125d0;  1 drivers
v0x1e95f30_0 .net "b", 0 0, L_0x20150e0;  1 drivers
v0x1e96000_0 .net "carryIn", 0 0, L_0x2012da0;  1 drivers
v0x1e960a0_0 .net "carryOut", 0 0, L_0x20137e0;  1 drivers
v0x1e96170_0 .net "initialResult", 0 0, L_0x2014b90;  1 drivers
v0x1e96210_0 .net "isAdd", 0 0, L_0x2013db0;  1 drivers
v0x1e962b0_0 .net "isAnd", 0 0, L_0x2014430;  1 drivers
v0x1e963e0_0 .net "isNand", 0 0, L_0x2014690;  1 drivers
v0x1e96480_0 .net "isNor", 0 0, L_0x20143c0;  1 drivers
v0x1e96520_0 .net "isOr", 0 0, L_0x20149f0;  1 drivers
v0x1e965e0_0 .net "isSLT", 0 0, L_0x2014300;  1 drivers
v0x1e966a0_0 .net "isSub", 0 0, L_0x2013f60;  1 drivers
v0x1e96760_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e96800_0 .net "isXor", 0 0, L_0x2014110;  1 drivers
v0x1e968c0_0 .net "nandRes", 0 0, L_0x2002630;  1 drivers
v0x1e96a70_0 .net "norRes", 0 0, L_0x2012e70;  1 drivers
v0x1e96b10_0 .net "orRes", 0 0, L_0x2012ce0;  1 drivers
v0x1e96bb0_0 .net "s0", 0 0, L_0x2012b50;  1 drivers
v0x1e96c50_0 .net "s0inv", 0 0, L_0x20139e0;  1 drivers
v0x1e96d10_0 .net "s1", 0 0, L_0x2012bf0;  1 drivers
v0x1e96dd0_0 .net "s1inv", 0 0, L_0x2013b40;  1 drivers
v0x1e96e90_0 .net "s2", 0 0, L_0x20154d0;  1 drivers
v0x1e96f50_0 .net "s2inv", 0 0, L_0x2013c00;  1 drivers
v0x1e97010_0 .net "xorRes", 0 0, L_0x2012f30;  1 drivers
S_0x1e950d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e94dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2013090/d .functor XOR 1, L_0x20150e0, L_0x204e240, C4<0>, C4<0>;
L_0x2013090 .delay 1 (40,40,40) L_0x2013090/d;
L_0x2013150/d .functor XOR 1, L_0x2014f80, L_0x2013090, C4<0>, C4<0>;
L_0x2013150 .delay 1 (40,40,40) L_0x2013150/d;
L_0x2013300/d .functor XOR 1, L_0x2013150, L_0x2012da0, C4<0>, C4<0>;
L_0x2013300 .delay 1 (40,40,40) L_0x2013300/d;
L_0x2013500/d .functor AND 1, L_0x2014f80, L_0x2013090, C4<1>, C4<1>;
L_0x2013500 .delay 1 (40,40,40) L_0x2013500/d;
L_0x2013770/d .functor AND 1, L_0x2013150, L_0x2012da0, C4<1>, C4<1>;
L_0x2013770 .delay 1 (40,40,40) L_0x2013770/d;
L_0x20137e0/d .functor OR 1, L_0x2013500, L_0x2013770, C4<0>, C4<0>;
L_0x20137e0 .delay 1 (40,40,40) L_0x20137e0/d;
v0x1e95380_0 .net "AandB", 0 0, L_0x2013500;  1 drivers
v0x1e95440_0 .net "BxorSub", 0 0, L_0x2013090;  1 drivers
v0x1e95500_0 .net "a", 0 0, L_0x2014f80;  alias, 1 drivers
v0x1e955d0_0 .net "b", 0 0, L_0x20150e0;  alias, 1 drivers
v0x1e95690_0 .net "carryin", 0 0, L_0x2012da0;  alias, 1 drivers
v0x1e957a0_0 .net "carryout", 0 0, L_0x20137e0;  alias, 1 drivers
v0x1e95860_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e95900_0 .net "res", 0 0, L_0x2013300;  alias, 1 drivers
v0x1e959c0_0 .net "xAorB", 0 0, L_0x2013150;  1 drivers
v0x1e95b10_0 .net "xAorBandCin", 0 0, L_0x2013770;  1 drivers
S_0x1e971f0 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e973b0 .param/l "i" 0 4 165, +C4<01100>;
S_0x1e97470 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e971f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2015020/d .functor AND 1, L_0x20179f0, L_0x2017b50, C4<1>, C4<1>;
L_0x2015020 .delay 1 (40,40,40) L_0x2015020/d;
L_0x2015440/d .functor NAND 1, L_0x20179f0, L_0x2017b50, C4<1>, C4<1>;
L_0x2015440 .delay 1 (20,20,20) L_0x2015440/d;
L_0x2015380/d .functor OR 1, L_0x20179f0, L_0x2017b50, C4<0>, C4<0>;
L_0x2015380 .delay 1 (40,40,40) L_0x2015380/d;
L_0x20158e0/d .functor NOR 1, L_0x20179f0, L_0x2017b50, C4<0>, C4<0>;
L_0x20158e0 .delay 1 (20,20,20) L_0x20158e0/d;
L_0x20159a0/d .functor XOR 1, L_0x20179f0, L_0x2017b50, C4<0>, C4<0>;
L_0x20159a0 .delay 1 (40,40,40) L_0x20159a0/d;
L_0x2016450/d .functor NOT 1, L_0x2015600, C4<0>, C4<0>, C4<0>;
L_0x2016450 .delay 1 (10,10,10) L_0x2016450/d;
L_0x20165b0/d .functor NOT 1, L_0x20156a0, C4<0>, C4<0>, C4<0>;
L_0x20165b0 .delay 1 (10,10,10) L_0x20165b0/d;
L_0x2016670/d .functor NOT 1, L_0x2017f70, C4<0>, C4<0>, C4<0>;
L_0x2016670 .delay 1 (10,10,10) L_0x2016670/d;
L_0x2016820/d .functor AND 1, L_0x2015d70, L_0x2016450, L_0x20165b0, L_0x2016670;
L_0x2016820 .delay 1 (80,80,80) L_0x2016820/d;
L_0x20169d0/d .functor AND 1, L_0x2015d70, L_0x2015600, L_0x20165b0, L_0x2016670;
L_0x20169d0 .delay 1 (80,80,80) L_0x20169d0/d;
L_0x2016b80/d .functor AND 1, L_0x20159a0, L_0x2016450, L_0x20156a0, L_0x2016670;
L_0x2016b80 .delay 1 (80,80,80) L_0x2016b80/d;
L_0x2016d70/d .functor AND 1, L_0x2015d70, L_0x2015600, L_0x20156a0, L_0x2016670;
L_0x2016d70 .delay 1 (80,80,80) L_0x2016d70/d;
L_0x2016ea0/d .functor AND 1, L_0x2015020, L_0x2016450, L_0x20165b0, L_0x2017f70;
L_0x2016ea0 .delay 1 (80,80,80) L_0x2016ea0/d;
L_0x2017100/d .functor AND 1, L_0x2015440, L_0x2015600, L_0x20165b0, L_0x2017f70;
L_0x2017100 .delay 1 (80,80,80) L_0x2017100/d;
L_0x2016e30/d .functor AND 1, L_0x20158e0, L_0x2016450, L_0x20156a0, L_0x2017f70;
L_0x2016e30 .delay 1 (80,80,80) L_0x2016e30/d;
L_0x2017460/d .functor AND 1, L_0x2015380, L_0x2015600, L_0x20156a0, L_0x2017f70;
L_0x2017460 .delay 1 (80,80,80) L_0x2017460/d;
L_0x2017600/0/0 .functor OR 1, L_0x2016820, L_0x20169d0, L_0x2016b80, L_0x2016ea0;
L_0x2017600/0/4 .functor OR 1, L_0x2017100, L_0x2016e30, L_0x2017460, L_0x2016d70;
L_0x2017600/d .functor OR 1, L_0x2017600/0/0, L_0x2017600/0/4, C4<0>, C4<0>;
L_0x2017600 .delay 1 (160,160,160) L_0x2017600/d;
v0x1e98370_0 .net "a", 0 0, L_0x20179f0;  1 drivers
v0x1e98430_0 .net "addSub", 0 0, L_0x2015d70;  1 drivers
v0x1e98500_0 .net "andRes", 0 0, L_0x2015020;  1 drivers
v0x1e985d0_0 .net "b", 0 0, L_0x2017b50;  1 drivers
v0x1e986a0_0 .net "carryIn", 0 0, L_0x2015810;  1 drivers
v0x1e98740_0 .net "carryOut", 0 0, L_0x2016250;  1 drivers
v0x1e98810_0 .net "initialResult", 0 0, L_0x2017600;  1 drivers
v0x1e988b0_0 .net "isAdd", 0 0, L_0x2016820;  1 drivers
v0x1e98950_0 .net "isAnd", 0 0, L_0x2016ea0;  1 drivers
v0x1e98a80_0 .net "isNand", 0 0, L_0x2017100;  1 drivers
v0x1e98b20_0 .net "isNor", 0 0, L_0x2016e30;  1 drivers
v0x1e98bc0_0 .net "isOr", 0 0, L_0x2017460;  1 drivers
v0x1e98c80_0 .net "isSLT", 0 0, L_0x2016d70;  1 drivers
v0x1e98d40_0 .net "isSub", 0 0, L_0x20169d0;  1 drivers
v0x1e98e00_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e98ea0_0 .net "isXor", 0 0, L_0x2016b80;  1 drivers
v0x1e98f60_0 .net "nandRes", 0 0, L_0x2015440;  1 drivers
v0x1e99110_0 .net "norRes", 0 0, L_0x20158e0;  1 drivers
v0x1e991b0_0 .net "orRes", 0 0, L_0x2015380;  1 drivers
v0x1e99250_0 .net "s0", 0 0, L_0x2015600;  1 drivers
v0x1e992f0_0 .net "s0inv", 0 0, L_0x2016450;  1 drivers
v0x1e993b0_0 .net "s1", 0 0, L_0x20156a0;  1 drivers
v0x1e99470_0 .net "s1inv", 0 0, L_0x20165b0;  1 drivers
v0x1e99530_0 .net "s2", 0 0, L_0x2017f70;  1 drivers
v0x1e995f0_0 .net "s2inv", 0 0, L_0x2016670;  1 drivers
v0x1e996b0_0 .net "xorRes", 0 0, L_0x20159a0;  1 drivers
S_0x1e97770 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e97470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2015b00/d .functor XOR 1, L_0x2017b50, L_0x204e240, C4<0>, C4<0>;
L_0x2015b00 .delay 1 (40,40,40) L_0x2015b00/d;
L_0x2015bc0/d .functor XOR 1, L_0x20179f0, L_0x2015b00, C4<0>, C4<0>;
L_0x2015bc0 .delay 1 (40,40,40) L_0x2015bc0/d;
L_0x2015d70/d .functor XOR 1, L_0x2015bc0, L_0x2015810, C4<0>, C4<0>;
L_0x2015d70 .delay 1 (40,40,40) L_0x2015d70/d;
L_0x2015f70/d .functor AND 1, L_0x20179f0, L_0x2015b00, C4<1>, C4<1>;
L_0x2015f70 .delay 1 (40,40,40) L_0x2015f70/d;
L_0x20161e0/d .functor AND 1, L_0x2015bc0, L_0x2015810, C4<1>, C4<1>;
L_0x20161e0 .delay 1 (40,40,40) L_0x20161e0/d;
L_0x2016250/d .functor OR 1, L_0x2015f70, L_0x20161e0, C4<0>, C4<0>;
L_0x2016250 .delay 1 (40,40,40) L_0x2016250/d;
v0x1e97a00_0 .net "AandB", 0 0, L_0x2015f70;  1 drivers
v0x1e97ae0_0 .net "BxorSub", 0 0, L_0x2015b00;  1 drivers
v0x1e97ba0_0 .net "a", 0 0, L_0x20179f0;  alias, 1 drivers
v0x1e97c70_0 .net "b", 0 0, L_0x2017b50;  alias, 1 drivers
v0x1e97d30_0 .net "carryin", 0 0, L_0x2015810;  alias, 1 drivers
v0x1e97e40_0 .net "carryout", 0 0, L_0x2016250;  alias, 1 drivers
v0x1e97f00_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e97fa0_0 .net "res", 0 0, L_0x2015d70;  alias, 1 drivers
v0x1e98060_0 .net "xAorB", 0 0, L_0x2015bc0;  1 drivers
v0x1e981b0_0 .net "xAorBandCin", 0 0, L_0x20161e0;  1 drivers
S_0x1e99890 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e99a50 .param/l "i" 0 4 165, +C4<01101>;
S_0x1e99b10 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e99890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2017a90/d .functor AND 1, L_0x201a410, L_0x201a570, C4<1>, C4<1>;
L_0x2017a90 .delay 1 (40,40,40) L_0x2017a90/d;
L_0x2017eb0/d .functor NAND 1, L_0x201a410, L_0x201a570, C4<1>, C4<1>;
L_0x2017eb0 .delay 1 (20,20,20) L_0x2017eb0/d;
L_0x2017d50/d .functor OR 1, L_0x201a410, L_0x201a570, C4<0>, C4<0>;
L_0x2017d50 .delay 1 (40,40,40) L_0x2017d50/d;
L_0x2018370/d .functor NOR 1, L_0x201a410, L_0x201a570, C4<0>, C4<0>;
L_0x2018370 .delay 1 (20,20,20) L_0x2018370/d;
L_0x2018430/d .functor XOR 1, L_0x201a410, L_0x201a570, C4<0>, C4<0>;
L_0x2018430 .delay 1 (40,40,40) L_0x2018430/d;
L_0x2018e70/d .functor NOT 1, L_0x2018010, C4<0>, C4<0>, C4<0>;
L_0x2018e70 .delay 1 (10,10,10) L_0x2018e70/d;
L_0x2018fd0/d .functor NOT 1, L_0x20180b0, C4<0>, C4<0>, C4<0>;
L_0x2018fd0 .delay 1 (10,10,10) L_0x2018fd0/d;
L_0x2019090/d .functor NOT 1, L_0x2018150, C4<0>, C4<0>, C4<0>;
L_0x2019090 .delay 1 (10,10,10) L_0x2019090/d;
L_0x2019240/d .functor AND 1, L_0x20187b0, L_0x2018e70, L_0x2018fd0, L_0x2019090;
L_0x2019240 .delay 1 (80,80,80) L_0x2019240/d;
L_0x20193f0/d .functor AND 1, L_0x20187b0, L_0x2018010, L_0x2018fd0, L_0x2019090;
L_0x20193f0 .delay 1 (80,80,80) L_0x20193f0/d;
L_0x20195a0/d .functor AND 1, L_0x2018430, L_0x2018e70, L_0x20180b0, L_0x2019090;
L_0x20195a0 .delay 1 (80,80,80) L_0x20195a0/d;
L_0x2019790/d .functor AND 1, L_0x20187b0, L_0x2018010, L_0x20180b0, L_0x2019090;
L_0x2019790 .delay 1 (80,80,80) L_0x2019790/d;
L_0x20198c0/d .functor AND 1, L_0x2017a90, L_0x2018e70, L_0x2018fd0, L_0x2018150;
L_0x20198c0 .delay 1 (80,80,80) L_0x20198c0/d;
L_0x2019b20/d .functor AND 1, L_0x2017eb0, L_0x2018010, L_0x2018fd0, L_0x2018150;
L_0x2019b20 .delay 1 (80,80,80) L_0x2019b20/d;
L_0x2019850/d .functor AND 1, L_0x2018370, L_0x2018e70, L_0x20180b0, L_0x2018150;
L_0x2019850 .delay 1 (80,80,80) L_0x2019850/d;
L_0x2019e80/d .functor AND 1, L_0x2017d50, L_0x2018010, L_0x20180b0, L_0x2018150;
L_0x2019e80 .delay 1 (80,80,80) L_0x2019e80/d;
L_0x201a020/0/0 .functor OR 1, L_0x2019240, L_0x20193f0, L_0x20195a0, L_0x20198c0;
L_0x201a020/0/4 .functor OR 1, L_0x2019b20, L_0x2019850, L_0x2019e80, L_0x2019790;
L_0x201a020/d .functor OR 1, L_0x201a020/0/0, L_0x201a020/0/4, C4<0>, C4<0>;
L_0x201a020 .delay 1 (160,160,160) L_0x201a020/d;
v0x1e9aa10_0 .net "a", 0 0, L_0x201a410;  1 drivers
v0x1e9aad0_0 .net "addSub", 0 0, L_0x20187b0;  1 drivers
v0x1e9aba0_0 .net "andRes", 0 0, L_0x2017a90;  1 drivers
v0x1e9ac70_0 .net "b", 0 0, L_0x201a570;  1 drivers
v0x1e9ad40_0 .net "carryIn", 0 0, L_0x2004ec0;  1 drivers
v0x1e9ade0_0 .net "carryOut", 0 0, L_0x2018c70;  1 drivers
v0x1e9aeb0_0 .net "initialResult", 0 0, L_0x201a020;  1 drivers
v0x1e9af50_0 .net "isAdd", 0 0, L_0x2019240;  1 drivers
v0x1e9aff0_0 .net "isAnd", 0 0, L_0x20198c0;  1 drivers
v0x1e9b120_0 .net "isNand", 0 0, L_0x2019b20;  1 drivers
v0x1e9b1c0_0 .net "isNor", 0 0, L_0x2019850;  1 drivers
v0x1e9b260_0 .net "isOr", 0 0, L_0x2019e80;  1 drivers
v0x1e9b320_0 .net "isSLT", 0 0, L_0x2019790;  1 drivers
v0x1e9b3e0_0 .net "isSub", 0 0, L_0x20193f0;  1 drivers
v0x1e9b4a0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e9b540_0 .net "isXor", 0 0, L_0x20195a0;  1 drivers
v0x1e9b600_0 .net "nandRes", 0 0, L_0x2017eb0;  1 drivers
v0x1e9b7b0_0 .net "norRes", 0 0, L_0x2018370;  1 drivers
v0x1e9b850_0 .net "orRes", 0 0, L_0x2017d50;  1 drivers
v0x1e9b8f0_0 .net "s0", 0 0, L_0x2018010;  1 drivers
v0x1e9b990_0 .net "s0inv", 0 0, L_0x2018e70;  1 drivers
v0x1e9ba50_0 .net "s1", 0 0, L_0x20180b0;  1 drivers
v0x1e9bb10_0 .net "s1inv", 0 0, L_0x2018fd0;  1 drivers
v0x1e9bbd0_0 .net "s2", 0 0, L_0x2018150;  1 drivers
v0x1e9bc90_0 .net "s2inv", 0 0, L_0x2019090;  1 drivers
v0x1e9bd50_0 .net "xorRes", 0 0, L_0x2018430;  1 drivers
S_0x1e99e10 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e99b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2018590/d .functor XOR 1, L_0x201a570, L_0x204e240, C4<0>, C4<0>;
L_0x2018590 .delay 1 (40,40,40) L_0x2018590/d;
L_0x2018650/d .functor XOR 1, L_0x201a410, L_0x2018590, C4<0>, C4<0>;
L_0x2018650 .delay 1 (40,40,40) L_0x2018650/d;
L_0x20187b0/d .functor XOR 1, L_0x2018650, L_0x2004ec0, C4<0>, C4<0>;
L_0x20187b0 .delay 1 (40,40,40) L_0x20187b0/d;
L_0x20189b0/d .functor AND 1, L_0x201a410, L_0x2018590, C4<1>, C4<1>;
L_0x20189b0 .delay 1 (40,40,40) L_0x20189b0/d;
L_0x2017dc0/d .functor AND 1, L_0x2018650, L_0x2004ec0, C4<1>, C4<1>;
L_0x2017dc0 .delay 1 (40,40,40) L_0x2017dc0/d;
L_0x2018c70/d .functor OR 1, L_0x20189b0, L_0x2017dc0, C4<0>, C4<0>;
L_0x2018c70 .delay 1 (40,40,40) L_0x2018c70/d;
v0x1e9a0a0_0 .net "AandB", 0 0, L_0x20189b0;  1 drivers
v0x1e9a180_0 .net "BxorSub", 0 0, L_0x2018590;  1 drivers
v0x1e9a240_0 .net "a", 0 0, L_0x201a410;  alias, 1 drivers
v0x1e9a310_0 .net "b", 0 0, L_0x201a570;  alias, 1 drivers
v0x1e9a3d0_0 .net "carryin", 0 0, L_0x2004ec0;  alias, 1 drivers
v0x1e9a4e0_0 .net "carryout", 0 0, L_0x2018c70;  alias, 1 drivers
v0x1e9a5a0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e9a640_0 .net "res", 0 0, L_0x20187b0;  alias, 1 drivers
v0x1e9a700_0 .net "xAorB", 0 0, L_0x2018650;  1 drivers
v0x1e9a850_0 .net "xAorBandCin", 0 0, L_0x2017dc0;  1 drivers
S_0x1e9bf30 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e9c0f0 .param/l "i" 0 4 165, +C4<01110>;
S_0x1e9c1b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e9bf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x201a4b0/d .functor AND 1, L_0x201cf80, L_0x201d0e0, C4<1>, C4<1>;
L_0x201a4b0 .delay 1 (40,40,40) L_0x201a4b0/d;
L_0x201abe0/d .functor NAND 1, L_0x201cf80, L_0x201d0e0, C4<1>, C4<1>;
L_0x201abe0 .delay 1 (20,20,20) L_0x201abe0/d;
L_0x201aca0/d .functor OR 1, L_0x201cf80, L_0x201d0e0, C4<0>, C4<0>;
L_0x201aca0 .delay 1 (40,40,40) L_0x201aca0/d;
L_0x201ae90/d .functor NOR 1, L_0x201cf80, L_0x201d0e0, C4<0>, C4<0>;
L_0x201ae90 .delay 1 (20,20,20) L_0x201ae90/d;
L_0x201af50/d .functor XOR 1, L_0x201cf80, L_0x201d0e0, C4<0>, C4<0>;
L_0x201af50 .delay 1 (40,40,40) L_0x201af50/d;
L_0x201b9e0/d .functor NOT 1, L_0x201a9d0, C4<0>, C4<0>, C4<0>;
L_0x201b9e0 .delay 1 (10,10,10) L_0x201b9e0/d;
L_0x201bb40/d .functor NOT 1, L_0x201aa70, C4<0>, C4<0>, C4<0>;
L_0x201bb40 .delay 1 (10,10,10) L_0x201bb40/d;
L_0x201bc00/d .functor NOT 1, L_0x201ab10, C4<0>, C4<0>, C4<0>;
L_0x201bc00 .delay 1 (10,10,10) L_0x201bc00/d;
L_0x201bdb0/d .functor AND 1, L_0x201b320, L_0x201b9e0, L_0x201bb40, L_0x201bc00;
L_0x201bdb0 .delay 1 (80,80,80) L_0x201bdb0/d;
L_0x201bf60/d .functor AND 1, L_0x201b320, L_0x201a9d0, L_0x201bb40, L_0x201bc00;
L_0x201bf60 .delay 1 (80,80,80) L_0x201bf60/d;
L_0x201c110/d .functor AND 1, L_0x201af50, L_0x201b9e0, L_0x201aa70, L_0x201bc00;
L_0x201c110 .delay 1 (80,80,80) L_0x201c110/d;
L_0x201c300/d .functor AND 1, L_0x201b320, L_0x201a9d0, L_0x201aa70, L_0x201bc00;
L_0x201c300 .delay 1 (80,80,80) L_0x201c300/d;
L_0x201c430/d .functor AND 1, L_0x201a4b0, L_0x201b9e0, L_0x201bb40, L_0x201ab10;
L_0x201c430 .delay 1 (80,80,80) L_0x201c430/d;
L_0x201c690/d .functor AND 1, L_0x201abe0, L_0x201a9d0, L_0x201bb40, L_0x201ab10;
L_0x201c690 .delay 1 (80,80,80) L_0x201c690/d;
L_0x201c3c0/d .functor AND 1, L_0x201ae90, L_0x201b9e0, L_0x201aa70, L_0x201ab10;
L_0x201c3c0 .delay 1 (80,80,80) L_0x201c3c0/d;
L_0x201c9f0/d .functor AND 1, L_0x201aca0, L_0x201a9d0, L_0x201aa70, L_0x201ab10;
L_0x201c9f0 .delay 1 (80,80,80) L_0x201c9f0/d;
L_0x201cb90/0/0 .functor OR 1, L_0x201bdb0, L_0x201bf60, L_0x201c110, L_0x201c430;
L_0x201cb90/0/4 .functor OR 1, L_0x201c690, L_0x201c3c0, L_0x201c9f0, L_0x201c300;
L_0x201cb90/d .functor OR 1, L_0x201cb90/0/0, L_0x201cb90/0/4, C4<0>, C4<0>;
L_0x201cb90 .delay 1 (160,160,160) L_0x201cb90/d;
v0x1e9d0b0_0 .net "a", 0 0, L_0x201cf80;  1 drivers
v0x1e9d170_0 .net "addSub", 0 0, L_0x201b320;  1 drivers
v0x1e9d240_0 .net "andRes", 0 0, L_0x201a4b0;  1 drivers
v0x1e9d310_0 .net "b", 0 0, L_0x201d0e0;  1 drivers
v0x1e9d3e0_0 .net "carryIn", 0 0, L_0x201a930;  1 drivers
v0x1e9d480_0 .net "carryOut", 0 0, L_0x201b7e0;  1 drivers
v0x1e9d550_0 .net "initialResult", 0 0, L_0x201cb90;  1 drivers
v0x1e9d5f0_0 .net "isAdd", 0 0, L_0x201bdb0;  1 drivers
v0x1e9d690_0 .net "isAnd", 0 0, L_0x201c430;  1 drivers
v0x1e9d7c0_0 .net "isNand", 0 0, L_0x201c690;  1 drivers
v0x1e9d860_0 .net "isNor", 0 0, L_0x201c3c0;  1 drivers
v0x1e9d900_0 .net "isOr", 0 0, L_0x201c9f0;  1 drivers
v0x1e9d9c0_0 .net "isSLT", 0 0, L_0x201c300;  1 drivers
v0x1e9da80_0 .net "isSub", 0 0, L_0x201bf60;  1 drivers
v0x1e9db40_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e9dbe0_0 .net "isXor", 0 0, L_0x201c110;  1 drivers
v0x1e9dca0_0 .net "nandRes", 0 0, L_0x201abe0;  1 drivers
v0x1e9de50_0 .net "norRes", 0 0, L_0x201ae90;  1 drivers
v0x1e9def0_0 .net "orRes", 0 0, L_0x201aca0;  1 drivers
v0x1e9df90_0 .net "s0", 0 0, L_0x201a9d0;  1 drivers
v0x1e9e030_0 .net "s0inv", 0 0, L_0x201b9e0;  1 drivers
v0x1e9e0f0_0 .net "s1", 0 0, L_0x201aa70;  1 drivers
v0x1e9e1b0_0 .net "s1inv", 0 0, L_0x201bb40;  1 drivers
v0x1e9e270_0 .net "s2", 0 0, L_0x201ab10;  1 drivers
v0x1e9e330_0 .net "s2inv", 0 0, L_0x201bc00;  1 drivers
v0x1e9e3f0_0 .net "xorRes", 0 0, L_0x201af50;  1 drivers
S_0x1e9c4b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e9c1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x201b0b0/d .functor XOR 1, L_0x201d0e0, L_0x204e240, C4<0>, C4<0>;
L_0x201b0b0 .delay 1 (40,40,40) L_0x201b0b0/d;
L_0x201b170/d .functor XOR 1, L_0x201cf80, L_0x201b0b0, C4<0>, C4<0>;
L_0x201b170 .delay 1 (40,40,40) L_0x201b170/d;
L_0x201b320/d .functor XOR 1, L_0x201b170, L_0x201a930, C4<0>, C4<0>;
L_0x201b320 .delay 1 (40,40,40) L_0x201b320/d;
L_0x201b520/d .functor AND 1, L_0x201cf80, L_0x201b0b0, C4<1>, C4<1>;
L_0x201b520 .delay 1 (40,40,40) L_0x201b520/d;
L_0x201ad10/d .functor AND 1, L_0x201b170, L_0x201a930, C4<1>, C4<1>;
L_0x201ad10 .delay 1 (40,40,40) L_0x201ad10/d;
L_0x201b7e0/d .functor OR 1, L_0x201b520, L_0x201ad10, C4<0>, C4<0>;
L_0x201b7e0 .delay 1 (40,40,40) L_0x201b7e0/d;
v0x1e9c740_0 .net "AandB", 0 0, L_0x201b520;  1 drivers
v0x1e9c820_0 .net "BxorSub", 0 0, L_0x201b0b0;  1 drivers
v0x1e9c8e0_0 .net "a", 0 0, L_0x201cf80;  alias, 1 drivers
v0x1e9c9b0_0 .net "b", 0 0, L_0x201d0e0;  alias, 1 drivers
v0x1e9ca70_0 .net "carryin", 0 0, L_0x201a930;  alias, 1 drivers
v0x1e9cb80_0 .net "carryout", 0 0, L_0x201b7e0;  alias, 1 drivers
v0x1e9cc40_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e9cce0_0 .net "res", 0 0, L_0x201b320;  alias, 1 drivers
v0x1e9cda0_0 .net "xAorB", 0 0, L_0x201b170;  1 drivers
v0x1e9cef0_0 .net "xAorBandCin", 0 0, L_0x201ad10;  1 drivers
S_0x1e9e5d0 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e9e790 .param/l "i" 0 4 165, +C4<01111>;
S_0x1e9e850 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1e9e5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x201d020/d .functor AND 1, L_0x201f9a0, L_0x201fb00, C4<1>, C4<1>;
L_0x201d020 .delay 1 (40,40,40) L_0x201d020/d;
L_0x201d610/d .functor NAND 1, L_0x201f9a0, L_0x201fb00, C4<1>, C4<1>;
L_0x201d610 .delay 1 (20,20,20) L_0x201d610/d;
L_0x201d770/d .functor OR 1, L_0x201f9a0, L_0x201fb00, C4<0>, C4<0>;
L_0x201d770 .delay 1 (40,40,40) L_0x201d770/d;
L_0x201d900/d .functor NOR 1, L_0x201f9a0, L_0x201fb00, C4<0>, C4<0>;
L_0x201d900 .delay 1 (20,20,20) L_0x201d900/d;
L_0x201d9c0/d .functor XOR 1, L_0x201f9a0, L_0x201fb00, C4<0>, C4<0>;
L_0x201d9c0 .delay 1 (40,40,40) L_0x201d9c0/d;
L_0x201e360/d .functor NOT 1, L_0x200a620, C4<0>, C4<0>, C4<0>;
L_0x201e360 .delay 1 (10,10,10) L_0x201e360/d;
L_0x201e4c0/d .functor NOT 1, L_0x201ffb0, C4<0>, C4<0>, C4<0>;
L_0x201e4c0 .delay 1 (10,10,10) L_0x201e4c0/d;
L_0x201e580/d .functor NOT 1, L_0x2020050, C4<0>, C4<0>, C4<0>;
L_0x201e580 .delay 1 (10,10,10) L_0x201e580/d;
L_0x201e730/d .functor AND 1, L_0x201dd40, L_0x201e360, L_0x201e4c0, L_0x201e580;
L_0x201e730 .delay 1 (80,80,80) L_0x201e730/d;
L_0x201e8e0/d .functor AND 1, L_0x201dd40, L_0x200a620, L_0x201e4c0, L_0x201e580;
L_0x201e8e0 .delay 1 (80,80,80) L_0x201e8e0/d;
L_0x201eaf0/d .functor AND 1, L_0x201d9c0, L_0x201e360, L_0x201ffb0, L_0x201e580;
L_0x201eaf0 .delay 1 (80,80,80) L_0x201eaf0/d;
L_0x201ecd0/d .functor AND 1, L_0x201dd40, L_0x200a620, L_0x201ffb0, L_0x201e580;
L_0x201ecd0 .delay 1 (80,80,80) L_0x201ecd0/d;
L_0x201eea0/d .functor AND 1, L_0x201d020, L_0x201e360, L_0x201e4c0, L_0x2020050;
L_0x201eea0 .delay 1 (80,80,80) L_0x201eea0/d;
L_0x201f080/d .functor AND 1, L_0x201d610, L_0x200a620, L_0x201e4c0, L_0x2020050;
L_0x201f080 .delay 1 (80,80,80) L_0x201f080/d;
L_0x201ee30/d .functor AND 1, L_0x201d900, L_0x201e360, L_0x201ffb0, L_0x2020050;
L_0x201ee30 .delay 1 (80,80,80) L_0x201ee30/d;
L_0x201f410/d .functor AND 1, L_0x201d770, L_0x200a620, L_0x201ffb0, L_0x2020050;
L_0x201f410 .delay 1 (80,80,80) L_0x201f410/d;
L_0x201f5b0/0/0 .functor OR 1, L_0x201e730, L_0x201e8e0, L_0x201eaf0, L_0x201eea0;
L_0x201f5b0/0/4 .functor OR 1, L_0x201f080, L_0x201ee30, L_0x201f410, L_0x201ecd0;
L_0x201f5b0/d .functor OR 1, L_0x201f5b0/0/0, L_0x201f5b0/0/4, C4<0>, C4<0>;
L_0x201f5b0 .delay 1 (160,160,160) L_0x201f5b0/d;
v0x1e9f750_0 .net "a", 0 0, L_0x201f9a0;  1 drivers
v0x1e9f810_0 .net "addSub", 0 0, L_0x201dd40;  1 drivers
v0x1e9f8e0_0 .net "andRes", 0 0, L_0x201d020;  1 drivers
v0x1e9f9b0_0 .net "b", 0 0, L_0x201fb00;  1 drivers
v0x1e9fa80_0 .net "carryIn", 0 0, L_0x201d830;  1 drivers
v0x1e9fb20_0 .net "carryOut", 0 0, L_0x201e1b0;  1 drivers
v0x1e9fbf0_0 .net "initialResult", 0 0, L_0x201f5b0;  1 drivers
v0x1e9fc90_0 .net "isAdd", 0 0, L_0x201e730;  1 drivers
v0x1e9fd30_0 .net "isAnd", 0 0, L_0x201eea0;  1 drivers
v0x1e9fe60_0 .net "isNand", 0 0, L_0x201f080;  1 drivers
v0x1e9ff00_0 .net "isNor", 0 0, L_0x201ee30;  1 drivers
v0x1e9ffa0_0 .net "isOr", 0 0, L_0x201f410;  1 drivers
v0x1ea0060_0 .net "isSLT", 0 0, L_0x201ecd0;  1 drivers
v0x1ea0120_0 .net "isSub", 0 0, L_0x201e8e0;  1 drivers
v0x1ea01e0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ea0280_0 .net "isXor", 0 0, L_0x201eaf0;  1 drivers
v0x1ea0340_0 .net "nandRes", 0 0, L_0x201d610;  1 drivers
v0x1ea04f0_0 .net "norRes", 0 0, L_0x201d900;  1 drivers
v0x1ea0590_0 .net "orRes", 0 0, L_0x201d770;  1 drivers
v0x1ea0630_0 .net "s0", 0 0, L_0x200a620;  1 drivers
v0x1ea06d0_0 .net "s0inv", 0 0, L_0x201e360;  1 drivers
v0x1ea0790_0 .net "s1", 0 0, L_0x201ffb0;  1 drivers
v0x1ea0850_0 .net "s1inv", 0 0, L_0x201e4c0;  1 drivers
v0x1ea0910_0 .net "s2", 0 0, L_0x2020050;  1 drivers
v0x1ea09d0_0 .net "s2inv", 0 0, L_0x201e580;  1 drivers
v0x1ea0a90_0 .net "xorRes", 0 0, L_0x201d9c0;  1 drivers
S_0x1e9eb50 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1e9e850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x201db20/d .functor XOR 1, L_0x201fb00, L_0x204e240, C4<0>, C4<0>;
L_0x201db20 .delay 1 (40,40,40) L_0x201db20/d;
L_0x201dbe0/d .functor XOR 1, L_0x201f9a0, L_0x201db20, C4<0>, C4<0>;
L_0x201dbe0 .delay 1 (40,40,40) L_0x201dbe0/d;
L_0x201dd40/d .functor XOR 1, L_0x201dbe0, L_0x201d830, C4<0>, C4<0>;
L_0x201dd40 .delay 1 (40,40,40) L_0x201dd40/d;
L_0x2011db0/d .functor AND 1, L_0x201f9a0, L_0x201db20, C4<1>, C4<1>;
L_0x2011db0 .delay 1 (40,40,40) L_0x2011db0/d;
L_0x201e050/d .functor AND 1, L_0x201dbe0, L_0x201d830, C4<1>, C4<1>;
L_0x201e050 .delay 1 (40,40,40) L_0x201e050/d;
L_0x201e1b0/d .functor OR 1, L_0x2011db0, L_0x201e050, C4<0>, C4<0>;
L_0x201e1b0 .delay 1 (40,40,40) L_0x201e1b0/d;
v0x1e9ede0_0 .net "AandB", 0 0, L_0x2011db0;  1 drivers
v0x1e9eec0_0 .net "BxorSub", 0 0, L_0x201db20;  1 drivers
v0x1e9ef80_0 .net "a", 0 0, L_0x201f9a0;  alias, 1 drivers
v0x1e9f050_0 .net "b", 0 0, L_0x201fb00;  alias, 1 drivers
v0x1e9f110_0 .net "carryin", 0 0, L_0x201d830;  alias, 1 drivers
v0x1e9f220_0 .net "carryout", 0 0, L_0x201e1b0;  alias, 1 drivers
v0x1e9f2e0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e9f380_0 .net "res", 0 0, L_0x201dd40;  alias, 1 drivers
v0x1e9f440_0 .net "xAorB", 0 0, L_0x201dbe0;  1 drivers
v0x1e9f590_0 .net "xAorBandCin", 0 0, L_0x201e050;  1 drivers
S_0x1ea0c70 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1e8d7e0 .param/l "i" 0 4 165, +C4<010000>;
S_0x1ea0f90 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ea0c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x201fa40/d .functor AND 1, L_0x2022510, L_0x2022670, C4<1>, C4<1>;
L_0x201fa40 .delay 1 (40,40,40) L_0x201fa40/d;
L_0x201fd00/d .functor NAND 1, L_0x2022510, L_0x2022670, C4<1>, C4<1>;
L_0x201fd00 .delay 1 (20,20,20) L_0x201fd00/d;
L_0x201fe60/d .functor OR 1, L_0x2022510, L_0x2022670, C4<0>, C4<0>;
L_0x201fe60 .delay 1 (40,40,40) L_0x201fe60/d;
L_0x201f270/d .functor NOR 1, L_0x2022510, L_0x2022670, C4<0>, C4<0>;
L_0x201f270 .delay 1 (20,20,20) L_0x201f270/d;
L_0x2020490/d .functor XOR 1, L_0x2022510, L_0x2022670, C4<0>, C4<0>;
L_0x2020490 .delay 1 (40,40,40) L_0x2020490/d;
L_0x2020f40/d .functor NOT 1, L_0x2022950, C4<0>, C4<0>, C4<0>;
L_0x2020f40 .delay 1 (10,10,10) L_0x2020f40/d;
L_0x1ea2720/d .functor NOT 1, L_0x20200f0, C4<0>, C4<0>, C4<0>;
L_0x1ea2720 .delay 1 (10,10,10) L_0x1ea2720/d;
L_0x20210f0/d .functor NOT 1, L_0x2020190, C4<0>, C4<0>, C4<0>;
L_0x20210f0 .delay 1 (10,10,10) L_0x20210f0/d;
L_0x20212a0/d .functor AND 1, L_0x2020860, L_0x2020f40, L_0x1ea2720, L_0x20210f0;
L_0x20212a0 .delay 1 (80,80,80) L_0x20212a0/d;
L_0x2021450/d .functor AND 1, L_0x2020860, L_0x2022950, L_0x1ea2720, L_0x20210f0;
L_0x2021450 .delay 1 (80,80,80) L_0x2021450/d;
L_0x2021660/d .functor AND 1, L_0x2020490, L_0x2020f40, L_0x20200f0, L_0x20210f0;
L_0x2021660 .delay 1 (80,80,80) L_0x2021660/d;
L_0x2021840/d .functor AND 1, L_0x2020860, L_0x2022950, L_0x20200f0, L_0x20210f0;
L_0x2021840 .delay 1 (80,80,80) L_0x2021840/d;
L_0x2021a10/d .functor AND 1, L_0x201fa40, L_0x2020f40, L_0x1ea2720, L_0x2020190;
L_0x2021a10 .delay 1 (80,80,80) L_0x2021a10/d;
L_0x2021bf0/d .functor AND 1, L_0x201fd00, L_0x2022950, L_0x1ea2720, L_0x2020190;
L_0x2021bf0 .delay 1 (80,80,80) L_0x2021bf0/d;
L_0x20219a0/d .functor AND 1, L_0x201f270, L_0x2020f40, L_0x20200f0, L_0x2020190;
L_0x20219a0 .delay 1 (80,80,80) L_0x20219a0/d;
L_0x2021f80/d .functor AND 1, L_0x201fe60, L_0x2022950, L_0x20200f0, L_0x2020190;
L_0x2021f80 .delay 1 (80,80,80) L_0x2021f80/d;
L_0x2022120/0/0 .functor OR 1, L_0x20212a0, L_0x2021450, L_0x2021660, L_0x2021a10;
L_0x2022120/0/4 .functor OR 1, L_0x2021bf0, L_0x20219a0, L_0x2021f80, L_0x2021840;
L_0x2022120/d .functor OR 1, L_0x2022120/0/0, L_0x2022120/0/4, C4<0>, C4<0>;
L_0x2022120 .delay 1 (160,160,160) L_0x2022120/d;
v0x1ea2050_0 .net "a", 0 0, L_0x2022510;  1 drivers
v0x1ea2140_0 .net "addSub", 0 0, L_0x2020860;  1 drivers
v0x1ea2210_0 .net "andRes", 0 0, L_0x201fa40;  1 drivers
v0x1ea22e0_0 .net "b", 0 0, L_0x2022670;  1 drivers
v0x1ea23b0_0 .net "carryIn", 0 0, L_0x2022820;  1 drivers
v0x1ea2450_0 .net "carryOut", 0 0, L_0x2020d40;  1 drivers
v0x1ea2520_0 .net "initialResult", 0 0, L_0x2022120;  1 drivers
v0x1ea25c0_0 .net "isAdd", 0 0, L_0x20212a0;  1 drivers
v0x1ea2660_0 .net "isAnd", 0 0, L_0x2021a10;  1 drivers
v0x1ea2790_0 .net "isNand", 0 0, L_0x2021bf0;  1 drivers
v0x1ea2830_0 .net "isNor", 0 0, L_0x20219a0;  1 drivers
v0x1ea28d0_0 .net "isOr", 0 0, L_0x2021f80;  1 drivers
v0x1ea2990_0 .net "isSLT", 0 0, L_0x2021840;  1 drivers
v0x1ea2a50_0 .net "isSub", 0 0, L_0x2021450;  1 drivers
v0x1ea2b10_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ea2bb0_0 .net "isXor", 0 0, L_0x2021660;  1 drivers
v0x1ea2c70_0 .net "nandRes", 0 0, L_0x201fd00;  1 drivers
v0x1ea2e20_0 .net "norRes", 0 0, L_0x201f270;  1 drivers
v0x1ea2ec0_0 .net "orRes", 0 0, L_0x201fe60;  1 drivers
v0x1ea2f60_0 .net "s0", 0 0, L_0x2022950;  1 drivers
v0x1ea3000_0 .net "s0inv", 0 0, L_0x2020f40;  1 drivers
v0x1ea30c0_0 .net "s1", 0 0, L_0x20200f0;  1 drivers
v0x1ea3180_0 .net "s1inv", 0 0, L_0x1ea2720;  1 drivers
v0x1ea3240_0 .net "s2", 0 0, L_0x2020190;  1 drivers
v0x1ea3300_0 .net "s2inv", 0 0, L_0x20210f0;  1 drivers
v0x1ea33c0_0 .net "xorRes", 0 0, L_0x2020490;  1 drivers
S_0x1ea1290 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ea0f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20205f0/d .functor XOR 1, L_0x2022670, L_0x204e240, C4<0>, C4<0>;
L_0x20205f0 .delay 1 (40,40,40) L_0x20205f0/d;
L_0x20206b0/d .functor XOR 1, L_0x2022510, L_0x20205f0, C4<0>, C4<0>;
L_0x20206b0 .delay 1 (40,40,40) L_0x20206b0/d;
L_0x2020860/d .functor XOR 1, L_0x20206b0, L_0x2022820, C4<0>, C4<0>;
L_0x2020860 .delay 1 (40,40,40) L_0x2020860/d;
L_0x2020a60/d .functor AND 1, L_0x2022510, L_0x20205f0, C4<1>, C4<1>;
L_0x2020a60 .delay 1 (40,40,40) L_0x2020a60/d;
L_0x2020cd0/d .functor AND 1, L_0x20206b0, L_0x2022820, C4<1>, C4<1>;
L_0x2020cd0 .delay 1 (40,40,40) L_0x2020cd0/d;
L_0x2020d40/d .functor OR 1, L_0x2020a60, L_0x2020cd0, C4<0>, C4<0>;
L_0x2020d40 .delay 1 (40,40,40) L_0x2020d40/d;
v0x1ea1500_0 .net "AandB", 0 0, L_0x2020a60;  1 drivers
v0x1ea15e0_0 .net "BxorSub", 0 0, L_0x20205f0;  1 drivers
v0x1ea16a0_0 .net "a", 0 0, L_0x2022510;  alias, 1 drivers
v0x1ea1770_0 .net "b", 0 0, L_0x2022670;  alias, 1 drivers
v0x1ea1830_0 .net "carryin", 0 0, L_0x2022820;  alias, 1 drivers
v0x1ea1940_0 .net "carryout", 0 0, L_0x2020d40;  alias, 1 drivers
v0x1ea1a00_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1e8e410_0 .net "res", 0 0, L_0x2020860;  alias, 1 drivers
v0x1e8e4d0_0 .net "xAorB", 0 0, L_0x20206b0;  1 drivers
v0x1ea1eb0_0 .net "xAorBandCin", 0 0, L_0x2020cd0;  1 drivers
S_0x1ea35a0 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ea3760 .param/l "i" 0 4 165, +C4<010001>;
S_0x1ea3820 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ea35a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x20225b0/d .functor AND 1, L_0x2024f50, L_0x20250b0, C4<1>, C4<1>;
L_0x20225b0 .delay 1 (40,40,40) L_0x20225b0/d;
L_0x20202d0/d .functor NAND 1, L_0x2024f50, L_0x20250b0, C4<1>, C4<1>;
L_0x20202d0 .delay 1 (20,20,20) L_0x20202d0/d;
L_0x2021de0/d .functor OR 1, L_0x2024f50, L_0x20250b0, C4<0>, C4<0>;
L_0x2021de0 .delay 1 (40,40,40) L_0x2021de0/d;
L_0x2022e10/d .functor NOR 1, L_0x2024f50, L_0x20250b0, C4<0>, C4<0>;
L_0x2022e10 .delay 1 (20,20,20) L_0x2022e10/d;
L_0x2022ed0/d .functor XOR 1, L_0x2024f50, L_0x20250b0, C4<0>, C4<0>;
L_0x2022ed0 .delay 1 (40,40,40) L_0x2022ed0/d;
L_0x2023910/d .functor NOT 1, L_0x2022a90, C4<0>, C4<0>, C4<0>;
L_0x2023910 .delay 1 (10,10,10) L_0x2023910/d;
L_0x2023a70/d .functor NOT 1, L_0x2022b30, C4<0>, C4<0>, C4<0>;
L_0x2023a70 .delay 1 (10,10,10) L_0x2023a70/d;
L_0x2023b30/d .functor NOT 1, L_0x2022bd0, C4<0>, C4<0>, C4<0>;
L_0x2023b30 .delay 1 (10,10,10) L_0x2023b30/d;
L_0x2023ce0/d .functor AND 1, L_0x2023250, L_0x2023910, L_0x2023a70, L_0x2023b30;
L_0x2023ce0 .delay 1 (80,80,80) L_0x2023ce0/d;
L_0x2023e90/d .functor AND 1, L_0x2023250, L_0x2022a90, L_0x2023a70, L_0x2023b30;
L_0x2023e90 .delay 1 (80,80,80) L_0x2023e90/d;
L_0x20240a0/d .functor AND 1, L_0x2022ed0, L_0x2023910, L_0x2022b30, L_0x2023b30;
L_0x20240a0 .delay 1 (80,80,80) L_0x20240a0/d;
L_0x2024280/d .functor AND 1, L_0x2023250, L_0x2022a90, L_0x2022b30, L_0x2023b30;
L_0x2024280 .delay 1 (80,80,80) L_0x2024280/d;
L_0x2024450/d .functor AND 1, L_0x20225b0, L_0x2023910, L_0x2023a70, L_0x2022bd0;
L_0x2024450 .delay 1 (80,80,80) L_0x2024450/d;
L_0x2024630/d .functor AND 1, L_0x20202d0, L_0x2022a90, L_0x2023a70, L_0x2022bd0;
L_0x2024630 .delay 1 (80,80,80) L_0x2024630/d;
L_0x20243e0/d .functor AND 1, L_0x2022e10, L_0x2023910, L_0x2022b30, L_0x2022bd0;
L_0x20243e0 .delay 1 (80,80,80) L_0x20243e0/d;
L_0x20249c0/d .functor AND 1, L_0x2021de0, L_0x2022a90, L_0x2022b30, L_0x2022bd0;
L_0x20249c0 .delay 1 (80,80,80) L_0x20249c0/d;
L_0x2024b60/0/0 .functor OR 1, L_0x2023ce0, L_0x2023e90, L_0x20240a0, L_0x2024450;
L_0x2024b60/0/4 .functor OR 1, L_0x2024630, L_0x20243e0, L_0x20249c0, L_0x2024280;
L_0x2024b60/d .functor OR 1, L_0x2024b60/0/0, L_0x2024b60/0/4, C4<0>, C4<0>;
L_0x2024b60 .delay 1 (160,160,160) L_0x2024b60/d;
v0x1ea4720_0 .net "a", 0 0, L_0x2024f50;  1 drivers
v0x1ea47e0_0 .net "addSub", 0 0, L_0x2023250;  1 drivers
v0x1ea48b0_0 .net "andRes", 0 0, L_0x20225b0;  1 drivers
v0x1ea4980_0 .net "b", 0 0, L_0x20250b0;  1 drivers
v0x1ea4a50_0 .net "carryIn", 0 0, L_0x20229f0;  1 drivers
v0x1ea4af0_0 .net "carryOut", 0 0, L_0x2023710;  1 drivers
v0x1ea4bc0_0 .net "initialResult", 0 0, L_0x2024b60;  1 drivers
v0x1ea4c60_0 .net "isAdd", 0 0, L_0x2023ce0;  1 drivers
v0x1ea4d00_0 .net "isAnd", 0 0, L_0x2024450;  1 drivers
v0x1ea4e30_0 .net "isNand", 0 0, L_0x2024630;  1 drivers
v0x1ea4ed0_0 .net "isNor", 0 0, L_0x20243e0;  1 drivers
v0x1ea4f70_0 .net "isOr", 0 0, L_0x20249c0;  1 drivers
v0x1ea5030_0 .net "isSLT", 0 0, L_0x2024280;  1 drivers
v0x1ea50f0_0 .net "isSub", 0 0, L_0x2023e90;  1 drivers
v0x1ea51b0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ea5250_0 .net "isXor", 0 0, L_0x20240a0;  1 drivers
v0x1ea5310_0 .net "nandRes", 0 0, L_0x20202d0;  1 drivers
v0x1ea54c0_0 .net "norRes", 0 0, L_0x2022e10;  1 drivers
v0x1ea5560_0 .net "orRes", 0 0, L_0x2021de0;  1 drivers
v0x1ea5600_0 .net "s0", 0 0, L_0x2022a90;  1 drivers
v0x1ea56a0_0 .net "s0inv", 0 0, L_0x2023910;  1 drivers
v0x1ea5760_0 .net "s1", 0 0, L_0x2022b30;  1 drivers
v0x1ea5820_0 .net "s1inv", 0 0, L_0x2023a70;  1 drivers
v0x1ea58e0_0 .net "s2", 0 0, L_0x2022bd0;  1 drivers
v0x1ea59a0_0 .net "s2inv", 0 0, L_0x2023b30;  1 drivers
v0x1ea5a60_0 .net "xorRes", 0 0, L_0x2022ed0;  1 drivers
S_0x1ea3b20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ea3820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2023030/d .functor XOR 1, L_0x20250b0, L_0x204e240, C4<0>, C4<0>;
L_0x2023030 .delay 1 (40,40,40) L_0x2023030/d;
L_0x20230a0/d .functor XOR 1, L_0x2024f50, L_0x2023030, C4<0>, C4<0>;
L_0x20230a0 .delay 1 (40,40,40) L_0x20230a0/d;
L_0x2023250/d .functor XOR 1, L_0x20230a0, L_0x20229f0, C4<0>, C4<0>;
L_0x2023250 .delay 1 (40,40,40) L_0x2023250/d;
L_0x2023450/d .functor AND 1, L_0x2024f50, L_0x2023030, C4<1>, C4<1>;
L_0x2023450 .delay 1 (40,40,40) L_0x2023450/d;
L_0x20203e0/d .functor AND 1, L_0x20230a0, L_0x20229f0, C4<1>, C4<1>;
L_0x20203e0 .delay 1 (40,40,40) L_0x20203e0/d;
L_0x2023710/d .functor OR 1, L_0x2023450, L_0x20203e0, C4<0>, C4<0>;
L_0x2023710 .delay 1 (40,40,40) L_0x2023710/d;
v0x1ea3db0_0 .net "AandB", 0 0, L_0x2023450;  1 drivers
v0x1ea3e90_0 .net "BxorSub", 0 0, L_0x2023030;  1 drivers
v0x1ea3f50_0 .net "a", 0 0, L_0x2024f50;  alias, 1 drivers
v0x1ea4020_0 .net "b", 0 0, L_0x20250b0;  alias, 1 drivers
v0x1ea40e0_0 .net "carryin", 0 0, L_0x20229f0;  alias, 1 drivers
v0x1ea41f0_0 .net "carryout", 0 0, L_0x2023710;  alias, 1 drivers
v0x1ea42b0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ea4350_0 .net "res", 0 0, L_0x2023250;  alias, 1 drivers
v0x1ea4410_0 .net "xAorB", 0 0, L_0x20230a0;  1 drivers
v0x1ea4560_0 .net "xAorBandCin", 0 0, L_0x20203e0;  1 drivers
S_0x1ea5c40 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ea5e00 .param/l "i" 0 4 165, +C4<010010>;
S_0x1ea5ec0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ea5c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2024ff0/d .functor AND 1, L_0x20279b0, L_0x2027b10, C4<1>, C4<1>;
L_0x2024ff0 .delay 1 (40,40,40) L_0x2024ff0/d;
L_0x20255d0/d .functor NAND 1, L_0x20279b0, L_0x2027b10, C4<1>, C4<1>;
L_0x20255d0 .delay 1 (20,20,20) L_0x20255d0/d;
L_0x2024820/d .functor OR 1, L_0x20279b0, L_0x2027b10, C4<0>, C4<0>;
L_0x2024820 .delay 1 (40,40,40) L_0x2024820/d;
L_0x2025850/d .functor NOR 1, L_0x20279b0, L_0x2027b10, C4<0>, C4<0>;
L_0x2025850 .delay 1 (20,20,20) L_0x2025850/d;
L_0x2025910/d .functor XOR 1, L_0x20279b0, L_0x2027b10, C4<0>, C4<0>;
L_0x2025910 .delay 1 (40,40,40) L_0x2025910/d;
L_0x2026370/d .functor NOT 1, L_0x20252f0, C4<0>, C4<0>, C4<0>;
L_0x2026370 .delay 1 (10,10,10) L_0x2026370/d;
L_0x20264d0/d .functor NOT 1, L_0x2025390, C4<0>, C4<0>, C4<0>;
L_0x20264d0 .delay 1 (10,10,10) L_0x20264d0/d;
L_0x2026590/d .functor NOT 1, L_0x2025430, C4<0>, C4<0>, C4<0>;
L_0x2026590 .delay 1 (10,10,10) L_0x2026590/d;
L_0x2026740/d .functor AND 1, L_0x2025c90, L_0x2026370, L_0x20264d0, L_0x2026590;
L_0x2026740 .delay 1 (80,80,80) L_0x2026740/d;
L_0x20268f0/d .functor AND 1, L_0x2025c90, L_0x20252f0, L_0x20264d0, L_0x2026590;
L_0x20268f0 .delay 1 (80,80,80) L_0x20268f0/d;
L_0x2026b00/d .functor AND 1, L_0x2025910, L_0x2026370, L_0x2025390, L_0x2026590;
L_0x2026b00 .delay 1 (80,80,80) L_0x2026b00/d;
L_0x2026ce0/d .functor AND 1, L_0x2025c90, L_0x20252f0, L_0x2025390, L_0x2026590;
L_0x2026ce0 .delay 1 (80,80,80) L_0x2026ce0/d;
L_0x2026eb0/d .functor AND 1, L_0x2024ff0, L_0x2026370, L_0x20264d0, L_0x2025430;
L_0x2026eb0 .delay 1 (80,80,80) L_0x2026eb0/d;
L_0x2027090/d .functor AND 1, L_0x20255d0, L_0x20252f0, L_0x20264d0, L_0x2025430;
L_0x2027090 .delay 1 (80,80,80) L_0x2027090/d;
L_0x2026e40/d .functor AND 1, L_0x2025850, L_0x2026370, L_0x2025390, L_0x2025430;
L_0x2026e40 .delay 1 (80,80,80) L_0x2026e40/d;
L_0x2027420/d .functor AND 1, L_0x2024820, L_0x20252f0, L_0x2025390, L_0x2025430;
L_0x2027420 .delay 1 (80,80,80) L_0x2027420/d;
L_0x20275c0/0/0 .functor OR 1, L_0x2026740, L_0x20268f0, L_0x2026b00, L_0x2026eb0;
L_0x20275c0/0/4 .functor OR 1, L_0x2027090, L_0x2026e40, L_0x2027420, L_0x2026ce0;
L_0x20275c0/d .functor OR 1, L_0x20275c0/0/0, L_0x20275c0/0/4, C4<0>, C4<0>;
L_0x20275c0 .delay 1 (160,160,160) L_0x20275c0/d;
v0x1ea6dc0_0 .net "a", 0 0, L_0x20279b0;  1 drivers
v0x1ea6e80_0 .net "addSub", 0 0, L_0x2025c90;  1 drivers
v0x1ea6f50_0 .net "andRes", 0 0, L_0x2024ff0;  1 drivers
v0x1ea7020_0 .net "b", 0 0, L_0x2027b10;  1 drivers
v0x1ea70f0_0 .net "carryIn", 0 0, L_0x2025780;  1 drivers
v0x1ea7190_0 .net "carryOut", 0 0, L_0x2026170;  1 drivers
v0x1ea7260_0 .net "initialResult", 0 0, L_0x20275c0;  1 drivers
v0x1ea7300_0 .net "isAdd", 0 0, L_0x2026740;  1 drivers
v0x1ea73a0_0 .net "isAnd", 0 0, L_0x2026eb0;  1 drivers
v0x1ea74d0_0 .net "isNand", 0 0, L_0x2027090;  1 drivers
v0x1ea7570_0 .net "isNor", 0 0, L_0x2026e40;  1 drivers
v0x1ea7610_0 .net "isOr", 0 0, L_0x2027420;  1 drivers
v0x1ea76d0_0 .net "isSLT", 0 0, L_0x2026ce0;  1 drivers
v0x1ea7790_0 .net "isSub", 0 0, L_0x20268f0;  1 drivers
v0x1ea7850_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ea78f0_0 .net "isXor", 0 0, L_0x2026b00;  1 drivers
v0x1ea79b0_0 .net "nandRes", 0 0, L_0x20255d0;  1 drivers
v0x1ea7b60_0 .net "norRes", 0 0, L_0x2025850;  1 drivers
v0x1ea7c00_0 .net "orRes", 0 0, L_0x2024820;  1 drivers
v0x1ea7ca0_0 .net "s0", 0 0, L_0x20252f0;  1 drivers
v0x1ea7d40_0 .net "s0inv", 0 0, L_0x2026370;  1 drivers
v0x1ea7e00_0 .net "s1", 0 0, L_0x2025390;  1 drivers
v0x1ea7ec0_0 .net "s1inv", 0 0, L_0x20264d0;  1 drivers
v0x1ea7f80_0 .net "s2", 0 0, L_0x2025430;  1 drivers
v0x1ea8040_0 .net "s2inv", 0 0, L_0x2026590;  1 drivers
v0x1ea8100_0 .net "xorRes", 0 0, L_0x2025910;  1 drivers
S_0x1ea61c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ea5ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2025a70/d .functor XOR 1, L_0x2027b10, L_0x204e240, C4<0>, C4<0>;
L_0x2025a70 .delay 1 (40,40,40) L_0x2025a70/d;
L_0x2025ae0/d .functor XOR 1, L_0x20279b0, L_0x2025a70, C4<0>, C4<0>;
L_0x2025ae0 .delay 1 (40,40,40) L_0x2025ae0/d;
L_0x2025c90/d .functor XOR 1, L_0x2025ae0, L_0x2025780, C4<0>, C4<0>;
L_0x2025c90 .delay 1 (40,40,40) L_0x2025c90/d;
L_0x2025e90/d .functor AND 1, L_0x20279b0, L_0x2025a70, C4<1>, C4<1>;
L_0x2025e90 .delay 1 (40,40,40) L_0x2025e90/d;
L_0x2026100/d .functor AND 1, L_0x2025ae0, L_0x2025780, C4<1>, C4<1>;
L_0x2026100 .delay 1 (40,40,40) L_0x2026100/d;
L_0x2026170/d .functor OR 1, L_0x2025e90, L_0x2026100, C4<0>, C4<0>;
L_0x2026170 .delay 1 (40,40,40) L_0x2026170/d;
v0x1ea6450_0 .net "AandB", 0 0, L_0x2025e90;  1 drivers
v0x1ea6530_0 .net "BxorSub", 0 0, L_0x2025a70;  1 drivers
v0x1ea65f0_0 .net "a", 0 0, L_0x20279b0;  alias, 1 drivers
v0x1ea66c0_0 .net "b", 0 0, L_0x2027b10;  alias, 1 drivers
v0x1ea6780_0 .net "carryin", 0 0, L_0x2025780;  alias, 1 drivers
v0x1ea6890_0 .net "carryout", 0 0, L_0x2026170;  alias, 1 drivers
v0x1ea6950_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ea69f0_0 .net "res", 0 0, L_0x2025c90;  alias, 1 drivers
v0x1ea6ab0_0 .net "xAorB", 0 0, L_0x2025ae0;  1 drivers
v0x1ea6c00_0 .net "xAorBandCin", 0 0, L_0x2026100;  1 drivers
S_0x1ea82e0 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ea84a0 .param/l "i" 0 4 165, +C4<010011>;
S_0x1ea8560 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ea82e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2027a50/d .functor AND 1, L_0x202a3c0, L_0x202a520, C4<1>, C4<1>;
L_0x2027a50 .delay 1 (40,40,40) L_0x2027a50/d;
L_0x2027280/d .functor NAND 1, L_0x202a3c0, L_0x202a520, C4<1>, C4<1>;
L_0x2027280 .delay 1 (20,20,20) L_0x2027280/d;
L_0x20280b0/d .functor OR 1, L_0x202a3c0, L_0x202a520, C4<0>, C4<0>;
L_0x20280b0 .delay 1 (40,40,40) L_0x20280b0/d;
L_0x20282a0/d .functor NOR 1, L_0x202a3c0, L_0x202a520, C4<0>, C4<0>;
L_0x20282a0 .delay 1 (20,20,20) L_0x20282a0/d;
L_0x2028360/d .functor XOR 1, L_0x202a3c0, L_0x202a520, C4<0>, C4<0>;
L_0x2028360 .delay 1 (40,40,40) L_0x2028360/d;
L_0x2028df0/d .functor NOT 1, L_0x2027d60, C4<0>, C4<0>, C4<0>;
L_0x2028df0 .delay 1 (10,10,10) L_0x2028df0/d;
L_0x1ea9b00/d .functor NOT 1, L_0x2027e00, C4<0>, C4<0>, C4<0>;
L_0x1ea9b00 .delay 1 (10,10,10) L_0x1ea9b00/d;
L_0x2028fa0/d .functor NOT 1, L_0x2027ea0, C4<0>, C4<0>, C4<0>;
L_0x2028fa0 .delay 1 (10,10,10) L_0x2028fa0/d;
L_0x2029150/d .functor AND 1, L_0x2028730, L_0x2028df0, L_0x1ea9b00, L_0x2028fa0;
L_0x2029150 .delay 1 (80,80,80) L_0x2029150/d;
L_0x2029300/d .functor AND 1, L_0x2028730, L_0x2027d60, L_0x1ea9b00, L_0x2028fa0;
L_0x2029300 .delay 1 (80,80,80) L_0x2029300/d;
L_0x2029510/d .functor AND 1, L_0x2028360, L_0x2028df0, L_0x2027e00, L_0x2028fa0;
L_0x2029510 .delay 1 (80,80,80) L_0x2029510/d;
L_0x20296f0/d .functor AND 1, L_0x2028730, L_0x2027d60, L_0x2027e00, L_0x2028fa0;
L_0x20296f0 .delay 1 (80,80,80) L_0x20296f0/d;
L_0x20298c0/d .functor AND 1, L_0x2027a50, L_0x2028df0, L_0x1ea9b00, L_0x2027ea0;
L_0x20298c0 .delay 1 (80,80,80) L_0x20298c0/d;
L_0x2029aa0/d .functor AND 1, L_0x2027280, L_0x2027d60, L_0x1ea9b00, L_0x2027ea0;
L_0x2029aa0 .delay 1 (80,80,80) L_0x2029aa0/d;
L_0x2029850/d .functor AND 1, L_0x20282a0, L_0x2028df0, L_0x2027e00, L_0x2027ea0;
L_0x2029850 .delay 1 (80,80,80) L_0x2029850/d;
L_0x2029e30/d .functor AND 1, L_0x20280b0, L_0x2027d60, L_0x2027e00, L_0x2027ea0;
L_0x2029e30 .delay 1 (80,80,80) L_0x2029e30/d;
L_0x2029fd0/0/0 .functor OR 1, L_0x2029150, L_0x2029300, L_0x2029510, L_0x20298c0;
L_0x2029fd0/0/4 .functor OR 1, L_0x2029aa0, L_0x2029850, L_0x2029e30, L_0x20296f0;
L_0x2029fd0/d .functor OR 1, L_0x2029fd0/0/0, L_0x2029fd0/0/4, C4<0>, C4<0>;
L_0x2029fd0 .delay 1 (160,160,160) L_0x2029fd0/d;
v0x1ea9460_0 .net "a", 0 0, L_0x202a3c0;  1 drivers
v0x1ea9520_0 .net "addSub", 0 0, L_0x2028730;  1 drivers
v0x1ea95f0_0 .net "andRes", 0 0, L_0x2027a50;  1 drivers
v0x1ea96c0_0 .net "b", 0 0, L_0x202a520;  1 drivers
v0x1ea9790_0 .net "carryIn", 0 0, L_0x2027cc0;  1 drivers
v0x1ea9830_0 .net "carryOut", 0 0, L_0x2028bf0;  1 drivers
v0x1ea9900_0 .net "initialResult", 0 0, L_0x2029fd0;  1 drivers
v0x1ea99a0_0 .net "isAdd", 0 0, L_0x2029150;  1 drivers
v0x1ea9a40_0 .net "isAnd", 0 0, L_0x20298c0;  1 drivers
v0x1ea9b70_0 .net "isNand", 0 0, L_0x2029aa0;  1 drivers
v0x1ea9c10_0 .net "isNor", 0 0, L_0x2029850;  1 drivers
v0x1ea9cb0_0 .net "isOr", 0 0, L_0x2029e30;  1 drivers
v0x1ea9d70_0 .net "isSLT", 0 0, L_0x20296f0;  1 drivers
v0x1ea9e30_0 .net "isSub", 0 0, L_0x2029300;  1 drivers
v0x1ea9ef0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ea9f90_0 .net "isXor", 0 0, L_0x2029510;  1 drivers
v0x1eaa050_0 .net "nandRes", 0 0, L_0x2027280;  1 drivers
v0x1eaa200_0 .net "norRes", 0 0, L_0x20282a0;  1 drivers
v0x1eaa2a0_0 .net "orRes", 0 0, L_0x20280b0;  1 drivers
v0x1eaa340_0 .net "s0", 0 0, L_0x2027d60;  1 drivers
v0x1eaa3e0_0 .net "s0inv", 0 0, L_0x2028df0;  1 drivers
v0x1eaa4a0_0 .net "s1", 0 0, L_0x2027e00;  1 drivers
v0x1eaa560_0 .net "s1inv", 0 0, L_0x1ea9b00;  1 drivers
v0x1eaa620_0 .net "s2", 0 0, L_0x2027ea0;  1 drivers
v0x1eaa6e0_0 .net "s2inv", 0 0, L_0x2028fa0;  1 drivers
v0x1eaa7a0_0 .net "xorRes", 0 0, L_0x2028360;  1 drivers
S_0x1ea8860 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ea8560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20284c0/d .functor XOR 1, L_0x202a520, L_0x204e240, C4<0>, C4<0>;
L_0x20284c0 .delay 1 (40,40,40) L_0x20284c0/d;
L_0x2028580/d .functor XOR 1, L_0x202a3c0, L_0x20284c0, C4<0>, C4<0>;
L_0x2028580 .delay 1 (40,40,40) L_0x2028580/d;
L_0x2028730/d .functor XOR 1, L_0x2028580, L_0x2027cc0, C4<0>, C4<0>;
L_0x2028730 .delay 1 (40,40,40) L_0x2028730/d;
L_0x2028930/d .functor AND 1, L_0x202a3c0, L_0x20284c0, C4<1>, C4<1>;
L_0x2028930 .delay 1 (40,40,40) L_0x2028930/d;
L_0x2028120/d .functor AND 1, L_0x2028580, L_0x2027cc0, C4<1>, C4<1>;
L_0x2028120 .delay 1 (40,40,40) L_0x2028120/d;
L_0x2028bf0/d .functor OR 1, L_0x2028930, L_0x2028120, C4<0>, C4<0>;
L_0x2028bf0 .delay 1 (40,40,40) L_0x2028bf0/d;
v0x1ea8af0_0 .net "AandB", 0 0, L_0x2028930;  1 drivers
v0x1ea8bd0_0 .net "BxorSub", 0 0, L_0x20284c0;  1 drivers
v0x1ea8c90_0 .net "a", 0 0, L_0x202a3c0;  alias, 1 drivers
v0x1ea8d60_0 .net "b", 0 0, L_0x202a520;  alias, 1 drivers
v0x1ea8e20_0 .net "carryin", 0 0, L_0x2027cc0;  alias, 1 drivers
v0x1ea8f30_0 .net "carryout", 0 0, L_0x2028bf0;  alias, 1 drivers
v0x1ea8ff0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ea9090_0 .net "res", 0 0, L_0x2028730;  alias, 1 drivers
v0x1ea9150_0 .net "xAorB", 0 0, L_0x2028580;  1 drivers
v0x1ea92a0_0 .net "xAorBandCin", 0 0, L_0x2028120;  1 drivers
S_0x1eaa980 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eaab40 .param/l "i" 0 4 165, +C4<010100>;
S_0x1eaac00 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1eaa980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x202a460/d .functor AND 1, L_0x202ce00, L_0x202cf60, C4<1>, C4<1>;
L_0x202a460 .delay 1 (40,40,40) L_0x202a460/d;
L_0x2029c90/d .functor NAND 1, L_0x202ce00, L_0x202cf60, C4<1>, C4<1>;
L_0x2029c90 .delay 1 (20,20,20) L_0x2029c90/d;
L_0x202aaf0/d .functor OR 1, L_0x202ce00, L_0x202cf60, C4<0>, C4<0>;
L_0x202aaf0 .delay 1 (40,40,40) L_0x202aaf0/d;
L_0x202ace0/d .functor NOR 1, L_0x202ce00, L_0x202cf60, C4<0>, C4<0>;
L_0x202ace0 .delay 1 (20,20,20) L_0x202ace0/d;
L_0x202ada0/d .functor XOR 1, L_0x202ce00, L_0x202cf60, C4<0>, C4<0>;
L_0x202ada0 .delay 1 (40,40,40) L_0x202ada0/d;
L_0x202b830/d .functor NOT 1, L_0x202a770, C4<0>, C4<0>, C4<0>;
L_0x202b830 .delay 1 (10,10,10) L_0x202b830/d;
L_0x1eac1a0/d .functor NOT 1, L_0x202a810, C4<0>, C4<0>, C4<0>;
L_0x1eac1a0 .delay 1 (10,10,10) L_0x1eac1a0/d;
L_0x202b9e0/d .functor NOT 1, L_0x202a8b0, C4<0>, C4<0>, C4<0>;
L_0x202b9e0 .delay 1 (10,10,10) L_0x202b9e0/d;
L_0x202bb90/d .functor AND 1, L_0x202b170, L_0x202b830, L_0x1eac1a0, L_0x202b9e0;
L_0x202bb90 .delay 1 (80,80,80) L_0x202bb90/d;
L_0x202bd40/d .functor AND 1, L_0x202b170, L_0x202a770, L_0x1eac1a0, L_0x202b9e0;
L_0x202bd40 .delay 1 (80,80,80) L_0x202bd40/d;
L_0x202bf50/d .functor AND 1, L_0x202ada0, L_0x202b830, L_0x202a810, L_0x202b9e0;
L_0x202bf50 .delay 1 (80,80,80) L_0x202bf50/d;
L_0x202c130/d .functor AND 1, L_0x202b170, L_0x202a770, L_0x202a810, L_0x202b9e0;
L_0x202c130 .delay 1 (80,80,80) L_0x202c130/d;
L_0x202c300/d .functor AND 1, L_0x202a460, L_0x202b830, L_0x1eac1a0, L_0x202a8b0;
L_0x202c300 .delay 1 (80,80,80) L_0x202c300/d;
L_0x202c4e0/d .functor AND 1, L_0x2029c90, L_0x202a770, L_0x1eac1a0, L_0x202a8b0;
L_0x202c4e0 .delay 1 (80,80,80) L_0x202c4e0/d;
L_0x202c290/d .functor AND 1, L_0x202ace0, L_0x202b830, L_0x202a810, L_0x202a8b0;
L_0x202c290 .delay 1 (80,80,80) L_0x202c290/d;
L_0x202c870/d .functor AND 1, L_0x202aaf0, L_0x202a770, L_0x202a810, L_0x202a8b0;
L_0x202c870 .delay 1 (80,80,80) L_0x202c870/d;
L_0x202ca10/0/0 .functor OR 1, L_0x202bb90, L_0x202bd40, L_0x202bf50, L_0x202c300;
L_0x202ca10/0/4 .functor OR 1, L_0x202c4e0, L_0x202c290, L_0x202c870, L_0x202c130;
L_0x202ca10/d .functor OR 1, L_0x202ca10/0/0, L_0x202ca10/0/4, C4<0>, C4<0>;
L_0x202ca10 .delay 1 (160,160,160) L_0x202ca10/d;
v0x1eabb00_0 .net "a", 0 0, L_0x202ce00;  1 drivers
v0x1eabbc0_0 .net "addSub", 0 0, L_0x202b170;  1 drivers
v0x1eabc90_0 .net "andRes", 0 0, L_0x202a460;  1 drivers
v0x1eabd60_0 .net "b", 0 0, L_0x202cf60;  1 drivers
v0x1eabe30_0 .net "carryIn", 0 0, L_0x202a6d0;  1 drivers
v0x1eabed0_0 .net "carryOut", 0 0, L_0x202b630;  1 drivers
v0x1eabfa0_0 .net "initialResult", 0 0, L_0x202ca10;  1 drivers
v0x1eac040_0 .net "isAdd", 0 0, L_0x202bb90;  1 drivers
v0x1eac0e0_0 .net "isAnd", 0 0, L_0x202c300;  1 drivers
v0x1eac210_0 .net "isNand", 0 0, L_0x202c4e0;  1 drivers
v0x1eac2b0_0 .net "isNor", 0 0, L_0x202c290;  1 drivers
v0x1eac350_0 .net "isOr", 0 0, L_0x202c870;  1 drivers
v0x1eac410_0 .net "isSLT", 0 0, L_0x202c130;  1 drivers
v0x1eac4d0_0 .net "isSub", 0 0, L_0x202bd40;  1 drivers
v0x1eac590_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1eac630_0 .net "isXor", 0 0, L_0x202bf50;  1 drivers
v0x1eac6f0_0 .net "nandRes", 0 0, L_0x2029c90;  1 drivers
v0x1eac8a0_0 .net "norRes", 0 0, L_0x202ace0;  1 drivers
v0x1eac940_0 .net "orRes", 0 0, L_0x202aaf0;  1 drivers
v0x1eac9e0_0 .net "s0", 0 0, L_0x202a770;  1 drivers
v0x1eaca80_0 .net "s0inv", 0 0, L_0x202b830;  1 drivers
v0x1eacb40_0 .net "s1", 0 0, L_0x202a810;  1 drivers
v0x1eacc00_0 .net "s1inv", 0 0, L_0x1eac1a0;  1 drivers
v0x1eaccc0_0 .net "s2", 0 0, L_0x202a8b0;  1 drivers
v0x1eacd80_0 .net "s2inv", 0 0, L_0x202b9e0;  1 drivers
v0x1eace40_0 .net "xorRes", 0 0, L_0x202ada0;  1 drivers
S_0x1eaaf00 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1eaac00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x202af00/d .functor XOR 1, L_0x202cf60, L_0x204e240, C4<0>, C4<0>;
L_0x202af00 .delay 1 (40,40,40) L_0x202af00/d;
L_0x202afc0/d .functor XOR 1, L_0x202ce00, L_0x202af00, C4<0>, C4<0>;
L_0x202afc0 .delay 1 (40,40,40) L_0x202afc0/d;
L_0x202b170/d .functor XOR 1, L_0x202afc0, L_0x202a6d0, C4<0>, C4<0>;
L_0x202b170 .delay 1 (40,40,40) L_0x202b170/d;
L_0x202b370/d .functor AND 1, L_0x202ce00, L_0x202af00, C4<1>, C4<1>;
L_0x202b370 .delay 1 (40,40,40) L_0x202b370/d;
L_0x202ab60/d .functor AND 1, L_0x202afc0, L_0x202a6d0, C4<1>, C4<1>;
L_0x202ab60 .delay 1 (40,40,40) L_0x202ab60/d;
L_0x202b630/d .functor OR 1, L_0x202b370, L_0x202ab60, C4<0>, C4<0>;
L_0x202b630 .delay 1 (40,40,40) L_0x202b630/d;
v0x1eab190_0 .net "AandB", 0 0, L_0x202b370;  1 drivers
v0x1eab270_0 .net "BxorSub", 0 0, L_0x202af00;  1 drivers
v0x1eab330_0 .net "a", 0 0, L_0x202ce00;  alias, 1 drivers
v0x1eab400_0 .net "b", 0 0, L_0x202cf60;  alias, 1 drivers
v0x1eab4c0_0 .net "carryin", 0 0, L_0x202a6d0;  alias, 1 drivers
v0x1eab5d0_0 .net "carryout", 0 0, L_0x202b630;  alias, 1 drivers
v0x1eab690_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1eab730_0 .net "res", 0 0, L_0x202b170;  alias, 1 drivers
v0x1eab7f0_0 .net "xAorB", 0 0, L_0x202afc0;  1 drivers
v0x1eab940_0 .net "xAorBandCin", 0 0, L_0x202ab60;  1 drivers
S_0x1ead020 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ead1e0 .param/l "i" 0 4 165, +C4<010101>;
S_0x1ead2a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ead020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x202cea0/d .functor AND 1, L_0x202fd20, L_0x202fe80, C4<1>, C4<1>;
L_0x202cea0 .delay 1 (40,40,40) L_0x202cea0/d;
L_0x202a9a0/d .functor NAND 1, L_0x202fd20, L_0x202fe80, C4<1>, C4<1>;
L_0x202a9a0 .delay 1 (20,20,20) L_0x202a9a0/d;
L_0x202d110/d .functor OR 1, L_0x202fd20, L_0x202fe80, C4<0>, C4<0>;
L_0x202d110 .delay 1 (40,40,40) L_0x202d110/d;
L_0x202d350/d .functor NOR 1, L_0x202fd20, L_0x202fe80, C4<0>, C4<0>;
L_0x202d350 .delay 1 (20,20,20) L_0x202d350/d;
L_0x202d460/d .functor XOR 1, L_0x202fd20, L_0x202fe80, C4<0>, C4<0>;
L_0x202d460 .delay 1 (40,40,40) L_0x202d460/d;
L_0x202e690/d .functor NOT 1, L_0x20300d0, C4<0>, C4<0>, C4<0>;
L_0x202e690 .delay 1 (10,10,10) L_0x202e690/d;
L_0x202e7f0/d .functor NOT 1, L_0x200ff20, C4<0>, C4<0>, C4<0>;
L_0x202e7f0 .delay 1 (10,10,10) L_0x202e7f0/d;
L_0x202e8b0/d .functor NOT 1, L_0x200ffc0, C4<0>, C4<0>, C4<0>;
L_0x202e8b0 .delay 1 (10,10,10) L_0x202e8b0/d;
L_0x202ea60/d .functor AND 1, L_0x202dfd0, L_0x202e690, L_0x202e7f0, L_0x202e8b0;
L_0x202ea60 .delay 1 (80,80,80) L_0x202ea60/d;
L_0x202ec10/d .functor AND 1, L_0x202dfd0, L_0x20300d0, L_0x202e7f0, L_0x202e8b0;
L_0x202ec10 .delay 1 (80,80,80) L_0x202ec10/d;
L_0x202ee20/d .functor AND 1, L_0x202d460, L_0x202e690, L_0x200ff20, L_0x202e8b0;
L_0x202ee20 .delay 1 (80,80,80) L_0x202ee20/d;
L_0x202f000/d .functor AND 1, L_0x202dfd0, L_0x20300d0, L_0x200ff20, L_0x202e8b0;
L_0x202f000 .delay 1 (80,80,80) L_0x202f000/d;
L_0x202f1d0/d .functor AND 1, L_0x202cea0, L_0x202e690, L_0x202e7f0, L_0x200ffc0;
L_0x202f1d0 .delay 1 (80,80,80) L_0x202f1d0/d;
L_0x202f3b0/d .functor AND 1, L_0x202a9a0, L_0x20300d0, L_0x202e7f0, L_0x200ffc0;
L_0x202f3b0 .delay 1 (80,80,80) L_0x202f3b0/d;
L_0x202f160/d .functor AND 1, L_0x202d350, L_0x202e690, L_0x200ff20, L_0x200ffc0;
L_0x202f160 .delay 1 (80,80,80) L_0x202f160/d;
L_0x202f790/d .functor AND 1, L_0x202d110, L_0x20300d0, L_0x200ff20, L_0x200ffc0;
L_0x202f790 .delay 1 (80,80,80) L_0x202f790/d;
L_0x202f930/0/0 .functor OR 1, L_0x202ea60, L_0x202ec10, L_0x202ee20, L_0x202f1d0;
L_0x202f930/0/4 .functor OR 1, L_0x202f3b0, L_0x202f160, L_0x202f790, L_0x202f000;
L_0x202f930/d .functor OR 1, L_0x202f930/0/0, L_0x202f930/0/4, C4<0>, C4<0>;
L_0x202f930 .delay 1 (160,160,160) L_0x202f930/d;
v0x1eae1a0_0 .net "a", 0 0, L_0x202fd20;  1 drivers
v0x1eae260_0 .net "addSub", 0 0, L_0x202dfd0;  1 drivers
v0x1eae330_0 .net "andRes", 0 0, L_0x202cea0;  1 drivers
v0x1eae400_0 .net "b", 0 0, L_0x202fe80;  1 drivers
v0x1eae4d0_0 .net "carryIn", 0 0, L_0x2030030;  1 drivers
v0x1eae570_0 .net "carryOut", 0 0, L_0x202e490;  1 drivers
v0x1eae640_0 .net "initialResult", 0 0, L_0x202f930;  1 drivers
v0x1eae6e0_0 .net "isAdd", 0 0, L_0x202ea60;  1 drivers
v0x1eae780_0 .net "isAnd", 0 0, L_0x202f1d0;  1 drivers
v0x1eae8b0_0 .net "isNand", 0 0, L_0x202f3b0;  1 drivers
v0x1eae950_0 .net "isNor", 0 0, L_0x202f160;  1 drivers
v0x1eae9f0_0 .net "isOr", 0 0, L_0x202f790;  1 drivers
v0x1eaeab0_0 .net "isSLT", 0 0, L_0x202f000;  1 drivers
v0x1eaeb70_0 .net "isSub", 0 0, L_0x202ec10;  1 drivers
v0x1eaec30_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1eaecd0_0 .net "isXor", 0 0, L_0x202ee20;  1 drivers
v0x1eaed90_0 .net "nandRes", 0 0, L_0x202a9a0;  1 drivers
v0x1eaef40_0 .net "norRes", 0 0, L_0x202d350;  1 drivers
v0x1eaefe0_0 .net "orRes", 0 0, L_0x202d110;  1 drivers
v0x1eaf080_0 .net "s0", 0 0, L_0x20300d0;  1 drivers
v0x1eaf120_0 .net "s0inv", 0 0, L_0x202e690;  1 drivers
v0x1eaf1e0_0 .net "s1", 0 0, L_0x200ff20;  1 drivers
v0x1eaf2a0_0 .net "s1inv", 0 0, L_0x202e7f0;  1 drivers
v0x1eaf360_0 .net "s2", 0 0, L_0x200ffc0;  1 drivers
v0x1eaf420_0 .net "s2inv", 0 0, L_0x202e8b0;  1 drivers
v0x1eaf4e0_0 .net "xorRes", 0 0, L_0x202d460;  1 drivers
S_0x1ead5a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ead2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x202dd60/d .functor XOR 1, L_0x202fe80, L_0x204e240, C4<0>, C4<0>;
L_0x202dd60 .delay 1 (40,40,40) L_0x202dd60/d;
L_0x202dec0/d .functor XOR 1, L_0x202fd20, L_0x202dd60, C4<0>, C4<0>;
L_0x202dec0 .delay 1 (40,40,40) L_0x202dec0/d;
L_0x202dfd0/d .functor XOR 1, L_0x202dec0, L_0x2030030, C4<0>, C4<0>;
L_0x202dfd0 .delay 1 (40,40,40) L_0x202dfd0/d;
L_0x202e1d0/d .functor AND 1, L_0x202fd20, L_0x202dd60, C4<1>, C4<1>;
L_0x202e1d0 .delay 1 (40,40,40) L_0x202e1d0/d;
L_0x202d180/d .functor AND 1, L_0x202dec0, L_0x2030030, C4<1>, C4<1>;
L_0x202d180 .delay 1 (40,40,40) L_0x202d180/d;
L_0x202e490/d .functor OR 1, L_0x202e1d0, L_0x202d180, C4<0>, C4<0>;
L_0x202e490 .delay 1 (40,40,40) L_0x202e490/d;
v0x1ead830_0 .net "AandB", 0 0, L_0x202e1d0;  1 drivers
v0x1ead910_0 .net "BxorSub", 0 0, L_0x202dd60;  1 drivers
v0x1ead9d0_0 .net "a", 0 0, L_0x202fd20;  alias, 1 drivers
v0x1eadaa0_0 .net "b", 0 0, L_0x202fe80;  alias, 1 drivers
v0x1eadb60_0 .net "carryin", 0 0, L_0x2030030;  alias, 1 drivers
v0x1eadc70_0 .net "carryout", 0 0, L_0x202e490;  alias, 1 drivers
v0x1eadd30_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1eaddd0_0 .net "res", 0 0, L_0x202dfd0;  alias, 1 drivers
v0x1eade90_0 .net "xAorB", 0 0, L_0x202dec0;  1 drivers
v0x1eadfe0_0 .net "xAorBandCin", 0 0, L_0x202d180;  1 drivers
S_0x1eaf6c0 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eaf880 .param/l "i" 0 4 165, +C4<010110>;
S_0x1eaf940 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1eaf6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x202fdc0/d .functor AND 1, L_0x20327c0, L_0x2032920, C4<1>, C4<1>;
L_0x202fdc0 .delay 1 (40,40,40) L_0x202fdc0/d;
L_0x202f5a0/d .functor NAND 1, L_0x20327c0, L_0x2032920, C4<1>, C4<1>;
L_0x202f5a0 .delay 1 (20,20,20) L_0x202f5a0/d;
L_0x20102b0/d .functor OR 1, L_0x20327c0, L_0x2032920, C4<0>, C4<0>;
L_0x20102b0 .delay 1 (40,40,40) L_0x20102b0/d;
L_0x2010190/d .functor NOR 1, L_0x20327c0, L_0x2032920, C4<0>, C4<0>;
L_0x2010190 .delay 1 (20,20,20) L_0x2010190/d;
L_0x2030680/d .functor XOR 1, L_0x20327c0, L_0x2032920, C4<0>, C4<0>;
L_0x2030680 .delay 1 (40,40,40) L_0x2030680/d;
L_0x2031130/d .functor NOT 1, L_0x2032c00, C4<0>, C4<0>, C4<0>;
L_0x2031130 .delay 1 (10,10,10) L_0x2031130/d;
L_0x2031290/d .functor NOT 1, L_0x2030170, C4<0>, C4<0>, C4<0>;
L_0x2031290 .delay 1 (10,10,10) L_0x2031290/d;
L_0x2031350/d .functor NOT 1, L_0x2030210, C4<0>, C4<0>, C4<0>;
L_0x2031350 .delay 1 (10,10,10) L_0x2031350/d;
L_0x2031500/d .functor AND 1, L_0x2030a50, L_0x2031130, L_0x2031290, L_0x2031350;
L_0x2031500 .delay 1 (80,80,80) L_0x2031500/d;
L_0x20316b0/d .functor AND 1, L_0x2030a50, L_0x2032c00, L_0x2031290, L_0x2031350;
L_0x20316b0 .delay 1 (80,80,80) L_0x20316b0/d;
L_0x20318c0/d .functor AND 1, L_0x2030680, L_0x2031130, L_0x2030170, L_0x2031350;
L_0x20318c0 .delay 1 (80,80,80) L_0x20318c0/d;
L_0x2031aa0/d .functor AND 1, L_0x2030a50, L_0x2032c00, L_0x2030170, L_0x2031350;
L_0x2031aa0 .delay 1 (80,80,80) L_0x2031aa0/d;
L_0x2031c70/d .functor AND 1, L_0x202fdc0, L_0x2031130, L_0x2031290, L_0x2030210;
L_0x2031c70 .delay 1 (80,80,80) L_0x2031c70/d;
L_0x2031e50/d .functor AND 1, L_0x202f5a0, L_0x2032c00, L_0x2031290, L_0x2030210;
L_0x2031e50 .delay 1 (80,80,80) L_0x2031e50/d;
L_0x2031c00/d .functor AND 1, L_0x2010190, L_0x2031130, L_0x2030170, L_0x2030210;
L_0x2031c00 .delay 1 (80,80,80) L_0x2031c00/d;
L_0x2032230/d .functor AND 1, L_0x20102b0, L_0x2032c00, L_0x2030170, L_0x2030210;
L_0x2032230 .delay 1 (80,80,80) L_0x2032230/d;
L_0x20323d0/0/0 .functor OR 1, L_0x2031500, L_0x20316b0, L_0x20318c0, L_0x2031c70;
L_0x20323d0/0/4 .functor OR 1, L_0x2031e50, L_0x2031c00, L_0x2032230, L_0x2031aa0;
L_0x20323d0/d .functor OR 1, L_0x20323d0/0/0, L_0x20323d0/0/4, C4<0>, C4<0>;
L_0x20323d0 .delay 1 (160,160,160) L_0x20323d0/d;
v0x1eb0840_0 .net "a", 0 0, L_0x20327c0;  1 drivers
v0x1eb0900_0 .net "addSub", 0 0, L_0x2030a50;  1 drivers
v0x1eb09d0_0 .net "andRes", 0 0, L_0x202fdc0;  1 drivers
v0x1eb0aa0_0 .net "b", 0 0, L_0x2032920;  1 drivers
v0x1eb0b70_0 .net "carryIn", 0 0, L_0x2032ad0;  1 drivers
v0x1eb0c10_0 .net "carryOut", 0 0, L_0x2030f30;  1 drivers
v0x1eb0ce0_0 .net "initialResult", 0 0, L_0x20323d0;  1 drivers
v0x1eb0d80_0 .net "isAdd", 0 0, L_0x2031500;  1 drivers
v0x1eb0e20_0 .net "isAnd", 0 0, L_0x2031c70;  1 drivers
v0x1ed0e90_0 .net "isNand", 0 0, L_0x2031e50;  1 drivers
v0x1ed0f50_0 .net "isNor", 0 0, L_0x2031c00;  1 drivers
v0x1ed1010_0 .net "isOr", 0 0, L_0x2032230;  1 drivers
v0x1ed10d0_0 .net "isSLT", 0 0, L_0x2031aa0;  1 drivers
v0x1ed1190_0 .net "isSub", 0 0, L_0x20316b0;  1 drivers
v0x1ed1250_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ed12f0_0 .net "isXor", 0 0, L_0x20318c0;  1 drivers
v0x1ed13b0_0 .net "nandRes", 0 0, L_0x202f5a0;  1 drivers
v0x1ed1560_0 .net "norRes", 0 0, L_0x2010190;  1 drivers
v0x1ed1600_0 .net "orRes", 0 0, L_0x20102b0;  1 drivers
v0x1ed16a0_0 .net "s0", 0 0, L_0x2032c00;  1 drivers
v0x1ed1740_0 .net "s0inv", 0 0, L_0x2031130;  1 drivers
v0x1ed1800_0 .net "s1", 0 0, L_0x2030170;  1 drivers
v0x1ed18c0_0 .net "s1inv", 0 0, L_0x2031290;  1 drivers
v0x1ed1980_0 .net "s2", 0 0, L_0x2030210;  1 drivers
v0x1ed1a40_0 .net "s2inv", 0 0, L_0x2031350;  1 drivers
v0x1ed1b00_0 .net "xorRes", 0 0, L_0x2030680;  1 drivers
S_0x1eafc40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1eaf940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20307e0/d .functor XOR 1, L_0x2032920, L_0x204e240, C4<0>, C4<0>;
L_0x20307e0 .delay 1 (40,40,40) L_0x20307e0/d;
L_0x20308a0/d .functor XOR 1, L_0x20327c0, L_0x20307e0, C4<0>, C4<0>;
L_0x20308a0 .delay 1 (40,40,40) L_0x20308a0/d;
L_0x2030a50/d .functor XOR 1, L_0x20308a0, L_0x2032ad0, C4<0>, C4<0>;
L_0x2030a50 .delay 1 (40,40,40) L_0x2030a50/d;
L_0x2030c50/d .functor AND 1, L_0x20327c0, L_0x20307e0, C4<1>, C4<1>;
L_0x2030c50 .delay 1 (40,40,40) L_0x2030c50/d;
L_0x2030ec0/d .functor AND 1, L_0x20308a0, L_0x2032ad0, C4<1>, C4<1>;
L_0x2030ec0 .delay 1 (40,40,40) L_0x2030ec0/d;
L_0x2030f30/d .functor OR 1, L_0x2030c50, L_0x2030ec0, C4<0>, C4<0>;
L_0x2030f30 .delay 1 (40,40,40) L_0x2030f30/d;
v0x1eafed0_0 .net "AandB", 0 0, L_0x2030c50;  1 drivers
v0x1eaffb0_0 .net "BxorSub", 0 0, L_0x20307e0;  1 drivers
v0x1eb0070_0 .net "a", 0 0, L_0x20327c0;  alias, 1 drivers
v0x1eb0140_0 .net "b", 0 0, L_0x2032920;  alias, 1 drivers
v0x1eb0200_0 .net "carryin", 0 0, L_0x2032ad0;  alias, 1 drivers
v0x1eb0310_0 .net "carryout", 0 0, L_0x2030f30;  alias, 1 drivers
v0x1eb03d0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1eb0470_0 .net "res", 0 0, L_0x2030a50;  alias, 1 drivers
v0x1eb0530_0 .net "xAorB", 0 0, L_0x20308a0;  1 drivers
v0x1eb0680_0 .net "xAorBandCin", 0 0, L_0x2030ec0;  1 drivers
S_0x1ed1d30 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ed1ef0 .param/l "i" 0 4 165, +C4<010111>;
S_0x1ed1fb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ed1d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2032860/d .functor AND 1, L_0x2035270, L_0x20353d0, C4<1>, C4<1>;
L_0x2032860 .delay 1 (40,40,40) L_0x2032860/d;
L_0x2032040/d .functor NAND 1, L_0x2035270, L_0x20353d0, C4<1>, C4<1>;
L_0x2032040 .delay 1 (20,20,20) L_0x2032040/d;
L_0x2030350/d .functor OR 1, L_0x2035270, L_0x20353d0, C4<0>, C4<0>;
L_0x2030350 .delay 1 (40,40,40) L_0x2030350/d;
L_0x2030590/d .functor NOR 1, L_0x2035270, L_0x20353d0, C4<0>, C4<0>;
L_0x2030590 .delay 1 (20,20,20) L_0x2030590/d;
L_0x2033150/d .functor XOR 1, L_0x2035270, L_0x20353d0, C4<0>, C4<0>;
L_0x2033150 .delay 1 (40,40,40) L_0x2033150/d;
L_0x2033be0/d .functor NOT 1, L_0x2032d40, C4<0>, C4<0>, C4<0>;
L_0x2033be0 .delay 1 (10,10,10) L_0x2033be0/d;
L_0x2033d40/d .functor NOT 1, L_0x2032de0, C4<0>, C4<0>, C4<0>;
L_0x2033d40 .delay 1 (10,10,10) L_0x2033d40/d;
L_0x2033e00/d .functor NOT 1, L_0x2032e80, C4<0>, C4<0>, C4<0>;
L_0x2033e00 .delay 1 (10,10,10) L_0x2033e00/d;
L_0x2033fb0/d .functor AND 1, L_0x2033520, L_0x2033be0, L_0x2033d40, L_0x2033e00;
L_0x2033fb0 .delay 1 (80,80,80) L_0x2033fb0/d;
L_0x2034160/d .functor AND 1, L_0x2033520, L_0x2032d40, L_0x2033d40, L_0x2033e00;
L_0x2034160 .delay 1 (80,80,80) L_0x2034160/d;
L_0x2034370/d .functor AND 1, L_0x2033150, L_0x2033be0, L_0x2032de0, L_0x2033e00;
L_0x2034370 .delay 1 (80,80,80) L_0x2034370/d;
L_0x2034550/d .functor AND 1, L_0x2033520, L_0x2032d40, L_0x2032de0, L_0x2033e00;
L_0x2034550 .delay 1 (80,80,80) L_0x2034550/d;
L_0x2034720/d .functor AND 1, L_0x2032860, L_0x2033be0, L_0x2033d40, L_0x2032e80;
L_0x2034720 .delay 1 (80,80,80) L_0x2034720/d;
L_0x2034900/d .functor AND 1, L_0x2032040, L_0x2032d40, L_0x2033d40, L_0x2032e80;
L_0x2034900 .delay 1 (80,80,80) L_0x2034900/d;
L_0x20346b0/d .functor AND 1, L_0x2030590, L_0x2033be0, L_0x2032de0, L_0x2032e80;
L_0x20346b0 .delay 1 (80,80,80) L_0x20346b0/d;
L_0x2034ce0/d .functor AND 1, L_0x2030350, L_0x2032d40, L_0x2032de0, L_0x2032e80;
L_0x2034ce0 .delay 1 (80,80,80) L_0x2034ce0/d;
L_0x2034e80/0/0 .functor OR 1, L_0x2033fb0, L_0x2034160, L_0x2034370, L_0x2034720;
L_0x2034e80/0/4 .functor OR 1, L_0x2034900, L_0x20346b0, L_0x2034ce0, L_0x2034550;
L_0x2034e80/d .functor OR 1, L_0x2034e80/0/0, L_0x2034e80/0/4, C4<0>, C4<0>;
L_0x2034e80 .delay 1 (160,160,160) L_0x2034e80/d;
v0x1ed2ef0_0 .net "a", 0 0, L_0x2035270;  1 drivers
v0x1ed2fb0_0 .net "addSub", 0 0, L_0x2033520;  1 drivers
v0x1ed3080_0 .net "andRes", 0 0, L_0x2032860;  1 drivers
v0x1ed3150_0 .net "b", 0 0, L_0x20353d0;  1 drivers
v0x1ed3220_0 .net "carryIn", 0 0, L_0x2032ca0;  1 drivers
v0x1ed32c0_0 .net "carryOut", 0 0, L_0x20339e0;  1 drivers
v0x1ed3390_0 .net "initialResult", 0 0, L_0x2034e80;  1 drivers
v0x1ed3430_0 .net "isAdd", 0 0, L_0x2033fb0;  1 drivers
v0x1ed34d0_0 .net "isAnd", 0 0, L_0x2034720;  1 drivers
v0x1ed3600_0 .net "isNand", 0 0, L_0x2034900;  1 drivers
v0x1ed36a0_0 .net "isNor", 0 0, L_0x20346b0;  1 drivers
v0x1ed3740_0 .net "isOr", 0 0, L_0x2034ce0;  1 drivers
v0x1ed3800_0 .net "isSLT", 0 0, L_0x2034550;  1 drivers
v0x1ed38c0_0 .net "isSub", 0 0, L_0x2034160;  1 drivers
v0x1ed3980_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ed3a20_0 .net "isXor", 0 0, L_0x2034370;  1 drivers
v0x1ed3ae0_0 .net "nandRes", 0 0, L_0x2032040;  1 drivers
v0x1ed3c90_0 .net "norRes", 0 0, L_0x2030590;  1 drivers
v0x1ed3d30_0 .net "orRes", 0 0, L_0x2030350;  1 drivers
v0x1ed3dd0_0 .net "s0", 0 0, L_0x2032d40;  1 drivers
v0x1ed3e70_0 .net "s0inv", 0 0, L_0x2033be0;  1 drivers
v0x1ed3f30_0 .net "s1", 0 0, L_0x2032de0;  1 drivers
v0x1ed3ff0_0 .net "s1inv", 0 0, L_0x2033d40;  1 drivers
v0x1ed40b0_0 .net "s2", 0 0, L_0x2032e80;  1 drivers
v0x1ed4170_0 .net "s2inv", 0 0, L_0x2033e00;  1 drivers
v0x1ed4230_0 .net "xorRes", 0 0, L_0x2033150;  1 drivers
S_0x1ed22b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ed1fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20332b0/d .functor XOR 1, L_0x20353d0, L_0x204e240, C4<0>, C4<0>;
L_0x20332b0 .delay 1 (40,40,40) L_0x20332b0/d;
L_0x2033370/d .functor XOR 1, L_0x2035270, L_0x20332b0, C4<0>, C4<0>;
L_0x2033370 .delay 1 (40,40,40) L_0x2033370/d;
L_0x2033520/d .functor XOR 1, L_0x2033370, L_0x2032ca0, C4<0>, C4<0>;
L_0x2033520 .delay 1 (40,40,40) L_0x2033520/d;
L_0x2033720/d .functor AND 1, L_0x2035270, L_0x20332b0, C4<1>, C4<1>;
L_0x2033720 .delay 1 (40,40,40) L_0x2033720/d;
L_0x20303c0/d .functor AND 1, L_0x2033370, L_0x2032ca0, C4<1>, C4<1>;
L_0x20303c0 .delay 1 (40,40,40) L_0x20303c0/d;
L_0x20339e0/d .functor OR 1, L_0x2033720, L_0x20303c0, C4<0>, C4<0>;
L_0x20339e0 .delay 1 (40,40,40) L_0x20339e0/d;
v0x1ed2580_0 .net "AandB", 0 0, L_0x2033720;  1 drivers
v0x1ed2660_0 .net "BxorSub", 0 0, L_0x20332b0;  1 drivers
v0x1ed2720_0 .net "a", 0 0, L_0x2035270;  alias, 1 drivers
v0x1ed27f0_0 .net "b", 0 0, L_0x20353d0;  alias, 1 drivers
v0x1ed28b0_0 .net "carryin", 0 0, L_0x2032ca0;  alias, 1 drivers
v0x1ed29c0_0 .net "carryout", 0 0, L_0x20339e0;  alias, 1 drivers
v0x1ed2a80_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ed2b20_0 .net "res", 0 0, L_0x2033520;  alias, 1 drivers
v0x1ed2be0_0 .net "xAorB", 0 0, L_0x2033370;  1 drivers
v0x1ed2d30_0 .net "xAorBandCin", 0 0, L_0x20303c0;  1 drivers
S_0x1ed4410 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ed45d0 .param/l "i" 0 4 165, +C4<011000>;
S_0x1ed4690 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ed4410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2035310/d .functor AND 1, L_0x2037ce0, L_0x2037e40, C4<1>, C4<1>;
L_0x2035310 .delay 1 (40,40,40) L_0x2035310/d;
L_0x2034af0/d .functor NAND 1, L_0x2037ce0, L_0x2037e40, C4<1>, C4<1>;
L_0x2034af0 .delay 1 (20,20,20) L_0x2034af0/d;
L_0x2033060/d .functor OR 1, L_0x2037ce0, L_0x2037e40, C4<0>, C4<0>;
L_0x2033060 .delay 1 (40,40,40) L_0x2033060/d;
L_0x2035b30/d .functor NOR 1, L_0x2037ce0, L_0x2037e40, C4<0>, C4<0>;
L_0x2035b30 .delay 1 (20,20,20) L_0x2035b30/d;
L_0x2035bf0/d .functor XOR 1, L_0x2037ce0, L_0x2037e40, C4<0>, C4<0>;
L_0x2035bf0 .delay 1 (40,40,40) L_0x2035bf0/d;
L_0x2036650/d .functor NOT 1, L_0x2035610, C4<0>, C4<0>, C4<0>;
L_0x2036650 .delay 1 (10,10,10) L_0x2036650/d;
L_0x20367b0/d .functor NOT 1, L_0x20356b0, C4<0>, C4<0>, C4<0>;
L_0x20367b0 .delay 1 (10,10,10) L_0x20367b0/d;
L_0x2036870/d .functor NOT 1, L_0x2035750, C4<0>, C4<0>, C4<0>;
L_0x2036870 .delay 1 (10,10,10) L_0x2036870/d;
L_0x2036a20/d .functor AND 1, L_0x2035f70, L_0x2036650, L_0x20367b0, L_0x2036870;
L_0x2036a20 .delay 1 (80,80,80) L_0x2036a20/d;
L_0x2036bd0/d .functor AND 1, L_0x2035f70, L_0x2035610, L_0x20367b0, L_0x2036870;
L_0x2036bd0 .delay 1 (80,80,80) L_0x2036bd0/d;
L_0x2036de0/d .functor AND 1, L_0x2035bf0, L_0x2036650, L_0x20356b0, L_0x2036870;
L_0x2036de0 .delay 1 (80,80,80) L_0x2036de0/d;
L_0x2036fc0/d .functor AND 1, L_0x2035f70, L_0x2035610, L_0x20356b0, L_0x2036870;
L_0x2036fc0 .delay 1 (80,80,80) L_0x2036fc0/d;
L_0x2037190/d .functor AND 1, L_0x2035310, L_0x2036650, L_0x20367b0, L_0x2035750;
L_0x2037190 .delay 1 (80,80,80) L_0x2037190/d;
L_0x2037370/d .functor AND 1, L_0x2034af0, L_0x2035610, L_0x20367b0, L_0x2035750;
L_0x2037370 .delay 1 (80,80,80) L_0x2037370/d;
L_0x2037120/d .functor AND 1, L_0x2035b30, L_0x2036650, L_0x20356b0, L_0x2035750;
L_0x2037120 .delay 1 (80,80,80) L_0x2037120/d;
L_0x2037750/d .functor AND 1, L_0x2033060, L_0x2035610, L_0x20356b0, L_0x2035750;
L_0x2037750 .delay 1 (80,80,80) L_0x2037750/d;
L_0x20378f0/0/0 .functor OR 1, L_0x2036a20, L_0x2036bd0, L_0x2036de0, L_0x2037190;
L_0x20378f0/0/4 .functor OR 1, L_0x2037370, L_0x2037120, L_0x2037750, L_0x2036fc0;
L_0x20378f0/d .functor OR 1, L_0x20378f0/0/0, L_0x20378f0/0/4, C4<0>, C4<0>;
L_0x20378f0 .delay 1 (160,160,160) L_0x20378f0/d;
v0x1ed5590_0 .net "a", 0 0, L_0x2037ce0;  1 drivers
v0x1ed5650_0 .net "addSub", 0 0, L_0x2035f70;  1 drivers
v0x1ed5720_0 .net "andRes", 0 0, L_0x2035310;  1 drivers
v0x1ed57f0_0 .net "b", 0 0, L_0x2037e40;  1 drivers
v0x1ed58c0_0 .net "carryIn", 0 0, L_0x2035a60;  1 drivers
v0x1ed5960_0 .net "carryOut", 0 0, L_0x2036450;  1 drivers
v0x1ed5a30_0 .net "initialResult", 0 0, L_0x20378f0;  1 drivers
v0x1ed5ad0_0 .net "isAdd", 0 0, L_0x2036a20;  1 drivers
v0x1ed5b70_0 .net "isAnd", 0 0, L_0x2037190;  1 drivers
v0x1ed5ca0_0 .net "isNand", 0 0, L_0x2037370;  1 drivers
v0x1ed5d40_0 .net "isNor", 0 0, L_0x2037120;  1 drivers
v0x1ed5de0_0 .net "isOr", 0 0, L_0x2037750;  1 drivers
v0x1ed5ea0_0 .net "isSLT", 0 0, L_0x2036fc0;  1 drivers
v0x1ed5f60_0 .net "isSub", 0 0, L_0x2036bd0;  1 drivers
v0x1ed6020_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ed60c0_0 .net "isXor", 0 0, L_0x2036de0;  1 drivers
v0x1ed6180_0 .net "nandRes", 0 0, L_0x2034af0;  1 drivers
v0x1ed6330_0 .net "norRes", 0 0, L_0x2035b30;  1 drivers
v0x1ed63d0_0 .net "orRes", 0 0, L_0x2033060;  1 drivers
v0x1ed6470_0 .net "s0", 0 0, L_0x2035610;  1 drivers
v0x1ed6510_0 .net "s0inv", 0 0, L_0x2036650;  1 drivers
v0x1ed65d0_0 .net "s1", 0 0, L_0x20356b0;  1 drivers
v0x1ed6690_0 .net "s1inv", 0 0, L_0x20367b0;  1 drivers
v0x1ed6750_0 .net "s2", 0 0, L_0x2035750;  1 drivers
v0x1ed6810_0 .net "s2inv", 0 0, L_0x2036870;  1 drivers
v0x1ed68d0_0 .net "xorRes", 0 0, L_0x2035bf0;  1 drivers
S_0x1ed4990 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ed4690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2035d50/d .functor XOR 1, L_0x2037e40, L_0x204e240, C4<0>, C4<0>;
L_0x2035d50 .delay 1 (40,40,40) L_0x2035d50/d;
L_0x2035e10/d .functor XOR 1, L_0x2037ce0, L_0x2035d50, C4<0>, C4<0>;
L_0x2035e10 .delay 1 (40,40,40) L_0x2035e10/d;
L_0x2035f70/d .functor XOR 1, L_0x2035e10, L_0x2035a60, C4<0>, C4<0>;
L_0x2035f70 .delay 1 (40,40,40) L_0x2035f70/d;
L_0x2036170/d .functor AND 1, L_0x2037ce0, L_0x2035d50, C4<1>, C4<1>;
L_0x2036170 .delay 1 (40,40,40) L_0x2036170/d;
L_0x20363e0/d .functor AND 1, L_0x2035e10, L_0x2035a60, C4<1>, C4<1>;
L_0x20363e0 .delay 1 (40,40,40) L_0x20363e0/d;
L_0x2036450/d .functor OR 1, L_0x2036170, L_0x20363e0, C4<0>, C4<0>;
L_0x2036450 .delay 1 (40,40,40) L_0x2036450/d;
v0x1ed4c20_0 .net "AandB", 0 0, L_0x2036170;  1 drivers
v0x1ed4d00_0 .net "BxorSub", 0 0, L_0x2035d50;  1 drivers
v0x1ed4dc0_0 .net "a", 0 0, L_0x2037ce0;  alias, 1 drivers
v0x1ed4e90_0 .net "b", 0 0, L_0x2037e40;  alias, 1 drivers
v0x1ed4f50_0 .net "carryin", 0 0, L_0x2035a60;  alias, 1 drivers
v0x1ed5060_0 .net "carryout", 0 0, L_0x2036450;  alias, 1 drivers
v0x1ed5120_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ed51c0_0 .net "res", 0 0, L_0x2035f70;  alias, 1 drivers
v0x1ed5280_0 .net "xAorB", 0 0, L_0x2035e10;  1 drivers
v0x1ed53d0_0 .net "xAorBandCin", 0 0, L_0x20363e0;  1 drivers
S_0x1ed6ab0 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ed6c70 .param/l "i" 0 4 165, +C4<011001>;
S_0x1ed6d30 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ed6ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2037d80/d .functor AND 1, L_0x203a740, L_0x200f8e0, C4<1>, C4<1>;
L_0x2037d80 .delay 1 (40,40,40) L_0x2037d80/d;
L_0x2037560/d .functor NAND 1, L_0x203a740, L_0x200f8e0, C4<1>, C4<1>;
L_0x2037560 .delay 1 (20,20,20) L_0x2037560/d;
L_0x20358e0/d .functor OR 1, L_0x203a740, L_0x200f8e0, C4<0>, C4<0>;
L_0x20358e0 .delay 1 (40,40,40) L_0x20358e0/d;
L_0x2038590/d .functor NOR 1, L_0x203a740, L_0x200f8e0, C4<0>, C4<0>;
L_0x2038590 .delay 1 (20,20,20) L_0x2038590/d;
L_0x2038650/d .functor XOR 1, L_0x203a740, L_0x200f8e0, C4<0>, C4<0>;
L_0x2038650 .delay 1 (40,40,40) L_0x2038650/d;
L_0x20390b0/d .functor NOT 1, L_0x2038090, C4<0>, C4<0>, C4<0>;
L_0x20390b0 .delay 1 (10,10,10) L_0x20390b0/d;
L_0x2039210/d .functor NOT 1, L_0x2038130, C4<0>, C4<0>, C4<0>;
L_0x2039210 .delay 1 (10,10,10) L_0x2039210/d;
L_0x20392d0/d .functor NOT 1, L_0x20381d0, C4<0>, C4<0>, C4<0>;
L_0x20392d0 .delay 1 (10,10,10) L_0x20392d0/d;
L_0x2039480/d .functor AND 1, L_0x20389d0, L_0x20390b0, L_0x2039210, L_0x20392d0;
L_0x2039480 .delay 1 (80,80,80) L_0x2039480/d;
L_0x2039630/d .functor AND 1, L_0x20389d0, L_0x2038090, L_0x2039210, L_0x20392d0;
L_0x2039630 .delay 1 (80,80,80) L_0x2039630/d;
L_0x2039840/d .functor AND 1, L_0x2038650, L_0x20390b0, L_0x2038130, L_0x20392d0;
L_0x2039840 .delay 1 (80,80,80) L_0x2039840/d;
L_0x2039a20/d .functor AND 1, L_0x20389d0, L_0x2038090, L_0x2038130, L_0x20392d0;
L_0x2039a20 .delay 1 (80,80,80) L_0x2039a20/d;
L_0x2039bf0/d .functor AND 1, L_0x2037d80, L_0x20390b0, L_0x2039210, L_0x20381d0;
L_0x2039bf0 .delay 1 (80,80,80) L_0x2039bf0/d;
L_0x2039dd0/d .functor AND 1, L_0x2037560, L_0x2038090, L_0x2039210, L_0x20381d0;
L_0x2039dd0 .delay 1 (80,80,80) L_0x2039dd0/d;
L_0x2039b80/d .functor AND 1, L_0x2038590, L_0x20390b0, L_0x2038130, L_0x20381d0;
L_0x2039b80 .delay 1 (80,80,80) L_0x2039b80/d;
L_0x203a1b0/d .functor AND 1, L_0x20358e0, L_0x2038090, L_0x2038130, L_0x20381d0;
L_0x203a1b0 .delay 1 (80,80,80) L_0x203a1b0/d;
L_0x203a350/0/0 .functor OR 1, L_0x2039480, L_0x2039630, L_0x2039840, L_0x2039bf0;
L_0x203a350/0/4 .functor OR 1, L_0x2039dd0, L_0x2039b80, L_0x203a1b0, L_0x2039a20;
L_0x203a350/d .functor OR 1, L_0x203a350/0/0, L_0x203a350/0/4, C4<0>, C4<0>;
L_0x203a350 .delay 1 (160,160,160) L_0x203a350/d;
v0x1ed7c30_0 .net "a", 0 0, L_0x203a740;  1 drivers
v0x1ed7cf0_0 .net "addSub", 0 0, L_0x20389d0;  1 drivers
v0x1ed7dc0_0 .net "andRes", 0 0, L_0x2037d80;  1 drivers
v0x1ed7e90_0 .net "b", 0 0, L_0x200f8e0;  1 drivers
v0x1ed7f60_0 .net "carryIn", 0 0, L_0x2037ff0;  1 drivers
v0x1ed8000_0 .net "carryOut", 0 0, L_0x2038eb0;  1 drivers
v0x1ed80d0_0 .net "initialResult", 0 0, L_0x203a350;  1 drivers
v0x1ed8170_0 .net "isAdd", 0 0, L_0x2039480;  1 drivers
v0x1ed8210_0 .net "isAnd", 0 0, L_0x2039bf0;  1 drivers
v0x1ed8340_0 .net "isNand", 0 0, L_0x2039dd0;  1 drivers
v0x1ed83e0_0 .net "isNor", 0 0, L_0x2039b80;  1 drivers
v0x1ed8480_0 .net "isOr", 0 0, L_0x203a1b0;  1 drivers
v0x1ed8540_0 .net "isSLT", 0 0, L_0x2039a20;  1 drivers
v0x1ed8600_0 .net "isSub", 0 0, L_0x2039630;  1 drivers
v0x1ed86c0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ed8760_0 .net "isXor", 0 0, L_0x2039840;  1 drivers
v0x1ed8820_0 .net "nandRes", 0 0, L_0x2037560;  1 drivers
v0x1ed89d0_0 .net "norRes", 0 0, L_0x2038590;  1 drivers
v0x1ed8a70_0 .net "orRes", 0 0, L_0x20358e0;  1 drivers
v0x1ed8b10_0 .net "s0", 0 0, L_0x2038090;  1 drivers
v0x1ed8bb0_0 .net "s0inv", 0 0, L_0x20390b0;  1 drivers
v0x1ed8c70_0 .net "s1", 0 0, L_0x2038130;  1 drivers
v0x1ed8d30_0 .net "s1inv", 0 0, L_0x2039210;  1 drivers
v0x1ed8df0_0 .net "s2", 0 0, L_0x20381d0;  1 drivers
v0x1ed8eb0_0 .net "s2inv", 0 0, L_0x20392d0;  1 drivers
v0x1ed8f70_0 .net "xorRes", 0 0, L_0x2038650;  1 drivers
S_0x1ed7030 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ed6d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20387b0/d .functor XOR 1, L_0x200f8e0, L_0x204e240, C4<0>, C4<0>;
L_0x20387b0 .delay 1 (40,40,40) L_0x20387b0/d;
L_0x2038870/d .functor XOR 1, L_0x203a740, L_0x20387b0, C4<0>, C4<0>;
L_0x2038870 .delay 1 (40,40,40) L_0x2038870/d;
L_0x20389d0/d .functor XOR 1, L_0x2038870, L_0x2037ff0, C4<0>, C4<0>;
L_0x20389d0 .delay 1 (40,40,40) L_0x20389d0/d;
L_0x2038bd0/d .functor AND 1, L_0x203a740, L_0x20387b0, C4<1>, C4<1>;
L_0x2038bd0 .delay 1 (40,40,40) L_0x2038bd0/d;
L_0x2038e40/d .functor AND 1, L_0x2038870, L_0x2037ff0, C4<1>, C4<1>;
L_0x2038e40 .delay 1 (40,40,40) L_0x2038e40/d;
L_0x2038eb0/d .functor OR 1, L_0x2038bd0, L_0x2038e40, C4<0>, C4<0>;
L_0x2038eb0 .delay 1 (40,40,40) L_0x2038eb0/d;
v0x1ed72e0_0 .net "AandB", 0 0, L_0x2038bd0;  1 drivers
v0x1ed73a0_0 .net "BxorSub", 0 0, L_0x20387b0;  1 drivers
v0x1ed7460_0 .net "a", 0 0, L_0x203a740;  alias, 1 drivers
v0x1ed7530_0 .net "b", 0 0, L_0x200f8e0;  alias, 1 drivers
v0x1ed75f0_0 .net "carryin", 0 0, L_0x2037ff0;  alias, 1 drivers
v0x1ed7700_0 .net "carryout", 0 0, L_0x2038eb0;  alias, 1 drivers
v0x1ed77c0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ed7860_0 .net "res", 0 0, L_0x20389d0;  alias, 1 drivers
v0x1ed7920_0 .net "xAorB", 0 0, L_0x2038870;  1 drivers
v0x1ed7a70_0 .net "xAorBandCin", 0 0, L_0x2038e40;  1 drivers
S_0x1ed9150 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ed9310 .param/l "i" 0 4 165, +C4<011010>;
S_0x1ed93d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ed9150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x203a7e0/d .functor AND 1, L_0x203d460, L_0x203d5c0, C4<1>, C4<1>;
L_0x203a7e0 .delay 1 (40,40,40) L_0x203a7e0/d;
L_0x20359a0/d .functor NAND 1, L_0x203d460, L_0x203d5c0, C4<1>, C4<1>;
L_0x20359a0 .delay 1 (20,20,20) L_0x20359a0/d;
L_0x2039fc0/d .functor OR 1, L_0x203d460, L_0x203d5c0, C4<0>, C4<0>;
L_0x2039fc0 .delay 1 (40,40,40) L_0x2039fc0/d;
L_0x20383a0/d .functor NOR 1, L_0x203d460, L_0x203d5c0, C4<0>, C4<0>;
L_0x20383a0 .delay 1 (20,20,20) L_0x20383a0/d;
L_0x203b280/d .functor XOR 1, L_0x203d460, L_0x203d5c0, C4<0>, C4<0>;
L_0x203b280 .delay 1 (40,40,40) L_0x203b280/d;
L_0x203bdd0/d .functor NOT 1, L_0x203d8a0, C4<0>, C4<0>, C4<0>;
L_0x203bdd0 .delay 1 (10,10,10) L_0x203bdd0/d;
L_0x203bf30/d .functor NOT 1, L_0x203acb0, C4<0>, C4<0>, C4<0>;
L_0x203bf30 .delay 1 (10,10,10) L_0x203bf30/d;
L_0x203bff0/d .functor NOT 1, L_0x203ad50, C4<0>, C4<0>, C4<0>;
L_0x203bff0 .delay 1 (10,10,10) L_0x203bff0/d;
L_0x203c1a0/d .functor AND 1, L_0x203b6f0, L_0x203bdd0, L_0x203bf30, L_0x203bff0;
L_0x203c1a0 .delay 1 (80,80,80) L_0x203c1a0/d;
L_0x203c350/d .functor AND 1, L_0x203b6f0, L_0x203d8a0, L_0x203bf30, L_0x203bff0;
L_0x203c350 .delay 1 (80,80,80) L_0x203c350/d;
L_0x203c560/d .functor AND 1, L_0x203b280, L_0x203bdd0, L_0x203acb0, L_0x203bff0;
L_0x203c560 .delay 1 (80,80,80) L_0x203c560/d;
L_0x203c740/d .functor AND 1, L_0x203b6f0, L_0x203d8a0, L_0x203acb0, L_0x203bff0;
L_0x203c740 .delay 1 (80,80,80) L_0x203c740/d;
L_0x203c910/d .functor AND 1, L_0x203a7e0, L_0x203bdd0, L_0x203bf30, L_0x203ad50;
L_0x203c910 .delay 1 (80,80,80) L_0x203c910/d;
L_0x203caf0/d .functor AND 1, L_0x20359a0, L_0x203d8a0, L_0x203bf30, L_0x203ad50;
L_0x203caf0 .delay 1 (80,80,80) L_0x203caf0/d;
L_0x203c8a0/d .functor AND 1, L_0x20383a0, L_0x203bdd0, L_0x203acb0, L_0x203ad50;
L_0x203c8a0 .delay 1 (80,80,80) L_0x203c8a0/d;
L_0x203ced0/d .functor AND 1, L_0x2039fc0, L_0x203d8a0, L_0x203acb0, L_0x203ad50;
L_0x203ced0 .delay 1 (80,80,80) L_0x203ced0/d;
L_0x203d070/0/0 .functor OR 1, L_0x203c1a0, L_0x203c350, L_0x203c560, L_0x203c910;
L_0x203d070/0/4 .functor OR 1, L_0x203caf0, L_0x203c8a0, L_0x203ced0, L_0x203c740;
L_0x203d070/d .functor OR 1, L_0x203d070/0/0, L_0x203d070/0/4, C4<0>, C4<0>;
L_0x203d070 .delay 1 (160,160,160) L_0x203d070/d;
v0x1eda2d0_0 .net "a", 0 0, L_0x203d460;  1 drivers
v0x1eda390_0 .net "addSub", 0 0, L_0x203b6f0;  1 drivers
v0x1eda460_0 .net "andRes", 0 0, L_0x203a7e0;  1 drivers
v0x1eda530_0 .net "b", 0 0, L_0x203d5c0;  1 drivers
v0x1eda600_0 .net "carryIn", 0 0, L_0x203d770;  1 drivers
v0x1eda6a0_0 .net "carryOut", 0 0, L_0x203bbd0;  1 drivers
v0x1eda770_0 .net "initialResult", 0 0, L_0x203d070;  1 drivers
v0x1eda810_0 .net "isAdd", 0 0, L_0x203c1a0;  1 drivers
v0x1eda8b0_0 .net "isAnd", 0 0, L_0x203c910;  1 drivers
v0x1eda9e0_0 .net "isNand", 0 0, L_0x203caf0;  1 drivers
v0x1edaa80_0 .net "isNor", 0 0, L_0x203c8a0;  1 drivers
v0x1edab20_0 .net "isOr", 0 0, L_0x203ced0;  1 drivers
v0x1edabe0_0 .net "isSLT", 0 0, L_0x203c740;  1 drivers
v0x1edaca0_0 .net "isSub", 0 0, L_0x203c350;  1 drivers
v0x1edad60_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1edae00_0 .net "isXor", 0 0, L_0x203c560;  1 drivers
v0x1edaec0_0 .net "nandRes", 0 0, L_0x20359a0;  1 drivers
v0x1edb070_0 .net "norRes", 0 0, L_0x20383a0;  1 drivers
v0x1edb110_0 .net "orRes", 0 0, L_0x2039fc0;  1 drivers
v0x1edb1b0_0 .net "s0", 0 0, L_0x203d8a0;  1 drivers
v0x1edb250_0 .net "s0inv", 0 0, L_0x203bdd0;  1 drivers
v0x1edb310_0 .net "s1", 0 0, L_0x203acb0;  1 drivers
v0x1edb3d0_0 .net "s1inv", 0 0, L_0x203bf30;  1 drivers
v0x1edb490_0 .net "s2", 0 0, L_0x203ad50;  1 drivers
v0x1edb550_0 .net "s2inv", 0 0, L_0x203bff0;  1 drivers
v0x1edb610_0 .net "xorRes", 0 0, L_0x203b280;  1 drivers
S_0x1ed96d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ed93d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x203b3e0/d .functor XOR 1, L_0x203d5c0, L_0x204e240, C4<0>, C4<0>;
L_0x203b3e0 .delay 1 (40,40,40) L_0x203b3e0/d;
L_0x203b540/d .functor XOR 1, L_0x203d460, L_0x203b3e0, C4<0>, C4<0>;
L_0x203b540 .delay 1 (40,40,40) L_0x203b540/d;
L_0x203b6f0/d .functor XOR 1, L_0x203b540, L_0x203d770, C4<0>, C4<0>;
L_0x203b6f0 .delay 1 (40,40,40) L_0x203b6f0/d;
L_0x203b8f0/d .functor AND 1, L_0x203d460, L_0x203b3e0, C4<1>, C4<1>;
L_0x203b8f0 .delay 1 (40,40,40) L_0x203b8f0/d;
L_0x203bb60/d .functor AND 1, L_0x203b540, L_0x203d770, C4<1>, C4<1>;
L_0x203bb60 .delay 1 (40,40,40) L_0x203bb60/d;
L_0x203bbd0/d .functor OR 1, L_0x203b8f0, L_0x203bb60, C4<0>, C4<0>;
L_0x203bbd0 .delay 1 (40,40,40) L_0x203bbd0/d;
v0x1ed9960_0 .net "AandB", 0 0, L_0x203b8f0;  1 drivers
v0x1ed9a40_0 .net "BxorSub", 0 0, L_0x203b3e0;  1 drivers
v0x1ed9b00_0 .net "a", 0 0, L_0x203d460;  alias, 1 drivers
v0x1ed9bd0_0 .net "b", 0 0, L_0x203d5c0;  alias, 1 drivers
v0x1ed9c90_0 .net "carryin", 0 0, L_0x203d770;  alias, 1 drivers
v0x1ed9da0_0 .net "carryout", 0 0, L_0x203bbd0;  alias, 1 drivers
v0x1ed9e60_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ed9f00_0 .net "res", 0 0, L_0x203b6f0;  alias, 1 drivers
v0x1ed9fc0_0 .net "xAorB", 0 0, L_0x203b540;  1 drivers
v0x1eda110_0 .net "xAorBandCin", 0 0, L_0x203bb60;  1 drivers
S_0x1edb7f0 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1edb9b0 .param/l "i" 0 4 165, +C4<011011>;
S_0x1edba70 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1edb7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x203d500/d .functor AND 1, L_0x203fee0, L_0x2040040, C4<1>, C4<1>;
L_0x203d500 .delay 1 (40,40,40) L_0x203d500/d;
L_0x203cce0/d .functor NAND 1, L_0x203fee0, L_0x2040040, C4<1>, C4<1>;
L_0x203cce0 .delay 1 (20,20,20) L_0x203cce0/d;
L_0x203ae90/d .functor OR 1, L_0x203fee0, L_0x2040040, C4<0>, C4<0>;
L_0x203ae90 .delay 1 (40,40,40) L_0x203ae90/d;
L_0x203b0d0/d .functor NOR 1, L_0x203fee0, L_0x2040040, C4<0>, C4<0>;
L_0x203b0d0 .delay 1 (20,20,20) L_0x203b0d0/d;
L_0x203de60/d .functor XOR 1, L_0x203fee0, L_0x2040040, C4<0>, C4<0>;
L_0x203de60 .delay 1 (40,40,40) L_0x203de60/d;
L_0x203e8a0/d .functor NOT 1, L_0x203d9e0, C4<0>, C4<0>, C4<0>;
L_0x203e8a0 .delay 1 (10,10,10) L_0x203e8a0/d;
L_0x203ea00/d .functor NOT 1, L_0x203da80, C4<0>, C4<0>, C4<0>;
L_0x203ea00 .delay 1 (10,10,10) L_0x203ea00/d;
L_0x203eac0/d .functor NOT 1, L_0x203db20, C4<0>, C4<0>, C4<0>;
L_0x203eac0 .delay 1 (10,10,10) L_0x203eac0/d;
L_0x203ec70/d .functor AND 1, L_0x203e1e0, L_0x203e8a0, L_0x203ea00, L_0x203eac0;
L_0x203ec70 .delay 1 (80,80,80) L_0x203ec70/d;
L_0x203ee20/d .functor AND 1, L_0x203e1e0, L_0x203d9e0, L_0x203ea00, L_0x203eac0;
L_0x203ee20 .delay 1 (80,80,80) L_0x203ee20/d;
L_0x203f030/d .functor AND 1, L_0x203de60, L_0x203e8a0, L_0x203da80, L_0x203eac0;
L_0x203f030 .delay 1 (80,80,80) L_0x203f030/d;
L_0x203f210/d .functor AND 1, L_0x203e1e0, L_0x203d9e0, L_0x203da80, L_0x203eac0;
L_0x203f210 .delay 1 (80,80,80) L_0x203f210/d;
L_0x203f3e0/d .functor AND 1, L_0x203d500, L_0x203e8a0, L_0x203ea00, L_0x203db20;
L_0x203f3e0 .delay 1 (80,80,80) L_0x203f3e0/d;
L_0x203f5c0/d .functor AND 1, L_0x203cce0, L_0x203d9e0, L_0x203ea00, L_0x203db20;
L_0x203f5c0 .delay 1 (80,80,80) L_0x203f5c0/d;
L_0x203f370/d .functor AND 1, L_0x203b0d0, L_0x203e8a0, L_0x203da80, L_0x203db20;
L_0x203f370 .delay 1 (80,80,80) L_0x203f370/d;
L_0x203f950/d .functor AND 1, L_0x203ae90, L_0x203d9e0, L_0x203da80, L_0x203db20;
L_0x203f950 .delay 1 (80,80,80) L_0x203f950/d;
L_0x203faf0/0/0 .functor OR 1, L_0x203ec70, L_0x203ee20, L_0x203f030, L_0x203f3e0;
L_0x203faf0/0/4 .functor OR 1, L_0x203f5c0, L_0x203f370, L_0x203f950, L_0x203f210;
L_0x203faf0/d .functor OR 1, L_0x203faf0/0/0, L_0x203faf0/0/4, C4<0>, C4<0>;
L_0x203faf0 .delay 1 (160,160,160) L_0x203faf0/d;
v0x1edc970_0 .net "a", 0 0, L_0x203fee0;  1 drivers
v0x1edca30_0 .net "addSub", 0 0, L_0x203e1e0;  1 drivers
v0x1edcb00_0 .net "andRes", 0 0, L_0x203d500;  1 drivers
v0x1edcbd0_0 .net "b", 0 0, L_0x2040040;  1 drivers
v0x1edcca0_0 .net "carryIn", 0 0, L_0x203d940;  1 drivers
v0x1edcd40_0 .net "carryOut", 0 0, L_0x203e6a0;  1 drivers
v0x1edce10_0 .net "initialResult", 0 0, L_0x203faf0;  1 drivers
v0x1edceb0_0 .net "isAdd", 0 0, L_0x203ec70;  1 drivers
v0x1edcf50_0 .net "isAnd", 0 0, L_0x203f3e0;  1 drivers
v0x1edd080_0 .net "isNand", 0 0, L_0x203f5c0;  1 drivers
v0x1edd120_0 .net "isNor", 0 0, L_0x203f370;  1 drivers
v0x1edd1c0_0 .net "isOr", 0 0, L_0x203f950;  1 drivers
v0x1edd280_0 .net "isSLT", 0 0, L_0x203f210;  1 drivers
v0x1edd340_0 .net "isSub", 0 0, L_0x203ee20;  1 drivers
v0x1edd400_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1edd4a0_0 .net "isXor", 0 0, L_0x203f030;  1 drivers
v0x1edd560_0 .net "nandRes", 0 0, L_0x203cce0;  1 drivers
v0x1edd710_0 .net "norRes", 0 0, L_0x203b0d0;  1 drivers
v0x1edd7b0_0 .net "orRes", 0 0, L_0x203ae90;  1 drivers
v0x1edd850_0 .net "s0", 0 0, L_0x203d9e0;  1 drivers
v0x1edd8f0_0 .net "s0inv", 0 0, L_0x203e8a0;  1 drivers
v0x1edd9b0_0 .net "s1", 0 0, L_0x203da80;  1 drivers
v0x1edda70_0 .net "s1inv", 0 0, L_0x203ea00;  1 drivers
v0x1eddb30_0 .net "s2", 0 0, L_0x203db20;  1 drivers
v0x1eddbf0_0 .net "s2inv", 0 0, L_0x203eac0;  1 drivers
v0x1eddcb0_0 .net "xorRes", 0 0, L_0x203de60;  1 drivers
S_0x1edbd70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1edba70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x203ded0/d .functor XOR 1, L_0x2040040, L_0x204e240, C4<0>, C4<0>;
L_0x203ded0 .delay 1 (40,40,40) L_0x203ded0/d;
L_0x203e030/d .functor XOR 1, L_0x203fee0, L_0x203ded0, C4<0>, C4<0>;
L_0x203e030 .delay 1 (40,40,40) L_0x203e030/d;
L_0x203e1e0/d .functor XOR 1, L_0x203e030, L_0x203d940, C4<0>, C4<0>;
L_0x203e1e0 .delay 1 (40,40,40) L_0x203e1e0/d;
L_0x203e3e0/d .functor AND 1, L_0x203fee0, L_0x203ded0, C4<1>, C4<1>;
L_0x203e3e0 .delay 1 (40,40,40) L_0x203e3e0/d;
L_0x203af00/d .functor AND 1, L_0x203e030, L_0x203d940, C4<1>, C4<1>;
L_0x203af00 .delay 1 (40,40,40) L_0x203af00/d;
L_0x203e6a0/d .functor OR 1, L_0x203e3e0, L_0x203af00, C4<0>, C4<0>;
L_0x203e6a0 .delay 1 (40,40,40) L_0x203e6a0/d;
v0x1edc000_0 .net "AandB", 0 0, L_0x203e3e0;  1 drivers
v0x1edc0e0_0 .net "BxorSub", 0 0, L_0x203ded0;  1 drivers
v0x1edc1a0_0 .net "a", 0 0, L_0x203fee0;  alias, 1 drivers
v0x1edc270_0 .net "b", 0 0, L_0x2040040;  alias, 1 drivers
v0x1edc330_0 .net "carryin", 0 0, L_0x203d940;  alias, 1 drivers
v0x1edc440_0 .net "carryout", 0 0, L_0x203e6a0;  alias, 1 drivers
v0x1edc500_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1edc5a0_0 .net "res", 0 0, L_0x203e1e0;  alias, 1 drivers
v0x1edc660_0 .net "xAorB", 0 0, L_0x203e030;  1 drivers
v0x1edc7b0_0 .net "xAorBandCin", 0 0, L_0x203af00;  1 drivers
S_0x1edde90 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ede050 .param/l "i" 0 4 165, +C4<011100>;
S_0x1ede110 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1edde90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x203ff80/d .functor AND 1, L_0x20428f0, L_0x2042a50, C4<1>, C4<1>;
L_0x203ff80 .delay 1 (40,40,40) L_0x203ff80/d;
L_0x203f7b0/d .functor NAND 1, L_0x20428f0, L_0x2042a50, C4<1>, C4<1>;
L_0x203f7b0 .delay 1 (20,20,20) L_0x203f7b0/d;
L_0x203dc60/d .functor OR 1, L_0x20428f0, L_0x2042a50, C4<0>, C4<0>;
L_0x203dc60 .delay 1 (40,40,40) L_0x203dc60/d;
L_0x20407d0/d .functor NOR 1, L_0x20428f0, L_0x2042a50, C4<0>, C4<0>;
L_0x20407d0 .delay 1 (20,20,20) L_0x20407d0/d;
L_0x2040890/d .functor XOR 1, L_0x20428f0, L_0x2042a50, C4<0>, C4<0>;
L_0x2040890 .delay 1 (40,40,40) L_0x2040890/d;
L_0x2041320/d .functor NOT 1, L_0x2042d30, C4<0>, C4<0>, C4<0>;
L_0x2041320 .delay 1 (10,10,10) L_0x2041320/d;
L_0x1edf6b0/d .functor NOT 1, L_0x20401f0, C4<0>, C4<0>, C4<0>;
L_0x1edf6b0 .delay 1 (10,10,10) L_0x1edf6b0/d;
L_0x20414d0/d .functor NOT 1, L_0x2040290, C4<0>, C4<0>, C4<0>;
L_0x20414d0 .delay 1 (10,10,10) L_0x20414d0/d;
L_0x2041680/d .functor AND 1, L_0x2040c60, L_0x2041320, L_0x1edf6b0, L_0x20414d0;
L_0x2041680 .delay 1 (80,80,80) L_0x2041680/d;
L_0x2041830/d .functor AND 1, L_0x2040c60, L_0x2042d30, L_0x1edf6b0, L_0x20414d0;
L_0x2041830 .delay 1 (80,80,80) L_0x2041830/d;
L_0x2041a40/d .functor AND 1, L_0x2040890, L_0x2041320, L_0x20401f0, L_0x20414d0;
L_0x2041a40 .delay 1 (80,80,80) L_0x2041a40/d;
L_0x2041c20/d .functor AND 1, L_0x2040c60, L_0x2042d30, L_0x20401f0, L_0x20414d0;
L_0x2041c20 .delay 1 (80,80,80) L_0x2041c20/d;
L_0x2041df0/d .functor AND 1, L_0x203ff80, L_0x2041320, L_0x1edf6b0, L_0x2040290;
L_0x2041df0 .delay 1 (80,80,80) L_0x2041df0/d;
L_0x2041fd0/d .functor AND 1, L_0x203f7b0, L_0x2042d30, L_0x1edf6b0, L_0x2040290;
L_0x2041fd0 .delay 1 (80,80,80) L_0x2041fd0/d;
L_0x2041d80/d .functor AND 1, L_0x20407d0, L_0x2041320, L_0x20401f0, L_0x2040290;
L_0x2041d80 .delay 1 (80,80,80) L_0x2041d80/d;
L_0x2042360/d .functor AND 1, L_0x203dc60, L_0x2042d30, L_0x20401f0, L_0x2040290;
L_0x2042360 .delay 1 (80,80,80) L_0x2042360/d;
L_0x2042500/0/0 .functor OR 1, L_0x2041680, L_0x2041830, L_0x2041a40, L_0x2041df0;
L_0x2042500/0/4 .functor OR 1, L_0x2041fd0, L_0x2041d80, L_0x2042360, L_0x2041c20;
L_0x2042500/d .functor OR 1, L_0x2042500/0/0, L_0x2042500/0/4, C4<0>, C4<0>;
L_0x2042500 .delay 1 (160,160,160) L_0x2042500/d;
v0x1edf010_0 .net "a", 0 0, L_0x20428f0;  1 drivers
v0x1edf0d0_0 .net "addSub", 0 0, L_0x2040c60;  1 drivers
v0x1edf1a0_0 .net "andRes", 0 0, L_0x203ff80;  1 drivers
v0x1edf270_0 .net "b", 0 0, L_0x2042a50;  1 drivers
v0x1edf340_0 .net "carryIn", 0 0, L_0x2042c00;  1 drivers
v0x1edf3e0_0 .net "carryOut", 0 0, L_0x2041120;  1 drivers
v0x1edf4b0_0 .net "initialResult", 0 0, L_0x2042500;  1 drivers
v0x1edf550_0 .net "isAdd", 0 0, L_0x2041680;  1 drivers
v0x1edf5f0_0 .net "isAnd", 0 0, L_0x2041df0;  1 drivers
v0x1edf720_0 .net "isNand", 0 0, L_0x2041fd0;  1 drivers
v0x1edf7c0_0 .net "isNor", 0 0, L_0x2041d80;  1 drivers
v0x1edf860_0 .net "isOr", 0 0, L_0x2042360;  1 drivers
v0x1edf920_0 .net "isSLT", 0 0, L_0x2041c20;  1 drivers
v0x1edf9e0_0 .net "isSub", 0 0, L_0x2041830;  1 drivers
v0x1edfaa0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1edfb40_0 .net "isXor", 0 0, L_0x2041a40;  1 drivers
v0x1edfc00_0 .net "nandRes", 0 0, L_0x203f7b0;  1 drivers
v0x1edfdb0_0 .net "norRes", 0 0, L_0x20407d0;  1 drivers
v0x1edfe50_0 .net "orRes", 0 0, L_0x203dc60;  1 drivers
v0x1edfef0_0 .net "s0", 0 0, L_0x2042d30;  1 drivers
v0x1edff90_0 .net "s0inv", 0 0, L_0x2041320;  1 drivers
v0x1ee0050_0 .net "s1", 0 0, L_0x20401f0;  1 drivers
v0x1ee0110_0 .net "s1inv", 0 0, L_0x1edf6b0;  1 drivers
v0x1ee01d0_0 .net "s2", 0 0, L_0x2040290;  1 drivers
v0x1ee0290_0 .net "s2inv", 0 0, L_0x20414d0;  1 drivers
v0x1ee0350_0 .net "xorRes", 0 0, L_0x2040890;  1 drivers
S_0x1ede410 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ede110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20409f0/d .functor XOR 1, L_0x2042a50, L_0x204e240, C4<0>, C4<0>;
L_0x20409f0 .delay 1 (40,40,40) L_0x20409f0/d;
L_0x2040ab0/d .functor XOR 1, L_0x20428f0, L_0x20409f0, C4<0>, C4<0>;
L_0x2040ab0 .delay 1 (40,40,40) L_0x2040ab0/d;
L_0x2040c60/d .functor XOR 1, L_0x2040ab0, L_0x2042c00, C4<0>, C4<0>;
L_0x2040c60 .delay 1 (40,40,40) L_0x2040c60/d;
L_0x2040e60/d .functor AND 1, L_0x20428f0, L_0x20409f0, C4<1>, C4<1>;
L_0x2040e60 .delay 1 (40,40,40) L_0x2040e60/d;
L_0x203dcd0/d .functor AND 1, L_0x2040ab0, L_0x2042c00, C4<1>, C4<1>;
L_0x203dcd0 .delay 1 (40,40,40) L_0x203dcd0/d;
L_0x2041120/d .functor OR 1, L_0x2040e60, L_0x203dcd0, C4<0>, C4<0>;
L_0x2041120 .delay 1 (40,40,40) L_0x2041120/d;
v0x1ede6a0_0 .net "AandB", 0 0, L_0x2040e60;  1 drivers
v0x1ede780_0 .net "BxorSub", 0 0, L_0x20409f0;  1 drivers
v0x1ede840_0 .net "a", 0 0, L_0x20428f0;  alias, 1 drivers
v0x1ede910_0 .net "b", 0 0, L_0x2042a50;  alias, 1 drivers
v0x1ede9d0_0 .net "carryin", 0 0, L_0x2042c00;  alias, 1 drivers
v0x1edeae0_0 .net "carryout", 0 0, L_0x2041120;  alias, 1 drivers
v0x1edeba0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1edec40_0 .net "res", 0 0, L_0x2040c60;  alias, 1 drivers
v0x1eded00_0 .net "xAorB", 0 0, L_0x2040ab0;  1 drivers
v0x1edee50_0 .net "xAorBandCin", 0 0, L_0x203dcd0;  1 drivers
S_0x1ee0530 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee06f0 .param/l "i" 0 4 165, +C4<011101>;
S_0x1ee07b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ee0530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2042990/d .functor AND 1, L_0x2045380, L_0x20454e0, C4<1>, C4<1>;
L_0x2042990 .delay 1 (40,40,40) L_0x2042990/d;
L_0x20421c0/d .functor NAND 1, L_0x2045380, L_0x20454e0, C4<1>, C4<1>;
L_0x20421c0 .delay 1 (20,20,20) L_0x20421c0/d;
L_0x2040420/d .functor OR 1, L_0x2045380, L_0x20454e0, C4<0>, C4<0>;
L_0x2040420 .delay 1 (40,40,40) L_0x2040420/d;
L_0x20405c0/d .functor NOR 1, L_0x2045380, L_0x20454e0, C4<0>, C4<0>;
L_0x20405c0 .delay 1 (20,20,20) L_0x20405c0/d;
L_0x2043350/d .functor XOR 1, L_0x2045380, L_0x20454e0, C4<0>, C4<0>;
L_0x2043350 .delay 1 (40,40,40) L_0x2043350/d;
L_0x2043db0/d .functor NOT 1, L_0x201a7c0, C4<0>, C4<0>, C4<0>;
L_0x2043db0 .delay 1 (10,10,10) L_0x2043db0/d;
L_0x1ee1d50/d .functor NOT 1, L_0x201a860, C4<0>, C4<0>, C4<0>;
L_0x1ee1d50 .delay 1 (10,10,10) L_0x1ee1d50/d;
L_0x2043f60/d .functor NOT 1, L_0x2042dd0, C4<0>, C4<0>, C4<0>;
L_0x2043f60 .delay 1 (10,10,10) L_0x2043f60/d;
L_0x2044110/d .functor AND 1, L_0x20436d0, L_0x2043db0, L_0x1ee1d50, L_0x2043f60;
L_0x2044110 .delay 1 (80,80,80) L_0x2044110/d;
L_0x20442c0/d .functor AND 1, L_0x20436d0, L_0x201a7c0, L_0x1ee1d50, L_0x2043f60;
L_0x20442c0 .delay 1 (80,80,80) L_0x20442c0/d;
L_0x20444d0/d .functor AND 1, L_0x2043350, L_0x2043db0, L_0x201a860, L_0x2043f60;
L_0x20444d0 .delay 1 (80,80,80) L_0x20444d0/d;
L_0x20446b0/d .functor AND 1, L_0x20436d0, L_0x201a7c0, L_0x201a860, L_0x2043f60;
L_0x20446b0 .delay 1 (80,80,80) L_0x20446b0/d;
L_0x2044880/d .functor AND 1, L_0x2042990, L_0x2043db0, L_0x1ee1d50, L_0x2042dd0;
L_0x2044880 .delay 1 (80,80,80) L_0x2044880/d;
L_0x2044a60/d .functor AND 1, L_0x20421c0, L_0x201a7c0, L_0x1ee1d50, L_0x2042dd0;
L_0x2044a60 .delay 1 (80,80,80) L_0x2044a60/d;
L_0x2044810/d .functor AND 1, L_0x20405c0, L_0x2043db0, L_0x201a860, L_0x2042dd0;
L_0x2044810 .delay 1 (80,80,80) L_0x2044810/d;
L_0x2044df0/d .functor AND 1, L_0x2040420, L_0x201a7c0, L_0x201a860, L_0x2042dd0;
L_0x2044df0 .delay 1 (80,80,80) L_0x2044df0/d;
L_0x2044f90/0/0 .functor OR 1, L_0x2044110, L_0x20442c0, L_0x20444d0, L_0x2044880;
L_0x2044f90/0/4 .functor OR 1, L_0x2044a60, L_0x2044810, L_0x2044df0, L_0x20446b0;
L_0x2044f90/d .functor OR 1, L_0x2044f90/0/0, L_0x2044f90/0/4, C4<0>, C4<0>;
L_0x2044f90 .delay 1 (160,160,160) L_0x2044f90/d;
v0x1ee16b0_0 .net "a", 0 0, L_0x2045380;  1 drivers
v0x1ee1770_0 .net "addSub", 0 0, L_0x20436d0;  1 drivers
v0x1ee1840_0 .net "andRes", 0 0, L_0x2042990;  1 drivers
v0x1ee1910_0 .net "b", 0 0, L_0x20454e0;  1 drivers
v0x1ee19e0_0 .net "carryIn", 0 0, L_0x201a720;  1 drivers
v0x1ee1a80_0 .net "carryOut", 0 0, L_0x2043bb0;  1 drivers
v0x1ee1b50_0 .net "initialResult", 0 0, L_0x2044f90;  1 drivers
v0x1ee1bf0_0 .net "isAdd", 0 0, L_0x2044110;  1 drivers
v0x1ee1c90_0 .net "isAnd", 0 0, L_0x2044880;  1 drivers
v0x1ee1dc0_0 .net "isNand", 0 0, L_0x2044a60;  1 drivers
v0x1ee1e60_0 .net "isNor", 0 0, L_0x2044810;  1 drivers
v0x1ee1f00_0 .net "isOr", 0 0, L_0x2044df0;  1 drivers
v0x1ee1fc0_0 .net "isSLT", 0 0, L_0x20446b0;  1 drivers
v0x1ee2080_0 .net "isSub", 0 0, L_0x20442c0;  1 drivers
v0x1ee2140_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ee21e0_0 .net "isXor", 0 0, L_0x20444d0;  1 drivers
v0x1ee22a0_0 .net "nandRes", 0 0, L_0x20421c0;  1 drivers
v0x1ee2450_0 .net "norRes", 0 0, L_0x20405c0;  1 drivers
v0x1ee24f0_0 .net "orRes", 0 0, L_0x2040420;  1 drivers
v0x1ee2590_0 .net "s0", 0 0, L_0x201a7c0;  1 drivers
v0x1ee2630_0 .net "s0inv", 0 0, L_0x2043db0;  1 drivers
v0x1ee26f0_0 .net "s1", 0 0, L_0x201a860;  1 drivers
v0x1ee27b0_0 .net "s1inv", 0 0, L_0x1ee1d50;  1 drivers
v0x1ee2870_0 .net "s2", 0 0, L_0x2042dd0;  1 drivers
v0x1ee2930_0 .net "s2inv", 0 0, L_0x2043f60;  1 drivers
v0x1ee29f0_0 .net "xorRes", 0 0, L_0x2043350;  1 drivers
S_0x1ee0ab0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ee07b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20433c0/d .functor XOR 1, L_0x20454e0, L_0x204e240, C4<0>, C4<0>;
L_0x20433c0 .delay 1 (40,40,40) L_0x20433c0/d;
L_0x2043520/d .functor XOR 1, L_0x2045380, L_0x20433c0, C4<0>, C4<0>;
L_0x2043520 .delay 1 (40,40,40) L_0x2043520/d;
L_0x20436d0/d .functor XOR 1, L_0x2043520, L_0x201a720, C4<0>, C4<0>;
L_0x20436d0 .delay 1 (40,40,40) L_0x20436d0/d;
L_0x20438d0/d .functor AND 1, L_0x2045380, L_0x20433c0, C4<1>, C4<1>;
L_0x20438d0 .delay 1 (40,40,40) L_0x20438d0/d;
L_0x2043b40/d .functor AND 1, L_0x2043520, L_0x201a720, C4<1>, C4<1>;
L_0x2043b40 .delay 1 (40,40,40) L_0x2043b40/d;
L_0x2043bb0/d .functor OR 1, L_0x20438d0, L_0x2043b40, C4<0>, C4<0>;
L_0x2043bb0 .delay 1 (40,40,40) L_0x2043bb0/d;
v0x1ee0d40_0 .net "AandB", 0 0, L_0x20438d0;  1 drivers
v0x1ee0e20_0 .net "BxorSub", 0 0, L_0x20433c0;  1 drivers
v0x1ee0ee0_0 .net "a", 0 0, L_0x2045380;  alias, 1 drivers
v0x1ee0fb0_0 .net "b", 0 0, L_0x20454e0;  alias, 1 drivers
v0x1ee1070_0 .net "carryin", 0 0, L_0x201a720;  alias, 1 drivers
v0x1ee1180_0 .net "carryout", 0 0, L_0x2043bb0;  alias, 1 drivers
v0x1ee1240_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ee12e0_0 .net "res", 0 0, L_0x20436d0;  alias, 1 drivers
v0x1ee13a0_0 .net "xAorB", 0 0, L_0x2043520;  1 drivers
v0x1ee14f0_0 .net "xAorBandCin", 0 0, L_0x2043b40;  1 drivers
S_0x1ee2bd0 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee2d90 .param/l "i" 0 4 165, +C4<011110>;
S_0x1ee2e50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ee2bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2045420/d .functor AND 1, L_0x2047fc0, L_0x2048120, C4<1>, C4<1>;
L_0x2045420 .delay 1 (40,40,40) L_0x2045420/d;
L_0x2044c50/d .functor NAND 1, L_0x2047fc0, L_0x2048120, C4<1>, C4<1>;
L_0x2044c50 .delay 1 (20,20,20) L_0x2044c50/d;
L_0x2042f60/d .functor OR 1, L_0x2047fc0, L_0x2048120, C4<0>, C4<0>;
L_0x2042f60 .delay 1 (40,40,40) L_0x2042f60/d;
L_0x2043100/d .functor NOR 1, L_0x2047fc0, L_0x2048120, C4<0>, C4<0>;
L_0x2043100 .delay 1 (20,20,20) L_0x2043100/d;
L_0x20432b0/d .functor XOR 1, L_0x2047fc0, L_0x2048120, C4<0>, C4<0>;
L_0x20432b0 .delay 1 (40,40,40) L_0x20432b0/d;
L_0x20469f0/d .functor NOT 1, L_0x2045b40, C4<0>, C4<0>, C4<0>;
L_0x20469f0 .delay 1 (10,10,10) L_0x20469f0/d;
L_0x1ee43f0/d .functor NOT 1, L_0x2045be0, C4<0>, C4<0>, C4<0>;
L_0x1ee43f0 .delay 1 (10,10,10) L_0x1ee43f0/d;
L_0x2046ba0/d .functor NOT 1, L_0x2045c80, C4<0>, C4<0>, C4<0>;
L_0x2046ba0 .delay 1 (10,10,10) L_0x2046ba0/d;
L_0x2046d50/d .functor AND 1, L_0x2046310, L_0x20469f0, L_0x1ee43f0, L_0x2046ba0;
L_0x2046d50 .delay 1 (80,80,80) L_0x2046d50/d;
L_0x2046f00/d .functor AND 1, L_0x2046310, L_0x2045b40, L_0x1ee43f0, L_0x2046ba0;
L_0x2046f00 .delay 1 (80,80,80) L_0x2046f00/d;
L_0x2047110/d .functor AND 1, L_0x20432b0, L_0x20469f0, L_0x2045be0, L_0x2046ba0;
L_0x2047110 .delay 1 (80,80,80) L_0x2047110/d;
L_0x20472f0/d .functor AND 1, L_0x2046310, L_0x2045b40, L_0x2045be0, L_0x2046ba0;
L_0x20472f0 .delay 1 (80,80,80) L_0x20472f0/d;
L_0x20474c0/d .functor AND 1, L_0x2045420, L_0x20469f0, L_0x1ee43f0, L_0x2045c80;
L_0x20474c0 .delay 1 (80,80,80) L_0x20474c0/d;
L_0x20476a0/d .functor AND 1, L_0x2044c50, L_0x2045b40, L_0x1ee43f0, L_0x2045c80;
L_0x20476a0 .delay 1 (80,80,80) L_0x20476a0/d;
L_0x2047450/d .functor AND 1, L_0x2043100, L_0x20469f0, L_0x2045be0, L_0x2045c80;
L_0x2047450 .delay 1 (80,80,80) L_0x2047450/d;
L_0x2047a30/d .functor AND 1, L_0x2042f60, L_0x2045b40, L_0x2045be0, L_0x2045c80;
L_0x2047a30 .delay 1 (80,80,80) L_0x2047a30/d;
L_0x2047bd0/0/0 .functor OR 1, L_0x2046d50, L_0x2046f00, L_0x2047110, L_0x20474c0;
L_0x2047bd0/0/4 .functor OR 1, L_0x20476a0, L_0x2047450, L_0x2047a30, L_0x20472f0;
L_0x2047bd0/d .functor OR 1, L_0x2047bd0/0/0, L_0x2047bd0/0/4, C4<0>, C4<0>;
L_0x2047bd0 .delay 1 (160,160,160) L_0x2047bd0/d;
v0x1ee3d50_0 .net "a", 0 0, L_0x2047fc0;  1 drivers
v0x1ee3e10_0 .net "addSub", 0 0, L_0x2046310;  1 drivers
v0x1ee3ee0_0 .net "andRes", 0 0, L_0x2045420;  1 drivers
v0x1ee3fb0_0 .net "b", 0 0, L_0x2048120;  1 drivers
v0x1ee4080_0 .net "carryIn", 0 0, L_0x2045aa0;  1 drivers
v0x1ee4120_0 .net "carryOut", 0 0, L_0x20467f0;  1 drivers
v0x1ee41f0_0 .net "initialResult", 0 0, L_0x2047bd0;  1 drivers
v0x1ee4290_0 .net "isAdd", 0 0, L_0x2046d50;  1 drivers
v0x1ee4330_0 .net "isAnd", 0 0, L_0x20474c0;  1 drivers
v0x1ee4460_0 .net "isNand", 0 0, L_0x20476a0;  1 drivers
v0x1ee4500_0 .net "isNor", 0 0, L_0x2047450;  1 drivers
v0x1ee45a0_0 .net "isOr", 0 0, L_0x2047a30;  1 drivers
v0x1ee4660_0 .net "isSLT", 0 0, L_0x20472f0;  1 drivers
v0x1ee4720_0 .net "isSub", 0 0, L_0x2046f00;  1 drivers
v0x1ee47e0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ee4880_0 .net "isXor", 0 0, L_0x2047110;  1 drivers
v0x1ee4940_0 .net "nandRes", 0 0, L_0x2044c50;  1 drivers
v0x1ee4af0_0 .net "norRes", 0 0, L_0x2043100;  1 drivers
v0x1ee4b90_0 .net "orRes", 0 0, L_0x2042f60;  1 drivers
v0x1ee4c30_0 .net "s0", 0 0, L_0x2045b40;  1 drivers
v0x1ee4cd0_0 .net "s0inv", 0 0, L_0x20469f0;  1 drivers
v0x1ee4d90_0 .net "s1", 0 0, L_0x2045be0;  1 drivers
v0x1ee4e50_0 .net "s1inv", 0 0, L_0x1ee43f0;  1 drivers
v0x1ee4f10_0 .net "s2", 0 0, L_0x2045c80;  1 drivers
v0x1ee4fd0_0 .net "s2inv", 0 0, L_0x2046ba0;  1 drivers
v0x1ee5090_0 .net "xorRes", 0 0, L_0x20432b0;  1 drivers
S_0x1ee3150 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ee2e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x20460a0/d .functor XOR 1, L_0x2048120, L_0x204e240, C4<0>, C4<0>;
L_0x20460a0 .delay 1 (40,40,40) L_0x20460a0/d;
L_0x2046200/d .functor XOR 1, L_0x2047fc0, L_0x20460a0, C4<0>, C4<0>;
L_0x2046200 .delay 1 (40,40,40) L_0x2046200/d;
L_0x2046310/d .functor XOR 1, L_0x2046200, L_0x2045aa0, C4<0>, C4<0>;
L_0x2046310 .delay 1 (40,40,40) L_0x2046310/d;
L_0x2046510/d .functor AND 1, L_0x2047fc0, L_0x20460a0, C4<1>, C4<1>;
L_0x2046510 .delay 1 (40,40,40) L_0x2046510/d;
L_0x2046780/d .functor AND 1, L_0x2046200, L_0x2045aa0, C4<1>, C4<1>;
L_0x2046780 .delay 1 (40,40,40) L_0x2046780/d;
L_0x20467f0/d .functor OR 1, L_0x2046510, L_0x2046780, C4<0>, C4<0>;
L_0x20467f0 .delay 1 (40,40,40) L_0x20467f0/d;
v0x1ee33e0_0 .net "AandB", 0 0, L_0x2046510;  1 drivers
v0x1ee34c0_0 .net "BxorSub", 0 0, L_0x20460a0;  1 drivers
v0x1ee3580_0 .net "a", 0 0, L_0x2047fc0;  alias, 1 drivers
v0x1ee3650_0 .net "b", 0 0, L_0x2048120;  alias, 1 drivers
v0x1ee3710_0 .net "carryin", 0 0, L_0x2045aa0;  alias, 1 drivers
v0x1ee3820_0 .net "carryout", 0 0, L_0x20467f0;  alias, 1 drivers
v0x1ee38e0_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ee3980_0 .net "res", 0 0, L_0x2046310;  alias, 1 drivers
v0x1ee3a40_0 .net "xAorB", 0 0, L_0x2046200;  1 drivers
v0x1ee3b90_0 .net "xAorBandCin", 0 0, L_0x2046780;  1 drivers
S_0x1ee5270 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee5430 .param/l "i" 0 4 165, +C4<011111>;
S_0x1ee54f0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x1ee5270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2048060/d .functor AND 1, L_0x204b660, L_0x20482d0, C4<1>, C4<1>;
L_0x2048060 .delay 1 (40,40,40) L_0x2048060/d;
L_0x2047890/d .functor NAND 1, L_0x204b660, L_0x20482d0, C4<1>, C4<1>;
L_0x2047890 .delay 1 (20,20,20) L_0x2047890/d;
L_0x2045e60/d .functor OR 1, L_0x204b660, L_0x20482d0, C4<0>, C4<0>;
L_0x2045e60 .delay 1 (40,40,40) L_0x2045e60/d;
L_0x20488b0/d .functor NOR 1, L_0x204b660, L_0x20482d0, C4<0>, C4<0>;
L_0x20488b0 .delay 1 (20,20,20) L_0x20488b0/d;
L_0x2048970/d .functor XOR 1, L_0x204b660, L_0x20482d0, C4<0>, C4<0>;
L_0x2048970 .delay 1 (40,40,40) L_0x2048970/d;
L_0x2049420/d .functor NOT 1, L_0x201d320, C4<0>, C4<0>, C4<0>;
L_0x2049420 .delay 1 (10,10,10) L_0x2049420/d;
L_0x1ee6a90/d .functor NOT 1, L_0x201d3c0, C4<0>, C4<0>, C4<0>;
L_0x1ee6a90 .delay 1 (10,10,10) L_0x1ee6a90/d;
L_0x20495d0/d .functor NOT 1, L_0x201d460, C4<0>, C4<0>, C4<0>;
L_0x20495d0 .delay 1 (10,10,10) L_0x20495d0/d;
L_0x2049780/d .functor AND 1, L_0x2048d40, L_0x2049420, L_0x1ee6a90, L_0x20495d0;
L_0x2049780 .delay 1 (80,80,80) L_0x2049780/d;
L_0x2049980/d .functor AND 1, L_0x2048d40, L_0x201d320, L_0x1ee6a90, L_0x20495d0;
L_0x2049980 .delay 1 (80,80,80) L_0x2049980/d;
L_0x2049b90/d .functor AND 1, L_0x2048970, L_0x2049420, L_0x201d3c0, L_0x20495d0;
L_0x2049b90 .delay 1 (80,80,80) L_0x2049b90/d;
L_0x2049d70/d .functor AND 1, L_0x2048d40, L_0x201d320, L_0x201d3c0, L_0x20495d0;
L_0x2049d70 .delay 1 (80,80,80) L_0x2049d70/d;
L_0x2049f40/d .functor AND 1, L_0x2048060, L_0x2049420, L_0x1ee6a90, L_0x201d460;
L_0x2049f40 .delay 1 (80,80,80) L_0x2049f40/d;
L_0x204a120/d .functor AND 1, L_0x2047890, L_0x201d320, L_0x1ee6a90, L_0x201d460;
L_0x204a120 .delay 1 (80,80,80) L_0x204a120/d;
L_0x2049ed0/d .functor AND 1, L_0x20488b0, L_0x2049420, L_0x201d3c0, L_0x201d460;
L_0x2049ed0 .delay 1 (80,80,80) L_0x2049ed0/d;
L_0x204a4b0/d .functor AND 1, L_0x2045e60, L_0x201d320, L_0x201d3c0, L_0x201d460;
L_0x204a4b0 .delay 1 (80,80,80) L_0x204a4b0/d;
L_0x204a650/0/0 .functor OR 1, L_0x2049780, L_0x2049980, L_0x2049b90, L_0x2049f40;
L_0x204a650/0/4 .functor OR 1, L_0x204a120, L_0x2049ed0, L_0x204a4b0, L_0x2049d70;
L_0x204a650/d .functor OR 1, L_0x204a650/0/0, L_0x204a650/0/4, C4<0>, C4<0>;
L_0x204a650 .delay 1 (160,160,160) L_0x204a650/d;
v0x1ee63f0_0 .net "a", 0 0, L_0x204b660;  1 drivers
v0x1ee64b0_0 .net "addSub", 0 0, L_0x2048d40;  1 drivers
v0x1ee6580_0 .net "andRes", 0 0, L_0x2048060;  1 drivers
v0x1ee6650_0 .net "b", 0 0, L_0x20482d0;  1 drivers
v0x1ee6720_0 .net "carryIn", 0 0, L_0x2045f70;  1 drivers
v0x1ee67c0_0 .net "carryOut", 0 0, L_0x2049220;  1 drivers
v0x1ee6890_0 .net "initialResult", 0 0, L_0x204a650;  1 drivers
v0x1ee6930_0 .net "isAdd", 0 0, L_0x2049780;  1 drivers
v0x1ee69d0_0 .net "isAnd", 0 0, L_0x2049f40;  1 drivers
v0x1ee6b00_0 .net "isNand", 0 0, L_0x204a120;  1 drivers
v0x1ee6ba0_0 .net "isNor", 0 0, L_0x2049ed0;  1 drivers
v0x1ee6c40_0 .net "isOr", 0 0, L_0x204a4b0;  1 drivers
v0x1ee6d00_0 .net "isSLT", 0 0, L_0x2049d70;  1 drivers
v0x1ee6dc0_0 .net "isSub", 0 0, L_0x2049980;  1 drivers
v0x1ee6e80_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ee6f20_0 .net "isXor", 0 0, L_0x2049b90;  1 drivers
v0x1ee6fe0_0 .net "nandRes", 0 0, L_0x2047890;  1 drivers
v0x1ee7190_0 .net "norRes", 0 0, L_0x20488b0;  1 drivers
v0x1ee7230_0 .net "orRes", 0 0, L_0x2045e60;  1 drivers
v0x1ee72d0_0 .net "s0", 0 0, L_0x201d320;  1 drivers
v0x1ee7370_0 .net "s0inv", 0 0, L_0x2049420;  1 drivers
v0x1ee7430_0 .net "s1", 0 0, L_0x201d3c0;  1 drivers
v0x1ee74f0_0 .net "s1inv", 0 0, L_0x1ee6a90;  1 drivers
v0x1ee75b0_0 .net "s2", 0 0, L_0x201d460;  1 drivers
v0x1ee7670_0 .net "s2inv", 0 0, L_0x20495d0;  1 drivers
v0x1ee7730_0 .net "xorRes", 0 0, L_0x2048970;  1 drivers
S_0x1ee57f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x1ee54f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2048ad0/d .functor XOR 1, L_0x20482d0, L_0x204e240, C4<0>, C4<0>;
L_0x2048ad0 .delay 1 (40,40,40) L_0x2048ad0/d;
L_0x2048b90/d .functor XOR 1, L_0x204b660, L_0x2048ad0, C4<0>, C4<0>;
L_0x2048b90 .delay 1 (40,40,40) L_0x2048b90/d;
L_0x2048d40/d .functor XOR 1, L_0x2048b90, L_0x2045f70, C4<0>, C4<0>;
L_0x2048d40 .delay 1 (40,40,40) L_0x2048d40/d;
L_0x2048f40/d .functor AND 1, L_0x204b660, L_0x2048ad0, C4<1>, C4<1>;
L_0x2048f40 .delay 1 (40,40,40) L_0x2048f40/d;
L_0x20491b0/d .functor AND 1, L_0x2048b90, L_0x2045f70, C4<1>, C4<1>;
L_0x20491b0 .delay 1 (40,40,40) L_0x20491b0/d;
L_0x2049220/d .functor OR 1, L_0x2048f40, L_0x20491b0, C4<0>, C4<0>;
L_0x2049220 .delay 1 (40,40,40) L_0x2049220/d;
v0x1ee5a80_0 .net "AandB", 0 0, L_0x2048f40;  1 drivers
v0x1ee5b60_0 .net "BxorSub", 0 0, L_0x2048ad0;  1 drivers
v0x1ee5c20_0 .net "a", 0 0, L_0x204b660;  alias, 1 drivers
v0x1ee5cf0_0 .net "b", 0 0, L_0x20482d0;  alias, 1 drivers
v0x1ee5db0_0 .net "carryin", 0 0, L_0x2045f70;  alias, 1 drivers
v0x1ee5ec0_0 .net "carryout", 0 0, L_0x2049220;  alias, 1 drivers
v0x1ee5f80_0 .net "isSubtract", 0 0, L_0x204e240;  alias, 1 drivers
v0x1ee6020_0 .net "res", 0 0, L_0x2048d40;  alias, 1 drivers
v0x1ee60e0_0 .net "xAorB", 0 0, L_0x2048b90;  1 drivers
v0x1ee6230_0 .net "xAorBandCin", 0 0, L_0x20491b0;  1 drivers
S_0x1ee7910 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ea0e30 .param/l "j" 0 4 207, +C4<00>;
L_0x204a310/d .functor AND 1, L_0x2048510, L_0x20535c0, C4<1>, C4<1>;
L_0x204a310 .delay 1 (40,40,40) L_0x204a310/d;
v0x1ee7ce0_0 .net *"_s1", 0 0, L_0x2048510;  1 drivers
S_0x1ee7d80 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee7f90 .param/l "j" 0 4 207, +C4<01>;
L_0x2048650/d .functor AND 1, L_0x2048760, L_0x20535c0, C4<1>, C4<1>;
L_0x2048650 .delay 1 (40,40,40) L_0x2048650/d;
v0x1ee8050_0 .net *"_s1", 0 0, L_0x2048760;  1 drivers
S_0x1ee8130 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee8340 .param/l "j" 0 4 207, +C4<010>;
L_0x204b750/d .functor AND 1, L_0x204b810, L_0x20535c0, C4<1>, C4<1>;
L_0x204b750 .delay 1 (40,40,40) L_0x204b750/d;
v0x1ee8400_0 .net *"_s1", 0 0, L_0x204b810;  1 drivers
S_0x1ee84e0 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee86f0 .param/l "j" 0 4 207, +C4<011>;
L_0x204b8b0/d .functor AND 1, L_0x204ba90, L_0x20535c0, C4<1>, C4<1>;
L_0x204b8b0 .delay 1 (40,40,40) L_0x204b8b0/d;
v0x1ee87b0_0 .net *"_s1", 0 0, L_0x204ba90;  1 drivers
S_0x1ee8890 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee8aa0 .param/l "j" 0 4 207, +C4<0100>;
L_0x204bb80/d .functor AND 1, L_0x204c730, L_0x20535c0, C4<1>, C4<1>;
L_0x204bb80 .delay 1 (40,40,40) L_0x204bb80/d;
v0x1ee8b60_0 .net *"_s1", 0 0, L_0x204c730;  1 drivers
S_0x1ee8c40 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee8e50 .param/l "j" 0 4 207, +C4<0101>;
L_0x204c100/d .functor AND 1, L_0x204c1c0, L_0x20535c0, C4<1>, C4<1>;
L_0x204c100 .delay 1 (40,40,40) L_0x204c100/d;
v0x1ee8f10_0 .net *"_s1", 0 0, L_0x204c1c0;  1 drivers
S_0x1ee8ff0 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee9200 .param/l "j" 0 4 207, +C4<0110>;
L_0x204c320/d .functor AND 1, L_0x204c3e0, L_0x20535c0, C4<1>, C4<1>;
L_0x204c320 .delay 1 (40,40,40) L_0x204c320/d;
v0x1ee92c0_0 .net *"_s1", 0 0, L_0x204c3e0;  1 drivers
S_0x1ee93a0 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee95b0 .param/l "j" 0 4 207, +C4<0111>;
L_0x204b970/d .functor AND 1, L_0x204c650, L_0x20535c0, C4<1>, C4<1>;
L_0x204b970 .delay 1 (40,40,40) L_0x204b970/d;
v0x1ee9670_0 .net *"_s1", 0 0, L_0x204c650;  1 drivers
S_0x1ee9750 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee9960 .param/l "j" 0 4 207, +C4<01000>;
L_0x204cf80/d .functor AND 1, L_0x204d040, L_0x20535c0, C4<1>, C4<1>;
L_0x204cf80 .delay 1 (40,40,40) L_0x204cf80/d;
v0x1ee9a20_0 .net *"_s1", 0 0, L_0x204d040;  1 drivers
S_0x1ee9b00 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1ee9d10 .param/l "j" 0 4 207, +C4<01001>;
L_0x204c7d0/d .functor AND 1, L_0x204c890, L_0x20535c0, C4<1>, C4<1>;
L_0x204c7d0 .delay 1 (40,40,40) L_0x204c7d0/d;
v0x1ee9dd0_0 .net *"_s1", 0 0, L_0x204c890;  1 drivers
S_0x1ee9eb0 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eea0c0 .param/l "j" 0 4 207, +C4<01010>;
L_0x204c9f0/d .functor AND 1, L_0x204cab0, L_0x20535c0, C4<1>, C4<1>;
L_0x204c9f0 .delay 1 (40,40,40) L_0x204c9f0/d;
v0x1eea180_0 .net *"_s1", 0 0, L_0x204cab0;  1 drivers
S_0x1eea260 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eea470 .param/l "j" 0 4 207, +C4<01011>;
L_0x204cc10/d .functor AND 1, L_0x204ccd0, L_0x20535c0, C4<1>, C4<1>;
L_0x204cc10 .delay 1 (40,40,40) L_0x204cc10/d;
v0x1eea530_0 .net *"_s1", 0 0, L_0x204ccd0;  1 drivers
S_0x1eea610 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eea820 .param/l "j" 0 4 207, +C4<01100>;
L_0x204d860/d .functor AND 1, L_0x204d8d0, L_0x20535c0, C4<1>, C4<1>;
L_0x204d860 .delay 1 (40,40,40) L_0x204d860/d;
v0x1eea8e0_0 .net *"_s1", 0 0, L_0x204d8d0;  1 drivers
S_0x1eea9c0 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eeabd0 .param/l "j" 0 4 207, +C4<01101>;
L_0x204d1a0/d .functor AND 1, L_0x204d260, L_0x20535c0, C4<1>, C4<1>;
L_0x204d1a0 .delay 1 (40,40,40) L_0x204d1a0/d;
v0x1eeac90_0 .net *"_s1", 0 0, L_0x204d260;  1 drivers
S_0x1eead70 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eeaf80 .param/l "j" 0 4 207, +C4<01110>;
L_0x204d3c0/d .functor AND 1, L_0x204d480, L_0x20535c0, C4<1>, C4<1>;
L_0x204d3c0 .delay 1 (40,40,40) L_0x204d3c0/d;
v0x1eeb040_0 .net *"_s1", 0 0, L_0x204d480;  1 drivers
S_0x1eeb120 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eeb330 .param/l "j" 0 4 207, +C4<01111>;
L_0x204c540/d .functor AND 1, L_0x204ce20, L_0x20535c0, C4<1>, C4<1>;
L_0x204c540 .delay 1 (40,40,40) L_0x204c540/d;
v0x1eeb3f0_0 .net *"_s1", 0 0, L_0x204ce20;  1 drivers
S_0x1eeb4d0 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eeb6e0 .param/l "j" 0 4 207, +C4<010000>;
L_0x204e2d0/d .functor AND 1, L_0x204e390, L_0x20535c0, C4<1>, C4<1>;
L_0x204e2d0 .delay 1 (40,40,40) L_0x204e2d0/d;
v0x1eeb7a0_0 .net *"_s1", 0 0, L_0x204e390;  1 drivers
S_0x1eeb880 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eeba90 .param/l "j" 0 4 207, +C4<010001>;
L_0x204da30/d .functor AND 1, L_0x204daf0, L_0x20535c0, C4<1>, C4<1>;
L_0x204da30 .delay 1 (40,40,40) L_0x204da30/d;
v0x1eebb50_0 .net *"_s1", 0 0, L_0x204daf0;  1 drivers
S_0x1eebc30 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eebe40 .param/l "j" 0 4 207, +C4<010010>;
L_0x204dc50/d .functor AND 1, L_0x204dd10, L_0x20535c0, C4<1>, C4<1>;
L_0x204dc50 .delay 1 (40,40,40) L_0x204dc50/d;
v0x1eebf00_0 .net *"_s1", 0 0, L_0x204dd10;  1 drivers
S_0x1eebfe0 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eec1f0 .param/l "j" 0 4 207, +C4<010011>;
L_0x204de70/d .functor AND 1, L_0x204df30, L_0x20535c0, C4<1>, C4<1>;
L_0x204de70 .delay 1 (40,40,40) L_0x204de70/d;
v0x1eec2b0_0 .net *"_s1", 0 0, L_0x204df30;  1 drivers
S_0x1eec390 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eec5a0 .param/l "j" 0 4 207, +C4<010100>;
L_0x204eba0/d .functor AND 1, L_0x204ec60, L_0x20535c0, C4<1>, C4<1>;
L_0x204eba0 .delay 1 (40,40,40) L_0x204eba0/d;
v0x1eec660_0 .net *"_s1", 0 0, L_0x204ec60;  1 drivers
S_0x1eec740 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eec950 .param/l "j" 0 4 207, +C4<010101>;
L_0x204e4f0/d .functor AND 1, L_0x204e5b0, L_0x20535c0, C4<1>, C4<1>;
L_0x204e4f0 .delay 1 (40,40,40) L_0x204e4f0/d;
v0x1eeca10_0 .net *"_s1", 0 0, L_0x204e5b0;  1 drivers
S_0x1eecaf0 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eecd00 .param/l "j" 0 4 207, +C4<010110>;
L_0x204e710/d .functor AND 1, L_0x204e7d0, L_0x20535c0, C4<1>, C4<1>;
L_0x204e710 .delay 1 (40,40,40) L_0x204e710/d;
v0x1eecdc0_0 .net *"_s1", 0 0, L_0x204e7d0;  1 drivers
S_0x1eecea0 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eed0b0 .param/l "j" 0 4 207, +C4<010111>;
L_0x204e930/d .functor AND 1, L_0x204e9f0, L_0x20535c0, C4<1>, C4<1>;
L_0x204e930 .delay 1 (40,40,40) L_0x204e930/d;
v0x1eed170_0 .net *"_s1", 0 0, L_0x204e9f0;  1 drivers
S_0x1eed250 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eed460 .param/l "j" 0 4 207, +C4<011000>;
L_0x204ea90/d .functor AND 1, L_0x204f4e0, L_0x20535c0, C4<1>, C4<1>;
L_0x204ea90 .delay 1 (40,40,40) L_0x204ea90/d;
v0x1eed520_0 .net *"_s1", 0 0, L_0x204f4e0;  1 drivers
S_0x1eed600 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eed810 .param/l "j" 0 4 207, +C4<011001>;
L_0x204edc0/d .functor AND 1, L_0x204ee80, L_0x20535c0, C4<1>, C4<1>;
L_0x204edc0 .delay 1 (40,40,40) L_0x204edc0/d;
v0x1eed8d0_0 .net *"_s1", 0 0, L_0x204ee80;  1 drivers
S_0x1eed9b0 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eedbc0 .param/l "j" 0 4 207, +C4<011010>;
L_0x204efe0/d .functor AND 1, L_0x204f0a0, L_0x20535c0, C4<1>, C4<1>;
L_0x204efe0 .delay 1 (40,40,40) L_0x204efe0/d;
v0x1eedc80_0 .net *"_s1", 0 0, L_0x204f0a0;  1 drivers
S_0x1eedd60 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eedf70 .param/l "j" 0 4 207, +C4<011011>;
L_0x204f200/d .functor AND 1, L_0x204f2c0, L_0x20535c0, C4<1>, C4<1>;
L_0x204f200 .delay 1 (40,40,40) L_0x204f200/d;
v0x1eee030_0 .net *"_s1", 0 0, L_0x204f2c0;  1 drivers
S_0x1eee110 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eee320 .param/l "j" 0 4 207, +C4<011100>;
L_0x204f360/d .functor AND 1, L_0x204fd80, L_0x20535c0, C4<1>, C4<1>;
L_0x204f360 .delay 1 (40,40,40) L_0x204f360/d;
v0x1eee3e0_0 .net *"_s1", 0 0, L_0x204fd80;  1 drivers
S_0x1eee4c0 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eee6d0 .param/l "j" 0 4 207, +C4<011101>;
L_0x204f640/d .functor AND 1, L_0x204f700, L_0x20535c0, C4<1>, C4<1>;
L_0x204f640 .delay 1 (40,40,40) L_0x204f640/d;
v0x1eee790_0 .net *"_s1", 0 0, L_0x204f700;  1 drivers
S_0x1eee870 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eeea80 .param/l "j" 0 4 207, +C4<011110>;
L_0x204f860/d .functor AND 1, L_0x204f920, L_0x20535c0, C4<1>, C4<1>;
L_0x204f860 .delay 1 (40,40,40) L_0x204f860/d;
v0x1eeeb40_0 .net *"_s1", 0 0, L_0x204f920;  1 drivers
S_0x1eeec20 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x1e79c90;
 .timescale 0 0;
P_0x1eeee30 .param/l "j" 0 4 207, +C4<011111>;
L_0x2051100/d .functor AND 1, L_0x204e0e0, L_0x20535c0, C4<1>, C4<1>;
L_0x2051100 .delay 1 (40,40,40) L_0x2051100/d;
v0x1eeeef0_0 .net *"_s1", 0 0, L_0x204e0e0;  1 drivers
S_0x1eeefd0 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x1e79c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x20516c0/d .functor XOR 1, L_0x2051e60, L_0x204e240, C4<0>, C4<0>;
L_0x20516c0 .delay 1 (40,40,40) L_0x20516c0/d;
L_0x2051780/d .functor NOT 1, L_0x2052c50, C4<0>, C4<0>, C4<0>;
L_0x2051780 .delay 1 (10,10,10) L_0x2051780/d;
L_0x20518e0/d .functor NOT 1, L_0x20516c0, C4<0>, C4<0>, C4<0>;
L_0x20518e0 .delay 1 (10,10,10) L_0x20518e0/d;
L_0x20519f0/d .functor NOT 1, L_0x2051f50, C4<0>, C4<0>, C4<0>;
L_0x20519f0 .delay 1 (10,10,10) L_0x20519f0/d;
L_0x2051b50/d .functor AND 1, L_0x2052c50, L_0x20516c0, C4<1>, C4<1>;
L_0x2051b50 .delay 1 (40,40,40) L_0x2051b50/d;
L_0x20525a0/d .functor AND 1, L_0x2051780, L_0x20518e0, C4<1>, C4<1>;
L_0x20525a0 .delay 1 (40,40,40) L_0x20525a0/d;
L_0x20526b0/d .functor AND 1, L_0x2051b50, L_0x20519f0, C4<1>, C4<1>;
L_0x20526b0 .delay 1 (40,40,40) L_0x20526b0/d;
L_0x2052860/d .functor AND 1, L_0x20525a0, L_0x2051f50, C4<1>, C4<1>;
L_0x2052860 .delay 1 (40,40,40) L_0x2052860/d;
L_0x2052a60/d .functor OR 1, L_0x20526b0, L_0x2052860, C4<0>, C4<0>;
L_0x2052a60 .delay 1 (40,40,40) L_0x2052a60/d;
v0x1ee7b50_0 .net "BxorSub", 0 0, L_0x20516c0;  1 drivers
v0x1ee7c30_0 .net "a", 0 0, L_0x2052c50;  1 drivers
v0x1eef5d0_0 .net "aAndB", 0 0, L_0x2051b50;  1 drivers
v0x1eef6a0_0 .net "b", 0 0, L_0x2051e60;  1 drivers
v0x1eef760_0 .net "negToPos", 0 0, L_0x20526b0;  1 drivers
v0x1eef870_0 .net "notA", 0 0, L_0x2051780;  1 drivers
v0x1eef930_0 .net "notB", 0 0, L_0x20518e0;  1 drivers
v0x1eef9f0_0 .net "notS", 0 0, L_0x20519f0;  1 drivers
v0x1eefab0_0 .net "notaAndNotb", 0 0, L_0x20525a0;  1 drivers
v0x1eefc00_0 .net "overflow", 0 0, L_0x2052a60;  alias, 1 drivers
v0x1eefcc0_0 .net "posToNeg", 0 0, L_0x2052860;  1 drivers
v0x1eefd80_0 .net "s", 0 0, L_0x2051f50;  1 drivers
v0x1eefe40_0 .net "sub", 0 0, L_0x204e240;  alias, 1 drivers
S_0x1ea1b00 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x1e79c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2053110/0/0 .functor OR 1, L_0x2053480, L_0x2053370, L_0x20542d0, L_0x2054370;
L_0x2053110/0/4 .functor OR 1, L_0x2054460, L_0x2054550, L_0x2054640, L_0x2054730;
L_0x2053110/0/8 .functor OR 1, L_0x2054870, L_0x2054960, L_0x2054220, L_0x2054c60;
L_0x2053110/0/12 .functor OR 1, L_0x2054dc0, L_0x2054eb0, L_0x2055020, L_0x2055110;
L_0x2053110/0/16 .functor OR 1, L_0x2055290, L_0x2055380, L_0x2055510, L_0x20555b0;
L_0x2053110/0/20 .functor OR 1, L_0x2055470, L_0x20557a0, L_0x20556a0, L_0x20559a0;
L_0x2053110/0/24 .functor OR 1, L_0x2055890, L_0x2055bb0, L_0x2055a90, L_0x2054b30;
L_0x2053110/0/28 .functor OR 1, L_0x2054a50, L_0x20561a0, L_0x20560b0, L_0x2056340;
L_0x2053110/1/0 .functor OR 1, L_0x2053110/0/0, L_0x2053110/0/4, L_0x2053110/0/8, L_0x2053110/0/12;
L_0x2053110/1/4 .functor OR 1, L_0x2053110/0/16, L_0x2053110/0/20, L_0x2053110/0/24, L_0x2053110/0/28;
L_0x2053110/d .functor NOR 1, L_0x2053110/1/0, L_0x2053110/1/4, C4<0>, C4<0>;
L_0x2053110 .delay 1 (320,320,320) L_0x2053110/d;
v0x1ea1cf0_0 .net *"_s10", 0 0, L_0x2054460;  1 drivers
v0x1ea1df0_0 .net *"_s12", 0 0, L_0x2054550;  1 drivers
v0x1ef0710_0 .net *"_s14", 0 0, L_0x2054640;  1 drivers
v0x1ef0800_0 .net *"_s16", 0 0, L_0x2054730;  1 drivers
v0x1ef08e0_0 .net *"_s18", 0 0, L_0x2054870;  1 drivers
v0x1ef0a10_0 .net *"_s2", 0 0, L_0x2053480;  1 drivers
v0x1ef0af0_0 .net *"_s20", 0 0, L_0x2054960;  1 drivers
v0x1ef0bd0_0 .net *"_s22", 0 0, L_0x2054220;  1 drivers
v0x1ef0cb0_0 .net *"_s24", 0 0, L_0x2054c60;  1 drivers
v0x1ef0e20_0 .net *"_s26", 0 0, L_0x2054dc0;  1 drivers
v0x1ef0f00_0 .net *"_s28", 0 0, L_0x2054eb0;  1 drivers
v0x1ef0fe0_0 .net *"_s30", 0 0, L_0x2055020;  1 drivers
v0x1ef10c0_0 .net *"_s32", 0 0, L_0x2055110;  1 drivers
v0x1ef11a0_0 .net *"_s34", 0 0, L_0x2055290;  1 drivers
v0x1ef1280_0 .net *"_s36", 0 0, L_0x2055380;  1 drivers
v0x1ef1360_0 .net *"_s38", 0 0, L_0x2055510;  1 drivers
v0x1ef1440_0 .net *"_s4", 0 0, L_0x2053370;  1 drivers
v0x1ef15f0_0 .net *"_s40", 0 0, L_0x20555b0;  1 drivers
v0x1ef1690_0 .net *"_s42", 0 0, L_0x2055470;  1 drivers
v0x1ef1770_0 .net *"_s44", 0 0, L_0x20557a0;  1 drivers
v0x1ef1850_0 .net *"_s46", 0 0, L_0x20556a0;  1 drivers
v0x1ef1930_0 .net *"_s48", 0 0, L_0x20559a0;  1 drivers
v0x1ef1a10_0 .net *"_s50", 0 0, L_0x2055890;  1 drivers
v0x1ef1af0_0 .net *"_s52", 0 0, L_0x2055bb0;  1 drivers
v0x1ef1bd0_0 .net *"_s54", 0 0, L_0x2055a90;  1 drivers
v0x1ef1cb0_0 .net *"_s56", 0 0, L_0x2054b30;  1 drivers
v0x1ef1d90_0 .net *"_s58", 0 0, L_0x2054a50;  1 drivers
v0x1ef1e70_0 .net *"_s6", 0 0, L_0x20542d0;  1 drivers
v0x1ef1f50_0 .net *"_s60", 0 0, L_0x20561a0;  1 drivers
v0x1ef2030_0 .net *"_s62", 0 0, L_0x20560b0;  1 drivers
v0x1ef2110_0 .net *"_s64", 0 0, L_0x2056340;  1 drivers
v0x1ef21f0_0 .net *"_s8", 0 0, L_0x2054370;  1 drivers
v0x1ef22d0_0 .net8 "bitt", 31 0, RS_0x7f4895a8ce68;  alias, 2 drivers
v0x1ef1520_0 .net "out", 0 0, L_0x2053110;  alias, 1 drivers
L_0x2053480 .part RS_0x7f4895a8ce68, 0, 1;
L_0x2053370 .part RS_0x7f4895a8ce68, 1, 1;
L_0x20542d0 .part RS_0x7f4895a8ce68, 2, 1;
L_0x2054370 .part RS_0x7f4895a8ce68, 3, 1;
L_0x2054460 .part RS_0x7f4895a8ce68, 4, 1;
L_0x2054550 .part RS_0x7f4895a8ce68, 5, 1;
L_0x2054640 .part RS_0x7f4895a8ce68, 6, 1;
L_0x2054730 .part RS_0x7f4895a8ce68, 7, 1;
L_0x2054870 .part RS_0x7f4895a8ce68, 8, 1;
L_0x2054960 .part RS_0x7f4895a8ce68, 9, 1;
L_0x2054220 .part RS_0x7f4895a8ce68, 10, 1;
L_0x2054c60 .part RS_0x7f4895a8ce68, 11, 1;
L_0x2054dc0 .part RS_0x7f4895a8ce68, 12, 1;
L_0x2054eb0 .part RS_0x7f4895a8ce68, 13, 1;
L_0x2055020 .part RS_0x7f4895a8ce68, 14, 1;
L_0x2055110 .part RS_0x7f4895a8ce68, 15, 1;
L_0x2055290 .part RS_0x7f4895a8ce68, 16, 1;
L_0x2055380 .part RS_0x7f4895a8ce68, 17, 1;
L_0x2055510 .part RS_0x7f4895a8ce68, 18, 1;
L_0x20555b0 .part RS_0x7f4895a8ce68, 19, 1;
L_0x2055470 .part RS_0x7f4895a8ce68, 20, 1;
L_0x20557a0 .part RS_0x7f4895a8ce68, 21, 1;
L_0x20556a0 .part RS_0x7f4895a8ce68, 22, 1;
L_0x20559a0 .part RS_0x7f4895a8ce68, 23, 1;
L_0x2055890 .part RS_0x7f4895a8ce68, 24, 1;
L_0x2055bb0 .part RS_0x7f4895a8ce68, 25, 1;
L_0x2055a90 .part RS_0x7f4895a8ce68, 26, 1;
L_0x2054b30 .part RS_0x7f4895a8ce68, 27, 1;
L_0x2054a50 .part RS_0x7f4895a8ce68, 28, 1;
L_0x20561a0 .part RS_0x7f4895a8ce68, 29, 1;
L_0x20560b0 .part RS_0x7f4895a8ce68, 30, 1;
L_0x2056340 .part RS_0x7f4895a8ce68, 31, 1;
S_0x1ef5a50 .scope module, "datamem" "datamemory" 3 152, 5 8 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataOut"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 32 "dataIn"
P_0x1ef5bd0 .param/l "addresswidth" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x1ef5c10 .param/l "depth" 0 5 11, +C4<00000000000000000000000000100000>;
P_0x1ef5c50 .param/l "width" 0 5 12, +C4<00000000000000000000000000100000>;
v0x1ef5ef0_0 .net8 "address", 31 0, RS_0x7f4895a8ce68;  alias, 2 drivers
v0x1ef6020_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1ef60e0_0 .net "dataIn", 31 0, L_0x1ff58e0;  alias, 1 drivers
v0x1ef61a0_0 .var "dataOut", 31 0;
v0x1ef6280 .array "memory", 0 31, 31 0;
v0x1ef6390_0 .net "writeEnable", 0 0, v0x1ef8af0_0;  alias, 1 drivers
E_0x1d3bb00 .event posedge, v0x1ef6020_0;
S_0x1ef64f0 .scope module, "decoder" "instructiondecoder" 3 40, 6 2 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OP"
    .port_info 1 /OUTPUT 5 "RT"
    .port_info 2 /OUTPUT 5 "RS"
    .port_info 3 /OUTPUT 5 "RD"
    .port_info 4 /OUTPUT 16 "IMM16"
    .port_info 5 /OUTPUT 26 "TA"
    .port_info 6 /OUTPUT 5 "SHAMT"
    .port_info 7 /OUTPUT 6 "FUNCT"
    .port_info 8 /OUTPUT 32 "INSTRUCT"
    .port_info 9 /INPUT 32 "readAddress"
    .port_info 10 /INPUT 1 "RegWrite"
    .port_info 11 /INPUT 1 "Clk"
    .port_info 12 /INPUT 32 "DataIn"
L_0x1f1ce20 .functor BUFZ 32, L_0x1f1c640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1ef71c0_0 .net "Clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1ef72d0_0 .net "DataIn", 31 0, o0x7f4895a8dc48;  alias, 0 drivers
v0x1ef7390_0 .net "FUNCT", 5 0, L_0x1f1cd80;  alias, 1 drivers
v0x1ef7430_0 .net "IMM16", 15 0, L_0x1f1ca90;  alias, 1 drivers
v0x1ef7510_0 .net "INSTRUCT", 31 0, L_0x1f1ce20;  alias, 1 drivers
v0x1ef7640_0 .net "OP", 5 0, L_0x1f1c6d0;  alias, 1 drivers
v0x1ef7720_0 .net "RD", 4 0, L_0x1f1c9f0;  alias, 1 drivers
v0x1ef7800_0 .net "RS", 4 0, L_0x1f1c8c0;  alias, 1 drivers
v0x1ef78e0_0 .net "RT", 4 0, L_0x1f1c790;  alias, 1 drivers
v0x1ef7a50_0 .net "RegWrite", 0 0, v0x1ef8d90_0;  alias, 1 drivers
v0x1ef7af0_0 .net "SHAMT", 4 0, L_0x1f1cce0;  alias, 1 drivers
v0x1ef7bb0_0 .net "TA", 25 0, L_0x1f1cb30;  alias, 1 drivers
v0x1ef7c90_0 .net "instructions", 31 0, L_0x1f1c640;  1 drivers
v0x1ef7d80_0 .net "readAddress", 31 0, v0x1efd6a0_0;  alias, 1 drivers
L_0x1f1c6d0 .part L_0x1f1c640, 26, 6;
L_0x1f1c790 .part L_0x1f1c640, 16, 5;
L_0x1f1c8c0 .part L_0x1f1c640, 21, 5;
L_0x1f1c9f0 .part L_0x1f1c640, 11, 5;
L_0x1f1ca90 .part L_0x1f1c640, 0, 16;
L_0x1f1cb30 .part L_0x1f1c640, 0, 26;
L_0x1f1cce0 .part L_0x1f1c640, 6, 5;
L_0x1f1cd80 .part L_0x1f1c640, 0, 6;
S_0x1ef68c0 .scope module, "instructionMem" "memory_test" 6 21, 7 1 0, S_0x1ef64f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWE"
    .port_info 2 /INPUT 32 "Addr"
    .port_info 3 /INPUT 32 "DataIn"
    .port_info 4 /OUTPUT 32 "DataOut"
L_0x1f1c640 .functor BUFZ 32, L_0x1f1c580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1ef6b30_0 .net "Addr", 31 0, v0x1efd6a0_0;  alias, 1 drivers
v0x1ef6c10_0 .net "DataIn", 31 0, o0x7f4895a8dc48;  alias, 0 drivers
v0x1ef6cd0_0 .net "DataOut", 31 0, L_0x1f1c640;  alias, 1 drivers
v0x1ef6dc0_0 .net *"_s0", 31 0, L_0x1f1c580;  1 drivers
v0x1ef6ea0_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1ef6f90 .array "mem", 0 1023, 31 0;
v0x1ef7030_0 .net "regWE", 0 0, v0x1ef8d90_0;  alias, 1 drivers
L_0x1f1c580 .array/port v0x1ef6f90, v0x1efd6a0_0;
S_0x1ef8010 .scope module, "lut" "instructionLUT" 3 54, 8 19 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "FUNCT"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "RegWr"
    .port_info 6 /OUTPUT 1 "MemWr"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUctrl"
    .port_info 9 /OUTPUT 1 "ALUsrc"
    .port_info 10 /OUTPUT 1 "IsJump"
    .port_info 11 /OUTPUT 1 "IsJAL"
    .port_info 12 /OUTPUT 1 "IsJR"
    .port_info 13 /OUTPUT 1 "IsBranch"
v0x1ef8450_0 .var "ALUctrl", 2 0;
v0x1ef8560_0 .var "ALUsrc", 0 0;
v0x1ef8600_0 .net "FUNCT", 5 0, L_0x1f1cd80;  alias, 1 drivers
v0x1ef8700_0 .var "IsBranch", 0 0;
v0x1ef87a0_0 .var "IsJAL", 0 0;
v0x1ef88b0_0 .var "IsJR", 0 0;
v0x1ef8970_0 .var "IsJump", 0 0;
v0x1ef8a30_0 .var "MemToReg", 0 0;
v0x1ef8af0_0 .var "MemWr", 0 0;
v0x1ef8c20_0 .net "OP", 5 0, L_0x1f1c6d0;  alias, 1 drivers
v0x1ef8cf0_0 .var "RegDst", 0 0;
v0x1ef8d90_0 .var "RegWr", 0 0;
v0x1ef8e30_0 .net "overflow", 0 0, L_0x2052a60;  alias, 1 drivers
v0x1ef8f20_0 .net "zero", 0 0, L_0x2053110;  alias, 1 drivers
E_0x1ef83c0 .event edge, v0x1eefc00_0, v0x1ef1520_0, v0x1ef7390_0, v0x1ef7640_0;
S_0x1ef9250 .scope module, "muxalusrc" "mux2" 3 147, 9 22 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1ef9420 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1ef94c0_0 .net "in0", 31 0, L_0x1ff58e0;  alias, 1 drivers
v0x1ef9560_0 .net "in1", 31 0, L_0x2056670;  alias, 1 drivers
v0x1ef9620_0 .net "out", 31 0, L_0x2056a20;  alias, 1 drivers
v0x1ef96f0_0 .net "sel", 0 0, v0x1ef8560_0;  alias, 1 drivers
L_0x2056a20 .functor MUXZ 32, L_0x1ff58e0, L_0x2056670, v0x1ef8560_0, C4<>;
S_0x1ef9830 .scope module, "muxisbranch" "mux2" 3 98, 9 22 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1ef9a00 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1ef9b40_0 .net8 "in0", 31 0, RS_0x7f4895aca198;  alias, 2 drivers
v0x1ef9c20_0 .net8 "in1", 31 0, RS_0x7f4895ac9778;  alias, 2 drivers
v0x1ef9d30_0 .net "out", 31 0, L_0x1fefb20;  alias, 1 drivers
v0x1ef9df0_0 .net "sel", 0 0, v0x1ef8700_0;  alias, 1 drivers
L_0x1fefb20 .functor MUXZ 32, RS_0x7f4895aca198, RS_0x7f4895ac9778, v0x1ef8700_0, C4<>;
S_0x1ef9f50 .scope module, "muxisjaldin" "mux2" 3 123, 9 22 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1ef66c0 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1efa2a0_0 .net "in0", 31 0, L_0x2056ac0;  alias, 1 drivers
v0x1efa3a0_0 .net8 "in1", 31 0, RS_0x7f4895aca198;  alias, 2 drivers
v0x1efa4f0_0 .net "out", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1efa5e0_0 .net "sel", 0 0, v0x1ef87a0_0;  alias, 1 drivers
L_0x1ff0400 .functor MUXZ 32, L_0x2056ac0, RS_0x7f4895aca198, v0x1ef87a0_0, C4<>;
S_0x1efa740 .scope module, "muxisjr" "mux2" 3 108, 9 22 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1efa8c0 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1efaa00_0 .net "in0", 31 0, L_0x1fefe20;  alias, 1 drivers
v0x1efab00_0 .net "in1", 31 0, L_0x1ff4590;  alias, 1 drivers
v0x1efabf0_0 .net "out", 31 0, L_0x1feff50;  alias, 1 drivers
v0x1efacc0_0 .net "sel", 0 0, v0x1ef88b0_0;  alias, 1 drivers
L_0x1feff50 .functor MUXZ 32, L_0x1fefe20, L_0x1ff4590, v0x1ef88b0_0, C4<>;
S_0x1efae20 .scope module, "muxisjump" "mux2" 3 103, 9 22 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1efaff0 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1efb130_0 .net "in0", 31 0, L_0x1fefb20;  alias, 1 drivers
v0x1efb240_0 .net "in1", 31 0, L_0x1f8e970;  alias, 1 drivers
v0x1efb310_0 .net "out", 31 0, L_0x1fefe20;  alias, 1 drivers
v0x1efb410_0 .net "sel", 0 0, v0x1ef8970_0;  alias, 1 drivers
L_0x1fefe20 .functor MUXZ 32, L_0x1fefb20, L_0x1f8e970, v0x1ef8970_0, C4<>;
S_0x1efb530 .scope module, "muxixjalaw" "mux2" 3 118, 9 22 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x1efb700 .param/l "W" 0 9 22, +C4<00000000000000000000000000000101>;
v0x1efb840_0 .net "in0", 4 0, L_0x1ff0080;  alias, 1 drivers
L_0x7f4895a3e1c8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1efb940_0 .net "in1", 4 0, L_0x7f4895a3e1c8;  1 drivers
v0x1efba20_0 .net "out", 4 0, L_0x1ff01b0;  alias, 1 drivers
v0x1efbb10_0 .net "sel", 0 0, v0x1ef87a0_0;  alias, 1 drivers
L_0x1ff01b0 .functor MUXZ 5, L_0x1ff0080, L_0x7f4895a3e1c8, v0x1ef87a0_0, C4<>;
S_0x1efbc80 .scope module, "muxmem2reg" "mux2" 3 158, 9 22 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1efbe50 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1efbf90_0 .net8 "in0", 31 0, RS_0x7f4895a8ce68;  alias, 2 drivers
v0x1efc070_0 .net "in1", 31 0, v0x1ef61a0_0;  alias, 1 drivers
v0x1efc160_0 .net "out", 31 0, L_0x2056ac0;  alias, 1 drivers
v0x1efc260_0 .net "sel", 0 0, v0x1ef8a30_0;  alias, 1 drivers
L_0x2056ac0 .functor MUXZ 32, RS_0x7f4895a8ce68, v0x1ef61a0_0, v0x1ef8a30_0, C4<>;
S_0x1efc380 .scope module, "muxregdst" "mux2" 3 113, 9 22 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x1efc550 .param/l "W" 0 9 22, +C4<00000000000000000000000000000101>;
v0x1efc690_0 .net "in0", 4 0, L_0x1f1c790;  alias, 1 drivers
v0x1efc7a0_0 .net "in1", 4 0, L_0x1f1c9f0;  alias, 1 drivers
v0x1efc870_0 .net "out", 4 0, L_0x1ff0080;  alias, 1 drivers
v0x1efc970_0 .net "sel", 0 0, v0x1ef8cf0_0;  alias, 1 drivers
L_0x1ff0080 .functor MUXZ 5, L_0x1f1c790, L_0x1f1c9f0, v0x1ef8cf0_0, C4<>;
S_0x1efca90 .scope module, "muxshift2" "mux2" 3 85, 9 22 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x1efcc60 .param/l "W" 0 9 22, +C4<00000000000000000000000000100000>;
v0x1efcda0_0 .net "in0", 31 0, L_0x1f8e300;  alias, 1 drivers
v0x1efcea0_0 .net "in1", 31 0, L_0x1f8e7f0;  alias, 1 drivers
v0x1efcf80_0 .net "out", 31 0, L_0x1f8e970;  alias, 1 drivers
v0x1efd0a0_0 .net "sel", 0 0, v0x1ef8700_0;  alias, 1 drivers
L_0x1f8e970 .functor MUXZ 32, L_0x1f8e300, L_0x1f8e7f0, v0x1ef8700_0, C4<>;
S_0x1efd210 .scope module, "pccounter" "dff" 3 69, 9 7 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x1efd3e0 .param/l "W" 0 9 7, +C4<00000000000000000000000000100000>;
v0x1efd4f0_0 .net "d", 31 0, L_0x1feff50;  alias, 1 drivers
L_0x7f4895a3e018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1efd600_0 .net "enable", 0 0, L_0x7f4895a3e018;  1 drivers
v0x1efd6a0_0 .var "q", 31 0;
v0x1efd770_0 .net "trigger", 0 0, v0x1f1c380_0;  alias, 1 drivers
S_0x1efd8c0 .scope module, "register" "regfile" 3 128, 10 11 0, S_0x1def1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
v0x1f18930_0 .net "Clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f189f0_0 .net "DecoderOutput", 31 0, L_0x1ff1040;  1 drivers
v0x1f18ab0_0 .net "ReadData1", 31 0, L_0x1ff4590;  alias, 1 drivers
v0x1f18b50_0 .net "ReadData2", 31 0, L_0x1ff58e0;  alias, 1 drivers
v0x1f18bf0_0 .net "ReadRegister1", 4 0, L_0x1f1c8c0;  alias, 1 drivers
v0x1f18d00_0 .net "ReadRegister2", 4 0, L_0x1f1c790;  alias, 1 drivers
v0x1f18dc0_0 .net "RegWrite", 0 0, v0x1ef8d90_0;  alias, 1 drivers
v0x1f18e60 .array "RegisterOutput", 0 31;
v0x1f18e60_0 .net v0x1f18e60 0, 31 0, v0x1f18690_0; 1 drivers
v0x1f18e60_1 .net v0x1f18e60 1, 31 0, v0x1efeb70_0; 1 drivers
v0x1f18e60_2 .net v0x1f18e60 2, 31 0, v0x1eff540_0; 1 drivers
v0x1f18e60_3 .net v0x1f18e60 3, 31 0, v0x1effeb0_0; 1 drivers
v0x1f18e60_4 .net v0x1f18e60 4, 31 0, v0x1f00920_0; 1 drivers
v0x1f18e60_5 .net v0x1f18e60 5, 31 0, v0x1f01380_0; 1 drivers
v0x1f18e60_6 .net v0x1f18e60 6, 31 0, v0x1f01cd0_0; 1 drivers
v0x1f18e60_7 .net v0x1f18e60 7, 31 0, v0x1f02690_0; 1 drivers
v0x1f18e60_8 .net v0x1f18e60 8, 31 0, v0x1f031a0_0; 1 drivers
v0x1f18e60_9 .net v0x1f18e60 9, 31 0, v0x1f03ad0_0; 1 drivers
v0x1f18e60_10 .net v0x1f18e60 10, 31 0, v0x1f04490_0; 1 drivers
v0x1f18e60_11 .net v0x1f18e60 11, 31 0, v0x1f04e50_0; 1 drivers
v0x1f18e60_12 .net v0x1f18e60 12, 31 0, v0x1f05810_0; 1 drivers
v0x1f18e60_13 .net v0x1f18e60 13, 31 0, v0x1f06320_0; 1 drivers
v0x1f18e60_14 .net v0x1f18e60 14, 31 0, v0x1f06c90_0; 1 drivers
v0x1f18e60_15 .net v0x1f18e60 15, 31 0, v0x1f07650_0; 1 drivers
v0x1f18e60_16 .net v0x1f18e60 16, 31 0, v0x1f03090_0; 1 drivers
v0x1f18e60_17 .net v0x1f18e60 17, 31 0, v0x1f08b50_0; 1 drivers
v0x1f18e60_18 .net v0x1f18e60 18, 31 0, v0x1f09510_0; 1 drivers
v0x1f18e60_19 .net v0x1f18e60 19, 31 0, v0x1f09ed0_0; 1 drivers
v0x1f18e60_20 .net v0x1f18e60 20, 31 0, v0x1f0a890_0; 1 drivers
v0x1f18e60_21 .net v0x1f18e60 21, 31 0, v0x1f0b250_0; 1 drivers
v0x1f18e60_22 .net v0x1f18e60 22, 31 0, v0x1f0bc10_0; 1 drivers
v0x1f18e60_23 .net v0x1f18e60 23, 31 0, v0x1f0c5d0_0; 1 drivers
v0x1f18e60_24 .net v0x1f18e60 24, 31 0, v0x1f0cf90_0; 1 drivers
v0x1f18e60_25 .net v0x1f18e60 25, 31 0, v0x1f0d950_0; 1 drivers
v0x1f18e60_26 .net v0x1f18e60 26, 31 0, v0x1f0e310_0; 1 drivers
v0x1f18e60_27 .net v0x1f18e60 27, 31 0, v0x1f0ecd0_0; 1 drivers
v0x1f18e60_28 .net v0x1f18e60 28, 31 0, v0x1f0f690_0; 1 drivers
v0x1f18e60_29 .net v0x1f18e60 29, 31 0, v0x1f061d0_0; 1 drivers
v0x1f18e60_30 .net v0x1f18e60 30, 31 0, v0x1f10c20_0; 1 drivers
v0x1f18e60_31 .net v0x1f18e60 31, 31 0, v0x1f115e0_0; 1 drivers
v0x1f12720_0 .net "WriteData", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f08090_0 .net "WriteRegister", 4 0, L_0x1ff01b0;  alias, 1 drivers
L_0x1ff04a0 .part L_0x1ff1040, 1, 1;
L_0x1ff0540 .part L_0x1ff1040, 2, 1;
L_0x1ff05e0 .part L_0x1ff1040, 3, 1;
L_0x1ff0710 .part L_0x1ff1040, 4, 1;
L_0x1ff07b0 .part L_0x1ff1040, 5, 1;
L_0x1ff0850 .part L_0x1ff1040, 6, 1;
L_0x1ff08f0 .part L_0x1ff1040, 7, 1;
L_0x1ff0aa0 .part L_0x1ff1040, 8, 1;
L_0x1ff0b40 .part L_0x1ff1040, 9, 1;
L_0x1ff0be0 .part L_0x1ff1040, 10, 1;
L_0x1ff0c80 .part L_0x1ff1040, 11, 1;
L_0x1ff0d20 .part L_0x1ff1040, 12, 1;
L_0x1ff0dc0 .part L_0x1ff1040, 13, 1;
L_0x1ff0e60 .part L_0x1ff1040, 14, 1;
L_0x1ff0f00 .part L_0x1ff1040, 15, 1;
L_0x1ff0990 .part L_0x1ff1040, 16, 1;
L_0x1ff11b0 .part L_0x1ff1040, 17, 1;
L_0x1ff1250 .part L_0x1ff1040, 18, 1;
L_0x1ff1390 .part L_0x1ff1040, 19, 1;
L_0x1ff1430 .part L_0x1ff1040, 20, 1;
L_0x1ff12f0 .part L_0x1ff1040, 21, 1;
L_0x1ff1580 .part L_0x1ff1040, 22, 1;
L_0x1ff14d0 .part L_0x1ff1040, 23, 1;
L_0x1ff16e0 .part L_0x1ff1040, 24, 1;
L_0x1ff1620 .part L_0x1ff1040, 25, 1;
L_0x1ff1850 .part L_0x1ff1040, 26, 1;
L_0x1ff1780 .part L_0x1ff1040, 27, 1;
L_0x1ff19d0 .part L_0x1ff1040, 28, 1;
L_0x1ff18f0 .part L_0x1ff1040, 29, 1;
L_0x1ff1b60 .part L_0x1ff1040, 30, 1;
L_0x1ff1a70 .part L_0x1ff1040, 31, 1;
S_0x1efdc70 .scope module, "decoder" "decoder1to32" 10 26, 9 36 0, S_0x1efd8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x1efde90_0 .net *"_s0", 31 0, L_0x1ff0fa0;  1 drivers
L_0x7f4895a3e210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1efdf90_0 .net *"_s3", 30 0, L_0x7f4895a3e210;  1 drivers
v0x1efe070_0 .net "address", 4 0, L_0x1ff01b0;  alias, 1 drivers
v0x1efe140_0 .net "enable", 0 0, v0x1ef8d90_0;  alias, 1 drivers
v0x1efe1e0_0 .net "out", 31 0, L_0x1ff1040;  alias, 1 drivers
L_0x1ff0fa0 .concat [ 1 31 0 0], v0x1ef8d90_0, L_0x7f4895a3e210;
L_0x1ff1040 .shift/l 32, L_0x1ff0fa0, L_0x1ff01b0;
S_0x1efe370 .scope generate, "genblk1[1]" "genblk1[1]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1efe560 .param/l "i" 0 10 30, +C4<01>;
S_0x1efe620 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1efe370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1efe7f0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1efe930_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1efea80_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1efeb70_0 .var "q", 31 0;
v0x1efec40_0 .net "wrenable", 0 0, L_0x1ff04a0;  1 drivers
S_0x1efedb0 .scope generate, "genblk1[2]" "genblk1[2]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1efef70 .param/l "i" 0 10 30, +C4<010>;
S_0x1eff010 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1efedb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1eff1e0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1eff3b0_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1eff450_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1eff540_0 .var "q", 31 0;
v0x1eff5e0_0 .net "wrenable", 0 0, L_0x1ff0540;  1 drivers
S_0x1eff750 .scope generate, "genblk1[3]" "genblk1[3]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1eff960 .param/l "i" 0 10 30, +C4<011>;
S_0x1effa20 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1eff750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1effbf0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1effd30_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1effdf0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1effeb0_0 .var "q", 31 0;
v0x1efffa0_0 .net "wrenable", 0 0, L_0x1ff05e0;  1 drivers
S_0x1f00110 .scope generate, "genblk1[4]" "genblk1[4]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f00370 .param/l "i" 0 10 30, +C4<0100>;
S_0x1f00430 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f00110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f00600 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f00710_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f007d0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f00920_0 .var "q", 31 0;
v0x1f00a10_0 .net "wrenable", 0 0, L_0x1ff0710;  1 drivers
S_0x1f00b80 .scope generate, "genblk1[5]" "genblk1[5]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f00d40 .param/l "i" 0 10 30, +C4<0101>;
S_0x1f00e00 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f00b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f00fd0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f01110_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f012e0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f01380_0 .var "q", 31 0;
v0x1f01420_0 .net "wrenable", 0 0, L_0x1ff07b0;  1 drivers
S_0x1f01570 .scope generate, "genblk1[6]" "genblk1[6]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f01780 .param/l "i" 0 10 30, +C4<0110>;
S_0x1f01840 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f01570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f01a10 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f01b50_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f01c10_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f01cd0_0 .var "q", 31 0;
v0x1f01dc0_0 .net "wrenable", 0 0, L_0x1ff0850;  1 drivers
S_0x1f01f30 .scope generate, "genblk1[7]" "genblk1[7]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f02140 .param/l "i" 0 10 30, +C4<0111>;
S_0x1f02200 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f01f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f023d0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f02510_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f025d0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f02690_0 .var "q", 31 0;
v0x1f02780_0 .net "wrenable", 0 0, L_0x1ff08f0;  1 drivers
S_0x1f028f0 .scope generate, "genblk1[8]" "genblk1[8]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f00320 .param/l "i" 0 10 30, +C4<01000>;
S_0x1f02c00 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f028f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f02dd0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f02f10_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f02fd0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f031a0_0 .var "q", 31 0;
v0x1f03240_0 .net "wrenable", 0 0, L_0x1ff0aa0;  1 drivers
S_0x1f03370 .scope generate, "genblk1[9]" "genblk1[9]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f03580 .param/l "i" 0 10 30, +C4<01001>;
S_0x1f03640 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f03370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f03810 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f03950_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f03a10_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f03ad0_0 .var "q", 31 0;
v0x1f03bc0_0 .net "wrenable", 0 0, L_0x1ff0b40;  1 drivers
S_0x1f03d30 .scope generate, "genblk1[10]" "genblk1[10]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f03f40 .param/l "i" 0 10 30, +C4<01010>;
S_0x1f04000 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f03d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f041d0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f04310_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f043d0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f04490_0 .var "q", 31 0;
v0x1f04580_0 .net "wrenable", 0 0, L_0x1ff0be0;  1 drivers
S_0x1f046f0 .scope generate, "genblk1[11]" "genblk1[11]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f04900 .param/l "i" 0 10 30, +C4<01011>;
S_0x1f049c0 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f046f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f04b90 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f04cd0_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f04d90_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f04e50_0 .var "q", 31 0;
v0x1f04f40_0 .net "wrenable", 0 0, L_0x1ff0c80;  1 drivers
S_0x1f050b0 .scope generate, "genblk1[12]" "genblk1[12]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f052c0 .param/l "i" 0 10 30, +C4<01100>;
S_0x1f05380 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f050b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f05550 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f05690_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f05750_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f05810_0 .var "q", 31 0;
v0x1f05900_0 .net "wrenable", 0 0, L_0x1ff0d20;  1 drivers
S_0x1f05a70 .scope generate, "genblk1[13]" "genblk1[13]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f05c80 .param/l "i" 0 10 30, +C4<01101>;
S_0x1f05d40 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f05a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f05f10 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f06050_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f011d0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f06320_0 .var "q", 31 0;
v0x1f063c0_0 .net "wrenable", 0 0, L_0x1ff0dc0;  1 drivers
S_0x1f06530 .scope generate, "genblk1[14]" "genblk1[14]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f06740 .param/l "i" 0 10 30, +C4<01110>;
S_0x1f06800 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f06530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f069d0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f06b10_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f06bd0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f06c90_0 .var "q", 31 0;
v0x1f06d80_0 .net "wrenable", 0 0, L_0x1ff0e60;  1 drivers
S_0x1f06ef0 .scope generate, "genblk1[15]" "genblk1[15]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f07100 .param/l "i" 0 10 30, +C4<01111>;
S_0x1f071c0 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f06ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f07390 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f074d0_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f07590_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f07650_0 .var "q", 31 0;
v0x1f07740_0 .net "wrenable", 0 0, L_0x1ff0f00;  1 drivers
S_0x1f078b0 .scope generate, "genblk1[16]" "genblk1[16]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f02b00 .param/l "i" 0 10 30, +C4<010000>;
S_0x1f07c20 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f078b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f07df0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f07f30_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f07fd0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f03090_0 .var "q", 31 0;
v0x1f082a0_0 .net "wrenable", 0 0, L_0x1ff0990;  1 drivers
S_0x1f083f0 .scope generate, "genblk1[17]" "genblk1[17]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f08600 .param/l "i" 0 10 30, +C4<010001>;
S_0x1f086c0 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f083f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f08890 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f089d0_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f08a90_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f08b50_0 .var "q", 31 0;
v0x1f08c40_0 .net "wrenable", 0 0, L_0x1ff11b0;  1 drivers
S_0x1f08db0 .scope generate, "genblk1[18]" "genblk1[18]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f08fc0 .param/l "i" 0 10 30, +C4<010010>;
S_0x1f09080 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f08db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f09250 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f09390_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f09450_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f09510_0 .var "q", 31 0;
v0x1f09600_0 .net "wrenable", 0 0, L_0x1ff1250;  1 drivers
S_0x1f09770 .scope generate, "genblk1[19]" "genblk1[19]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f09980 .param/l "i" 0 10 30, +C4<010011>;
S_0x1f09a40 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f09770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f09c10 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f09d50_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f09e10_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f09ed0_0 .var "q", 31 0;
v0x1f09fc0_0 .net "wrenable", 0 0, L_0x1ff1390;  1 drivers
S_0x1f0a130 .scope generate, "genblk1[20]" "genblk1[20]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f0a340 .param/l "i" 0 10 30, +C4<010100>;
S_0x1f0a400 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f0a130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f0a5d0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f0a710_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f0a7d0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f0a890_0 .var "q", 31 0;
v0x1f0a980_0 .net "wrenable", 0 0, L_0x1ff1430;  1 drivers
S_0x1f0aaf0 .scope generate, "genblk1[21]" "genblk1[21]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f0ad00 .param/l "i" 0 10 30, +C4<010101>;
S_0x1f0adc0 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f0aaf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f0af90 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f0b0d0_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f0b190_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f0b250_0 .var "q", 31 0;
v0x1f0b340_0 .net "wrenable", 0 0, L_0x1ff12f0;  1 drivers
S_0x1f0b4b0 .scope generate, "genblk1[22]" "genblk1[22]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f0b6c0 .param/l "i" 0 10 30, +C4<010110>;
S_0x1f0b780 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f0b4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f0b950 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f0ba90_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f0bb50_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f0bc10_0 .var "q", 31 0;
v0x1f0bd00_0 .net "wrenable", 0 0, L_0x1ff1580;  1 drivers
S_0x1f0be70 .scope generate, "genblk1[23]" "genblk1[23]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f0c080 .param/l "i" 0 10 30, +C4<010111>;
S_0x1f0c140 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f0be70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f0c310 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f0c450_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f0c510_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f0c5d0_0 .var "q", 31 0;
v0x1f0c6c0_0 .net "wrenable", 0 0, L_0x1ff14d0;  1 drivers
S_0x1f0c830 .scope generate, "genblk1[24]" "genblk1[24]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f0ca40 .param/l "i" 0 10 30, +C4<011000>;
S_0x1f0cb00 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f0c830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f0ccd0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f0ce10_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f0ced0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f0cf90_0 .var "q", 31 0;
v0x1f0d080_0 .net "wrenable", 0 0, L_0x1ff16e0;  1 drivers
S_0x1f0d1f0 .scope generate, "genblk1[25]" "genblk1[25]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f0d400 .param/l "i" 0 10 30, +C4<011001>;
S_0x1f0d4c0 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f0d1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f0d690 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f0d7d0_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f0d890_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f0d950_0 .var "q", 31 0;
v0x1f0da40_0 .net "wrenable", 0 0, L_0x1ff1620;  1 drivers
S_0x1f0dbb0 .scope generate, "genblk1[26]" "genblk1[26]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f0ddc0 .param/l "i" 0 10 30, +C4<011010>;
S_0x1f0de80 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f0dbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f0e050 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f0e190_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f0e250_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f0e310_0 .var "q", 31 0;
v0x1f0e400_0 .net "wrenable", 0 0, L_0x1ff1850;  1 drivers
S_0x1f0e570 .scope generate, "genblk1[27]" "genblk1[27]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f0e780 .param/l "i" 0 10 30, +C4<011011>;
S_0x1f0e840 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f0e570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f0ea10 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f0eb50_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f0ec10_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f0ecd0_0 .var "q", 31 0;
v0x1f0edc0_0 .net "wrenable", 0 0, L_0x1ff1780;  1 drivers
S_0x1f0ef30 .scope generate, "genblk1[28]" "genblk1[28]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f0f140 .param/l "i" 0 10 30, +C4<011100>;
S_0x1f0f200 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f0ef30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f0f3d0 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f0f510_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f0f5d0_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f0f690_0 .var "q", 31 0;
v0x1f0f780_0 .net "wrenable", 0 0, L_0x1ff19d0;  1 drivers
S_0x1f0f8f0 .scope generate, "genblk1[29]" "genblk1[29]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f0fb00 .param/l "i" 0 10 30, +C4<011101>;
S_0x1f0fbc0 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f0f8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f0fd90 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f0fed0_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f06110_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f061d0_0 .var "q", 31 0;
v0x1f103a0_0 .net "wrenable", 0 0, L_0x1ff18f0;  1 drivers
S_0x1f104c0 .scope generate, "genblk1[30]" "genblk1[30]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f106d0 .param/l "i" 0 10 30, +C4<011110>;
S_0x1f10790 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f104c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f10960 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f10aa0_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f10b60_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f10c20_0 .var "q", 31 0;
v0x1f10d10_0 .net "wrenable", 0 0, L_0x1ff1b60;  1 drivers
S_0x1f10e80 .scope generate, "genblk1[31]" "genblk1[31]" 10 30, 10 30 0, S_0x1efd8c0;
 .timescale 0 0;
P_0x1f11090 .param/l "i" 0 10 30, +C4<011111>;
S_0x1f11150 .scope module, "register" "register32" 10 31, 10 53 0, S_0x1f10e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x1f11320 .param/l "W" 0 10 53, +C4<00000000000000000000000000100000>;
v0x1f11460_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f11520_0 .net "d", 31 0, L_0x1ff0400;  alias, 1 drivers
v0x1f115e0_0 .var "q", 31 0;
v0x1f116d0_0 .net "wrenable", 0 0, L_0x1ff1a70;  1 drivers
S_0x1f11840 .scope module, "multiplexer1" "mux32to1by32" 10 35, 9 60 0, S_0x1efd8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x1ff0a30 .functor BUFZ 32, v0x1f18690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff10e0 .functor BUFZ 32, v0x1efeb70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff21a0 .functor BUFZ 32, v0x1eff540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff22a0 .functor BUFZ 32, v0x1effeb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff23a0 .functor BUFZ 32, v0x1f00920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff24a0 .functor BUFZ 32, v0x1f01380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff25a0 .functor BUFZ 32, v0x1f01cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff26a0 .functor BUFZ 32, v0x1f02690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff27a0 .functor BUFZ 32, v0x1f031a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff28a0 .functor BUFZ 32, v0x1f03ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff29a0 .functor BUFZ 32, v0x1f04490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff2aa0 .functor BUFZ 32, v0x1f04e50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff2c10 .functor BUFZ 32, v0x1f05810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff2d10 .functor BUFZ 32, v0x1f06320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff2ba0 .functor BUFZ 32, v0x1f06c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff2f20 .functor BUFZ 32, v0x1f07650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff30b0 .functor BUFZ 32, v0x1f03090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff31b0 .functor BUFZ 32, v0x1f08b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff3020 .functor BUFZ 32, v0x1f09510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff33e0 .functor BUFZ 32, v0x1f09ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff32b0 .functor BUFZ 32, v0x1f0a890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff3620 .functor BUFZ 32, v0x1f0b250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff34e0 .functor BUFZ 32, v0x1f0bc10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff3870 .functor BUFZ 32, v0x1f0c5d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff3720 .functor BUFZ 32, v0x1f0cf90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff3ad0 .functor BUFZ 32, v0x1f0d950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff3970 .functor BUFZ 32, v0x1f0e310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff3d40 .functor BUFZ 32, v0x1f0ecd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff3bd0 .functor BUFZ 32, v0x1f0f690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff3fc0 .functor BUFZ 32, v0x1f061d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff3e40 .functor BUFZ 32, v0x1f10c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4250 .functor BUFZ 32, v0x1f115e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4590 .functor BUFZ 32, L_0x1ff40c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f4895a3e258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f07ac0_0 .net *"_s101", 1 0, L_0x7f4895a3e258;  1 drivers
v0x1f12080_0 .net *"_s96", 31 0, L_0x1ff40c0;  1 drivers
v0x1f12160_0 .net *"_s98", 6 0, L_0x1ff4460;  1 drivers
v0x1f12220_0 .net "address", 4 0, L_0x1f1c8c0;  alias, 1 drivers
v0x1f12310_0 .net "input0", 31 0, v0x1f18690_0;  alias, 1 drivers
v0x1f12420_0 .net "input1", 31 0, v0x1efeb70_0;  alias, 1 drivers
v0x1f124e0_0 .net "input10", 31 0, v0x1f04490_0;  alias, 1 drivers
v0x1f125b0_0 .net "input11", 31 0, v0x1f04e50_0;  alias, 1 drivers
v0x1f12680_0 .net "input12", 31 0, v0x1f05810_0;  alias, 1 drivers
v0x1f127e0_0 .net "input13", 31 0, v0x1f06320_0;  alias, 1 drivers
v0x1f128b0_0 .net "input14", 31 0, v0x1f06c90_0;  alias, 1 drivers
v0x1f12980_0 .net "input15", 31 0, v0x1f07650_0;  alias, 1 drivers
v0x1f12a50_0 .net "input16", 31 0, v0x1f03090_0;  alias, 1 drivers
v0x1f12b20_0 .net "input17", 31 0, v0x1f08b50_0;  alias, 1 drivers
v0x1f12bf0_0 .net "input18", 31 0, v0x1f09510_0;  alias, 1 drivers
v0x1f12cc0_0 .net "input19", 31 0, v0x1f09ed0_0;  alias, 1 drivers
v0x1f12d90_0 .net "input2", 31 0, v0x1eff540_0;  alias, 1 drivers
v0x1f12f40_0 .net "input20", 31 0, v0x1f0a890_0;  alias, 1 drivers
v0x1f12fe0_0 .net "input21", 31 0, v0x1f0b250_0;  alias, 1 drivers
v0x1f13080_0 .net "input22", 31 0, v0x1f0bc10_0;  alias, 1 drivers
v0x1f13150_0 .net "input23", 31 0, v0x1f0c5d0_0;  alias, 1 drivers
v0x1f13220_0 .net "input24", 31 0, v0x1f0cf90_0;  alias, 1 drivers
v0x1f132f0_0 .net "input25", 31 0, v0x1f0d950_0;  alias, 1 drivers
v0x1f133c0_0 .net "input26", 31 0, v0x1f0e310_0;  alias, 1 drivers
v0x1f13490_0 .net "input27", 31 0, v0x1f0ecd0_0;  alias, 1 drivers
v0x1f13560_0 .net "input28", 31 0, v0x1f0f690_0;  alias, 1 drivers
v0x1f13630_0 .net "input29", 31 0, v0x1f061d0_0;  alias, 1 drivers
v0x1f13700_0 .net "input3", 31 0, v0x1effeb0_0;  alias, 1 drivers
v0x1f137d0_0 .net "input30", 31 0, v0x1f10c20_0;  alias, 1 drivers
v0x1f138a0_0 .net "input31", 31 0, v0x1f115e0_0;  alias, 1 drivers
v0x1f13970_0 .net "input4", 31 0, v0x1f00920_0;  alias, 1 drivers
v0x1f13a40_0 .net "input5", 31 0, v0x1f01380_0;  alias, 1 drivers
v0x1f13b10_0 .net "input6", 31 0, v0x1f01cd0_0;  alias, 1 drivers
v0x1f12e60_0 .net "input7", 31 0, v0x1f02690_0;  alias, 1 drivers
v0x1f13dc0_0 .net "input8", 31 0, v0x1f031a0_0;  alias, 1 drivers
v0x1f13e90_0 .net "input9", 31 0, v0x1f03ad0_0;  alias, 1 drivers
v0x1f13f60 .array "mux", 0 31;
v0x1f13f60_0 .net v0x1f13f60 0, 31 0, L_0x1ff0a30; 1 drivers
v0x1f13f60_1 .net v0x1f13f60 1, 31 0, L_0x1ff10e0; 1 drivers
v0x1f13f60_2 .net v0x1f13f60 2, 31 0, L_0x1ff21a0; 1 drivers
v0x1f13f60_3 .net v0x1f13f60 3, 31 0, L_0x1ff22a0; 1 drivers
v0x1f13f60_4 .net v0x1f13f60 4, 31 0, L_0x1ff23a0; 1 drivers
v0x1f13f60_5 .net v0x1f13f60 5, 31 0, L_0x1ff24a0; 1 drivers
v0x1f13f60_6 .net v0x1f13f60 6, 31 0, L_0x1ff25a0; 1 drivers
v0x1f13f60_7 .net v0x1f13f60 7, 31 0, L_0x1ff26a0; 1 drivers
v0x1f13f60_8 .net v0x1f13f60 8, 31 0, L_0x1ff27a0; 1 drivers
v0x1f13f60_9 .net v0x1f13f60 9, 31 0, L_0x1ff28a0; 1 drivers
v0x1f13f60_10 .net v0x1f13f60 10, 31 0, L_0x1ff29a0; 1 drivers
v0x1f13f60_11 .net v0x1f13f60 11, 31 0, L_0x1ff2aa0; 1 drivers
v0x1f13f60_12 .net v0x1f13f60 12, 31 0, L_0x1ff2c10; 1 drivers
v0x1f13f60_13 .net v0x1f13f60 13, 31 0, L_0x1ff2d10; 1 drivers
v0x1f13f60_14 .net v0x1f13f60 14, 31 0, L_0x1ff2ba0; 1 drivers
v0x1f13f60_15 .net v0x1f13f60 15, 31 0, L_0x1ff2f20; 1 drivers
v0x1f13f60_16 .net v0x1f13f60 16, 31 0, L_0x1ff30b0; 1 drivers
v0x1f13f60_17 .net v0x1f13f60 17, 31 0, L_0x1ff31b0; 1 drivers
v0x1f13f60_18 .net v0x1f13f60 18, 31 0, L_0x1ff3020; 1 drivers
v0x1f13f60_19 .net v0x1f13f60 19, 31 0, L_0x1ff33e0; 1 drivers
v0x1f13f60_20 .net v0x1f13f60 20, 31 0, L_0x1ff32b0; 1 drivers
v0x1f13f60_21 .net v0x1f13f60 21, 31 0, L_0x1ff3620; 1 drivers
v0x1f13f60_22 .net v0x1f13f60 22, 31 0, L_0x1ff34e0; 1 drivers
v0x1f13f60_23 .net v0x1f13f60 23, 31 0, L_0x1ff3870; 1 drivers
v0x1f13f60_24 .net v0x1f13f60 24, 31 0, L_0x1ff3720; 1 drivers
v0x1f13f60_25 .net v0x1f13f60 25, 31 0, L_0x1ff3ad0; 1 drivers
v0x1f13f60_26 .net v0x1f13f60 26, 31 0, L_0x1ff3970; 1 drivers
v0x1f13f60_27 .net v0x1f13f60 27, 31 0, L_0x1ff3d40; 1 drivers
v0x1f13f60_28 .net v0x1f13f60 28, 31 0, L_0x1ff3bd0; 1 drivers
v0x1f13f60_29 .net v0x1f13f60 29, 31 0, L_0x1ff3fc0; 1 drivers
v0x1f13f60_30 .net v0x1f13f60 30, 31 0, L_0x1ff3e40; 1 drivers
v0x1f13f60_31 .net v0x1f13f60 31, 31 0, L_0x1ff4250; 1 drivers
v0x1f14510_0 .net "out", 31 0, L_0x1ff4590;  alias, 1 drivers
L_0x1ff40c0 .array/port v0x1f13f60, L_0x1ff4460;
L_0x1ff4460 .concat [ 5 2 0 0], L_0x1f1c8c0, L_0x7f4895a3e258;
S_0x1f14b30 .scope module, "multiplexer2" "mux32to1by32" 10 41, 9 60 0, S_0x1efd8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x1ff4600 .functor BUFZ 32, v0x1f18690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4670 .functor BUFZ 32, v0x1efeb70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff46e0 .functor BUFZ 32, v0x1eff540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4750 .functor BUFZ 32, v0x1effeb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff47c0 .functor BUFZ 32, v0x1f00920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4830 .functor BUFZ 32, v0x1f01380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff48a0 .functor BUFZ 32, v0x1f01cd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4910 .functor BUFZ 32, v0x1f02690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4980 .functor BUFZ 32, v0x1f031a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff49f0 .functor BUFZ 32, v0x1f03ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4a60 .functor BUFZ 32, v0x1f04490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4ad0 .functor BUFZ 32, v0x1f04e50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4bb0 .functor BUFZ 32, v0x1f05810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4c20 .functor BUFZ 32, v0x1f06320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4b40 .functor BUFZ 32, v0x1f06c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4c90 .functor BUFZ 32, v0x1f07650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4d90 .functor BUFZ 32, v0x1f03090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4e00 .functor BUFZ 32, v0x1f08b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4d00 .functor BUFZ 32, v0x1f09510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4f10 .functor BUFZ 32, v0x1f09ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4e70 .functor BUFZ 32, v0x1f0a890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff5030 .functor BUFZ 32, v0x1f0b250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff4f80 .functor BUFZ 32, v0x1f0bc10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff5160 .functor BUFZ 32, v0x1f0c5d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff50a0 .functor BUFZ 32, v0x1f0cf90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff52a0 .functor BUFZ 32, v0x1f0d950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff51d0 .functor BUFZ 32, v0x1f0e310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff53f0 .functor BUFZ 32, v0x1f0ecd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff5310 .functor BUFZ 32, v0x1f0f690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff5550 .functor BUFZ 32, v0x1f061d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff5460 .functor BUFZ 32, v0x1f10c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff56c0 .functor BUFZ 32, v0x1f115e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff58e0 .functor BUFZ 32, L_0x1ff55c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f4895a3e2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f11c70_0 .net *"_s101", 1 0, L_0x7f4895a3e2a0;  1 drivers
v0x1f15150_0 .net *"_s96", 31 0, L_0x1ff55c0;  1 drivers
v0x1f15250_0 .net *"_s98", 6 0, L_0x1ff5840;  1 drivers
v0x1f15310_0 .net "address", 4 0, L_0x1f1c790;  alias, 1 drivers
v0x1f15420_0 .net "input0", 31 0, v0x1f18690_0;  alias, 1 drivers
v0x1f15530_0 .net "input1", 31 0, v0x1efeb70_0;  alias, 1 drivers
v0x1f15620_0 .net "input10", 31 0, v0x1f04490_0;  alias, 1 drivers
v0x1f15730_0 .net "input11", 31 0, v0x1f04e50_0;  alias, 1 drivers
v0x1f15840_0 .net "input12", 31 0, v0x1f05810_0;  alias, 1 drivers
v0x1f15990_0 .net "input13", 31 0, v0x1f06320_0;  alias, 1 drivers
v0x1f15aa0_0 .net "input14", 31 0, v0x1f06c90_0;  alias, 1 drivers
v0x1f15bb0_0 .net "input15", 31 0, v0x1f07650_0;  alias, 1 drivers
v0x1f15cc0_0 .net "input16", 31 0, v0x1f03090_0;  alias, 1 drivers
v0x1f15dd0_0 .net "input17", 31 0, v0x1f08b50_0;  alias, 1 drivers
v0x1f15ee0_0 .net "input18", 31 0, v0x1f09510_0;  alias, 1 drivers
v0x1f15ff0_0 .net "input19", 31 0, v0x1f09ed0_0;  alias, 1 drivers
v0x1f16100_0 .net "input2", 31 0, v0x1eff540_0;  alias, 1 drivers
v0x1f162b0_0 .net "input20", 31 0, v0x1f0a890_0;  alias, 1 drivers
v0x1f163a0_0 .net "input21", 31 0, v0x1f0b250_0;  alias, 1 drivers
v0x1f164b0_0 .net "input22", 31 0, v0x1f0bc10_0;  alias, 1 drivers
v0x1f165c0_0 .net "input23", 31 0, v0x1f0c5d0_0;  alias, 1 drivers
v0x1f166d0_0 .net "input24", 31 0, v0x1f0cf90_0;  alias, 1 drivers
v0x1f167e0_0 .net "input25", 31 0, v0x1f0d950_0;  alias, 1 drivers
v0x1f168f0_0 .net "input26", 31 0, v0x1f0e310_0;  alias, 1 drivers
v0x1f16a00_0 .net "input27", 31 0, v0x1f0ecd0_0;  alias, 1 drivers
v0x1f16b10_0 .net "input28", 31 0, v0x1f0f690_0;  alias, 1 drivers
v0x1f16c20_0 .net "input29", 31 0, v0x1f061d0_0;  alias, 1 drivers
v0x1f16d30_0 .net "input3", 31 0, v0x1effeb0_0;  alias, 1 drivers
v0x1f16e40_0 .net "input30", 31 0, v0x1f10c20_0;  alias, 1 drivers
v0x1f16f50_0 .net "input31", 31 0, v0x1f115e0_0;  alias, 1 drivers
v0x1f17060_0 .net "input4", 31 0, v0x1f00920_0;  alias, 1 drivers
v0x1f17170_0 .net "input5", 31 0, v0x1f01380_0;  alias, 1 drivers
v0x1f17280_0 .net "input6", 31 0, v0x1f01cd0_0;  alias, 1 drivers
v0x1f16210_0 .net "input7", 31 0, v0x1f02690_0;  alias, 1 drivers
v0x1f175a0_0 .net "input8", 31 0, v0x1f031a0_0;  alias, 1 drivers
v0x1f176b0_0 .net "input9", 31 0, v0x1f03ad0_0;  alias, 1 drivers
v0x1f177c0 .array "mux", 0 31;
v0x1f177c0_0 .net v0x1f177c0 0, 31 0, L_0x1ff4600; 1 drivers
v0x1f177c0_1 .net v0x1f177c0 1, 31 0, L_0x1ff4670; 1 drivers
v0x1f177c0_2 .net v0x1f177c0 2, 31 0, L_0x1ff46e0; 1 drivers
v0x1f177c0_3 .net v0x1f177c0 3, 31 0, L_0x1ff4750; 1 drivers
v0x1f177c0_4 .net v0x1f177c0 4, 31 0, L_0x1ff47c0; 1 drivers
v0x1f177c0_5 .net v0x1f177c0 5, 31 0, L_0x1ff4830; 1 drivers
v0x1f177c0_6 .net v0x1f177c0 6, 31 0, L_0x1ff48a0; 1 drivers
v0x1f177c0_7 .net v0x1f177c0 7, 31 0, L_0x1ff4910; 1 drivers
v0x1f177c0_8 .net v0x1f177c0 8, 31 0, L_0x1ff4980; 1 drivers
v0x1f177c0_9 .net v0x1f177c0 9, 31 0, L_0x1ff49f0; 1 drivers
v0x1f177c0_10 .net v0x1f177c0 10, 31 0, L_0x1ff4a60; 1 drivers
v0x1f177c0_11 .net v0x1f177c0 11, 31 0, L_0x1ff4ad0; 1 drivers
v0x1f177c0_12 .net v0x1f177c0 12, 31 0, L_0x1ff4bb0; 1 drivers
v0x1f177c0_13 .net v0x1f177c0 13, 31 0, L_0x1ff4c20; 1 drivers
v0x1f177c0_14 .net v0x1f177c0 14, 31 0, L_0x1ff4b40; 1 drivers
v0x1f177c0_15 .net v0x1f177c0 15, 31 0, L_0x1ff4c90; 1 drivers
v0x1f177c0_16 .net v0x1f177c0 16, 31 0, L_0x1ff4d90; 1 drivers
v0x1f177c0_17 .net v0x1f177c0 17, 31 0, L_0x1ff4e00; 1 drivers
v0x1f177c0_18 .net v0x1f177c0 18, 31 0, L_0x1ff4d00; 1 drivers
v0x1f177c0_19 .net v0x1f177c0 19, 31 0, L_0x1ff4f10; 1 drivers
v0x1f177c0_20 .net v0x1f177c0 20, 31 0, L_0x1ff4e70; 1 drivers
v0x1f177c0_21 .net v0x1f177c0 21, 31 0, L_0x1ff5030; 1 drivers
v0x1f177c0_22 .net v0x1f177c0 22, 31 0, L_0x1ff4f80; 1 drivers
v0x1f177c0_23 .net v0x1f177c0 23, 31 0, L_0x1ff5160; 1 drivers
v0x1f177c0_24 .net v0x1f177c0 24, 31 0, L_0x1ff50a0; 1 drivers
v0x1f177c0_25 .net v0x1f177c0 25, 31 0, L_0x1ff52a0; 1 drivers
v0x1f177c0_26 .net v0x1f177c0 26, 31 0, L_0x1ff51d0; 1 drivers
v0x1f177c0_27 .net v0x1f177c0 27, 31 0, L_0x1ff53f0; 1 drivers
v0x1f177c0_28 .net v0x1f177c0 28, 31 0, L_0x1ff5310; 1 drivers
v0x1f177c0_29 .net v0x1f177c0 29, 31 0, L_0x1ff5550; 1 drivers
v0x1f177c0_30 .net v0x1f177c0 30, 31 0, L_0x1ff5460; 1 drivers
v0x1f177c0_31 .net v0x1f177c0 31, 31 0, L_0x1ff56c0; 1 drivers
v0x1f17d90_0 .net "out", 31 0, L_0x1ff58e0;  alias, 1 drivers
L_0x1ff55c0 .array/port v0x1f177c0, L_0x1ff5840;
L_0x1ff5840 .concat [ 5 2 0 0], L_0x1f1c790, L_0x7f4895a3e2a0;
S_0x1f18400 .scope module, "register0" "register32zero" 10 27, 10 70 0, S_0x1efd8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 1 "wrenable"
    .port_info 2 /INPUT 1 "clk"
P_0x1f14d00 .param/l "W" 0 10 70, +C4<00000000000000000000000000100000>;
v0x1f185d0_0 .net "clk", 0 0, v0x1f1c380_0;  alias, 1 drivers
v0x1f18690_0 .var "q", 31 0;
v0x1f187a0_0 .net "wrenable", 0 0, v0x1ef8d90_0;  alias, 1 drivers
    .scope S_0x1ef68c0;
T_0 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1ef7030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1ef6c10_0;
    %ix/getv 3, v0x1ef6b30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ef6f90, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1ef68c0;
T_1 ;
    %vpi_call 7 19 "$readmemh", "mem.dat", v0x1ef6f90 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1ef8010;
T_2 ;
    %wait E_0x1ef83c0;
    %load/vec4 v0x1ef8c20_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %vpi_call 8 197 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %load/vec4 v0x1ef8f20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1ef8e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
T_2.12 ;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %load/vec4 v0x1ef8f20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1ef8e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
T_2.14 ;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x1ef8600_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %vpi_call 8 192 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8a30_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1ef8450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef87a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef8700_0, 0, 1;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1efd210;
T_3 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1efd600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1efd4f0_0;
    %assign/vec4 v0x1efd6a0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1efe620;
T_4 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1efec40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1efea80_0;
    %assign/vec4 v0x1efeb70_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1eff010;
T_5 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1eff5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1eff450_0;
    %assign/vec4 v0x1eff540_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1effa20;
T_6 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1efffa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1effdf0_0;
    %assign/vec4 v0x1effeb0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1f00430;
T_7 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f00a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1f007d0_0;
    %assign/vec4 v0x1f00920_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f00e00;
T_8 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f01420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f012e0_0;
    %assign/vec4 v0x1f01380_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1f01840;
T_9 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f01dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f01c10_0;
    %assign/vec4 v0x1f01cd0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1f02200;
T_10 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f02780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f025d0_0;
    %assign/vec4 v0x1f02690_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1f02c00;
T_11 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f03240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1f02fd0_0;
    %assign/vec4 v0x1f031a0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1f03640;
T_12 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f03bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1f03a10_0;
    %assign/vec4 v0x1f03ad0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1f04000;
T_13 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f04580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1f043d0_0;
    %assign/vec4 v0x1f04490_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1f049c0;
T_14 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f04f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1f04d90_0;
    %assign/vec4 v0x1f04e50_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1f05380;
T_15 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f05900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1f05750_0;
    %assign/vec4 v0x1f05810_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1f05d40;
T_16 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f063c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1f011d0_0;
    %assign/vec4 v0x1f06320_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1f06800;
T_17 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f06d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1f06bd0_0;
    %assign/vec4 v0x1f06c90_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1f071c0;
T_18 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f07740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1f07590_0;
    %assign/vec4 v0x1f07650_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1f07c20;
T_19 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f082a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1f07fd0_0;
    %assign/vec4 v0x1f03090_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1f086c0;
T_20 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f08c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1f08a90_0;
    %assign/vec4 v0x1f08b50_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1f09080;
T_21 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f09600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1f09450_0;
    %assign/vec4 v0x1f09510_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1f09a40;
T_22 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f09fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1f09e10_0;
    %assign/vec4 v0x1f09ed0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1f0a400;
T_23 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f0a980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1f0a7d0_0;
    %assign/vec4 v0x1f0a890_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1f0adc0;
T_24 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f0b340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1f0b190_0;
    %assign/vec4 v0x1f0b250_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1f0b780;
T_25 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f0bd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1f0bb50_0;
    %assign/vec4 v0x1f0bc10_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1f0c140;
T_26 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f0c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1f0c510_0;
    %assign/vec4 v0x1f0c5d0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1f0cb00;
T_27 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f0d080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1f0ced0_0;
    %assign/vec4 v0x1f0cf90_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1f0d4c0;
T_28 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f0da40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1f0d890_0;
    %assign/vec4 v0x1f0d950_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1f0de80;
T_29 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f0e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1f0e250_0;
    %assign/vec4 v0x1f0e310_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1f0e840;
T_30 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f0edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1f0ec10_0;
    %assign/vec4 v0x1f0ecd0_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1f0f200;
T_31 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f0f780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1f0f5d0_0;
    %assign/vec4 v0x1f0f690_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1f0fbc0;
T_32 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f103a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1f06110_0;
    %assign/vec4 v0x1f061d0_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1f10790;
T_33 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f10d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1f10b60_0;
    %assign/vec4 v0x1f10c20_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1f11150;
T_34 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f116d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1f11520_0;
    %assign/vec4 v0x1f115e0_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1f18400;
T_35 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1f187a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1f18690_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1ef5a50;
T_36 ;
    %wait E_0x1d3bb00;
    %load/vec4 v0x1ef6390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1ef60e0_0;
    %ix/getv 3, v0x1ef5ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ef6280, 0, 4;
T_36.0 ;
    %ix/getv 4, v0x1ef5ef0_0;
    %load/vec4a v0x1ef6280, 4;
    %assign/vec4 v0x1ef61a0_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1def5c0;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f1c420_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x1def5c0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1c380_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x1def5c0;
T_39 ;
    %delay 10, 0;
    %load/vec4 v0x1f1c380_0;
    %nor/r;
    %store/vec4 v0x1f1c380_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1def5c0;
T_40 ;
    %vpi_call 2 57 "$dumpfile", "cputest.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1c4e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f1c4e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1c4e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 69 "$display", "Time | PC       | Instruction" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_40.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_40.1, 5;
    %jmp/1 T_40.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 2 71 "$display", "%4t | %h | %h", $time, v0x1f19f10_0, v0x1f197f0_0 {0 0 0};
    %delay 20, 0;
    %jmp T_40.0;
T_40.1 ;
    %pop/vec4 1;
    %vpi_call 2 73 "$display", "... more execution (see waveform)" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "execution.t.v";
    "./execution.v";
    "./alu.v";
    "./datamemory.v";
    "./instructiondecoder.v";
    "./memory.v";
    "./lut.v";
    "./basicbuildingblocks.v";
    "./regfile.v";
