#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Jun 27 10:21:21 2018
# Process ID: 9708
# Current directory: C:/Users/admin/Desktop/MultiCycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7364 C:\Users\admin\Desktop\MultiCycleCPU\MultiCycleCPU.xpr
# Log file: C:/Users/admin/Desktop/MultiCycleCPU/vivado.log
# Journal file: C:/Users/admin/Desktop/MultiCycleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 683.793 ; gain = 86.035
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/OutputFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/WriteRegSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteRegSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/WriteDataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteDataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCJump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCBranch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCBranch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCAddFour.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddFour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DBDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataOutSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataOutSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/BDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALUoutDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUoutDR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ADR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 697.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fa978e9ae4e2460cbd5a120059ea4ee5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAddFour
Compiling module xil_defaultlib.PCJump
Compiling module xil_defaultlib.PCBranch
Compiling module xil_defaultlib.PCSelector
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.WriteRegSelector
Compiling module xil_defaultlib.WriteDataSelector
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataOutSelector
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.OutputFunction
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MultiCycleCPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xsim.dir/cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xsim.dir/cpu_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 27 10:34:05 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 27 10:34:05 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 697.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 706.551 ; gain = 8.297
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 706.555 ; gain = 9.070
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
run 600 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 783.129 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 27 10:53:16 2018...
