;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -107, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB <0, @2
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	MOV -17, <-320
	SUB #72, @200
	MOV -1, <-20
	ADD 210, 60
	SUB @127, 106
	SUB @121, 106
	SUB @121, 106
	MOV -7, <-20
	SUB @121, 106
	SPL 0, -2
	SUB @127, 100
	MOV -1, <-20
	SPL 0, -202
	ADD 100, 9
	SUB <0, @2
	MOV -17, <-320
	SUB @127, 100
	SPL 0, -2
	MOV -7, <-20
	MOV -1, <-20
	ADD <100, 104
	SPL <827, 140
	SUB @127, 106
	SPL 0, -202
	ADD 100, 9
	SPL 0, -202
	MOV -1, <-20
	MOV -901, <-40
	MOV -1, <-20
	MOV -1, <-20
	SPL <0, -191
	MOV -1, <-20
	MOV -107, <-20
	ADD 210, 60
	SPL 0, -202
	MOV -1, <-20
	SPL 0, -202
	ADD 270, 1
	ADD 210, 30
	CMP 210, 301
