	component soc_design is
		port (
			clock_clk    : in std_logic := 'X'; -- clk
			fpga_reset_n : in std_logic := 'X'  -- reset_n
		);
	end component soc_design;

