

Microchip MPLAB XC8 Assembler V2.30 build 20200825195618 
                                                                                               Tue Oct 20 15:46:22 2020

Microchip MPLAB XC8 C Compiler v2.30 (Free license) build 20200825195618 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.30
    15                           ; Generated 02/06/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F57Q43 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     
    49                           	psect	nvCOMRAM
    50  000501                     __pnvCOMRAM:
    51                           	callstack 0
    52  000501                     _overflow_difference:
    53                           	callstack 0
    54  000501                     	ds	1
    55  000502                     _overflow_sum:
    56                           	callstack 0
    57  000502                     	ds	1
    58  000503                     _carry_difference:
    59                           	callstack 0
    60  000503                     	ds	1
    61  000504                     _carry_sum:
    62                           	callstack 0
    63  000504                     	ds	1
    64  000505                     _difference:
    65                           	callstack 0
    66  000505                     	ds	1
    67  000506                     _sum:
    68                           	callstack 0
    69  000506                     	ds	1
    70  0000                     _WPUBbits	set	1033
    71  0000                     _ANSELBbits	set	1032
    72  0000                     _ANSELEbits	set	1056
    73  0000                     _ANSELD	set	1048
    74  0000                     _ANSELC	set	1040
    75  0000                     _ANSELA	set	1024
    76  0000                     _PORTEbits	set	1234
    77  0000                     _PORTD	set	1233
    78  0000                     _PORTBbits	set	1231
    79  0000                     _STATUSbits	set	1240
    80  0000                     _PORTC	set	1232
    81  0000                     _PORTA	set	1230
    82  0000                     _TRISEbits	set	1226
    83  0000                     _TRISBbits	set	1223
    84  0000                     _TRISD	set	1225
    85  0000                     _TRISC	set	1224
    86  0000                     _TRISA	set	1222
    87                           
    88                           ; #config settings
    89                           
    90                           	psect	cinit
    91  01FF24                     __pcinit:
    92                           	callstack 0
    93  01FF24                     start_initialization:
    94                           	callstack 0
    95  01FF24                     __initialization:
    96                           	callstack 0
    97  01FF24                     end_of_initialization:
    98                           	callstack 0
    99  01FF24                     __end_of__initialization:
   100                           	callstack 0
   101  01FF24  0100               	movlb	0
   102  01FF26  EF95  F0FF         	goto	_main	;jump to C main() function
   103                           
   104                           	psect	cstackCOMRAM
   105  000000                     __pcstackCOMRAM:
   106                           	callstack 0
   107  000000                     
   108                           ; 1 bytes @ 0x0
   109 ;;
   110 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   111 ;;
   112 ;; *************** function _main *****************
   113 ;; Defined at:
   114 ;;		line 127 in file "main.c"
   115 ;; Parameters:    Size  Location     Type
   116 ;;		None
   117 ;; Auto vars:     Size  Location     Type
   118 ;;		None
   119 ;; Return value:  Size  Location     Type
   120 ;;                  1    wreg      void 
   121 ;; Registers used:
   122 ;;		wreg, status,2, status,0
   123 ;; Tracked objects:
   124 ;;		On entry : 0/0
   125 ;;		On exit  : 0/0
   126 ;;		Unchanged: 0/0
   127 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   128 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   129 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   130 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   131 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   132 ;;Total ram usage:        0 bytes
   133 ;; This function calls:
   134 ;;		Nothing
   135 ;; This function is called by:
   136 ;;		Startup code after reset
   137 ;; This function uses a non-reentrant model
   138 ;;
   139                           
   140                           	psect	text0
   141  01FF2A                     __ptext0:
   142                           	callstack 0
   143  01FF2A                     _main:
   144                           	callstack 128
   145  01FF2A  F000               	nop		;# 
   146  01FF2C                     
   147                           ;main.c: 133:     ANSELA = 0;
   148  01FF2C  0E00               	movlw	0
   149  01FF2E  0104               	movlb	4	; () banked
   150  01FF30  6F00               	movwf	0,b	;volatile
   151                           
   152                           ;main.c: 134:     ANSELC = 0;
   153  01FF32  0E00               	movlw	0
   154  01FF34  6F10               	movwf	16,b	;volatile
   155                           
   156                           ;main.c: 135:     ANSELD = 0;
   157  01FF36  0E00               	movlw	0
   158  01FF38  6F18               	movwf	24,b	;volatile
   159  01FF3A                     
   160                           ; BSR set to: 4
   161                           ;main.c: 138:     ANSELEbits.ANSELE1 = 0;
   162  01FF3A  9320               	bcf	32,1,b	;volatile
   163  01FF3C                     
   164                           ; BSR set to: 4
   165                           ;main.c: 139:     ANSELEbits.ANSELE2 = 0;
   166  01FF3C  9520               	bcf	32,2,b	;volatile
   167  01FF3E                     
   168                           ; BSR set to: 4
   169                           ;main.c: 142:     ANSELBbits.ANSELB4 = 0;
   170  01FF3E  9908               	bcf	8,4,b	;volatile
   171  01FF40                     
   172                           ; BSR set to: 4
   173                           ;main.c: 145:     TRISA = 0xFF;
   174  01FF40  68C6               	setf	198,c	;volatile
   175  01FF42                     
   176                           ; BSR set to: 4
   177                           ;main.c: 146:     TRISC = 0xFF;
   178  01FF42  68C8               	setf	200,c	;volatile
   179                           
   180                           ;main.c: 149:     TRISD = 0;
   181  01FF44  0E00               	movlw	0
   182  01FF46  6EC9               	movwf	201,c	;volatile
   183  01FF48                     
   184                           ; BSR set to: 4
   185                           ;main.c: 152:     TRISBbits.TRISB4 = 1;
   186  01FF48  88C7               	bsf	199,4,c	;volatile
   187  01FF4A                     
   188                           ; BSR set to: 4
   189                           ;main.c: 155:     WPUBbits.WPUB4 = 1;
   190  01FF4A  8909               	bsf	9,4,b	;volatile
   191  01FF4C                     
   192                           ; BSR set to: 4
   193                           ;main.c: 158:     TRISEbits.TRISE1 = 0;
   194  01FF4C  92CA               	bcf	202,1,c	;volatile
   195  01FF4E                     
   196                           ; BSR set to: 4
   197                           ;main.c: 159:     TRISEbits.TRISE2 = 0;
   198  01FF4E  94CA               	bcf	202,2,c	;volatile
   199  01FF50                     l51:
   200  01FF50  F000               	nop		;# 
   201  01FF52                     
   202                           ;main.c: 169:         sum = PORTA + PORTC;
   203  01FF52  50CE               	movf	206,w,c	;volatile
   204  01FF54  24D0               	addwf	208,w,c	;volatile
   205  01FF56  6E06               	movwf	_sum^(0+1280),c
   206  01FF58                     
   207                           ;main.c: 171:         carry_sum = STATUSbits.C;
   208  01FF58  B0D8               	btfsc	216,0,c	;volatile
   209  01FF5A  EFB1  F0FF         	goto	u11
   210  01FF5E  EFB4  F0FF         	goto	u10
   211  01FF62                     u11:
   212  01FF62  0E01               	movlw	1
   213  01FF64  EFB5  F0FF         	goto	u16
   214  01FF68                     u10:
   215  01FF68  0E00               	movlw	0
   216  01FF6A                     u16:
   217  01FF6A  6E04               	movwf	_carry_sum^(0+1280),c
   218  01FF6C                     
   219                           ;main.c: 173:         overflow_sum = STATUSbits.OV;
   220  01FF6C  B6D8               	btfsc	216,3,c	;volatile
   221  01FF6E  EFBB  F0FF         	goto	u21
   222  01FF72  EFBE  F0FF         	goto	u20
   223  01FF76                     u21:
   224  01FF76  0E01               	movlw	1
   225  01FF78  EFBF  F0FF         	goto	u26
   226  01FF7C                     u20:
   227  01FF7C  0E00               	movlw	0
   228  01FF7E                     u26:
   229  01FF7E  6E02               	movwf	_overflow_sum^(0+1280),c
   230  01FF80                     
   231                           ;main.c: 177:         difference = PORTA - PORTC;
   232  01FF80  50D0               	movf	208,w,c	;volatile
   233  01FF82  5CCE               	subwf	206,w,c	;volatile
   234  01FF84  6E05               	movwf	_difference^(0+1280),c
   235                           
   236                           ;main.c: 179:         carry_difference = STATUSbits.C;
   237  01FF86  B0D8               	btfsc	216,0,c	;volatile
   238  01FF88  EFC8  F0FF         	goto	u31
   239  01FF8C  EFCB  F0FF         	goto	u30
   240  01FF90                     u31:
   241  01FF90  0E01               	movlw	1
   242  01FF92  EFCC  F0FF         	goto	u36
   243  01FF96                     u30:
   244  01FF96  0E00               	movlw	0
   245  01FF98                     u36:
   246  01FF98  6E03               	movwf	_carry_difference^(0+1280),c
   247                           
   248                           ;main.c: 181:         overflow_difference = STATUSbits.OV;
   249  01FF9A  B6D8               	btfsc	216,3,c	;volatile
   250  01FF9C  EFD2  F0FF         	goto	u41
   251  01FFA0  EFD5  F0FF         	goto	u40
   252  01FFA4                     u41:
   253  01FFA4  0E01               	movlw	1
   254  01FFA6  EFD6  F0FF         	goto	u46
   255  01FFAA                     u40:
   256  01FFAA  0E00               	movlw	0
   257  01FFAC                     u46:
   258  01FFAC  6E01               	movwf	_overflow_difference^(0+1280),c
   259  01FFAE                     
   260                           ;main.c: 186:         if (PORTBbits.RB4 == 1)
   261  01FFAE  A8CF               	btfss	207,4,c	;volatile
   262  01FFB0  EFDC  F0FF         	goto	u51
   263  01FFB4  EFDE  F0FF         	goto	u50
   264  01FFB8                     u51:
   265  01FFB8  EFED  F0FF         	goto	l52
   266  01FFBC                     u50:
   267  01FFBC                     
   268                           ;main.c: 187:         {;main.c: 190:             PORTD = sum;
   269  01FFBC  0061  F418  F4D1   	movff	_sum,1233	;volatile
   270                           
   271                           ;main.c: 193:             PORTEbits.RE1 = carry_sum;
   272  01FFC2  B004               	btfsc	_carry_sum^(0+1280),0,c
   273  01FFC4  D002               	bra	u65
   274  01FFC6  92D2               	bcf	210,1,c	;volatile
   275  01FFC8  D001               	bra	u66
   276  01FFCA                     u65:
   277  01FFCA  82D2               	bsf	210,1,c	;volatile
   278  01FFCC                     u66:
   279                           
   280                           ;main.c: 196:             PORTEbits.RE2 = overflow_sum;
   281  01FFCC  B002               	btfsc	_overflow_sum^(0+1280),0,c
   282  01FFCE  D002               	bra	u75
   283  01FFD0  94D2               	bcf	210,2,c	;volatile
   284  01FFD2  D001               	bra	u76
   285  01FFD4                     u75:
   286  01FFD4  84D2               	bsf	210,2,c	;volatile
   287  01FFD6                     u76:
   288                           
   289                           ;main.c: 197:         }
   290  01FFD6  EFA8  F0FF         	goto	l51
   291  01FFDA                     l52:
   292                           
   293                           ;main.c: 199:         {;main.c: 201:             PORTD = difference;
   294  01FFDA  0061  F414  F4D1   	movff	_difference,1233	;volatile
   295                           
   296                           ;main.c: 204:             PORTEbits.RE1 = carry_difference;
   297  01FFE0  B003               	btfsc	_carry_difference^(0+1280),0,c
   298  01FFE2  D002               	bra	u85
   299  01FFE4  92D2               	bcf	210,1,c	;volatile
   300  01FFE6  D001               	bra	u86
   301  01FFE8                     u85:
   302  01FFE8  82D2               	bsf	210,1,c	;volatile
   303  01FFEA                     u86:
   304                           
   305                           ;main.c: 207:             PORTEbits.RE2 = overflow_difference;
   306  01FFEA  B001               	btfsc	_overflow_difference^(0+1280),0,c
   307  01FFEC  D002               	bra	u95
   308  01FFEE  94D2               	bcf	210,2,c	;volatile
   309  01FFF0  D001               	bra	u96
   310  01FFF2                     u95:
   311  01FFF2  84D2               	bsf	210,2,c	;volatile
   312  01FFF4                     u96:
   313  01FFF4  EFA8  F0FF         	goto	l51
   314  01FFF8  EFFE  F0FF         	goto	start
   315  01FFFC                     __end_of_main:
   316                           	callstack 0
   317  0000                     
   318                           	psect	rparam
   319  0000                     
   320                           	psect	idloc
   321                           
   322                           ;Config register IDLOC0 @ 0x200000
   323                           ;	unspecified, using default values
   324  200000                     	org	2097152
   325  200000  0FFF               	dw	4095
   326                           
   327                           ;Config register IDLOC1 @ 0x200002
   328                           ;	unspecified, using default values
   329  200002                     	org	2097154
   330  200002  0FFF               	dw	4095
   331                           
   332                           ;Config register IDLOC2 @ 0x200004
   333                           ;	unspecified, using default values
   334  200004                     	org	2097156
   335  200004  0FFF               	dw	4095
   336                           
   337                           ;Config register IDLOC3 @ 0x200006
   338                           ;	unspecified, using default values
   339  200006                     	org	2097158
   340  200006  0FFF               	dw	4095
   341                           
   342                           ;Config register IDLOC4 @ 0x200008
   343                           ;	unspecified, using default values
   344  200008                     	org	2097160
   345  200008  0FFF               	dw	4095
   346                           
   347                           ;Config register IDLOC5 @ 0x20000A
   348                           ;	unspecified, using default values
   349  20000A                     	org	2097162
   350  20000A  0FFF               	dw	4095
   351                           
   352                           ;Config register IDLOC6 @ 0x20000C
   353                           ;	unspecified, using default values
   354  20000C                     	org	2097164
   355  20000C  0FFF               	dw	4095
   356                           
   357                           ;Config register IDLOC7 @ 0x20000E
   358                           ;	unspecified, using default values
   359  20000E                     	org	2097166
   360  20000E  0FFF               	dw	4095
   361                           
   362                           ;Config register IDLOC8 @ 0x200010
   363                           ;	unspecified, using default values
   364  200010                     	org	2097168
   365  200010  0FFF               	dw	4095
   366                           
   367                           ;Config register IDLOC9 @ 0x200012
   368                           ;	unspecified, using default values
   369  200012                     	org	2097170
   370  200012  0FFF               	dw	4095
   371                           
   372                           ;Config register IDLOC10 @ 0x200014
   373                           ;	unspecified, using default values
   374  200014                     	org	2097172
   375  200014  0FFF               	dw	4095
   376                           
   377                           ;Config register IDLOC11 @ 0x200016
   378                           ;	unspecified, using default values
   379  200016                     	org	2097174
   380  200016  0FFF               	dw	4095
   381                           
   382                           ;Config register IDLOC12 @ 0x200018
   383                           ;	unspecified, using default values
   384  200018                     	org	2097176
   385  200018  0FFF               	dw	4095
   386                           
   387                           ;Config register IDLOC13 @ 0x20001A
   388                           ;	unspecified, using default values
   389  20001A                     	org	2097178
   390  20001A  0FFF               	dw	4095
   391                           
   392                           ;Config register IDLOC14 @ 0x20001C
   393                           ;	unspecified, using default values
   394  20001C                     	org	2097180
   395  20001C  0FFF               	dw	4095
   396                           
   397                           ;Config register IDLOC15 @ 0x20001E
   398                           ;	unspecified, using default values
   399  20001E                     	org	2097182
   400  20001E  0FFF               	dw	4095
   401                           
   402                           	psect	config
   403                           
   404                           ;Config register CONFIG1 @ 0x300000
   405                           ;	External Oscillator Selection
   406                           ;	FEXTOSC = OFF, Oscillator not enabled
   407                           ;	Reset Oscillator Selection
   408                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
   409  300000                     	org	3145728
   410  300000  8C                 	db	140
   411                           
   412                           ;Config register CONFIG2 @ 0x300001
   413                           ;	Clock out Enable bit
   414                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   415                           ;	PRLOCKED One-Way Set Enable bit
   416                           ;	PR1WAY = ON, PRLOCKED bit can be cleared and set only once
   417                           ;	Clock Switch Enable bit
   418                           ;	CSWEN = OFF, The NOSC and NDIV bits cannot be changed by user software
   419                           ;	Fail-Safe Clock Monitor Enable bit
   420                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   421  300001                     	org	3145729
   422  300001  D7                 	db	215
   423                           
   424                           ;Config register CONFIG3 @ 0x300002
   425                           ;	MCLR Enable bit
   426                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   427                           ;	Power-up timer selection bits
   428                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   429                           ;	Multi-vector enable bit
   430                           ;	MVECEN = OFF, Interrupt contoller does not use vector table to prioritze interrupts
   431                           ;	IVTLOCK bit One-way set enable bit
   432                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
   433                           ;	Low Power BOR Enable bit
   434                           ;	LPBOREN = OFF, Low-Power BOR disabled
   435                           ;	Brown-out Reset Enable bits
   436                           ;	BOREN = OFF, Brown-out Reset disabled
   437  300002                     	org	3145730
   438  300002  37                 	db	55
   439                           
   440                           ;Config register CONFIG4 @ 0x300003
   441                           ;	Brown-out Reset Voltage Selection bits
   442                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
   443                           ;	ZCD Disable bit
   444                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
   445                           ;	PPSLOCK bit One-Way Set Enable bit
   446                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
   447                           ;	Stack Full/Underflow Reset Enable bit
   448                           ;	STVREN = ON, Stack full/underflow will cause Reset
   449                           ;	Low Voltage Programming Enable bit
   450                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
   451                           ;	Extended Instruction Set Enable bit
   452                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   453  300003                     	org	3145731
   454  300003  DF                 	db	223
   455                           
   456                           ;Config register CONFIG5 @ 0x300004
   457                           ;	WDT Period selection bits
   458                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   459                           ;	WDT operating mode
   460                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   461  300004                     	org	3145732
   462  300004  9F                 	db	159
   463                           
   464                           ;Config register CONFIG6 @ 0x300005
   465                           ;	WDT Window Select bits
   466                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   467                           ;	WDT input clock selector
   468                           ;	WDTCCS = SC, Software Control
   469  300005                     	org	3145733
   470  300005  FF                 	db	255
   471                           
   472                           ;Config register CONFIG7 @ 0x300006
   473                           ;	Boot Block Size selection bits
   474                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   475                           ;	Boot Block enable bit
   476                           ;	BBEN = OFF, Boot block disabled
   477                           ;	Storage Area Flash enable bit
   478                           ;	SAFEN = OFF, SAF disabled
   479                           ;	Background Debugger
   480                           ;	DEBUG = OFF, Background Debugger disabled
   481  300006                     	org	3145734
   482  300006  FF                 	db	255
   483                           
   484                           ;Config register CONFIG8 @ 0x300007
   485                           ;	Boot Block Write Protection bit
   486                           ;	WRTB = OFF, Boot Block not Write protected
   487                           ;	Configuration Register Write Protection bit
   488                           ;	WRTC = OFF, Configuration registers not Write protected
   489                           ;	Data EEPROM Write Protection bit
   490                           ;	WRTD = OFF, Data EEPROM not Write protected
   491                           ;	SAF Write protection bit
   492                           ;	WRTSAF = OFF, SAF not Write Protected
   493                           ;	Application Block write protection bit
   494                           ;	WRTAPP = OFF, Application Block not write protected
   495  300007                     	org	3145735
   496  300007  FF                 	db	255
   497                           
   498                           ; Padding undefined space
   499  300008                     	org	3145736
   500  300008  FF                 	db	255
   501                           
   502                           ;Config register CONFIG10 @ 0x300009
   503                           ;	PFM and Data EEPROM Code Protection bit
   504                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   505  300009                     	org	3145737
   506  300009  FF                 	db	255
   507                           tosu	equ	0x4FF
   508                           tosh	equ	0x4FE
   509                           tosl	equ	0x4FD
   510                           stkptr	equ	0x4FC
   511                           pclatu	equ	0x4FB
   512                           pclath	equ	0x4FA
   513                           pcl	equ	0x4F9
   514                           tblptru	equ	0x4F8
   515                           tblptrh	equ	0x4F7
   516                           tblptrl	equ	0x4F6
   517                           tablat	equ	0x4F5
   518                           prodh	equ	0x4F4
   519                           prodl	equ	0x4F3
   520                           indf0	equ	0x4EF
   521                           postinc0	equ	0x4EE
   522                           postdec0	equ	0x4ED
   523                           preinc0	equ	0x4EC
   524                           plusw0	equ	0x4EB
   525                           fsr0h	equ	0x4EA
   526                           fsr0l	equ	0x4E9
   527                           wreg	equ	0x4E8
   528                           indf1	equ	0x4E7
   529                           postinc1	equ	0x4E6
   530                           postdec1	equ	0x4E5
   531                           preinc1	equ	0x4E4
   532                           plusw1	equ	0x4E3
   533                           fsr1h	equ	0x4E2
   534                           fsr1l	equ	0x4E1
   535                           bsr	equ	0x4E0
   536                           indf2	equ	0x4DF
   537                           postinc2	equ	0x4DE
   538                           postdec2	equ	0x4DD
   539                           preinc2	equ	0x4DC
   540                           plusw2	equ	0x4DB
   541                           fsr2h	equ	0x4DA
   542                           fsr2l	equ	0x4D9
   543                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  6
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       6
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       6       1        6.3%
STACK                0      0       0       2        0.0%
DATA                 0      0       6       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
ABS                  0      0       6       6        0.0%
BITBANK6           100      0       0       7        0.0%
BANK6              100      0       0       8        0.0%
BITBANK7           100      0       0       9        0.0%
BANK7              100      0       0      10        0.0%
BITBANK8           100      0       0      11        0.0%
BANK8              100      0       0      12        0.0%
BITBANK9           100      0       0      13        0.0%
BANK9              100      0       0      14        0.0%
BITBANK10          100      0       0      15        0.0%
BANK10             100      0       0      16        0.0%
BITBANK11          100      0       0      17        0.0%
BANK11             100      0       0      18        0.0%
BITBANK12          100      0       0      19        0.0%
BANK12             100      0       0      20        0.0%
BITBANK13          100      0       0      21        0.0%
BANK13             100      0       0      22        0.0%
BITBANK14          100      0       0      23        0.0%
BANK14             100      0       0      24        0.0%
BITBANK15          100      0       0      25        0.0%
BANK15             100      0       0      26        0.0%
BITBANK16          100      0       0      27        0.0%
BANK16             100      0       0      28        0.0%
BITBANK17          100      0       0      29        0.0%
BANK17             100      0       0      30        0.0%
BITBANK18          100      0       0      31        0.0%
BANK18             100      0       0      32        0.0%
BITBANK19          100      0       0      33        0.0%
BANK19             100      0       0      34        0.0%
BITBANK20          100      0       0      35        0.0%
BANK20             100      0       0      36        0.0%
BITBANK21          100      0       0      37        0.0%
BANK21             100      0       0      38        0.0%
BITBANK22          100      0       0      39        0.0%
BANK22             100      0       0      40        0.0%
BITBANK23          100      0       0      41        0.0%
BANK23             100      0       0      42        0.0%
BITBANK24          100      0       0      43        0.0%
BANK24             100      0       0      44        0.0%
BITBANK25          100      0       0      45        0.0%
BANK25             100      0       0      46        0.0%
BITBANK26          100      0       0      47        0.0%
BANK26             100      0       0      48        0.0%
BITBANK27          100      0       0      49        0.0%
BANK27             100      0       0      50        0.0%
BITBANK28          100      0       0      51        0.0%
BANK28             100      0       0      52        0.0%
BITBANK29          100      0       0      53        0.0%
BANK29             100      0       0      54        0.0%
BITBANK30          100      0       0      55        0.0%
BANK30             100      0       0      56        0.0%
BITBANK31          100      0       0      57        0.0%
BANK31             100      0       0      58        0.0%
BITBANK32          100      0       0      59        0.0%
BANK32             100      0       0      60        0.0%
BITBANK33          100      0       0      61        0.0%
BANK33             100      0       0      62        0.0%
BITBANK34          100      0       0      63        0.0%
BANK34             100      0       0      64        0.0%
BITBANK35          100      0       0      65        0.0%
BANK35             100      0       0      66        0.0%
BITBANK36          100      0       0      67        0.0%
BANK36             100      0       0      68        0.0%
BIGRAM            1FFF      0       0      69        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.30 build 20200825195618 
Symbol Table                                                                                   Tue Oct 20 15:46:22 2020

                     l51 FF50                       l52 FFDA                       u10 FF68  
                     u11 FF62                       u20 FF7C                       u21 FF76  
                     u30 FF96                       u31 FF90                       u40 FFAA  
                     u16 FF6A                       u41 FFA4                       u50 FFBC  
                     u26 FF7E                       u51 FFB8                       u36 FF98  
                     u46 FFAC                       u65 FFCA                       u66 FFCC  
                     u75 FFD4                       u76 FFD6                       u85 FFE8  
                     u86 FFEA                       u95 FFF2                       u96 FFF4  
                    l731 FF2A                      l741 FF40                      l733 FF2C  
                    l751 FF4E                      l743 FF42                      l735 FF3A  
                    l761 FFAE                      l753 FF52                      l745 FF48  
                    l737 FF3C                      l763 FFBC                      l755 FF58  
                    l747 FF4A                      l739 FF3E                      l757 FF6C  
                    l749 FF4C                      l759 FF80                      _sum 0506  
                   _main FF2A                     start FFFC             ___param_bank 000000  
                  ?_main 0000                    _PORTA 0004CE                    _PORTC 0004D0  
                  _PORTD 0004D1                    _TRISA 0004C6                    _TRISC 0004C8  
                  _TRISD 0004C9          __initialization FF24             __end_of_main FFFC  
                 ??_main 0000            __activetblptr 000000                   _ANSELA 000400  
                 _ANSELC 000410                   _ANSELD 000418               __accesstop 0560  
__end_of__initialization FF24            ___rparam_used 000001           __pcstackCOMRAM 0000  
             __pnvCOMRAM 0501               _difference 0505      _overflow_difference 0501  
                __Hparam 0000                  __Lparam 0000         _carry_difference 0503  
                __pcinit FF24                  __ramtop 2500                  __ptext0 FF2A  
   end_of_initialization FF24                _PORTBbits 0004CF                _PORTEbits 0004D2  
              _TRISBbits 0004C7                _TRISEbits 0004CA      start_initialization FF24  
              _carry_sum 0504                 _WPUBbits 000409                 __Hrparam 0000  
               __Lrparam 0000               _ANSELBbits 000408               _ANSELEbits 000420  
          __size_of_main 00D2             _overflow_sum 0502               _STATUSbits 0004D8  
