Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 21 11:00:29 2025
| Host         : Edidiongs-Asus-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file BallBeamTop_timing_summary_routed.rpt -pb BallBeamTop_timing_summary_routed.pb -rpx BallBeamTop_timing_summary_routed.rpx -warn_on_violation
| Design       : BallBeamTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (310)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 133 register/latch pins with no clock driven by root clock pin: clk100 (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/divider/New_Clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (310)
--------------------------------------------------
 There are 310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  323          inf        0.000                      0                  323           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reader/echo_period_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/Digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.883ns  (logic 8.294ns (30.853%)  route 18.589ns (69.147%))
  Logic Levels:           36  (CARRY4=19 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  reader/echo_period_reg[0]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[0]/Q
                         net (fo=31, routed)          2.686     3.142    reader/S[0]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124     3.266 r  reader/Digit[0]_i_457/O
                         net (fo=1, routed)           0.000     3.266    ruler/Digit[0]_i_367_0[2]
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.642 r  ruler/Digit_reg[0]_i_421/CO[3]
                         net (fo=1, routed)           0.000     3.642    ruler/Digit_reg[0]_i_421_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.759 r  ruler/Digit_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000     3.759    ruler/Digit_reg[0]_i_422_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.876 r  ruler/Digit_reg[0]_i_374/CO[3]
                         net (fo=1, routed)           0.000     3.876    ruler/Digit_reg[0]_i_374_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.993 r  ruler/Digit_reg[0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     3.993    ruler/Digit_reg[0]_i_308_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  ruler/Digit_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000     4.110    ruler/Digit_reg[0]_i_204_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  ruler/Digit_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000     4.227    ruler/Digit_reg[0]_i_234_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.344 r  ruler/Digit_reg[0]_i_233/CO[3]
                         net (fo=1, routed)           0.000     4.344    ruler/Digit_reg[0]_i_233_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.659 r  ruler/Digit_reg[0]_i_232/O[3]
                         net (fo=3, routed)           1.296     5.955    reader/Digit_reg[3]_i_67[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.307     6.262 r  reader/Digit[3]_i_107/O
                         net (fo=1, routed)           0.466     6.728    ruler/Digit[3]_i_51_1[1]
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.248 r  ruler/Digit_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.248    ruler/Digit_reg[3]_i_67_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  ruler/Digit_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     7.365    ruler/Digit_reg[3]_i_113_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.680 r  ruler/Digit_reg[3]_i_124/O[3]
                         net (fo=3, routed)           1.307     8.987    ruler/Digit_reg[3]_i_124_n_4
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.307     9.294 r  ruler/Digit[3]_i_122/O
                         net (fo=2, routed)           0.581     9.874    ruler/Digit[3]_i_122_n_0
    SLICE_X15Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.998 r  ruler/Digit[3]_i_77/O
                         net (fo=2, routed)           1.027    11.025    ruler/Digit[3]_i_77_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.149 r  ruler/Digit[3]_i_81/O
                         net (fo=1, routed)           0.000    11.149    ruler/Digit[3]_i_81_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.550 r  ruler/Digit_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.550    ruler/Digit_reg[3]_i_59_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  ruler/Digit_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.664    ruler/Digit_reg[0]_i_67_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.977 r  ruler/Digit_reg[0]_i_22/O[3]
                         net (fo=6, routed)           1.445    13.422    ruler/Digit_reg[0]_i_22_n_4
    SLICE_X9Y96          LUT3 (Prop_lut3_I2_O)        0.335    13.757 r  ruler/Digit[0]_i_160/O
                         net (fo=2, routed)           0.690    14.447    ruler/Digit[0]_i_160_n_0
    SLICE_X9Y96          LUT4 (Prop_lut4_I0_O)        0.327    14.774 r  ruler/Digit[0]_i_164/O
                         net (fo=1, routed)           0.000    14.774    ruler/Digit[0]_i_164_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.175 r  ruler/Digit_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.175    ruler/Digit_reg[0]_i_58_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  ruler/Digit_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.289    ruler/Digit_reg[0]_i_21_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.623 r  ruler/Digit_reg[0]_i_6/O[1]
                         net (fo=3, routed)           1.134    16.757    reader/Digit_reg[0]_i_5[1]
    SLICE_X8Y96          LUT4 (Prop_lut4_I2_O)        0.303    17.060 r  reader/Digit[0]_i_54/O
                         net (fo=1, routed)           0.000    17.060    ruler/Digit_reg[0]_i_5_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  ruler/Digit_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.436    ruler/Digit_reg[0]_i_18_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.690 r  ruler/Digit_reg[0]_i_5/CO[0]
                         net (fo=17, routed)          1.036    18.725    ruler/Digit_reg[0]_i_5_n_3
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.367    19.092 r  ruler/Digit[3]_i_63/O
                         net (fo=6, routed)           1.182    20.274    ruler/distance[11]
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124    20.398 r  ruler/Digit[3]_i_54/O
                         net (fo=10, routed)          0.825    21.223    ruler/whole_cm[9]
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.124    21.347 r  ruler/Digit[3]_i_23/O
                         net (fo=13, routed)          1.178    22.525    ruler/whole_cm[7]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.124    22.649 r  ruler/Digit[3]_i_16/O
                         net (fo=13, routed)          1.077    23.726    ruler/whole_cm[5]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.124    23.850 r  ruler/Digit[3]_i_15/O
                         net (fo=7, routed)           0.708    24.558    ruler/whole_cm[4]
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124    24.682 r  ruler/Digit[3]_i_20/O
                         net (fo=6, routed)           1.131    25.813    ruler/Digit[3]_i_18_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I3_O)        0.124    25.937 r  ruler/Digit[2]_i_6/O
                         net (fo=3, routed)           0.821    26.759    ruler/Digit[2]_i_6_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.124    26.883 r  ruler/Digit[1]_i_1/O
                         net (fo=1, routed)           0.000    26.883    display/D[1]
    SLICE_X2Y91          FDRE                                         r  display/Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/Digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.750ns  (logic 8.294ns (31.005%)  route 18.456ns (68.995%))
  Logic Levels:           36  (CARRY4=19 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  reader/echo_period_reg[0]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[0]/Q
                         net (fo=31, routed)          2.686     3.142    reader/S[0]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124     3.266 r  reader/Digit[0]_i_457/O
                         net (fo=1, routed)           0.000     3.266    ruler/Digit[0]_i_367_0[2]
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.642 r  ruler/Digit_reg[0]_i_421/CO[3]
                         net (fo=1, routed)           0.000     3.642    ruler/Digit_reg[0]_i_421_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.759 r  ruler/Digit_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000     3.759    ruler/Digit_reg[0]_i_422_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.876 r  ruler/Digit_reg[0]_i_374/CO[3]
                         net (fo=1, routed)           0.000     3.876    ruler/Digit_reg[0]_i_374_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.993 r  ruler/Digit_reg[0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     3.993    ruler/Digit_reg[0]_i_308_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  ruler/Digit_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000     4.110    ruler/Digit_reg[0]_i_204_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  ruler/Digit_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000     4.227    ruler/Digit_reg[0]_i_234_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.344 r  ruler/Digit_reg[0]_i_233/CO[3]
                         net (fo=1, routed)           0.000     4.344    ruler/Digit_reg[0]_i_233_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.659 r  ruler/Digit_reg[0]_i_232/O[3]
                         net (fo=3, routed)           1.296     5.955    reader/Digit_reg[3]_i_67[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.307     6.262 r  reader/Digit[3]_i_107/O
                         net (fo=1, routed)           0.466     6.728    ruler/Digit[3]_i_51_1[1]
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.248 r  ruler/Digit_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.248    ruler/Digit_reg[3]_i_67_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  ruler/Digit_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     7.365    ruler/Digit_reg[3]_i_113_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.680 r  ruler/Digit_reg[3]_i_124/O[3]
                         net (fo=3, routed)           1.307     8.987    ruler/Digit_reg[3]_i_124_n_4
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.307     9.294 r  ruler/Digit[3]_i_122/O
                         net (fo=2, routed)           0.581     9.874    ruler/Digit[3]_i_122_n_0
    SLICE_X15Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.998 r  ruler/Digit[3]_i_77/O
                         net (fo=2, routed)           1.027    11.025    ruler/Digit[3]_i_77_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.149 r  ruler/Digit[3]_i_81/O
                         net (fo=1, routed)           0.000    11.149    ruler/Digit[3]_i_81_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.550 r  ruler/Digit_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.550    ruler/Digit_reg[3]_i_59_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  ruler/Digit_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.664    ruler/Digit_reg[0]_i_67_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.977 r  ruler/Digit_reg[0]_i_22/O[3]
                         net (fo=6, routed)           1.445    13.422    ruler/Digit_reg[0]_i_22_n_4
    SLICE_X9Y96          LUT3 (Prop_lut3_I2_O)        0.335    13.757 r  ruler/Digit[0]_i_160/O
                         net (fo=2, routed)           0.690    14.447    ruler/Digit[0]_i_160_n_0
    SLICE_X9Y96          LUT4 (Prop_lut4_I0_O)        0.327    14.774 r  ruler/Digit[0]_i_164/O
                         net (fo=1, routed)           0.000    14.774    ruler/Digit[0]_i_164_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.175 r  ruler/Digit_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.175    ruler/Digit_reg[0]_i_58_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  ruler/Digit_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.289    ruler/Digit_reg[0]_i_21_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.623 r  ruler/Digit_reg[0]_i_6/O[1]
                         net (fo=3, routed)           1.134    16.757    reader/Digit_reg[0]_i_5[1]
    SLICE_X8Y96          LUT4 (Prop_lut4_I2_O)        0.303    17.060 r  reader/Digit[0]_i_54/O
                         net (fo=1, routed)           0.000    17.060    ruler/Digit_reg[0]_i_5_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  ruler/Digit_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.436    ruler/Digit_reg[0]_i_18_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.690 r  ruler/Digit_reg[0]_i_5/CO[0]
                         net (fo=17, routed)          1.036    18.725    ruler/Digit_reg[0]_i_5_n_3
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.367    19.092 r  ruler/Digit[3]_i_63/O
                         net (fo=6, routed)           1.182    20.274    ruler/distance[11]
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124    20.398 r  ruler/Digit[3]_i_54/O
                         net (fo=10, routed)          0.825    21.223    ruler/whole_cm[9]
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.124    21.347 r  ruler/Digit[3]_i_23/O
                         net (fo=13, routed)          1.178    22.525    ruler/whole_cm[7]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.124    22.649 r  ruler/Digit[3]_i_16/O
                         net (fo=13, routed)          1.077    23.726    ruler/whole_cm[5]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.124    23.850 r  ruler/Digit[3]_i_15/O
                         net (fo=7, routed)           1.051    24.901    ruler/whole_cm[4]
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124    25.025 r  ruler/Digit[3]_i_19/O
                         net (fo=6, routed)           0.815    25.840    ruler/whole_cm[2]
    SLICE_X2Y92          LUT6 (Prop_lut6_I2_O)        0.124    25.964 r  ruler/Digit[0]_i_3/O
                         net (fo=1, routed)           0.662    26.626    ruler/whole_cm[0]
    SLICE_X2Y91          LUT5 (Prop_lut5_I1_O)        0.124    26.750 r  ruler/Digit[0]_i_1/O
                         net (fo=1, routed)           0.000    26.750    display/D[0]
    SLICE_X2Y91          FDRE                                         r  display/Digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/Digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.728ns  (logic 8.294ns (31.031%)  route 18.434ns (68.969%))
  Logic Levels:           36  (CARRY4=19 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  reader/echo_period_reg[0]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[0]/Q
                         net (fo=31, routed)          2.686     3.142    reader/S[0]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124     3.266 r  reader/Digit[0]_i_457/O
                         net (fo=1, routed)           0.000     3.266    ruler/Digit[0]_i_367_0[2]
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.642 r  ruler/Digit_reg[0]_i_421/CO[3]
                         net (fo=1, routed)           0.000     3.642    ruler/Digit_reg[0]_i_421_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.759 r  ruler/Digit_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000     3.759    ruler/Digit_reg[0]_i_422_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.876 r  ruler/Digit_reg[0]_i_374/CO[3]
                         net (fo=1, routed)           0.000     3.876    ruler/Digit_reg[0]_i_374_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.993 r  ruler/Digit_reg[0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     3.993    ruler/Digit_reg[0]_i_308_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  ruler/Digit_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000     4.110    ruler/Digit_reg[0]_i_204_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  ruler/Digit_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000     4.227    ruler/Digit_reg[0]_i_234_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.344 r  ruler/Digit_reg[0]_i_233/CO[3]
                         net (fo=1, routed)           0.000     4.344    ruler/Digit_reg[0]_i_233_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.659 r  ruler/Digit_reg[0]_i_232/O[3]
                         net (fo=3, routed)           1.296     5.955    reader/Digit_reg[3]_i_67[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.307     6.262 r  reader/Digit[3]_i_107/O
                         net (fo=1, routed)           0.466     6.728    ruler/Digit[3]_i_51_1[1]
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.248 r  ruler/Digit_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.248    ruler/Digit_reg[3]_i_67_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  ruler/Digit_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     7.365    ruler/Digit_reg[3]_i_113_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.680 r  ruler/Digit_reg[3]_i_124/O[3]
                         net (fo=3, routed)           1.307     8.987    ruler/Digit_reg[3]_i_124_n_4
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.307     9.294 r  ruler/Digit[3]_i_122/O
                         net (fo=2, routed)           0.581     9.874    ruler/Digit[3]_i_122_n_0
    SLICE_X15Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.998 r  ruler/Digit[3]_i_77/O
                         net (fo=2, routed)           1.027    11.025    ruler/Digit[3]_i_77_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.149 r  ruler/Digit[3]_i_81/O
                         net (fo=1, routed)           0.000    11.149    ruler/Digit[3]_i_81_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.550 r  ruler/Digit_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.550    ruler/Digit_reg[3]_i_59_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  ruler/Digit_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.664    ruler/Digit_reg[0]_i_67_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.977 r  ruler/Digit_reg[0]_i_22/O[3]
                         net (fo=6, routed)           1.445    13.422    ruler/Digit_reg[0]_i_22_n_4
    SLICE_X9Y96          LUT3 (Prop_lut3_I2_O)        0.335    13.757 r  ruler/Digit[0]_i_160/O
                         net (fo=2, routed)           0.690    14.447    ruler/Digit[0]_i_160_n_0
    SLICE_X9Y96          LUT4 (Prop_lut4_I0_O)        0.327    14.774 r  ruler/Digit[0]_i_164/O
                         net (fo=1, routed)           0.000    14.774    ruler/Digit[0]_i_164_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.175 r  ruler/Digit_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.175    ruler/Digit_reg[0]_i_58_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  ruler/Digit_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.289    ruler/Digit_reg[0]_i_21_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.623 r  ruler/Digit_reg[0]_i_6/O[1]
                         net (fo=3, routed)           1.134    16.757    reader/Digit_reg[0]_i_5[1]
    SLICE_X8Y96          LUT4 (Prop_lut4_I2_O)        0.303    17.060 r  reader/Digit[0]_i_54/O
                         net (fo=1, routed)           0.000    17.060    ruler/Digit_reg[0]_i_5_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  ruler/Digit_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.436    ruler/Digit_reg[0]_i_18_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.690 r  ruler/Digit_reg[0]_i_5/CO[0]
                         net (fo=17, routed)          1.036    18.725    ruler/Digit_reg[0]_i_5_n_3
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.367    19.092 r  ruler/Digit[3]_i_63/O
                         net (fo=6, routed)           1.182    20.274    ruler/distance[11]
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124    20.398 r  ruler/Digit[3]_i_54/O
                         net (fo=10, routed)          0.825    21.223    ruler/whole_cm[9]
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.124    21.347 r  ruler/Digit[3]_i_23/O
                         net (fo=13, routed)          1.178    22.525    ruler/whole_cm[7]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.124    22.649 r  ruler/Digit[3]_i_16/O
                         net (fo=13, routed)          1.077    23.726    ruler/whole_cm[5]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.124    23.850 r  ruler/Digit[3]_i_15/O
                         net (fo=7, routed)           0.708    24.558    ruler/whole_cm[4]
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124    24.682 r  ruler/Digit[3]_i_20/O
                         net (fo=6, routed)           1.131    25.813    ruler/Digit[3]_i_18_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I3_O)        0.124    25.937 r  ruler/Digit[2]_i_6/O
                         net (fo=3, routed)           0.667    26.604    ruler/Digit[2]_i_6_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.124    26.728 r  ruler/Digit[2]_i_1/O
                         net (fo=1, routed)           0.000    26.728    display/D[2]
    SLICE_X1Y92          FDRE                                         r  display/Digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_period_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/Digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.508ns  (logic 8.294ns (31.289%)  route 18.214ns (68.711%))
  Logic Levels:           36  (CARRY4=19 FDRE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  reader/echo_period_reg[0]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reader/echo_period_reg[0]/Q
                         net (fo=31, routed)          2.686     3.142    reader/S[0]
    SLICE_X8Y81          LUT2 (Prop_lut2_I0_O)        0.124     3.266 r  reader/Digit[0]_i_457/O
                         net (fo=1, routed)           0.000     3.266    ruler/Digit[0]_i_367_0[2]
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.642 r  ruler/Digit_reg[0]_i_421/CO[3]
                         net (fo=1, routed)           0.000     3.642    ruler/Digit_reg[0]_i_421_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.759 r  ruler/Digit_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000     3.759    ruler/Digit_reg[0]_i_422_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.876 r  ruler/Digit_reg[0]_i_374/CO[3]
                         net (fo=1, routed)           0.000     3.876    ruler/Digit_reg[0]_i_374_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.993 r  ruler/Digit_reg[0]_i_308/CO[3]
                         net (fo=1, routed)           0.000     3.993    ruler/Digit_reg[0]_i_308_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  ruler/Digit_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000     4.110    ruler/Digit_reg[0]_i_204_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  ruler/Digit_reg[0]_i_234/CO[3]
                         net (fo=1, routed)           0.000     4.227    ruler/Digit_reg[0]_i_234_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.344 r  ruler/Digit_reg[0]_i_233/CO[3]
                         net (fo=1, routed)           0.000     4.344    ruler/Digit_reg[0]_i_233_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.659 r  ruler/Digit_reg[0]_i_232/O[3]
                         net (fo=3, routed)           1.296     5.955    reader/Digit_reg[3]_i_67[3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I1_O)        0.307     6.262 r  reader/Digit[3]_i_107/O
                         net (fo=1, routed)           0.466     6.728    ruler/Digit[3]_i_51_1[1]
    SLICE_X12Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.248 r  ruler/Digit_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000     7.248    ruler/Digit_reg[3]_i_67_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.365 r  ruler/Digit_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     7.365    ruler/Digit_reg[3]_i_113_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.680 r  ruler/Digit_reg[3]_i_124/O[3]
                         net (fo=3, routed)           1.307     8.987    ruler/Digit_reg[3]_i_124_n_4
    SLICE_X12Y96         LUT3 (Prop_lut3_I1_O)        0.307     9.294 r  ruler/Digit[3]_i_122/O
                         net (fo=2, routed)           0.581     9.874    ruler/Digit[3]_i_122_n_0
    SLICE_X15Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.998 r  ruler/Digit[3]_i_77/O
                         net (fo=2, routed)           1.027    11.025    ruler/Digit[3]_i_77_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.149 r  ruler/Digit[3]_i_81/O
                         net (fo=1, routed)           0.000    11.149    ruler/Digit[3]_i_81_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.550 r  ruler/Digit_reg[3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.550    ruler/Digit_reg[3]_i_59_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  ruler/Digit_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.664    ruler/Digit_reg[0]_i_67_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.977 r  ruler/Digit_reg[0]_i_22/O[3]
                         net (fo=6, routed)           1.445    13.422    ruler/Digit_reg[0]_i_22_n_4
    SLICE_X9Y96          LUT3 (Prop_lut3_I2_O)        0.335    13.757 r  ruler/Digit[0]_i_160/O
                         net (fo=2, routed)           0.690    14.447    ruler/Digit[0]_i_160_n_0
    SLICE_X9Y96          LUT4 (Prop_lut4_I0_O)        0.327    14.774 r  ruler/Digit[0]_i_164/O
                         net (fo=1, routed)           0.000    14.774    ruler/Digit[0]_i_164_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.175 r  ruler/Digit_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.175    ruler/Digit_reg[0]_i_58_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.289 r  ruler/Digit_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.289    ruler/Digit_reg[0]_i_21_n_0
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.623 r  ruler/Digit_reg[0]_i_6/O[1]
                         net (fo=3, routed)           1.134    16.757    reader/Digit_reg[0]_i_5[1]
    SLICE_X8Y96          LUT4 (Prop_lut4_I2_O)        0.303    17.060 r  reader/Digit[0]_i_54/O
                         net (fo=1, routed)           0.000    17.060    ruler/Digit_reg[0]_i_5_0[3]
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.436 r  ruler/Digit_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.436    ruler/Digit_reg[0]_i_18_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.690 r  ruler/Digit_reg[0]_i_5/CO[0]
                         net (fo=17, routed)          1.036    18.725    ruler/Digit_reg[0]_i_5_n_3
    SLICE_X6Y94          LUT5 (Prop_lut5_I1_O)        0.367    19.092 r  ruler/Digit[3]_i_63/O
                         net (fo=6, routed)           1.182    20.274    ruler/distance[11]
    SLICE_X4Y96          LUT6 (Prop_lut6_I0_O)        0.124    20.398 r  ruler/Digit[3]_i_54/O
                         net (fo=10, routed)          0.825    21.223    ruler/whole_cm[9]
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.124    21.347 r  ruler/Digit[3]_i_23/O
                         net (fo=13, routed)          1.178    22.525    ruler/whole_cm[7]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.124    22.649 r  ruler/Digit[3]_i_16/O
                         net (fo=13, routed)          1.076    23.725    ruler/whole_cm[5]
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.124    23.849 r  ruler/Digit[3]_i_18/O
                         net (fo=13, routed)          0.647    24.496    ruler/whole_cm[3]
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.124    24.620 r  ruler/Digit[2]_i_5/O
                         net (fo=10, routed)          0.983    25.604    ruler/whole_cm[1]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.124    25.728 r  ruler/Digit[3]_i_5/O
                         net (fo=1, routed)           0.656    26.384    ruler/Digit[3]_i_5_n_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I4_O)        0.124    26.508 r  ruler/Digit[3]_i_2/O
                         net (fo=1, routed)           0.000    26.508    display/D[3]
    SLICE_X1Y92          FDRE                                         r  display/Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.479ns  (logic 4.449ns (52.469%)  route 4.030ns (47.531%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE                         0.000     0.000 r  display/Digit_reg[1]/C
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/Digit_reg[1]/Q
                         net (fo=7, routed)           1.165     1.683    display/decoder/Q[1]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.152     1.835 r  display/decoder/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.865     4.700    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     8.479 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.479    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.197ns (51.540%)  route 3.947ns (48.460%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE                         0.000     0.000 r  display/Digit_reg[1]/C
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/Digit_reg[1]/Q
                         net (fo=7, routed)           1.165     1.683    display/decoder/Q[1]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.124     1.807 r  display/decoder/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.781     4.589    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.144 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.144    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.076ns  (logic 4.377ns (54.194%)  route 3.699ns (45.806%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  display/Digit_reg[3]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/Digit_reg[3]/Q
                         net (fo=7, routed)           1.187     1.643    display/decoder/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.152     1.795 r  display/decoder/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.512     4.307    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     8.076 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.076    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 4.360ns (56.505%)  route 3.356ns (43.495%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  display/Digit_reg[3]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/Digit_reg[3]/Q
                         net (fo=7, routed)           0.851     1.307    display/decoder/Q[3]
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.152     1.459 r  display/decoder/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.505     3.964    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     7.717 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.717    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/Digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.114ns (56.699%)  route 3.142ns (43.301%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  display/Digit_reg[3]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/Digit_reg[3]/Q
                         net (fo=7, routed)           1.187     1.643    display/decoder/Q[3]
    SLICE_X1Y83          LUT4 (Prop_lut4_I0_O)        0.124     1.767 r  display/decoder/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.954     3.722    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.255 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.255    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_pulse_time_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 2.663ns (37.271%)  route 4.482ns (62.729%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  reader/counter_reg[14]/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reader/counter_reg[14]/Q
                         net (fo=3, routed)           1.000     1.518    reader/counter_reg[14]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.152     1.670 f  reader/trig_out_i_6/O
                         net (fo=1, routed)           0.433     2.104    reader/trig_out_i_6_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.326     2.430 r  reader/trig_out_i_4/O
                         net (fo=1, routed)           1.109     3.538    reader/trig_out_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.124     3.662 r  reader/trig_out_i_3/O
                         net (fo=35, routed)          1.940     5.602    reader/trig_out_i_3_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.124     5.726 r  reader/echo_pulse_time[0]_i_3/O
                         net (fo=1, routed)           0.000     5.726    reader/echo_pulse_time[0]_i_3_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.127 r  reader/echo_pulse_time_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.127    reader/echo_pulse_time_reg[0]_i_2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.241 r  reader/echo_pulse_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.241    reader/echo_pulse_time_reg[4]_i_1_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.355 r  reader/echo_pulse_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.355    reader/echo_pulse_time_reg[8]_i_1_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.469 r  reader/echo_pulse_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.469    reader/echo_pulse_time_reg[12]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.583 r  reader/echo_pulse_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.583    reader/echo_pulse_time_reg[16]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.697 r  reader/echo_pulse_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.697    reader/echo_pulse_time_reg[20]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.811 r  reader/echo_pulse_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.811    reader/echo_pulse_time_reg[24]_i_1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.145 r  reader/echo_pulse_time_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.145    reader/echo_pulse_time_reg[28]_i_1_n_6
    SLICE_X5Y98          FDRE                                         r  reader/echo_pulse_time_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[21]/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[21]/Q
                         net (fo=2, routed)           0.110     0.251    reader/echo_pulse_time_reg[21]
    SLICE_X6Y95          FDRE                                         r  reader/echo_period_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[18]/C
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[18]/Q
                         net (fo=2, routed)           0.111     0.252    reader/echo_pulse_time_reg[18]
    SLICE_X6Y94          FDRE                                         r  reader/echo_period_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[22]/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[22]/Q
                         net (fo=2, routed)           0.111     0.252    reader/echo_pulse_time_reg[22]
    SLICE_X6Y95          FDRE                                         r  reader/echo_period_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[23]/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[23]/Q
                         net (fo=2, routed)           0.111     0.252    reader/echo_pulse_time_reg[23]
    SLICE_X6Y95          FDRE                                         r  reader/echo_period_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[10]/C
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[10]/Q
                         net (fo=2, routed)           0.112     0.253    reader/echo_pulse_time_reg[10]
    SLICE_X6Y93          FDRE                                         r  reader/echo_period_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[12]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[12]/Q
                         net (fo=2, routed)           0.112     0.253    reader/echo_pulse_time_reg[12]
    SLICE_X6Y93          FDRE                                         r  reader/echo_period_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[13]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[13]/Q
                         net (fo=2, routed)           0.112     0.253    reader/echo_pulse_time_reg[13]
    SLICE_X7Y94          FDRE                                         r  reader/echo_period_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[14]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[14]/Q
                         net (fo=2, routed)           0.112     0.253    reader/echo_pulse_time_reg[14]
    SLICE_X6Y94          FDRE                                         r  reader/echo_period_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[17]/C
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[17]/Q
                         net (fo=2, routed)           0.112     0.253    reader/echo_pulse_time_reg[17]
    SLICE_X7Y95          FDRE                                         r  reader/echo_period_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reader/echo_pulse_time_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reader/echo_period_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE                         0.000     0.000 r  reader/echo_pulse_time_reg[31]/C
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reader/echo_pulse_time_reg[31]/Q
                         net (fo=2, routed)           0.127     0.268    reader/echo_pulse_time_reg[31]
    SLICE_X4Y98          FDRE                                         r  reader/echo_period_reg[31]/D
  -------------------------------------------------------------------    -------------------





