{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543299586574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543299586582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 01:19:46 2018 " "Processing started: Tue Nov 27 01:19:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543299586582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299586582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299586582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543299587581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543299587588 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pong.v(309) " "Verilog HDL information at pong.v(309): always construct contains both blocking and non-blocking assignments" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 309 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543299606912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pong.v(460) " "Verilog HDL information at pong.v(460): always construct contains both blocking and non-blocking assignments" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 460 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543299606913 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pong.v(681) " "Verilog HDL information at pong.v(681): always construct contains both blocking and non-blocking assignments" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543299606913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 15 15 " "Found 15 design units, including 15 entities, in source file pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/New folder/Pong-master/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_address_translator " "Found entity 2: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/New folder/Pong-master/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/New folder/Pong-master/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_pll " "Found entity 4: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/New folder/Pong-master/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "5 keyboard_tracker " "Found entity 5: keyboard_tracker" {  } { { "PS2MouseKeyboard/PS2_Keyboard_Controller.v" "" { Text "D:/New folder/Pong-master/PS2MouseKeyboard/PS2_Keyboard_Controller.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "6 keyboard_interface_test_mode0 " "Found entity 6: keyboard_interface_test_mode0" {  } { { "PS2MouseKeyboard/PS2_Keyboard_Controller.v" "" { Text "D:/New folder/Pong-master/PS2MouseKeyboard/PS2_Keyboard_Controller.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "7 keyboard_interface_test_mode1 " "Found entity 7: keyboard_interface_test_mode1" {  } { { "PS2MouseKeyboard/PS2_Keyboard_Controller.v" "" { Text "D:/New folder/Pong-master/PS2MouseKeyboard/PS2_Keyboard_Controller.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "8 Altera_UP_PS2_Command_Out " "Found entity 8: Altera_UP_PS2_Command_Out" {  } { { "PS2MouseKeyboard/Altera_UP_PS2_Command_Out.v" "" { Text "D:/New folder/Pong-master/PS2MouseKeyboard/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "9 Altera_UP_PS2_Data_In " "Found entity 9: Altera_UP_PS2_Data_In" {  } { { "PS2MouseKeyboard/Altera_UP_PS2_Data_In.v" "" { Text "D:/New folder/Pong-master/PS2MouseKeyboard/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "10 PS2_Controller " "Found entity 10: PS2_Controller" {  } { { "PS2MouseKeyboard/PS2_Controller.v" "" { Text "D:/New folder/Pong-master/PS2MouseKeyboard/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "11 pong " "Found entity 11: pong" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "12 control " "Found entity 12: control" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "13 datapath " "Found entity 13: datapath" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "14 ai_player " "Found entity 14: ai_player" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""} { "Info" "ISGN_ENTITY_NAME" "15 hex_decoder " "Found entity 15: hex_decoder" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299606924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299606924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543299607022 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..4\] pong.v(44) " "Output port \"LEDR\[6..4\]\" at pong.v(44) has no driver" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543299607026 "|pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "pong.v" "VGA" { Text "D:/New folder/Pong-master/pong.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299607076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "D:/New folder/Pong-master/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299607107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "D:/New folder/Pong-master/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299607615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/New folder/Pong-master/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299607678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299607678 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/New folder/Pong-master/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543299607678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "D:/New folder/Pong-master/db/altsyncram_m6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299607821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299607821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299607823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "D:/New folder/Pong-master/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299607995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299607995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "D:/New folder/Pong-master/db/altsyncram_m6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299607998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "D:/New folder/Pong-master/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299608162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299608162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "D:/New folder/Pong-master/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299608164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "D:/New folder/Pong-master/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299608642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299608642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "D:/New folder/Pong-master/db/altsyncram_m6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299608644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "D:/New folder/Pong-master/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299608723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "D:/New folder/Pong-master/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299608993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/New folder/Pong-master/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299609046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299609046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299609046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299609046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299609046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299609046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299609046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299609046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299609046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299609046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299609046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299609046 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "D:/New folder/Pong-master/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543299609046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/New folder/Pong-master/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299609151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299609152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "D:/New folder/Pong-master/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299609176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_tracker keyboard_tracker:keyboard " "Elaborating entity \"keyboard_tracker\" for hierarchy \"keyboard_tracker:keyboard\"" {  } { { "pong.v" "keyboard" { Text "D:/New folder/Pong-master/pong.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299609274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller keyboard_tracker:keyboard\|PS2_Controller:core_driver " "Elaborating entity \"PS2_Controller\" for hierarchy \"keyboard_tracker:keyboard\|PS2_Controller:core_driver\"" {  } { { "PS2MouseKeyboard/PS2_Keyboard_Controller.v" "core_driver" { Text "D:/New folder/Pong-master/PS2MouseKeyboard/PS2_Keyboard_Controller.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299609311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In keyboard_tracker:keyboard\|PS2_Controller:core_driver\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"keyboard_tracker:keyboard\|PS2_Controller:core_driver\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2MouseKeyboard/PS2_Controller.v" "PS2_Data_In" { Text "D:/New folder/Pong-master/PS2MouseKeyboard/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299609338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out keyboard_tracker:keyboard\|PS2_Controller:core_driver\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"keyboard_tracker:keyboard\|PS2_Controller:core_driver\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2MouseKeyboard/PS2_Controller.v" "PS2_Command_Out" { Text "D:/New folder/Pong-master/PS2MouseKeyboard/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299609369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "pong.v" "d0" { Text "D:/New folder/Pong-master/pong.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299609420 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "change_direction pong.v(446) " "Verilog HDL or VHDL warning at pong.v(446): object \"change_direction\" assigned a value but never read" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543299609420 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pong.v(501) " "Verilog HDL assignment warning at pong.v(501): truncated value with size 32 to match size of target (8)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609421 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.v(504) " "Verilog HDL assignment warning at pong.v(504): truncated value with size 32 to match size of target (9)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609421 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pong.v(525) " "Verilog HDL assignment warning at pong.v(525): truncated value with size 32 to match size of target (8)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609422 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pong.v(531) " "Verilog HDL assignment warning at pong.v(531): truncated value with size 32 to match size of target (8)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609422 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pong.v(537) " "Verilog HDL assignment warning at pong.v(537): truncated value with size 32 to match size of target (8)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609422 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.v(554) " "Verilog HDL assignment warning at pong.v(554): truncated value with size 32 to match size of target (9)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609423 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pong.v(575) " "Verilog HDL assignment warning at pong.v(575): truncated value with size 32 to match size of target (4)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609423 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.v(584) " "Verilog HDL assignment warning at pong.v(584): truncated value with size 32 to match size of target (9)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609423 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pong.v(605) " "Verilog HDL assignment warning at pong.v(605): truncated value with size 32 to match size of target (4)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609424 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.v(618) " "Verilog HDL assignment warning at pong.v(618): truncated value with size 32 to match size of target (9)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609424 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pong.v(621) " "Verilog HDL assignment warning at pong.v(621): truncated value with size 32 to match size of target (8)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609424 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.v(630) " "Verilog HDL assignment warning at pong.v(630): truncated value with size 32 to match size of target (9)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609425 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pong.v(633) " "Verilog HDL assignment warning at pong.v(633): truncated value with size 32 to match size of target (8)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609425 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pong.v(642) " "Verilog HDL assignment warning at pong.v(642): truncated value with size 32 to match size of target (8)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609425 "|pong|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.v(645) " "Verilog HDL assignment warning at pong.v(645): truncated value with size 32 to match size of target (9)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609425 "|pong|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "pong.v" "c0" { Text "D:/New folder/Pong-master/pong.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299609506 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pong.v(322) " "Verilog HDL Case Statement warning at pong.v(322): incomplete case statement has no default case item" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 322 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543299609508 "|pong|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pong.v(322) " "Verilog HDL Case Statement information at pong.v(322): all case item expressions in this case statement are onehot" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 322 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543299609508 "|pong|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_up_left_pad pong.v(309) " "Verilog HDL Always Construct warning at pong.v(309): inferring latch(es) for variable \"set_up_left_pad\", which holds its previous value in one or more paths through the always construct" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 309 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543299609508 "|pong|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_up_right_pad pong.v(309) " "Verilog HDL Always Construct warning at pong.v(309): inferring latch(es) for variable \"set_up_right_pad\", which holds its previous value in one or more paths through the always construct" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 309 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543299609508 "|pong|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_up_ball pong.v(309) " "Verilog HDL Always Construct warning at pong.v(309): inferring latch(es) for variable \"set_up_ball\", which holds its previous value in one or more paths through the always construct" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 309 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543299609509 "|pong|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pong.v(375) " "Verilog HDL assignment warning at pong.v(375): truncated value with size 32 to match size of target (6)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609509 "|pong|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pong.v(379) " "Verilog HDL assignment warning at pong.v(379): truncated value with size 32 to match size of target (6)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609509 "|pong|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pong.v(383) " "Verilog HDL assignment warning at pong.v(383): truncated value with size 32 to match size of target (5)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609509 "|pong|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pong.v(387) " "Verilog HDL assignment warning at pong.v(387): truncated value with size 32 to match size of target (20)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609510 "|pong|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 pong.v(391) " "Verilog HDL assignment warning at pong.v(391): truncated value with size 32 to match size of target (15)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609510 "|pong|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_up_ball pong.v(309) " "Inferred latch for \"set_up_ball\" at pong.v(309)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609517 "|pong|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_up_right_pad pong.v(309) " "Inferred latch for \"set_up_right_pad\" at pong.v(309)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609518 "|pong|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_up_left_pad pong.v(309) " "Inferred latch for \"set_up_left_pad\" at pong.v(309)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609518 "|pong|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ai_player ai_player:ai " "Elaborating entity \"ai_player\" for hierarchy \"ai_player:ai\"" {  } { { "pong.v" "ai" { Text "D:/New folder/Pong-master/pong.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299609546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.v(683) " "Verilog HDL assignment warning at pong.v(683): truncated value with size 32 to match size of target (9)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609548 "|pong|ai_player:ai"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pong.v(687) " "Verilog HDL assignment warning at pong.v(687): truncated value with size 32 to match size of target (9)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543299609550 "|pong|ai_player:ai"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_target pong.v(681) " "Verilog HDL Always Construct warning at pong.v(681): inferring latch(es) for variable \"y_target\", which holds its previous value in one or more paths through the always construct" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543299609552 "|pong|ai_player:ai"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target\[0\] pong.v(681) " "Inferred latch for \"y_target\[0\]\" at pong.v(681)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609553 "|pong|ai_player:ai"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target\[1\] pong.v(681) " "Inferred latch for \"y_target\[1\]\" at pong.v(681)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609553 "|pong|ai_player:ai"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target\[2\] pong.v(681) " "Inferred latch for \"y_target\[2\]\" at pong.v(681)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609553 "|pong|ai_player:ai"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target\[3\] pong.v(681) " "Inferred latch for \"y_target\[3\]\" at pong.v(681)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609553 "|pong|ai_player:ai"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target\[4\] pong.v(681) " "Inferred latch for \"y_target\[4\]\" at pong.v(681)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609553 "|pong|ai_player:ai"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target\[5\] pong.v(681) " "Inferred latch for \"y_target\[5\]\" at pong.v(681)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609554 "|pong|ai_player:ai"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target\[6\] pong.v(681) " "Inferred latch for \"y_target\[6\]\" at pong.v(681)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609554 "|pong|ai_player:ai"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target\[7\] pong.v(681) " "Inferred latch for \"y_target\[7\]\" at pong.v(681)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609554 "|pong|ai_player:ai"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_target\[8\] pong.v(681) " "Inferred latch for \"y_target\[8\]\" at pong.v(681)" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299609554 "|pong|ai_player:ai"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:H0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:H0\"" {  } { { "pong.v" "H0" { Text "D:/New folder/Pong-master/pong.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299609586 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ai_player:ai\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ai_player:ai\|Div0\"" {  } { { "pong.v" "Div0" { Text "D:/New folder/Pong-master/pong.v" 683 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543299610938 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543299610938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ai_player:ai\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ai_player:ai\|lpm_divide:Div0\"" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 683 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299611741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ai_player:ai\|lpm_divide:Div0 " "Instantiated megafunction \"ai_player:ai\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299611741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299611741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299611741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543299611741 ""}  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 683 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543299611741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_aam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_aam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_aam " "Found entity 1: lpm_divide_aam" {  } { { "db/lpm_divide_aam.tdf" "" { Text "D:/New folder/Pong-master/db/lpm_divide_aam.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299611925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299611925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "D:/New folder/Pong-master/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299612002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299612002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8te " "Found entity 1: alt_u_div_8te" {  } { { "db/alt_u_div_8te.tdf" "" { Text "D:/New folder/Pong-master/db/alt_u_div_8te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543299612075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299612075 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543299612433 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543299613268 "|pong|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543299613268 "|pong|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543299613268 "|pong|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543299613268 "|pong|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543299613268 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543299613438 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543299614982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/New folder/Pong-master/output_files/pong.map.smsg " "Generated suppressed messages file D:/New folder/Pong-master/output_files/pong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299615073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543299615768 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543299615768 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543299616512 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/New folder/Pong-master/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543299616512 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543299616830 "|pong|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543299616830 "|pong|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "pong.v" "" { Text "D:/New folder/Pong-master/pong.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543299616830 "|pong|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543299616830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "863 " "Implemented 863 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543299616836 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543299616836 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543299616836 ""} { "Info" "ICUT_CUT_TM_LCELLS" "786 " "Implemented 786 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543299616836 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543299616836 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543299616836 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1543299616836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543299616836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543299616945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 01:20:16 2018 " "Processing ended: Tue Nov 27 01:20:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543299616945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543299616945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543299616945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543299616945 ""}
