
Test_G4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e294  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa4  0800e478  0800e478  0000f478  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef1c  0800ef1c  000101ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800ef1c  0800ef1c  0000ff1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef24  0800ef24  000101ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef24  0800ef24  0000ff24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ef28  0800ef28  0000ff28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800ef2c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005ac  200001f0  0800f118  000101f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000079c  0800f118  0001079c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c976  00000000  00000000  0001021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035cb  00000000  00000000  0002cb92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001830  00000000  00000000  00030160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012ab  00000000  00000000  00031990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bebf  00000000  00000000  00032c3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001beea  00000000  00000000  0005eafa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012680c  00000000  00000000  0007a9e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a11f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d64  00000000  00000000  001a1234  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  001a8f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e45c 	.word	0x0800e45c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	0800e45c 	.word	0x0800e45c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <ACS712_ReadCurrentDC>:
 */

#include "Drivers/ACS712.h"

/*  .    [A] */
float ACS712_ReadCurrentDC(ADC_HandleTypeDef* hadc){
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	  int sensorValue = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
	  float sensorCurrent = 0;
 800107c:	f04f 0300 	mov.w	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
	  for (int i = 0; i < ACS712_20A_SAMPLE_TIMES; i++) {
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
 8001086:	e009      	b.n	800109c <ACS712_ReadCurrentDC+0x2c>
		  sensorValue += ADC_CH1_Read(hadc);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f000 f82d 	bl	80010e8 <ADC_CH1_Read>
 800108e:	4602      	mov	r2, r0
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	4413      	add	r3, r2
 8001094:	617b      	str	r3, [r7, #20]
	  for (int i = 0; i < ACS712_20A_SAMPLE_TIMES; i++) {
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	3301      	adds	r3, #1
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	2b1f      	cmp	r3, #31
 80010a0:	ddf2      	ble.n	8001088 <ACS712_ReadCurrentDC+0x18>
		  //HAL_Delay(1);
	  }
	  sensorValue = sensorValue >> ACS712_20A_SHIFT;
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	115b      	asrs	r3, r3, #5
 80010a6:	617b      	str	r3, [r7, #20]
	  sensorCurrent = (sensorValue - ADC_COUNT_HALF) / ADC_COUNT_ACS712_1A;
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fa60 	bl	8000574 <__aeabi_i2d>
 80010b4:	a30a      	add	r3, pc, #40	@ (adr r3, 80010e0 <ACS712_ReadCurrentDC+0x70>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	f7ff fbef 	bl	800089c <__aeabi_ddiv>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4610      	mov	r0, r2
 80010c4:	4619      	mov	r1, r3
 80010c6:	f7ff fdb7 	bl	8000c38 <__aeabi_d2f>
 80010ca:	4603      	mov	r3, r0
 80010cc:	60fb      	str	r3, [r7, #12]
	  return sensorCurrent;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	ee07 3a90 	vmov	s15, r3

};
 80010d4:	eeb0 0a67 	vmov.f32	s0, s15
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	d70a3d71 	.word	0xd70a3d71
 80010e4:	4042f0a3 	.word	0x4042f0a3

080010e8 <ADC_CH1_Read>:


#include "Drivers/ADC.h"

/*    1-  */
uint32_t ADC_CH1_Read(ADC_HandleTypeDef* hadc){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
	HAL_ADCEx_InjectedStart(hadc);
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f003 fc13 	bl	800491c <HAL_ADCEx_InjectedStart>
	HAL_ADCEx_InjectedPollForConversion(hadc, 10);
 80010f6:	210a      	movs	r1, #10
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	f003 fcdf 	bl	8004abc <HAL_ADCEx_InjectedPollForConversion>
	uint32_t res = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_1);
 80010fe:	2109      	movs	r1, #9
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f003 fdbf 	bl	8004c84 <HAL_ADCEx_InjectedGetValue>
 8001106:	60f8      	str	r0, [r7, #12]
	return res;
 8001108:	68fb      	ldr	r3, [r7, #12]
}
 800110a:	4618      	mov	r0, r3
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <ADC_CH2_Read>:

/*    2-  */
uint32_t ADC_CH2_Read(ADC_HandleTypeDef* hadc){
 8001112:	b580      	push	{r7, lr}
 8001114:	b084      	sub	sp, #16
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
	HAL_ADCEx_InjectedStart(hadc);
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f003 fbfe 	bl	800491c <HAL_ADCEx_InjectedStart>
	HAL_ADCEx_InjectedPollForConversion(hadc, 10);
 8001120:	210a      	movs	r1, #10
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f003 fcca 	bl	8004abc <HAL_ADCEx_InjectedPollForConversion>
	uint32_t res = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_2);
 8001128:	f240 110f 	movw	r1, #271	@ 0x10f
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f003 fda9 	bl	8004c84 <HAL_ADCEx_InjectedGetValue>
 8001132:	60f8      	str	r0, [r7, #12]
	return res;
 8001134:	68fb      	ldr	r3, [r7, #12]
}
 8001136:	4618      	mov	r0, r3
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <GPIO_Set>:
#include "stm32g4xx_hal.h"
#include "Drivers/myGPIO.h"

/*--------------    --------------*/
void GPIO_Set (GPIO_TypeDef* gpio, uint8_t pin)
{
 800113e:	b480      	push	{r7}
 8001140:	b083      	sub	sp, #12
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
 8001146:	460b      	mov	r3, r1
 8001148:	70fb      	strb	r3, [r7, #3]
	gpio->BSRR|=(1<<pin);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	699b      	ldr	r3, [r3, #24]
 800114e:	78fa      	ldrb	r2, [r7, #3]
 8001150:	2101      	movs	r1, #1
 8001152:	fa01 f202 	lsl.w	r2, r1, r2
 8001156:	431a      	orrs	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	619a      	str	r2, [r3, #24]
}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <GPIO_Reset>:

/*--------------    --------------*/
void GPIO_Reset (GPIO_TypeDef* gpio, uint8_t pin)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	460b      	mov	r3, r1
 8001172:	70fb      	strb	r3, [r7, #3]
	gpio->BSRR|=(1<<(pin + 16));
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	78fa      	ldrb	r2, [r7, #3]
 800117a:	3210      	adds	r2, #16
 800117c:	2101      	movs	r1, #1
 800117e:	fa01 f202 	lsl.w	r2, r1, r2
 8001182:	431a      	orrs	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	619a      	str	r2, [r3, #24]
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <DelayMicro>:

/*--------------   --------------*/
void DelayMicro(__IO uint32_t micros)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
	micros *= (SystemCoreClock / 10000000) ;
 800119c:	4b0b      	ldr	r3, [pc, #44]	@ (80011cc <DelayMicro+0x38>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a0b      	ldr	r2, [pc, #44]	@ (80011d0 <DelayMicro+0x3c>)
 80011a2:	fba2 2303 	umull	r2, r3, r2, r3
 80011a6:	0d9b      	lsrs	r3, r3, #22
 80011a8:	687a      	ldr	r2, [r7, #4]
 80011aa:	fb02 f303 	mul.w	r3, r2, r3
 80011ae:	607b      	str	r3, [r7, #4]
	/* Wait till done */
	while (micros--);
 80011b0:	bf00      	nop
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	1e5a      	subs	r2, r3, #1
 80011b6:	607a      	str	r2, [r7, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d1fa      	bne.n	80011b2 <DelayMicro+0x1e>
}
 80011bc:	bf00      	nop
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	20000008 	.word	0x20000008
 80011d0:	6b5fca6b 	.word	0x6b5fca6b

080011d4 <pinRead>:

//   ,   
int pinRead(GPIO_TypeDef* gpio, uint8_t pin, int isPullUp){
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	460b      	mov	r3, r1
 80011de:	607a      	str	r2, [r7, #4]
 80011e0:	72fb      	strb	r3, [r7, #11]
	if (isPullUp){
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d009      	beq.n	80011fc <pinRead+0x28>
		return !(gpio->IDR & pin) ? 1 : 0;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	691a      	ldr	r2, [r3, #16]
 80011ec:	7afb      	ldrb	r3, [r7, #11]
 80011ee:	4013      	ands	r3, r2
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	bf0c      	ite	eq
 80011f4:	2301      	moveq	r3, #1
 80011f6:	2300      	movne	r3, #0
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	e008      	b.n	800120e <pinRead+0x3a>
	} else {
		return !(gpio->IDR & pin) ? 0 : 1;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	691a      	ldr	r2, [r3, #16]
 8001200:	7afb      	ldrb	r3, [r7, #11]
 8001202:	4013      	ands	r3, r2
 8001204:	2b00      	cmp	r3, #0
 8001206:	bf14      	ite	ne
 8001208:	2301      	movne	r3, #1
 800120a:	2300      	moveq	r3, #0
 800120c:	b2db      	uxtb	r3, r3
	}

}
 800120e:	4618      	mov	r0, r3
 8001210:	3714      	adds	r7, #20
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr

0800121a <pinReadDebounce>:

/*--------------       --------------*/
int pinReadDebounce(GPIO_TypeDef* gpio, uint8_t pin, int isPullUp){
 800121a:	b580      	push	{r7, lr}
 800121c:	b08a      	sub	sp, #40	@ 0x28
 800121e:	af00      	add	r7, sp, #0
 8001220:	60f8      	str	r0, [r7, #12]
 8001222:	460b      	mov	r3, r1
 8001224:	607a      	str	r2, [r7, #4]
 8001226:	72fb      	strb	r3, [r7, #11]
	int btnState[debounce_filter_size];

	for (int f = 0; f < debounce_filter_size; f++){
 8001228:	2300      	movs	r3, #0
 800122a:	627b      	str	r3, [r7, #36]	@ 0x24
 800122c:	e013      	b.n	8001256 <pinReadDebounce+0x3c>
		btnState[f] = pinRead(gpio, pin, isPullUp);
 800122e:	7afb      	ldrb	r3, [r7, #11]
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	4619      	mov	r1, r3
 8001234:	68f8      	ldr	r0, [r7, #12]
 8001236:	f7ff ffcd 	bl	80011d4 <pinRead>
 800123a:	4602      	mov	r2, r0
 800123c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	3328      	adds	r3, #40	@ 0x28
 8001242:	443b      	add	r3, r7
 8001244:	f843 2c18 	str.w	r2, [r3, #-24]
		DelayMicro(debounceMicros);
 8001248:	f242 7010 	movw	r0, #10000	@ 0x2710
 800124c:	f7ff ffa2 	bl	8001194 <DelayMicro>
	for (int f = 0; f < debounce_filter_size; f++){
 8001250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001252:	3301      	adds	r3, #1
 8001254:	627b      	str	r3, [r7, #36]	@ 0x24
 8001256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001258:	2b02      	cmp	r3, #2
 800125a:	dde8      	ble.n	800122e <pinReadDebounce+0x14>
	}

	int sum = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	623b      	str	r3, [r7, #32]

	for (int f = 0; f < debounce_filter_size; f++){
 8001260:	2300      	movs	r3, #0
 8001262:	61fb      	str	r3, [r7, #28]
 8001264:	e00b      	b.n	800127e <pinReadDebounce+0x64>
		sum += btnState[f];
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	3328      	adds	r3, #40	@ 0x28
 800126c:	443b      	add	r3, r7
 800126e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8001272:	6a3a      	ldr	r2, [r7, #32]
 8001274:	4413      	add	r3, r2
 8001276:	623b      	str	r3, [r7, #32]
	for (int f = 0; f < debounce_filter_size; f++){
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	3301      	adds	r3, #1
 800127c:	61fb      	str	r3, [r7, #28]
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	2b02      	cmp	r3, #2
 8001282:	ddf0      	ble.n	8001266 <pinReadDebounce+0x4c>
	}

	if (sum < debounce_filter_size){
 8001284:	6a3b      	ldr	r3, [r7, #32]
 8001286:	2b02      	cmp	r3, #2
 8001288:	dc01      	bgt.n	800128e <pinReadDebounce+0x74>
		return 0;
 800128a:	2300      	movs	r3, #0
 800128c:	e000      	b.n	8001290 <pinReadDebounce+0x76>
	} else {
		return 1;
 800128e:	2301      	movs	r3, #1
	}
}
 8001290:	4618      	mov	r0, r3
 8001292:	3728      	adds	r7, #40	@ 0x28
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1700000));
 80012a4:	4b0b      	ldr	r3, [pc, #44]	@ (80012d4 <NRF24_DelayMicroSeconds+0x3c>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a0b      	ldr	r2, [pc, #44]	@ (80012d8 <NRF24_DelayMicroSeconds+0x40>)
 80012aa:	fba2 2303 	umull	r2, r3, r2, r3
 80012ae:	0c9a      	lsrs	r2, r3, #18
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	fb02 f303 	mul.w	r3, r2, r3
 80012b6:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 80012b8:	bf00      	nop
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	1e5a      	subs	r2, r3, #1
 80012be:	60fa      	str	r2, [r7, #12]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d1fa      	bne.n	80012ba <NRF24_DelayMicroSeconds+0x22>
}
 80012c4:	bf00      	nop
 80012c6:	bf00      	nop
 80012c8:	3714      	adds	r7, #20
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	20000008 	.word	0x20000008
 80012d8:	2779ce2f 	.word	0x2779ce2f

080012dc <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_SET);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d005      	beq.n	80012f6 <NRF24_csn+0x1a>
 80012ea:	2201      	movs	r2, #1
 80012ec:	2110      	movs	r1, #16
 80012ee:	4806      	ldr	r0, [pc, #24]	@ (8001308 <NRF24_csn+0x2c>)
 80012f0:	f004 fe26 	bl	8005f40 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_RESET);
}
 80012f4:	e004      	b.n	8001300 <NRF24_csn+0x24>
	else HAL_GPIO_WritePin(nrf_CSN_PORT, nrf_CSN_PIN, GPIO_PIN_RESET);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2110      	movs	r1, #16
 80012fa:	4803      	ldr	r0, [pc, #12]	@ (8001308 <NRF24_csn+0x2c>)
 80012fc:	f004 fe20 	bl	8005f40 <HAL_GPIO_WritePin>
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	48000800 	.word	0x48000800

0800130c <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_SET);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d006      	beq.n	8001328 <NRF24_ce+0x1c>
 800131a:	2201      	movs	r2, #1
 800131c:	2110      	movs	r1, #16
 800131e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001322:	f004 fe0d 	bl	8005f40 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_RESET);
}
 8001326:	e005      	b.n	8001334 <NRF24_ce+0x28>
	else HAL_GPIO_WritePin(nrf_CE_PORT, nrf_CE_PIN, GPIO_PIN_RESET);
 8001328:	2200      	movs	r2, #0
 800132a:	2110      	movs	r1, #16
 800132c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001330:	f004 fe06 	bl	8005f40 <HAL_GPIO_WritePin>
}
 8001334:	bf00      	nop
 8001336:	3708      	adds	r7, #8
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8001346:	2000      	movs	r0, #0
 8001348:	f7ff ffc8 	bl	80012dc <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	f003 031f 	and.w	r3, r3, #31
 8001352:	b2db      	uxtb	r3, r3
 8001354:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8001356:	f107 010c 	add.w	r1, r7, #12
 800135a:	2364      	movs	r3, #100	@ 0x64
 800135c:	2201      	movs	r2, #1
 800135e:	480a      	ldr	r0, [pc, #40]	@ (8001388 <NRF24_read_register+0x4c>)
 8001360:	f007 f817 	bl	8008392 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8001364:	f107 030c 	add.w	r3, r7, #12
 8001368:	1c59      	adds	r1, r3, #1
 800136a:	2364      	movs	r3, #100	@ 0x64
 800136c:	2201      	movs	r2, #1
 800136e:	4806      	ldr	r0, [pc, #24]	@ (8001388 <NRF24_read_register+0x4c>)
 8001370:	f007 f984 	bl	800867c <HAL_SPI_Receive>
	retData = spiBuf[1];
 8001374:	7b7b      	ldrb	r3, [r7, #13]
 8001376:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8001378:	2001      	movs	r0, #1
 800137a:	f7ff ffaf 	bl	80012dc <NRF24_csn>
	return retData;
 800137e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	2000021c 	.word	0x2000021c

0800138c <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	6039      	str	r1, [r7, #0]
 8001396:	71fb      	strb	r3, [r7, #7]
 8001398:	4613      	mov	r3, r2
 800139a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800139c:	2000      	movs	r0, #0
 800139e:	f7ff ff9d 	bl	80012dc <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	f003 031f 	and.w	r3, r3, #31
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80013ac:	f107 010c 	add.w	r1, r7, #12
 80013b0:	2364      	movs	r3, #100	@ 0x64
 80013b2:	2201      	movs	r2, #1
 80013b4:	4808      	ldr	r0, [pc, #32]	@ (80013d8 <NRF24_read_registerN+0x4c>)
 80013b6:	f006 ffec 	bl	8008392 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 80013ba:	79bb      	ldrb	r3, [r7, #6]
 80013bc:	b29a      	uxth	r2, r3
 80013be:	2364      	movs	r3, #100	@ 0x64
 80013c0:	6839      	ldr	r1, [r7, #0]
 80013c2:	4805      	ldr	r0, [pc, #20]	@ (80013d8 <NRF24_read_registerN+0x4c>)
 80013c4:	f007 f95a 	bl	800867c <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 80013c8:	2001      	movs	r0, #1
 80013ca:	f7ff ff87 	bl	80012dc <NRF24_csn>
}
 80013ce:	bf00      	nop
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	2000021c 	.word	0x2000021c

080013dc <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	460a      	mov	r2, r1
 80013e6:	71fb      	strb	r3, [r7, #7]
 80013e8:	4613      	mov	r3, r2
 80013ea:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80013ec:	2000      	movs	r0, #0
 80013ee:	f7ff ff75 	bl	80012dc <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80013f2:	79fb      	ldrb	r3, [r7, #7]
 80013f4:	f043 0320 	orr.w	r3, r3, #32
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 80013fc:	79bb      	ldrb	r3, [r7, #6]
 80013fe:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8001400:	f107 010c 	add.w	r1, r7, #12
 8001404:	2364      	movs	r3, #100	@ 0x64
 8001406:	2202      	movs	r2, #2
 8001408:	4804      	ldr	r0, [pc, #16]	@ (800141c <NRF24_write_register+0x40>)
 800140a:	f006 ffc2 	bl	8008392 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800140e:	2001      	movs	r0, #1
 8001410:	f7ff ff64 	bl	80012dc <NRF24_csn>
}
 8001414:	bf00      	nop
 8001416:	3710      	adds	r7, #16
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	2000021c 	.word	0x2000021c

08001420 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	6039      	str	r1, [r7, #0]
 800142a:	71fb      	strb	r3, [r7, #7]
 800142c:	4613      	mov	r3, r2
 800142e:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8001430:	2000      	movs	r0, #0
 8001432:	f7ff ff53 	bl	80012dc <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	f043 0320 	orr.w	r3, r3, #32
 800143c:	b2db      	uxtb	r3, r3
 800143e:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8001440:	f107 010c 	add.w	r1, r7, #12
 8001444:	2364      	movs	r3, #100	@ 0x64
 8001446:	2201      	movs	r2, #1
 8001448:	4808      	ldr	r0, [pc, #32]	@ (800146c <NRF24_write_registerN+0x4c>)
 800144a:	f006 ffa2 	bl	8008392 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 800144e:	79bb      	ldrb	r3, [r7, #6]
 8001450:	b29a      	uxth	r2, r3
 8001452:	2364      	movs	r3, #100	@ 0x64
 8001454:	6839      	ldr	r1, [r7, #0]
 8001456:	4805      	ldr	r0, [pc, #20]	@ (800146c <NRF24_write_registerN+0x4c>)
 8001458:	f006 ff9b 	bl	8008392 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800145c:	2001      	movs	r0, #1
 800145e:	f7ff ff3d 	bl	80012dc <NRF24_csn>
}
 8001462:	bf00      	nop
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	2000021c 	.word	0x2000021c

08001470 <NRF24_read_payload>:
	//Bring CSN high
	NRF24_csn(1);
}
//8. Read receive payload
void NRF24_read_payload(void* buf, uint8_t len)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 800147c:	f000 f9f8 	bl	8001870 <NRF24_getPayloadSize>
 8001480:	4603      	mov	r3, r0
 8001482:	461a      	mov	r2, r3
 8001484:	78fb      	ldrb	r3, [r7, #3]
 8001486:	4293      	cmp	r3, r2
 8001488:	d303      	bcc.n	8001492 <NRF24_read_payload+0x22>
 800148a:	f000 f9f1 	bl	8001870 <NRF24_getPayloadSize>
 800148e:	4603      	mov	r3, r0
 8001490:	e000      	b.n	8001494 <NRF24_read_payload+0x24>
 8001492:	78fb      	ldrb	r3, [r7, #3]
 8001494:	73fb      	strb	r3, [r7, #15]
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8001496:	2000      	movs	r0, #0
 8001498:	f7ff ff20 	bl	80012dc <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 800149c:	2361      	movs	r3, #97	@ 0x61
 800149e:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 80014a0:	f107 010e 	add.w	r1, r7, #14
 80014a4:	2364      	movs	r3, #100	@ 0x64
 80014a6:	2201      	movs	r2, #1
 80014a8:	4808      	ldr	r0, [pc, #32]	@ (80014cc <NRF24_read_payload+0x5c>)
 80014aa:	f006 ff72 	bl	8008392 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
 80014b0:	b29a      	uxth	r2, r3
 80014b2:	2364      	movs	r3, #100	@ 0x64
 80014b4:	6879      	ldr	r1, [r7, #4]
 80014b6:	4805      	ldr	r0, [pc, #20]	@ (80014cc <NRF24_read_payload+0x5c>)
 80014b8:	f007 f8e0 	bl	800867c <HAL_SPI_Receive>
	NRF24_csn(1);
 80014bc:	2001      	movs	r0, #1
 80014be:	f7ff ff0d 	bl	80012dc <NRF24_csn>
}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	2000021c 	.word	0x2000021c

080014d0 <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 80014d4:	21ff      	movs	r1, #255	@ 0xff
 80014d6:	20e1      	movs	r0, #225	@ 0xe1
 80014d8:	f7ff ff80 	bl	80013dc <NRF24_write_register>
}
 80014dc:	bf00      	nop
 80014de:	bd80      	pop	{r7, pc}

080014e0 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 80014e4:	21ff      	movs	r1, #255	@ 0xff
 80014e6:	20e2      	movs	r0, #226	@ 0xe2
 80014e8:	f7ff ff78 	bl	80013dc <NRF24_write_register>
}
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 80014f6:	2007      	movs	r0, #7
 80014f8:	f7ff ff20 	bl	800133c <NRF24_read_register>
 80014fc:	4603      	mov	r3, r0
 80014fe:	71fb      	strb	r3, [r7, #7]
	return statReg;
 8001500:	79fb      	ldrb	r3, [r7, #7]
}
 8001502:	4618      	mov	r0, r3
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
	...

0800150c <NRF24_begin>:

//12. Begin function
//void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
void NRF24_begin(SPI_HandleTypeDef nrfSPI)
{
 800150c:	b084      	sub	sp, #16
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	f107 0c10 	add.w	ip, r7, #16
 8001518:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 800151c:	4b60      	ldr	r3, [pc, #384]	@ (80016a0 <NRF24_begin+0x194>)
 800151e:	4618      	mov	r0, r3
 8001520:	f107 0310 	add.w	r3, r7, #16
 8001524:	2264      	movs	r2, #100	@ 0x64
 8001526:	4619      	mov	r1, r3
 8001528:	f009 fccf 	bl	800aeca <memcpy>
//	nrf24_PORT = nrf24PORT;
//	nrf24_CSN_PIN = nrfCSN_Pin;
//	nrf24_CE_PIN = nrfCE_Pin;

	//Put pins to idle state
	NRF24_csn(1);
 800152c:	2001      	movs	r0, #1
 800152e:	f7ff fed5 	bl	80012dc <NRF24_csn>
	NRF24_ce(0);
 8001532:	2000      	movs	r0, #0
 8001534:	f7ff feea 	bl	800130c <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8001538:	2005      	movs	r0, #5
 800153a:	f002 fd1f 	bl	8003f7c <HAL_Delay>

	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 800153e:	2108      	movs	r1, #8
 8001540:	2000      	movs	r0, #0
 8001542:	f7ff ff4b 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8001546:	213f      	movs	r1, #63	@ 0x3f
 8001548:	2001      	movs	r0, #1
 800154a:	f7ff ff47 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 800154e:	2103      	movs	r1, #3
 8001550:	2002      	movs	r0, #2
 8001552:	f7ff ff43 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 8001556:	2103      	movs	r1, #3
 8001558:	2003      	movs	r0, #3
 800155a:	f7ff ff3f 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 800155e:	2103      	movs	r1, #3
 8001560:	2004      	movs	r0, #4
 8001562:	f7ff ff3b 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 8001566:	2102      	movs	r1, #2
 8001568:	2005      	movs	r0, #5
 800156a:	f7ff ff37 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 800156e:	210f      	movs	r1, #15
 8001570:	2006      	movs	r0, #6
 8001572:	f7ff ff33 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8001576:	210e      	movs	r1, #14
 8001578:	2007      	movs	r0, #7
 800157a:	f7ff ff2f 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 800157e:	2100      	movs	r1, #0
 8001580:	2008      	movs	r0, #8
 8001582:	f7ff ff2b 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8001586:	2100      	movs	r1, #0
 8001588:	2009      	movs	r0, #9
 800158a:	f7ff ff27 	bl	80013dc <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 800158e:	23e7      	movs	r3, #231	@ 0xe7
 8001590:	713b      	strb	r3, [r7, #4]
 8001592:	23e7      	movs	r3, #231	@ 0xe7
 8001594:	70fb      	strb	r3, [r7, #3]
 8001596:	23e7      	movs	r3, #231	@ 0xe7
 8001598:	70bb      	strb	r3, [r7, #2]
 800159a:	23e7      	movs	r3, #231	@ 0xe7
 800159c:	707b      	strb	r3, [r7, #1]
 800159e:	23e7      	movs	r3, #231	@ 0xe7
 80015a0:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 80015a2:	463b      	mov	r3, r7
 80015a4:	2205      	movs	r2, #5
 80015a6:	4619      	mov	r1, r3
 80015a8:	200a      	movs	r0, #10
 80015aa:	f7ff ff39 	bl	8001420 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2;
 80015ae:	23c2      	movs	r3, #194	@ 0xc2
 80015b0:	713b      	strb	r3, [r7, #4]
 80015b2:	23c2      	movs	r3, #194	@ 0xc2
 80015b4:	70fb      	strb	r3, [r7, #3]
 80015b6:	23c2      	movs	r3, #194	@ 0xc2
 80015b8:	70bb      	strb	r3, [r7, #2]
 80015ba:	23c2      	movs	r3, #194	@ 0xc2
 80015bc:	707b      	strb	r3, [r7, #1]
 80015be:	23c2      	movs	r3, #194	@ 0xc2
 80015c0:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 80015c2:	463b      	mov	r3, r7
 80015c4:	2205      	movs	r2, #5
 80015c6:	4619      	mov	r1, r3
 80015c8:	200b      	movs	r0, #11
 80015ca:	f7ff ff29 	bl	8001420 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 80015ce:	21c3      	movs	r1, #195	@ 0xc3
 80015d0:	200c      	movs	r0, #12
 80015d2:	f7ff ff03 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 80015d6:	21c4      	movs	r1, #196	@ 0xc4
 80015d8:	200d      	movs	r0, #13
 80015da:	f7ff feff 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 80015de:	21c5      	movs	r1, #197	@ 0xc5
 80015e0:	200e      	movs	r0, #14
 80015e2:	f7ff fefb 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 80015e6:	21c6      	movs	r1, #198	@ 0xc6
 80015e8:	200f      	movs	r0, #15
 80015ea:	f7ff fef7 	bl	80013dc <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 80015ee:	23e7      	movs	r3, #231	@ 0xe7
 80015f0:	713b      	strb	r3, [r7, #4]
 80015f2:	23e7      	movs	r3, #231	@ 0xe7
 80015f4:	70fb      	strb	r3, [r7, #3]
 80015f6:	23e7      	movs	r3, #231	@ 0xe7
 80015f8:	70bb      	strb	r3, [r7, #2]
 80015fa:	23e7      	movs	r3, #231	@ 0xe7
 80015fc:	707b      	strb	r3, [r7, #1]
 80015fe:	23e7      	movs	r3, #231	@ 0xe7
 8001600:	703b      	strb	r3, [r7, #0]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8001602:	463b      	mov	r3, r7
 8001604:	2205      	movs	r2, #5
 8001606:	4619      	mov	r1, r3
 8001608:	2010      	movs	r0, #16
 800160a:	f7ff ff09 	bl	8001420 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 800160e:	2100      	movs	r1, #0
 8001610:	2011      	movs	r0, #17
 8001612:	f7ff fee3 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8001616:	2100      	movs	r1, #0
 8001618:	2012      	movs	r0, #18
 800161a:	f7ff fedf 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 800161e:	2100      	movs	r1, #0
 8001620:	2013      	movs	r0, #19
 8001622:	f7ff fedb 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8001626:	2100      	movs	r1, #0
 8001628:	2014      	movs	r0, #20
 800162a:	f7ff fed7 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 800162e:	2100      	movs	r1, #0
 8001630:	2015      	movs	r0, #21
 8001632:	f7ff fed3 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8001636:	2100      	movs	r1, #0
 8001638:	2016      	movs	r0, #22
 800163a:	f7ff fecf 	bl	80013dc <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 800163e:	f000 fa61 	bl	8001b04 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 8001642:	2100      	movs	r1, #0
 8001644:	201c      	movs	r0, #28
 8001646:	f7ff fec9 	bl	80013dc <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 800164a:	2100      	movs	r1, #0
 800164c:	201d      	movs	r0, #29
 800164e:	f7ff fec5 	bl	80013dc <NRF24_write_register>
	printRadioSettings();
 8001652:	f000 fa71 	bl	8001b38 <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 8001656:	210f      	movs	r1, #15
 8001658:	200f      	movs	r0, #15
 800165a:	f000 f8bf 	bl	80017dc <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 800165e:	2003      	movs	r0, #3
 8001660:	f000 f953 	bl	800190a <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 8001664:	2001      	movs	r0, #1
 8001666:	f000 f989 	bl	800197c <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 800166a:	2002      	movs	r0, #2
 800166c:	f000 f9cc 	bl	8001a08 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 8001670:	f000 f912 	bl	8001898 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8001674:	2020      	movs	r0, #32
 8001676:	f000 f8e3 	bl	8001840 <NRF24_setPayloadSize>

	//Reset status register
	NRF24_resetStatus();
 800167a:	f000 fa3b 	bl	8001af4 <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 800167e:	204c      	movs	r0, #76	@ 0x4c
 8001680:	f000 f8c8 	bl	8001814 <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 8001684:	f7ff ff24 	bl	80014d0 <NRF24_flush_tx>
	NRF24_flush_rx();
 8001688:	f7ff ff2a 	bl	80014e0 <NRF24_flush_rx>

	NRF24_powerDown();
 800168c:	f000 f9f3 	bl	8001a76 <NRF24_powerDown>

}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800169a:	b004      	add	sp, #16
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	2000021c 	.word	0x2000021c

080016a4 <NRF24_startListening>:
//13. Listen on open pipes for reading (Must call NRF24_openReadingPipe() first)
void NRF24_startListening(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) | (1UL<<1) |(1UL <<0));
 80016a8:	2000      	movs	r0, #0
 80016aa:	f7ff fe47 	bl	800133c <NRF24_read_register>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f043 0303 	orr.w	r3, r3, #3
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	4619      	mov	r1, r3
 80016b8:	2000      	movs	r0, #0
 80016ba:	f7ff fe8f 	bl	80013dc <NRF24_write_register>
	//Restore pipe 0 address if exists
	if(pipe0_reading_address)
 80016be:	4b0b      	ldr	r3, [pc, #44]	@ (80016ec <NRF24_startListening+0x48>)
 80016c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	d004      	beq.n	80016d2 <NRF24_startListening+0x2e>
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
 80016c8:	2205      	movs	r2, #5
 80016ca:	4908      	ldr	r1, [pc, #32]	@ (80016ec <NRF24_startListening+0x48>)
 80016cc:	200a      	movs	r0, #10
 80016ce:	f7ff fea7 	bl	8001420 <NRF24_write_registerN>

	//Flush buffers
	NRF24_flush_tx();
 80016d2:	f7ff fefd 	bl	80014d0 <NRF24_flush_tx>
	NRF24_flush_rx();
 80016d6:	f7ff ff03 	bl	80014e0 <NRF24_flush_rx>
	//Set CE HIGH to start listenning
	NRF24_ce(1);
 80016da:	2001      	movs	r0, #1
 80016dc:	f7ff fe16 	bl	800130c <NRF24_ce>
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
 80016e0:	2096      	movs	r0, #150	@ 0x96
 80016e2:	f7ff fdd9 	bl	8001298 <NRF24_DelayMicroSeconds>
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000210 	.word	0x20000210

080016f0 <NRF24_available>:
	NRF24_flush_tx();
	return retStatus;
}
//16. Check for available data to read
bool NRF24_available(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 80016f4:	2000      	movs	r0, #0
 80016f6:	f000 f9cd 	bl	8001a94 <NRF24_availablePipe>
 80016fa:	4603      	mov	r3, r0
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	bd80      	pop	{r7, pc}

08001700 <NRF24_read>:
//17. Read received data
bool NRF24_read( void* buf, uint8_t len )
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	460b      	mov	r3, r1
 800170a:	70fb      	strb	r3, [r7, #3]
	NRF24_read_payload( buf, len );
 800170c:	78fb      	ldrb	r3, [r7, #3]
 800170e:	4619      	mov	r1, r3
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff fead 	bl	8001470 <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 8001716:	2017      	movs	r0, #23
 8001718:	f7ff fe10 	bl	800133c <NRF24_read_register>
 800171c:	4603      	mov	r3, r0
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	73fb      	strb	r3, [r7, #15]
	NRF24_flush_rx();
 8001724:	f7ff fedc 	bl	80014e0 <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 8001728:	f000 f8ae 	bl	8001888 <NRF24_getDynamicPayloadSize>
	return rxStatus;
 800172c:	7bfb      	ldrb	r3, [r7, #15]
 800172e:	2b00      	cmp	r3, #0
 8001730:	bf14      	ite	ne
 8001732:	2301      	movne	r3, #1
 8001734:	2300      	moveq	r3, #0
 8001736:	b2db      	uxtb	r3, r3
}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}

08001740 <NRF24_openReadingPipe>:
	const uint8_t max_payload_size = 32;
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
}
//19. Open reading pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	4601      	mov	r1, r0
 8001748:	e9c7 2300 	strd	r2, r3, [r7]
 800174c:	460b      	mov	r3, r1
 800174e:	73fb      	strb	r3, [r7, #15]
	if (number == 0)
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d104      	bne.n	8001760 <NRF24_openReadingPipe+0x20>
    pipe0_reading_address = address;
 8001756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800175a:	491c      	ldr	r1, [pc, #112]	@ (80017cc <NRF24_openReadingPipe+0x8c>)
 800175c:	e9c1 2300 	strd	r2, r3, [r1]

	if(number <= 6)
 8001760:	7bfb      	ldrb	r3, [r7, #15]
 8001762:	2b06      	cmp	r3, #6
 8001764:	d82d      	bhi.n	80017c2 <NRF24_openReadingPipe+0x82>
	{
		if(number < 2)
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d808      	bhi.n	800177e <NRF24_openReadingPipe+0x3e>
		{
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
 800176c:	7bfb      	ldrb	r3, [r7, #15]
 800176e:	4a18      	ldr	r2, [pc, #96]	@ (80017d0 <NRF24_openReadingPipe+0x90>)
 8001770:	5cd3      	ldrb	r3, [r2, r3]
 8001772:	4639      	mov	r1, r7
 8001774:	2205      	movs	r2, #5
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff fe52 	bl	8001420 <NRF24_write_registerN>
 800177c:	e007      	b.n	800178e <NRF24_openReadingPipe+0x4e>
		}
		else
		{
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 1);
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	4a13      	ldr	r2, [pc, #76]	@ (80017d0 <NRF24_openReadingPipe+0x90>)
 8001782:	5cd3      	ldrb	r3, [r2, r3]
 8001784:	4639      	mov	r1, r7
 8001786:	2201      	movs	r2, #1
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff fe49 	bl	8001420 <NRF24_write_registerN>
		}
		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number],payload_size);
 800178e:	7bfb      	ldrb	r3, [r7, #15]
 8001790:	4a10      	ldr	r2, [pc, #64]	@ (80017d4 <NRF24_openReadingPipe+0x94>)
 8001792:	5cd3      	ldrb	r3, [r2, r3]
 8001794:	4a10      	ldr	r2, [pc, #64]	@ (80017d8 <NRF24_openReadingPipe+0x98>)
 8001796:	7812      	ldrb	r2, [r2, #0]
 8001798:	4611      	mov	r1, r2
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fe1e 	bl	80013dc <NRF24_write_register>
		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR, NRF24_read_register(REG_EN_RXADDR) | _BV(number));
 80017a0:	2002      	movs	r0, #2
 80017a2:	f7ff fdcb 	bl	800133c <NRF24_read_register>
 80017a6:	4603      	mov	r3, r0
 80017a8:	b25a      	sxtb	r2, r3
 80017aa:	7bfb      	ldrb	r3, [r7, #15]
 80017ac:	2101      	movs	r1, #1
 80017ae:	fa01 f303 	lsl.w	r3, r1, r3
 80017b2:	b25b      	sxtb	r3, r3
 80017b4:	4313      	orrs	r3, r2
 80017b6:	b25b      	sxtb	r3, r3
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	4619      	mov	r1, r3
 80017bc:	2002      	movs	r0, #2
 80017be:	f7ff fe0d 	bl	80013dc <NRF24_write_register>
	}

}
 80017c2:	bf00      	nop
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000210 	.word	0x20000210
 80017d0:	0800eab0 	.word	0x0800eab0
 80017d4:	0800eab8 	.word	0x0800eab8
 80017d8:	20000218 	.word	0x20000218

080017dc <NRF24_setRetries>:
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	460a      	mov	r2, r1
 80017e6:	71fb      	strb	r3, [r7, #7]
 80017e8:	4613      	mov	r3, r2
 80017ea:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 80017ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f0:	011b      	lsls	r3, r3, #4
 80017f2:	b25a      	sxtb	r2, r3
 80017f4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80017f8:	f003 030f 	and.w	r3, r3, #15
 80017fc:	b25b      	sxtb	r3, r3
 80017fe:	4313      	orrs	r3, r2
 8001800:	b25b      	sxtb	r3, r3
 8001802:	b2db      	uxtb	r3, r3
 8001804:	4619      	mov	r1, r3
 8001806:	2004      	movs	r0, #4
 8001808:	f7ff fde8 	bl	80013dc <NRF24_write_register>
}
 800180c:	bf00      	nop
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 800181e:	237f      	movs	r3, #127	@ 0x7f
 8001820:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8001822:	7bfa      	ldrb	r2, [r7, #15]
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	4293      	cmp	r3, r2
 8001828:	bf28      	it	cs
 800182a:	4613      	movcs	r3, r2
 800182c:	b2db      	uxtb	r3, r3
 800182e:	4619      	mov	r1, r3
 8001830:	2005      	movs	r0, #5
 8001832:	f7ff fdd3 	bl	80013dc <NRF24_write_register>
}
 8001836:	bf00      	nop
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
	...

08001840 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 800184a:	2320      	movs	r3, #32
 800184c:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 800184e:	7bfa      	ldrb	r2, [r7, #15]
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	4293      	cmp	r3, r2
 8001854:	bf28      	it	cs
 8001856:	4613      	movcs	r3, r2
 8001858:	b2da      	uxtb	r2, r3
 800185a:	4b04      	ldr	r3, [pc, #16]	@ (800186c <NRF24_setPayloadSize+0x2c>)
 800185c:	701a      	strb	r2, [r3, #0]
}
 800185e:	bf00      	nop
 8001860:	3714      	adds	r7, #20
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000218 	.word	0x20000218

08001870 <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
	return payload_size;
 8001874:	4b03      	ldr	r3, [pc, #12]	@ (8001884 <NRF24_getPayloadSize+0x14>)
 8001876:	781b      	ldrb	r3, [r3, #0]
}
 8001878:	4618      	mov	r0, r3
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	20000218 	.word	0x20000218

08001888 <NRF24_getDynamicPayloadSize>:
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 800188c:	2060      	movs	r0, #96	@ 0x60
 800188e:	f7ff fd55 	bl	800133c <NRF24_read_register>
 8001892:	4603      	mov	r3, r0
}
 8001894:	4618      	mov	r0, r3
 8001896:	bd80      	pop	{r7, pc}

08001898 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;

}
void NRF24_disableDynamicPayloads(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 800189c:	201d      	movs	r0, #29
 800189e:	f7ff fd4d 	bl	800133c <NRF24_read_register>
 80018a2:	4603      	mov	r3, r0
 80018a4:	f023 0304 	bic.w	r3, r3, #4
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	4619      	mov	r1, r3
 80018ac:	201d      	movs	r0, #29
 80018ae:	f7ff fd95 	bl	80013dc <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD,0);
 80018b2:	2100      	movs	r1, #0
 80018b4:	201c      	movs	r0, #28
 80018b6:	f7ff fd91 	bl	80013dc <NRF24_write_register>
	dynamic_payloads_enabled = false;
 80018ba:	4b02      	ldr	r3, [pc, #8]	@ (80018c4 <NRF24_disableDynamicPayloads+0x2c>)
 80018bc:	2200      	movs	r2, #0
 80018be:	701a      	strb	r2, [r3, #0]
}
 80018c0:	bf00      	nop
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	20000219 	.word	0x20000219

080018c8 <NRF24_isNRF_Plus>:
//27. Check if module is NRF24L01+ or normal module
bool NRF24_isNRF_Plus(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
	return p_variant;
 80018cc:	4b03      	ldr	r3, [pc, #12]	@ (80018dc <NRF24_isNRF_Plus+0x14>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	2000021a 	.word	0x2000021a

080018e0 <NRF24_setAutoAck>:
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 80018ea:	79fb      	ldrb	r3, [r7, #7]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d004      	beq.n	80018fa <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 80018f0:	213f      	movs	r1, #63	@ 0x3f
 80018f2:	2001      	movs	r0, #1
 80018f4:	f7ff fd72 	bl	80013dc <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 80018f8:	e003      	b.n	8001902 <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 80018fa:	2100      	movs	r1, #0
 80018fc:	2001      	movs	r0, #1
 80018fe:	f7ff fd6d 	bl	80013dc <NRF24_write_register>
}
 8001902:	bf00      	nop
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b084      	sub	sp, #16
 800190e:	af00      	add	r7, sp, #0
 8001910:	4603      	mov	r3, r0
 8001912:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8001914:	2006      	movs	r0, #6
 8001916:	f7ff fd11 	bl	800133c <NRF24_read_register>
 800191a:	4603      	mov	r3, r0
 800191c:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800191e:	7bfb      	ldrb	r3, [r7, #15]
 8001920:	f023 0306 	bic.w	r3, r3, #6
 8001924:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	2b03      	cmp	r3, #3
 800192a:	d104      	bne.n	8001936 <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800192c:	7bfb      	ldrb	r3, [r7, #15]
 800192e:	f043 0306 	orr.w	r3, r3, #6
 8001932:	73fb      	strb	r3, [r7, #15]
 8001934:	e019      	b.n	800196a <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	2b02      	cmp	r3, #2
 800193a:	d104      	bne.n	8001946 <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 800193c:	7bfb      	ldrb	r3, [r7, #15]
 800193e:	f043 0304 	orr.w	r3, r3, #4
 8001942:	73fb      	strb	r3, [r7, #15]
 8001944:	e011      	b.n	800196a <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	2b01      	cmp	r3, #1
 800194a:	d104      	bne.n	8001956 <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	f043 0302 	orr.w	r3, r3, #2
 8001952:	73fb      	strb	r3, [r7, #15]
 8001954:	e009      	b.n	800196a <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d006      	beq.n	800196a <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	2b04      	cmp	r3, #4
 8001960:	d103      	bne.n	800196a <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8001962:	7bfb      	ldrb	r3, [r7, #15]
 8001964:	f043 0306 	orr.w	r3, r3, #6
 8001968:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 800196a:	7bfb      	ldrb	r3, [r7, #15]
 800196c:	4619      	mov	r1, r3
 800196e:	2006      	movs	r0, #6
 8001970:	f7ff fd34 	bl	80013dc <NRF24_write_register>
}
 8001974:	bf00      	nop
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 8001986:	2300      	movs	r3, #0
 8001988:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 800198a:	2006      	movs	r0, #6
 800198c:	f7ff fcd6 	bl	800133c <NRF24_read_register>
 8001990:	4603      	mov	r3, r0
 8001992:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8001994:	4b1b      	ldr	r3, [pc, #108]	@ (8001a04 <NRF24_setDataRate+0x88>)
 8001996:	2200      	movs	r2, #0
 8001998:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 800199a:	7bbb      	ldrb	r3, [r7, #14]
 800199c:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80019a0:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d107      	bne.n	80019b8 <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 80019a8:	4b16      	ldr	r3, [pc, #88]	@ (8001a04 <NRF24_setDataRate+0x88>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 80019ae:	7bbb      	ldrb	r3, [r7, #14]
 80019b0:	f043 0320 	orr.w	r3, r3, #32
 80019b4:	73bb      	strb	r3, [r7, #14]
 80019b6:	e00d      	b.n	80019d4 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d107      	bne.n	80019ce <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 80019be:	4b11      	ldr	r3, [pc, #68]	@ (8001a04 <NRF24_setDataRate+0x88>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 80019c4:	7bbb      	ldrb	r3, [r7, #14]
 80019c6:	f043 0308 	orr.w	r3, r3, #8
 80019ca:	73bb      	strb	r3, [r7, #14]
 80019cc:	e002      	b.n	80019d4 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 80019ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001a04 <NRF24_setDataRate+0x88>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 80019d4:	7bbb      	ldrb	r3, [r7, #14]
 80019d6:	4619      	mov	r1, r3
 80019d8:	2006      	movs	r0, #6
 80019da:	f7ff fcff 	bl	80013dc <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 80019de:	2006      	movs	r0, #6
 80019e0:	f7ff fcac 	bl	800133c <NRF24_read_register>
 80019e4:	4603      	mov	r3, r0
 80019e6:	461a      	mov	r2, r3
 80019e8:	7bbb      	ldrb	r3, [r7, #14]
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d102      	bne.n	80019f4 <NRF24_setDataRate+0x78>
  {
    result = true;
 80019ee:	2301      	movs	r3, #1
 80019f0:	73fb      	strb	r3, [r7, #15]
 80019f2:	e002      	b.n	80019fa <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 80019f4:	4b03      	ldr	r3, [pc, #12]	@ (8001a04 <NRF24_setDataRate+0x88>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	701a      	strb	r2, [r3, #0]
  }

  return result;
 80019fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3710      	adds	r7, #16
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	2000021b 	.word	0x2000021b

08001a08 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8001a12:	2000      	movs	r0, #0
 8001a14:	f7ff fc92 	bl	800133c <NRF24_read_register>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	f023 030c 	bic.w	r3, r3, #12
 8001a1e:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d00f      	beq.n	8001a46 <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above.
  }
  else if ( length == RF24_CRC_8 )
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d104      	bne.n	8001a36 <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8001a2c:	7bfb      	ldrb	r3, [r7, #15]
 8001a2e:	f043 0308 	orr.w	r3, r3, #8
 8001a32:	73fb      	strb	r3, [r7, #15]
 8001a34:	e007      	b.n	8001a46 <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8001a36:	7bfb      	ldrb	r3, [r7, #15]
 8001a38:	f043 0308 	orr.w	r3, r3, #8
 8001a3c:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	f043 0304 	orr.w	r3, r3, #4
 8001a44:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	f7ff fcc6 	bl	80013dc <NRF24_write_register>
}
 8001a50:	bf00      	nop
 8001a52:	3710      	adds	r7, #16
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <NRF24_powerUp>:
	uint8_t disable = NRF24_read_register(REG_CONFIG) & ~_BV(BIT_EN_CRC) ;
  NRF24_write_register( REG_CONFIG, disable ) ;
}
//37. power up
void NRF24_powerUp(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f7ff fc6d 	bl	800133c <NRF24_read_register>
 8001a62:	4603      	mov	r3, r0
 8001a64:	f043 0302 	orr.w	r3, r3, #2
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	2000      	movs	r0, #0
 8001a6e:	f7ff fcb5 	bl	80013dc <NRF24_write_register>
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <NRF24_powerDown>:
//38. power down
void NRF24_powerDown(void)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f7ff fc5e 	bl	800133c <NRF24_read_register>
 8001a80:	4603      	mov	r3, r0
 8001a82:	f023 0302 	bic.w	r3, r3, #2
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	4619      	mov	r1, r3
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f7ff fca6 	bl	80013dc <NRF24_write_register>
}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8001a9c:	f7ff fd28 	bl	80014f0 <NRF24_get_status>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
 8001aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	bf14      	ite	ne
 8001aae:	2301      	movne	r3, #1
 8001ab0:	2300      	moveq	r3, #0
 8001ab2:	73bb      	strb	r3, [r7, #14]

  if (result)
 8001ab4:	7bbb      	ldrb	r3, [r7, #14]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d017      	beq.n	8001aea <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d007      	beq.n	8001ad0 <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	085b      	lsrs	r3, r3, #1
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	b2da      	uxtb	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8001ad0:	2140      	movs	r1, #64	@ 0x40
 8001ad2:	2007      	movs	r0, #7
 8001ad4:	f7ff fc82 	bl	80013dc <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8001ad8:	7bfb      	ldrb	r3, [r7, #15]
 8001ada:	f003 0320 	and.w	r3, r3, #32
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d003      	beq.n	8001aea <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8001ae2:	2120      	movs	r1, #32
 8001ae4:	2007      	movs	r0, #7
 8001ae6:	f7ff fc79 	bl	80013dc <NRF24_write_register>
    }
  }
  return result;
 8001aea:	7bbb      	ldrb	r3, [r7, #14]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8001af8:	2170      	movs	r1, #112	@ 0x70
 8001afa:	2007      	movs	r0, #7
 8001afc:	f7ff fc6e 	bl	80013dc <NRF24_write_register>
}
 8001b00:	bf00      	nop
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	f7ff fbe6 	bl	80012dc <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8001b10:	2350      	movs	r3, #80	@ 0x50
 8001b12:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8001b14:	2373      	movs	r3, #115	@ 0x73
 8001b16:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8001b18:	1d39      	adds	r1, r7, #4
 8001b1a:	2364      	movs	r3, #100	@ 0x64
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	4805      	ldr	r0, [pc, #20]	@ (8001b34 <NRF24_ACTIVATE_cmd+0x30>)
 8001b20:	f006 fc37 	bl	8008392 <HAL_SPI_Transmit>
	NRF24_csn(1);
 8001b24:	2001      	movs	r0, #1
 8001b26:	f7ff fbd9 	bl	80012dc <NRF24_csn>
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	2000021c 	.word	0x2000021c

08001b38 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8001b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b3a:	b0a1      	sub	sp, #132	@ 0x84
 8001b3c:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8001b3e:	f107 0308 	add.w	r3, r7, #8
 8001b42:	49c3      	ldr	r1, [pc, #780]	@ (8001e50 <printRadioSettings+0x318>)
 8001b44:	4618      	mov	r0, r3
 8001b46:	f009 f847 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001b4a:	f107 0308 	add.w	r3, r7, #8
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7fe fbb6 	bl	80002c0 <strlen>
 8001b54:	4603      	mov	r3, r0
 8001b56:	b29a      	uxth	r2, r3
 8001b58:	f107 0108 	add.w	r1, r7, #8
 8001b5c:	230a      	movs	r3, #10
 8001b5e:	48bd      	ldr	r0, [pc, #756]	@ (8001e54 <printRadioSettings+0x31c>)
 8001b60:	f007 fafc 	bl	800915c <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8001b64:	2000      	movs	r0, #0
 8001b66:	f7ff fbe9 	bl	800133c <NRF24_read_register>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val & (1 << 3))
 8001b70:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b74:	f003 0308 	and.w	r3, r3, #8
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d013      	beq.n	8001ba4 <printRadioSettings+0x6c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8001b7c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001b80:	f003 0304 	and.w	r3, r3, #4
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d006      	beq.n	8001b96 <printRadioSettings+0x5e>
 8001b88:	f107 0308 	add.w	r3, r7, #8
 8001b8c:	49b2      	ldr	r1, [pc, #712]	@ (8001e58 <printRadioSettings+0x320>)
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f009 f822 	bl	800abd8 <siprintf>
 8001b94:	e00c      	b.n	8001bb0 <printRadioSettings+0x78>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 8001b96:	f107 0308 	add.w	r3, r7, #8
 8001b9a:	49b0      	ldr	r1, [pc, #704]	@ (8001e5c <printRadioSettings+0x324>)
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f009 f81b 	bl	800abd8 <siprintf>
 8001ba2:	e005      	b.n	8001bb0 <printRadioSettings+0x78>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8001ba4:	f107 0308 	add.w	r3, r7, #8
 8001ba8:	49ad      	ldr	r1, [pc, #692]	@ (8001e60 <printRadioSettings+0x328>)
 8001baa:	4618      	mov	r0, r3
 8001bac:	f009 f814 	bl	800abd8 <siprintf>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001bb0:	f107 0308 	add.w	r3, r7, #8
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7fe fb83 	bl	80002c0 <strlen>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	b29a      	uxth	r2, r3
 8001bbe:	f107 0108 	add.w	r1, r7, #8
 8001bc2:	230a      	movs	r3, #10
 8001bc4:	48a3      	ldr	r0, [pc, #652]	@ (8001e54 <printRadioSettings+0x31c>)
 8001bc6:	f007 fac9 	bl	800915c <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8001bca:	2001      	movs	r0, #1
 8001bcc:	f7ff fbb6 	bl	800133c <NRF24_read_register>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001bd6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001bda:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	bfcc      	ite	gt
 8001be2:	2301      	movgt	r3, #1
 8001be4:	2300      	movle	r3, #0
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001bea:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001bee:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	bfcc      	ite	gt
 8001bf6:	2301      	movgt	r3, #1
 8001bf8:	2300      	movle	r3, #0
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001bfe:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001c02:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	bfcc      	ite	gt
 8001c0a:	2301      	movgt	r3, #1
 8001c0c:	2300      	movle	r3, #0
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001c12:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001c16:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	bfcc      	ite	gt
 8001c1e:	2301      	movgt	r3, #1
 8001c20:	2300      	movle	r3, #0
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001c26:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001c2a:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	bfcc      	ite	gt
 8001c32:	2301      	movgt	r3, #1
 8001c34:	2300      	movle	r3, #0
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001c3a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001c3e:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	bfcc      	ite	gt
 8001c46:	2301      	movgt	r3, #1
 8001c48:	2300      	movle	r3, #0
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	f107 0008 	add.w	r0, r7, #8
 8001c50:	9303      	str	r3, [sp, #12]
 8001c52:	9402      	str	r4, [sp, #8]
 8001c54:	9101      	str	r1, [sp, #4]
 8001c56:	9200      	str	r2, [sp, #0]
 8001c58:	4633      	mov	r3, r6
 8001c5a:	462a      	mov	r2, r5
 8001c5c:	4981      	ldr	r1, [pc, #516]	@ (8001e64 <printRadioSettings+0x32c>)
 8001c5e:	f008 ffbb 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001c62:	f107 0308 	add.w	r3, r7, #8
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7fe fb2a 	bl	80002c0 <strlen>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	f107 0108 	add.w	r1, r7, #8
 8001c74:	230a      	movs	r3, #10
 8001c76:	4877      	ldr	r0, [pc, #476]	@ (8001e54 <printRadioSettings+0x31c>)
 8001c78:	f007 fa70 	bl	800915c <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8001c7c:	2002      	movs	r0, #2
 8001c7e:	f7ff fb5d 	bl	800133c <NRF24_read_register>
 8001c82:	4603      	mov	r3, r0
 8001c84:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001c88:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001c8c:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	bfcc      	ite	gt
 8001c94:	2301      	movgt	r3, #1
 8001c96:	2300      	movle	r3, #0
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001c9c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001ca0:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	bfcc      	ite	gt
 8001ca8:	2301      	movgt	r3, #1
 8001caa:	2300      	movle	r3, #0
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001cb0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001cb4:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	bfcc      	ite	gt
 8001cbc:	2301      	movgt	r3, #1
 8001cbe:	2300      	movle	r3, #0
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001cc4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001cc8:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	bfcc      	ite	gt
 8001cd0:	2301      	movgt	r3, #1
 8001cd2:	2300      	movle	r3, #0
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001cd8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001cdc:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	bfcc      	ite	gt
 8001ce4:	2301      	movgt	r3, #1
 8001ce6:	2300      	movle	r3, #0
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8001cec:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001cf0:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	bfcc      	ite	gt
 8001cf8:	2301      	movgt	r3, #1
 8001cfa:	2300      	movle	r3, #0
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	f107 0008 	add.w	r0, r7, #8
 8001d02:	9303      	str	r3, [sp, #12]
 8001d04:	9402      	str	r4, [sp, #8]
 8001d06:	9101      	str	r1, [sp, #4]
 8001d08:	9200      	str	r2, [sp, #0]
 8001d0a:	4633      	mov	r3, r6
 8001d0c:	462a      	mov	r2, r5
 8001d0e:	4956      	ldr	r1, [pc, #344]	@ (8001e68 <printRadioSettings+0x330>)
 8001d10:	f008 ff62 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d14:	f107 0308 	add.w	r3, r7, #8
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fad1 	bl	80002c0 <strlen>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	f107 0108 	add.w	r1, r7, #8
 8001d26:	230a      	movs	r3, #10
 8001d28:	484a      	ldr	r0, [pc, #296]	@ (8001e54 <printRadioSettings+0x31c>)
 8001d2a:	f007 fa17 	bl	800915c <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8001d2e:	2003      	movs	r0, #3
 8001d30:	f7ff fb04 	bl	800133c <NRF24_read_register>
 8001d34:	4603      	mov	r3, r0
 8001d36:	f003 0303 	and.w	r3, r3, #3
 8001d3a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	reg8Val +=2;
 8001d3e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001d42:	3302      	adds	r3, #2
 8001d44:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8001d48:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8001d4c:	f107 0308 	add.w	r3, r7, #8
 8001d50:	4946      	ldr	r1, [pc, #280]	@ (8001e6c <printRadioSettings+0x334>)
 8001d52:	4618      	mov	r0, r3
 8001d54:	f008 ff40 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d58:	f107 0308 	add.w	r3, r7, #8
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7fe faaf 	bl	80002c0 <strlen>
 8001d62:	4603      	mov	r3, r0
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	f107 0108 	add.w	r1, r7, #8
 8001d6a:	230a      	movs	r3, #10
 8001d6c:	4839      	ldr	r0, [pc, #228]	@ (8001e54 <printRadioSettings+0x31c>)
 8001d6e:	f007 f9f5 	bl	800915c <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8001d72:	2005      	movs	r0, #5
 8001d74:	f7ff fae2 	bl	800133c <NRF24_read_register>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 8001d7e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001d82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001d86:	f107 0308 	add.w	r3, r7, #8
 8001d8a:	4939      	ldr	r1, [pc, #228]	@ (8001e70 <printRadioSettings+0x338>)
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f008 ff23 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001d92:	f107 0308 	add.w	r3, r7, #8
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7fe fa92 	bl	80002c0 <strlen>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	f107 0108 	add.w	r1, r7, #8
 8001da4:	230a      	movs	r3, #10
 8001da6:	482b      	ldr	r0, [pc, #172]	@ (8001e54 <printRadioSettings+0x31c>)
 8001da8:	f007 f9d8 	bl	800915c <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8001dac:	2006      	movs	r0, #6
 8001dae:	f7ff fac5 	bl	800133c <NRF24_read_register>
 8001db2:	4603      	mov	r3, r0
 8001db4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8001db8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001dbc:	f003 0308 	and.w	r3, r3, #8
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d006      	beq.n	8001dd2 <printRadioSettings+0x29a>
 8001dc4:	f107 0308 	add.w	r3, r7, #8
 8001dc8:	492a      	ldr	r1, [pc, #168]	@ (8001e74 <printRadioSettings+0x33c>)
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f008 ff04 	bl	800abd8 <siprintf>
 8001dd0:	e005      	b.n	8001dde <printRadioSettings+0x2a6>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8001dd2:	f107 0308 	add.w	r3, r7, #8
 8001dd6:	4928      	ldr	r1, [pc, #160]	@ (8001e78 <printRadioSettings+0x340>)
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f008 fefd 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001dde:	f107 0308 	add.w	r3, r7, #8
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7fe fa6c 	bl	80002c0 <strlen>
 8001de8:	4603      	mov	r3, r0
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	f107 0108 	add.w	r1, r7, #8
 8001df0:	230a      	movs	r3, #10
 8001df2:	4818      	ldr	r0, [pc, #96]	@ (8001e54 <printRadioSettings+0x31c>)
 8001df4:	f007 f9b2 	bl	800915c <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8001df8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001dfc:	f003 0306 	and.w	r3, r3, #6
 8001e00:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	reg8Val = (reg8Val>>1);
 8001e04:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e08:	085b      	lsrs	r3, r3, #1
 8001e0a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8001e0e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d106      	bne.n	8001e24 <printRadioSettings+0x2ec>
 8001e16:	f107 0308 	add.w	r3, r7, #8
 8001e1a:	4918      	ldr	r1, [pc, #96]	@ (8001e7c <printRadioSettings+0x344>)
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f008 fedb 	bl	800abd8 <siprintf>
 8001e22:	e03b      	b.n	8001e9c <printRadioSettings+0x364>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8001e24:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d106      	bne.n	8001e3a <printRadioSettings+0x302>
 8001e2c:	f107 0308 	add.w	r3, r7, #8
 8001e30:	4913      	ldr	r1, [pc, #76]	@ (8001e80 <printRadioSettings+0x348>)
 8001e32:	4618      	mov	r0, r3
 8001e34:	f008 fed0 	bl	800abd8 <siprintf>
 8001e38:	e030      	b.n	8001e9c <printRadioSettings+0x364>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8001e3a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d122      	bne.n	8001e88 <printRadioSettings+0x350>
 8001e42:	f107 0308 	add.w	r3, r7, #8
 8001e46:	490f      	ldr	r1, [pc, #60]	@ (8001e84 <printRadioSettings+0x34c>)
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f008 fec5 	bl	800abd8 <siprintf>
 8001e4e:	e025      	b.n	8001e9c <printRadioSettings+0x364>
 8001e50:	0800e478 	.word	0x0800e478
 8001e54:	20000280 	.word	0x20000280
 8001e58:	0800e4ac 	.word	0x0800e4ac
 8001e5c:	0800e4c8 	.word	0x0800e4c8
 8001e60:	0800e4e4 	.word	0x0800e4e4
 8001e64:	0800e4f8 	.word	0x0800e4f8
 8001e68:	0800e53c 	.word	0x0800e53c
 8001e6c:	0800e588 	.word	0x0800e588
 8001e70:	0800e5a4 	.word	0x0800e5a4
 8001e74:	0800e5b8 	.word	0x0800e5b8
 8001e78:	0800e5d0 	.word	0x0800e5d0
 8001e7c:	0800e5e8 	.word	0x0800e5e8
 8001e80:	0800e5fc 	.word	0x0800e5fc
 8001e84:	0800e610 	.word	0x0800e610
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8001e88:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8001e8c:	2b03      	cmp	r3, #3
 8001e8e:	d105      	bne.n	8001e9c <printRadioSettings+0x364>
 8001e90:	f107 0308 	add.w	r3, r7, #8
 8001e94:	49d7      	ldr	r1, [pc, #860]	@ (80021f4 <printRadioSettings+0x6bc>)
 8001e96:	4618      	mov	r0, r3
 8001e98:	f008 fe9e 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001e9c:	f107 0308 	add.w	r3, r7, #8
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7fe fa0d 	bl	80002c0 <strlen>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	b29a      	uxth	r2, r3
 8001eaa:	f107 0108 	add.w	r1, r7, #8
 8001eae:	230a      	movs	r3, #10
 8001eb0:	48d1      	ldr	r0, [pc, #836]	@ (80021f8 <printRadioSettings+0x6c0>)
 8001eb2:	f007 f953 	bl	800915c <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8001eb6:	463b      	mov	r3, r7
 8001eb8:	2205      	movs	r2, #5
 8001eba:	4619      	mov	r1, r3
 8001ebc:	200a      	movs	r0, #10
 8001ebe:	f7ff fa65 	bl	800138c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8001ec2:	793b      	ldrb	r3, [r7, #4]
 8001ec4:	461c      	mov	r4, r3
 8001ec6:	78fb      	ldrb	r3, [r7, #3]
 8001ec8:	461d      	mov	r5, r3
 8001eca:	78bb      	ldrb	r3, [r7, #2]
 8001ecc:	787a      	ldrb	r2, [r7, #1]
 8001ece:	7839      	ldrb	r1, [r7, #0]
 8001ed0:	f107 0008 	add.w	r0, r7, #8
 8001ed4:	9102      	str	r1, [sp, #8]
 8001ed6:	9201      	str	r2, [sp, #4]
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	462b      	mov	r3, r5
 8001edc:	4622      	mov	r2, r4
 8001ede:	49c7      	ldr	r1, [pc, #796]	@ (80021fc <printRadioSettings+0x6c4>)
 8001ee0:	f008 fe7a 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001ee4:	f107 0308 	add.w	r3, r7, #8
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7fe f9e9 	bl	80002c0 <strlen>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	f107 0108 	add.w	r1, r7, #8
 8001ef6:	230a      	movs	r3, #10
 8001ef8:	48bf      	ldr	r0, [pc, #764]	@ (80021f8 <printRadioSettings+0x6c0>)
 8001efa:	f007 f92f 	bl	800915c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8001efe:	463b      	mov	r3, r7
 8001f00:	2205      	movs	r2, #5
 8001f02:	4619      	mov	r1, r3
 8001f04:	200b      	movs	r0, #11
 8001f06:	f7ff fa41 	bl	800138c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8001f0a:	793b      	ldrb	r3, [r7, #4]
 8001f0c:	461c      	mov	r4, r3
 8001f0e:	78fb      	ldrb	r3, [r7, #3]
 8001f10:	461d      	mov	r5, r3
 8001f12:	78bb      	ldrb	r3, [r7, #2]
 8001f14:	787a      	ldrb	r2, [r7, #1]
 8001f16:	7839      	ldrb	r1, [r7, #0]
 8001f18:	f107 0008 	add.w	r0, r7, #8
 8001f1c:	9102      	str	r1, [sp, #8]
 8001f1e:	9201      	str	r2, [sp, #4]
 8001f20:	9300      	str	r3, [sp, #0]
 8001f22:	462b      	mov	r3, r5
 8001f24:	4622      	mov	r2, r4
 8001f26:	49b6      	ldr	r1, [pc, #728]	@ (8002200 <printRadioSettings+0x6c8>)
 8001f28:	f008 fe56 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001f2c:	f107 0308 	add.w	r3, r7, #8
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7fe f9c5 	bl	80002c0 <strlen>
 8001f36:	4603      	mov	r3, r0
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	f107 0108 	add.w	r1, r7, #8
 8001f3e:	230a      	movs	r3, #10
 8001f40:	48ad      	ldr	r0, [pc, #692]	@ (80021f8 <printRadioSettings+0x6c0>)
 8001f42:	f007 f90b 	bl	800915c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 8001f46:	463b      	mov	r3, r7
 8001f48:	2201      	movs	r2, #1
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	200c      	movs	r0, #12
 8001f4e:	f7ff fa1d 	bl	800138c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001f52:	783b      	ldrb	r3, [r7, #0]
 8001f54:	461a      	mov	r2, r3
 8001f56:	f107 0308 	add.w	r3, r7, #8
 8001f5a:	49aa      	ldr	r1, [pc, #680]	@ (8002204 <printRadioSettings+0x6cc>)
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f008 fe3b 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001f62:	f107 0308 	add.w	r3, r7, #8
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe f9aa 	bl	80002c0 <strlen>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	b29a      	uxth	r2, r3
 8001f70:	f107 0108 	add.w	r1, r7, #8
 8001f74:	230a      	movs	r3, #10
 8001f76:	48a0      	ldr	r0, [pc, #640]	@ (80021f8 <printRadioSettings+0x6c0>)
 8001f78:	f007 f8f0 	bl	800915c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8001f7c:	463b      	mov	r3, r7
 8001f7e:	2201      	movs	r2, #1
 8001f80:	4619      	mov	r1, r3
 8001f82:	200d      	movs	r0, #13
 8001f84:	f7ff fa02 	bl	800138c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001f88:	783b      	ldrb	r3, [r7, #0]
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	f107 0308 	add.w	r3, r7, #8
 8001f90:	499d      	ldr	r1, [pc, #628]	@ (8002208 <printRadioSettings+0x6d0>)
 8001f92:	4618      	mov	r0, r3
 8001f94:	f008 fe20 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001f98:	f107 0308 	add.w	r3, r7, #8
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7fe f98f 	bl	80002c0 <strlen>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	b29a      	uxth	r2, r3
 8001fa6:	f107 0108 	add.w	r1, r7, #8
 8001faa:	230a      	movs	r3, #10
 8001fac:	4892      	ldr	r0, [pc, #584]	@ (80021f8 <printRadioSettings+0x6c0>)
 8001fae:	f007 f8d5 	bl	800915c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8001fb2:	463b      	mov	r3, r7
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	200e      	movs	r0, #14
 8001fba:	f7ff f9e7 	bl	800138c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001fbe:	783b      	ldrb	r3, [r7, #0]
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	f107 0308 	add.w	r3, r7, #8
 8001fc6:	4991      	ldr	r1, [pc, #580]	@ (800220c <printRadioSettings+0x6d4>)
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f008 fe05 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8001fce:	f107 0308 	add.w	r3, r7, #8
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7fe f974 	bl	80002c0 <strlen>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	f107 0108 	add.w	r1, r7, #8
 8001fe0:	230a      	movs	r3, #10
 8001fe2:	4885      	ldr	r0, [pc, #532]	@ (80021f8 <printRadioSettings+0x6c0>)
 8001fe4:	f007 f8ba 	bl	800915c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8001fe8:	463b      	mov	r3, r7
 8001fea:	2201      	movs	r2, #1
 8001fec:	4619      	mov	r1, r3
 8001fee:	200f      	movs	r0, #15
 8001ff0:	f7ff f9cc 	bl	800138c <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8001ff4:	783b      	ldrb	r3, [r7, #0]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	f107 0308 	add.w	r3, r7, #8
 8001ffc:	4984      	ldr	r1, [pc, #528]	@ (8002210 <printRadioSettings+0x6d8>)
 8001ffe:	4618      	mov	r0, r3
 8002000:	f008 fdea 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002004:	f107 0308 	add.w	r3, r7, #8
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe f959 	bl	80002c0 <strlen>
 800200e:	4603      	mov	r3, r0
 8002010:	b29a      	uxth	r2, r3
 8002012:	f107 0108 	add.w	r1, r7, #8
 8002016:	230a      	movs	r3, #10
 8002018:	4877      	ldr	r0, [pc, #476]	@ (80021f8 <printRadioSettings+0x6c0>)
 800201a:	f007 f89f 	bl	800915c <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 800201e:	463b      	mov	r3, r7
 8002020:	2205      	movs	r2, #5
 8002022:	4619      	mov	r1, r3
 8002024:	2010      	movs	r0, #16
 8002026:	f7ff f9b1 	bl	800138c <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800202a:	793b      	ldrb	r3, [r7, #4]
 800202c:	461c      	mov	r4, r3
 800202e:	78fb      	ldrb	r3, [r7, #3]
 8002030:	461d      	mov	r5, r3
 8002032:	78bb      	ldrb	r3, [r7, #2]
 8002034:	787a      	ldrb	r2, [r7, #1]
 8002036:	7839      	ldrb	r1, [r7, #0]
 8002038:	f107 0008 	add.w	r0, r7, #8
 800203c:	9102      	str	r1, [sp, #8]
 800203e:	9201      	str	r2, [sp, #4]
 8002040:	9300      	str	r3, [sp, #0]
 8002042:	462b      	mov	r3, r5
 8002044:	4622      	mov	r2, r4
 8002046:	4973      	ldr	r1, [pc, #460]	@ (8002214 <printRadioSettings+0x6dc>)
 8002048:	f008 fdc6 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800204c:	f107 0308 	add.w	r3, r7, #8
 8002050:	4618      	mov	r0, r3
 8002052:	f7fe f935 	bl	80002c0 <strlen>
 8002056:	4603      	mov	r3, r0
 8002058:	b29a      	uxth	r2, r3
 800205a:	f107 0108 	add.w	r1, r7, #8
 800205e:	230a      	movs	r3, #10
 8002060:	4865      	ldr	r0, [pc, #404]	@ (80021f8 <printRadioSettings+0x6c0>)
 8002062:	f007 f87b 	bl	800915c <HAL_UART_Transmit>

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 8002066:	2011      	movs	r0, #17
 8002068:	f7ff f968 	bl	800133c <NRF24_read_register>
 800206c:	4603      	mov	r3, r0
 800206e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002072:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002076:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800207a:	f107 0308 	add.w	r3, r7, #8
 800207e:	4966      	ldr	r1, [pc, #408]	@ (8002218 <printRadioSettings+0x6e0>)
 8002080:	4618      	mov	r0, r3
 8002082:	f008 fda9 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002086:	f107 0308 	add.w	r3, r7, #8
 800208a:	4618      	mov	r0, r3
 800208c:	f7fe f918 	bl	80002c0 <strlen>
 8002090:	4603      	mov	r3, r0
 8002092:	b29a      	uxth	r2, r3
 8002094:	f107 0108 	add.w	r1, r7, #8
 8002098:	230a      	movs	r3, #10
 800209a:	4857      	ldr	r0, [pc, #348]	@ (80021f8 <printRadioSettings+0x6c0>)
 800209c:	f007 f85e 	bl	800915c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+1);
 80020a0:	2012      	movs	r0, #18
 80020a2:	f7ff f94b 	bl	800133c <NRF24_read_register>
 80020a6:	4603      	mov	r3, r0
 80020a8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80020ac:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80020b0:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80020b4:	f107 0308 	add.w	r3, r7, #8
 80020b8:	4958      	ldr	r1, [pc, #352]	@ (800221c <printRadioSettings+0x6e4>)
 80020ba:	4618      	mov	r0, r3
 80020bc:	f008 fd8c 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80020c0:	f107 0308 	add.w	r3, r7, #8
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7fe f8fb 	bl	80002c0 <strlen>
 80020ca:	4603      	mov	r3, r0
 80020cc:	b29a      	uxth	r2, r3
 80020ce:	f107 0108 	add.w	r1, r7, #8
 80020d2:	230a      	movs	r3, #10
 80020d4:	4848      	ldr	r0, [pc, #288]	@ (80021f8 <printRadioSettings+0x6c0>)
 80020d6:	f007 f841 	bl	800915c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+2);
 80020da:	2013      	movs	r0, #19
 80020dc:	f7ff f92e 	bl	800133c <NRF24_read_register>
 80020e0:	4603      	mov	r3, r0
 80020e2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80020e6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80020ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80020ee:	f107 0308 	add.w	r3, r7, #8
 80020f2:	494b      	ldr	r1, [pc, #300]	@ (8002220 <printRadioSettings+0x6e8>)
 80020f4:	4618      	mov	r0, r3
 80020f6:	f008 fd6f 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80020fa:	f107 0308 	add.w	r3, r7, #8
 80020fe:	4618      	mov	r0, r3
 8002100:	f7fe f8de 	bl	80002c0 <strlen>
 8002104:	4603      	mov	r3, r0
 8002106:	b29a      	uxth	r2, r3
 8002108:	f107 0108 	add.w	r1, r7, #8
 800210c:	230a      	movs	r3, #10
 800210e:	483a      	ldr	r0, [pc, #232]	@ (80021f8 <printRadioSettings+0x6c0>)
 8002110:	f007 f824 	bl	800915c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+3);
 8002114:	2014      	movs	r0, #20
 8002116:	f7ff f911 	bl	800133c <NRF24_read_register>
 800211a:	4603      	mov	r3, r0
 800211c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002120:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002124:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002128:	f107 0308 	add.w	r3, r7, #8
 800212c:	493d      	ldr	r1, [pc, #244]	@ (8002224 <printRadioSettings+0x6ec>)
 800212e:	4618      	mov	r0, r3
 8002130:	f008 fd52 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002134:	f107 0308 	add.w	r3, r7, #8
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe f8c1 	bl	80002c0 <strlen>
 800213e:	4603      	mov	r3, r0
 8002140:	b29a      	uxth	r2, r3
 8002142:	f107 0108 	add.w	r1, r7, #8
 8002146:	230a      	movs	r3, #10
 8002148:	482b      	ldr	r0, [pc, #172]	@ (80021f8 <printRadioSettings+0x6c0>)
 800214a:	f007 f807 	bl	800915c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+4);
 800214e:	2015      	movs	r0, #21
 8002150:	f7ff f8f4 	bl	800133c <NRF24_read_register>
 8002154:	4603      	mov	r3, r0
 8002156:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800215a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800215e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002162:	f107 0308 	add.w	r3, r7, #8
 8002166:	4930      	ldr	r1, [pc, #192]	@ (8002228 <printRadioSettings+0x6f0>)
 8002168:	4618      	mov	r0, r3
 800216a:	f008 fd35 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800216e:	f107 0308 	add.w	r3, r7, #8
 8002172:	4618      	mov	r0, r3
 8002174:	f7fe f8a4 	bl	80002c0 <strlen>
 8002178:	4603      	mov	r3, r0
 800217a:	b29a      	uxth	r2, r3
 800217c:	f107 0108 	add.w	r1, r7, #8
 8002180:	230a      	movs	r3, #10
 8002182:	481d      	ldr	r0, [pc, #116]	@ (80021f8 <printRadioSettings+0x6c0>)
 8002184:	f006 ffea 	bl	800915c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+5);
 8002188:	2016      	movs	r0, #22
 800218a:	f7ff f8d7 	bl	800133c <NRF24_read_register>
 800218e:	4603      	mov	r3, r0
 8002190:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002194:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002198:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800219c:	f107 0308 	add.w	r3, r7, #8
 80021a0:	4922      	ldr	r1, [pc, #136]	@ (800222c <printRadioSettings+0x6f4>)
 80021a2:	4618      	mov	r0, r3
 80021a4:	f008 fd18 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80021a8:	f107 0308 	add.w	r3, r7, #8
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7fe f887 	bl	80002c0 <strlen>
 80021b2:	4603      	mov	r3, r0
 80021b4:	b29a      	uxth	r2, r3
 80021b6:	f107 0108 	add.w	r1, r7, #8
 80021ba:	230a      	movs	r3, #10
 80021bc:	480e      	ldr	r0, [pc, #56]	@ (80021f8 <printRadioSettings+0x6c0>)
 80021be:	f006 ffcd 	bl	800915c <HAL_UART_Transmit>

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 80021c2:	201c      	movs	r0, #28
 80021c4:	f7ff f8ba 	bl	800133c <NRF24_read_register>
 80021c8:	4603      	mov	r3, r0
 80021ca:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80021ce:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80021d2:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	bfcc      	ite	gt
 80021da:	2301      	movgt	r3, #1
 80021dc:	2300      	movle	r3, #0
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80021e2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80021e6:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	bfcc      	ite	gt
 80021ee:	2301      	movgt	r3, #1
 80021f0:	2300      	movle	r3, #0
 80021f2:	e01d      	b.n	8002230 <printRadioSettings+0x6f8>
 80021f4:	0800e624 	.word	0x0800e624
 80021f8:	20000280 	.word	0x20000280
 80021fc:	0800e638 	.word	0x0800e638
 8002200:	0800e668 	.word	0x0800e668
 8002204:	0800e698 	.word	0x0800e698
 8002208:	0800e6c0 	.word	0x0800e6c0
 800220c:	0800e6e8 	.word	0x0800e6e8
 8002210:	0800e710 	.word	0x0800e710
 8002214:	0800e738 	.word	0x0800e738
 8002218:	0800e764 	.word	0x0800e764
 800221c:	0800e780 	.word	0x0800e780
 8002220:	0800e79c 	.word	0x0800e79c
 8002224:	0800e7b8 	.word	0x0800e7b8
 8002228:	0800e7d4 	.word	0x0800e7d4
 800222c:	0800e7f0 	.word	0x0800e7f0
 8002230:	b2db      	uxtb	r3, r3
 8002232:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8002234:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002238:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800223c:	2b00      	cmp	r3, #0
 800223e:	bfcc      	ite	gt
 8002240:	2301      	movgt	r3, #1
 8002242:	2300      	movle	r3, #0
 8002244:	b2db      	uxtb	r3, r3
 8002246:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8002248:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800224c:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002250:	2b00      	cmp	r3, #0
 8002252:	bfcc      	ite	gt
 8002254:	2301      	movgt	r3, #1
 8002256:	2300      	movle	r3, #0
 8002258:	b2db      	uxtb	r3, r3
 800225a:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800225c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002260:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002264:	2b00      	cmp	r3, #0
 8002266:	bfcc      	ite	gt
 8002268:	2301      	movgt	r3, #1
 800226a:	2300      	movle	r3, #0
 800226c:	b2db      	uxtb	r3, r3
 800226e:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8002270:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002274:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002278:	2b00      	cmp	r3, #0
 800227a:	bfcc      	ite	gt
 800227c:	2301      	movgt	r3, #1
 800227e:	2300      	movle	r3, #0
 8002280:	b2db      	uxtb	r3, r3
 8002282:	f107 0008 	add.w	r0, r7, #8
 8002286:	9303      	str	r3, [sp, #12]
 8002288:	9402      	str	r4, [sp, #8]
 800228a:	9101      	str	r1, [sp, #4]
 800228c:	9200      	str	r2, [sp, #0]
 800228e:	4633      	mov	r3, r6
 8002290:	462a      	mov	r2, r5
 8002292:	4936      	ldr	r1, [pc, #216]	@ (800236c <printRadioSettings+0x834>)
 8002294:	f008 fca0 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002298:	f107 0308 	add.w	r3, r7, #8
 800229c:	4618      	mov	r0, r3
 800229e:	f7fe f80f 	bl	80002c0 <strlen>
 80022a2:	4603      	mov	r3, r0
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	f107 0108 	add.w	r1, r7, #8
 80022aa:	230a      	movs	r3, #10
 80022ac:	4830      	ldr	r0, [pc, #192]	@ (8002370 <printRadioSettings+0x838>)
 80022ae:	f006 ff55 	bl	800915c <HAL_UART_Transmit>

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 80022b2:	201d      	movs	r0, #29
 80022b4:	f7ff f842 	bl	800133c <NRF24_read_register>
 80022b8:	4603      	mov	r3, r0
 80022ba:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 80022be:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80022c2:	f003 0304 	and.w	r3, r3, #4
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d006      	beq.n	80022d8 <printRadioSettings+0x7a0>
 80022ca:	f107 0308 	add.w	r3, r7, #8
 80022ce:	4929      	ldr	r1, [pc, #164]	@ (8002374 <printRadioSettings+0x83c>)
 80022d0:	4618      	mov	r0, r3
 80022d2:	f008 fc81 	bl	800abd8 <siprintf>
 80022d6:	e005      	b.n	80022e4 <printRadioSettings+0x7ac>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 80022d8:	f107 0308 	add.w	r3, r7, #8
 80022dc:	4926      	ldr	r1, [pc, #152]	@ (8002378 <printRadioSettings+0x840>)
 80022de:	4618      	mov	r0, r3
 80022e0:	f008 fc7a 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80022e4:	f107 0308 	add.w	r3, r7, #8
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7fd ffe9 	bl	80002c0 <strlen>
 80022ee:	4603      	mov	r3, r0
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	f107 0108 	add.w	r1, r7, #8
 80022f6:	230a      	movs	r3, #10
 80022f8:	481d      	ldr	r0, [pc, #116]	@ (8002370 <printRadioSettings+0x838>)
 80022fa:	f006 ff2f 	bl	800915c <HAL_UART_Transmit>

	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 80022fe:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d006      	beq.n	8002318 <printRadioSettings+0x7e0>
 800230a:	f107 0308 	add.w	r3, r7, #8
 800230e:	491b      	ldr	r1, [pc, #108]	@ (800237c <printRadioSettings+0x844>)
 8002310:	4618      	mov	r0, r3
 8002312:	f008 fc61 	bl	800abd8 <siprintf>
 8002316:	e005      	b.n	8002324 <printRadioSettings+0x7ec>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8002318:	f107 0308 	add.w	r3, r7, #8
 800231c:	4918      	ldr	r1, [pc, #96]	@ (8002380 <printRadioSettings+0x848>)
 800231e:	4618      	mov	r0, r3
 8002320:	f008 fc5a 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002324:	f107 0308 	add.w	r3, r7, #8
 8002328:	4618      	mov	r0, r3
 800232a:	f7fd ffc9 	bl	80002c0 <strlen>
 800232e:	4603      	mov	r3, r0
 8002330:	b29a      	uxth	r2, r3
 8002332:	f107 0108 	add.w	r1, r7, #8
 8002336:	230a      	movs	r3, #10
 8002338:	480d      	ldr	r0, [pc, #52]	@ (8002370 <printRadioSettings+0x838>)
 800233a:	f006 ff0f 	bl	800915c <HAL_UART_Transmit>


	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 800233e:	f107 0308 	add.w	r3, r7, #8
 8002342:	4910      	ldr	r1, [pc, #64]	@ (8002384 <printRadioSettings+0x84c>)
 8002344:	4618      	mov	r0, r3
 8002346:	f008 fc47 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800234a:	f107 0308 	add.w	r3, r7, #8
 800234e:	4618      	mov	r0, r3
 8002350:	f7fd ffb6 	bl	80002c0 <strlen>
 8002354:	4603      	mov	r3, r0
 8002356:	b29a      	uxth	r2, r3
 8002358:	f107 0108 	add.w	r1, r7, #8
 800235c:	230a      	movs	r3, #10
 800235e:	4804      	ldr	r0, [pc, #16]	@ (8002370 <printRadioSettings+0x838>)
 8002360:	f006 fefc 	bl	800915c <HAL_UART_Transmit>
}
 8002364:	bf00      	nop
 8002366:	3774      	adds	r7, #116	@ 0x74
 8002368:	46bd      	mov	sp, r7
 800236a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800236c:	0800e80c 	.word	0x0800e80c
 8002370:	20000280 	.word	0x20000280
 8002374:	0800e858 	.word	0x0800e858
 8002378:	0800e870 	.word	0x0800e870
 800237c:	0800e888 	.word	0x0800e888
 8002380:	0800e8a4 	.word	0x0800e8a4
 8002384:	0800e478 	.word	0x0800e478

08002388 <printStatusReg>:

//2. Print Status
void printStatusReg(void)
{
 8002388:	b5b0      	push	{r4, r5, r7, lr}
 800238a:	b09e      	sub	sp, #120	@ 0x78
 800238c:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 800238e:	463b      	mov	r3, r7
 8002390:	4936      	ldr	r1, [pc, #216]	@ (800246c <printStatusReg+0xe4>)
 8002392:	4618      	mov	r0, r3
 8002394:	f008 fc20 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002398:	463b      	mov	r3, r7
 800239a:	4618      	mov	r0, r3
 800239c:	f7fd ff90 	bl	80002c0 <strlen>
 80023a0:	4603      	mov	r3, r0
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	4639      	mov	r1, r7
 80023a6:	230a      	movs	r3, #10
 80023a8:	4831      	ldr	r0, [pc, #196]	@ (8002470 <printStatusReg+0xe8>)
 80023aa:	f006 fed7 	bl	800915c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x07);
 80023ae:	2007      	movs	r0, #7
 80023b0:	f7fe ffc4 	bl	800133c <NRF24_read_register>
 80023b4:	4603      	mov	r3, r0
 80023b6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
	_BOOL(reg8Val&(1<<6)), _BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(3<<1)), _BOOL(reg8Val&(1<<0)));
 80023ba:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80023be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	bfcc      	ite	gt
 80023c6:	2301      	movgt	r3, #1
 80023c8:	2300      	movle	r3, #0
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<6)), _BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(3<<1)), _BOOL(reg8Val&(1<<0)));
 80023ce:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80023d2:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	bfcc      	ite	gt
 80023da:	2301      	movgt	r3, #1
 80023dc:	2300      	movle	r3, #0
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<6)), _BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(3<<1)), _BOOL(reg8Val&(1<<0)));
 80023e2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80023e6:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	bfcc      	ite	gt
 80023ee:	2301      	movgt	r3, #1
 80023f0:	2300      	movle	r3, #0
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<6)), _BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(3<<1)), _BOOL(reg8Val&(1<<0)));
 80023f6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80023fa:	f003 0306 	and.w	r3, r3, #6
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
 80023fe:	2b00      	cmp	r3, #0
 8002400:	bfcc      	ite	gt
 8002402:	2301      	movgt	r3, #1
 8002404:	2300      	movle	r3, #0
 8002406:	b2db      	uxtb	r3, r3
 8002408:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<6)), _BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(3<<1)), _BOOL(reg8Val&(1<<0)));
 800240a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800240e:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "STATUS reg:\r\n		RX_DR:		%d\r\n		TX_DS:		%d\r\n		MAX_RT:		%d\r\n		RX_P_NO:	%d\r\n		TX_FULL:	%d\r\n",
 8002412:	2b00      	cmp	r3, #0
 8002414:	bfcc      	ite	gt
 8002416:	2301      	movgt	r3, #1
 8002418:	2300      	movle	r3, #0
 800241a:	b2db      	uxtb	r3, r3
 800241c:	4638      	mov	r0, r7
 800241e:	9302      	str	r3, [sp, #8]
 8002420:	9101      	str	r1, [sp, #4]
 8002422:	9200      	str	r2, [sp, #0]
 8002424:	462b      	mov	r3, r5
 8002426:	4622      	mov	r2, r4
 8002428:	4912      	ldr	r1, [pc, #72]	@ (8002474 <printStatusReg+0xec>)
 800242a:	f008 fbd5 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800242e:	463b      	mov	r3, r7
 8002430:	4618      	mov	r0, r3
 8002432:	f7fd ff45 	bl	80002c0 <strlen>
 8002436:	4603      	mov	r3, r0
 8002438:	b29a      	uxth	r2, r3
 800243a:	4639      	mov	r1, r7
 800243c:	230a      	movs	r3, #10
 800243e:	480c      	ldr	r0, [pc, #48]	@ (8002470 <printStatusReg+0xe8>)
 8002440:	f006 fe8c 	bl	800915c <HAL_UART_Transmit>

	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 8002444:	463b      	mov	r3, r7
 8002446:	4909      	ldr	r1, [pc, #36]	@ (800246c <printStatusReg+0xe4>)
 8002448:	4618      	mov	r0, r3
 800244a:	f008 fbc5 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800244e:	463b      	mov	r3, r7
 8002450:	4618      	mov	r0, r3
 8002452:	f7fd ff35 	bl	80002c0 <strlen>
 8002456:	4603      	mov	r3, r0
 8002458:	b29a      	uxth	r2, r3
 800245a:	4639      	mov	r1, r7
 800245c:	230a      	movs	r3, #10
 800245e:	4804      	ldr	r0, [pc, #16]	@ (8002470 <printStatusReg+0xe8>)
 8002460:	f006 fe7c 	bl	800915c <HAL_UART_Transmit>
}
 8002464:	bf00      	nop
 8002466:	3768      	adds	r7, #104	@ 0x68
 8002468:	46bd      	mov	sp, r7
 800246a:	bdb0      	pop	{r4, r5, r7, pc}
 800246c:	0800e8c0 	.word	0x0800e8c0
 8002470:	20000280 	.word	0x20000280
 8002474:	0800e8e0 	.word	0x0800e8e0

08002478 <printConfigReg>:
//3. Print Config
void printConfigReg(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b09a      	sub	sp, #104	@ 0x68
 800247c:	af00      	add	r7, sp, #0
	uint8_t reg8Val;
	char uartTxBuf[100];

	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 800247e:	463b      	mov	r3, r7
 8002480:	4925      	ldr	r1, [pc, #148]	@ (8002518 <printConfigReg+0xa0>)
 8002482:	4618      	mov	r0, r3
 8002484:	f008 fba8 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002488:	463b      	mov	r3, r7
 800248a:	4618      	mov	r0, r3
 800248c:	f7fd ff18 	bl	80002c0 <strlen>
 8002490:	4603      	mov	r3, r0
 8002492:	b29a      	uxth	r2, r3
 8002494:	4639      	mov	r1, r7
 8002496:	230a      	movs	r3, #10
 8002498:	4820      	ldr	r0, [pc, #128]	@ (800251c <printConfigReg+0xa4>)
 800249a:	f006 fe5f 	bl	800915c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x00);
 800249e:	2000      	movs	r0, #0
 80024a0:	f7fe ff4c 	bl	800133c <NRF24_read_register>
 80024a4:	4603      	mov	r3, r0
 80024a6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	sprintf(uartTxBuf, "CONFIG reg:\r\n		PWR_UP:		%d\r\n		PRIM_RX:	%d\r\n",
	_BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 80024aa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80024ae:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "CONFIG reg:\r\n		PWR_UP:		%d\r\n		PRIM_RX:	%d\r\n",
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	bfcc      	ite	gt
 80024b6:	2301      	movgt	r3, #1
 80024b8:	2300      	movle	r3, #0
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 80024be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80024c2:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "CONFIG reg:\r\n		PWR_UP:		%d\r\n		PRIM_RX:	%d\r\n",
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	bfcc      	ite	gt
 80024ca:	2301      	movgt	r3, #1
 80024cc:	2300      	movle	r3, #0
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	4638      	mov	r0, r7
 80024d2:	4913      	ldr	r1, [pc, #76]	@ (8002520 <printConfigReg+0xa8>)
 80024d4:	f008 fb80 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80024d8:	463b      	mov	r3, r7
 80024da:	4618      	mov	r0, r3
 80024dc:	f7fd fef0 	bl	80002c0 <strlen>
 80024e0:	4603      	mov	r3, r0
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	4639      	mov	r1, r7
 80024e6:	230a      	movs	r3, #10
 80024e8:	480c      	ldr	r0, [pc, #48]	@ (800251c <printConfigReg+0xa4>)
 80024ea:	f006 fe37 	bl	800915c <HAL_UART_Transmit>

	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 80024ee:	463b      	mov	r3, r7
 80024f0:	4909      	ldr	r1, [pc, #36]	@ (8002518 <printConfigReg+0xa0>)
 80024f2:	4618      	mov	r0, r3
 80024f4:	f008 fb70 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80024f8:	463b      	mov	r3, r7
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7fd fee0 	bl	80002c0 <strlen>
 8002500:	4603      	mov	r3, r0
 8002502:	b29a      	uxth	r2, r3
 8002504:	4639      	mov	r1, r7
 8002506:	230a      	movs	r3, #10
 8002508:	4804      	ldr	r0, [pc, #16]	@ (800251c <printConfigReg+0xa4>)
 800250a:	f006 fe27 	bl	800915c <HAL_UART_Transmit>
}
 800250e:	bf00      	nop
 8002510:	3768      	adds	r7, #104	@ 0x68
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	0800e8c0 	.word	0x0800e8c0
 800251c:	20000280 	.word	0x20000280
 8002520:	0800e938 	.word	0x0800e938

08002524 <printFIFOstatus>:
{
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
}
//5. FIFO Status
void printFIFOstatus(void)
{
 8002524:	b590      	push	{r4, r7, lr}
 8002526:	b09d      	sub	sp, #116	@ 0x74
 8002528:	af02      	add	r7, sp, #8
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 800252a:	463b      	mov	r3, r7
 800252c:	4931      	ldr	r1, [pc, #196]	@ (80025f4 <printFIFOstatus+0xd0>)
 800252e:	4618      	mov	r0, r3
 8002530:	f008 fb52 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002534:	463b      	mov	r3, r7
 8002536:	4618      	mov	r0, r3
 8002538:	f7fd fec2 	bl	80002c0 <strlen>
 800253c:	4603      	mov	r3, r0
 800253e:	b29a      	uxth	r2, r3
 8002540:	4639      	mov	r1, r7
 8002542:	230a      	movs	r3, #10
 8002544:	482c      	ldr	r0, [pc, #176]	@ (80025f8 <printFIFOstatus+0xd4>)
 8002546:	f006 fe09 	bl	800915c <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x17);
 800254a:	2017      	movs	r0, #23
 800254c:	f7fe fef6 	bl	800133c <NRF24_read_register>
 8002550:	4603      	mov	r3, r0
 8002552:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	sprintf(uartTxBuf, "FIFO Status reg:\r\n		TX_FULL:		%d\r\n		TX_EMPTY:		%d\r\n		RX_FULL:		%d\r\n		RX_EMPTY:		%d\r\n",
	_BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 8002556:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800255a:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "FIFO Status reg:\r\n		TX_FULL:		%d\r\n		TX_EMPTY:		%d\r\n		RX_FULL:		%d\r\n		RX_EMPTY:		%d\r\n",
 800255e:	2b00      	cmp	r3, #0
 8002560:	bfcc      	ite	gt
 8002562:	2301      	movgt	r3, #1
 8002564:	2300      	movle	r3, #0
 8002566:	b2db      	uxtb	r3, r3
 8002568:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 800256a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800256e:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "FIFO Status reg:\r\n		TX_FULL:		%d\r\n		TX_EMPTY:		%d\r\n		RX_FULL:		%d\r\n		RX_EMPTY:		%d\r\n",
 8002572:	2b00      	cmp	r3, #0
 8002574:	bfcc      	ite	gt
 8002576:	2301      	movgt	r3, #1
 8002578:	2300      	movle	r3, #0
 800257a:	b2db      	uxtb	r3, r3
 800257c:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 800257e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002582:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "FIFO Status reg:\r\n		TX_FULL:		%d\r\n		TX_EMPTY:		%d\r\n		RX_FULL:		%d\r\n		RX_EMPTY:		%d\r\n",
 8002586:	2b00      	cmp	r3, #0
 8002588:	bfcc      	ite	gt
 800258a:	2301      	movgt	r3, #1
 800258c:	2300      	movle	r3, #0
 800258e:	b2db      	uxtb	r3, r3
 8002590:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<5)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<0)));
 8002592:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002596:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "FIFO Status reg:\r\n		TX_FULL:		%d\r\n		TX_EMPTY:		%d\r\n		RX_FULL:		%d\r\n		RX_EMPTY:		%d\r\n",
 800259a:	2b00      	cmp	r3, #0
 800259c:	bfcc      	ite	gt
 800259e:	2301      	movgt	r3, #1
 80025a0:	2300      	movle	r3, #0
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	4638      	mov	r0, r7
 80025a6:	9301      	str	r3, [sp, #4]
 80025a8:	9200      	str	r2, [sp, #0]
 80025aa:	4623      	mov	r3, r4
 80025ac:	460a      	mov	r2, r1
 80025ae:	4913      	ldr	r1, [pc, #76]	@ (80025fc <printFIFOstatus+0xd8>)
 80025b0:	f008 fb12 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80025b4:	463b      	mov	r3, r7
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7fd fe82 	bl	80002c0 <strlen>
 80025bc:	4603      	mov	r3, r0
 80025be:	b29a      	uxth	r2, r3
 80025c0:	4639      	mov	r1, r7
 80025c2:	230a      	movs	r3, #10
 80025c4:	480c      	ldr	r0, [pc, #48]	@ (80025f8 <printFIFOstatus+0xd4>)
 80025c6:	f006 fdc9 	bl	800915c <HAL_UART_Transmit>

	sprintf(uartTxBuf, "\r\n-------------------------\r\n");
 80025ca:	463b      	mov	r3, r7
 80025cc:	4909      	ldr	r1, [pc, #36]	@ (80025f4 <printFIFOstatus+0xd0>)
 80025ce:	4618      	mov	r0, r3
 80025d0:	f008 fb02 	bl	800abd8 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80025d4:	463b      	mov	r3, r7
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7fd fe72 	bl	80002c0 <strlen>
 80025dc:	4603      	mov	r3, r0
 80025de:	b29a      	uxth	r2, r3
 80025e0:	4639      	mov	r1, r7
 80025e2:	230a      	movs	r3, #10
 80025e4:	4804      	ldr	r0, [pc, #16]	@ (80025f8 <printFIFOstatus+0xd4>)
 80025e6:	f006 fdb9 	bl	800915c <HAL_UART_Transmit>

}
 80025ea:	bf00      	nop
 80025ec:	376c      	adds	r7, #108	@ 0x6c
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd90      	pop	{r4, r7, pc}
 80025f2:	bf00      	nop
 80025f4:	0800e8c0 	.word	0x0800e8c0
 80025f8:	20000280 	.word	0x20000280
 80025fc:	0800e964 	.word	0x0800e964

08002600 <myVoltageRead>:


#include "Drivers/myVoltageRead.h"

/*  .    [] */
float myVoltageRead(ADC_HandleTypeDef* hadc){
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
	uint32_t adcVal = ADC_CH2_Read(hadc);
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7fe fd82 	bl	8001112 <ADC_CH2_Read>
 800260e:	6178      	str	r0, [r7, #20]
	float vadc = (adcVal/ADCMAXVAL)*VREF;
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	0b1b      	lsrs	r3, r3, #12
 8002614:	4618      	mov	r0, r3
 8002616:	f7fd ff9d 	bl	8000554 <__aeabi_ui2d>
 800261a:	a313      	add	r3, pc, #76	@ (adr r3, 8002668 <myVoltageRead+0x68>)
 800261c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002620:	f7fe f812 	bl	8000648 <__aeabi_dmul>
 8002624:	4602      	mov	r2, r0
 8002626:	460b      	mov	r3, r1
 8002628:	4610      	mov	r0, r2
 800262a:	4619      	mov	r1, r3
 800262c:	f7fe fb04 	bl	8000c38 <__aeabi_d2f>
 8002630:	4603      	mov	r3, r0
 8002632:	613b      	str	r3, [r7, #16]
	float vout = vadc/VIN_FROM_VADC;
 8002634:	6938      	ldr	r0, [r7, #16]
 8002636:	f7fd ffaf 	bl	8000598 <__aeabi_f2d>
 800263a:	a30d      	add	r3, pc, #52	@ (adr r3, 8002670 <myVoltageRead+0x70>)
 800263c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002640:	f7fe f92c 	bl	800089c <__aeabi_ddiv>
 8002644:	4602      	mov	r2, r0
 8002646:	460b      	mov	r3, r1
 8002648:	4610      	mov	r0, r2
 800264a:	4619      	mov	r1, r3
 800264c:	f7fe faf4 	bl	8000c38 <__aeabi_d2f>
 8002650:	4603      	mov	r3, r0
 8002652:	60fb      	str	r3, [r7, #12]

	return vout;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	ee07 3a90 	vmov	s15, r3
};
 800265a:	eeb0 0a67 	vmov.f32	s0, s15
 800265e:	3718      	adds	r7, #24
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	f3af 8000 	nop.w
 8002668:	66666666 	.word	0x66666666
 800266c:	400a6666 	.word	0x400a6666
 8002670:	f7ced917 	.word	0xf7ced917
 8002674:	3fb5e353 	.word	0x3fb5e353

08002678 <Filter>:
static void MX_ADC1_Init(void);
static void MX_HRTIM1_Init(void);
/* USER CODE BEGIN PFP */
/*--------------        --------------*/
void Filter()
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0

	for (int i = 0; i < FILTER_SIZE; i++) {
 800267e:	2300      	movs	r3, #0
 8002680:	607b      	str	r3, [r7, #4]
 8002682:	e02a      	b.n	80026da <Filter+0x62>
		if (receivedCurrents[i] > FILTER_INT_CURRENT_THRESHOLD) {
 8002684:	4a4e      	ldr	r2, [pc, #312]	@ (80027c0 <Filter+0x148>)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800268c:	2bc8      	cmp	r3, #200	@ 0xc8
 800268e:	d90d      	bls.n	80026ac <Filter+0x34>
			sumI += receivedCurrents[i];
 8002690:	4a4b      	ldr	r2, [pc, #300]	@ (80027c0 <Filter+0x148>)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002698:	4b4a      	ldr	r3, [pc, #296]	@ (80027c4 <Filter+0x14c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4413      	add	r3, r2
 800269e:	4a49      	ldr	r2, [pc, #292]	@ (80027c4 <Filter+0x14c>)
 80026a0:	6013      	str	r3, [r2, #0]
			cntI++;
 80026a2:	4b49      	ldr	r3, [pc, #292]	@ (80027c8 <Filter+0x150>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	3301      	adds	r3, #1
 80026a8:	4a47      	ldr	r2, [pc, #284]	@ (80027c8 <Filter+0x150>)
 80026aa:	6013      	str	r3, [r2, #0]
		}

		if (receivedVoltages[i] > FILTER_INT_VOLTAGE_THRESHOLD) {
 80026ac:	4a47      	ldr	r2, [pc, #284]	@ (80027cc <Filter+0x154>)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b4:	2bc8      	cmp	r3, #200	@ 0xc8
 80026b6:	d90d      	bls.n	80026d4 <Filter+0x5c>
			sumV += receivedVoltages[i];
 80026b8:	4a44      	ldr	r2, [pc, #272]	@ (80027cc <Filter+0x154>)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80026c0:	4b43      	ldr	r3, [pc, #268]	@ (80027d0 <Filter+0x158>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4413      	add	r3, r2
 80026c6:	4a42      	ldr	r2, [pc, #264]	@ (80027d0 <Filter+0x158>)
 80026c8:	6013      	str	r3, [r2, #0]
			cntV++;
 80026ca:	4b42      	ldr	r3, [pc, #264]	@ (80027d4 <Filter+0x15c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	3301      	adds	r3, #1
 80026d0:	4a40      	ldr	r2, [pc, #256]	@ (80027d4 <Filter+0x15c>)
 80026d2:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < FILTER_SIZE; i++) {
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	3301      	adds	r3, #1
 80026d8:	607b      	str	r3, [r7, #4]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b09      	cmp	r3, #9
 80026de:	ddd1      	ble.n	8002684 <Filter+0xc>
		}

	}


	copter_voltage = VOLTAGE_SCALE * (((sumV / cntV) * 3300.0) / 4096.0 );
 80026e0:	4b3b      	ldr	r3, [pc, #236]	@ (80027d0 <Filter+0x158>)
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	4b3b      	ldr	r3, [pc, #236]	@ (80027d4 <Filter+0x15c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7fd ff31 	bl	8000554 <__aeabi_ui2d>
 80026f2:	a32d      	add	r3, pc, #180	@ (adr r3, 80027a8 <Filter+0x130>)
 80026f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f8:	f7fd ffa6 	bl	8000648 <__aeabi_dmul>
 80026fc:	4602      	mov	r2, r0
 80026fe:	460b      	mov	r3, r1
 8002700:	4610      	mov	r0, r2
 8002702:	4619      	mov	r1, r3
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	4b33      	ldr	r3, [pc, #204]	@ (80027d8 <Filter+0x160>)
 800270a:	f7fe f8c7 	bl	800089c <__aeabi_ddiv>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4610      	mov	r0, r2
 8002714:	4619      	mov	r1, r3
 8002716:	a326      	add	r3, pc, #152	@ (adr r3, 80027b0 <Filter+0x138>)
 8002718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800271c:	f7fd ff94 	bl	8000648 <__aeabi_dmul>
 8002720:	4602      	mov	r2, r0
 8002722:	460b      	mov	r3, r1
 8002724:	4610      	mov	r0, r2
 8002726:	4619      	mov	r1, r3
 8002728:	f7fe fa86 	bl	8000c38 <__aeabi_d2f>
 800272c:	4603      	mov	r3, r0
 800272e:	4a2b      	ldr	r2, [pc, #172]	@ (80027dc <Filter+0x164>)
 8002730:	6013      	str	r3, [r2, #0]
	copter_current = CURRENT_SCALE * (((sumV / cntI) * 3300.0) / 4096.0 );
 8002732:	4b27      	ldr	r3, [pc, #156]	@ (80027d0 <Filter+0x158>)
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	4b24      	ldr	r3, [pc, #144]	@ (80027c8 <Filter+0x150>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	fbb2 f3f3 	udiv	r3, r2, r3
 800273e:	4618      	mov	r0, r3
 8002740:	f7fd ff08 	bl	8000554 <__aeabi_ui2d>
 8002744:	a318      	add	r3, pc, #96	@ (adr r3, 80027a8 <Filter+0x130>)
 8002746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800274a:	f7fd ff7d 	bl	8000648 <__aeabi_dmul>
 800274e:	4602      	mov	r2, r0
 8002750:	460b      	mov	r3, r1
 8002752:	4610      	mov	r0, r2
 8002754:	4619      	mov	r1, r3
 8002756:	f04f 0200 	mov.w	r2, #0
 800275a:	4b1f      	ldr	r3, [pc, #124]	@ (80027d8 <Filter+0x160>)
 800275c:	f7fe f89e 	bl	800089c <__aeabi_ddiv>
 8002760:	4602      	mov	r2, r0
 8002762:	460b      	mov	r3, r1
 8002764:	4610      	mov	r0, r2
 8002766:	4619      	mov	r1, r3
 8002768:	a313      	add	r3, pc, #76	@ (adr r3, 80027b8 <Filter+0x140>)
 800276a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800276e:	f7fd ff6b 	bl	8000648 <__aeabi_dmul>
 8002772:	4602      	mov	r2, r0
 8002774:	460b      	mov	r3, r1
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	f7fe fa5d 	bl	8000c38 <__aeabi_d2f>
 800277e:	4603      	mov	r3, r0
 8002780:	4a17      	ldr	r2, [pc, #92]	@ (80027e0 <Filter+0x168>)
 8002782:	6013      	str	r3, [r2, #0]

	copter_power = copter_voltage * copter_current;
 8002784:	4b15      	ldr	r3, [pc, #84]	@ (80027dc <Filter+0x164>)
 8002786:	ed93 7a00 	vldr	s14, [r3]
 800278a:	4b15      	ldr	r3, [pc, #84]	@ (80027e0 <Filter+0x168>)
 800278c:	edd3 7a00 	vldr	s15, [r3]
 8002790:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002794:	4b13      	ldr	r3, [pc, #76]	@ (80027e4 <Filter+0x16c>)
 8002796:	edc3 7a00 	vstr	s15, [r3]
}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	f3af 8000 	nop.w
 80027a8:	00000000 	.word	0x00000000
 80027ac:	40a9c800 	.word	0x40a9c800
 80027b0:	00000000 	.word	0x00000000
 80027b4:	3fb5e354 	.word	0x3fb5e354
 80027b8:	a0000000 	.word	0xa0000000
 80027bc:	3fa99999 	.word	0x3fa99999
 80027c0:	20000544 	.word	0x20000544
 80027c4:	20000594 	.word	0x20000594
 80027c8:	20000598 	.word	0x20000598
 80027cc:	2000056c 	.word	0x2000056c
 80027d0:	2000059c 	.word	0x2000059c
 80027d4:	200005a0 	.word	0x200005a0
 80027d8:	40b00000 	.word	0x40b00000
 80027dc:	20000530 	.word	0x20000530
 80027e0:	20000534 	.word	0x20000534
 80027e4:	20000538 	.word	0x20000538

080027e8 <HAL_GPIO_EXTI_Callback>:
//       IRQ
uint8_t readData = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	4603      	mov	r3, r0
 80027f0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == NRF_IRQ_Pin){
 80027f2:	88fb      	ldrh	r3, [r7, #6]
 80027f4:	2b04      	cmp	r3, #4
 80027f6:	d134      	bne.n	8002862 <HAL_GPIO_EXTI_Callback+0x7a>
		//printf("irq\n");

		NRF24_read(&readData, sizeof(readData));
 80027f8:	2101      	movs	r1, #1
 80027fa:	481c      	ldr	r0, [pc, #112]	@ (800286c <HAL_GPIO_EXTI_Callback+0x84>)
 80027fc:	f7fe ff80 	bl	8001700 <NRF24_read>
		printf("irq: readData: %d\n", readData);
 8002800:	4b1a      	ldr	r3, [pc, #104]	@ (800286c <HAL_GPIO_EXTI_Callback+0x84>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	4619      	mov	r1, r3
 8002806:	481a      	ldr	r0, [pc, #104]	@ (8002870 <HAL_GPIO_EXTI_Callback+0x88>)
 8002808:	f008 f976 	bl	800aaf8 <iprintf>
		//  id     --     id
		//   , ..   
		if (copter_id == 0){
 800280c:	4b19      	ldr	r3, [pc, #100]	@ (8002874 <HAL_GPIO_EXTI_Callback+0x8c>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d103      	bne.n	800281c <HAL_GPIO_EXTI_Callback+0x34>
			copter_id = message.id;
 8002814:	4b18      	ldr	r3, [pc, #96]	@ (8002878 <HAL_GPIO_EXTI_Callback+0x90>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a16      	ldr	r2, [pc, #88]	@ (8002874 <HAL_GPIO_EXTI_Callback+0x8c>)
 800281a:	6013      	str	r3, [r2, #0]
		}
		//       --    
		//    ,      
		//    
		if (message.id == copter_id){
 800281c:	4b16      	ldr	r3, [pc, #88]	@ (8002878 <HAL_GPIO_EXTI_Callback+0x90>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	4b14      	ldr	r3, [pc, #80]	@ (8002874 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	429a      	cmp	r2, r3
 8002826:	d11c      	bne.n	8002862 <HAL_GPIO_EXTI_Callback+0x7a>
			// 
			if (currentIndex <= FILTER_SIZE){
 8002828:	4b14      	ldr	r3, [pc, #80]	@ (800287c <HAL_GPIO_EXTI_Callback+0x94>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2b0a      	cmp	r3, #10
 800282e:	d813      	bhi.n	8002858 <HAL_GPIO_EXTI_Callback+0x70>
				receivedCurrents[currentIndex] = message.I_out_int;
 8002830:	4b12      	ldr	r3, [pc, #72]	@ (800287c <HAL_GPIO_EXTI_Callback+0x94>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a10      	ldr	r2, [pc, #64]	@ (8002878 <HAL_GPIO_EXTI_Callback+0x90>)
 8002836:	6892      	ldr	r2, [r2, #8]
 8002838:	4911      	ldr	r1, [pc, #68]	@ (8002880 <HAL_GPIO_EXTI_Callback+0x98>)
 800283a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				receivedVoltages[currentIndex] = message.V_out_int;
 800283e:	4b0f      	ldr	r3, [pc, #60]	@ (800287c <HAL_GPIO_EXTI_Callback+0x94>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a0d      	ldr	r2, [pc, #52]	@ (8002878 <HAL_GPIO_EXTI_Callback+0x90>)
 8002844:	6852      	ldr	r2, [r2, #4]
 8002846:	490f      	ldr	r1, [pc, #60]	@ (8002884 <HAL_GPIO_EXTI_Callback+0x9c>)
 8002848:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				currentIndex += 1;
 800284c:	4b0b      	ldr	r3, [pc, #44]	@ (800287c <HAL_GPIO_EXTI_Callback+0x94>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	3301      	adds	r3, #1
 8002852:	4a0a      	ldr	r2, [pc, #40]	@ (800287c <HAL_GPIO_EXTI_Callback+0x94>)
 8002854:	6013      	str	r3, [r2, #0]
		}
		//        --  

	}

}
 8002856:	e004      	b.n	8002862 <HAL_GPIO_EXTI_Callback+0x7a>
				currentIndex = 0;
 8002858:	4b08      	ldr	r3, [pc, #32]	@ (800287c <HAL_GPIO_EXTI_Callback+0x94>)
 800285a:	2200      	movs	r2, #0
 800285c:	601a      	str	r2, [r3, #0]
				Filter();
 800285e:	f7ff ff0b 	bl	8002678 <Filter>
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	200005a8 	.word	0x200005a8
 8002870:	0800e9bc 	.word	0x0800e9bc
 8002874:	2000052c 	.word	0x2000052c
 8002878:	20000520 	.word	0x20000520
 800287c:	200005a4 	.word	0x200005a4
 8002880:	20000544 	.word	0x20000544
 8002884:	2000056c 	.word	0x2000056c

08002888 <PID_Control>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/*--------------   --------------*/
void PID_Control(PID_Param_e param, PID_t *coeffs)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	4603      	mov	r3, r0
 8002890:	6039      	str	r1, [r7, #0]
 8002892:	71fb      	strb	r3, [r7, #7]
	if (param == Input_Power) {
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d111      	bne.n	80028be <PID_Control+0x36>
		coeffs->Kp = 5.0f;
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	4a55      	ldr	r2, [pc, #340]	@ (80029f4 <PID_Control+0x16c>)
 800289e:	601a      	str	r2, [r3, #0]
		coeffs->Ki = 0.0f;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	f04f 0200 	mov.w	r2, #0
 80028a6:	605a      	str	r2, [r3, #4]
		coeffs->Kd = 20.0f;
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	4a53      	ldr	r2, [pc, #332]	@ (80029f8 <PID_Control+0x170>)
 80028ac:	609a      	str	r2, [r3, #8]
		input = copter_power;
 80028ae:	4b53      	ldr	r3, [pc, #332]	@ (80029fc <PID_Control+0x174>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a53      	ldr	r2, [pc, #332]	@ (8002a00 <PID_Control+0x178>)
 80028b4:	6013      	str	r3, [r2, #0]
		ref = 165.0;
 80028b6:	4b53      	ldr	r3, [pc, #332]	@ (8002a04 <PID_Control+0x17c>)
 80028b8:	4a53      	ldr	r2, [pc, #332]	@ (8002a08 <PID_Control+0x180>)
 80028ba:	601a      	str	r2, [r3, #0]
 80028bc:	e013      	b.n	80028e6 <PID_Control+0x5e>
	}
	else if (param == Output_Current) {
 80028be:	79fb      	ldrb	r3, [r7, #7]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d110      	bne.n	80028e6 <PID_Control+0x5e>
		coeffs->Kp = 180.0f;
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	4a51      	ldr	r2, [pc, #324]	@ (8002a0c <PID_Control+0x184>)
 80028c8:	601a      	str	r2, [r3, #0]
		coeffs->Ki = 0.0f;
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	f04f 0200 	mov.w	r2, #0
 80028d0:	605a      	str	r2, [r3, #4]
		coeffs->Kd = 500.0f;
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	4a4e      	ldr	r2, [pc, #312]	@ (8002a10 <PID_Control+0x188>)
 80028d6:	609a      	str	r2, [r3, #8]
		input = copter_current;
 80028d8:	4b4e      	ldr	r3, [pc, #312]	@ (8002a14 <PID_Control+0x18c>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a48      	ldr	r2, [pc, #288]	@ (8002a00 <PID_Control+0x178>)
 80028de:	6013      	str	r3, [r2, #0]
		ref = TARGET_CURRENT;
 80028e0:	4b48      	ldr	r3, [pc, #288]	@ (8002a04 <PID_Control+0x17c>)
 80028e2:	4a4d      	ldr	r2, [pc, #308]	@ (8002a18 <PID_Control+0x190>)
 80028e4:	601a      	str	r2, [r3, #0]
	}
	//  
	error = ref - input;
 80028e6:	4b47      	ldr	r3, [pc, #284]	@ (8002a04 <PID_Control+0x17c>)
 80028e8:	ed93 7a00 	vldr	s14, [r3]
 80028ec:	4b44      	ldr	r3, [pc, #272]	@ (8002a00 <PID_Control+0x178>)
 80028ee:	edd3 7a00 	vldr	s15, [r3]
 80028f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028f6:	4b49      	ldr	r3, [pc, #292]	@ (8002a1c <PID_Control+0x194>)
 80028f8:	edc3 7a00 	vstr	s15, [r3]

	//     ,   

	//  
	P = coeffs->Kp * error;
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	ed93 7a00 	vldr	s14, [r3]
 8002902:	4b46      	ldr	r3, [pc, #280]	@ (8002a1c <PID_Control+0x194>)
 8002904:	edd3 7a00 	vldr	s15, [r3]
 8002908:	ee67 7a27 	vmul.f32	s15, s14, s15
 800290c:	4b44      	ldr	r3, [pc, #272]	@ (8002a20 <PID_Control+0x198>)
 800290e:	edc3 7a00 	vstr	s15, [r3]

	//  
	integral += error;
 8002912:	4b44      	ldr	r3, [pc, #272]	@ (8002a24 <PID_Control+0x19c>)
 8002914:	ed93 7a00 	vldr	s14, [r3]
 8002918:	4b40      	ldr	r3, [pc, #256]	@ (8002a1c <PID_Control+0x194>)
 800291a:	edd3 7a00 	vldr	s15, [r3]
 800291e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002922:	4b40      	ldr	r3, [pc, #256]	@ (8002a24 <PID_Control+0x19c>)
 8002924:	edc3 7a00 	vstr	s15, [r3]

	I = coeffs->Ki * integral;
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	ed93 7a01 	vldr	s14, [r3, #4]
 800292e:	4b3d      	ldr	r3, [pc, #244]	@ (8002a24 <PID_Control+0x19c>)
 8002930:	edd3 7a00 	vldr	s15, [r3]
 8002934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002938:	4b3b      	ldr	r3, [pc, #236]	@ (8002a28 <PID_Control+0x1a0>)
 800293a:	edc3 7a00 	vstr	s15, [r3]

	//  
	D = coeffs->Kd * (error - previousError);
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	ed93 7a02 	vldr	s14, [r3, #8]
 8002944:	4b35      	ldr	r3, [pc, #212]	@ (8002a1c <PID_Control+0x194>)
 8002946:	edd3 6a00 	vldr	s13, [r3]
 800294a:	4b38      	ldr	r3, [pc, #224]	@ (8002a2c <PID_Control+0x1a4>)
 800294c:	edd3 7a00 	vldr	s15, [r3]
 8002950:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002954:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002958:	4b35      	ldr	r3, [pc, #212]	@ (8002a30 <PID_Control+0x1a8>)
 800295a:	edc3 7a00 	vstr	s15, [r3]

	/*    .         */
	output = P + I + D;
 800295e:	4b30      	ldr	r3, [pc, #192]	@ (8002a20 <PID_Control+0x198>)
 8002960:	ed93 7a00 	vldr	s14, [r3]
 8002964:	4b30      	ldr	r3, [pc, #192]	@ (8002a28 <PID_Control+0x1a0>)
 8002966:	edd3 7a00 	vldr	s15, [r3]
 800296a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800296e:	4b30      	ldr	r3, [pc, #192]	@ (8002a30 <PID_Control+0x1a8>)
 8002970:	edd3 7a00 	vldr	s15, [r3]
 8002974:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002978:	4b2e      	ldr	r3, [pc, #184]	@ (8002a34 <PID_Control+0x1ac>)
 800297a:	edc3 7a00 	vstr	s15, [r3]

	//   
	previousError = error;
 800297e:	4b27      	ldr	r3, [pc, #156]	@ (8002a1c <PID_Control+0x194>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a2a      	ldr	r2, [pc, #168]	@ (8002a2c <PID_Control+0x1a4>)
 8002984:	6013      	str	r3, [r2, #0]

	//   
	shift += (int16_t)output;
 8002986:	4b2b      	ldr	r3, [pc, #172]	@ (8002a34 <PID_Control+0x1ac>)
 8002988:	edd3 7a00 	vldr	s15, [r3]
 800298c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002990:	ee17 3a90 	vmov	r3, s15
 8002994:	b21b      	sxth	r3, r3
 8002996:	b29a      	uxth	r2, r3
 8002998:	4b27      	ldr	r3, [pc, #156]	@ (8002a38 <PID_Control+0x1b0>)
 800299a:	881b      	ldrh	r3, [r3, #0]
 800299c:	4413      	add	r3, r2
 800299e:	b29a      	uxth	r2, r3
 80029a0:	4b25      	ldr	r3, [pc, #148]	@ (8002a38 <PID_Control+0x1b0>)
 80029a2:	801a      	strh	r2, [r3, #0]

	//       ,   
	if (shift > ((period_CHRG / 2) - 0x0080)) shift = (period_CHRG / 2 - 2 * 0x0080);
 80029a4:	4b24      	ldr	r3, [pc, #144]	@ (8002a38 <PID_Control+0x1b0>)
 80029a6:	881b      	ldrh	r3, [r3, #0]
 80029a8:	f243 22e0 	movw	r2, #13024	@ 0x32e0
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d904      	bls.n	80029ba <PID_Control+0x132>
 80029b0:	4b21      	ldr	r3, [pc, #132]	@ (8002a38 <PID_Control+0x1b0>)
 80029b2:	f243 2260 	movw	r2, #12896	@ 0x3260
 80029b6:	801a      	strh	r2, [r3, #0]
 80029b8:	e006      	b.n	80029c8 <PID_Control+0x140>
	else if (shift < 0x0080) shift = 0;
 80029ba:	4b1f      	ldr	r3, [pc, #124]	@ (8002a38 <PID_Control+0x1b0>)
 80029bc:	881b      	ldrh	r3, [r3, #0]
 80029be:	2b7f      	cmp	r3, #127	@ 0x7f
 80029c0:	d802      	bhi.n	80029c8 <PID_Control+0x140>
 80029c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002a38 <PID_Control+0x1b0>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	801a      	strh	r2, [r3, #0]
	shift_normal = shift;
 80029c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a38 <PID_Control+0x1b0>)
 80029ca:	881a      	ldrh	r2, [r3, #0]
 80029cc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a3c <PID_Control+0x1b4>)
 80029ce:	801a      	strh	r2, [r3, #0]

	//     
	if (shift_normal > 0) {
 80029d0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a3c <PID_Control+0x1b4>)
 80029d2:	881b      	ldrh	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d007      	beq.n	80029e8 <PID_Control+0x160>
		__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_1, (period_CHRG / 2 - 0x0080 - shift_normal));
 80029d8:	4b18      	ldr	r3, [pc, #96]	@ (8002a3c <PID_Control+0x1b4>)
 80029da:	881b      	ldrh	r3, [r3, #0]
 80029dc:	f5c3 534b 	rsb	r3, r3, #12992	@ 0x32c0
 80029e0:	3320      	adds	r3, #32
 80029e2:	4a17      	ldr	r2, [pc, #92]	@ (8002a40 <PID_Control+0x1b8>)
 80029e4:	6812      	ldr	r2, [r2, #0]
 80029e6:	61d3      	str	r3, [r2, #28]
	}
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr
 80029f4:	40a00000 	.word	0x40a00000
 80029f8:	41a00000 	.word	0x41a00000
 80029fc:	20000538 	.word	0x20000538
 8002a00:	200004f4 	.word	0x200004f4
 8002a04:	20000004 	.word	0x20000004
 8002a08:	43250000 	.word	0x43250000
 8002a0c:	43340000 	.word	0x43340000
 8002a10:	43fa0000 	.word	0x43fa0000
 8002a14:	20000534 	.word	0x20000534
 8002a18:	428c0000 	.word	0x428c0000
 8002a1c:	20000518 	.word	0x20000518
 8002a20:	2000050c 	.word	0x2000050c
 8002a24:	20000508 	.word	0x20000508
 8002a28:	20000510 	.word	0x20000510
 8002a2c:	20000504 	.word	0x20000504
 8002a30:	20000514 	.word	0x20000514
 8002a34:	2000051c 	.word	0x2000051c
 8002a38:	200004f0 	.word	0x200004f0
 8002a3c:	20000000 	.word	0x20000000
 8002a40:	20000390 	.word	0x20000390

08002a44 <NRF24_Init>:
/*--------------    --------------*/
void NRF24_Init(void)
{
 8002a44:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8002a48:	b097      	sub	sp, #92	@ 0x5c
 8002a4a:	af16      	add	r7, sp, #88	@ 0x58
	NRF24_begin(hspi1);
 8002a4c:	4c15      	ldr	r4, [pc, #84]	@ (8002aa4 <NRF24_Init+0x60>)
 8002a4e:	4668      	mov	r0, sp
 8002a50:	f104 0310 	add.w	r3, r4, #16
 8002a54:	2254      	movs	r2, #84	@ 0x54
 8002a56:	4619      	mov	r1, r3
 8002a58:	f008 fa37 	bl	800aeca <memcpy>
 8002a5c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002a60:	f7fe fd54 	bl	800150c <NRF24_begin>
	//nrf24_DebugUART_Init(huart2);
	NRF24_setDataRate(RF24_1MBPS);
 8002a64:	2000      	movs	r0, #0
 8002a66:	f7fe ff89 	bl	800197c <NRF24_setDataRate>
	NRF24_setCRCLength(RF24_CRC_16);
 8002a6a:	2002      	movs	r0, #2
 8002a6c:	f7fe ffcc 	bl	8001a08 <NRF24_setCRCLength>
	//NRF24_setPALevel(RF24_PA_0dB);
	NRF24_setChannel(0x6f);
 8002a70:	206f      	movs	r0, #111	@ 0x6f
 8002a72:	f7fe fecf 	bl	8001814 <NRF24_setChannel>
	NRF24_setPayloadSize(1);
 8002a76:	2001      	movs	r0, #1
 8002a78:	f7fe fee2 	bl	8001840 <NRF24_setPayloadSize>
	NRF24_setAutoAck(0);
 8002a7c:	2000      	movs	r0, #0
 8002a7e:	f7fe ff2f 	bl	80018e0 <NRF24_setAutoAck>
	NRF24_powerUp();
 8002a82:	f7fe ffe9 	bl	8001a58 <NRF24_powerUp>
	NRF24_openReadingPipe(0, pipe);
 8002a86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	4690      	mov	r8, r2
 8002a8e:	4699      	mov	r9, r3
 8002a90:	4642      	mov	r2, r8
 8002a92:	464b      	mov	r3, r9
 8002a94:	2000      	movs	r0, #0
 8002a96:	f7fe fe53 	bl	8001740 <NRF24_openReadingPipe>
	//NRF24_startListening();

   // printRadioSettings();
}
 8002a9a:	bf00      	nop
 8002a9c:	3704      	adds	r7, #4
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8002aa4:	2000048c 	.word	0x2000048c

08002aa8 <HRTIM_Init>:

/*--------------       --------------*/
void HRTIM_Init(uint32_t period)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
	__HAL_HRTIM_SETPERIOD(&hhrtim1, HRTIM_TIMERINDEX_MASTER, period);
 8002ab0:	4b23      	ldr	r3, [pc, #140]	@ (8002b40 <HRTIM_Init+0x98>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	615a      	str	r2, [r3, #20]
	__HAL_HRTIM_SETPERIOD(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, period);
 8002ab8:	4b21      	ldr	r3, [pc, #132]	@ (8002b40 <HRTIM_Init+0x98>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	__HAL_HRTIM_SETPERIOD(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, period);
 8002ac2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b40 <HRTIM_Init+0x98>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_1, period / 2 - 0x0080);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	085a      	lsrs	r2, r3, #1
 8002ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8002b40 <HRTIM_Init+0x98>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	3a80      	subs	r2, #128	@ 0x80
 8002ad6:	61da      	str	r2, [r3, #28]
	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_2, period / 2);
 8002ad8:	4b19      	ldr	r3, [pc, #100]	@ (8002b40 <HRTIM_Init+0x98>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	0852      	lsrs	r2, r2, #1
 8002ae0:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, period / 2);
 8002ae2:	4b17      	ldr	r3, [pc, #92]	@ (8002b40 <HRTIM_Init+0x98>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	0852      	lsrs	r2, r2, #1
 8002aea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_COMPAREUNIT_1, period / 2);
 8002aee:	4b14      	ldr	r3, [pc, #80]	@ (8002b40 <HRTIM_Init+0x98>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	0852      	lsrs	r2, r2, #1
 8002af6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

	HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_MASTER);
 8002afa:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8002afe:	4810      	ldr	r0, [pc, #64]	@ (8002b40 <HRTIM_Init+0x98>)
 8002b00:	f003 fef8 	bl	80068f4 <HAL_HRTIM_WaveformCountStart>

	HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TD1);
 8002b04:	2140      	movs	r1, #64	@ 0x40
 8002b06:	480e      	ldr	r0, [pc, #56]	@ (8002b40 <HRTIM_Init+0x98>)
 8002b08:	f003 fec7 	bl	800689a <HAL_HRTIM_WaveformOutputStart>
	HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TD2);
 8002b0c:	2180      	movs	r1, #128	@ 0x80
 8002b0e:	480c      	ldr	r0, [pc, #48]	@ (8002b40 <HRTIM_Init+0x98>)
 8002b10:	f003 fec3 	bl	800689a <HAL_HRTIM_WaveformOutputStart>
	HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_TIMER_D);
 8002b14:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 8002b18:	4809      	ldr	r0, [pc, #36]	@ (8002b40 <HRTIM_Init+0x98>)
 8002b1a:	f003 feeb 	bl	80068f4 <HAL_HRTIM_WaveformCountStart>

	HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TA1);
 8002b1e:	2101      	movs	r1, #1
 8002b20:	4807      	ldr	r0, [pc, #28]	@ (8002b40 <HRTIM_Init+0x98>)
 8002b22:	f003 feba 	bl	800689a <HAL_HRTIM_WaveformOutputStart>
	HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TA2);
 8002b26:	2102      	movs	r1, #2
 8002b28:	4805      	ldr	r0, [pc, #20]	@ (8002b40 <HRTIM_Init+0x98>)
 8002b2a:	f003 feb6 	bl	800689a <HAL_HRTIM_WaveformOutputStart>
	HAL_HRTIM_WaveformCounterStart(&hhrtim1, HRTIM_TIMERID_TIMER_A);
 8002b2e:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8002b32:	4803      	ldr	r0, [pc, #12]	@ (8002b40 <HRTIM_Init+0x98>)
 8002b34:	f003 fede 	bl	80068f4 <HAL_HRTIM_WaveformCountStart>
}
 8002b38:	bf00      	nop
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20000390 	.word	0x20000390

08002b44 <Change_Shift>:

/*--------------     --------------*/
void Change_Shift(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
	__HAL_HRTIM_SETPERIOD(&hhrtim1, HRTIM_TIMERINDEX_MASTER, period_CHRG);
 8002b48:	4b17      	ldr	r3, [pc, #92]	@ (8002ba8 <Change_Shift+0x64>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f246 62c0 	movw	r2, #26304	@ 0x66c0
 8002b50:	615a      	str	r2, [r3, #20]
	__HAL_HRTIM_SETPERIOD(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, period_CHRG);
 8002b52:	4b15      	ldr	r3, [pc, #84]	@ (8002ba8 <Change_Shift+0x64>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f246 62c0 	movw	r2, #26304	@ 0x66c0
 8002b5a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	__HAL_HRTIM_SETPERIOD(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, period_CHRG);
 8002b5e:	4b12      	ldr	r3, [pc, #72]	@ (8002ba8 <Change_Shift+0x64>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f246 62c0 	movw	r2, #26304	@ 0x66c0
 8002b66:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_2, period_CHRG / 2);
 8002b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba8 <Change_Shift+0x64>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f243 3260 	movw	r2, #13152	@ 0x3360
 8002b72:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, period_CHRG / 2);
 8002b74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba8 <Change_Shift+0x64>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f243 3260 	movw	r2, #13152	@ 0x3360
 8002b7c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_COMPAREUNIT_1, period_CHRG / 2);
 8002b80:	4b09      	ldr	r3, [pc, #36]	@ (8002ba8 <Change_Shift+0x64>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f243 3260 	movw	r2, #13152	@ 0x3360
 8002b88:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

	//       
	PID_Control(PID_TYPE, &coeffs);
 8002b8c:	4907      	ldr	r1, [pc, #28]	@ (8002bac <Change_Shift+0x68>)
 8002b8e:	2000      	movs	r0, #0
 8002b90:	f7ff fe7a 	bl	8002888 <PID_Control>
	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_1, (period_CHRG / 2 - 0x0080 - shift_normal));
 8002b94:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <Change_Shift+0x6c>)
 8002b96:	881b      	ldrh	r3, [r3, #0]
 8002b98:	f5c3 534b 	rsb	r3, r3, #12992	@ 0x32c0
 8002b9c:	3320      	adds	r3, #32
 8002b9e:	4a02      	ldr	r2, [pc, #8]	@ (8002ba8 <Change_Shift+0x64>)
 8002ba0:	6812      	ldr	r2, [r2, #0]
 8002ba2:	61d3      	str	r3, [r2, #28]

}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	20000390 	.word	0x20000390
 8002bac:	200004f8 	.word	0x200004f8
 8002bb0:	20000000 	.word	0x20000000

08002bb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002bba:	f001 f96f 	bl	8003e9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002bbe:	f000 f9d9 	bl	8002f74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002bc2:	f000 fcd5 	bl	8003570 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002bc6:	f000 fc95 	bl	80034f4 <MX_SPI1_Init>
  MX_ADC1_Init();
 8002bca:	f000 fa1f 	bl	800300c <MX_ADC1_Init>
  MX_HRTIM1_Init();
 8002bce:	f000 fab1 	bl	8003134 <MX_HRTIM1_Init>
  /* USER CODE BEGIN 2 */
  GPIO_Set(LED_MCU_ON_GPIO_Port, LED_MCU_ON_Pin);
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	4843      	ldr	r0, [pc, #268]	@ (8002ce4 <main+0x130>)
 8002bd6:	f7fe fab2 	bl	800113e <GPIO_Set>
  printf("HAL is inited. Init NRF...");
 8002bda:	4843      	ldr	r0, [pc, #268]	@ (8002ce8 <main+0x134>)
 8002bdc:	f007 ff8c 	bl	800aaf8 <iprintf>

	/*--------------   --------------*/
	DelayMicro(5000);
 8002be0:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002be4:	f7fe fad6 	bl	8001194 <DelayMicro>
	NRF24_Init();
 8002be8:	f7ff ff2c 	bl	8002a44 <NRF24_Init>
	NRF24_flush_tx();
 8002bec:	f7fe fc70 	bl	80014d0 <NRF24_flush_tx>
	printConfigReg();
 8002bf0:	f7ff fc42 	bl	8002478 <printConfigReg>
	printStatusReg();
 8002bf4:	f7ff fbc8 	bl	8002388 <printStatusReg>
	printFIFOstatus();
 8002bf8:	f7ff fc94 	bl	8002524 <printFIFOstatus>
	bool isP = NRF24_isNRF_Plus();
 8002bfc:	f7fe fe64 	bl	80018c8 <NRF24_isNRF_Plus>
 8002c00:	4603      	mov	r3, r0
 8002c02:	70fb      	strb	r3, [r7, #3]
	DelayMicro(1000);
 8002c04:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c08:	f7fe fac4 	bl	8001194 <DelayMicro>
	printf("Done!\n");
 8002c0c:	4837      	ldr	r0, [pc, #220]	@ (8002cec <main+0x138>)
 8002c0e:	f007 ffdb 	bl	800abc8 <puts>

	//     
	HRTIM_Init(period_WAIT);
 8002c12:	f246 60a0 	movw	r0, #26272	@ 0x66a0
 8002c16:	f7ff ff47 	bl	8002aa8 <HRTIM_Init>
  /* USER CODE END 2 */

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	2000      	movs	r0, #0
 8002c1e:	f000 fffb 	bl	8003c18 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8002c22:	4b33      	ldr	r3, [pc, #204]	@ (8002cf0 <main+0x13c>)
 8002c24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c28:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8002c2a:	4b31      	ldr	r3, [pc, #196]	@ (8002cf0 <main+0x13c>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8002c30:	4b2f      	ldr	r3, [pc, #188]	@ (8002cf0 <main+0x13c>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8002c36:	4b2e      	ldr	r3, [pc, #184]	@ (8002cf0 <main+0x13c>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8002c3c:	4b2c      	ldr	r3, [pc, #176]	@ (8002cf0 <main+0x13c>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8002c42:	492b      	ldr	r1, [pc, #172]	@ (8002cf0 <main+0x13c>)
 8002c44:	2000      	movs	r0, #0
 8002c46:	f001 f873 	bl	8003d30 <BSP_COM_Init>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <main+0xa0>
  {
    Error_Handler();
 8002c50:	f000 fd40 	bl	80036d4 <Error_Handler>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c54:	b672      	cpsid	i
}
 8002c56:	bf00      	nop
	//   
	while (1)
	{	//        
		__disable_irq();
		//      
		station_current = ACS712_ReadCurrentDC(&hadc1);
 8002c58:	4826      	ldr	r0, [pc, #152]	@ (8002cf4 <main+0x140>)
 8002c5a:	f7fe fa09 	bl	8001070 <ACS712_ReadCurrentDC>
 8002c5e:	eef0 7a40 	vmov.f32	s15, s0
 8002c62:	4b25      	ldr	r3, [pc, #148]	@ (8002cf8 <main+0x144>)
 8002c64:	edc3 7a00 	vstr	s15, [r3]
		station_voltage = myVoltageRead(&hadc1);
 8002c68:	4822      	ldr	r0, [pc, #136]	@ (8002cf4 <main+0x140>)
 8002c6a:	f7ff fcc9 	bl	8002600 <myVoltageRead>
 8002c6e:	eef0 7a40 	vmov.f32	s15, s0
 8002c72:	4b22      	ldr	r3, [pc, #136]	@ (8002cfc <main+0x148>)
 8002c74:	edc3 7a00 	vstr	s15, [r3]

		//         
		if ((station_current > ACS712_20A_MAX_CURRENT)||(station_current < ACS712_20A_MIN_CURRENT)){
 8002c78:	4b1f      	ldr	r3, [pc, #124]	@ (8002cf8 <main+0x144>)
 8002c7a:	edd3 7a00 	vldr	s15, [r3]
 8002c7e:	eeb3 7a03 	vmov.f32	s14, #51	@ 0x41980000  19.0
 8002c82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c8a:	dc09      	bgt.n	8002ca0 <main+0xec>
 8002c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf8 <main+0x144>)
 8002c8e:	edd3 7a00 	vldr	s15, [r3]
 8002c92:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002c96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c9e:	d504      	bpl.n	8002caa <main+0xf6>
			GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	4810      	ldr	r0, [pc, #64]	@ (8002ce4 <main+0x130>)
 8002ca4:	f7fe fa4b 	bl	800113e <GPIO_Set>
 8002ca8:	e003      	b.n	8002cb2 <main+0xfe>
		}
		else{
			GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002caa:	2100      	movs	r1, #0
 8002cac:	480d      	ldr	r0, [pc, #52]	@ (8002ce4 <main+0x130>)
 8002cae:	f7fe fa5b 	bl	8001168 <GPIO_Reset>
		}


		if ((station_voltage > MAX_VOLTAGE)||(station_voltage < MIN_VOLTAGE)){
 8002cb2:	4b12      	ldr	r3, [pc, #72]	@ (8002cfc <main+0x148>)
 8002cb4:	edd3 7a00 	vldr	s15, [r3]
 8002cb8:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002cbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc4:	dc09      	bgt.n	8002cda <main+0x126>
 8002cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8002cfc <main+0x148>)
 8002cc8:	edd3 7a00 	vldr	s15, [r3]
 8002ccc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002cd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cd8:	d512      	bpl.n	8002d00 <main+0x14c>
			GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002cda:	2100      	movs	r1, #0
 8002cdc:	4801      	ldr	r0, [pc, #4]	@ (8002ce4 <main+0x130>)
 8002cde:	f7fe fa2e 	bl	800113e <GPIO_Set>
 8002ce2:	e011      	b.n	8002d08 <main+0x154>
 8002ce4:	48000400 	.word	0x48000400
 8002ce8:	0800e9d0 	.word	0x0800e9d0
 8002cec:	0800e9ec 	.word	0x0800e9ec
 8002cf0:	20000314 	.word	0x20000314
 8002cf4:	20000324 	.word	0x20000324
 8002cf8:	2000053c 	.word	0x2000053c
 8002cfc:	20000540 	.word	0x20000540
		}
		else{
			GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002d00:	2100      	movs	r1, #0
 8002d02:	488d      	ldr	r0, [pc, #564]	@ (8002f38 <main+0x384>)
 8002d04:	f7fe fa30 	bl	8001168 <GPIO_Reset>

		//    
		//ACS712_DebugPrintf(&hadc1);
		//      
		//   -- 
		int buttonStopState = pinReadDebounce(BUTTON_STOP_GPIO_Port, BUTTON_STOP_Pin, IS_BUTTON_PULLED_UP);
 8002d08:	2200      	movs	r2, #0
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	488a      	ldr	r0, [pc, #552]	@ (8002f38 <main+0x384>)
 8002d0e:	f7fe fa84 	bl	800121a <pinReadDebounce>
 8002d12:	60b8      	str	r0, [r7, #8]
		//printf("\n\tDebug button stop: state %i", buttonStopState);
		int gerconState = pinReadDebounce(GERCON_IN_GPIO_Port, GERCON_IN_Pin, IS_BUTTON_PULLED_UP);
 8002d14:	2200      	movs	r2, #0
 8002d16:	2100      	movs	r1, #0
 8002d18:	4887      	ldr	r0, [pc, #540]	@ (8002f38 <main+0x384>)
 8002d1a:	f7fe fa7e 	bl	800121a <pinReadDebounce>
 8002d1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d20:	b662      	cpsie	i
}
 8002d22:	bf00      	nop
		//printf("\n\tDebug gercon: state %i", gerconState);

		__enable_irq();

		//         
		NRF24_startListening();
 8002d24:	f7fe fcbe 	bl	80016a4 <NRF24_startListening>
		HAL_Delay(1000);
 8002d28:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002d2c:	f001 f926 	bl	8003f7c <HAL_Delay>
//		NRF24_stopListening();

		int dataIsHere = NRF24_available();
 8002d30:	f7fe fcde 	bl	80016f0 <NRF24_available>
 8002d34:	4603      	mov	r3, r0
 8002d36:	60fb      	str	r3, [r7, #12]

		if (dataIsHere){
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00e      	beq.n	8002d5c <main+0x1a8>
			uint8_t readData = 0;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	70bb      	strb	r3, [r7, #2]
			NRF24_read(&readData, sizeof(readData));
 8002d42:	1cbb      	adds	r3, r7, #2
 8002d44:	2101      	movs	r1, #1
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fe fcda 	bl	8001700 <NRF24_read>
			printf("data: %d", readData);
 8002d4c:	78bb      	ldrb	r3, [r7, #2]
 8002d4e:	4619      	mov	r1, r3
 8002d50:	487a      	ldr	r0, [pc, #488]	@ (8002f3c <main+0x388>)
 8002d52:	f007 fed1 	bl	800aaf8 <iprintf>
			HAL_Delay(50);
 8002d56:	2032      	movs	r0, #50	@ 0x32
 8002d58:	f001 f910 	bl	8003f7c <HAL_Delay>
		}
//		printf("Message id: %li\n", message.id);
//		printf("Message i: %li\n", message.I_out_int);
//		printf("Message v: %li\n", message.V_out_int);

		if (buttonStopState){
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d115      	bne.n	8002d8e <main+0x1da>
			__HAL_HRTIM_DISABLE(&hhrtim1, HRTIM_TIMERINDEX_MASTER);
			__HAL_HRTIM_DISABLE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A);
			__HAL_HRTIM_DISABLE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E);
		}else{
//			printf("\n\t Button stop not pressed, enable hrtim");
			__HAL_HRTIM_ENABLE(&hhrtim1, HRTIM_TIMERINDEX_MASTER);
 8002d62:	4b77      	ldr	r3, [pc, #476]	@ (8002f40 <main+0x38c>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4b75      	ldr	r3, [pc, #468]	@ (8002f40 <main+0x38c>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f042 0206 	orr.w	r2, r2, #6
 8002d70:	601a      	str	r2, [r3, #0]
			__HAL_HRTIM_ENABLE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A);
 8002d72:	4b73      	ldr	r3, [pc, #460]	@ (8002f40 <main+0x38c>)
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	4b72      	ldr	r3, [pc, #456]	@ (8002f40 <main+0x38c>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	6812      	ldr	r2, [r2, #0]
 8002d7c:	601a      	str	r2, [r3, #0]
			__HAL_HRTIM_ENABLE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E);
 8002d7e:	4b70      	ldr	r3, [pc, #448]	@ (8002f40 <main+0x38c>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	4b6e      	ldr	r3, [pc, #440]	@ (8002f40 <main+0x38c>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f042 0204 	orr.w	r2, r2, #4
 8002d8c:	601a      	str	r2, [r3, #0]
		}



		if (gerconState){
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f000 80c8 	beq.w	8002f26 <main+0x372>
			//    --   , 
			printf("\n\tGercon is pressed");
 8002d96:	486b      	ldr	r0, [pc, #428]	@ (8002f44 <main+0x390>)
 8002d98:	f007 feae 	bl	800aaf8 <iprintf>

			//        
			if ((copter_current > MAX_CURRENT) | (copter_current < MIN_CURRENT)) {
 8002d9c:	4b6a      	ldr	r3, [pc, #424]	@ (8002f48 <main+0x394>)
 8002d9e:	edd3 7a00 	vldr	s15, [r3]
 8002da2:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8002f4c <main+0x398>
 8002da6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dae:	bfcc      	ite	gt
 8002db0:	2301      	movgt	r3, #1
 8002db2:	2300      	movle	r3, #0
 8002db4:	b2da      	uxtb	r2, r3
 8002db6:	4b64      	ldr	r3, [pc, #400]	@ (8002f48 <main+0x394>)
 8002db8:	edd3 7a00 	vldr	s15, [r3]
 8002dbc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002dc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc8:	bf4c      	ite	mi
 8002dca:	2301      	movmi	r3, #1
 8002dcc:	2300      	movpl	r3, #0
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d019      	beq.n	8002e0c <main+0x258>
				//state = WAIT;
				printf("\n\tCopter current are out of range, waiting 1 minute...");
 8002dd8:	485d      	ldr	r0, [pc, #372]	@ (8002f50 <main+0x39c>)
 8002dda:	f007 fe8d 	bl	800aaf8 <iprintf>
				GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002dde:	2100      	movs	r1, #0
 8002de0:	4855      	ldr	r0, [pc, #340]	@ (8002f38 <main+0x384>)
 8002de2:	f7fe f9ac 	bl	800113e <GPIO_Set>
				HRTIM_Init(period_WAIT);
 8002de6:	f246 60a0 	movw	r0, #26272	@ 0x66a0
 8002dea:	f7ff fe5d 	bl	8002aa8 <HRTIM_Init>
				__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_1, (period_WAIT / 2 - 0x0080));
 8002dee:	4b54      	ldr	r3, [pc, #336]	@ (8002f40 <main+0x38c>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f243 22d0 	movw	r2, #13008	@ 0x32d0
 8002df6:	61da      	str	r2, [r3, #28]
				GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002df8:	2100      	movs	r1, #0
 8002dfa:	484f      	ldr	r0, [pc, #316]	@ (8002f38 <main+0x384>)
 8002dfc:	f7fe f9b4 	bl	8001168 <GPIO_Reset>
				DelayMicro(60 * 1000000);
 8002e00:	4854      	ldr	r0, [pc, #336]	@ (8002f54 <main+0x3a0>)
 8002e02:	f7fe f9c7 	bl	8001194 <DelayMicro>
				printf("\n\tDone");
 8002e06:	4854      	ldr	r0, [pc, #336]	@ (8002f58 <main+0x3a4>)
 8002e08:	f007 fe76 	bl	800aaf8 <iprintf>
			}

			if ((copter_voltage > MAX_CHARGE) | (copter_voltage < MIN_CHARGE)) {
 8002e0c:	4b53      	ldr	r3, [pc, #332]	@ (8002f5c <main+0x3a8>)
 8002e0e:	edd3 7a00 	vldr	s15, [r3]
 8002e12:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8002f60 <main+0x3ac>
 8002e16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e1e:	bfcc      	ite	gt
 8002e20:	2301      	movgt	r3, #1
 8002e22:	2300      	movle	r3, #0
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	4b4d      	ldr	r3, [pc, #308]	@ (8002f5c <main+0x3a8>)
 8002e28:	edd3 7a00 	vldr	s15, [r3]
 8002e2c:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8002e30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e38:	bf4c      	ite	mi
 8002e3a:	2301      	movmi	r3, #1
 8002e3c:	2300      	movpl	r3, #0
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	4313      	orrs	r3, r2
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d010      	beq.n	8002e6a <main+0x2b6>
				//state = WAIT;
				printf("\n\tCopter voltage are out of range, waiting 1 minute...");
 8002e48:	4846      	ldr	r0, [pc, #280]	@ (8002f64 <main+0x3b0>)
 8002e4a:	f007 fe55 	bl	800aaf8 <iprintf>
				GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002e4e:	2100      	movs	r1, #0
 8002e50:	4839      	ldr	r0, [pc, #228]	@ (8002f38 <main+0x384>)
 8002e52:	f7fe f974 	bl	800113e <GPIO_Set>
				GPIO_Reset(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 8002e56:	2100      	movs	r1, #0
 8002e58:	4837      	ldr	r0, [pc, #220]	@ (8002f38 <main+0x384>)
 8002e5a:	f7fe f985 	bl	8001168 <GPIO_Reset>
				DelayMicro(60 * 1000000);
 8002e5e:	483d      	ldr	r0, [pc, #244]	@ (8002f54 <main+0x3a0>)
 8002e60:	f7fe f998 	bl	8001194 <DelayMicro>
				printf("\n\tDone");
 8002e64:	483c      	ldr	r0, [pc, #240]	@ (8002f58 <main+0x3a4>)
 8002e66:	f007 fe47 	bl	800aaf8 <iprintf>
				}

			if ((copter_current > MIN_CURRENT) & (copter_current < MAX_CURRENT) & (copter_voltage > MIN_CHARGE) & (copter_voltage < MAX_CHARGE))
 8002e6a:	4b37      	ldr	r3, [pc, #220]	@ (8002f48 <main+0x394>)
 8002e6c:	edd3 7a00 	vldr	s15, [r3]
 8002e70:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002e74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e7c:	bfcc      	ite	gt
 8002e7e:	2301      	movgt	r3, #1
 8002e80:	2300      	movle	r3, #0
 8002e82:	b2da      	uxtb	r2, r3
 8002e84:	4b30      	ldr	r3, [pc, #192]	@ (8002f48 <main+0x394>)
 8002e86:	edd3 7a00 	vldr	s15, [r3]
 8002e8a:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002f4c <main+0x398>
 8002e8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e96:	bf4c      	ite	mi
 8002e98:	2301      	movmi	r3, #1
 8002e9a:	2300      	movpl	r3, #0
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	4b2d      	ldr	r3, [pc, #180]	@ (8002f5c <main+0x3a8>)
 8002ea6:	edd3 7a00 	vldr	s15, [r3]
 8002eaa:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8002eae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb6:	bfcc      	ite	gt
 8002eb8:	2301      	movgt	r3, #1
 8002eba:	2300      	movle	r3, #0
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	4a26      	ldr	r2, [pc, #152]	@ (8002f5c <main+0x3a8>)
 8002ec2:	edd2 7a00 	vldr	s15, [r2]
 8002ec6:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002f60 <main+0x3ac>
 8002eca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed2:	bf4c      	ite	mi
 8002ed4:	2201      	movmi	r2, #1
 8002ed6:	2200      	movpl	r2, #0
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	4013      	ands	r3, r2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d016      	beq.n	8002f0e <main+0x35a>
			{
				//state = CHRG;
				printf("\n\t State: Charge");
 8002ee0:	4821      	ldr	r0, [pc, #132]	@ (8002f68 <main+0x3b4>)
 8002ee2:	f007 fe09 	bl	800aaf8 <iprintf>
				HRTIM_Init(period_CHRG);
 8002ee6:	f246 60c0 	movw	r0, #26304	@ 0x66c0
 8002eea:	f7ff fddd 	bl	8002aa8 <HRTIM_Init>
  __ASM volatile ("cpsid i" : : : "memory");
 8002eee:	b672      	cpsid	i
}
 8002ef0:	bf00      	nop
				__disable_irq();
				Change_Shift();
 8002ef2:	f7ff fe27 	bl	8002b44 <Change_Shift>
  __ASM volatile ("cpsie i" : : : "memory");
 8002ef6:	b662      	cpsie	i
}
 8002ef8:	bf00      	nop
				__enable_irq();

				HAL_GPIO_TogglePin(LED_MCU_STATE_GPIO_Port, LED_MCU_STATE_Pin);
 8002efa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002efe:	480e      	ldr	r0, [pc, #56]	@ (8002f38 <main+0x384>)
 8002f00:	f003 f836 	bl	8005f70 <HAL_GPIO_TogglePin>
				HAL_Delay(500);
 8002f04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002f08:	f001 f838 	bl	8003f7c <HAL_Delay>
 8002f0c:	e00e      	b.n	8002f2c <main+0x378>
			else
			{
				//  
				//state = WAIT;

				printf("\n\t State: WAIT");
 8002f0e:	4817      	ldr	r0, [pc, #92]	@ (8002f6c <main+0x3b8>)
 8002f10:	f007 fdf2 	bl	800aaf8 <iprintf>
				HRTIM_Init(period_WAIT);
 8002f14:	f246 60a0 	movw	r0, #26272	@ 0x66a0
 8002f18:	f7ff fdc6 	bl	8002aa8 <HRTIM_Init>
				GPIO_Set(LED_MCU_STATE_GPIO_Port, LED_MCU_STATE_Pin);
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	4806      	ldr	r0, [pc, #24]	@ (8002f38 <main+0x384>)
 8002f20:	f7fe f90d 	bl	800113e <GPIO_Set>
 8002f24:	e002      	b.n	8002f2c <main+0x378>
			}

		}
		else{
			//        --  -id
			copter_id = 0;
 8002f26:	4b12      	ldr	r3, [pc, #72]	@ (8002f70 <main+0x3bc>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	601a      	str	r2, [r3, #0]
		}
		//   
		HAL_Delay(500);
 8002f2c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002f30:	f001 f824 	bl	8003f7c <HAL_Delay>
	{	//        
 8002f34:	e68e      	b.n	8002c54 <main+0xa0>
 8002f36:	bf00      	nop
 8002f38:	48000400 	.word	0x48000400
 8002f3c:	0800e9f4 	.word	0x0800e9f4
 8002f40:	20000390 	.word	0x20000390
 8002f44:	0800ea00 	.word	0x0800ea00
 8002f48:	20000534 	.word	0x20000534
 8002f4c:	42960000 	.word	0x42960000
 8002f50:	0800ea14 	.word	0x0800ea14
 8002f54:	03938700 	.word	0x03938700
 8002f58:	0800ea4c 	.word	0x0800ea4c
 8002f5c:	20000530 	.word	0x20000530
 8002f60:	420c0000 	.word	0x420c0000
 8002f64:	0800ea54 	.word	0x0800ea54
 8002f68:	0800ea8c 	.word	0x0800ea8c
 8002f6c:	0800eaa0 	.word	0x0800eaa0
 8002f70:	2000052c 	.word	0x2000052c

08002f74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b094      	sub	sp, #80	@ 0x50
 8002f78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f7a:	f107 0318 	add.w	r3, r7, #24
 8002f7e:	2238      	movs	r2, #56	@ 0x38
 8002f80:	2100      	movs	r1, #0
 8002f82:	4618      	mov	r0, r3
 8002f84:	f007 ff22 	bl	800adcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f88:	1d3b      	adds	r3, r7, #4
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	601a      	str	r2, [r3, #0]
 8002f8e:	605a      	str	r2, [r3, #4]
 8002f90:	609a      	str	r2, [r3, #8]
 8002f92:	60da      	str	r2, [r3, #12]
 8002f94:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002f96:	2000      	movs	r0, #0
 8002f98:	f004 f920 	bl	80071dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002fa0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002fa4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002fa6:	2340      	movs	r3, #64	@ 0x40
 8002fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002faa:	2302      	movs	r3, #2
 8002fac:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002fae:	2302      	movs	r3, #2
 8002fb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002fb2:	2304      	movs	r3, #4
 8002fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002fb6:	2355      	movs	r3, #85	@ 0x55
 8002fb8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002fba:	2302      	movs	r3, #2
 8002fbc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fc6:	f107 0318 	add.w	r3, r7, #24
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f004 f9ba 	bl	8007344 <HAL_RCC_OscConfig>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002fd6:	f000 fb7d 	bl	80036d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fda:	230f      	movs	r3, #15
 8002fdc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002fee:	1d3b      	adds	r3, r7, #4
 8002ff0:	2104      	movs	r1, #4
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f004 fcb8 	bl	8007968 <HAL_RCC_ClockConfig>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002ffe:	f000 fb69 	bl	80036d4 <Error_Handler>
  }
}
 8003002:	bf00      	nop
 8003004:	3750      	adds	r7, #80	@ 0x50
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
	...

0800300c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b092      	sub	sp, #72	@ 0x48
 8003010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8003012:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003016:	2200      	movs	r2, #0
 8003018:	601a      	str	r2, [r3, #0]
 800301a:	605a      	str	r2, [r3, #4]
 800301c:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800301e:	463b      	mov	r3, r7
 8003020:	223c      	movs	r2, #60	@ 0x3c
 8003022:	2100      	movs	r1, #0
 8003024:	4618      	mov	r0, r3
 8003026:	f007 fed1 	bl	800adcc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800302a:	4b3f      	ldr	r3, [pc, #252]	@ (8003128 <MX_ADC1_Init+0x11c>)
 800302c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003030:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003032:	4b3d      	ldr	r3, [pc, #244]	@ (8003128 <MX_ADC1_Init+0x11c>)
 8003034:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003038:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800303a:	4b3b      	ldr	r3, [pc, #236]	@ (8003128 <MX_ADC1_Init+0x11c>)
 800303c:	2200      	movs	r2, #0
 800303e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003040:	4b39      	ldr	r3, [pc, #228]	@ (8003128 <MX_ADC1_Init+0x11c>)
 8003042:	2200      	movs	r2, #0
 8003044:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8003046:	4b38      	ldr	r3, [pc, #224]	@ (8003128 <MX_ADC1_Init+0x11c>)
 8003048:	2200      	movs	r2, #0
 800304a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800304c:	4b36      	ldr	r3, [pc, #216]	@ (8003128 <MX_ADC1_Init+0x11c>)
 800304e:	2201      	movs	r2, #1
 8003050:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003052:	4b35      	ldr	r3, [pc, #212]	@ (8003128 <MX_ADC1_Init+0x11c>)
 8003054:	2204      	movs	r2, #4
 8003056:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003058:	4b33      	ldr	r3, [pc, #204]	@ (8003128 <MX_ADC1_Init+0x11c>)
 800305a:	2200      	movs	r2, #0
 800305c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800305e:	4b32      	ldr	r3, [pc, #200]	@ (8003128 <MX_ADC1_Init+0x11c>)
 8003060:	2200      	movs	r2, #0
 8003062:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003064:	4b30      	ldr	r3, [pc, #192]	@ (8003128 <MX_ADC1_Init+0x11c>)
 8003066:	2201      	movs	r2, #1
 8003068:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800306a:	4b2f      	ldr	r3, [pc, #188]	@ (8003128 <MX_ADC1_Init+0x11c>)
 800306c:	2200      	movs	r2, #0
 800306e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003072:	4b2d      	ldr	r3, [pc, #180]	@ (8003128 <MX_ADC1_Init+0x11c>)
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800307a:	4b2b      	ldr	r3, [pc, #172]	@ (8003128 <MX_ADC1_Init+0x11c>)
 800307c:	2200      	movs	r2, #0
 800307e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003080:	4b29      	ldr	r3, [pc, #164]	@ (8003128 <MX_ADC1_Init+0x11c>)
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003088:	4827      	ldr	r0, [pc, #156]	@ (8003128 <MX_ADC1_Init+0x11c>)
 800308a:	f001 f855 	bl	8004138 <HAL_ADC_Init>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8003094:	f000 fb1e 	bl	80036d4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003098:	2300      	movs	r3, #0
 800309a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800309c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80030a0:	4619      	mov	r1, r3
 80030a2:	4821      	ldr	r0, [pc, #132]	@ (8003128 <MX_ADC1_Init+0x11c>)
 80030a4:	f002 fb52 	bl	800574c <HAL_ADCEx_MultiModeConfigChannel>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80030ae:	f000 fb11 	bl	80036d4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 80030b2:	4b1e      	ldr	r3, [pc, #120]	@ (800312c <MX_ADC1_Init+0x120>)
 80030b4:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80030b6:	2309      	movs	r3, #9
 80030b8:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80030ba:	2304      	movs	r3, #4
 80030bc:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80030be:	237f      	movs	r3, #127	@ 0x7f
 80030c0:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80030c2:	2304      	movs	r3, #4
 80030c4:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 80030c6:	2300      	movs	r3, #0
 80030c8:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 80030ca:	2302      	movs	r3, #2
 80030cc:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80030ce:	2300      	movs	r3, #0
 80030d0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 80030d4:	2300      	movs	r3, #0
 80030d6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 80030da:	2300      	movs	r3, #0
 80030dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 80030e0:	2300      	movs	r3, #0
 80030e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 80030e4:	2300      	movs	r3, #0
 80030e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80030e8:	2300      	movs	r3, #0
 80030ea:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80030ee:	463b      	mov	r3, r7
 80030f0:	4619      	mov	r1, r3
 80030f2:	480d      	ldr	r0, [pc, #52]	@ (8003128 <MX_ADC1_Init+0x11c>)
 80030f4:	f001 fdfe 	bl	8004cf4 <HAL_ADCEx_InjectedConfigChannel>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 80030fe:	f000 fae9 	bl	80036d4 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8003102:	4b0b      	ldr	r3, [pc, #44]	@ (8003130 <MX_ADC1_Init+0x124>)
 8003104:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8003106:	f240 130f 	movw	r3, #271	@ 0x10f
 800310a:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800310c:	463b      	mov	r3, r7
 800310e:	4619      	mov	r1, r3
 8003110:	4805      	ldr	r0, [pc, #20]	@ (8003128 <MX_ADC1_Init+0x11c>)
 8003112:	f001 fdef 	bl	8004cf4 <HAL_ADCEx_InjectedConfigChannel>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 800311c:	f000 fada 	bl	80036d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003120:	bf00      	nop
 8003122:	3748      	adds	r7, #72	@ 0x48
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	20000324 	.word	0x20000324
 800312c:	04300002 	.word	0x04300002
 8003130:	08600004 	.word	0x08600004

08003134 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b0b8      	sub	sp, #224	@ 0xe0
 8003138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 800313a:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 800313e:	2200      	movs	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
 8003142:	605a      	str	r2, [r3, #4]
 8003144:	609a      	str	r2, [r3, #8]
 8003146:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8003148:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800314c:	2260      	movs	r2, #96	@ 0x60
 800314e:	2100      	movs	r1, #0
 8003150:	4618      	mov	r0, r3
 8003152:	f007 fe3b 	bl	800adcc <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 8003156:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800315a:	2200      	movs	r2, #0
 800315c:	601a      	str	r2, [r3, #0]
 800315e:	605a      	str	r2, [r3, #4]
 8003160:	609a      	str	r2, [r3, #8]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 8003162:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003166:	2200      	movs	r2, #0
 8003168:	601a      	str	r2, [r3, #0]
 800316a:	605a      	str	r2, [r3, #4]
 800316c:	609a      	str	r2, [r3, #8]
 800316e:	60da      	str	r2, [r3, #12]
 8003170:	611a      	str	r2, [r3, #16]
 8003172:	615a      	str	r2, [r3, #20]
 8003174:	619a      	str	r2, [r3, #24]
  HRTIM_DeadTimeCfgTypeDef pDeadTimeCfg = {0};
 8003176:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800317a:	2224      	movs	r2, #36	@ 0x24
 800317c:	2100      	movs	r1, #0
 800317e:	4618      	mov	r0, r3
 8003180:	f007 fe24 	bl	800adcc <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8003184:	1d3b      	adds	r3, r7, #4
 8003186:	2220      	movs	r2, #32
 8003188:	2100      	movs	r1, #0
 800318a:	4618      	mov	r0, r3
 800318c:	f007 fe1e 	bl	800adcc <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 8003190:	4bcb      	ldr	r3, [pc, #812]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 8003192:	4acc      	ldr	r2, [pc, #816]	@ (80034c4 <MX_HRTIM1_Init+0x390>)
 8003194:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_SYSFLT;
 8003196:	4bca      	ldr	r3, [pc, #808]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 8003198:	2220      	movs	r2, #32
 800319a:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 800319c:	4bc8      	ldr	r3, [pc, #800]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 800319e:	2200      	movs	r2, #0
 80031a0:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 80031a2:	48c7      	ldr	r0, [pc, #796]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 80031a4:	f002 ff16 	bl	8005fd4 <HAL_HRTIM_Init>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <MX_HRTIM1_Init+0x7e>
  {
    Error_Handler();
 80031ae:	f000 fa91 	bl	80036d4 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 80031b2:	210c      	movs	r1, #12
 80031b4:	48c2      	ldr	r0, [pc, #776]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 80031b6:	f002 ffdd 	bl	8006174 <HAL_HRTIM_DLLCalibrationStart>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <MX_HRTIM1_Init+0x90>
  {
    Error_Handler();
 80031c0:	f000 fa88 	bl	80036d4 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 80031c4:	210a      	movs	r1, #10
 80031c6:	48be      	ldr	r0, [pc, #760]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 80031c8:	f003 f82c 	bl	8006224 <HAL_HRTIM_PollForDLLCalibration>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <MX_HRTIM1_Init+0xa2>
  {
    Error_Handler();
 80031d2:	f000 fa7f 	bl	80036d4 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0x675f;
 80031d6:	f246 735f 	movw	r3, #26463	@ 0x675f
 80031da:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 80031de:	2300      	movs	r3, #0
 80031e0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL16;
 80031e4:	2301      	movs	r3, #1
 80031e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 80031ea:	2308      	movs	r3, #8
 80031ec:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 80031f0:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80031f4:	461a      	mov	r2, r3
 80031f6:	2106      	movs	r1, #6
 80031f8:	48b1      	ldr	r0, [pc, #708]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 80031fa:	f003 f847 	bl	800628c <HAL_HRTIM_TimeBaseConfig>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <MX_HRTIM1_Init+0xd4>
  {
    Error_Handler();
 8003204:	f000 fa66 	bl	80036d4 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_NONE;
 8003208:	2300      	movs	r3, #0
 800320a:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 800320c:	2300      	movs	r3, #0
 800320e:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.DMASrcAddress = 0x0000;
 8003210:	2300      	movs	r3, #0
 8003212:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.DMADstAddress = 0x0000;
 8003214:	2300      	movs	r3, #0
 8003216:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.DMASize = 0x1;
 8003218:	2301      	movs	r3, #1
 800321a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 800321e:	2300      	movs	r3, #0
 8003220:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8003224:	2300      	movs	r3, #0
 8003226:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 800322a:	2300      	movs	r3, #0
 800322c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8003230:	2300      	movs	r3, #0
 8003232:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8003236:	2300      	movs	r3, #0
 8003238:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 800323c:	2300      	movs	r3, #0
 800323e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8003242:	2300      	movs	r3, #0
 8003244:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8003248:	2300      	movs	r3, #0
 800324a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 800324e:	2300      	movs	r3, #0
 8003250:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8003254:	2300      	movs	r3, #0
 8003256:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 800325a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800325e:	461a      	mov	r2, r3
 8003260:	2106      	movs	r1, #6
 8003262:	4897      	ldr	r0, [pc, #604]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 8003264:	f003 f83a 	bl	80062dc <HAL_HRTIM_WaveformTimerConfig>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <MX_HRTIM1_Init+0x13e>
  {
    Error_Handler();
 800326e:	f000 fa31 	bl	80036d4 <Error_Handler>
  }
  pCompareCfg.CompareValue = 0x0080;
 8003272:	2380      	movs	r3, #128	@ 0x80
 8003274:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8003276:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800327a:	2201      	movs	r2, #1
 800327c:	2106      	movs	r1, #6
 800327e:	4890      	ldr	r0, [pc, #576]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 8003280:	f003 f96c 	bl	800655c <HAL_HRTIM_WaveformCompareConfig>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <MX_HRTIM1_Init+0x15a>
  {
    Error_Handler();
 800328a:	f000 fa23 	bl	80036d4 <Error_Handler>
  }
  pCompareCfg.CompareValue = 0xFFEF;
 800328e:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8003292:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8003294:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003298:	2202      	movs	r2, #2
 800329a:	2106      	movs	r1, #6
 800329c:	4888      	ldr	r0, [pc, #544]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 800329e:	f003 f95d 	bl	800655c <HAL_HRTIM_WaveformCompareConfig>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d001      	beq.n	80032ac <MX_HRTIM1_Init+0x178>
  {
    Error_Handler();
 80032a8:	f000 fa14 	bl	80036d4 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0x675F;
 80032ac:	f246 735f 	movw	r3, #26463	@ 0x675f
 80032b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  pTimeBaseCfg.Mode = HRTIM_MODE_SINGLESHOT_RETRIGGERABLE;
 80032b4:	2310      	movs	r3, #16
 80032b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 80032ba:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80032be:	461a      	mov	r2, r3
 80032c0:	2100      	movs	r1, #0
 80032c2:	487f      	ldr	r0, [pc, #508]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 80032c4:	f002 ffe2 	bl	800628c <HAL_HRTIM_TimeBaseConfig>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <MX_HRTIM1_Init+0x19e>
  {
    Error_Handler();
 80032ce:	f000 fa01 	bl	80036d4 <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 80032d2:	2300      	movs	r3, #0
 80032d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCtl.GreaterCMP1 = HRTIM_TIMERGTCMP1_EQUAL;
 80032d6:	2300      	movs	r3, #0
 80032d8:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 80032da:	2300      	movs	r3, #0
 80032dc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 80032de:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80032e2:	461a      	mov	r2, r3
 80032e4:	2100      	movs	r1, #0
 80032e6:	4876      	ldr	r0, [pc, #472]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 80032e8:	f003 f885 	bl	80063f6 <HAL_HRTIM_WaveformTimerControl>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <MX_HRTIM1_Init+0x1c2>
  {
    Error_Handler();
 80032f2:	f000 f9ef 	bl	80036d4 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 80032f6:	2300      	movs	r3, #0
 80032f8:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 80032fa:	2300      	movs	r3, #0
 80032fc:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_DMABURST;
 80032fe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003302:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8003306:	2300      	movs	r3, #0
 8003308:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 800330c:	2300      	movs	r3, #0
 800330e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8003312:	2300      	movs	r3, #0
 8003314:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_ENABLED;
 8003318:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800331c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8003320:	2300      	movs	r3, #0
 8003322:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_MASTER;
 8003326:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800332a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_CMP1;
 800332e:	2320      	movs	r3, #32
 8003330:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8003334:	2300      	movs	r3, #0
 8003336:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 800333a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800333e:	461a      	mov	r2, r3
 8003340:	2100      	movs	r1, #0
 8003342:	485f      	ldr	r0, [pc, #380]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 8003344:	f002 ffca 	bl	80062dc <HAL_HRTIM_WaveformTimerConfig>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <MX_HRTIM1_Init+0x21e>
  {
    Error_Handler();
 800334e:	f000 f9c1 	bl	80036d4 <Error_Handler>
  }
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8003352:	2300      	movs	r3, #0
 8003354:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8003358:	2300      	movs	r3, #0
 800335a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_CMP2;
 800335e:	2340      	movs	r3, #64	@ 0x40
 8003360:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8003364:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003368:	461a      	mov	r2, r3
 800336a:	2104      	movs	r1, #4
 800336c:	4854      	ldr	r0, [pc, #336]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 800336e:	f002 ffb5 	bl	80062dc <HAL_HRTIM_WaveformTimerConfig>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <MX_HRTIM1_Init+0x248>
  {
    Error_Handler();
 8003378:	f000 f9ac 	bl	80036d4 <Error_Handler>
  }
  pCompareCfg.CompareValue = 0x3e80;
 800337c:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 8003380:	667b      	str	r3, [r7, #100]	@ 0x64
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8003382:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003386:	2201      	movs	r2, #1
 8003388:	2100      	movs	r1, #0
 800338a:	484d      	ldr	r0, [pc, #308]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 800338c:	f003 f8e6 	bl	800655c <HAL_HRTIM_WaveformCompareConfig>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <MX_HRTIM1_Init+0x266>
  {
    Error_Handler();
 8003396:	f000 f99d 	bl	80036d4 <Error_Handler>
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_DIV1;
 800339a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800339e:	627b      	str	r3, [r7, #36]	@ 0x24
  pDeadTimeCfg.RisingValue = 0x04f;
 80033a0:	234f      	movs	r3, #79	@ 0x4f
 80033a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 80033a4:	2300      	movs	r3, #0
 80033a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.RisingLock = HRTIM_TIMDEADTIME_RISINGLOCK_WRITE;
 80033a8:	2300      	movs	r3, #0
 80033aa:	633b      	str	r3, [r7, #48]	@ 0x30
  pDeadTimeCfg.RisingSignLock = HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE;
 80033ac:	2300      	movs	r3, #0
 80033ae:	637b      	str	r3, [r7, #52]	@ 0x34
  pDeadTimeCfg.FallingValue = 0x04f;
 80033b0:	234f      	movs	r3, #79	@ 0x4f
 80033b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 80033b4:	2300      	movs	r3, #0
 80033b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pDeadTimeCfg.FallingLock = HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE;
 80033b8:	2300      	movs	r3, #0
 80033ba:	643b      	str	r3, [r7, #64]	@ 0x40
  pDeadTimeCfg.FallingSignLock = HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE;
 80033bc:	2300      	movs	r3, #0
 80033be:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pDeadTimeCfg) != HAL_OK)
 80033c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033c4:	461a      	mov	r2, r3
 80033c6:	2100      	movs	r1, #0
 80033c8:	483d      	ldr	r0, [pc, #244]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 80033ca:	f003 f847 	bl	800645c <HAL_HRTIM_DeadTimeConfig>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <MX_HRTIM1_Init+0x2a4>
  {
    Error_Handler();
 80033d4:	f000 f97e 	bl	80036d4 <Error_Handler>
  }
  pDeadTimeCfg.RisingValue = 0x02f;
 80033d8:	232f      	movs	r3, #47	@ 0x2f
 80033da:	62bb      	str	r3, [r7, #40]	@ 0x28
  pDeadTimeCfg.FallingValue = 0x02f;
 80033dc:	232f      	movs	r3, #47	@ 0x2f
 80033de:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pDeadTimeCfg) != HAL_OK)
 80033e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033e4:	461a      	mov	r2, r3
 80033e6:	2104      	movs	r1, #4
 80033e8:	4835      	ldr	r0, [pc, #212]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 80033ea:	f003 f837 	bl	800645c <HAL_HRTIM_DeadTimeConfig>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d001      	beq.n	80033f8 <MX_HRTIM1_Init+0x2c4>
  {
    Error_Handler();
 80033f4:	f000 f96e 	bl	80036d4 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 80033f8:	2300      	movs	r3, #0
 80033fa:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMPER;
 80033fc:	2304      	movs	r3, #4
 80033fe:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMPER;
 8003400:	2304      	movs	r3, #4
 8003402:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8003404:	2300      	movs	r3, #0
 8003406:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8003408:	2300      	movs	r3, #0
 800340a:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 800340c:	2300      	movs	r3, #0
 800340e:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8003410:	2300      	movs	r3, #0
 8003412:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8003414:	2300      	movs	r3, #0
 8003416:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8003418:	1d3b      	adds	r3, r7, #4
 800341a:	2201      	movs	r2, #1
 800341c:	2100      	movs	r1, #0
 800341e:	4828      	ldr	r0, [pc, #160]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 8003420:	f003 fa0a 	bl	8006838 <HAL_HRTIM_WaveformOutputConfig>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <MX_HRTIM1_Init+0x2fa>
  {
    Error_Handler();
 800342a:	f000 f953 	bl	80036d4 <Error_Handler>
  }
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 800342e:	2308      	movs	r3, #8
 8003430:	60fb      	str	r3, [r7, #12]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8003432:	1d3b      	adds	r3, r7, #4
 8003434:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003438:	2104      	movs	r1, #4
 800343a:	4821      	ldr	r0, [pc, #132]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 800343c:	f003 f9fc 	bl	8006838 <HAL_HRTIM_WaveformOutputConfig>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <MX_HRTIM1_Init+0x316>
  {
    Error_Handler();
 8003446:	f000 f945 	bl	80036d4 <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 800344a:	2300      	movs	r3, #0
 800344c:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 800344e:	2300      	movs	r3, #0
 8003450:	60fb      	str	r3, [r7, #12]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8003452:	1d3b      	adds	r3, r7, #4
 8003454:	2202      	movs	r2, #2
 8003456:	2100      	movs	r1, #0
 8003458:	4819      	ldr	r0, [pc, #100]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 800345a:	f003 f9ed 	bl	8006838 <HAL_HRTIM_WaveformOutputConfig>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <MX_HRTIM1_Init+0x334>
  {
    Error_Handler();
 8003464:	f000 f936 	bl	80036d4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE2, &pOutputCfg) != HAL_OK)
 8003468:	1d3b      	adds	r3, r7, #4
 800346a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800346e:	2104      	movs	r1, #4
 8003470:	4813      	ldr	r0, [pc, #76]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 8003472:	f003 f9e1 	bl	8006838 <HAL_HRTIM_WaveformOutputConfig>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d001      	beq.n	8003480 <MX_HRTIM1_Init+0x34c>
  {
    Error_Handler();
 800347c:	f000 f92a 	bl	80036d4 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0x7CFF;
 8003480:	f647 43ff 	movw	r3, #31999	@ 0x7cff
 8003484:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  pTimeBaseCfg.Mode = HRTIM_MODE_SINGLESHOT;
 8003488:	2300      	movs	r3, #0
 800348a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 800348e:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8003492:	461a      	mov	r2, r3
 8003494:	2104      	movs	r1, #4
 8003496:	480a      	ldr	r0, [pc, #40]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 8003498:	f002 fef8 	bl	800628c <HAL_HRTIM_TimeBaseConfig>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <MX_HRTIM1_Init+0x372>
  {
    Error_Handler();
 80034a2:	f000 f917 	bl	80036d4 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 80034a6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80034aa:	461a      	mov	r2, r3
 80034ac:	2104      	movs	r1, #4
 80034ae:	4804      	ldr	r0, [pc, #16]	@ (80034c0 <MX_HRTIM1_Init+0x38c>)
 80034b0:	f002 ffa1 	bl	80063f6 <HAL_HRTIM_WaveformTimerControl>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d006      	beq.n	80034c8 <MX_HRTIM1_Init+0x394>
  {
    Error_Handler();
 80034ba:	f000 f90b 	bl	80036d4 <Error_Handler>
 80034be:	e003      	b.n	80034c8 <MX_HRTIM1_Init+0x394>
 80034c0:	20000390 	.word	0x20000390
 80034c4:	40016800 	.word	0x40016800
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 80034c8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80034cc:	2201      	movs	r2, #1
 80034ce:	2104      	movs	r1, #4
 80034d0:	4807      	ldr	r0, [pc, #28]	@ (80034f0 <MX_HRTIM1_Init+0x3bc>)
 80034d2:	f003 f843 	bl	800655c <HAL_HRTIM_WaveformCompareConfig>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <MX_HRTIM1_Init+0x3ac>
  {
    Error_Handler();
 80034dc:	f000 f8fa 	bl	80036d4 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 80034e0:	4803      	ldr	r0, [pc, #12]	@ (80034f0 <MX_HRTIM1_Init+0x3bc>)
 80034e2:	f000 f99b 	bl	800381c <HAL_HRTIM_MspPostInit>

}
 80034e6:	bf00      	nop
 80034e8:	37e0      	adds	r7, #224	@ 0xe0
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	20000390 	.word	0x20000390

080034f4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80034f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003568 <MX_SPI1_Init+0x74>)
 80034fa:	4a1c      	ldr	r2, [pc, #112]	@ (800356c <MX_SPI1_Init+0x78>)
 80034fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80034fe:	4b1a      	ldr	r3, [pc, #104]	@ (8003568 <MX_SPI1_Init+0x74>)
 8003500:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003504:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003506:	4b18      	ldr	r3, [pc, #96]	@ (8003568 <MX_SPI1_Init+0x74>)
 8003508:	2200      	movs	r2, #0
 800350a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800350c:	4b16      	ldr	r3, [pc, #88]	@ (8003568 <MX_SPI1_Init+0x74>)
 800350e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003512:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003514:	4b14      	ldr	r3, [pc, #80]	@ (8003568 <MX_SPI1_Init+0x74>)
 8003516:	2200      	movs	r2, #0
 8003518:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800351a:	4b13      	ldr	r3, [pc, #76]	@ (8003568 <MX_SPI1_Init+0x74>)
 800351c:	2200      	movs	r2, #0
 800351e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003520:	4b11      	ldr	r3, [pc, #68]	@ (8003568 <MX_SPI1_Init+0x74>)
 8003522:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003526:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003528:	4b0f      	ldr	r3, [pc, #60]	@ (8003568 <MX_SPI1_Init+0x74>)
 800352a:	2220      	movs	r2, #32
 800352c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800352e:	4b0e      	ldr	r3, [pc, #56]	@ (8003568 <MX_SPI1_Init+0x74>)
 8003530:	2200      	movs	r2, #0
 8003532:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003534:	4b0c      	ldr	r3, [pc, #48]	@ (8003568 <MX_SPI1_Init+0x74>)
 8003536:	2200      	movs	r2, #0
 8003538:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800353a:	4b0b      	ldr	r3, [pc, #44]	@ (8003568 <MX_SPI1_Init+0x74>)
 800353c:	2200      	movs	r2, #0
 800353e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003540:	4b09      	ldr	r3, [pc, #36]	@ (8003568 <MX_SPI1_Init+0x74>)
 8003542:	2207      	movs	r2, #7
 8003544:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003546:	4b08      	ldr	r3, [pc, #32]	@ (8003568 <MX_SPI1_Init+0x74>)
 8003548:	2200      	movs	r2, #0
 800354a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800354c:	4b06      	ldr	r3, [pc, #24]	@ (8003568 <MX_SPI1_Init+0x74>)
 800354e:	2208      	movs	r2, #8
 8003550:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003552:	4805      	ldr	r0, [pc, #20]	@ (8003568 <MX_SPI1_Init+0x74>)
 8003554:	f004 fe72 	bl	800823c <HAL_SPI_Init>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800355e:	f000 f8b9 	bl	80036d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	2000048c 	.word	0x2000048c
 800356c:	40013000 	.word	0x40013000

08003570 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b08a      	sub	sp, #40	@ 0x28
 8003574:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003576:	f107 0314 	add.w	r3, r7, #20
 800357a:	2200      	movs	r2, #0
 800357c:	601a      	str	r2, [r3, #0]
 800357e:	605a      	str	r2, [r3, #4]
 8003580:	609a      	str	r2, [r3, #8]
 8003582:	60da      	str	r2, [r3, #12]
 8003584:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003586:	4b50      	ldr	r3, [pc, #320]	@ (80036c8 <MX_GPIO_Init+0x158>)
 8003588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800358a:	4a4f      	ldr	r2, [pc, #316]	@ (80036c8 <MX_GPIO_Init+0x158>)
 800358c:	f043 0304 	orr.w	r3, r3, #4
 8003590:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003592:	4b4d      	ldr	r3, [pc, #308]	@ (80036c8 <MX_GPIO_Init+0x158>)
 8003594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003596:	f003 0304 	and.w	r3, r3, #4
 800359a:	613b      	str	r3, [r7, #16]
 800359c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800359e:	4b4a      	ldr	r3, [pc, #296]	@ (80036c8 <MX_GPIO_Init+0x158>)
 80035a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035a2:	4a49      	ldr	r2, [pc, #292]	@ (80036c8 <MX_GPIO_Init+0x158>)
 80035a4:	f043 0320 	orr.w	r3, r3, #32
 80035a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035aa:	4b47      	ldr	r3, [pc, #284]	@ (80036c8 <MX_GPIO_Init+0x158>)
 80035ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ae:	f003 0320 	and.w	r3, r3, #32
 80035b2:	60fb      	str	r3, [r7, #12]
 80035b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035b6:	4b44      	ldr	r3, [pc, #272]	@ (80036c8 <MX_GPIO_Init+0x158>)
 80035b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035ba:	4a43      	ldr	r2, [pc, #268]	@ (80036c8 <MX_GPIO_Init+0x158>)
 80035bc:	f043 0301 	orr.w	r3, r3, #1
 80035c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035c2:	4b41      	ldr	r3, [pc, #260]	@ (80036c8 <MX_GPIO_Init+0x158>)
 80035c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	60bb      	str	r3, [r7, #8]
 80035cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ce:	4b3e      	ldr	r3, [pc, #248]	@ (80036c8 <MX_GPIO_Init+0x158>)
 80035d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035d2:	4a3d      	ldr	r2, [pc, #244]	@ (80036c8 <MX_GPIO_Init+0x158>)
 80035d4:	f043 0302 	orr.w	r3, r3, #2
 80035d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035da:	4b3b      	ldr	r3, [pc, #236]	@ (80036c8 <MX_GPIO_Init+0x158>)
 80035dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	607b      	str	r3, [r7, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_SS_GPIO_Port, NRF_SS_Pin, GPIO_PIN_RESET);
 80035e6:	2200      	movs	r2, #0
 80035e8:	2110      	movs	r1, #16
 80035ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035ee:	f002 fca7 	bl	8005f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 80035f2:	2200      	movs	r2, #0
 80035f4:	2110      	movs	r1, #16
 80035f6:	4835      	ldr	r0, [pc, #212]	@ (80036cc <MX_GPIO_Init+0x15c>)
 80035f8:	f002 fca2 	bl	8005f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_MCU_ON_Pin|LED_MCU_ERROR_Pin|LED_MCU_STATE_Pin, GPIO_PIN_RESET);
 80035fc:	2200      	movs	r2, #0
 80035fe:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8003602:	4833      	ldr	r0, [pc, #204]	@ (80036d0 <MX_GPIO_Init+0x160>)
 8003604:	f002 fc9c 	bl	8005f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NRF_SS_Pin */
  GPIO_InitStruct.Pin = NRF_SS_Pin;
 8003608:	2310      	movs	r3, #16
 800360a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800360c:	2301      	movs	r3, #1
 800360e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003610:	2300      	movs	r3, #0
 8003612:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003614:	2300      	movs	r3, #0
 8003616:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF_SS_GPIO_Port, &GPIO_InitStruct);
 8003618:	f107 0314 	add.w	r3, r7, #20
 800361c:	4619      	mov	r1, r3
 800361e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003622:	f002 fb0b 	bl	8005c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_CSN_Pin */
  GPIO_InitStruct.Pin = NRF_CSN_Pin;
 8003626:	2310      	movs	r3, #16
 8003628:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800362a:	2301      	movs	r3, #1
 800362c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800362e:	2300      	movs	r3, #0
 8003630:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003632:	2300      	movs	r3, #0
 8003634:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRF_CSN_GPIO_Port, &GPIO_InitStruct);
 8003636:	f107 0314 	add.w	r3, r7, #20
 800363a:	4619      	mov	r1, r3
 800363c:	4823      	ldr	r0, [pc, #140]	@ (80036cc <MX_GPIO_Init+0x15c>)
 800363e:	f002 fafd 	bl	8005c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 8003642:	2304      	movs	r3, #4
 8003644:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003646:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800364a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364c:	2300      	movs	r3, #0
 800364e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8003650:	f107 0314 	add.w	r3, r7, #20
 8003654:	4619      	mov	r1, r3
 8003656:	481e      	ldr	r0, [pc, #120]	@ (80036d0 <MX_GPIO_Init+0x160>)
 8003658:	f002 faf0 	bl	8005c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : GERCON_IN_Pin */
  GPIO_InitStruct.Pin = GERCON_IN_Pin;
 800365c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003660:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003662:	2300      	movs	r3, #0
 8003664:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003666:	2301      	movs	r3, #1
 8003668:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GERCON_IN_GPIO_Port, &GPIO_InitStruct);
 800366a:	f107 0314 	add.w	r3, r7, #20
 800366e:	4619      	mov	r1, r3
 8003670:	4817      	ldr	r0, [pc, #92]	@ (80036d0 <MX_GPIO_Init+0x160>)
 8003672:	f002 fae3 	bl	8005c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_STOP_Pin */
  GPIO_InitStruct.Pin = BUTTON_STOP_Pin;
 8003676:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800367a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800367c:	2300      	movs	r3, #0
 800367e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003680:	2302      	movs	r3, #2
 8003682:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_STOP_GPIO_Port, &GPIO_InitStruct);
 8003684:	f107 0314 	add.w	r3, r7, #20
 8003688:	4619      	mov	r1, r3
 800368a:	4811      	ldr	r0, [pc, #68]	@ (80036d0 <MX_GPIO_Init+0x160>)
 800368c:	f002 fad6 	bl	8005c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_MCU_ON_Pin LED_MCU_ERROR_Pin LED_MCU_STATE_Pin */
  GPIO_InitStruct.Pin = LED_MCU_ON_Pin|LED_MCU_ERROR_Pin|LED_MCU_STATE_Pin;
 8003690:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003694:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003696:	2301      	movs	r3, #1
 8003698:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800369a:	2300      	movs	r3, #0
 800369c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800369e:	2300      	movs	r3, #0
 80036a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036a2:	f107 0314 	add.w	r3, r7, #20
 80036a6:	4619      	mov	r1, r3
 80036a8:	4809      	ldr	r0, [pc, #36]	@ (80036d0 <MX_GPIO_Init+0x160>)
 80036aa:	f002 fac7 	bl	8005c3c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 80036ae:	2200      	movs	r2, #0
 80036b0:	2101      	movs	r1, #1
 80036b2:	2008      	movs	r0, #8
 80036b4:	f002 fa2d 	bl	8005b12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80036b8:	2008      	movs	r0, #8
 80036ba:	f002 fa44 	bl	8005b46 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80036be:	bf00      	nop
 80036c0:	3728      	adds	r7, #40	@ 0x28
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	40021000 	.word	0x40021000
 80036cc:	48000800 	.word	0x48000800
 80036d0:	48000400 	.word	0x48000400

080036d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80036d8:	b672      	cpsid	i
}
 80036da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	GPIO_Set(LED_MCU_ERROR_GPIO_Port, LED_MCU_ERROR_Pin);
 80036dc:	2100      	movs	r1, #0
 80036de:	4802      	ldr	r0, [pc, #8]	@ (80036e8 <Error_Handler+0x14>)
 80036e0:	f7fd fd2d 	bl	800113e <GPIO_Set>
	while (1)
 80036e4:	bf00      	nop
 80036e6:	e7fd      	b.n	80036e4 <Error_Handler+0x10>
 80036e8:	48000400 	.word	0x48000400

080036ec <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036f2:	4b0f      	ldr	r3, [pc, #60]	@ (8003730 <HAL_MspInit+0x44>)
 80036f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036f6:	4a0e      	ldr	r2, [pc, #56]	@ (8003730 <HAL_MspInit+0x44>)
 80036f8:	f043 0301 	orr.w	r3, r3, #1
 80036fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80036fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003730 <HAL_MspInit+0x44>)
 8003700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003702:	f003 0301 	and.w	r3, r3, #1
 8003706:	607b      	str	r3, [r7, #4]
 8003708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800370a:	4b09      	ldr	r3, [pc, #36]	@ (8003730 <HAL_MspInit+0x44>)
 800370c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800370e:	4a08      	ldr	r2, [pc, #32]	@ (8003730 <HAL_MspInit+0x44>)
 8003710:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003714:	6593      	str	r3, [r2, #88]	@ 0x58
 8003716:	4b06      	ldr	r3, [pc, #24]	@ (8003730 <HAL_MspInit+0x44>)
 8003718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800371e:	603b      	str	r3, [r7, #0]
 8003720:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003722:	f003 fdff 	bl	8007324 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003726:	bf00      	nop
 8003728:	3708      	adds	r7, #8
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	40021000 	.word	0x40021000

08003734 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b09e      	sub	sp, #120	@ 0x78
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800373c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003740:	2200      	movs	r2, #0
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	605a      	str	r2, [r3, #4]
 8003746:	609a      	str	r2, [r3, #8]
 8003748:	60da      	str	r2, [r3, #12]
 800374a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800374c:	f107 0310 	add.w	r3, r7, #16
 8003750:	2254      	movs	r2, #84	@ 0x54
 8003752:	2100      	movs	r1, #0
 8003754:	4618      	mov	r0, r3
 8003756:	f007 fb39 	bl	800adcc <memset>
  if(hadc->Instance==ADC1)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003762:	d134      	bne.n	80037ce <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003764:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003768:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800376a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800376e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003770:	f107 0310 	add.w	r3, r7, #16
 8003774:	4618      	mov	r0, r3
 8003776:	f004 fb13 	bl	8007da0 <HAL_RCCEx_PeriphCLKConfig>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003780:	f7ff ffa8 	bl	80036d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003784:	4b14      	ldr	r3, [pc, #80]	@ (80037d8 <HAL_ADC_MspInit+0xa4>)
 8003786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003788:	4a13      	ldr	r2, [pc, #76]	@ (80037d8 <HAL_ADC_MspInit+0xa4>)
 800378a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800378e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003790:	4b11      	ldr	r3, [pc, #68]	@ (80037d8 <HAL_ADC_MspInit+0xa4>)
 8003792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003794:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003798:	60fb      	str	r3, [r7, #12]
 800379a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800379c:	4b0e      	ldr	r3, [pc, #56]	@ (80037d8 <HAL_ADC_MspInit+0xa4>)
 800379e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037a0:	4a0d      	ldr	r2, [pc, #52]	@ (80037d8 <HAL_ADC_MspInit+0xa4>)
 80037a2:	f043 0301 	orr.w	r3, r3, #1
 80037a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037a8:	4b0b      	ldr	r3, [pc, #44]	@ (80037d8 <HAL_ADC_MspInit+0xa4>)
 80037aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	60bb      	str	r3, [r7, #8]
 80037b2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = CURRENT_IN_Pin|VOLTAGE_IN_Pin;
 80037b4:	2303      	movs	r3, #3
 80037b6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037b8:	2303      	movs	r3, #3
 80037ba:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037bc:	2300      	movs	r3, #0
 80037be:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037c0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80037c4:	4619      	mov	r1, r3
 80037c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037ca:	f002 fa37 	bl	8005c3c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80037ce:	bf00      	nop
 80037d0:	3778      	adds	r7, #120	@ 0x78
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	40021000 	.word	0x40021000

080037dc <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003814 <HAL_HRTIM_MspInit+0x38>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d10b      	bne.n	8003806 <HAL_HRTIM_MspInit+0x2a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80037ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003818 <HAL_HRTIM_MspInit+0x3c>)
 80037f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037f2:	4a09      	ldr	r2, [pc, #36]	@ (8003818 <HAL_HRTIM_MspInit+0x3c>)
 80037f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80037f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80037fa:	4b07      	ldr	r3, [pc, #28]	@ (8003818 <HAL_HRTIM_MspInit+0x3c>)
 80037fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037fe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 8003806:	bf00      	nop
 8003808:	3714      	adds	r7, #20
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	40016800 	.word	0x40016800
 8003818:	40021000 	.word	0x40021000

0800381c <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b08a      	sub	sp, #40	@ 0x28
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003824:	f107 0314 	add.w	r3, r7, #20
 8003828:	2200      	movs	r2, #0
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	605a      	str	r2, [r3, #4]
 800382e:	609a      	str	r2, [r3, #8]
 8003830:	60da      	str	r2, [r3, #12]
 8003832:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a20      	ldr	r2, [pc, #128]	@ (80038bc <HAL_HRTIM_MspPostInit+0xa0>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d13a      	bne.n	80038b4 <HAL_HRTIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800383e:	4b20      	ldr	r3, [pc, #128]	@ (80038c0 <HAL_HRTIM_MspPostInit+0xa4>)
 8003840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003842:	4a1f      	ldr	r2, [pc, #124]	@ (80038c0 <HAL_HRTIM_MspPostInit+0xa4>)
 8003844:	f043 0304 	orr.w	r3, r3, #4
 8003848:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800384a:	4b1d      	ldr	r3, [pc, #116]	@ (80038c0 <HAL_HRTIM_MspPostInit+0xa4>)
 800384c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800384e:	f003 0304 	and.w	r3, r3, #4
 8003852:	613b      	str	r3, [r7, #16]
 8003854:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003856:	4b1a      	ldr	r3, [pc, #104]	@ (80038c0 <HAL_HRTIM_MspPostInit+0xa4>)
 8003858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800385a:	4a19      	ldr	r2, [pc, #100]	@ (80038c0 <HAL_HRTIM_MspPostInit+0xa4>)
 800385c:	f043 0301 	orr.w	r3, r3, #1
 8003860:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003862:	4b17      	ldr	r3, [pc, #92]	@ (80038c0 <HAL_HRTIM_MspPostInit+0xa4>)
 8003864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	60fb      	str	r3, [r7, #12]
 800386c:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> HRTIM1_CHE1
    PC9     ------> HRTIM1_CHE2
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800386e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003874:	2302      	movs	r3, #2
 8003876:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003878:	2300      	movs	r3, #0
 800387a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800387c:	2303      	movs	r3, #3
 800387e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 8003880:	2303      	movs	r3, #3
 8003882:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003884:	f107 0314 	add.w	r3, r7, #20
 8003888:	4619      	mov	r1, r3
 800388a:	480e      	ldr	r0, [pc, #56]	@ (80038c4 <HAL_HRTIM_MspPostInit+0xa8>)
 800388c:	f002 f9d6 	bl	8005c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003890:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003894:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003896:	2302      	movs	r3, #2
 8003898:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389a:	2300      	movs	r3, #0
 800389c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800389e:	2303      	movs	r3, #3
 80038a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 80038a2:	230d      	movs	r3, #13
 80038a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a6:	f107 0314 	add.w	r3, r7, #20
 80038aa:	4619      	mov	r1, r3
 80038ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038b0:	f002 f9c4 	bl	8005c3c <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 80038b4:	bf00      	nop
 80038b6:	3728      	adds	r7, #40	@ 0x28
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	40016800 	.word	0x40016800
 80038c0:	40021000 	.word	0x40021000
 80038c4:	48000800 	.word	0x48000800

080038c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b08a      	sub	sp, #40	@ 0x28
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038d0:	f107 0314 	add.w	r3, r7, #20
 80038d4:	2200      	movs	r2, #0
 80038d6:	601a      	str	r2, [r3, #0]
 80038d8:	605a      	str	r2, [r3, #4]
 80038da:	609a      	str	r2, [r3, #8]
 80038dc:	60da      	str	r2, [r3, #12]
 80038de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a17      	ldr	r2, [pc, #92]	@ (8003944 <HAL_SPI_MspInit+0x7c>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d128      	bne.n	800393c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80038ea:	4b17      	ldr	r3, [pc, #92]	@ (8003948 <HAL_SPI_MspInit+0x80>)
 80038ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ee:	4a16      	ldr	r2, [pc, #88]	@ (8003948 <HAL_SPI_MspInit+0x80>)
 80038f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80038f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80038f6:	4b14      	ldr	r3, [pc, #80]	@ (8003948 <HAL_SPI_MspInit+0x80>)
 80038f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038fe:	613b      	str	r3, [r7, #16]
 8003900:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003902:	4b11      	ldr	r3, [pc, #68]	@ (8003948 <HAL_SPI_MspInit+0x80>)
 8003904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003906:	4a10      	ldr	r2, [pc, #64]	@ (8003948 <HAL_SPI_MspInit+0x80>)
 8003908:	f043 0301 	orr.w	r3, r3, #1
 800390c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800390e:	4b0e      	ldr	r3, [pc, #56]	@ (8003948 <HAL_SPI_MspInit+0x80>)
 8003910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003912:	f003 0301 	and.w	r3, r3, #1
 8003916:	60fb      	str	r3, [r7, #12]
 8003918:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = NRF_SCK_Pin|NRF_MISO_Pin|NRF_MOSI_Pin;
 800391a:	23e0      	movs	r3, #224	@ 0xe0
 800391c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800391e:	2302      	movs	r3, #2
 8003920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003922:	2300      	movs	r3, #0
 8003924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003926:	2300      	movs	r3, #0
 8003928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800392a:	2305      	movs	r3, #5
 800392c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800392e:	f107 0314 	add.w	r3, r7, #20
 8003932:	4619      	mov	r1, r3
 8003934:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003938:	f002 f980 	bl	8005c3c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800393c:	bf00      	nop
 800393e:	3728      	adds	r7, #40	@ 0x28
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40013000 	.word	0x40013000
 8003948:	40021000 	.word	0x40021000

0800394c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003950:	bf00      	nop
 8003952:	e7fd      	b.n	8003950 <NMI_Handler+0x4>

08003954 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003958:	bf00      	nop
 800395a:	e7fd      	b.n	8003958 <HardFault_Handler+0x4>

0800395c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003960:	bf00      	nop
 8003962:	e7fd      	b.n	8003960 <MemManage_Handler+0x4>

08003964 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003968:	bf00      	nop
 800396a:	e7fd      	b.n	8003968 <BusFault_Handler+0x4>

0800396c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003970:	bf00      	nop
 8003972:	e7fd      	b.n	8003970 <UsageFault_Handler+0x4>

08003974 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003978:	bf00      	nop
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003982:	b480      	push	{r7}
 8003984:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003986:	bf00      	nop
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003994:	bf00      	nop
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr

0800399e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039a2:	f000 facd 	bl	8003f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039a6:	bf00      	nop
 80039a8:	bd80      	pop	{r7, pc}

080039aa <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF_IRQ_Pin);
 80039ae:	2004      	movs	r0, #4
 80039b0:	f002 faf8 	bl	8005fa4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80039b4:	bf00      	nop
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80039bc:	2000      	movs	r0, #0
 80039be:	f000 f999 	bl	8003cf4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80039c2:	bf00      	nop
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b083      	sub	sp, #12
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80039ce:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80039d2:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d013      	beq.n	8003a06 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80039de:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80039e2:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80039e6:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00b      	beq.n	8003a06 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80039ee:	e000      	b.n	80039f2 <ITM_SendChar+0x2c>
    {
      __NOP();
 80039f0:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80039f2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d0f9      	beq.n	80039f0 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80039fc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	b2d2      	uxtb	r2, r2
 8003a04:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003a06:	687b      	ldr	r3, [r7, #4]
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	370c      	adds	r7, #12
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  return 1;
 8003a18:	2301      	movs	r3, #1
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <_kill>:

int _kill(int pid, int sig)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a2e:	f007 fa1f 	bl	800ae70 <__errno>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2216      	movs	r2, #22
 8003a36:	601a      	str	r2, [r3, #0]
  return -1;
 8003a38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <_exit>:

void _exit (int status)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f7ff ffe7 	bl	8003a24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a56:	bf00      	nop
 8003a58:	e7fd      	b.n	8003a56 <_exit+0x12>

08003a5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b086      	sub	sp, #24
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	60f8      	str	r0, [r7, #12]
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a66:	2300      	movs	r3, #0
 8003a68:	617b      	str	r3, [r7, #20]
 8003a6a:	e00a      	b.n	8003a82 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003a6c:	f3af 8000 	nop.w
 8003a70:	4601      	mov	r1, r0
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	1c5a      	adds	r2, r3, #1
 8003a76:	60ba      	str	r2, [r7, #8]
 8003a78:	b2ca      	uxtb	r2, r1
 8003a7a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	617b      	str	r3, [r7, #20]
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	dbf0      	blt.n	8003a6c <_read+0x12>
  }

  return len;
 8003a8a:	687b      	ldr	r3, [r7, #4]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3718      	adds	r7, #24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	e009      	b.n	8003aba <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	60ba      	str	r2, [r7, #8]
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7ff ff89 	bl	80039c6 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	617b      	str	r3, [r7, #20]
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	dbf1      	blt.n	8003aa6 <_write+0x12>
  }
  return len;
 8003ac2:	687b      	ldr	r3, [r7, #4]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3718      	adds	r7, #24
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <_close>:

int _close(int file)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ad4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003af4:	605a      	str	r2, [r3, #4]
  return 0;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	370c      	adds	r7, #12
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <_isatty>:

int _isatty(int file)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b0c:	2301      	movs	r3, #1
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	370c      	adds	r7, #12
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr

08003b1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b1a:	b480      	push	{r7}
 8003b1c:	b085      	sub	sp, #20
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	60f8      	str	r0, [r7, #12]
 8003b22:	60b9      	str	r1, [r7, #8]
 8003b24:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3714      	adds	r7, #20
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b086      	sub	sp, #24
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b3c:	4a14      	ldr	r2, [pc, #80]	@ (8003b90 <_sbrk+0x5c>)
 8003b3e:	4b15      	ldr	r3, [pc, #84]	@ (8003b94 <_sbrk+0x60>)
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b48:	4b13      	ldr	r3, [pc, #76]	@ (8003b98 <_sbrk+0x64>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d102      	bne.n	8003b56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b50:	4b11      	ldr	r3, [pc, #68]	@ (8003b98 <_sbrk+0x64>)
 8003b52:	4a12      	ldr	r2, [pc, #72]	@ (8003b9c <_sbrk+0x68>)
 8003b54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b56:	4b10      	ldr	r3, [pc, #64]	@ (8003b98 <_sbrk+0x64>)
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4413      	add	r3, r2
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d207      	bcs.n	8003b74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b64:	f007 f984 	bl	800ae70 <__errno>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	220c      	movs	r2, #12
 8003b6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b72:	e009      	b.n	8003b88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b74:	4b08      	ldr	r3, [pc, #32]	@ (8003b98 <_sbrk+0x64>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b7a:	4b07      	ldr	r3, [pc, #28]	@ (8003b98 <_sbrk+0x64>)
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4413      	add	r3, r2
 8003b82:	4a05      	ldr	r2, [pc, #20]	@ (8003b98 <_sbrk+0x64>)
 8003b84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b86:	68fb      	ldr	r3, [r7, #12]
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3718      	adds	r7, #24
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	20020000 	.word	0x20020000
 8003b94:	00000400 	.word	0x00000400
 8003b98:	200005ac 	.word	0x200005ac
 8003b9c:	200007a0 	.word	0x200007a0

08003ba0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003ba4:	4b06      	ldr	r3, [pc, #24]	@ (8003bc0 <SystemInit+0x20>)
 8003ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003baa:	4a05      	ldr	r2, [pc, #20]	@ (8003bc0 <SystemInit+0x20>)
 8003bac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003bb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003bb4:	bf00      	nop
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	e000ed00 	.word	0xe000ed00

08003bc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003bc4:	480d      	ldr	r0, [pc, #52]	@ (8003bfc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003bc6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003bc8:	f7ff ffea 	bl	8003ba0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003bcc:	480c      	ldr	r0, [pc, #48]	@ (8003c00 <LoopForever+0x6>)
  ldr r1, =_edata
 8003bce:	490d      	ldr	r1, [pc, #52]	@ (8003c04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8003c08 <LoopForever+0xe>)
  movs r3, #0
 8003bd2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003bd4:	e002      	b.n	8003bdc <LoopCopyDataInit>

08003bd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bda:	3304      	adds	r3, #4

08003bdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003be0:	d3f9      	bcc.n	8003bd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003be2:	4a0a      	ldr	r2, [pc, #40]	@ (8003c0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003be4:	4c0a      	ldr	r4, [pc, #40]	@ (8003c10 <LoopForever+0x16>)
  movs r3, #0
 8003be6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003be8:	e001      	b.n	8003bee <LoopFillZerobss>

08003bea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bec:	3204      	adds	r2, #4

08003bee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003bf0:	d3fb      	bcc.n	8003bea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003bf2:	f007 f943 	bl	800ae7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003bf6:	f7fe ffdd 	bl	8002bb4 <main>

08003bfa <LoopForever>:

LoopForever:
    b LoopForever
 8003bfa:	e7fe      	b.n	8003bfa <LoopForever>
  ldr   r0, =_estack
 8003bfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003c00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c04:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003c08:	0800ef2c 	.word	0x0800ef2c
  ldr r2, =_sbss
 8003c0c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003c10:	2000079c 	.word	0x2000079c

08003c14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003c14:	e7fe      	b.n	8003c14 <ADC1_2_IRQHandler>
	...

08003c18 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b088      	sub	sp, #32
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	4603      	mov	r3, r0
 8003c20:	460a      	mov	r2, r1
 8003c22:	71fb      	strb	r3, [r7, #7]
 8003c24:	4613      	mov	r3, r2
 8003c26:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8003c28:	4b2c      	ldr	r3, [pc, #176]	@ (8003cdc <BSP_PB_Init+0xc4>)
 8003c2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c2c:	4a2b      	ldr	r2, [pc, #172]	@ (8003cdc <BSP_PB_Init+0xc4>)
 8003c2e:	f043 0304 	orr.w	r3, r3, #4
 8003c32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c34:	4b29      	ldr	r3, [pc, #164]	@ (8003cdc <BSP_PB_Init+0xc4>)
 8003c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c38:	f003 0304 	and.w	r3, r3, #4
 8003c3c:	60bb      	str	r3, [r7, #8]
 8003c3e:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8003c40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003c44:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8003c46:	2302      	movs	r3, #2
 8003c48:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8003c4e:	79bb      	ldrb	r3, [r7, #6]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d10c      	bne.n	8003c6e <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8003c54:	2300      	movs	r3, #0
 8003c56:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	4a21      	ldr	r2, [pc, #132]	@ (8003ce0 <BSP_PB_Init+0xc8>)
 8003c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c60:	f107 020c 	add.w	r2, r7, #12
 8003c64:	4611      	mov	r1, r2
 8003c66:	4618      	mov	r0, r3
 8003c68:	f001 ffe8 	bl	8005c3c <HAL_GPIO_Init>
 8003c6c:	e031      	b.n	8003cd2 <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8003c6e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003c72:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8003c74:	79fb      	ldrb	r3, [r7, #7]
 8003c76:	4a1a      	ldr	r2, [pc, #104]	@ (8003ce0 <BSP_PB_Init+0xc8>)
 8003c78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c7c:	f107 020c 	add.w	r2, r7, #12
 8003c80:	4611      	mov	r1, r2
 8003c82:	4618      	mov	r0, r3
 8003c84:	f001 ffda 	bl	8005c3c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8003c88:	79fb      	ldrb	r3, [r7, #7]
 8003c8a:	00db      	lsls	r3, r3, #3
 8003c8c:	4a15      	ldr	r2, [pc, #84]	@ (8003ce4 <BSP_PB_Init+0xcc>)
 8003c8e:	441a      	add	r2, r3
 8003c90:	79fb      	ldrb	r3, [r7, #7]
 8003c92:	4915      	ldr	r1, [pc, #84]	@ (8003ce8 <BSP_PB_Init+0xd0>)
 8003c94:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003c98:	4619      	mov	r1, r3
 8003c9a:	4610      	mov	r0, r2
 8003c9c:	f001 ff8a 	bl	8005bb4 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8003ca0:	79fb      	ldrb	r3, [r7, #7]
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	4a0f      	ldr	r2, [pc, #60]	@ (8003ce4 <BSP_PB_Init+0xcc>)
 8003ca6:	1898      	adds	r0, r3, r2
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	4a10      	ldr	r2, [pc, #64]	@ (8003cec <BSP_PB_Init+0xd4>)
 8003cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	f001 ff61 	bl	8005b7a <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8003cb8:	2028      	movs	r0, #40	@ 0x28
 8003cba:	79fb      	ldrb	r3, [r7, #7]
 8003cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8003cf0 <BSP_PB_Init+0xd8>)
 8003cbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	f001 ff24 	bl	8005b12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8003cca:	2328      	movs	r3, #40	@ 0x28
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f001 ff3a 	bl	8005b46 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3720      	adds	r7, #32
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	2000000c 	.word	0x2000000c
 8003ce4:	200005b0 	.word	0x200005b0
 8003ce8:	0800ead8 	.word	0x0800ead8
 8003cec:	20000014 	.word	0x20000014
 8003cf0:	20000018 	.word	0x20000018

08003cf4 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8003cfe:	79fb      	ldrb	r3, [r7, #7]
 8003d00:	00db      	lsls	r3, r3, #3
 8003d02:	4a04      	ldr	r2, [pc, #16]	@ (8003d14 <BSP_PB_IRQHandler+0x20>)
 8003d04:	4413      	add	r3, r2
 8003d06:	4618      	mov	r0, r3
 8003d08:	f001 ff68 	bl	8005bdc <HAL_EXTI_IRQHandler>
}
 8003d0c:	bf00      	nop
 8003d0e:	3708      	adds	r7, #8
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	200005b0 	.word	0x200005b0

08003d18 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8003d22:	bf00      	nop
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
	...

08003d30 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	4603      	mov	r3, r0
 8003d38:	6039      	str	r1, [r7, #0]
 8003d3a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8003d40:	79fb      	ldrb	r3, [r7, #7]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d903      	bls.n	8003d4e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003d46:	f06f 0301 	mvn.w	r3, #1
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	e018      	b.n	8003d80 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8003d4e:	79fb      	ldrb	r3, [r7, #7]
 8003d50:	2294      	movs	r2, #148	@ 0x94
 8003d52:	fb02 f303 	mul.w	r3, r2, r3
 8003d56:	4a0d      	ldr	r2, [pc, #52]	@ (8003d8c <BSP_COM_Init+0x5c>)
 8003d58:	4413      	add	r3, r2
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f000 f852 	bl	8003e04 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8003d60:	79fb      	ldrb	r3, [r7, #7]
 8003d62:	2294      	movs	r2, #148	@ 0x94
 8003d64:	fb02 f303 	mul.w	r3, r2, r3
 8003d68:	4a08      	ldr	r2, [pc, #32]	@ (8003d8c <BSP_COM_Init+0x5c>)
 8003d6a:	4413      	add	r3, r2
 8003d6c:	6839      	ldr	r1, [r7, #0]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 f80e 	bl	8003d90 <MX_LPUART1_Init>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d002      	beq.n	8003d80 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8003d7a:	f06f 0303 	mvn.w	r3, #3
 8003d7e:	e000      	b.n	8003d82 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8003d80:	68fb      	ldr	r3, [r7, #12]
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3710      	adds	r7, #16
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	200005b8 	.word	0x200005b8

08003d90 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8003d9a:	4b15      	ldr	r3, [pc, #84]	@ (8003df0 <MX_LPUART1_Init+0x60>)
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	220c      	movs	r2, #12
 8003dae:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	895b      	ldrh	r3, [r3, #10]
 8003db4:	461a      	mov	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	891b      	ldrh	r3, [r3, #8]
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	899b      	ldrh	r3, [r3, #12]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003ddc:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f005 f962 	bl	80090a8 <HAL_UART_Init>
 8003de4:	4603      	mov	r3, r0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	20000010 	.word	0x20000010

08003df4 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8003df8:	2000      	movs	r0, #0
 8003dfa:	f7ff ff8d 	bl	8003d18 <BSP_PB_Callback>
}
 8003dfe:	bf00      	nop
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b08a      	sub	sp, #40	@ 0x28
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8003e0c:	4b22      	ldr	r3, [pc, #136]	@ (8003e98 <COM1_MspInit+0x94>)
 8003e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e10:	4a21      	ldr	r2, [pc, #132]	@ (8003e98 <COM1_MspInit+0x94>)
 8003e12:	f043 0301 	orr.w	r3, r3, #1
 8003e16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e18:	4b1f      	ldr	r3, [pc, #124]	@ (8003e98 <COM1_MspInit+0x94>)
 8003e1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	613b      	str	r3, [r7, #16]
 8003e22:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8003e24:	4b1c      	ldr	r3, [pc, #112]	@ (8003e98 <COM1_MspInit+0x94>)
 8003e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e28:	4a1b      	ldr	r2, [pc, #108]	@ (8003e98 <COM1_MspInit+0x94>)
 8003e2a:	f043 0301 	orr.w	r3, r3, #1
 8003e2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e30:	4b19      	ldr	r3, [pc, #100]	@ (8003e98 <COM1_MspInit+0x94>)
 8003e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e34:	f003 0301 	and.w	r3, r3, #1
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8003e3c:	4b16      	ldr	r3, [pc, #88]	@ (8003e98 <COM1_MspInit+0x94>)
 8003e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e40:	4a15      	ldr	r2, [pc, #84]	@ (8003e98 <COM1_MspInit+0x94>)
 8003e42:	f043 0301 	orr.w	r3, r3, #1
 8003e46:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8003e48:	4b13      	ldr	r3, [pc, #76]	@ (8003e98 <COM1_MspInit+0x94>)
 8003e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e4c:	f003 0301 	and.w	r3, r3, #1
 8003e50:	60bb      	str	r3, [r7, #8]
 8003e52:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8003e54:	2304      	movs	r3, #4
 8003e56:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003e58:	2302      	movs	r3, #2
 8003e5a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003e60:	2301      	movs	r3, #1
 8003e62:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8003e64:	230c      	movs	r3, #12
 8003e66:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8003e68:	f107 0314 	add.w	r3, r7, #20
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e72:	f001 fee3 	bl	8005c3c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8003e76:	2308      	movs	r3, #8
 8003e78:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8003e7e:	230c      	movs	r3, #12
 8003e80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8003e82:	f107 0314 	add.w	r3, r7, #20
 8003e86:	4619      	mov	r1, r3
 8003e88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e8c:	f001 fed6 	bl	8005c3c <HAL_GPIO_Init>
}
 8003e90:	bf00      	nop
 8003e92:	3728      	adds	r7, #40	@ 0x28
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	40021000 	.word	0x40021000

08003e9c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b082      	sub	sp, #8
 8003ea0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ea6:	2003      	movs	r0, #3
 8003ea8:	f001 fe28 	bl	8005afc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003eac:	2000      	movs	r0, #0
 8003eae:	f000 f80d 	bl	8003ecc <HAL_InitTick>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d002      	beq.n	8003ebe <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	71fb      	strb	r3, [r7, #7]
 8003ebc:	e001      	b.n	8003ec2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ebe:	f7ff fc15 	bl	80036ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ec2:	79fb      	ldrb	r3, [r7, #7]

}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3708      	adds	r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003ed8:	4b16      	ldr	r3, [pc, #88]	@ (8003f34 <HAL_InitTick+0x68>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d022      	beq.n	8003f26 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003ee0:	4b15      	ldr	r3, [pc, #84]	@ (8003f38 <HAL_InitTick+0x6c>)
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	4b13      	ldr	r3, [pc, #76]	@ (8003f34 <HAL_InitTick+0x68>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003eec:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f001 fe34 	bl	8005b62 <HAL_SYSTICK_Config>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d10f      	bne.n	8003f20 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b0f      	cmp	r3, #15
 8003f04:	d809      	bhi.n	8003f1a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f06:	2200      	movs	r2, #0
 8003f08:	6879      	ldr	r1, [r7, #4]
 8003f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0e:	f001 fe00 	bl	8005b12 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003f12:	4a0a      	ldr	r2, [pc, #40]	@ (8003f3c <HAL_InitTick+0x70>)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6013      	str	r3, [r2, #0]
 8003f18:	e007      	b.n	8003f2a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	73fb      	strb	r3, [r7, #15]
 8003f1e:	e004      	b.n	8003f2a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	73fb      	strb	r3, [r7, #15]
 8003f24:	e001      	b.n	8003f2a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3710      	adds	r7, #16
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	20000020 	.word	0x20000020
 8003f38:	20000008 	.word	0x20000008
 8003f3c:	2000001c 	.word	0x2000001c

08003f40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f40:	b480      	push	{r7}
 8003f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f44:	4b05      	ldr	r3, [pc, #20]	@ (8003f5c <HAL_IncTick+0x1c>)
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	4b05      	ldr	r3, [pc, #20]	@ (8003f60 <HAL_IncTick+0x20>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	4a03      	ldr	r2, [pc, #12]	@ (8003f5c <HAL_IncTick+0x1c>)
 8003f50:	6013      	str	r3, [r2, #0]
}
 8003f52:	bf00      	nop
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr
 8003f5c:	2000064c 	.word	0x2000064c
 8003f60:	20000020 	.word	0x20000020

08003f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  return uwTick;
 8003f68:	4b03      	ldr	r3, [pc, #12]	@ (8003f78 <HAL_GetTick+0x14>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	2000064c 	.word	0x2000064c

08003f7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f84:	f7ff ffee 	bl	8003f64 <HAL_GetTick>
 8003f88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f94:	d004      	beq.n	8003fa0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f96:	4b09      	ldr	r3, [pc, #36]	@ (8003fbc <HAL_Delay+0x40>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003fa0:	bf00      	nop
 8003fa2:	f7ff ffdf 	bl	8003f64 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d8f7      	bhi.n	8003fa2 <HAL_Delay+0x26>
  {
  }
}
 8003fb2:	bf00      	nop
 8003fb4:	bf00      	nop
 8003fb6:	3710      	adds	r7, #16
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	20000020 	.word	0x20000020

08003fc0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	431a      	orrs	r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	609a      	str	r2, [r3, #8]
}
 8003fda:	bf00      	nop
 8003fdc:	370c      	adds	r7, #12
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr

08003fe6 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	b083      	sub	sp, #12
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004002:	b480      	push	{r7}
 8004004:	b083      	sub	sp, #12
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004012:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	6093      	str	r3, [r2, #8]
}
 800401a:	bf00      	nop
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr

08004026 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004026:	b480      	push	{r7}
 8004028:	b083      	sub	sp, #12
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004036:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800403a:	d101      	bne.n	8004040 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800403c:	2301      	movs	r3, #1
 800403e:	e000      	b.n	8004042 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr

0800404e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800404e:	b480      	push	{r7}
 8004050:	b083      	sub	sp, #12
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800405e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004062:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004076:	b480      	push	{r7}
 8004078:	b083      	sub	sp, #12
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004086:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800408a:	d101      	bne.n	8004090 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800408c:	2301      	movs	r3, #1
 800408e:	e000      	b.n	8004092 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800409e:	b480      	push	{r7}
 80040a0:	b083      	sub	sp, #12
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80040ae:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80040b2:	f043 0201 	orr.w	r2, r3, #1
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80040ba:	bf00      	nop
 80040bc:	370c      	adds	r7, #12
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr

080040c6 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80040c6:	b480      	push	{r7}
 80040c8:	b083      	sub	sp, #12
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d101      	bne.n	80040de <LL_ADC_IsEnabled+0x18>
 80040da:	2301      	movs	r3, #1
 80040dc:	e000      	b.n	80040e0 <LL_ADC_IsEnabled+0x1a>
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	370c      	adds	r7, #12
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f003 0304 	and.w	r3, r3, #4
 80040fc:	2b04      	cmp	r3, #4
 80040fe:	d101      	bne.n	8004104 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004100:	2301      	movs	r3, #1
 8004102:	e000      	b.n	8004106 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	370c      	adds	r7, #12
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr

08004112 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004112:	b480      	push	{r7}
 8004114:	b083      	sub	sp, #12
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f003 0308 	and.w	r3, r3, #8
 8004122:	2b08      	cmp	r3, #8
 8004124:	d101      	bne.n	800412a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004126:	2301      	movs	r3, #1
 8004128:	e000      	b.n	800412c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004138:	b590      	push	{r4, r7, lr}
 800413a:	b089      	sub	sp, #36	@ 0x24
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004140:	2300      	movs	r3, #0
 8004142:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004144:	2300      	movs	r3, #0
 8004146:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d101      	bne.n	8004152 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e1a9      	b.n	80044a6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800415c:	2b00      	cmp	r3, #0
 800415e:	d109      	bne.n	8004174 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f7ff fae7 	bl	8003734 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff ff54 	bl	8004026 <LL_ADC_IsDeepPowerDownEnabled>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d004      	beq.n	800418e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4618      	mov	r0, r3
 800418a:	f7ff ff3a 	bl	8004002 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4618      	mov	r0, r3
 8004194:	f7ff ff6f 	bl	8004076 <LL_ADC_IsInternalRegulatorEnabled>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d115      	bne.n	80041ca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff ff53 	bl	800404e <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80041a8:	4b9c      	ldr	r3, [pc, #624]	@ (800441c <HAL_ADC_Init+0x2e4>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	099b      	lsrs	r3, r3, #6
 80041ae:	4a9c      	ldr	r2, [pc, #624]	@ (8004420 <HAL_ADC_Init+0x2e8>)
 80041b0:	fba2 2303 	umull	r2, r3, r2, r3
 80041b4:	099b      	lsrs	r3, r3, #6
 80041b6:	3301      	adds	r3, #1
 80041b8:	005b      	lsls	r3, r3, #1
 80041ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80041bc:	e002      	b.n	80041c4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	3b01      	subs	r3, #1
 80041c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1f9      	bne.n	80041be <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7ff ff51 	bl	8004076 <LL_ADC_IsInternalRegulatorEnabled>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10d      	bne.n	80041f6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041de:	f043 0210 	orr.w	r2, r3, #16
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041ea:	f043 0201 	orr.w	r2, r3, #1
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7ff ff76 	bl	80040ec <LL_ADC_REG_IsConversionOngoing>
 8004200:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004206:	f003 0310 	and.w	r3, r3, #16
 800420a:	2b00      	cmp	r3, #0
 800420c:	f040 8142 	bne.w	8004494 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	2b00      	cmp	r3, #0
 8004214:	f040 813e 	bne.w	8004494 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800421c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004220:	f043 0202 	orr.w	r2, r3, #2
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4618      	mov	r0, r3
 800422e:	f7ff ff4a 	bl	80040c6 <LL_ADC_IsEnabled>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d141      	bne.n	80042bc <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004240:	d004      	beq.n	800424c <HAL_ADC_Init+0x114>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a77      	ldr	r2, [pc, #476]	@ (8004424 <HAL_ADC_Init+0x2ec>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d10f      	bne.n	800426c <HAL_ADC_Init+0x134>
 800424c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004250:	f7ff ff39 	bl	80040c6 <LL_ADC_IsEnabled>
 8004254:	4604      	mov	r4, r0
 8004256:	4873      	ldr	r0, [pc, #460]	@ (8004424 <HAL_ADC_Init+0x2ec>)
 8004258:	f7ff ff35 	bl	80040c6 <LL_ADC_IsEnabled>
 800425c:	4603      	mov	r3, r0
 800425e:	4323      	orrs	r3, r4
 8004260:	2b00      	cmp	r3, #0
 8004262:	bf0c      	ite	eq
 8004264:	2301      	moveq	r3, #1
 8004266:	2300      	movne	r3, #0
 8004268:	b2db      	uxtb	r3, r3
 800426a:	e012      	b.n	8004292 <HAL_ADC_Init+0x15a>
 800426c:	486e      	ldr	r0, [pc, #440]	@ (8004428 <HAL_ADC_Init+0x2f0>)
 800426e:	f7ff ff2a 	bl	80040c6 <LL_ADC_IsEnabled>
 8004272:	4604      	mov	r4, r0
 8004274:	486d      	ldr	r0, [pc, #436]	@ (800442c <HAL_ADC_Init+0x2f4>)
 8004276:	f7ff ff26 	bl	80040c6 <LL_ADC_IsEnabled>
 800427a:	4603      	mov	r3, r0
 800427c:	431c      	orrs	r4, r3
 800427e:	486c      	ldr	r0, [pc, #432]	@ (8004430 <HAL_ADC_Init+0x2f8>)
 8004280:	f7ff ff21 	bl	80040c6 <LL_ADC_IsEnabled>
 8004284:	4603      	mov	r3, r0
 8004286:	4323      	orrs	r3, r4
 8004288:	2b00      	cmp	r3, #0
 800428a:	bf0c      	ite	eq
 800428c:	2301      	moveq	r3, #1
 800428e:	2300      	movne	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d012      	beq.n	80042bc <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800429e:	d004      	beq.n	80042aa <HAL_ADC_Init+0x172>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a5f      	ldr	r2, [pc, #380]	@ (8004424 <HAL_ADC_Init+0x2ec>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d101      	bne.n	80042ae <HAL_ADC_Init+0x176>
 80042aa:	4a62      	ldr	r2, [pc, #392]	@ (8004434 <HAL_ADC_Init+0x2fc>)
 80042ac:	e000      	b.n	80042b0 <HAL_ADC_Init+0x178>
 80042ae:	4a62      	ldr	r2, [pc, #392]	@ (8004438 <HAL_ADC_Init+0x300>)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	4619      	mov	r1, r3
 80042b6:	4610      	mov	r0, r2
 80042b8:	f7ff fe82 	bl	8003fc0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	7f5b      	ldrb	r3, [r3, #29]
 80042c0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042c6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80042cc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80042d2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042da:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80042dc:	4313      	orrs	r3, r2
 80042de:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d106      	bne.n	80042f8 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ee:	3b01      	subs	r3, #1
 80042f0:	045b      	lsls	r3, r3, #17
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d009      	beq.n	8004314 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004304:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800430e:	69ba      	ldr	r2, [r7, #24]
 8004310:	4313      	orrs	r3, r2
 8004312:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68da      	ldr	r2, [r3, #12]
 800431a:	4b48      	ldr	r3, [pc, #288]	@ (800443c <HAL_ADC_Init+0x304>)
 800431c:	4013      	ands	r3, r2
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	6812      	ldr	r2, [r2, #0]
 8004322:	69b9      	ldr	r1, [r7, #24]
 8004324:	430b      	orrs	r3, r1
 8004326:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4618      	mov	r0, r3
 8004344:	f7ff fee5 	bl	8004112 <LL_ADC_INJ_IsConversionOngoing>
 8004348:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d17f      	bne.n	8004450 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d17c      	bne.n	8004450 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800435a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004362:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004364:	4313      	orrs	r3, r2
 8004366:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004372:	f023 0302 	bic.w	r3, r3, #2
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	6812      	ldr	r2, [r2, #0]
 800437a:	69b9      	ldr	r1, [r7, #24]
 800437c:	430b      	orrs	r3, r1
 800437e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	691b      	ldr	r3, [r3, #16]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d017      	beq.n	80043b8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	691a      	ldr	r2, [r3, #16]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004396:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80043a0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80043a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	6911      	ldr	r1, [r2, #16]
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6812      	ldr	r2, [r2, #0]
 80043b0:	430b      	orrs	r3, r1
 80043b2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80043b6:	e013      	b.n	80043e0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	691a      	ldr	r2, [r3, #16]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80043c6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	6812      	ldr	r2, [r2, #0]
 80043d4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80043d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80043dc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d12a      	bne.n	8004440 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	691b      	ldr	r3, [r3, #16]
 80043f0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80043f4:	f023 0304 	bic.w	r3, r3, #4
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004400:	4311      	orrs	r1, r2
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004406:	4311      	orrs	r1, r2
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800440c:	430a      	orrs	r2, r1
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f042 0201 	orr.w	r2, r2, #1
 8004418:	611a      	str	r2, [r3, #16]
 800441a:	e019      	b.n	8004450 <HAL_ADC_Init+0x318>
 800441c:	20000008 	.word	0x20000008
 8004420:	053e2d63 	.word	0x053e2d63
 8004424:	50000100 	.word	0x50000100
 8004428:	50000400 	.word	0x50000400
 800442c:	50000500 	.word	0x50000500
 8004430:	50000600 	.word	0x50000600
 8004434:	50000300 	.word	0x50000300
 8004438:	50000700 	.word	0x50000700
 800443c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	691a      	ldr	r2, [r3, #16]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 0201 	bic.w	r2, r2, #1
 800444e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d10c      	bne.n	8004472 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445e:	f023 010f 	bic.w	r1, r3, #15
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	1e5a      	subs	r2, r3, #1
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	430a      	orrs	r2, r1
 800446e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004470:	e007      	b.n	8004482 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f022 020f 	bic.w	r2, r2, #15
 8004480:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004486:	f023 0303 	bic.w	r3, r3, #3
 800448a:	f043 0201 	orr.w	r2, r3, #1
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004492:	e007      	b.n	80044a4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004498:	f043 0210 	orr.w	r2, r3, #16
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80044a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3724      	adds	r7, #36	@ 0x24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd90      	pop	{r4, r7, pc}
 80044ae:	bf00      	nop

080044b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80044b8:	2300      	movs	r3, #0
 80044ba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4618      	mov	r0, r3
 80044c2:	f7ff fe00 	bl	80040c6 <LL_ADC_IsEnabled>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d176      	bne.n	80045ba <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	689a      	ldr	r2, [r3, #8]
 80044d2:	4b3c      	ldr	r3, [pc, #240]	@ (80045c4 <ADC_Enable+0x114>)
 80044d4:	4013      	ands	r3, r2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00d      	beq.n	80044f6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044de:	f043 0210 	orr.w	r2, r3, #16
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ea:	f043 0201 	orr.w	r2, r3, #1
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e062      	b.n	80045bc <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7ff fdcf 	bl	800409e <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004508:	d004      	beq.n	8004514 <ADC_Enable+0x64>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a2e      	ldr	r2, [pc, #184]	@ (80045c8 <ADC_Enable+0x118>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d101      	bne.n	8004518 <ADC_Enable+0x68>
 8004514:	4b2d      	ldr	r3, [pc, #180]	@ (80045cc <ADC_Enable+0x11c>)
 8004516:	e000      	b.n	800451a <ADC_Enable+0x6a>
 8004518:	4b2d      	ldr	r3, [pc, #180]	@ (80045d0 <ADC_Enable+0x120>)
 800451a:	4618      	mov	r0, r3
 800451c:	f7ff fd63 	bl	8003fe6 <LL_ADC_GetCommonPathInternalCh>
 8004520:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004522:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004526:	2b00      	cmp	r3, #0
 8004528:	d013      	beq.n	8004552 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800452a:	4b2a      	ldr	r3, [pc, #168]	@ (80045d4 <ADC_Enable+0x124>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	099b      	lsrs	r3, r3, #6
 8004530:	4a29      	ldr	r2, [pc, #164]	@ (80045d8 <ADC_Enable+0x128>)
 8004532:	fba2 2303 	umull	r2, r3, r2, r3
 8004536:	099b      	lsrs	r3, r3, #6
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	4613      	mov	r3, r2
 800453c:	005b      	lsls	r3, r3, #1
 800453e:	4413      	add	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004544:	e002      	b.n	800454c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	3b01      	subs	r3, #1
 800454a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f9      	bne.n	8004546 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004552:	f7ff fd07 	bl	8003f64 <HAL_GetTick>
 8004556:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004558:	e028      	b.n	80045ac <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4618      	mov	r0, r3
 8004560:	f7ff fdb1 	bl	80040c6 <LL_ADC_IsEnabled>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d104      	bne.n	8004574 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4618      	mov	r0, r3
 8004570:	f7ff fd95 	bl	800409e <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004574:	f7ff fcf6 	bl	8003f64 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d914      	bls.n	80045ac <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0301 	and.w	r3, r3, #1
 800458c:	2b01      	cmp	r3, #1
 800458e:	d00d      	beq.n	80045ac <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004594:	f043 0210 	orr.w	r2, r3, #16
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045a0:	f043 0201 	orr.w	r2, r3, #1
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e007      	b.n	80045bc <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d1cf      	bne.n	800455a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3710      	adds	r7, #16
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	8000003f 	.word	0x8000003f
 80045c8:	50000100 	.word	0x50000100
 80045cc:	50000300 	.word	0x50000300
 80045d0:	50000700 	.word	0x50000700
 80045d4:	20000008 	.word	0x20000008
 80045d8:	053e2d63 	.word	0x053e2d63

080045dc <LL_ADC_SetCommonPathInternalCh>:
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	431a      	orrs	r2, r3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	609a      	str	r2, [r3, #8]
}
 80045f6:	bf00      	nop
 80045f8:	370c      	adds	r7, #12
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr

08004602 <LL_ADC_GetCommonPathInternalCh>:
{
 8004602:	b480      	push	{r7}
 8004604:	b083      	sub	sp, #12
 8004606:	af00      	add	r7, sp, #0
 8004608:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004612:	4618      	mov	r0, r3
 8004614:	370c      	adds	r7, #12
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr
	...

08004620 <LL_ADC_SetOffset>:
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
 800462c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	3360      	adds	r3, #96	@ 0x60
 8004632:	461a      	mov	r2, r3
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4413      	add	r3, r2
 800463a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	4b08      	ldr	r3, [pc, #32]	@ (8004664 <LL_ADC_SetOffset+0x44>)
 8004642:	4013      	ands	r3, r2
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800464a:	683a      	ldr	r2, [r7, #0]
 800464c:	430a      	orrs	r2, r1
 800464e:	4313      	orrs	r3, r2
 8004650:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	601a      	str	r2, [r3, #0]
}
 8004658:	bf00      	nop
 800465a:	371c      	adds	r7, #28
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	03fff000 	.word	0x03fff000

08004668 <LL_ADC_GetOffsetChannel>:
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	3360      	adds	r3, #96	@ 0x60
 8004676:	461a      	mov	r2, r3
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	4413      	add	r3, r2
 800467e:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004688:	4618      	mov	r0, r3
 800468a:	3714      	adds	r7, #20
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <LL_ADC_SetOffsetState>:
{
 8004694:	b480      	push	{r7}
 8004696:	b087      	sub	sp, #28
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	3360      	adds	r3, #96	@ 0x60
 80046a4:	461a      	mov	r2, r3
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	4413      	add	r3, r2
 80046ac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	431a      	orrs	r2, r3
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	601a      	str	r2, [r3, #0]
}
 80046be:	bf00      	nop
 80046c0:	371c      	adds	r7, #28
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr

080046ca <LL_ADC_SetOffsetSign>:
{
 80046ca:	b480      	push	{r7}
 80046cc:	b087      	sub	sp, #28
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	60f8      	str	r0, [r7, #12]
 80046d2:	60b9      	str	r1, [r7, #8]
 80046d4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	3360      	adds	r3, #96	@ 0x60
 80046da:	461a      	mov	r2, r3
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	4413      	add	r3, r2
 80046e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	431a      	orrs	r2, r3
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	601a      	str	r2, [r3, #0]
}
 80046f4:	bf00      	nop
 80046f6:	371c      	adds	r7, #28
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr

08004700 <LL_ADC_SetOffsetSaturation>:
{
 8004700:	b480      	push	{r7}
 8004702:	b087      	sub	sp, #28
 8004704:	af00      	add	r7, sp, #0
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	3360      	adds	r3, #96	@ 0x60
 8004710:	461a      	mov	r2, r3
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	4413      	add	r3, r2
 8004718:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	431a      	orrs	r2, r3
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	601a      	str	r2, [r3, #0]
}
 800472a:	bf00      	nop
 800472c:	371c      	adds	r7, #28
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr

08004736 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8004736:	b480      	push	{r7}
 8004738:	b083      	sub	sp, #12
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
 800473e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	431a      	orrs	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	615a      	str	r2, [r3, #20]
}
 8004750:	bf00      	nop
 8004752:	370c      	adds	r7, #12
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <LL_ADC_REG_IsTriggerSourceSWStart>:
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800476c:	2b00      	cmp	r3, #0
 800476e:	d101      	bne.n	8004774 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004770:	2301      	movs	r3, #1
 8004772:	e000      	b.n	8004776 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004774:	2300      	movs	r3, #0
}
 8004776:	4618      	mov	r0, r3
 8004778:	370c      	adds	r7, #12
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr

08004782 <LL_ADC_INJ_IsTriggerSourceSWStart>:
{
 8004782:	b480      	push	{r7}
 8004784:	b083      	sub	sp, #12
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800478e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004796:	2301      	movs	r3, #1
 8004798:	e000      	b.n	800479c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800479a:	2300      	movs	r3, #0
}
 800479c:	4618      	mov	r0, r3
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <LL_ADC_INJ_GetTrigAuto>:
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <LL_ADC_SetChannelSamplingTime>:
{
 80047c4:	b480      	push	{r7}
 80047c6:	b087      	sub	sp, #28
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	3314      	adds	r3, #20
 80047d4:	461a      	mov	r2, r3
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	0e5b      	lsrs	r3, r3, #25
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	4413      	add	r3, r2
 80047e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	0d1b      	lsrs	r3, r3, #20
 80047ec:	f003 031f 	and.w	r3, r3, #31
 80047f0:	2107      	movs	r1, #7
 80047f2:	fa01 f303 	lsl.w	r3, r1, r3
 80047f6:	43db      	mvns	r3, r3
 80047f8:	401a      	ands	r2, r3
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	0d1b      	lsrs	r3, r3, #20
 80047fe:	f003 031f 	and.w	r3, r3, #31
 8004802:	6879      	ldr	r1, [r7, #4]
 8004804:	fa01 f303 	lsl.w	r3, r1, r3
 8004808:	431a      	orrs	r2, r3
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	601a      	str	r2, [r3, #0]
}
 800480e:	bf00      	nop
 8004810:	371c      	adds	r7, #28
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
	...

0800481c <LL_ADC_SetChannelSingleDiff>:
{
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004834:	43db      	mvns	r3, r3
 8004836:	401a      	ands	r2, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f003 0318 	and.w	r3, r3, #24
 800483e:	4908      	ldr	r1, [pc, #32]	@ (8004860 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004840:	40d9      	lsrs	r1, r3
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	400b      	ands	r3, r1
 8004846:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800484a:	431a      	orrs	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8004852:	bf00      	nop
 8004854:	3714      	adds	r7, #20
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	0007ffff 	.word	0x0007ffff

08004864 <LL_ADC_GetMultimode>:
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	f003 031f 	and.w	r3, r3, #31
}
 8004874:	4618      	mov	r0, r3
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <LL_ADC_IsEnabled>:
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b01      	cmp	r3, #1
 8004892:	d101      	bne.n	8004898 <LL_ADC_IsEnabled+0x18>
 8004894:	2301      	movs	r3, #1
 8004896:	e000      	b.n	800489a <LL_ADC_IsEnabled+0x1a>
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <LL_ADC_REG_IsConversionOngoing>:
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f003 0304 	and.w	r3, r3, #4
 80048b6:	2b04      	cmp	r3, #4
 80048b8:	d101      	bne.n	80048be <LL_ADC_REG_IsConversionOngoing+0x18>
 80048ba:	2301      	movs	r3, #1
 80048bc:	e000      	b.n	80048c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <LL_ADC_INJ_StartConversion>:
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80048dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80048e0:	f043 0208 	orr.w	r2, r3, #8
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	609a      	str	r2, [r3, #8]
}
 80048e8:	bf00      	nop
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <LL_ADC_INJ_IsConversionOngoing>:
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f003 0308 	and.w	r3, r3, #8
 8004904:	2b08      	cmp	r3, #8
 8004906:	d101      	bne.n	800490c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004908:	2301      	movs	r3, #1
 800490a:	e000      	b.n	800490e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	370c      	adds	r7, #12
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
	...

0800491c <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b086      	sub	sp, #24
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800492c:	d004      	beq.n	8004938 <HAL_ADCEx_InjectedStart+0x1c>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a5d      	ldr	r2, [pc, #372]	@ (8004aa8 <HAL_ADCEx_InjectedStart+0x18c>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d101      	bne.n	800493c <HAL_ADCEx_InjectedStart+0x20>
 8004938:	4b5c      	ldr	r3, [pc, #368]	@ (8004aac <HAL_ADCEx_InjectedStart+0x190>)
 800493a:	e000      	b.n	800493e <HAL_ADCEx_InjectedStart+0x22>
 800493c:	4b5c      	ldr	r3, [pc, #368]	@ (8004ab0 <HAL_ADCEx_InjectedStart+0x194>)
 800493e:	4618      	mov	r0, r3
 8004940:	f7ff ff90 	bl	8004864 <LL_ADC_GetMultimode>
 8004944:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4618      	mov	r0, r3
 800494c:	f7ff ffd2 	bl	80048f4 <LL_ADC_INJ_IsConversionOngoing>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d001      	beq.n	800495a <HAL_ADCEx_InjectedStart+0x3e>
  {
    return HAL_BUSY;
 8004956:	2302      	movs	r3, #2
 8004958:	e0a2      	b.n	8004aa0 <HAL_ADCEx_InjectedStart+0x184>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004964:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800496c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004970:	2b00      	cmp	r3, #0
 8004972:	d10a      	bne.n	800498a <HAL_ADCEx_InjectedStart+0x6e>
        && (tmp_config_injected_queue == 0UL)
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d107      	bne.n	800498a <HAL_ADCEx_InjectedStart+0x6e>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800497e:	f043 0220 	orr.w	r2, r3, #32
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e08a      	b.n	8004aa0 <HAL_ADCEx_InjectedStart+0x184>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004990:	2b01      	cmp	r3, #1
 8004992:	d101      	bne.n	8004998 <HAL_ADCEx_InjectedStart+0x7c>
 8004994:	2302      	movs	r3, #2
 8004996:	e083      	b.n	8004aa0 <HAL_ADCEx_InjectedStart+0x184>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f7ff fd85 	bl	80044b0 <ADC_Enable>
 80049a6:	4603      	mov	r3, r0
 80049a8:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80049aa:	7bfb      	ldrb	r3, [r7, #15]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d172      	bne.n	8004a96 <HAL_ADCEx_InjectedStart+0x17a>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d006      	beq.n	80049ca <HAL_ADCEx_InjectedStart+0xae>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049c0:	f023 0208 	bic.w	r2, r3, #8
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	661a      	str	r2, [r3, #96]	@ 0x60
 80049c8:	e002      	b.n	80049d0 <HAL_ADCEx_InjectedStart+0xb4>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80049d8:	f023 0301 	bic.w	r3, r3, #1
 80049dc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a2f      	ldr	r2, [pc, #188]	@ (8004aa8 <HAL_ADCEx_InjectedStart+0x18c>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d009      	beq.n	8004a02 <HAL_ADCEx_InjectedStart+0xe6>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a30      	ldr	r2, [pc, #192]	@ (8004ab4 <HAL_ADCEx_InjectedStart+0x198>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d002      	beq.n	80049fe <HAL_ADCEx_InjectedStart+0xe2>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	e003      	b.n	8004a06 <HAL_ADCEx_InjectedStart+0xea>
 80049fe:	4b2e      	ldr	r3, [pc, #184]	@ (8004ab8 <HAL_ADCEx_InjectedStart+0x19c>)
 8004a00:	e001      	b.n	8004a06 <HAL_ADCEx_InjectedStart+0xea>
 8004a02:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	6812      	ldr	r2, [r2, #0]
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d002      	beq.n	8004a14 <HAL_ADCEx_InjectedStart+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d105      	bne.n	8004a20 <HAL_ADCEx_InjectedStart+0x104>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a18:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2260      	movs	r2, #96	@ 0x60
 8004a26:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a1c      	ldr	r2, [pc, #112]	@ (8004aa8 <HAL_ADCEx_InjectedStart+0x18c>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d009      	beq.n	8004a4e <HAL_ADCEx_InjectedStart+0x132>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ab4 <HAL_ADCEx_InjectedStart+0x198>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d002      	beq.n	8004a4a <HAL_ADCEx_InjectedStart+0x12e>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	e003      	b.n	8004a52 <HAL_ADCEx_InjectedStart+0x136>
 8004a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ab8 <HAL_ADCEx_InjectedStart+0x19c>)
 8004a4c:	e001      	b.n	8004a52 <HAL_ADCEx_InjectedStart+0x136>
 8004a4e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	6812      	ldr	r2, [r2, #0]
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d008      	beq.n	8004a6c <HAL_ADCEx_InjectedStart+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d005      	beq.n	8004a6c <HAL_ADCEx_InjectedStart+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	2b06      	cmp	r3, #6
 8004a64:	d002      	beq.n	8004a6c <HAL_ADCEx_InjectedStart+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	2b07      	cmp	r3, #7
 8004a6a:	d10d      	bne.n	8004a88 <HAL_ADCEx_InjectedStart+0x16c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4618      	mov	r0, r3
 8004a72:	f7ff fe99 	bl	80047a8 <LL_ADC_INJ_GetTrigAuto>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d110      	bne.n	8004a9e <HAL_ADCEx_InjectedStart+0x182>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7ff ff23 	bl	80048cc <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004a86:	e00a      	b.n	8004a9e <HAL_ADCEx_InjectedStart+0x182>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a8c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004a94:	e003      	b.n	8004a9e <HAL_ADCEx_InjectedStart+0x182>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8004a9e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3718      	adds	r7, #24
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	50000100 	.word	0x50000100
 8004aac:	50000300 	.word	0x50000300
 8004ab0:	50000700 	.word	0x50000700
 8004ab4:	50000500 	.word	0x50000500
 8004ab8:	50000400 	.word	0x50000400

08004abc <HAL_ADCEx_InjectedPollForConversion>:
  * @note   Depending on hadc->Init.EOCSelection, JEOS or JEOC is
  *         checked and cleared depending on AUTDLY bit status.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b08a      	sub	sp, #40	@ 0x28
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ace:	d004      	beq.n	8004ada <HAL_ADCEx_InjectedPollForConversion+0x1e>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a66      	ldr	r2, [pc, #408]	@ (8004c70 <HAL_ADCEx_InjectedPollForConversion+0x1b4>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d101      	bne.n	8004ade <HAL_ADCEx_InjectedPollForConversion+0x22>
 8004ada:	4b66      	ldr	r3, [pc, #408]	@ (8004c74 <HAL_ADCEx_InjectedPollForConversion+0x1b8>)
 8004adc:	e000      	b.n	8004ae0 <HAL_ADCEx_InjectedPollForConversion+0x24>
 8004ade:	4b66      	ldr	r3, [pc, #408]	@ (8004c78 <HAL_ADCEx_InjectedPollForConversion+0x1bc>)
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f7ff febf 	bl	8004864 <LL_ADC_GetMultimode>
 8004ae6:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of sequence selected */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	2b08      	cmp	r3, #8
 8004aee:	d102      	bne.n	8004af6 <HAL_ADCEx_InjectedPollForConversion+0x3a>
  {
    tmp_flag_end = ADC_FLAG_JEOS;
 8004af0:	2340      	movs	r3, #64	@ 0x40
 8004af2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af4:	e001      	b.n	8004afa <HAL_ADCEx_InjectedPollForConversion+0x3e>
  }
  else /* end of conversion selected */
  {
    tmp_flag_end = ADC_FLAG_JEOC;
 8004af6:	2320      	movs	r3, #32
 8004af8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004afa:	f7ff fa33 	bl	8003f64 <HAL_GetTick>
 8004afe:	61b8      	str	r0, [r7, #24]

  /* Wait until End of Conversion or Sequence flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004b00:	e021      	b.n	8004b46 <HAL_ADCEx_InjectedPollForConversion+0x8a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b08:	d01d      	beq.n	8004b46 <HAL_ADCEx_InjectedPollForConversion+0x8a>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004b0a:	f7ff fa2b 	bl	8003f64 <HAL_GetTick>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	69bb      	ldr	r3, [r7, #24]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	683a      	ldr	r2, [r7, #0]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d302      	bcc.n	8004b20 <HAL_ADCEx_InjectedPollForConversion+0x64>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d112      	bne.n	8004b46 <HAL_ADCEx_InjectedPollForConversion+0x8a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b28:	4013      	ands	r3, r2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10b      	bne.n	8004b46 <HAL_ADCEx_InjectedPollForConversion+0x8a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b32:	f043 0204 	orr.w	r2, r3, #4
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e090      	b.n	8004c68 <HAL_ADCEx_InjectedPollForConversion+0x1ac>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4e:	4013      	ands	r3, r2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0d6      	beq.n	8004b02 <HAL_ADCEx_InjectedPollForConversion+0x46>
      }
    }
  }

  /* Retrieve ADC configuration */
  tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7ff fe12 	bl	8004782 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004b5e:	6178      	str	r0, [r7, #20]
  tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7ff fdf9 	bl	800475c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004b6a:	6138      	str	r0, [r7, #16]
  /* Get relevant register CFGR in ADC instance of ADC master or slave  */
  /* in function of multimode state (for devices with multimode         */
  /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a3f      	ldr	r2, [pc, #252]	@ (8004c70 <HAL_ADCEx_InjectedPollForConversion+0x1b4>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d009      	beq.n	8004b8a <HAL_ADCEx_InjectedPollForConversion+0xce>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a40      	ldr	r2, [pc, #256]	@ (8004c7c <HAL_ADCEx_InjectedPollForConversion+0x1c0>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d002      	beq.n	8004b86 <HAL_ADCEx_InjectedPollForConversion+0xca>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	e003      	b.n	8004b8e <HAL_ADCEx_InjectedPollForConversion+0xd2>
 8004b86:	4b3e      	ldr	r3, [pc, #248]	@ (8004c80 <HAL_ADCEx_InjectedPollForConversion+0x1c4>)
 8004b88:	e001      	b.n	8004b8e <HAL_ADCEx_InjectedPollForConversion+0xd2>
 8004b8a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6812      	ldr	r2, [r2, #0]
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d008      	beq.n	8004ba8 <HAL_ADCEx_InjectedPollForConversion+0xec>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d005      	beq.n	8004ba8 <HAL_ADCEx_InjectedPollForConversion+0xec>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	2b06      	cmp	r3, #6
 8004ba0:	d002      	beq.n	8004ba8 <HAL_ADCEx_InjectedPollForConversion+0xec>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	2b07      	cmp	r3, #7
 8004ba6:	d104      	bne.n	8004bb2 <HAL_ADCEx_InjectedPollForConversion+0xf6>
     )
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	623b      	str	r3, [r7, #32]
 8004bb0:	e014      	b.n	8004bdc <HAL_ADCEx_InjectedPollForConversion+0x120>
  }
  else
  {
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a2e      	ldr	r2, [pc, #184]	@ (8004c70 <HAL_ADCEx_InjectedPollForConversion+0x1b4>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d009      	beq.n	8004bd0 <HAL_ADCEx_InjectedPollForConversion+0x114>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a2e      	ldr	r2, [pc, #184]	@ (8004c7c <HAL_ADCEx_InjectedPollForConversion+0x1c0>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d002      	beq.n	8004bcc <HAL_ADCEx_InjectedPollForConversion+0x110>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	e003      	b.n	8004bd4 <HAL_ADCEx_InjectedPollForConversion+0x118>
 8004bcc:	4b2c      	ldr	r3, [pc, #176]	@ (8004c80 <HAL_ADCEx_InjectedPollForConversion+0x1c4>)
 8004bce:	e001      	b.n	8004bd4 <HAL_ADCEx_InjectedPollForConversion+0x118>
 8004bd0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004bd4:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	623b      	str	r3, [r7, #32]
#else
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group injected      */
  /* by external trigger or by automatic injected conversion                  */
  /* from group regular.                                                      */
  if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d10c      	bne.n	8004c08 <HAL_ADCEx_InjectedPollForConversion+0x14c>
      ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8004bee:	6a3b      	ldr	r3, [r7, #32]
 8004bf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
  if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d125      	bne.n	8004c44 <HAL_ADCEx_InjectedPollForConversion+0x188>
      ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d022      	beq.n	8004c44 <HAL_ADCEx_InjectedPollForConversion+0x188>
       ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
        (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8004bfe:	6a3b      	ldr	r3, [r7, #32]
 8004c00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
       ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d11d      	bne.n	8004c44 <HAL_ADCEx_InjectedPollForConversion+0x188>
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c12:	2b40      	cmp	r3, #64	@ 0x40
 8004c14:	d116      	bne.n	8004c44 <HAL_ADCEx_InjectedPollForConversion+0x188>
      /* when the last context has been fully processed, JSQR is reset      */
      /* by the hardware. Even if no injected conversion is planned to come */
      /* (queue empty, triggers are ignored), it can start again            */
      /* immediately after setting a new context (JADSTART is still set).   */
      /* Therefore, state of HAL ADC injected group is kept to busy.        */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004c16:	6a3b      	ldr	r3, [r7, #32]
 8004c18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d111      	bne.n	8004c44 <HAL_ADCEx_InjectedPollForConversion+0x188>
      {
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	65da      	str	r2, [r3, #92]	@ 0x5c

        if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d105      	bne.n	8004c44 <HAL_ADCEx_InjectedPollForConversion+0x188>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c3c:	f043 0201 	orr.w	r2, r3, #1
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }
  }

  /* Clear polled flag */
  if (tmp_flag_end == ADC_FLAG_JEOS)
 8004c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c46:	2b40      	cmp	r3, #64	@ 0x40
 8004c48:	d109      	bne.n	8004c5e <HAL_ADCEx_InjectedPollForConversion+0x1a2>
  {
    /* Clear end of sequence JEOS flag of injected group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature.   */
    /* For injected groups, no new conversion will start before JEOS is       */
    /* cleared.                                                               */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004c4a:	6a3b      	ldr	r3, [r7, #32]
 8004c4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d108      	bne.n	8004c66 <HAL_ADCEx_InjectedPollForConversion+0x1aa>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2260      	movs	r2, #96	@ 0x60
 8004c5a:	601a      	str	r2, [r3, #0]
 8004c5c:	e003      	b.n	8004c66 <HAL_ADCEx_InjectedPollForConversion+0x1aa>
    }
  }
  else
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	2220      	movs	r2, #32
 8004c64:	601a      	str	r2, [r3, #0]
  }

  /* Return API HAL status */
  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3728      	adds	r7, #40	@ 0x28
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	50000100 	.word	0x50000100
 8004c74:	50000300 	.word	0x50000300
 8004c78:	50000700 	.word	0x50000700
 8004c7c:	50000500 	.word	0x50000500
 8004c80:	50000400 	.word	0x50000400

08004c84 <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	f240 321b 	movw	r2, #795	@ 0x31b
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d00e      	beq.n	8004cb6 <HAL_ADCEx_InjectedGetValue+0x32>
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	f5b3 7f47 	cmp.w	r3, #796	@ 0x31c
 8004c9e:	d21c      	bcs.n	8004cda <HAL_ADCEx_InjectedGetValue+0x56>
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	f240 120f 	movw	r2, #271	@ 0x10f
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d011      	beq.n	8004cce <HAL_ADCEx_InjectedGetValue+0x4a>
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	f240 2215 	movw	r2, #533	@ 0x215
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d006      	beq.n	8004cc2 <HAL_ADCEx_InjectedGetValue+0x3e>
 8004cb4:	e011      	b.n	8004cda <HAL_ADCEx_InjectedGetValue+0x56>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cbe:	60fb      	str	r3, [r7, #12]
      break;
 8004cc0:	e011      	b.n	8004ce6 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cca:	60fb      	str	r3, [r7, #12]
      break;
 8004ccc:	e00b      	b.n	8004ce6 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cd6:	60fb      	str	r3, [r7, #12]
      break;
 8004cd8:	e005      	b.n	8004ce6 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ce2:	60fb      	str	r3, [r7, #12]
      break;
 8004ce4:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3714      	adds	r7, #20
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b0b6      	sub	sp, #216	@ 0xd8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8004d04:	2300      	movs	r3, #0
 8004d06:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d102      	bne.n	8004d1e <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8004d18:	2302      	movs	r3, #2
 8004d1a:	f000 bcfd 	b.w	8005718 <HAL_ADCEx_InjectedConfigChannel+0xa24>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d130      	bne.n	8004d98 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	2b09      	cmp	r3, #9
 8004d3c:	d179      	bne.n	8004e32 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d010      	beq.n	8004d68 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	0e9b      	lsrs	r3, r3, #26
 8004d4c:	025b      	lsls	r3, r3, #9
 8004d4e:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d56:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8004d5a:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004d60:	4313      	orrs	r3, r2
 8004d62:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d66:	e007      	b.n	8004d78 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	0e9b      	lsrs	r3, r3, #26
 8004d6e:	025b      	lsls	r3, r3, #9
 8004d70:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8004d74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d7e:	4b84      	ldr	r3, [pc, #528]	@ (8004f90 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004d80:	4013      	ands	r3, r2
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	6812      	ldr	r2, [r2, #0]
 8004d86:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004d8a:	430b      	orrs	r3, r1
 8004d8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004d94:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004d96:	e04c      	b.n	8004e32 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d11d      	bne.n	8004ddc <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	6a1a      	ldr	r2, [r3, #32]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00d      	beq.n	8004dd2 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	6a1b      	ldr	r3, [r3, #32]
 8004dba:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc0:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8004dc4:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004dd0:	e004      	b.n	8004ddc <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	6a1b      	ldr	r3, [r3, #32]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	0e9b      	lsrs	r3, r3, #26
 8004de2:	f003 021f 	and.w	r2, r3, #31
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	f003 031f 	and.w	r3, r3, #31
 8004dee:	fa02 f303 	lsl.w	r3, r2, r3
 8004df2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004df6:	4313      	orrs	r3, r2
 8004df8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e00:	1e5a      	subs	r2, r3, #1
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004e0a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004e0e:	431a      	orrs	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d10a      	bne.n	8004e32 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004e22:	4b5b      	ldr	r3, [pc, #364]	@ (8004f90 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004e24:	4013      	ands	r3, r2
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	6812      	ldr	r2, [r2, #0]
 8004e2e:	430b      	orrs	r3, r1
 8004e30:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4618      	mov	r0, r3
 8004e38:	f7ff fd5c 	bl	80048f4 <LL_ADC_INJ_IsConversionOngoing>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d124      	bne.n	8004e8c <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d112      	bne.n	8004e72 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004e5c:	055a      	lsls	r2, r3, #21
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e64:	051b      	lsls	r3, r3, #20
 8004e66:	431a      	orrs	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	60da      	str	r2, [r3, #12]
 8004e70:	e00c      	b.n	8004e8c <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004e82:	055a      	lsls	r2, r3, #21
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7ff fd08 	bl	80048a6 <LL_ADC_REG_IsConversionOngoing>
 8004e96:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f7ff fd28 	bl	80048f4 <LL_ADC_INJ_IsConversionOngoing>
 8004ea4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004ea8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f040 822e 	bne.w	800530e <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004eb2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f040 8229 	bne.w	800530e <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d003      	beq.n	8004ecc <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d116      	bne.n	8004efa <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d108      	bne.n	8004ee8 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68da      	ldr	r2, [r3, #12]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8004ee4:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004ee6:	e01f      	b.n	8004f28 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68da      	ldr	r2, [r3, #12]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004ef6:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004ef8:	e016      	b.n	8004f28 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d109      	bne.n	8004f18 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f08:	f043 0220 	orr.w	r2, r3, #32
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004f16:	e007      	b.n	8004f28 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	68da      	ldr	r2, [r3, #12]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8004f26:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d110      	bne.n	8004f54 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f44:	430b      	orrs	r3, r1
 8004f46:	431a      	orrs	r2, r3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f042 0202 	orr.w	r2, r2, #2
 8004f50:	611a      	str	r2, [r3, #16]
 8004f52:	e007      	b.n	8004f64 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	691a      	ldr	r2, [r3, #16]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f022 0202 	bic.w	r2, r2, #2
 8004f62:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f6c:	d112      	bne.n	8004f94 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6818      	ldr	r0, [r3, #0]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	2200      	movs	r2, #0
 8004f78:	4619      	mov	r1, r3
 8004f7a:	f7ff fc23 	bl	80047c4 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7ff fbd5 	bl	8004736 <LL_ADC_SetSamplingTimeCommonConfig>
 8004f8c:	e011      	b.n	8004fb2 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8004f8e:	bf00      	nop
 8004f90:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6818      	ldr	r0, [r3, #0]
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	f7ff fc0f 	bl	80047c4 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2100      	movs	r1, #0
 8004fac:	4618      	mov	r0, r3
 8004fae:	f7ff fbc2 	bl	8004736 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	695a      	ldr	r2, [r3, #20]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	08db      	lsrs	r3, r3, #3
 8004fbe:	f003 0303 	and.w	r3, r3, #3
 8004fc2:	005b      	lsls	r3, r3, #1
 8004fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	691b      	ldr	r3, [r3, #16]
 8004fd0:	2b04      	cmp	r3, #4
 8004fd2:	d022      	beq.n	800501a <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6818      	ldr	r0, [r3, #0]
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	6919      	ldr	r1, [r3, #16]
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fe4:	f7ff fb1c 	bl	8004620 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6818      	ldr	r0, [r3, #0]
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	6919      	ldr	r1, [r3, #16]
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	f7ff fb68 	bl	80046ca <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6818      	ldr	r0, [r3, #0]
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8005006:	2b01      	cmp	r3, #1
 8005008:	d102      	bne.n	8005010 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 800500a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800500e:	e000      	b.n	8005012 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8005010:	2300      	movs	r3, #0
 8005012:	461a      	mov	r2, r3
 8005014:	f7ff fb74 	bl	8004700 <LL_ADC_SetOffsetSaturation>
 8005018:	e179      	b.n	800530e <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2100      	movs	r1, #0
 8005020:	4618      	mov	r0, r3
 8005022:	f7ff fb21 	bl	8004668 <LL_ADC_GetOffsetChannel>
 8005026:	4603      	mov	r3, r0
 8005028:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800502c:	2b00      	cmp	r3, #0
 800502e:	d10a      	bne.n	8005046 <HAL_ADCEx_InjectedConfigChannel+0x352>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2100      	movs	r1, #0
 8005036:	4618      	mov	r0, r3
 8005038:	f7ff fb16 	bl	8004668 <LL_ADC_GetOffsetChannel>
 800503c:	4603      	mov	r3, r0
 800503e:	0e9b      	lsrs	r3, r3, #26
 8005040:	f003 021f 	and.w	r2, r3, #31
 8005044:	e01e      	b.n	8005084 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2100      	movs	r1, #0
 800504c:	4618      	mov	r0, r3
 800504e:	f7ff fb0b 	bl	8004668 <LL_ADC_GetOffsetChannel>
 8005052:	4603      	mov	r3, r0
 8005054:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005058:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800505c:	fa93 f3a3 	rbit	r3, r3
 8005060:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005064:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005068:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800506c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d101      	bne.n	8005078 <HAL_ADCEx_InjectedConfigChannel+0x384>
  {
    return 32U;
 8005074:	2320      	movs	r3, #32
 8005076:	e004      	b.n	8005082 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  }
  return __builtin_clz(value);
 8005078:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800507c:	fab3 f383 	clz	r3, r3
 8005080:	b2db      	uxtb	r3, r3
 8005082:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800508c:	2b00      	cmp	r3, #0
 800508e:	d105      	bne.n	800509c <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	0e9b      	lsrs	r3, r3, #26
 8005096:	f003 031f 	and.w	r3, r3, #31
 800509a:	e018      	b.n	80050ce <HAL_ADCEx_InjectedConfigChannel+0x3da>
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050a8:	fa93 f3a3 	rbit	r3, r3
 80050ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80050b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80050b4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 80050b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d101      	bne.n	80050c4 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 80050c0:	2320      	movs	r3, #32
 80050c2:	e004      	b.n	80050ce <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 80050c4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80050c8:	fab3 f383 	clz	r3, r3
 80050cc:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d106      	bne.n	80050e0 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2200      	movs	r2, #0
 80050d8:	2100      	movs	r1, #0
 80050da:	4618      	mov	r0, r3
 80050dc:	f7ff fada 	bl	8004694 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2101      	movs	r1, #1
 80050e6:	4618      	mov	r0, r3
 80050e8:	f7ff fabe 	bl	8004668 <LL_ADC_GetOffsetChannel>
 80050ec:	4603      	mov	r3, r0
 80050ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d10a      	bne.n	800510c <HAL_ADCEx_InjectedConfigChannel+0x418>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2101      	movs	r1, #1
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7ff fab3 	bl	8004668 <LL_ADC_GetOffsetChannel>
 8005102:	4603      	mov	r3, r0
 8005104:	0e9b      	lsrs	r3, r3, #26
 8005106:	f003 021f 	and.w	r2, r3, #31
 800510a:	e01e      	b.n	800514a <HAL_ADCEx_InjectedConfigChannel+0x456>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2101      	movs	r1, #1
 8005112:	4618      	mov	r0, r3
 8005114:	f7ff faa8 	bl	8004668 <LL_ADC_GetOffsetChannel>
 8005118:	4603      	mov	r3, r0
 800511a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800511e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005122:	fa93 f3a3 	rbit	r3, r3
 8005126:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800512a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800512e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8005132:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 800513a:	2320      	movs	r3, #32
 800513c:	e004      	b.n	8005148 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 800513e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005142:	fab3 f383 	clz	r3, r3
 8005146:	b2db      	uxtb	r3, r3
 8005148:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005152:	2b00      	cmp	r3, #0
 8005154:	d105      	bne.n	8005162 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	0e9b      	lsrs	r3, r3, #26
 800515c:	f003 031f 	and.w	r3, r3, #31
 8005160:	e018      	b.n	8005194 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800516a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800516e:	fa93 f3a3 	rbit	r3, r3
 8005172:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8005176:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800517a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800517e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8005186:	2320      	movs	r3, #32
 8005188:	e004      	b.n	8005194 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 800518a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800518e:	fab3 f383 	clz	r3, r3
 8005192:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005194:	429a      	cmp	r2, r3
 8005196:	d106      	bne.n	80051a6 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2200      	movs	r2, #0
 800519e:	2101      	movs	r1, #1
 80051a0:	4618      	mov	r0, r3
 80051a2:	f7ff fa77 	bl	8004694 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	2102      	movs	r1, #2
 80051ac:	4618      	mov	r0, r3
 80051ae:	f7ff fa5b 	bl	8004668 <LL_ADC_GetOffsetChannel>
 80051b2:	4603      	mov	r3, r0
 80051b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d10a      	bne.n	80051d2 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2102      	movs	r1, #2
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7ff fa50 	bl	8004668 <LL_ADC_GetOffsetChannel>
 80051c8:	4603      	mov	r3, r0
 80051ca:	0e9b      	lsrs	r3, r3, #26
 80051cc:	f003 021f 	and.w	r2, r3, #31
 80051d0:	e01e      	b.n	8005210 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2102      	movs	r1, #2
 80051d8:	4618      	mov	r0, r3
 80051da:	f7ff fa45 	bl	8004668 <LL_ADC_GetOffsetChannel>
 80051de:	4603      	mov	r3, r0
 80051e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051e8:	fa93 f3a3 	rbit	r3, r3
 80051ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80051f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80051f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80051f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d101      	bne.n	8005204 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8005200:	2320      	movs	r3, #32
 8005202:	e004      	b.n	800520e <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8005204:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005208:	fab3 f383 	clz	r3, r3
 800520c:	b2db      	uxtb	r3, r3
 800520e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005218:	2b00      	cmp	r3, #0
 800521a:	d105      	bne.n	8005228 <HAL_ADCEx_InjectedConfigChannel+0x534>
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	0e9b      	lsrs	r3, r3, #26
 8005222:	f003 031f 	and.w	r3, r3, #31
 8005226:	e014      	b.n	8005252 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800522e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005230:	fa93 f3a3 	rbit	r3, r3
 8005234:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8005236:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005238:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800523c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005240:	2b00      	cmp	r3, #0
 8005242:	d101      	bne.n	8005248 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8005244:	2320      	movs	r3, #32
 8005246:	e004      	b.n	8005252 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8005248:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800524c:	fab3 f383 	clz	r3, r3
 8005250:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005252:	429a      	cmp	r2, r3
 8005254:	d106      	bne.n	8005264 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	2200      	movs	r2, #0
 800525c:	2102      	movs	r1, #2
 800525e:	4618      	mov	r0, r3
 8005260:	f7ff fa18 	bl	8004694 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2103      	movs	r1, #3
 800526a:	4618      	mov	r0, r3
 800526c:	f7ff f9fc 	bl	8004668 <LL_ADC_GetOffsetChannel>
 8005270:	4603      	mov	r3, r0
 8005272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005276:	2b00      	cmp	r3, #0
 8005278:	d10a      	bne.n	8005290 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2103      	movs	r1, #3
 8005280:	4618      	mov	r0, r3
 8005282:	f7ff f9f1 	bl	8004668 <LL_ADC_GetOffsetChannel>
 8005286:	4603      	mov	r3, r0
 8005288:	0e9b      	lsrs	r3, r3, #26
 800528a:	f003 021f 	and.w	r2, r3, #31
 800528e:	e017      	b.n	80052c0 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2103      	movs	r1, #3
 8005296:	4618      	mov	r0, r3
 8005298:	f7ff f9e6 	bl	8004668 <LL_ADC_GetOffsetChannel>
 800529c:	4603      	mov	r3, r0
 800529e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052a2:	fa93 f3a3 	rbit	r3, r3
 80052a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80052a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80052aa:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80052ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 80052b2:	2320      	movs	r3, #32
 80052b4:	e003      	b.n	80052be <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 80052b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052b8:	fab3 f383 	clz	r3, r3
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d105      	bne.n	80052d8 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	0e9b      	lsrs	r3, r3, #26
 80052d2:	f003 031f 	and.w	r3, r3, #31
 80052d6:	e011      	b.n	80052fc <HAL_ADCEx_InjectedConfigChannel+0x608>
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052e0:	fa93 f3a3 	rbit	r3, r3
 80052e4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80052e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80052e8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80052ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 80052f0:	2320      	movs	r3, #32
 80052f2:	e003      	b.n	80052fc <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 80052f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80052f6:	fab3 f383 	clz	r3, r3
 80052fa:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d106      	bne.n	800530e <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2200      	movs	r2, #0
 8005306:	2103      	movs	r1, #3
 8005308:	4618      	mov	r0, r3
 800530a:	f7ff f9c3 	bl	8004694 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4618      	mov	r0, r3
 8005314:	f7ff fab4 	bl	8004880 <LL_ADC_IsEnabled>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	f040 813d 	bne.w	800559a <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6818      	ldr	r0, [r3, #0]
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	6819      	ldr	r1, [r3, #0]
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	461a      	mov	r2, r3
 800532e:	f7ff fa75 	bl	800481c <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	4aa2      	ldr	r2, [pc, #648]	@ (80055c0 <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 8005338:	4293      	cmp	r3, r2
 800533a:	f040 812e 	bne.w	800559a <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800534a:	2b00      	cmp	r3, #0
 800534c:	d10b      	bne.n	8005366 <HAL_ADCEx_InjectedConfigChannel+0x672>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	0e9b      	lsrs	r3, r3, #26
 8005354:	3301      	adds	r3, #1
 8005356:	f003 031f 	and.w	r3, r3, #31
 800535a:	2b09      	cmp	r3, #9
 800535c:	bf94      	ite	ls
 800535e:	2301      	movls	r3, #1
 8005360:	2300      	movhi	r3, #0
 8005362:	b2db      	uxtb	r3, r3
 8005364:	e019      	b.n	800539a <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800536c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800536e:	fa93 f3a3 	rbit	r3, r3
 8005372:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8005374:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005376:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8005378:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 800537e:	2320      	movs	r3, #32
 8005380:	e003      	b.n	800538a <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8005382:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005384:	fab3 f383 	clz	r3, r3
 8005388:	b2db      	uxtb	r3, r3
 800538a:	3301      	adds	r3, #1
 800538c:	f003 031f 	and.w	r3, r3, #31
 8005390:	2b09      	cmp	r3, #9
 8005392:	bf94      	ite	ls
 8005394:	2301      	movls	r3, #1
 8005396:	2300      	movhi	r3, #0
 8005398:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800539a:	2b00      	cmp	r3, #0
 800539c:	d079      	beq.n	8005492 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d107      	bne.n	80053ba <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	0e9b      	lsrs	r3, r3, #26
 80053b0:	3301      	adds	r3, #1
 80053b2:	069b      	lsls	r3, r3, #26
 80053b4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80053b8:	e015      	b.n	80053e6 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053c2:	fa93 f3a3 	rbit	r3, r3
 80053c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80053c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053ca:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80053cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d101      	bne.n	80053d6 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 80053d2:	2320      	movs	r3, #32
 80053d4:	e003      	b.n	80053de <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 80053d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053d8:	fab3 f383 	clz	r3, r3
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	3301      	adds	r3, #1
 80053e0:	069b      	lsls	r3, r3, #26
 80053e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d109      	bne.n	8005406 <HAL_ADCEx_InjectedConfigChannel+0x712>
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	0e9b      	lsrs	r3, r3, #26
 80053f8:	3301      	adds	r3, #1
 80053fa:	f003 031f 	and.w	r3, r3, #31
 80053fe:	2101      	movs	r1, #1
 8005400:	fa01 f303 	lsl.w	r3, r1, r3
 8005404:	e017      	b.n	8005436 <HAL_ADCEx_InjectedConfigChannel+0x742>
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800540c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800540e:	fa93 f3a3 	rbit	r3, r3
 8005412:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8005414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005416:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8005418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800541a:	2b00      	cmp	r3, #0
 800541c:	d101      	bne.n	8005422 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 800541e:	2320      	movs	r3, #32
 8005420:	e003      	b.n	800542a <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8005422:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005424:	fab3 f383 	clz	r3, r3
 8005428:	b2db      	uxtb	r3, r3
 800542a:	3301      	adds	r3, #1
 800542c:	f003 031f 	and.w	r3, r3, #31
 8005430:	2101      	movs	r1, #1
 8005432:	fa01 f303 	lsl.w	r3, r1, r3
 8005436:	ea42 0103 	orr.w	r1, r2, r3
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10a      	bne.n	800545c <HAL_ADCEx_InjectedConfigChannel+0x768>
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	0e9b      	lsrs	r3, r3, #26
 800544c:	3301      	adds	r3, #1
 800544e:	f003 021f 	and.w	r2, r3, #31
 8005452:	4613      	mov	r3, r2
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	4413      	add	r3, r2
 8005458:	051b      	lsls	r3, r3, #20
 800545a:	e018      	b.n	800548e <HAL_ADCEx_InjectedConfigChannel+0x79a>
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005464:	fa93 f3a3 	rbit	r3, r3
 8005468:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800546a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800546e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005470:	2b00      	cmp	r3, #0
 8005472:	d101      	bne.n	8005478 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8005474:	2320      	movs	r3, #32
 8005476:	e003      	b.n	8005480 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8005478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800547a:	fab3 f383 	clz	r3, r3
 800547e:	b2db      	uxtb	r3, r3
 8005480:	3301      	adds	r3, #1
 8005482:	f003 021f 	and.w	r2, r3, #31
 8005486:	4613      	mov	r3, r2
 8005488:	005b      	lsls	r3, r3, #1
 800548a:	4413      	add	r3, r2
 800548c:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800548e:	430b      	orrs	r3, r1
 8005490:	e07e      	b.n	8005590 <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800549a:	2b00      	cmp	r3, #0
 800549c:	d107      	bne.n	80054ae <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	0e9b      	lsrs	r3, r3, #26
 80054a4:	3301      	adds	r3, #1
 80054a6:	069b      	lsls	r3, r3, #26
 80054a8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80054ac:	e015      	b.n	80054da <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b6:	fa93 f3a3 	rbit	r3, r3
 80054ba:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80054bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80054c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 80054c6:	2320      	movs	r3, #32
 80054c8:	e003      	b.n	80054d2 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 80054ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054cc:	fab3 f383 	clz	r3, r3
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	3301      	adds	r3, #1
 80054d4:	069b      	lsls	r3, r3, #26
 80054d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d109      	bne.n	80054fa <HAL_ADCEx_InjectedConfigChannel+0x806>
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	0e9b      	lsrs	r3, r3, #26
 80054ec:	3301      	adds	r3, #1
 80054ee:	f003 031f 	and.w	r3, r3, #31
 80054f2:	2101      	movs	r1, #1
 80054f4:	fa01 f303 	lsl.w	r3, r1, r3
 80054f8:	e017      	b.n	800552a <HAL_ADCEx_InjectedConfigChannel+0x836>
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	fa93 f3a3 	rbit	r3, r3
 8005506:	61bb      	str	r3, [r7, #24]
  return result;
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8005512:	2320      	movs	r3, #32
 8005514:	e003      	b.n	800551e <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8005516:	6a3b      	ldr	r3, [r7, #32]
 8005518:	fab3 f383 	clz	r3, r3
 800551c:	b2db      	uxtb	r3, r3
 800551e:	3301      	adds	r3, #1
 8005520:	f003 031f 	and.w	r3, r3, #31
 8005524:	2101      	movs	r1, #1
 8005526:	fa01 f303 	lsl.w	r3, r1, r3
 800552a:	ea42 0103 	orr.w	r1, r2, r3
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005536:	2b00      	cmp	r3, #0
 8005538:	d10d      	bne.n	8005556 <HAL_ADCEx_InjectedConfigChannel+0x862>
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	0e9b      	lsrs	r3, r3, #26
 8005540:	3301      	adds	r3, #1
 8005542:	f003 021f 	and.w	r2, r3, #31
 8005546:	4613      	mov	r3, r2
 8005548:	005b      	lsls	r3, r3, #1
 800554a:	4413      	add	r3, r2
 800554c:	3b1e      	subs	r3, #30
 800554e:	051b      	lsls	r3, r3, #20
 8005550:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005554:	e01b      	b.n	800558e <HAL_ADCEx_InjectedConfigChannel+0x89a>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	fa93 f3a3 	rbit	r3, r3
 8005562:	60fb      	str	r3, [r7, #12]
  return result;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d101      	bne.n	8005572 <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 800556e:	2320      	movs	r3, #32
 8005570:	e003      	b.n	800557a <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	fab3 f383 	clz	r3, r3
 8005578:	b2db      	uxtb	r3, r3
 800557a:	3301      	adds	r3, #1
 800557c:	f003 021f 	and.w	r2, r3, #31
 8005580:	4613      	mov	r3, r2
 8005582:	005b      	lsls	r3, r3, #1
 8005584:	4413      	add	r3, r2
 8005586:	3b1e      	subs	r3, #30
 8005588:	051b      	lsls	r3, r3, #20
 800558a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800558e:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005594:	4619      	mov	r1, r3
 8005596:	f7ff f915 	bl	80047c4 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	4b09      	ldr	r3, [pc, #36]	@ (80055c4 <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 80055a0:	4013      	ands	r3, r2
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f000 80b2 	beq.w	800570c <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80055b0:	d004      	beq.n	80055bc <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a04      	ldr	r2, [pc, #16]	@ (80055c8 <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d109      	bne.n	80055d0 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 80055bc:	4b03      	ldr	r3, [pc, #12]	@ (80055cc <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 80055be:	e008      	b.n	80055d2 <HAL_ADCEx_InjectedConfigChannel+0x8de>
 80055c0:	407f0000 	.word	0x407f0000
 80055c4:	80080000 	.word	0x80080000
 80055c8:	50000100 	.word	0x50000100
 80055cc:	50000300 	.word	0x50000300
 80055d0:	4b53      	ldr	r3, [pc, #332]	@ (8005720 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80055d2:	4618      	mov	r0, r3
 80055d4:	f7ff f815 	bl	8004602 <LL_ADC_GetCommonPathInternalCh>
 80055d8:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a50      	ldr	r2, [pc, #320]	@ (8005724 <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d004      	beq.n	80055f0 <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a4f      	ldr	r2, [pc, #316]	@ (8005728 <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d139      	bne.n	8005664 <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80055f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80055f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d133      	bne.n	8005664 <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005604:	d004      	beq.n	8005610 <HAL_ADCEx_InjectedConfigChannel+0x91c>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a48      	ldr	r2, [pc, #288]	@ (800572c <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d17a      	bne.n	8005706 <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005618:	d004      	beq.n	8005624 <HAL_ADCEx_InjectedConfigChannel+0x930>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a44      	ldr	r2, [pc, #272]	@ (8005730 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d101      	bne.n	8005628 <HAL_ADCEx_InjectedConfigChannel+0x934>
 8005624:	4a43      	ldr	r2, [pc, #268]	@ (8005734 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8005626:	e000      	b.n	800562a <HAL_ADCEx_InjectedConfigChannel+0x936>
 8005628:	4a3d      	ldr	r2, [pc, #244]	@ (8005720 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 800562a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800562e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005632:	4619      	mov	r1, r3
 8005634:	4610      	mov	r0, r2
 8005636:	f7fe ffd1 	bl	80045dc <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 800563a:	4b3f      	ldr	r3, [pc, #252]	@ (8005738 <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	099b      	lsrs	r3, r3, #6
 8005640:	4a3e      	ldr	r2, [pc, #248]	@ (800573c <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 8005642:	fba2 2303 	umull	r2, r3, r2, r3
 8005646:	099a      	lsrs	r2, r3, #6
 8005648:	4613      	mov	r3, r2
 800564a:	005b      	lsls	r3, r3, #1
 800564c:	4413      	add	r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8005652:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8005654:	e002      	b.n	800565c <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	3b01      	subs	r3, #1
 800565a:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1f9      	bne.n	8005656 <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005662:	e050      	b.n	8005706 <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a35      	ldr	r2, [pc, #212]	@ (8005740 <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d125      	bne.n	80056ba <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800566e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005672:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005676:	2b00      	cmp	r3, #0
 8005678:	d11f      	bne.n	80056ba <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a2c      	ldr	r2, [pc, #176]	@ (8005730 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d104      	bne.n	800568e <HAL_ADCEx_InjectedConfigChannel+0x99a>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a2e      	ldr	r2, [pc, #184]	@ (8005744 <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d03d      	beq.n	800570a <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005696:	d004      	beq.n	80056a2 <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a24      	ldr	r2, [pc, #144]	@ (8005730 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d101      	bne.n	80056a6 <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 80056a2:	4a24      	ldr	r2, [pc, #144]	@ (8005734 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 80056a4:	e000      	b.n	80056a8 <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 80056a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005720 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80056a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80056ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80056b0:	4619      	mov	r1, r3
 80056b2:	4610      	mov	r0, r2
 80056b4:	f7fe ff92 	bl	80045dc <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80056b8:	e027      	b.n	800570a <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a22      	ldr	r2, [pc, #136]	@ (8005748 <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d123      	bne.n	800570c <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80056c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80056c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d11d      	bne.n	800570c <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a16      	ldr	r2, [pc, #88]	@ (8005730 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d018      	beq.n	800570c <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056e2:	d004      	beq.n	80056ee <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a11      	ldr	r2, [pc, #68]	@ (8005730 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d101      	bne.n	80056f2 <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 80056ee:	4a11      	ldr	r2, [pc, #68]	@ (8005734 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 80056f0:	e000      	b.n	80056f4 <HAL_ADCEx_InjectedConfigChannel+0xa00>
 80056f2:	4a0b      	ldr	r2, [pc, #44]	@ (8005720 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80056f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80056f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80056fc:	4619      	mov	r1, r3
 80056fe:	4610      	mov	r0, r2
 8005700:	f7fe ff6c 	bl	80045dc <LL_ADC_SetCommonPathInternalCh>
 8005704:	e002      	b.n	800570c <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005706:	bf00      	nop
 8005708:	e000      	b.n	800570c <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800570a:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005714:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005718:	4618      	mov	r0, r3
 800571a:	37d8      	adds	r7, #216	@ 0xd8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}
 8005720:	50000700 	.word	0x50000700
 8005724:	c3210000 	.word	0xc3210000
 8005728:	90c00010 	.word	0x90c00010
 800572c:	50000600 	.word	0x50000600
 8005730:	50000100 	.word	0x50000100
 8005734:	50000300 	.word	0x50000300
 8005738:	20000008 	.word	0x20000008
 800573c:	053e2d63 	.word	0x053e2d63
 8005740:	c7520000 	.word	0xc7520000
 8005744:	50000500 	.word	0x50000500
 8005748:	cb840000 	.word	0xcb840000

0800574c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800574c:	b590      	push	{r4, r7, lr}
 800574e:	b0a1      	sub	sp, #132	@ 0x84
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005756:	2300      	movs	r3, #0
 8005758:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005762:	2b01      	cmp	r3, #1
 8005764:	d101      	bne.n	800576a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005766:	2302      	movs	r3, #2
 8005768:	e0e7      	b.n	800593a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005772:	2300      	movs	r3, #0
 8005774:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005776:	2300      	movs	r3, #0
 8005778:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005782:	d102      	bne.n	800578a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005784:	4b6f      	ldr	r3, [pc, #444]	@ (8005944 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005786:	60bb      	str	r3, [r7, #8]
 8005788:	e009      	b.n	800579e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a6e      	ldr	r2, [pc, #440]	@ (8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d102      	bne.n	800579a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005794:	4b6d      	ldr	r3, [pc, #436]	@ (800594c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005796:	60bb      	str	r3, [r7, #8]
 8005798:	e001      	b.n	800579e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800579a:	2300      	movs	r3, #0
 800579c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d10b      	bne.n	80057bc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057a8:	f043 0220 	orr.w	r2, r3, #32
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e0be      	b.n	800593a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	4618      	mov	r0, r3
 80057c0:	f7ff f871 	bl	80048a6 <LL_ADC_REG_IsConversionOngoing>
 80057c4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7ff f86b 	bl	80048a6 <LL_ADC_REG_IsConversionOngoing>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	f040 80a0 	bne.w	8005918 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80057d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f040 809c 	bne.w	8005918 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057e8:	d004      	beq.n	80057f4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a55      	ldr	r2, [pc, #340]	@ (8005944 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d101      	bne.n	80057f8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80057f4:	4b56      	ldr	r3, [pc, #344]	@ (8005950 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80057f6:	e000      	b.n	80057fa <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80057f8:	4b56      	ldr	r3, [pc, #344]	@ (8005954 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80057fa:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d04b      	beq.n	800589c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005804:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	6859      	ldr	r1, [r3, #4]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005816:	035b      	lsls	r3, r3, #13
 8005818:	430b      	orrs	r3, r1
 800581a:	431a      	orrs	r2, r3
 800581c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800581e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005828:	d004      	beq.n	8005834 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a45      	ldr	r2, [pc, #276]	@ (8005944 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d10f      	bne.n	8005854 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005834:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005838:	f7ff f822 	bl	8004880 <LL_ADC_IsEnabled>
 800583c:	4604      	mov	r4, r0
 800583e:	4841      	ldr	r0, [pc, #260]	@ (8005944 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005840:	f7ff f81e 	bl	8004880 <LL_ADC_IsEnabled>
 8005844:	4603      	mov	r3, r0
 8005846:	4323      	orrs	r3, r4
 8005848:	2b00      	cmp	r3, #0
 800584a:	bf0c      	ite	eq
 800584c:	2301      	moveq	r3, #1
 800584e:	2300      	movne	r3, #0
 8005850:	b2db      	uxtb	r3, r3
 8005852:	e012      	b.n	800587a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005854:	483c      	ldr	r0, [pc, #240]	@ (8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005856:	f7ff f813 	bl	8004880 <LL_ADC_IsEnabled>
 800585a:	4604      	mov	r4, r0
 800585c:	483b      	ldr	r0, [pc, #236]	@ (800594c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800585e:	f7ff f80f 	bl	8004880 <LL_ADC_IsEnabled>
 8005862:	4603      	mov	r3, r0
 8005864:	431c      	orrs	r4, r3
 8005866:	483c      	ldr	r0, [pc, #240]	@ (8005958 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005868:	f7ff f80a 	bl	8004880 <LL_ADC_IsEnabled>
 800586c:	4603      	mov	r3, r0
 800586e:	4323      	orrs	r3, r4
 8005870:	2b00      	cmp	r3, #0
 8005872:	bf0c      	ite	eq
 8005874:	2301      	moveq	r3, #1
 8005876:	2300      	movne	r3, #0
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d056      	beq.n	800592c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800587e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005886:	f023 030f 	bic.w	r3, r3, #15
 800588a:	683a      	ldr	r2, [r7, #0]
 800588c:	6811      	ldr	r1, [r2, #0]
 800588e:	683a      	ldr	r2, [r7, #0]
 8005890:	6892      	ldr	r2, [r2, #8]
 8005892:	430a      	orrs	r2, r1
 8005894:	431a      	orrs	r2, r3
 8005896:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005898:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800589a:	e047      	b.n	800592c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800589c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80058a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058a6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058b0:	d004      	beq.n	80058bc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a23      	ldr	r2, [pc, #140]	@ (8005944 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d10f      	bne.n	80058dc <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80058bc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80058c0:	f7fe ffde 	bl	8004880 <LL_ADC_IsEnabled>
 80058c4:	4604      	mov	r4, r0
 80058c6:	481f      	ldr	r0, [pc, #124]	@ (8005944 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80058c8:	f7fe ffda 	bl	8004880 <LL_ADC_IsEnabled>
 80058cc:	4603      	mov	r3, r0
 80058ce:	4323      	orrs	r3, r4
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	bf0c      	ite	eq
 80058d4:	2301      	moveq	r3, #1
 80058d6:	2300      	movne	r3, #0
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	e012      	b.n	8005902 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80058dc:	481a      	ldr	r0, [pc, #104]	@ (8005948 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80058de:	f7fe ffcf 	bl	8004880 <LL_ADC_IsEnabled>
 80058e2:	4604      	mov	r4, r0
 80058e4:	4819      	ldr	r0, [pc, #100]	@ (800594c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80058e6:	f7fe ffcb 	bl	8004880 <LL_ADC_IsEnabled>
 80058ea:	4603      	mov	r3, r0
 80058ec:	431c      	orrs	r4, r3
 80058ee:	481a      	ldr	r0, [pc, #104]	@ (8005958 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80058f0:	f7fe ffc6 	bl	8004880 <LL_ADC_IsEnabled>
 80058f4:	4603      	mov	r3, r0
 80058f6:	4323      	orrs	r3, r4
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	bf0c      	ite	eq
 80058fc:	2301      	moveq	r3, #1
 80058fe:	2300      	movne	r3, #0
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d012      	beq.n	800592c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005906:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800590e:	f023 030f 	bic.w	r3, r3, #15
 8005912:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005914:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005916:	e009      	b.n	800592c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800591c:	f043 0220 	orr.w	r2, r3, #32
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800592a:	e000      	b.n	800592e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800592c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005936:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800593a:	4618      	mov	r0, r3
 800593c:	3784      	adds	r7, #132	@ 0x84
 800593e:	46bd      	mov	sp, r7
 8005940:	bd90      	pop	{r4, r7, pc}
 8005942:	bf00      	nop
 8005944:	50000100 	.word	0x50000100
 8005948:	50000400 	.word	0x50000400
 800594c:	50000500 	.word	0x50000500
 8005950:	50000300 	.word	0x50000300
 8005954:	50000700 	.word	0x50000700
 8005958:	50000600 	.word	0x50000600

0800595c <__NVIC_SetPriorityGrouping>:
{
 800595c:	b480      	push	{r7}
 800595e:	b085      	sub	sp, #20
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f003 0307 	and.w	r3, r3, #7
 800596a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800596c:	4b0c      	ldr	r3, [pc, #48]	@ (80059a0 <__NVIC_SetPriorityGrouping+0x44>)
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005972:	68ba      	ldr	r2, [r7, #8]
 8005974:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005978:	4013      	ands	r3, r2
 800597a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005984:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005988:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800598c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800598e:	4a04      	ldr	r2, [pc, #16]	@ (80059a0 <__NVIC_SetPriorityGrouping+0x44>)
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	60d3      	str	r3, [r2, #12]
}
 8005994:	bf00      	nop
 8005996:	3714      	adds	r7, #20
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr
 80059a0:	e000ed00 	.word	0xe000ed00

080059a4 <__NVIC_GetPriorityGrouping>:
{
 80059a4:	b480      	push	{r7}
 80059a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80059a8:	4b04      	ldr	r3, [pc, #16]	@ (80059bc <__NVIC_GetPriorityGrouping+0x18>)
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	0a1b      	lsrs	r3, r3, #8
 80059ae:	f003 0307 	and.w	r3, r3, #7
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr
 80059bc:	e000ed00 	.word	0xe000ed00

080059c0 <__NVIC_EnableIRQ>:
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	4603      	mov	r3, r0
 80059c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	db0b      	blt.n	80059ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059d2:	79fb      	ldrb	r3, [r7, #7]
 80059d4:	f003 021f 	and.w	r2, r3, #31
 80059d8:	4907      	ldr	r1, [pc, #28]	@ (80059f8 <__NVIC_EnableIRQ+0x38>)
 80059da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059de:	095b      	lsrs	r3, r3, #5
 80059e0:	2001      	movs	r0, #1
 80059e2:	fa00 f202 	lsl.w	r2, r0, r2
 80059e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80059ea:	bf00      	nop
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr
 80059f6:	bf00      	nop
 80059f8:	e000e100 	.word	0xe000e100

080059fc <__NVIC_SetPriority>:
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	4603      	mov	r3, r0
 8005a04:	6039      	str	r1, [r7, #0]
 8005a06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	db0a      	blt.n	8005a26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	b2da      	uxtb	r2, r3
 8005a14:	490c      	ldr	r1, [pc, #48]	@ (8005a48 <__NVIC_SetPriority+0x4c>)
 8005a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a1a:	0112      	lsls	r2, r2, #4
 8005a1c:	b2d2      	uxtb	r2, r2
 8005a1e:	440b      	add	r3, r1
 8005a20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005a24:	e00a      	b.n	8005a3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	b2da      	uxtb	r2, r3
 8005a2a:	4908      	ldr	r1, [pc, #32]	@ (8005a4c <__NVIC_SetPriority+0x50>)
 8005a2c:	79fb      	ldrb	r3, [r7, #7]
 8005a2e:	f003 030f 	and.w	r3, r3, #15
 8005a32:	3b04      	subs	r3, #4
 8005a34:	0112      	lsls	r2, r2, #4
 8005a36:	b2d2      	uxtb	r2, r2
 8005a38:	440b      	add	r3, r1
 8005a3a:	761a      	strb	r2, [r3, #24]
}
 8005a3c:	bf00      	nop
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr
 8005a48:	e000e100 	.word	0xe000e100
 8005a4c:	e000ed00 	.word	0xe000ed00

08005a50 <NVIC_EncodePriority>:
{
 8005a50:	b480      	push	{r7}
 8005a52:	b089      	sub	sp, #36	@ 0x24
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f003 0307 	and.w	r3, r3, #7
 8005a62:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	f1c3 0307 	rsb	r3, r3, #7
 8005a6a:	2b04      	cmp	r3, #4
 8005a6c:	bf28      	it	cs
 8005a6e:	2304      	movcs	r3, #4
 8005a70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	3304      	adds	r3, #4
 8005a76:	2b06      	cmp	r3, #6
 8005a78:	d902      	bls.n	8005a80 <NVIC_EncodePriority+0x30>
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	3b03      	subs	r3, #3
 8005a7e:	e000      	b.n	8005a82 <NVIC_EncodePriority+0x32>
 8005a80:	2300      	movs	r3, #0
 8005a82:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a84:	f04f 32ff 	mov.w	r2, #4294967295
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8e:	43da      	mvns	r2, r3
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	401a      	ands	r2, r3
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a98:	f04f 31ff 	mov.w	r1, #4294967295
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa2:	43d9      	mvns	r1, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005aa8:	4313      	orrs	r3, r2
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3724      	adds	r7, #36	@ 0x24
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr
	...

08005ab8 <SysTick_Config>:
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ac8:	d301      	bcc.n	8005ace <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8005aca:	2301      	movs	r3, #1
 8005acc:	e00f      	b.n	8005aee <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ace:	4a0a      	ldr	r2, [pc, #40]	@ (8005af8 <SysTick_Config+0x40>)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	3b01      	subs	r3, #1
 8005ad4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ad6:	210f      	movs	r1, #15
 8005ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8005adc:	f7ff ff8e 	bl	80059fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ae0:	4b05      	ldr	r3, [pc, #20]	@ (8005af8 <SysTick_Config+0x40>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005ae6:	4b04      	ldr	r3, [pc, #16]	@ (8005af8 <SysTick_Config+0x40>)
 8005ae8:	2207      	movs	r2, #7
 8005aea:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3708      	adds	r7, #8
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	e000e010 	.word	0xe000e010

08005afc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f7ff ff29 	bl	800595c <__NVIC_SetPriorityGrouping>
}
 8005b0a:	bf00      	nop
 8005b0c:	3708      	adds	r7, #8
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}

08005b12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b12:	b580      	push	{r7, lr}
 8005b14:	b086      	sub	sp, #24
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	4603      	mov	r3, r0
 8005b1a:	60b9      	str	r1, [r7, #8]
 8005b1c:	607a      	str	r2, [r7, #4]
 8005b1e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005b20:	f7ff ff40 	bl	80059a4 <__NVIC_GetPriorityGrouping>
 8005b24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	68b9      	ldr	r1, [r7, #8]
 8005b2a:	6978      	ldr	r0, [r7, #20]
 8005b2c:	f7ff ff90 	bl	8005a50 <NVIC_EncodePriority>
 8005b30:	4602      	mov	r2, r0
 8005b32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b36:	4611      	mov	r1, r2
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f7ff ff5f 	bl	80059fc <__NVIC_SetPriority>
}
 8005b3e:	bf00      	nop
 8005b40:	3718      	adds	r7, #24
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b082      	sub	sp, #8
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff ff33 	bl	80059c0 <__NVIC_EnableIRQ>
}
 8005b5a:	bf00      	nop
 8005b5c:	3708      	adds	r7, #8
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b082      	sub	sp, #8
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f7ff ffa4 	bl	8005ab8 <SysTick_Config>
 8005b70:	4603      	mov	r3, r0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005b7a:	b480      	push	{r7}
 8005b7c:	b087      	sub	sp, #28
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	60f8      	str	r0, [r7, #12]
 8005b82:	460b      	mov	r3, r1
 8005b84:	607a      	str	r2, [r7, #4]
 8005b86:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8005b8c:	7afb      	ldrb	r3, [r7, #11]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d103      	bne.n	8005b9a <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	605a      	str	r2, [r3, #4]
      break;
 8005b98:	e005      	b.n	8005ba6 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	75fb      	strb	r3, [r7, #23]
      break;
 8005ba4:	bf00      	nop
  }

  return status;
 8005ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	371c      	adds	r7, #28
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d101      	bne.n	8005bc8 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e003      	b.n	8005bd0 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	683a      	ldr	r2, [r7, #0]
 8005bcc:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005bce:	2300      	movs	r3, #0
  }
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	370c      	adds	r7, #12
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr

08005bdc <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b086      	sub	sp, #24
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	0c1b      	lsrs	r3, r3, #16
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 031f 	and.w	r3, r3, #31
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005bfe:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	015a      	lsls	r2, r3, #5
 8005c04:	4b0c      	ldr	r3, [pc, #48]	@ (8005c38 <HAL_EXTI_IRQHandler+0x5c>)
 8005c06:	4413      	add	r3, r2
 8005c08:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	4013      	ands	r3, r2
 8005c12:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d009      	beq.n	8005c2e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	693a      	ldr	r2, [r7, #16]
 8005c1e:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d002      	beq.n	8005c2e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	4798      	blx	r3
    }
  }
}
 8005c2e:	bf00      	nop
 8005c30:	3718      	adds	r7, #24
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	40010414 	.word	0x40010414

08005c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b087      	sub	sp, #28
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005c46:	2300      	movs	r3, #0
 8005c48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005c4a:	e15a      	b.n	8005f02 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	2101      	movs	r1, #1
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	fa01 f303 	lsl.w	r3, r1, r3
 8005c58:	4013      	ands	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	f000 814c 	beq.w	8005efc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	f003 0303 	and.w	r3, r3, #3
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d005      	beq.n	8005c7c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005c78:	2b02      	cmp	r3, #2
 8005c7a:	d130      	bne.n	8005cde <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	005b      	lsls	r3, r3, #1
 8005c86:	2203      	movs	r2, #3
 8005c88:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8c:	43db      	mvns	r3, r3
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	4013      	ands	r3, r2
 8005c92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	68da      	ldr	r2, [r3, #12]
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	005b      	lsls	r3, r3, #1
 8005c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	693a      	ldr	r2, [r7, #16]
 8005caa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cba:	43db      	mvns	r3, r3
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	091b      	lsrs	r3, r3, #4
 8005cc8:	f003 0201 	and.w	r2, r3, #1
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd2:	693a      	ldr	r2, [r7, #16]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	f003 0303 	and.w	r3, r3, #3
 8005ce6:	2b03      	cmp	r3, #3
 8005ce8:	d017      	beq.n	8005d1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	005b      	lsls	r3, r3, #1
 8005cf4:	2203      	movs	r2, #3
 8005cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cfa:	43db      	mvns	r3, r3
 8005cfc:	693a      	ldr	r2, [r7, #16]
 8005cfe:	4013      	ands	r3, r2
 8005d00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	689a      	ldr	r2, [r3, #8]
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	005b      	lsls	r3, r3, #1
 8005d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	f003 0303 	and.w	r3, r3, #3
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d123      	bne.n	8005d6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	08da      	lsrs	r2, r3, #3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	3208      	adds	r2, #8
 8005d2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f003 0307 	and.w	r3, r3, #7
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	220f      	movs	r2, #15
 8005d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d42:	43db      	mvns	r3, r3
 8005d44:	693a      	ldr	r2, [r7, #16]
 8005d46:	4013      	ands	r3, r2
 8005d48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	691a      	ldr	r2, [r3, #16]
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f003 0307 	and.w	r3, r3, #7
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	08da      	lsrs	r2, r3, #3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	3208      	adds	r2, #8
 8005d68:	6939      	ldr	r1, [r7, #16]
 8005d6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	005b      	lsls	r3, r3, #1
 8005d78:	2203      	movs	r2, #3
 8005d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d7e:	43db      	mvns	r3, r3
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	4013      	ands	r3, r2
 8005d84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	f003 0203 	and.w	r2, r3, #3
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	fa02 f303 	lsl.w	r3, r2, r3
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	f000 80a6 	beq.w	8005efc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005db0:	4b5b      	ldr	r3, [pc, #364]	@ (8005f20 <HAL_GPIO_Init+0x2e4>)
 8005db2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005db4:	4a5a      	ldr	r2, [pc, #360]	@ (8005f20 <HAL_GPIO_Init+0x2e4>)
 8005db6:	f043 0301 	orr.w	r3, r3, #1
 8005dba:	6613      	str	r3, [r2, #96]	@ 0x60
 8005dbc:	4b58      	ldr	r3, [pc, #352]	@ (8005f20 <HAL_GPIO_Init+0x2e4>)
 8005dbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dc0:	f003 0301 	and.w	r3, r3, #1
 8005dc4:	60bb      	str	r3, [r7, #8]
 8005dc6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005dc8:	4a56      	ldr	r2, [pc, #344]	@ (8005f24 <HAL_GPIO_Init+0x2e8>)
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	089b      	lsrs	r3, r3, #2
 8005dce:	3302      	adds	r3, #2
 8005dd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	f003 0303 	and.w	r3, r3, #3
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	220f      	movs	r2, #15
 8005de0:	fa02 f303 	lsl.w	r3, r2, r3
 8005de4:	43db      	mvns	r3, r3
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	4013      	ands	r3, r2
 8005dea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005df2:	d01f      	beq.n	8005e34 <HAL_GPIO_Init+0x1f8>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	4a4c      	ldr	r2, [pc, #304]	@ (8005f28 <HAL_GPIO_Init+0x2ec>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d019      	beq.n	8005e30 <HAL_GPIO_Init+0x1f4>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a4b      	ldr	r2, [pc, #300]	@ (8005f2c <HAL_GPIO_Init+0x2f0>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d013      	beq.n	8005e2c <HAL_GPIO_Init+0x1f0>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a4a      	ldr	r2, [pc, #296]	@ (8005f30 <HAL_GPIO_Init+0x2f4>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d00d      	beq.n	8005e28 <HAL_GPIO_Init+0x1ec>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a49      	ldr	r2, [pc, #292]	@ (8005f34 <HAL_GPIO_Init+0x2f8>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d007      	beq.n	8005e24 <HAL_GPIO_Init+0x1e8>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	4a48      	ldr	r2, [pc, #288]	@ (8005f38 <HAL_GPIO_Init+0x2fc>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d101      	bne.n	8005e20 <HAL_GPIO_Init+0x1e4>
 8005e1c:	2305      	movs	r3, #5
 8005e1e:	e00a      	b.n	8005e36 <HAL_GPIO_Init+0x1fa>
 8005e20:	2306      	movs	r3, #6
 8005e22:	e008      	b.n	8005e36 <HAL_GPIO_Init+0x1fa>
 8005e24:	2304      	movs	r3, #4
 8005e26:	e006      	b.n	8005e36 <HAL_GPIO_Init+0x1fa>
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e004      	b.n	8005e36 <HAL_GPIO_Init+0x1fa>
 8005e2c:	2302      	movs	r3, #2
 8005e2e:	e002      	b.n	8005e36 <HAL_GPIO_Init+0x1fa>
 8005e30:	2301      	movs	r3, #1
 8005e32:	e000      	b.n	8005e36 <HAL_GPIO_Init+0x1fa>
 8005e34:	2300      	movs	r3, #0
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	f002 0203 	and.w	r2, r2, #3
 8005e3c:	0092      	lsls	r2, r2, #2
 8005e3e:	4093      	lsls	r3, r2
 8005e40:	693a      	ldr	r2, [r7, #16]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005e46:	4937      	ldr	r1, [pc, #220]	@ (8005f24 <HAL_GPIO_Init+0x2e8>)
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	089b      	lsrs	r3, r3, #2
 8005e4c:	3302      	adds	r3, #2
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005e54:	4b39      	ldr	r3, [pc, #228]	@ (8005f3c <HAL_GPIO_Init+0x300>)
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	43db      	mvns	r3, r3
 8005e5e:	693a      	ldr	r2, [r7, #16]
 8005e60:	4013      	ands	r3, r2
 8005e62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d003      	beq.n	8005e78 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005e78:	4a30      	ldr	r2, [pc, #192]	@ (8005f3c <HAL_GPIO_Init+0x300>)
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005e7e:	4b2f      	ldr	r3, [pc, #188]	@ (8005f3c <HAL_GPIO_Init+0x300>)
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	43db      	mvns	r3, r3
 8005e88:	693a      	ldr	r2, [r7, #16]
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d003      	beq.n	8005ea2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005ea2:	4a26      	ldr	r2, [pc, #152]	@ (8005f3c <HAL_GPIO_Init+0x300>)
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005ea8:	4b24      	ldr	r3, [pc, #144]	@ (8005f3c <HAL_GPIO_Init+0x300>)
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	43db      	mvns	r3, r3
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d003      	beq.n	8005ecc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005ecc:	4a1b      	ldr	r2, [pc, #108]	@ (8005f3c <HAL_GPIO_Init+0x300>)
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8005f3c <HAL_GPIO_Init+0x300>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	43db      	mvns	r3, r3
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	4013      	ands	r3, r2
 8005ee0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d003      	beq.n	8005ef6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005eee:	693a      	ldr	r2, [r7, #16]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005ef6:	4a11      	ldr	r2, [pc, #68]	@ (8005f3c <HAL_GPIO_Init+0x300>)
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	3301      	adds	r3, #1
 8005f00:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	fa22 f303 	lsr.w	r3, r2, r3
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f47f ae9d 	bne.w	8005c4c <HAL_GPIO_Init+0x10>
  }
}
 8005f12:	bf00      	nop
 8005f14:	bf00      	nop
 8005f16:	371c      	adds	r7, #28
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr
 8005f20:	40021000 	.word	0x40021000
 8005f24:	40010000 	.word	0x40010000
 8005f28:	48000400 	.word	0x48000400
 8005f2c:	48000800 	.word	0x48000800
 8005f30:	48000c00 	.word	0x48000c00
 8005f34:	48001000 	.word	0x48001000
 8005f38:	48001400 	.word	0x48001400
 8005f3c:	40010400 	.word	0x40010400

08005f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	460b      	mov	r3, r1
 8005f4a:	807b      	strh	r3, [r7, #2]
 8005f4c:	4613      	mov	r3, r2
 8005f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005f50:	787b      	ldrb	r3, [r7, #1]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005f56:	887a      	ldrh	r2, [r7, #2]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005f5c:	e002      	b.n	8005f64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005f5e:	887a      	ldrh	r2, [r7, #2]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005f64:	bf00      	nop
 8005f66:	370c      	adds	r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b085      	sub	sp, #20
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	460b      	mov	r3, r1
 8005f7a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	695b      	ldr	r3, [r3, #20]
 8005f80:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005f82:	887a      	ldrh	r2, [r7, #2]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	4013      	ands	r3, r2
 8005f88:	041a      	lsls	r2, r3, #16
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	43d9      	mvns	r1, r3
 8005f8e:	887b      	ldrh	r3, [r7, #2]
 8005f90:	400b      	ands	r3, r1
 8005f92:	431a      	orrs	r2, r3
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	619a      	str	r2, [r3, #24]
}
 8005f98:	bf00      	nop
 8005f9a:	3714      	adds	r7, #20
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	4603      	mov	r3, r0
 8005fac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005fae:	4b08      	ldr	r3, [pc, #32]	@ (8005fd0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fb0:	695a      	ldr	r2, [r3, #20]
 8005fb2:	88fb      	ldrh	r3, [r7, #6]
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d006      	beq.n	8005fc8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005fba:	4a05      	ldr	r2, [pc, #20]	@ (8005fd0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005fbc:	88fb      	ldrh	r3, [r7, #6]
 8005fbe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005fc0:	88fb      	ldrh	r3, [r7, #6]
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f7fc fc10 	bl	80027e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005fc8:	bf00      	nop
 8005fca:	3708      	adds	r7, #8
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	40010400 	.word	0x40010400

08005fd4 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b086      	sub	sp, #24
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d101      	bne.n	8005fe6 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e0be      	b.n	8006164 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2202      	movs	r2, #2
 8005fea:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2200      	movs	r2, #0
 8006012:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f003 0301 	and.w	r3, r3, #1
 800602e:	2b00      	cmp	r3, #0
 8006030:	d02e      	beq.n	8006090 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a4d      	ldr	r2, [pc, #308]	@ (800616c <HAL_HRTIM_Init+0x198>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d10b      	bne.n	8006054 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 800603c:	4b4c      	ldr	r3, [pc, #304]	@ (8006170 <HAL_HRTIM_Init+0x19c>)
 800603e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006040:	4a4b      	ldr	r2, [pc, #300]	@ (8006170 <HAL_HRTIM_Init+0x19c>)
 8006042:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006046:	6613      	str	r3, [r2, #96]	@ 0x60
 8006048:	4b49      	ldr	r3, [pc, #292]	@ (8006170 <HAL_HRTIM_Init+0x19c>)
 800604a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800604c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006050:	60fb      	str	r3, [r7, #12]
 8006052:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006062:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800606c:	693a      	ldr	r2, [r7, #16]
 800606e:	4313      	orrs	r3, r2
 8006070:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006078:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	695b      	ldr	r3, [r3, #20]
 800607e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006082:	693a      	ldr	r2, [r7, #16]
 8006084:	4313      	orrs	r3, r2
 8006086:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	f7fd fba3 	bl	80037dc <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f003 0302 	and.w	r3, r3, #2
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d012      	beq.n	80060c8 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060b0:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060ba:	693a      	ldr	r2, [r7, #16]
 80060bc:	4313      	orrs	r3, r2
 80060be:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2200      	movs	r2, #0
 80060d4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 80060d8:	2300      	movs	r3, #0
 80060da:	75fb      	strb	r3, [r7, #23]
 80060dc:	e03e      	b.n	800615c <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 80060de:	7dfa      	ldrb	r2, [r7, #23]
 80060e0:	6879      	ldr	r1, [r7, #4]
 80060e2:	4613      	mov	r3, r2
 80060e4:	00db      	lsls	r3, r3, #3
 80060e6:	1a9b      	subs	r3, r3, r2
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	440b      	add	r3, r1
 80060ec:	3318      	adds	r3, #24
 80060ee:	2200      	movs	r2, #0
 80060f0:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 80060f2:	7dfa      	ldrb	r2, [r7, #23]
 80060f4:	6879      	ldr	r1, [r7, #4]
 80060f6:	4613      	mov	r3, r2
 80060f8:	00db      	lsls	r3, r3, #3
 80060fa:	1a9b      	subs	r3, r3, r2
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	440b      	add	r3, r1
 8006100:	331c      	adds	r3, #28
 8006102:	2200      	movs	r2, #0
 8006104:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8006106:	7dfa      	ldrb	r2, [r7, #23]
 8006108:	6879      	ldr	r1, [r7, #4]
 800610a:	4613      	mov	r3, r2
 800610c:	00db      	lsls	r3, r3, #3
 800610e:	1a9b      	subs	r3, r3, r2
 8006110:	009b      	lsls	r3, r3, #2
 8006112:	440b      	add	r3, r1
 8006114:	3320      	adds	r3, #32
 8006116:	2200      	movs	r2, #0
 8006118:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 800611a:	7dfa      	ldrb	r2, [r7, #23]
 800611c:	6879      	ldr	r1, [r7, #4]
 800611e:	4613      	mov	r3, r2
 8006120:	00db      	lsls	r3, r3, #3
 8006122:	1a9b      	subs	r3, r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	440b      	add	r3, r1
 8006128:	3324      	adds	r3, #36	@ 0x24
 800612a:	2200      	movs	r2, #0
 800612c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 800612e:	7dfa      	ldrb	r2, [r7, #23]
 8006130:	6879      	ldr	r1, [r7, #4]
 8006132:	4613      	mov	r3, r2
 8006134:	00db      	lsls	r3, r3, #3
 8006136:	1a9b      	subs	r3, r3, r2
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	440b      	add	r3, r1
 800613c:	3328      	adds	r3, #40	@ 0x28
 800613e:	2200      	movs	r2, #0
 8006140:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8006142:	7dfa      	ldrb	r2, [r7, #23]
 8006144:	6879      	ldr	r1, [r7, #4]
 8006146:	4613      	mov	r3, r2
 8006148:	00db      	lsls	r3, r3, #3
 800614a:	1a9b      	subs	r3, r3, r2
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	440b      	add	r3, r1
 8006150:	3330      	adds	r3, #48	@ 0x30
 8006152:	2200      	movs	r2, #0
 8006154:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8006156:	7dfb      	ldrb	r3, [r7, #23]
 8006158:	3301      	adds	r3, #1
 800615a:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 800615c:	7dfb      	ldrb	r3, [r7, #23]
 800615e:	2b06      	cmp	r3, #6
 8006160:	d9bd      	bls.n	80060de <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 8006162:	2300      	movs	r3, #0
}
 8006164:	4618      	mov	r0, r3
 8006166:	3718      	adds	r7, #24
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}
 800616c:	40016800 	.word	0x40016800
 8006170:	40021000 	.word	0x40021000

08006174 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t CalibrationRate)
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8006184:	2b01      	cmp	r3, #1
 8006186:	d101      	bne.n	800618c <HAL_HRTIM_DLLCalibrationStart+0x18>
 8006188:	2302      	movs	r3, #2
 800618a:	e045      	b.n	8006218 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2202      	movs	r2, #2
 8006198:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a2:	d114      	bne.n	80061ce <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f022 0202 	bic.w	r2, r2, #2
 80061b4:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f042 0201 	orr.w	r2, r2, #1
 80061c8:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 80061cc:	e01f      	b.n	800620e <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f042 0202 	orr.w	r2, r2, #2
 80061de:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 80061ea:	f023 010c 	bic.w	r1, r3, #12
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	683a      	ldr	r2, [r7, #0]
 80061f4:	430a      	orrs	r2, r1
 80061f6:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f042 0201 	orr.w	r2, r2, #1
 800620a:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2201      	movs	r2, #1
 8006212:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t Timeout)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 800622e:	f7fd fe99 	bl	8003f64 <HAL_GetTick>
 8006232:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8006234:	e014      	b.n	8006260 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800623c:	d010      	beq.n	8006260 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 800623e:	f7fd fe91 	bl	8003f64 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	683a      	ldr	r2, [r7, #0]
 800624a:	429a      	cmp	r2, r3
 800624c:	d302      	bcc.n	8006254 <HAL_HRTIM_PollForDLLCalibration+0x30>
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d105      	bne.n	8006260 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2207      	movs	r2, #7
 8006258:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e011      	b.n	8006284 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8006268:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800626c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006270:	d1e1      	bne.n	8006236 <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2201      	movs	r2, #1
 8006276:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8006282:	2300      	movs	r3, #0
}
 8006284:	4618      	mov	r0, r3
 8006286:	3710      	adds	r7, #16
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d101      	bne.n	80062a8 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 80062a4:	2302      	movs	r3, #2
 80062a6:	e015      	b.n	80062d4 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2202      	movs	r2, #2
 80062ac:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	2b06      	cmp	r3, #6
 80062b4:	d104      	bne.n	80062c0 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 80062b6:	6879      	ldr	r1, [r7, #4]
 80062b8:	68f8      	ldr	r0, [r7, #12]
 80062ba:	f000 fb46 	bl	800694a <HRTIM_MasterBase_Config>
 80062be:	e004      	b.n	80062ca <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	68b9      	ldr	r1, [r7, #8]
 80062c4:	68f8      	ldr	r0, [r7, #12]
 80062c6:	f000 fb6f 	bl	80069a8 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	2b02      	cmp	r3, #2
 80062f2:	d101      	bne.n	80062f8 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 80062f4:	2302      	movs	r3, #2
 80062f6:	e07a      	b.n	80063ee <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d101      	bne.n	8006306 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8006302:	2302      	movs	r3, #2
 8006304:	e073      	b.n	80063ee <HAL_HRTIM_WaveformTimerConfig+0x112>
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2202      	movs	r2, #2
 8006312:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	2b06      	cmp	r3, #6
 800631a:	d104      	bne.n	8006326 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 800631c:	6879      	ldr	r1, [r7, #4]
 800631e:	68f8      	ldr	r0, [r7, #12]
 8006320:	f000 fb82 	bl	8006a28 <HRTIM_MasterWaveform_Config>
 8006324:	e004      	b.n	8006330 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	68b9      	ldr	r1, [r7, #8]
 800632a:	68f8      	ldr	r0, [r7, #12]
 800632c:	f000 fc1a 	bl	8006b64 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6819      	ldr	r1, [r3, #0]
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	68ba      	ldr	r2, [r7, #8]
 8006338:	4613      	mov	r3, r2
 800633a:	00db      	lsls	r3, r3, #3
 800633c:	1a9b      	subs	r3, r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	4403      	add	r3, r0
 8006342:	3320      	adds	r3, #32
 8006344:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6859      	ldr	r1, [r3, #4]
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	68ba      	ldr	r2, [r7, #8]
 800634e:	4613      	mov	r3, r2
 8006350:	00db      	lsls	r3, r3, #3
 8006352:	1a9b      	subs	r3, r3, r2
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	4403      	add	r3, r0
 8006358:	3324      	adds	r3, #36	@ 0x24
 800635a:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6899      	ldr	r1, [r3, #8]
 8006360:	68f8      	ldr	r0, [r7, #12]
 8006362:	68ba      	ldr	r2, [r7, #8]
 8006364:	4613      	mov	r3, r2
 8006366:	00db      	lsls	r3, r3, #3
 8006368:	1a9b      	subs	r3, r3, r2
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	4403      	add	r3, r0
 800636e:	3328      	adds	r3, #40	@ 0x28
 8006370:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	68d9      	ldr	r1, [r3, #12]
 8006376:	68f8      	ldr	r0, [r7, #12]
 8006378:	68ba      	ldr	r2, [r7, #8]
 800637a:	4613      	mov	r3, r2
 800637c:	00db      	lsls	r3, r3, #3
 800637e:	1a9b      	subs	r3, r3, r2
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	4403      	add	r3, r0
 8006384:	332c      	adds	r3, #44	@ 0x2c
 8006386:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6919      	ldr	r1, [r3, #16]
 800638c:	68f8      	ldr	r0, [r7, #12]
 800638e:	68ba      	ldr	r2, [r7, #8]
 8006390:	4613      	mov	r3, r2
 8006392:	00db      	lsls	r3, r3, #3
 8006394:	1a9b      	subs	r3, r3, r2
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	4403      	add	r3, r0
 800639a:	3330      	adds	r3, #48	@ 0x30
 800639c:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 800639e:	68b9      	ldr	r1, [r7, #8]
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f000 fead 	bl	8007100 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	2b06      	cmp	r3, #6
 80063aa:	d017      	beq.n	80063dc <HAL_HRTIM_WaveformTimerConfig+0x100>
   && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d113      	bne.n	80063dc <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	3301      	adds	r3, #1
 80063bc:	01db      	lsls	r3, r3, #7
 80063be:	4413      	add	r3, r2
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ca:	025b      	lsls	r3, r3, #9
 80063cc:	68f9      	ldr	r1, [r7, #12]
 80063ce:	6809      	ldr	r1, [r1, #0]
 80063d0:	431a      	orrs	r2, r3
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	3301      	adds	r3, #1
 80063d6:	01db      	lsls	r3, r3, #7
 80063d8:	440b      	add	r3, r1
 80063da:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2201      	movs	r2, #1
 80063e0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3710      	adds	r7, #16
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}

080063f6 <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCtlTypeDef * pTimerCtl)
{
 80063f6:	b580      	push	{r7, lr}
 80063f8:	b084      	sub	sp, #16
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	60f8      	str	r0, [r7, #12]
 80063fe:	60b9      	str	r1, [r7, #8]
 8006400:	607a      	str	r2, [r7, #4]
    assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
    assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
    assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
    assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

    if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8006408:	b2db      	uxtb	r3, r3
 800640a:	2b02      	cmp	r3, #2
 800640c:	d101      	bne.n	8006412 <HAL_HRTIM_WaveformTimerControl+0x1c>
    {
       return HAL_BUSY;
 800640e:	2302      	movs	r3, #2
 8006410:	e020      	b.n	8006454 <HAL_HRTIM_WaveformTimerControl+0x5e>
    }

    /* Process Locked */
    __HAL_LOCK(hhrtim);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8006418:	2b01      	cmp	r3, #1
 800641a:	d101      	bne.n	8006420 <HAL_HRTIM_WaveformTimerControl+0x2a>
 800641c:	2302      	movs	r3, #2
 800641e:	e019      	b.n	8006454 <HAL_HRTIM_WaveformTimerControl+0x5e>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2202      	movs	r2, #2
 800642c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	68b9      	ldr	r1, [r7, #8]
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f000 fd1b 	bl	8006e70 <HRTIM_TimingUnitWaveform_Control>

    /* Force a software update */
    HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 800643a:	68b9      	ldr	r1, [r7, #8]
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f000 fe5f 	bl	8007100 <HRTIM_ForceRegistersUpdate>

    hhrtim->State = HAL_HRTIM_STATE_READY;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    /* Process Unlocked */
    __HAL_UNLOCK(hhrtim);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3710      	adds	r7, #16
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <HAL_HRTIM_DeadTimeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_DeadTimeConfig(HRTIM_HandleTypeDef * hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_DeadTimeCfgTypeDef* pDeadTimeCfg)
{
 800645c:	b480      	push	{r7}
 800645e:	b087      	sub	sp, #28
 8006460:	af00      	add	r7, sp, #0
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(pDeadTimeCfg->RisingSignLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGN(pDeadTimeCfg->FallingSign));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGLOCK(pDeadTimeCfg->FallingLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(pDeadTimeCfg->FallingSignLock));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800646e:	b2db      	uxtb	r3, r3
 8006470:	2b02      	cmp	r3, #2
 8006472:	d101      	bne.n	8006478 <HAL_HRTIM_DeadTimeConfig+0x1c>
  {
     return HAL_BUSY;
 8006474:	2302      	movs	r3, #2
 8006476:	e067      	b.n	8006548 <HAL_HRTIM_DeadTimeConfig+0xec>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800647e:	2b01      	cmp	r3, #1
 8006480:	d101      	bne.n	8006486 <HAL_HRTIM_DeadTimeConfig+0x2a>
 8006482:	2302      	movs	r3, #2
 8006484:	e060      	b.n	8006548 <HAL_HRTIM_DeadTimeConfig+0xec>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2201      	movs	r2, #1
 800648a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2202      	movs	r2, #2
 8006492:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Set timer deadtime configuration */
  hrtim_dtr  = (pDeadTimeCfg->Prescaler & HRTIM_DTR_DTPRSC);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800649e:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingValue & HRTIM_DTR_DTR);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064a8:	697a      	ldr	r2, [r7, #20]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSign & HRTIM_DTR_SDTR);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSignLock & HRTIM_DTR_DTRSLK);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	691b      	ldr	r3, [r3, #16]
 80064c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80064c4:	697a      	ldr	r2, [r7, #20]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingLock & HRTIM_DTR_DTRLK);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064d2:	697a      	ldr	r2, [r7, #20]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= ((pDeadTimeCfg->FallingValue << 16U) & HRTIM_DTR_DTF);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	695b      	ldr	r3, [r3, #20]
 80064dc:	041a      	lsls	r2, r3, #16
 80064de:	4b1d      	ldr	r3, [pc, #116]	@ (8006554 <HAL_HRTIM_DeadTimeConfig+0xf8>)
 80064e0:	4013      	ands	r3, r2
 80064e2:	697a      	ldr	r2, [r7, #20]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSign & HRTIM_DTR_SDTF);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	699b      	ldr	r3, [r3, #24]
 80064ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	4313      	orrs	r3, r2
 80064f4:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSignLock & HRTIM_DTR_DTFSLK);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6a1b      	ldr	r3, [r3, #32]
 80064fa:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80064fe:	697a      	ldr	r2, [r7, #20]
 8006500:	4313      	orrs	r3, r2
 8006502:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingLock & HRTIM_DTR_DTFLK);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	69db      	ldr	r3, [r3, #28]
 8006508:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800650c:	697a      	ldr	r2, [r7, #20]
 800650e:	4313      	orrs	r3, r2
 8006510:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR, (
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	01db      	lsls	r3, r3, #7
 800651a:	4413      	add	r3, r2
 800651c:	33b8      	adds	r3, #184	@ 0xb8
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	4b0d      	ldr	r3, [pc, #52]	@ (8006558 <HAL_HRTIM_DeadTimeConfig+0xfc>)
 8006522:	4013      	ands	r3, r2
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	6811      	ldr	r1, [r2, #0]
 8006528:	697a      	ldr	r2, [r7, #20]
 800652a:	431a      	orrs	r2, r3
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	01db      	lsls	r3, r3, #7
 8006530:	440b      	add	r3, r1
 8006532:	33b8      	adds	r3, #184	@ 0xb8
 8006534:	601a      	str	r2, [r3, #0]
                 HRTIM_DTR_DTR | HRTIM_DTR_SDTR | HRTIM_DTR_DTPRSC |
                 HRTIM_DTR_DTRSLK | HRTIM_DTR_DTRLK | HRTIM_DTR_DTF |
                 HRTIM_DTR_SDTF | HRTIM_DTR_DTFSLK | HRTIM_DTR_DTFLK), hrtim_dtr);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2200      	movs	r2, #0
 8006542:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8006546:	2300      	movs	r3, #0
}
 8006548:	4618      	mov	r0, r3
 800654a:	371c      	adds	r7, #28
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	01ff0000 	.word	0x01ff0000
 8006558:	3c002000 	.word	0x3c002000

0800655c <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 800655c:	b480      	push	{r7}
 800655e:	b085      	sub	sp, #20
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	607a      	str	r2, [r7, #4]
 8006568:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8006570:	b2db      	uxtb	r3, r3
 8006572:	2b02      	cmp	r3, #2
 8006574:	d101      	bne.n	800657a <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8006576:	2302      	movs	r3, #2
 8006578:	e157      	b.n	800682a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8006580:	2b01      	cmp	r3, #1
 8006582:	d101      	bne.n	8006588 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8006584:	2302      	movs	r3, #2
 8006586:	e150      	b.n	800682a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2202      	movs	r2, #2
 8006594:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	2b06      	cmp	r3, #6
 800659c:	d140      	bne.n	8006620 <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	3b01      	subs	r3, #1
 80065a2:	2b07      	cmp	r3, #7
 80065a4:	d82a      	bhi.n	80065fc <HAL_HRTIM_WaveformCompareConfig+0xa0>
 80065a6:	a201      	add	r2, pc, #4	@ (adr r2, 80065ac <HAL_HRTIM_WaveformCompareConfig+0x50>)
 80065a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ac:	080065cd 	.word	0x080065cd
 80065b0:	080065d9 	.word	0x080065d9
 80065b4:	080065fd 	.word	0x080065fd
 80065b8:	080065e5 	.word	0x080065e5
 80065bc:	080065fd 	.word	0x080065fd
 80065c0:	080065fd 	.word	0x080065fd
 80065c4:	080065fd 	.word	0x080065fd
 80065c8:	080065f1 	.word	0x080065f1
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	683a      	ldr	r2, [r7, #0]
 80065d2:	6812      	ldr	r2, [r2, #0]
 80065d4:	61da      	str	r2, [r3, #28]
        break;
 80065d6:	e01a      	b.n	800660e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	6812      	ldr	r2, [r2, #0]
 80065e0:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 80065e2:	e014      	b.n	800660e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	683a      	ldr	r2, [r7, #0]
 80065ea:	6812      	ldr	r2, [r2, #0]
 80065ec:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 80065ee:	e00e      	b.n	800660e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	683a      	ldr	r2, [r7, #0]
 80065f6:	6812      	ldr	r2, [r2, #0]
 80065f8:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 80065fa:	e008      	b.n	800660e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2207      	movs	r2, #7
 8006600:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2200      	movs	r2, #0
 8006608:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

        break;
 800660c:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8006614:	b2db      	uxtb	r3, r3
 8006616:	2b07      	cmp	r3, #7
 8006618:	f040 80fe 	bne.w	8006818 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e104      	b.n	800682a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	3b01      	subs	r3, #1
 8006624:	2b07      	cmp	r3, #7
 8006626:	f200 80e3 	bhi.w	80067f0 <HAL_HRTIM_WaveformCompareConfig+0x294>
 800662a:	a201      	add	r2, pc, #4	@ (adr r2, 8006630 <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 800662c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006630:	08006651 	.word	0x08006651
 8006634:	08006665 	.word	0x08006665
 8006638:	080067f1 	.word	0x080067f1
 800663c:	08006721 	.word	0x08006721
 8006640:	080067f1 	.word	0x080067f1
 8006644:	080067f1 	.word	0x080067f1
 8006648:	080067f1 	.word	0x080067f1
 800664c:	08006735 	.word	0x08006735
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6819      	ldr	r1, [r3, #0]
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	01db      	lsls	r3, r3, #7
 800665c:	440b      	add	r3, r1
 800665e:	339c      	adds	r3, #156	@ 0x9c
 8006660:	601a      	str	r2, [r3, #0]
        break;
 8006662:	e0d1      	b.n	8006808 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6819      	ldr	r1, [r3, #0]
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	01db      	lsls	r3, r3, #7
 8006670:	440b      	add	r3, r1
 8006672:	33a4      	adds	r3, #164	@ 0xa4
 8006674:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d03f      	beq.n	80066fe <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	3301      	adds	r3, #1
 8006686:	01db      	lsls	r3, r3, #7
 8006688:	4413      	add	r3, r2
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68fa      	ldr	r2, [r7, #12]
 800668e:	6811      	ldr	r1, [r2, #0]
 8006690:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	3301      	adds	r3, #1
 8006698:	01db      	lsls	r3, r3, #7
 800669a:	440b      	add	r3, r1
 800669c:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	3301      	adds	r3, #1
 80066a6:	01db      	lsls	r3, r3, #7
 80066a8:	4413      	add	r3, r2
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	68f9      	ldr	r1, [r7, #12]
 80066b2:	6809      	ldr	r1, [r1, #0]
 80066b4:	431a      	orrs	r2, r3
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	3301      	adds	r3, #1
 80066ba:	01db      	lsls	r3, r3, #7
 80066bc:	440b      	add	r3, r1
 80066be:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066c8:	d109      	bne.n	80066de <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	6819      	ldr	r1, [r3, #0]
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	689a      	ldr	r2, [r3, #8]
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	01db      	lsls	r3, r3, #7
 80066d6:	440b      	add	r3, r1
 80066d8:	339c      	adds	r3, #156	@ 0x9c
 80066da:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 80066dc:	e091      	b.n	8006802 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80066e6:	f040 808c 	bne.w	8006802 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6819      	ldr	r1, [r3, #0]
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	689a      	ldr	r2, [r3, #8]
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	01db      	lsls	r3, r3, #7
 80066f6:	440b      	add	r3, r1
 80066f8:	33a8      	adds	r3, #168	@ 0xa8
 80066fa:	601a      	str	r2, [r3, #0]
         break;
 80066fc:	e081      	b.n	8006802 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	3301      	adds	r3, #1
 8006706:	01db      	lsls	r3, r3, #7
 8006708:	4413      	add	r3, r2
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	6811      	ldr	r1, [r2, #0]
 8006710:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	3301      	adds	r3, #1
 8006718:	01db      	lsls	r3, r3, #7
 800671a:	440b      	add	r3, r1
 800671c:	601a      	str	r2, [r3, #0]
         break;
 800671e:	e070      	b.n	8006802 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6819      	ldr	r1, [r3, #0]
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	01db      	lsls	r3, r3, #7
 800672c:	440b      	add	r3, r1
 800672e:	33a8      	adds	r3, #168	@ 0xa8
 8006730:	601a      	str	r2, [r3, #0]
        break;
 8006732:	e069      	b.n	8006808 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6819      	ldr	r1, [r3, #0]
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	01db      	lsls	r3, r3, #7
 8006740:	440b      	add	r3, r1
 8006742:	33ac      	adds	r3, #172	@ 0xac
 8006744:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d03f      	beq.n	80067ce <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	3301      	adds	r3, #1
 8006756:	01db      	lsls	r3, r3, #7
 8006758:	4413      	add	r3, r2
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	68fa      	ldr	r2, [r7, #12]
 800675e:	6811      	ldr	r1, [r2, #0]
 8006760:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	3301      	adds	r3, #1
 8006768:	01db      	lsls	r3, r3, #7
 800676a:	440b      	add	r3, r1
 800676c:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	3301      	adds	r3, #1
 8006776:	01db      	lsls	r3, r3, #7
 8006778:	4413      	add	r3, r2
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	68f9      	ldr	r1, [r7, #12]
 8006784:	6809      	ldr	r1, [r1, #0]
 8006786:	431a      	orrs	r2, r3
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	3301      	adds	r3, #1
 800678c:	01db      	lsls	r3, r3, #7
 800678e:	440b      	add	r3, r1
 8006790:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800679a:	d109      	bne.n	80067b0 <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6819      	ldr	r1, [r3, #0]
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	689a      	ldr	r2, [r3, #8]
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	01db      	lsls	r3, r3, #7
 80067a8:	440b      	add	r3, r1
 80067aa:	339c      	adds	r3, #156	@ 0x9c
 80067ac:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 80067ae:	e02a      	b.n	8006806 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80067b8:	d125      	bne.n	8006806 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6819      	ldr	r1, [r3, #0]
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	689a      	ldr	r2, [r3, #8]
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	01db      	lsls	r3, r3, #7
 80067c6:	440b      	add	r3, r1
 80067c8:	33a8      	adds	r3, #168	@ 0xa8
 80067ca:	601a      	str	r2, [r3, #0]
         break;
 80067cc:	e01b      	b.n	8006806 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	3301      	adds	r3, #1
 80067d6:	01db      	lsls	r3, r3, #7
 80067d8:	4413      	add	r3, r2
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	6811      	ldr	r1, [r2, #0]
 80067e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	3301      	adds	r3, #1
 80067e8:	01db      	lsls	r3, r3, #7
 80067ea:	440b      	add	r3, r1
 80067ec:	601a      	str	r2, [r3, #0]
         break;
 80067ee:	e00a      	b.n	8006806 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2207      	movs	r2, #7
 80067f4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      break;
 8006800:	e002      	b.n	8006808 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8006802:	bf00      	nop
 8006804:	e000      	b.n	8006808 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8006806:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800680e:	b2db      	uxtb	r3, r3
 8006810:	2b07      	cmp	r3, #7
 8006812:	d101      	bne.n	8006818 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e008      	b.n	800682a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2201      	movs	r2, #1
 800681c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	3714      	adds	r7, #20
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop

08006838 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	60f8      	str	r0, [r7, #12]
 8006840:	60b9      	str	r1, [r7, #8]
 8006842:	607a      	str	r2, [r7, #4]
 8006844:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800684c:	b2db      	uxtb	r3, r3
 800684e:	2b02      	cmp	r3, #2
 8006850:	d101      	bne.n	8006856 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 8006852:	2302      	movs	r3, #2
 8006854:	e01d      	b.n	8006892 <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 800685c:	2b01      	cmp	r3, #1
 800685e:	d101      	bne.n	8006864 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8006860:	2302      	movs	r3, #2
 8006862:	e016      	b.n	8006892 <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2202      	movs	r2, #2
 8006870:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	68b9      	ldr	r1, [r7, #8]
 800687a:	68f8      	ldr	r0, [r7, #12]
 800687c:	f000 fb58 	bl	8006f30 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2200      	movs	r2, #0
 800688c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8006890:	2300      	movs	r3, #0
}
 8006892:	4618      	mov	r0, r3
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TF2: Timer F - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 800689a:	b480      	push	{r7}
 800689c:	b083      	sub	sp, #12
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
 80068a2:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d101      	bne.n	80068b2 <HAL_HRTIM_WaveformOutputStart+0x18>
 80068ae:	2302      	movs	r3, #2
 80068b0:	e01a      	b.n	80068e8 <HAL_HRTIM_WaveformOutputStart+0x4e>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2201      	movs	r2, #1
 80068b6:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2202      	movs	r2, #2
 80068be:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f8d3 1394 	ldr.w	r1, [r3, #916]	@ 0x394
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	683a      	ldr	r2, [r7, #0]
 80068d0:	430a      	orrs	r2, r1
 80068d2:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80068e6:	2300      	movs	r3, #0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	370c      	adds	r7, #12
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr

080068f4 <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_F
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Timers)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b083      	sub	sp, #12
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8006904:	2b01      	cmp	r3, #1
 8006906:	d101      	bne.n	800690c <HAL_HRTIM_WaveformCountStart+0x18>
 8006908:	2302      	movs	r3, #2
 800690a:	e018      	b.n	800693e <HAL_HRTIM_WaveformCountStart+0x4a>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2202      	movs	r2, #2
 8006918:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	6819      	ldr	r1, [r3, #0]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	430a      	orrs	r2, r1
 800692a:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	370c      	adds	r7, #12
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr

0800694a <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 800694a:	b480      	push	{r7}
 800694c:	b085      	sub	sp, #20
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
 8006952:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f023 0307 	bic.w	r3, r3, #7
 8006962:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	68fa      	ldr	r2, [r7, #12]
 800696a:	4313      	orrs	r3, r2
 800696c:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f023 0318 	bic.w	r3, r3, #24
 8006974:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	4313      	orrs	r3, r2
 800697e:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	683a      	ldr	r2, [r7, #0]
 800698e:	6812      	ldr	r2, [r2, #0]
 8006990:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	683a      	ldr	r2, [r7, #0]
 8006998:	6852      	ldr	r2, [r2, #4]
 800699a:	619a      	str	r2, [r3, #24]
}
 800699c:	bf00      	nop
 800699e:	3714      	adds	r7, #20
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr

080069a8 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b087      	sub	sp, #28
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	3301      	adds	r3, #1
 80069bc:	01db      	lsls	r3, r3, #7
 80069be:	4413      	add	r3, r2
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	f023 0307 	bic.w	r3, r3, #7
 80069ca:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	689b      	ldr	r3, [r3, #8]
 80069d0:	697a      	ldr	r2, [r7, #20]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	f023 0318 	bic.w	r3, r3, #24
 80069dc:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681a      	ldr	r2, [r3, #0]
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	3301      	adds	r3, #1
 80069f0:	01db      	lsls	r3, r3, #7
 80069f2:	4413      	add	r3, r2
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6819      	ldr	r1, [r3, #0]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	01db      	lsls	r3, r3, #7
 8006a04:	440b      	add	r3, r1
 8006a06:	3394      	adds	r3, #148	@ 0x94
 8006a08:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6819      	ldr	r1, [r3, #0]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685a      	ldr	r2, [r3, #4]
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	01db      	lsls	r3, r3, #7
 8006a16:	440b      	add	r3, r1
 8006a18:	3398      	adds	r3, #152	@ 0x98
 8006a1a:	601a      	str	r2, [r3, #0]
}
 8006a1c:	bf00      	nop
 8006a1e:	371c      	adds	r7, #28
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b085      	sub	sp, #20
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8006a42:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f023 0320 	bic.w	r3, r3, #32
 8006a4a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	695b      	ldr	r3, [r3, #20]
 8006a50:	68fa      	ldr	r2, [r7, #12]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006a5c:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED) || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	2b20      	cmp	r3, #32
 8006a64:	d003      	beq.n	8006a6e <HRTIM_MasterWaveform_Config+0x46>
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d108      	bne.n	8006a80 <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006a74:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f043 0320 	orr.w	r3, r3, #32
 8006a7c:	60fb      	str	r3, [r7, #12]
 8006a7e:	e021      	b.n	8006ac4 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	699b      	ldr	r3, [r3, #24]
 8006a84:	2b03      	cmp	r3, #3
 8006a86:	d108      	bne.n	8006a9a <HRTIM_MasterWaveform_Config+0x72>
  {
        hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a8e:	60fb      	str	r3, [r7, #12]
        hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a96:	60fb      	str	r3, [r7, #12]
 8006a98:	e014      	b.n	8006ac4 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	2b04      	cmp	r3, #4
 8006aa0:	d108      	bne.n	8006ab4 <HRTIM_MasterWaveform_Config+0x8c>
  {
        hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006aa8:	60fb      	str	r3, [r7, #12]
        hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ab0:	60fb      	str	r3, [r7, #12]
 8006ab2:	e007      	b.n	8006ac4 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
        hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f023 0320 	bic.w	r3, r3, #32
 8006aba:	60fb      	str	r3, [r7, #12]
        hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006aca:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	69db      	ldr	r3, [r3, #28]
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006adc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006aee:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8006b00:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b06:	68fa      	ldr	r2, [r7, #12]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8006b12:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	68fa      	ldr	r2, [r7, #12]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006b26:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b2c:	68fa      	ldr	r2, [r7, #12]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b38:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b3e:	68ba      	ldr	r2, [r7, #8]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68fa      	ldr	r2, [r7, #12]
 8006b4a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68ba      	ldr	r2, [r7, #8]
 8006b52:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8006b56:	bf00      	nop
 8006b58:	3714      	adds	r7, #20
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr
	...

08006b64 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b08b      	sub	sp, #44	@ 0x2c
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	3301      	adds	r3, #1
 8006b78:	01db      	lsls	r3, r3, #7
 8006b7a:	4413      	add	r3, r2
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	6811      	ldr	r1, [r2, #0]
 8006b82:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	3301      	adds	r3, #1
 8006b8a:	01db      	lsls	r3, r3, #7
 8006b8c:	440b      	add	r3, r1
 8006b8e:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	3301      	adds	r3, #1
 8006b98:	01db      	lsls	r3, r3, #7
 8006b9a:	4413      	add	r3, r2
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	01db      	lsls	r3, r3, #7
 8006ba8:	4413      	add	r3, r2
 8006baa:	33e8      	adds	r3, #232	@ 0xe8
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	01db      	lsls	r3, r3, #7
 8006bb8:	4413      	add	r3, r2
 8006bba:	33e4      	adds	r3, #228	@ 0xe4
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8006bc8:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8006bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bcc:	f023 0320 	bic.w	r3, r3, #32
 8006bd0:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	695b      	ldr	r3, [r3, #20]
 8006bd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED) || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	695b      	ldr	r3, [r3, #20]
 8006be0:	2b20      	cmp	r3, #32
 8006be2:	d003      	beq.n	8006bec <HRTIM_TimingUnitWaveform_Config+0x88>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	699b      	ldr	r3, [r3, #24]
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d108      	bne.n	8006bfe <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8006bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bee:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8006bf2:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8006bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf6:	f043 0320 	orr.w	r3, r3, #32
 8006bfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bfc:	e021      	b.n	8006c42 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	2b03      	cmp	r3, #3
 8006c04:	d108      	bne.n	8006c18 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
        hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 8006c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c0c:	627b      	str	r3, [r7, #36]	@ 0x24
        hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 8006c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c14:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c16:	e014      	b.n	8006c42 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	699b      	ldr	r3, [r3, #24]
 8006c1c:	2b04      	cmp	r3, #4
 8006c1e:	d108      	bne.n	8006c32 <HRTIM_TimingUnitWaveform_Config+0xce>
  {
        hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 8006c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c26:	627b      	str	r3, [r7, #36]	@ 0x24
        hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8006c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c30:	e007      	b.n	8006c42 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
        hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8006c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c34:	f023 0320 	bic.w	r3, r3, #32
 8006c38:	627b      	str	r3, [r7, #36]	@ 0x24
        hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3c:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8006c40:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8006c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c44:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c48:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	69db      	ldr	r3, [r3, #28]
 8006c4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c50:	4313      	orrs	r3, r2
 8006c52:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8006c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c5a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6a1b      	ldr	r3, [r3, #32]
 8006c60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c62:	4313      	orrs	r3, r2
 8006c64:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8006c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c68:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c74:	4313      	orrs	r3, r2
 8006c76:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8006c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7a:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8006c7e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c86:	4313      	orrs	r3, r2
 8006c88:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c8c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006c90:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006ca2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ca8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cac:	d103      	bne.n	8006cb6 <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8006cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8006cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8006cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006cce:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8006cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cdc:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 8006ce0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cec:	4313      	orrs	r3, r2
 8006cee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8006cf0:	69bb      	ldr	r3, [r7, #24]
 8006cf2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006cf6:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d00:	69ba      	ldr	r2, [r7, #24]
 8006d02:	4313      	orrs	r3, r2
 8006d04:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006d0c:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d12:	69ba      	ldr	r2, [r7, #24]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	61bb      	str	r3, [r7, #24]

    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8006d18:	6a3b      	ldr	r3, [r7, #32]
 8006d1a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d1e:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d24:	6a3a      	ldr	r2, [r7, #32]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d2e:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8006d32:	d004      	beq.n	8006d3e <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d38:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8006d3c:	d103      	bne.n	8006d46 <HRTIM_TimingUnitWaveform_Config+0x1e2>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d42:	2b40      	cmp	r3, #64	@ 0x40
 8006d44:	d108      	bne.n	8006d58 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 8006d46:	6a3b      	ldr	r3, [r7, #32]
 8006d48:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 8006d4c:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d52:	6a3a      	ldr	r2, [r7, #32]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d5e:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d64:	6a3a      	ldr	r2, [r7, #32]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d6e:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	2b05      	cmp	r3, #5
 8006d74:	d850      	bhi.n	8006e18 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 8006d76:	a201      	add	r2, pc, #4	@ (adr r2, 8006d7c <HRTIM_TimingUnitWaveform_Config+0x218>)
 8006d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d7c:	08006d95 	.word	0x08006d95
 8006d80:	08006dab 	.word	0x08006dab
 8006d84:	08006dc1 	.word	0x08006dc1
 8006d88:	08006dd7 	.word	0x08006dd7
 8006d8c:	08006ded 	.word	0x08006ded
 8006d90:	08006e03 	.word	0x08006e03
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006d9a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da0:	005b      	lsls	r3, r3, #1
 8006da2:	69fa      	ldr	r2, [r7, #28]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	61fb      	str	r3, [r7, #28]
      break;
 8006da8:	e037      	b.n	8006e1a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8006daa:	69fb      	ldr	r3, [r7, #28]
 8006dac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006db0:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db6:	009b      	lsls	r3, r3, #2
 8006db8:	69fa      	ldr	r2, [r7, #28]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	61fb      	str	r3, [r7, #28]
      break;
 8006dbe:	e02c      	b.n	8006e1a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8006dc6:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dcc:	00db      	lsls	r3, r3, #3
 8006dce:	69fa      	ldr	r2, [r7, #28]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	61fb      	str	r3, [r7, #28]
      break;
 8006dd4:	e021      	b.n	8006e1a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006ddc:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de2:	011b      	lsls	r3, r3, #4
 8006de4:	69fa      	ldr	r2, [r7, #28]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	61fb      	str	r3, [r7, #28]
      break;
 8006dea:	e016      	b.n	8006e1a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8006dec:	69fb      	ldr	r3, [r7, #28]
 8006dee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006df2:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006df8:	015b      	lsls	r3, r3, #5
 8006dfa:	69fa      	ldr	r2, [r7, #28]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	61fb      	str	r3, [r7, #28]
      break;
 8006e00:	e00b      	b.n	8006e1a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8006e08:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 6U);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e0e:	019b      	lsls	r3, r3, #6
 8006e10:	69fa      	ldr	r2, [r7, #28]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	61fb      	str	r3, [r7, #28]
      break;
 8006e16:	e000      	b.n	8006e1a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  default:
    break;
 8006e18:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	3301      	adds	r3, #1
 8006e22:	01db      	lsls	r3, r3, #7
 8006e24:	4413      	add	r3, r2
 8006e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e28:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	01db      	lsls	r3, r3, #7
 8006e32:	4413      	add	r3, r2
 8006e34:	33e8      	adds	r3, #232	@ 0xe8
 8006e36:	69ba      	ldr	r2, [r7, #24]
 8006e38:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	01db      	lsls	r3, r3, #7
 8006e42:	4413      	add	r3, r2
 8006e44:	33e4      	adds	r3, #228	@ 0xe4
 8006e46:	6a3a      	ldr	r2, [r7, #32]
 8006e48:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	01db      	lsls	r3, r3, #7
 8006e52:	4413      	add	r3, r2
 8006e54:	33d4      	adds	r3, #212	@ 0xd4
 8006e56:	697a      	ldr	r2, [r7, #20]
 8006e58:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	69fa      	ldr	r2, [r7, #28]
 8006e60:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8006e64:	bf00      	nop
 8006e66:	372c      	adds	r7, #44	@ 0x2c
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr

08006e70 <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef * pTimerCtl)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b087      	sub	sp, #28
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	60f8      	str	r0, [r7, #12]
 8006e78:	60b9      	str	r1, [r7, #8]
 8006e7a:	607a      	str	r2, [r7, #4]
   uint32_t hrtim_timcr2;

   /* Configure timing unit (Timer A to Timer F) */
   hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	01db      	lsls	r3, r3, #7
 8006e84:	4413      	add	r3, r2
 8006e86:	33ec      	adds	r3, #236	@ 0xec
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	617b      	str	r3, [r7, #20]

   /* Set the UpDown counting Mode */
   hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	f023 0310 	bic.w	r3, r3, #16
 8006e92:	617b      	str	r3, [r7, #20]
   hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	011b      	lsls	r3, r3, #4
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	617b      	str	r3, [r7, #20]

   /* Set the TrigHalf Mode : requires the counter to be disabled */
   hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006ea6:	617b      	str	r3, [r7, #20]
   hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	617b      	str	r3, [r7, #20]

   /* define the compare event operating mode */
   hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006eb8:	617b      	str	r3, [r7, #20]
   hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	68db      	ldr	r3, [r3, #12]
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	617b      	str	r3, [r7, #20]

   /* define the compare event operating mode */
   hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006eca:	617b      	str	r3, [r7, #20]
   hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	697a      	ldr	r2, [r7, #20]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	617b      	str	r3, [r7, #20]

   if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d11a      	bne.n	8006f14 <HRTIM_TimingUnitWaveform_Control+0xa4>
   {
      /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
      hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	f023 0304 	bic.w	r3, r3, #4
 8006ee4:	617b      	str	r3, [r7, #20]
      hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	691b      	ldr	r3, [r3, #16]
 8006eea:	697a      	ldr	r2, [r7, #20]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	617b      	str	r3, [r7, #20]

      /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
      hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	f023 0302 	bic.w	r3, r3, #2
 8006ef6:	617b      	str	r3, [r7, #20]
      hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	695b      	ldr	r3, [r3, #20]
 8006efc:	697a      	ldr	r2, [r7, #20]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	617b      	str	r3, [r7, #20]

      /* Enable the DualChannel DAC trigger */
      hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	f023 0301 	bic.w	r3, r3, #1
 8006f08:	617b      	str	r3, [r7, #20]
      hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	697a      	ldr	r2, [r7, #20]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	617b      	str	r3, [r7, #20]
   }
   /* Update the HRTIM registers */
   hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	01db      	lsls	r3, r3, #7
 8006f1c:	4413      	add	r3, r2
 8006f1e:	33ec      	adds	r3, #236	@ 0xec
 8006f20:	697a      	ldr	r2, [r7, #20]
 8006f22:	601a      	str	r2, [r3, #0]

}
 8006f24:	bf00      	nop
 8006f26:	371c      	adds	r7, #28
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2e:	4770      	bx	lr

08006f30 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b089      	sub	sp, #36	@ 0x24
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	607a      	str	r2, [r7, #4]
 8006f3c:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	01db      	lsls	r3, r3, #7
 8006f4a:	4413      	add	r3, r2
 8006f4c:	33e4      	adds	r3, #228	@ 0xe4
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	01db      	lsls	r3, r3, #7
 8006f5a:	4413      	add	r3, r2
 8006f5c:	33b8      	adds	r3, #184	@ 0xb8
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	617b      	str	r3, [r7, #20]

  switch (Output)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f68:	d05d      	beq.n	8007026 <HRTIM_OutputConfig+0xf6>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f70:	d86e      	bhi.n	8007050 <HRTIM_OutputConfig+0x120>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f78:	d042      	beq.n	8007000 <HRTIM_OutputConfig+0xd0>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f80:	d866      	bhi.n	8007050 <HRTIM_OutputConfig+0x120>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f88:	d04d      	beq.n	8007026 <HRTIM_OutputConfig+0xf6>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f90:	d85e      	bhi.n	8007050 <HRTIM_OutputConfig+0x120>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f98:	d032      	beq.n	8007000 <HRTIM_OutputConfig+0xd0>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fa0:	d856      	bhi.n	8007050 <HRTIM_OutputConfig+0x120>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2b80      	cmp	r3, #128	@ 0x80
 8006fa6:	d03e      	beq.n	8007026 <HRTIM_OutputConfig+0xf6>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2b80      	cmp	r3, #128	@ 0x80
 8006fac:	d850      	bhi.n	8007050 <HRTIM_OutputConfig+0x120>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2b40      	cmp	r3, #64	@ 0x40
 8006fb2:	d025      	beq.n	8007000 <HRTIM_OutputConfig+0xd0>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2b40      	cmp	r3, #64	@ 0x40
 8006fb8:	d84a      	bhi.n	8007050 <HRTIM_OutputConfig+0x120>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d01f      	beq.n	8007000 <HRTIM_OutputConfig+0xd0>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d044      	beq.n	8007050 <HRTIM_OutputConfig+0x120>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2b20      	cmp	r3, #32
 8006fca:	d841      	bhi.n	8007050 <HRTIM_OutputConfig+0x120>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d33e      	bcc.n	8007050 <HRTIM_OutputConfig+0x120>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	3b02      	subs	r3, #2
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	409a      	lsls	r2, r3
 8006fda:	4b48      	ldr	r3, [pc, #288]	@ (80070fc <HRTIM_OutputConfig+0x1cc>)
 8006fdc:	4013      	ands	r3, r2
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	bf14      	ite	ne
 8006fe2:	2301      	movne	r3, #1
 8006fe4:	2300      	moveq	r3, #0
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d11c      	bne.n	8007026 <HRTIM_OutputConfig+0xf6>
 8006fec:	f244 0304 	movw	r3, #16388	@ 0x4004
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	bf14      	ite	ne
 8006ff6:	2301      	movne	r3, #1
 8006ff8:	2300      	moveq	r3, #0
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d027      	beq.n	8007050 <HRTIM_OutputConfig+0x120>
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
  case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	6819      	ldr	r1, [r3, #0]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	01db      	lsls	r3, r3, #7
 800700c:	440b      	add	r3, r1
 800700e:	33bc      	adds	r3, #188	@ 0xbc
 8007010:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6819      	ldr	r1, [r3, #0]
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	01db      	lsls	r3, r3, #7
 800701e:	440b      	add	r3, r1
 8007020:	33c0      	adds	r3, #192	@ 0xc0
 8007022:	601a      	str	r2, [r3, #0]
      break;
 8007024:	e015      	b.n	8007052 <HRTIM_OutputConfig+0x122>
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
  case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6819      	ldr	r1, [r3, #0]
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	685a      	ldr	r2, [r3, #4]
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	01db      	lsls	r3, r3, #7
 8007032:	440b      	add	r3, r1
 8007034:	33c4      	adds	r3, #196	@ 0xc4
 8007036:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6819      	ldr	r1, [r3, #0]
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	689a      	ldr	r2, [r3, #8]
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	01db      	lsls	r3, r3, #7
 8007044:	440b      	add	r3, r1
 8007046:	33c8      	adds	r3, #200	@ 0xc8
 8007048:	601a      	str	r2, [r3, #0]
      shift = 16U;
 800704a:	2310      	movs	r3, #16
 800704c:	61bb      	str	r3, [r7, #24]
      break;
 800704e:	e000      	b.n	8007052 <HRTIM_OutputConfig+0x122>
    }

  default:
    break;
 8007050:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8007052:	22fe      	movs	r2, #254	@ 0xfe
 8007054:	69bb      	ldr	r3, [r7, #24]
 8007056:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 800705a:	43db      	mvns	r3, r3
 800705c:	69fa      	ldr	r2, [r7, #28]
 800705e:	4013      	ands	r3, r2
 8007060:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	fa02 f303 	lsl.w	r3, r2, r3
 800706c:	69fa      	ldr	r2, [r7, #28]
 800706e:	4313      	orrs	r3, r2
 8007070:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	68da      	ldr	r2, [r3, #12]
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	fa02 f303 	lsl.w	r3, r2, r3
 800707c:	69fa      	ldr	r2, [r7, #28]
 800707e:	4313      	orrs	r3, r2
 8007080:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	691a      	ldr	r2, [r3, #16]
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	fa02 f303 	lsl.w	r3, r2, r3
 800708c:	69fa      	ldr	r2, [r7, #28]
 800708e:	4313      	orrs	r3, r2
 8007090:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	695a      	ldr	r2, [r3, #20]
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	fa02 f303 	lsl.w	r3, r2, r3
 800709c:	69fa      	ldr	r2, [r7, #28]
 800709e:	4313      	orrs	r3, r2
 80070a0:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	699a      	ldr	r2, [r3, #24]
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	fa02 f303 	lsl.w	r3, r2, r3
 80070ac:	69fa      	ldr	r2, [r7, #28]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	691b      	ldr	r3, [r3, #16]
 80070b6:	2b08      	cmp	r3, #8
 80070b8:	d111      	bne.n	80070de <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d10c      	bne.n	80070de <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d107      	bne.n	80070de <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	69da      	ldr	r2, [r3, #28]
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	fa02 f303 	lsl.w	r3, r2, r3
 80070d8:	69fa      	ldr	r2, [r7, #28]
 80070da:	4313      	orrs	r3, r2
 80070dc:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	01db      	lsls	r3, r3, #7
 80070e6:	4413      	add	r3, r2
 80070e8:	33e4      	adds	r3, #228	@ 0xe4
 80070ea:	69fa      	ldr	r2, [r7, #28]
 80070ec:	601a      	str	r2, [r3, #0]
}
 80070ee:	bf00      	nop
 80070f0:	3724      	adds	r7, #36	@ 0x24
 80070f2:	46bd      	mov	sp, r7
 80070f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f8:	4770      	bx	lr
 80070fa:	bf00      	nop
 80070fc:	40000041 	.word	0x40000041

08007100 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
 8007108:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	2b06      	cmp	r3, #6
 800710e:	d85e      	bhi.n	80071ce <HRTIM_ForceRegistersUpdate+0xce>
 8007110:	a201      	add	r2, pc, #4	@ (adr r2, 8007118 <HRTIM_ForceRegistersUpdate+0x18>)
 8007112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007116:	bf00      	nop
 8007118:	0800714b 	.word	0x0800714b
 800711c:	08007161 	.word	0x08007161
 8007120:	08007177 	.word	0x08007177
 8007124:	0800718d 	.word	0x0800718d
 8007128:	080071a3 	.word	0x080071a3
 800712c:	080071b9 	.word	0x080071b9
 8007130:	08007135 	.word	0x08007135
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f042 0201 	orr.w	r2, r2, #1
 8007144:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8007148:	e042      	b.n	80071d0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f042 0202 	orr.w	r2, r2, #2
 800715a:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800715e:	e037      	b.n	80071d0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f042 0204 	orr.w	r2, r2, #4
 8007170:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8007174:	e02c      	b.n	80071d0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f042 0208 	orr.w	r2, r2, #8
 8007186:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800718a:	e021      	b.n	80071d0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f042 0210 	orr.w	r2, r2, #16
 800719c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80071a0:	e016      	b.n	80071d0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f042 0220 	orr.w	r2, r2, #32
 80071b2:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80071b6:	e00b      	b.n	80071d0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071c8:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80071cc:	e000      	b.n	80071d0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  default:
    break;
 80071ce:	bf00      	nop
  }
}
 80071d0:	bf00      	nop
 80071d2:	370c      	adds	r7, #12
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr

080071dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80071dc:	b480      	push	{r7}
 80071de:	b085      	sub	sp, #20
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d141      	bne.n	800726e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80071ea:	4b4b      	ldr	r3, [pc, #300]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80071f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071f6:	d131      	bne.n	800725c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80071f8:	4b47      	ldr	r3, [pc, #284]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071fe:	4a46      	ldr	r2, [pc, #280]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007200:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007204:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007208:	4b43      	ldr	r3, [pc, #268]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007210:	4a41      	ldr	r2, [pc, #260]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007212:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007216:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007218:	4b40      	ldr	r3, [pc, #256]	@ (800731c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2232      	movs	r2, #50	@ 0x32
 800721e:	fb02 f303 	mul.w	r3, r2, r3
 8007222:	4a3f      	ldr	r2, [pc, #252]	@ (8007320 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007224:	fba2 2303 	umull	r2, r3, r2, r3
 8007228:	0c9b      	lsrs	r3, r3, #18
 800722a:	3301      	adds	r3, #1
 800722c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800722e:	e002      	b.n	8007236 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	3b01      	subs	r3, #1
 8007234:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007236:	4b38      	ldr	r3, [pc, #224]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800723e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007242:	d102      	bne.n	800724a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d1f2      	bne.n	8007230 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800724a:	4b33      	ldr	r3, [pc, #204]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800724c:	695b      	ldr	r3, [r3, #20]
 800724e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007252:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007256:	d158      	bne.n	800730a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007258:	2303      	movs	r3, #3
 800725a:	e057      	b.n	800730c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800725c:	4b2e      	ldr	r3, [pc, #184]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800725e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007262:	4a2d      	ldr	r2, [pc, #180]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007264:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007268:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800726c:	e04d      	b.n	800730a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007274:	d141      	bne.n	80072fa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007276:	4b28      	ldr	r3, [pc, #160]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800727e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007282:	d131      	bne.n	80072e8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007284:	4b24      	ldr	r3, [pc, #144]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007286:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800728a:	4a23      	ldr	r2, [pc, #140]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800728c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007290:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007294:	4b20      	ldr	r3, [pc, #128]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800729c:	4a1e      	ldr	r2, [pc, #120]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800729e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80072a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80072a4:	4b1d      	ldr	r3, [pc, #116]	@ (800731c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2232      	movs	r2, #50	@ 0x32
 80072aa:	fb02 f303 	mul.w	r3, r2, r3
 80072ae:	4a1c      	ldr	r2, [pc, #112]	@ (8007320 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80072b0:	fba2 2303 	umull	r2, r3, r2, r3
 80072b4:	0c9b      	lsrs	r3, r3, #18
 80072b6:	3301      	adds	r3, #1
 80072b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80072ba:	e002      	b.n	80072c2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	3b01      	subs	r3, #1
 80072c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80072c2:	4b15      	ldr	r3, [pc, #84]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80072c4:	695b      	ldr	r3, [r3, #20]
 80072c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072ce:	d102      	bne.n	80072d6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1f2      	bne.n	80072bc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80072d6:	4b10      	ldr	r3, [pc, #64]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80072d8:	695b      	ldr	r3, [r3, #20]
 80072da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072e2:	d112      	bne.n	800730a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80072e4:	2303      	movs	r3, #3
 80072e6:	e011      	b.n	800730c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80072e8:	4b0b      	ldr	r3, [pc, #44]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80072ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072ee:	4a0a      	ldr	r2, [pc, #40]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80072f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80072f8:	e007      	b.n	800730a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80072fa:	4b07      	ldr	r3, [pc, #28]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007302:	4a05      	ldr	r2, [pc, #20]	@ (8007318 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007304:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007308:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3714      	adds	r7, #20
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr
 8007318:	40007000 	.word	0x40007000
 800731c:	20000008 	.word	0x20000008
 8007320:	431bde83 	.word	0x431bde83

08007324 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007324:	b480      	push	{r7}
 8007326:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007328:	4b05      	ldr	r3, [pc, #20]	@ (8007340 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	4a04      	ldr	r2, [pc, #16]	@ (8007340 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800732e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007332:	6093      	str	r3, [r2, #8]
}
 8007334:	bf00      	nop
 8007336:	46bd      	mov	sp, r7
 8007338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733c:	4770      	bx	lr
 800733e:	bf00      	nop
 8007340:	40007000 	.word	0x40007000

08007344 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b088      	sub	sp, #32
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d101      	bne.n	8007356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e2fe      	b.n	8007954 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	2b00      	cmp	r3, #0
 8007360:	d075      	beq.n	800744e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007362:	4b97      	ldr	r3, [pc, #604]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f003 030c 	and.w	r3, r3, #12
 800736a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800736c:	4b94      	ldr	r3, [pc, #592]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 800736e:	68db      	ldr	r3, [r3, #12]
 8007370:	f003 0303 	and.w	r3, r3, #3
 8007374:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007376:	69bb      	ldr	r3, [r7, #24]
 8007378:	2b0c      	cmp	r3, #12
 800737a:	d102      	bne.n	8007382 <HAL_RCC_OscConfig+0x3e>
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	2b03      	cmp	r3, #3
 8007380:	d002      	beq.n	8007388 <HAL_RCC_OscConfig+0x44>
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	2b08      	cmp	r3, #8
 8007386:	d10b      	bne.n	80073a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007388:	4b8d      	ldr	r3, [pc, #564]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007390:	2b00      	cmp	r3, #0
 8007392:	d05b      	beq.n	800744c <HAL_RCC_OscConfig+0x108>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d157      	bne.n	800744c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	e2d9      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073a8:	d106      	bne.n	80073b8 <HAL_RCC_OscConfig+0x74>
 80073aa:	4b85      	ldr	r3, [pc, #532]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a84      	ldr	r2, [pc, #528]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80073b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073b4:	6013      	str	r3, [r2, #0]
 80073b6:	e01d      	b.n	80073f4 <HAL_RCC_OscConfig+0xb0>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80073c0:	d10c      	bne.n	80073dc <HAL_RCC_OscConfig+0x98>
 80073c2:	4b7f      	ldr	r3, [pc, #508]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a7e      	ldr	r2, [pc, #504]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80073c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80073cc:	6013      	str	r3, [r2, #0]
 80073ce:	4b7c      	ldr	r3, [pc, #496]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a7b      	ldr	r2, [pc, #492]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80073d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073d8:	6013      	str	r3, [r2, #0]
 80073da:	e00b      	b.n	80073f4 <HAL_RCC_OscConfig+0xb0>
 80073dc:	4b78      	ldr	r3, [pc, #480]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a77      	ldr	r2, [pc, #476]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80073e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073e6:	6013      	str	r3, [r2, #0]
 80073e8:	4b75      	ldr	r3, [pc, #468]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a74      	ldr	r2, [pc, #464]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80073ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80073f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d013      	beq.n	8007424 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073fc:	f7fc fdb2 	bl	8003f64 <HAL_GetTick>
 8007400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007402:	e008      	b.n	8007416 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007404:	f7fc fdae 	bl	8003f64 <HAL_GetTick>
 8007408:	4602      	mov	r2, r0
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	2b64      	cmp	r3, #100	@ 0x64
 8007410:	d901      	bls.n	8007416 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	e29e      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007416:	4b6a      	ldr	r3, [pc, #424]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800741e:	2b00      	cmp	r3, #0
 8007420:	d0f0      	beq.n	8007404 <HAL_RCC_OscConfig+0xc0>
 8007422:	e014      	b.n	800744e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007424:	f7fc fd9e 	bl	8003f64 <HAL_GetTick>
 8007428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800742a:	e008      	b.n	800743e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800742c:	f7fc fd9a 	bl	8003f64 <HAL_GetTick>
 8007430:	4602      	mov	r2, r0
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	1ad3      	subs	r3, r2, r3
 8007436:	2b64      	cmp	r3, #100	@ 0x64
 8007438:	d901      	bls.n	800743e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800743a:	2303      	movs	r3, #3
 800743c:	e28a      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800743e:	4b60      	ldr	r3, [pc, #384]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007446:	2b00      	cmp	r3, #0
 8007448:	d1f0      	bne.n	800742c <HAL_RCC_OscConfig+0xe8>
 800744a:	e000      	b.n	800744e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800744c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 0302 	and.w	r3, r3, #2
 8007456:	2b00      	cmp	r3, #0
 8007458:	d075      	beq.n	8007546 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800745a:	4b59      	ldr	r3, [pc, #356]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	f003 030c 	and.w	r3, r3, #12
 8007462:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007464:	4b56      	ldr	r3, [pc, #344]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	f003 0303 	and.w	r3, r3, #3
 800746c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	2b0c      	cmp	r3, #12
 8007472:	d102      	bne.n	800747a <HAL_RCC_OscConfig+0x136>
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	2b02      	cmp	r3, #2
 8007478:	d002      	beq.n	8007480 <HAL_RCC_OscConfig+0x13c>
 800747a:	69bb      	ldr	r3, [r7, #24]
 800747c:	2b04      	cmp	r3, #4
 800747e:	d11f      	bne.n	80074c0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007480:	4b4f      	ldr	r3, [pc, #316]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007488:	2b00      	cmp	r3, #0
 800748a:	d005      	beq.n	8007498 <HAL_RCC_OscConfig+0x154>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d101      	bne.n	8007498 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e25d      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007498:	4b49      	ldr	r3, [pc, #292]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	691b      	ldr	r3, [r3, #16]
 80074a4:	061b      	lsls	r3, r3, #24
 80074a6:	4946      	ldr	r1, [pc, #280]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80074a8:	4313      	orrs	r3, r2
 80074aa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80074ac:	4b45      	ldr	r3, [pc, #276]	@ (80075c4 <HAL_RCC_OscConfig+0x280>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4618      	mov	r0, r3
 80074b2:	f7fc fd0b 	bl	8003ecc <HAL_InitTick>
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d043      	beq.n	8007544 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	e249      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	68db      	ldr	r3, [r3, #12]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d023      	beq.n	8007510 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80074c8:	4b3d      	ldr	r3, [pc, #244]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a3c      	ldr	r2, [pc, #240]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80074ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80074d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074d4:	f7fc fd46 	bl	8003f64 <HAL_GetTick>
 80074d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074da:	e008      	b.n	80074ee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074dc:	f7fc fd42 	bl	8003f64 <HAL_GetTick>
 80074e0:	4602      	mov	r2, r0
 80074e2:	693b      	ldr	r3, [r7, #16]
 80074e4:	1ad3      	subs	r3, r2, r3
 80074e6:	2b02      	cmp	r3, #2
 80074e8:	d901      	bls.n	80074ee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80074ea:	2303      	movs	r3, #3
 80074ec:	e232      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074ee:	4b34      	ldr	r3, [pc, #208]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d0f0      	beq.n	80074dc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074fa:	4b31      	ldr	r3, [pc, #196]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	691b      	ldr	r3, [r3, #16]
 8007506:	061b      	lsls	r3, r3, #24
 8007508:	492d      	ldr	r1, [pc, #180]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 800750a:	4313      	orrs	r3, r2
 800750c:	604b      	str	r3, [r1, #4]
 800750e:	e01a      	b.n	8007546 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007510:	4b2b      	ldr	r3, [pc, #172]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a2a      	ldr	r2, [pc, #168]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 8007516:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800751a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800751c:	f7fc fd22 	bl	8003f64 <HAL_GetTick>
 8007520:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007522:	e008      	b.n	8007536 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007524:	f7fc fd1e 	bl	8003f64 <HAL_GetTick>
 8007528:	4602      	mov	r2, r0
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	1ad3      	subs	r3, r2, r3
 800752e:	2b02      	cmp	r3, #2
 8007530:	d901      	bls.n	8007536 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007532:	2303      	movs	r3, #3
 8007534:	e20e      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007536:	4b22      	ldr	r3, [pc, #136]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800753e:	2b00      	cmp	r3, #0
 8007540:	d1f0      	bne.n	8007524 <HAL_RCC_OscConfig+0x1e0>
 8007542:	e000      	b.n	8007546 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007544:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f003 0308 	and.w	r3, r3, #8
 800754e:	2b00      	cmp	r3, #0
 8007550:	d041      	beq.n	80075d6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	695b      	ldr	r3, [r3, #20]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d01c      	beq.n	8007594 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800755a:	4b19      	ldr	r3, [pc, #100]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 800755c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007560:	4a17      	ldr	r2, [pc, #92]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 8007562:	f043 0301 	orr.w	r3, r3, #1
 8007566:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800756a:	f7fc fcfb 	bl	8003f64 <HAL_GetTick>
 800756e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007570:	e008      	b.n	8007584 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007572:	f7fc fcf7 	bl	8003f64 <HAL_GetTick>
 8007576:	4602      	mov	r2, r0
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	1ad3      	subs	r3, r2, r3
 800757c:	2b02      	cmp	r3, #2
 800757e:	d901      	bls.n	8007584 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007580:	2303      	movs	r3, #3
 8007582:	e1e7      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007584:	4b0e      	ldr	r3, [pc, #56]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 8007586:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800758a:	f003 0302 	and.w	r3, r3, #2
 800758e:	2b00      	cmp	r3, #0
 8007590:	d0ef      	beq.n	8007572 <HAL_RCC_OscConfig+0x22e>
 8007592:	e020      	b.n	80075d6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007594:	4b0a      	ldr	r3, [pc, #40]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 8007596:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800759a:	4a09      	ldr	r2, [pc, #36]	@ (80075c0 <HAL_RCC_OscConfig+0x27c>)
 800759c:	f023 0301 	bic.w	r3, r3, #1
 80075a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075a4:	f7fc fcde 	bl	8003f64 <HAL_GetTick>
 80075a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80075aa:	e00d      	b.n	80075c8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075ac:	f7fc fcda 	bl	8003f64 <HAL_GetTick>
 80075b0:	4602      	mov	r2, r0
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	1ad3      	subs	r3, r2, r3
 80075b6:	2b02      	cmp	r3, #2
 80075b8:	d906      	bls.n	80075c8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80075ba:	2303      	movs	r3, #3
 80075bc:	e1ca      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
 80075be:	bf00      	nop
 80075c0:	40021000 	.word	0x40021000
 80075c4:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80075c8:	4b8c      	ldr	r3, [pc, #560]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 80075ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075ce:	f003 0302 	and.w	r3, r3, #2
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d1ea      	bne.n	80075ac <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f003 0304 	and.w	r3, r3, #4
 80075de:	2b00      	cmp	r3, #0
 80075e0:	f000 80a6 	beq.w	8007730 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075e4:	2300      	movs	r3, #0
 80075e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80075e8:	4b84      	ldr	r3, [pc, #528]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 80075ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d101      	bne.n	80075f8 <HAL_RCC_OscConfig+0x2b4>
 80075f4:	2301      	movs	r3, #1
 80075f6:	e000      	b.n	80075fa <HAL_RCC_OscConfig+0x2b6>
 80075f8:	2300      	movs	r3, #0
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00d      	beq.n	800761a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075fe:	4b7f      	ldr	r3, [pc, #508]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007602:	4a7e      	ldr	r2, [pc, #504]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007604:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007608:	6593      	str	r3, [r2, #88]	@ 0x58
 800760a:	4b7c      	ldr	r3, [pc, #496]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 800760c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800760e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007612:	60fb      	str	r3, [r7, #12]
 8007614:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007616:	2301      	movs	r3, #1
 8007618:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800761a:	4b79      	ldr	r3, [pc, #484]	@ (8007800 <HAL_RCC_OscConfig+0x4bc>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007622:	2b00      	cmp	r3, #0
 8007624:	d118      	bne.n	8007658 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007626:	4b76      	ldr	r3, [pc, #472]	@ (8007800 <HAL_RCC_OscConfig+0x4bc>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a75      	ldr	r2, [pc, #468]	@ (8007800 <HAL_RCC_OscConfig+0x4bc>)
 800762c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007630:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007632:	f7fc fc97 	bl	8003f64 <HAL_GetTick>
 8007636:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007638:	e008      	b.n	800764c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800763a:	f7fc fc93 	bl	8003f64 <HAL_GetTick>
 800763e:	4602      	mov	r2, r0
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	1ad3      	subs	r3, r2, r3
 8007644:	2b02      	cmp	r3, #2
 8007646:	d901      	bls.n	800764c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007648:	2303      	movs	r3, #3
 800764a:	e183      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800764c:	4b6c      	ldr	r3, [pc, #432]	@ (8007800 <HAL_RCC_OscConfig+0x4bc>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007654:	2b00      	cmp	r3, #0
 8007656:	d0f0      	beq.n	800763a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	2b01      	cmp	r3, #1
 800765e:	d108      	bne.n	8007672 <HAL_RCC_OscConfig+0x32e>
 8007660:	4b66      	ldr	r3, [pc, #408]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007666:	4a65      	ldr	r2, [pc, #404]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007668:	f043 0301 	orr.w	r3, r3, #1
 800766c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007670:	e024      	b.n	80076bc <HAL_RCC_OscConfig+0x378>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	2b05      	cmp	r3, #5
 8007678:	d110      	bne.n	800769c <HAL_RCC_OscConfig+0x358>
 800767a:	4b60      	ldr	r3, [pc, #384]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 800767c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007680:	4a5e      	ldr	r2, [pc, #376]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007682:	f043 0304 	orr.w	r3, r3, #4
 8007686:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800768a:	4b5c      	ldr	r3, [pc, #368]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 800768c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007690:	4a5a      	ldr	r2, [pc, #360]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007692:	f043 0301 	orr.w	r3, r3, #1
 8007696:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800769a:	e00f      	b.n	80076bc <HAL_RCC_OscConfig+0x378>
 800769c:	4b57      	ldr	r3, [pc, #348]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 800769e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076a2:	4a56      	ldr	r2, [pc, #344]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 80076a4:	f023 0301 	bic.w	r3, r3, #1
 80076a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80076ac:	4b53      	ldr	r3, [pc, #332]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 80076ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076b2:	4a52      	ldr	r2, [pc, #328]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 80076b4:	f023 0304 	bic.w	r3, r3, #4
 80076b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d016      	beq.n	80076f2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076c4:	f7fc fc4e 	bl	8003f64 <HAL_GetTick>
 80076c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076ca:	e00a      	b.n	80076e2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076cc:	f7fc fc4a 	bl	8003f64 <HAL_GetTick>
 80076d0:	4602      	mov	r2, r0
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	1ad3      	subs	r3, r2, r3
 80076d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076da:	4293      	cmp	r3, r2
 80076dc:	d901      	bls.n	80076e2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80076de:	2303      	movs	r3, #3
 80076e0:	e138      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80076e2:	4b46      	ldr	r3, [pc, #280]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 80076e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076e8:	f003 0302 	and.w	r3, r3, #2
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d0ed      	beq.n	80076cc <HAL_RCC_OscConfig+0x388>
 80076f0:	e015      	b.n	800771e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076f2:	f7fc fc37 	bl	8003f64 <HAL_GetTick>
 80076f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80076f8:	e00a      	b.n	8007710 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076fa:	f7fc fc33 	bl	8003f64 <HAL_GetTick>
 80076fe:	4602      	mov	r2, r0
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007708:	4293      	cmp	r3, r2
 800770a:	d901      	bls.n	8007710 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800770c:	2303      	movs	r3, #3
 800770e:	e121      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007710:	4b3a      	ldr	r3, [pc, #232]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007716:	f003 0302 	and.w	r3, r3, #2
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1ed      	bne.n	80076fa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800771e:	7ffb      	ldrb	r3, [r7, #31]
 8007720:	2b01      	cmp	r3, #1
 8007722:	d105      	bne.n	8007730 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007724:	4b35      	ldr	r3, [pc, #212]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007728:	4a34      	ldr	r2, [pc, #208]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 800772a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800772e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f003 0320 	and.w	r3, r3, #32
 8007738:	2b00      	cmp	r3, #0
 800773a:	d03c      	beq.n	80077b6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	699b      	ldr	r3, [r3, #24]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d01c      	beq.n	800777e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007744:	4b2d      	ldr	r3, [pc, #180]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007746:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800774a:	4a2c      	ldr	r2, [pc, #176]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 800774c:	f043 0301 	orr.w	r3, r3, #1
 8007750:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007754:	f7fc fc06 	bl	8003f64 <HAL_GetTick>
 8007758:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800775a:	e008      	b.n	800776e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800775c:	f7fc fc02 	bl	8003f64 <HAL_GetTick>
 8007760:	4602      	mov	r2, r0
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	1ad3      	subs	r3, r2, r3
 8007766:	2b02      	cmp	r3, #2
 8007768:	d901      	bls.n	800776e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800776a:	2303      	movs	r3, #3
 800776c:	e0f2      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800776e:	4b23      	ldr	r3, [pc, #140]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007770:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007774:	f003 0302 	and.w	r3, r3, #2
 8007778:	2b00      	cmp	r3, #0
 800777a:	d0ef      	beq.n	800775c <HAL_RCC_OscConfig+0x418>
 800777c:	e01b      	b.n	80077b6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800777e:	4b1f      	ldr	r3, [pc, #124]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007780:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007784:	4a1d      	ldr	r2, [pc, #116]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 8007786:	f023 0301 	bic.w	r3, r3, #1
 800778a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800778e:	f7fc fbe9 	bl	8003f64 <HAL_GetTick>
 8007792:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007794:	e008      	b.n	80077a8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007796:	f7fc fbe5 	bl	8003f64 <HAL_GetTick>
 800779a:	4602      	mov	r2, r0
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	1ad3      	subs	r3, r2, r3
 80077a0:	2b02      	cmp	r3, #2
 80077a2:	d901      	bls.n	80077a8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80077a4:	2303      	movs	r3, #3
 80077a6:	e0d5      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80077a8:	4b14      	ldr	r3, [pc, #80]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 80077aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80077ae:	f003 0302 	and.w	r3, r3, #2
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d1ef      	bne.n	8007796 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	69db      	ldr	r3, [r3, #28]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	f000 80c9 	beq.w	8007952 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80077c0:	4b0e      	ldr	r3, [pc, #56]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f003 030c 	and.w	r3, r3, #12
 80077c8:	2b0c      	cmp	r3, #12
 80077ca:	f000 8083 	beq.w	80078d4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	69db      	ldr	r3, [r3, #28]
 80077d2:	2b02      	cmp	r3, #2
 80077d4:	d15e      	bne.n	8007894 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077d6:	4b09      	ldr	r3, [pc, #36]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a08      	ldr	r2, [pc, #32]	@ (80077fc <HAL_RCC_OscConfig+0x4b8>)
 80077dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80077e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077e2:	f7fc fbbf 	bl	8003f64 <HAL_GetTick>
 80077e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077e8:	e00c      	b.n	8007804 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077ea:	f7fc fbbb 	bl	8003f64 <HAL_GetTick>
 80077ee:	4602      	mov	r2, r0
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	2b02      	cmp	r3, #2
 80077f6:	d905      	bls.n	8007804 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80077f8:	2303      	movs	r3, #3
 80077fa:	e0ab      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
 80077fc:	40021000 	.word	0x40021000
 8007800:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007804:	4b55      	ldr	r3, [pc, #340]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800780c:	2b00      	cmp	r3, #0
 800780e:	d1ec      	bne.n	80077ea <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007810:	4b52      	ldr	r3, [pc, #328]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 8007812:	68da      	ldr	r2, [r3, #12]
 8007814:	4b52      	ldr	r3, [pc, #328]	@ (8007960 <HAL_RCC_OscConfig+0x61c>)
 8007816:	4013      	ands	r3, r2
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	6a11      	ldr	r1, [r2, #32]
 800781c:	687a      	ldr	r2, [r7, #4]
 800781e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007820:	3a01      	subs	r2, #1
 8007822:	0112      	lsls	r2, r2, #4
 8007824:	4311      	orrs	r1, r2
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800782a:	0212      	lsls	r2, r2, #8
 800782c:	4311      	orrs	r1, r2
 800782e:	687a      	ldr	r2, [r7, #4]
 8007830:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007832:	0852      	lsrs	r2, r2, #1
 8007834:	3a01      	subs	r2, #1
 8007836:	0552      	lsls	r2, r2, #21
 8007838:	4311      	orrs	r1, r2
 800783a:	687a      	ldr	r2, [r7, #4]
 800783c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800783e:	0852      	lsrs	r2, r2, #1
 8007840:	3a01      	subs	r2, #1
 8007842:	0652      	lsls	r2, r2, #25
 8007844:	4311      	orrs	r1, r2
 8007846:	687a      	ldr	r2, [r7, #4]
 8007848:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800784a:	06d2      	lsls	r2, r2, #27
 800784c:	430a      	orrs	r2, r1
 800784e:	4943      	ldr	r1, [pc, #268]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 8007850:	4313      	orrs	r3, r2
 8007852:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007854:	4b41      	ldr	r3, [pc, #260]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a40      	ldr	r2, [pc, #256]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 800785a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800785e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007860:	4b3e      	ldr	r3, [pc, #248]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	4a3d      	ldr	r2, [pc, #244]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 8007866:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800786a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800786c:	f7fc fb7a 	bl	8003f64 <HAL_GetTick>
 8007870:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007872:	e008      	b.n	8007886 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007874:	f7fc fb76 	bl	8003f64 <HAL_GetTick>
 8007878:	4602      	mov	r2, r0
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	1ad3      	subs	r3, r2, r3
 800787e:	2b02      	cmp	r3, #2
 8007880:	d901      	bls.n	8007886 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	e066      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007886:	4b35      	ldr	r3, [pc, #212]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d0f0      	beq.n	8007874 <HAL_RCC_OscConfig+0x530>
 8007892:	e05e      	b.n	8007952 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007894:	4b31      	ldr	r3, [pc, #196]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a30      	ldr	r2, [pc, #192]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 800789a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800789e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078a0:	f7fc fb60 	bl	8003f64 <HAL_GetTick>
 80078a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80078a6:	e008      	b.n	80078ba <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078a8:	f7fc fb5c 	bl	8003f64 <HAL_GetTick>
 80078ac:	4602      	mov	r2, r0
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	1ad3      	subs	r3, r2, r3
 80078b2:	2b02      	cmp	r3, #2
 80078b4:	d901      	bls.n	80078ba <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80078b6:	2303      	movs	r3, #3
 80078b8:	e04c      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80078ba:	4b28      	ldr	r3, [pc, #160]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d1f0      	bne.n	80078a8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80078c6:	4b25      	ldr	r3, [pc, #148]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 80078c8:	68da      	ldr	r2, [r3, #12]
 80078ca:	4924      	ldr	r1, [pc, #144]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 80078cc:	4b25      	ldr	r3, [pc, #148]	@ (8007964 <HAL_RCC_OscConfig+0x620>)
 80078ce:	4013      	ands	r3, r2
 80078d0:	60cb      	str	r3, [r1, #12]
 80078d2:	e03e      	b.n	8007952 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	69db      	ldr	r3, [r3, #28]
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d101      	bne.n	80078e0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e039      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80078e0:	4b1e      	ldr	r3, [pc, #120]	@ (800795c <HAL_RCC_OscConfig+0x618>)
 80078e2:	68db      	ldr	r3, [r3, #12]
 80078e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	f003 0203 	and.w	r2, r3, #3
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6a1b      	ldr	r3, [r3, #32]
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d12c      	bne.n	800794e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078fe:	3b01      	subs	r3, #1
 8007900:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007902:	429a      	cmp	r2, r3
 8007904:	d123      	bne.n	800794e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007910:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007912:	429a      	cmp	r2, r3
 8007914:	d11b      	bne.n	800794e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007920:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007922:	429a      	cmp	r2, r3
 8007924:	d113      	bne.n	800794e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007930:	085b      	lsrs	r3, r3, #1
 8007932:	3b01      	subs	r3, #1
 8007934:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007936:	429a      	cmp	r2, r3
 8007938:	d109      	bne.n	800794e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007944:	085b      	lsrs	r3, r3, #1
 8007946:	3b01      	subs	r3, #1
 8007948:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800794a:	429a      	cmp	r2, r3
 800794c:	d001      	beq.n	8007952 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	e000      	b.n	8007954 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007952:	2300      	movs	r3, #0
}
 8007954:	4618      	mov	r0, r3
 8007956:	3720      	adds	r7, #32
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}
 800795c:	40021000 	.word	0x40021000
 8007960:	019f800c 	.word	0x019f800c
 8007964:	feeefffc 	.word	0xfeeefffc

08007968 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b086      	sub	sp, #24
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007972:	2300      	movs	r3, #0
 8007974:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d101      	bne.n	8007980 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e11e      	b.n	8007bbe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007980:	4b91      	ldr	r3, [pc, #580]	@ (8007bc8 <HAL_RCC_ClockConfig+0x260>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f003 030f 	and.w	r3, r3, #15
 8007988:	683a      	ldr	r2, [r7, #0]
 800798a:	429a      	cmp	r2, r3
 800798c:	d910      	bls.n	80079b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800798e:	4b8e      	ldr	r3, [pc, #568]	@ (8007bc8 <HAL_RCC_ClockConfig+0x260>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f023 020f 	bic.w	r2, r3, #15
 8007996:	498c      	ldr	r1, [pc, #560]	@ (8007bc8 <HAL_RCC_ClockConfig+0x260>)
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	4313      	orrs	r3, r2
 800799c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800799e:	4b8a      	ldr	r3, [pc, #552]	@ (8007bc8 <HAL_RCC_ClockConfig+0x260>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f003 030f 	and.w	r3, r3, #15
 80079a6:	683a      	ldr	r2, [r7, #0]
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d001      	beq.n	80079b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	e106      	b.n	8007bbe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 0301 	and.w	r3, r3, #1
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d073      	beq.n	8007aa4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	2b03      	cmp	r3, #3
 80079c2:	d129      	bne.n	8007a18 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079c4:	4b81      	ldr	r3, [pc, #516]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d101      	bne.n	80079d4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	e0f4      	b.n	8007bbe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80079d4:	f000 f99e 	bl	8007d14 <RCC_GetSysClockFreqFromPLLSource>
 80079d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	4a7c      	ldr	r2, [pc, #496]	@ (8007bd0 <HAL_RCC_ClockConfig+0x268>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d93f      	bls.n	8007a62 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80079e2:	4b7a      	ldr	r3, [pc, #488]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d009      	beq.n	8007a02 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d033      	beq.n	8007a62 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d12f      	bne.n	8007a62 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007a02:	4b72      	ldr	r3, [pc, #456]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a0a:	4a70      	ldr	r2, [pc, #448]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007a0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a10:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007a12:	2380      	movs	r3, #128	@ 0x80
 8007a14:	617b      	str	r3, [r7, #20]
 8007a16:	e024      	b.n	8007a62 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	2b02      	cmp	r3, #2
 8007a1e:	d107      	bne.n	8007a30 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007a20:	4b6a      	ldr	r3, [pc, #424]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d109      	bne.n	8007a40 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e0c6      	b.n	8007bbe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007a30:	4b66      	ldr	r3, [pc, #408]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d101      	bne.n	8007a40 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e0be      	b.n	8007bbe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007a40:	f000 f8ce 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8007a44:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	4a61      	ldr	r2, [pc, #388]	@ (8007bd0 <HAL_RCC_ClockConfig+0x268>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d909      	bls.n	8007a62 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007a4e:	4b5f      	ldr	r3, [pc, #380]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a56:	4a5d      	ldr	r2, [pc, #372]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a5c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007a5e:	2380      	movs	r3, #128	@ 0x80
 8007a60:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007a62:	4b5a      	ldr	r3, [pc, #360]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	f023 0203 	bic.w	r2, r3, #3
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	4957      	ldr	r1, [pc, #348]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007a70:	4313      	orrs	r3, r2
 8007a72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a74:	f7fc fa76 	bl	8003f64 <HAL_GetTick>
 8007a78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a7a:	e00a      	b.n	8007a92 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a7c:	f7fc fa72 	bl	8003f64 <HAL_GetTick>
 8007a80:	4602      	mov	r2, r0
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d901      	bls.n	8007a92 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007a8e:	2303      	movs	r3, #3
 8007a90:	e095      	b.n	8007bbe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a92:	4b4e      	ldr	r3, [pc, #312]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	f003 020c 	and.w	r2, r3, #12
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	009b      	lsls	r3, r3, #2
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d1eb      	bne.n	8007a7c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 0302 	and.w	r3, r3, #2
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d023      	beq.n	8007af8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 0304 	and.w	r3, r3, #4
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d005      	beq.n	8007ac8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007abc:	4b43      	ldr	r3, [pc, #268]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	4a42      	ldr	r2, [pc, #264]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007ac2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007ac6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f003 0308 	and.w	r3, r3, #8
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d007      	beq.n	8007ae4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007ad4:	4b3d      	ldr	r3, [pc, #244]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007adc:	4a3b      	ldr	r2, [pc, #236]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007ade:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007ae2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ae4:	4b39      	ldr	r3, [pc, #228]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	4936      	ldr	r1, [pc, #216]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007af2:	4313      	orrs	r3, r2
 8007af4:	608b      	str	r3, [r1, #8]
 8007af6:	e008      	b.n	8007b0a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	2b80      	cmp	r3, #128	@ 0x80
 8007afc:	d105      	bne.n	8007b0a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007afe:	4b33      	ldr	r3, [pc, #204]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007b00:	689b      	ldr	r3, [r3, #8]
 8007b02:	4a32      	ldr	r2, [pc, #200]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007b04:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b08:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b0a:	4b2f      	ldr	r3, [pc, #188]	@ (8007bc8 <HAL_RCC_ClockConfig+0x260>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f003 030f 	and.w	r3, r3, #15
 8007b12:	683a      	ldr	r2, [r7, #0]
 8007b14:	429a      	cmp	r2, r3
 8007b16:	d21d      	bcs.n	8007b54 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b18:	4b2b      	ldr	r3, [pc, #172]	@ (8007bc8 <HAL_RCC_ClockConfig+0x260>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f023 020f 	bic.w	r2, r3, #15
 8007b20:	4929      	ldr	r1, [pc, #164]	@ (8007bc8 <HAL_RCC_ClockConfig+0x260>)
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	4313      	orrs	r3, r2
 8007b26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007b28:	f7fc fa1c 	bl	8003f64 <HAL_GetTick>
 8007b2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b2e:	e00a      	b.n	8007b46 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b30:	f7fc fa18 	bl	8003f64 <HAL_GetTick>
 8007b34:	4602      	mov	r2, r0
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	1ad3      	subs	r3, r2, r3
 8007b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d901      	bls.n	8007b46 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007b42:	2303      	movs	r3, #3
 8007b44:	e03b      	b.n	8007bbe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b46:	4b20      	ldr	r3, [pc, #128]	@ (8007bc8 <HAL_RCC_ClockConfig+0x260>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f003 030f 	and.w	r3, r3, #15
 8007b4e:	683a      	ldr	r2, [r7, #0]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d1ed      	bne.n	8007b30 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f003 0304 	and.w	r3, r3, #4
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d008      	beq.n	8007b72 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b60:	4b1a      	ldr	r3, [pc, #104]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	68db      	ldr	r3, [r3, #12]
 8007b6c:	4917      	ldr	r1, [pc, #92]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 0308 	and.w	r3, r3, #8
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d009      	beq.n	8007b92 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b7e:	4b13      	ldr	r3, [pc, #76]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	00db      	lsls	r3, r3, #3
 8007b8c:	490f      	ldr	r1, [pc, #60]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007b92:	f000 f825 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8007b96:	4602      	mov	r2, r0
 8007b98:	4b0c      	ldr	r3, [pc, #48]	@ (8007bcc <HAL_RCC_ClockConfig+0x264>)
 8007b9a:	689b      	ldr	r3, [r3, #8]
 8007b9c:	091b      	lsrs	r3, r3, #4
 8007b9e:	f003 030f 	and.w	r3, r3, #15
 8007ba2:	490c      	ldr	r1, [pc, #48]	@ (8007bd4 <HAL_RCC_ClockConfig+0x26c>)
 8007ba4:	5ccb      	ldrb	r3, [r1, r3]
 8007ba6:	f003 031f 	and.w	r3, r3, #31
 8007baa:	fa22 f303 	lsr.w	r3, r2, r3
 8007bae:	4a0a      	ldr	r2, [pc, #40]	@ (8007bd8 <HAL_RCC_ClockConfig+0x270>)
 8007bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8007bdc <HAL_RCC_ClockConfig+0x274>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f7fc f988 	bl	8003ecc <HAL_InitTick>
 8007bbc:	4603      	mov	r3, r0
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3718      	adds	r7, #24
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}
 8007bc6:	bf00      	nop
 8007bc8:	40022000 	.word	0x40022000
 8007bcc:	40021000 	.word	0x40021000
 8007bd0:	04c4b400 	.word	0x04c4b400
 8007bd4:	0800eac0 	.word	0x0800eac0
 8007bd8:	20000008 	.word	0x20000008
 8007bdc:	2000001c 	.word	0x2000001c

08007be0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b087      	sub	sp, #28
 8007be4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007be6:	4b2c      	ldr	r3, [pc, #176]	@ (8007c98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	f003 030c 	and.w	r3, r3, #12
 8007bee:	2b04      	cmp	r3, #4
 8007bf0:	d102      	bne.n	8007bf8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007bf2:	4b2a      	ldr	r3, [pc, #168]	@ (8007c9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8007bf4:	613b      	str	r3, [r7, #16]
 8007bf6:	e047      	b.n	8007c88 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007bf8:	4b27      	ldr	r3, [pc, #156]	@ (8007c98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f003 030c 	and.w	r3, r3, #12
 8007c00:	2b08      	cmp	r3, #8
 8007c02:	d102      	bne.n	8007c0a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007c04:	4b26      	ldr	r3, [pc, #152]	@ (8007ca0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007c06:	613b      	str	r3, [r7, #16]
 8007c08:	e03e      	b.n	8007c88 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007c0a:	4b23      	ldr	r3, [pc, #140]	@ (8007c98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f003 030c 	and.w	r3, r3, #12
 8007c12:	2b0c      	cmp	r3, #12
 8007c14:	d136      	bne.n	8007c84 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007c16:	4b20      	ldr	r3, [pc, #128]	@ (8007c98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007c18:	68db      	ldr	r3, [r3, #12]
 8007c1a:	f003 0303 	and.w	r3, r3, #3
 8007c1e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007c20:	4b1d      	ldr	r3, [pc, #116]	@ (8007c98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007c22:	68db      	ldr	r3, [r3, #12]
 8007c24:	091b      	lsrs	r3, r3, #4
 8007c26:	f003 030f 	and.w	r3, r3, #15
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2b03      	cmp	r3, #3
 8007c32:	d10c      	bne.n	8007c4e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007c34:	4a1a      	ldr	r2, [pc, #104]	@ (8007ca0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c3c:	4a16      	ldr	r2, [pc, #88]	@ (8007c98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007c3e:	68d2      	ldr	r2, [r2, #12]
 8007c40:	0a12      	lsrs	r2, r2, #8
 8007c42:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007c46:	fb02 f303 	mul.w	r3, r2, r3
 8007c4a:	617b      	str	r3, [r7, #20]
      break;
 8007c4c:	e00c      	b.n	8007c68 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007c4e:	4a13      	ldr	r2, [pc, #76]	@ (8007c9c <HAL_RCC_GetSysClockFreq+0xbc>)
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c56:	4a10      	ldr	r2, [pc, #64]	@ (8007c98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007c58:	68d2      	ldr	r2, [r2, #12]
 8007c5a:	0a12      	lsrs	r2, r2, #8
 8007c5c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007c60:	fb02 f303 	mul.w	r3, r2, r3
 8007c64:	617b      	str	r3, [r7, #20]
      break;
 8007c66:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007c68:	4b0b      	ldr	r3, [pc, #44]	@ (8007c98 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	0e5b      	lsrs	r3, r3, #25
 8007c6e:	f003 0303 	and.w	r3, r3, #3
 8007c72:	3301      	adds	r3, #1
 8007c74:	005b      	lsls	r3, r3, #1
 8007c76:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007c78:	697a      	ldr	r2, [r7, #20]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c80:	613b      	str	r3, [r7, #16]
 8007c82:	e001      	b.n	8007c88 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007c84:	2300      	movs	r3, #0
 8007c86:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007c88:	693b      	ldr	r3, [r7, #16]
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	371c      	adds	r7, #28
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr
 8007c96:	bf00      	nop
 8007c98:	40021000 	.word	0x40021000
 8007c9c:	00f42400 	.word	0x00f42400
 8007ca0:	016e3600 	.word	0x016e3600

08007ca4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ca8:	4b03      	ldr	r3, [pc, #12]	@ (8007cb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007caa:	681b      	ldr	r3, [r3, #0]
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	20000008 	.word	0x20000008

08007cbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007cc0:	f7ff fff0 	bl	8007ca4 <HAL_RCC_GetHCLKFreq>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	4b06      	ldr	r3, [pc, #24]	@ (8007ce0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	0a1b      	lsrs	r3, r3, #8
 8007ccc:	f003 0307 	and.w	r3, r3, #7
 8007cd0:	4904      	ldr	r1, [pc, #16]	@ (8007ce4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007cd2:	5ccb      	ldrb	r3, [r1, r3]
 8007cd4:	f003 031f 	and.w	r3, r3, #31
 8007cd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	bd80      	pop	{r7, pc}
 8007ce0:	40021000 	.word	0x40021000
 8007ce4:	0800ead0 	.word	0x0800ead0

08007ce8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007cec:	f7ff ffda 	bl	8007ca4 <HAL_RCC_GetHCLKFreq>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	4b06      	ldr	r3, [pc, #24]	@ (8007d0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	0adb      	lsrs	r3, r3, #11
 8007cf8:	f003 0307 	and.w	r3, r3, #7
 8007cfc:	4904      	ldr	r1, [pc, #16]	@ (8007d10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007cfe:	5ccb      	ldrb	r3, [r1, r3]
 8007d00:	f003 031f 	and.w	r3, r3, #31
 8007d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	bd80      	pop	{r7, pc}
 8007d0c:	40021000 	.word	0x40021000
 8007d10:	0800ead0 	.word	0x0800ead0

08007d14 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b087      	sub	sp, #28
 8007d18:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8007d94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d1c:	68db      	ldr	r3, [r3, #12]
 8007d1e:	f003 0303 	and.w	r3, r3, #3
 8007d22:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007d24:	4b1b      	ldr	r3, [pc, #108]	@ (8007d94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	091b      	lsrs	r3, r3, #4
 8007d2a:	f003 030f 	and.w	r3, r3, #15
 8007d2e:	3301      	adds	r3, #1
 8007d30:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	2b03      	cmp	r3, #3
 8007d36:	d10c      	bne.n	8007d52 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007d38:	4a17      	ldr	r2, [pc, #92]	@ (8007d98 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d40:	4a14      	ldr	r2, [pc, #80]	@ (8007d94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d42:	68d2      	ldr	r2, [r2, #12]
 8007d44:	0a12      	lsrs	r2, r2, #8
 8007d46:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007d4a:	fb02 f303 	mul.w	r3, r2, r3
 8007d4e:	617b      	str	r3, [r7, #20]
    break;
 8007d50:	e00c      	b.n	8007d6c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007d52:	4a12      	ldr	r2, [pc, #72]	@ (8007d9c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8007d94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d5c:	68d2      	ldr	r2, [r2, #12]
 8007d5e:	0a12      	lsrs	r2, r2, #8
 8007d60:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007d64:	fb02 f303 	mul.w	r3, r2, r3
 8007d68:	617b      	str	r3, [r7, #20]
    break;
 8007d6a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007d6c:	4b09      	ldr	r3, [pc, #36]	@ (8007d94 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	0e5b      	lsrs	r3, r3, #25
 8007d72:	f003 0303 	and.w	r3, r3, #3
 8007d76:	3301      	adds	r3, #1
 8007d78:	005b      	lsls	r3, r3, #1
 8007d7a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007d7c:	697a      	ldr	r2, [r7, #20]
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d84:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007d86:	687b      	ldr	r3, [r7, #4]
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	371c      	adds	r7, #28
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr
 8007d94:	40021000 	.word	0x40021000
 8007d98:	016e3600 	.word	0x016e3600
 8007d9c:	00f42400 	.word	0x00f42400

08007da0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b086      	sub	sp, #24
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007da8:	2300      	movs	r3, #0
 8007daa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007dac:	2300      	movs	r3, #0
 8007dae:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f000 8098 	beq.w	8007eee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007dc2:	4b43      	ldr	r3, [pc, #268]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d10d      	bne.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007dce:	4b40      	ldr	r3, [pc, #256]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dd2:	4a3f      	ldr	r2, [pc, #252]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8007dda:	4b3d      	ldr	r3, [pc, #244]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007de2:	60bb      	str	r3, [r7, #8]
 8007de4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007de6:	2301      	movs	r3, #1
 8007de8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007dea:	4b3a      	ldr	r3, [pc, #232]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a39      	ldr	r2, [pc, #228]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007df4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007df6:	f7fc f8b5 	bl	8003f64 <HAL_GetTick>
 8007dfa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007dfc:	e009      	b.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007dfe:	f7fc f8b1 	bl	8003f64 <HAL_GetTick>
 8007e02:	4602      	mov	r2, r0
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	1ad3      	subs	r3, r2, r3
 8007e08:	2b02      	cmp	r3, #2
 8007e0a:	d902      	bls.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007e0c:	2303      	movs	r3, #3
 8007e0e:	74fb      	strb	r3, [r7, #19]
        break;
 8007e10:	e005      	b.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007e12:	4b30      	ldr	r3, [pc, #192]	@ (8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d0ef      	beq.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007e1e:	7cfb      	ldrb	r3, [r7, #19]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d159      	bne.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007e24:	4b2a      	ldr	r3, [pc, #168]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e2e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d01e      	beq.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e3a:	697a      	ldr	r2, [r7, #20]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d019      	beq.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007e40:	4b23      	ldr	r3, [pc, #140]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007e4c:	4b20      	ldr	r3, [pc, #128]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e52:	4a1f      	ldr	r2, [pc, #124]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007e5c:	4b1c      	ldr	r3, [pc, #112]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e62:	4a1b      	ldr	r2, [pc, #108]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007e6c:	4a18      	ldr	r2, [pc, #96]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	f003 0301 	and.w	r3, r3, #1
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d016      	beq.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e7e:	f7fc f871 	bl	8003f64 <HAL_GetTick>
 8007e82:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e84:	e00b      	b.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e86:	f7fc f86d 	bl	8003f64 <HAL_GetTick>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	1ad3      	subs	r3, r2, r3
 8007e90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d902      	bls.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007e98:	2303      	movs	r3, #3
 8007e9a:	74fb      	strb	r3, [r7, #19]
            break;
 8007e9c:	e006      	b.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ea4:	f003 0302 	and.w	r3, r3, #2
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d0ec      	beq.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007eac:	7cfb      	ldrb	r3, [r7, #19]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d10b      	bne.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007eb2:	4b07      	ldr	r3, [pc, #28]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007eb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ec0:	4903      	ldr	r1, [pc, #12]	@ (8007ed0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007ec8:	e008      	b.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007eca:	7cfb      	ldrb	r3, [r7, #19]
 8007ecc:	74bb      	strb	r3, [r7, #18]
 8007ece:	e005      	b.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007ed0:	40021000 	.word	0x40021000
 8007ed4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ed8:	7cfb      	ldrb	r3, [r7, #19]
 8007eda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007edc:	7c7b      	ldrb	r3, [r7, #17]
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d105      	bne.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ee2:	4ba7      	ldr	r3, [pc, #668]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ee6:	4aa6      	ldr	r2, [pc, #664]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ee8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007eec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 0301 	and.w	r3, r3, #1
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d00a      	beq.n	8007f10 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007efa:	4ba1      	ldr	r3, [pc, #644]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f00:	f023 0203 	bic.w	r2, r3, #3
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	499d      	ldr	r1, [pc, #628]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 0302 	and.w	r3, r3, #2
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d00a      	beq.n	8007f32 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007f1c:	4b98      	ldr	r3, [pc, #608]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f22:	f023 020c 	bic.w	r2, r3, #12
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	689b      	ldr	r3, [r3, #8]
 8007f2a:	4995      	ldr	r1, [pc, #596]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f003 0304 	and.w	r3, r3, #4
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d00a      	beq.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007f3e:	4b90      	ldr	r3, [pc, #576]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f44:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	68db      	ldr	r3, [r3, #12]
 8007f4c:	498c      	ldr	r1, [pc, #560]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f003 0308 	and.w	r3, r3, #8
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d00a      	beq.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007f60:	4b87      	ldr	r3, [pc, #540]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	691b      	ldr	r3, [r3, #16]
 8007f6e:	4984      	ldr	r1, [pc, #528]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f70:	4313      	orrs	r3, r2
 8007f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f003 0310 	and.w	r3, r3, #16
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d00a      	beq.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007f82:	4b7f      	ldr	r3, [pc, #508]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	695b      	ldr	r3, [r3, #20]
 8007f90:	497b      	ldr	r1, [pc, #492]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f92:	4313      	orrs	r3, r2
 8007f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f003 0320 	and.w	r3, r3, #32
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d00a      	beq.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007fa4:	4b76      	ldr	r3, [pc, #472]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007faa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	699b      	ldr	r3, [r3, #24]
 8007fb2:	4973      	ldr	r1, [pc, #460]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d00a      	beq.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007fc6:	4b6e      	ldr	r3, [pc, #440]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fcc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	69db      	ldr	r3, [r3, #28]
 8007fd4:	496a      	ldr	r1, [pc, #424]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00a      	beq.n	8007ffe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007fe8:	4b65      	ldr	r3, [pc, #404]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6a1b      	ldr	r3, [r3, #32]
 8007ff6:	4962      	ldr	r1, [pc, #392]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008006:	2b00      	cmp	r3, #0
 8008008:	d00a      	beq.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800800a:	4b5d      	ldr	r3, [pc, #372]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800800c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008010:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008018:	4959      	ldr	r1, [pc, #356]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800801a:	4313      	orrs	r3, r2
 800801c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008028:	2b00      	cmp	r3, #0
 800802a:	d00a      	beq.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800802c:	4b54      	ldr	r3, [pc, #336]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800802e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008032:	f023 0203 	bic.w	r2, r3, #3
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800803a:	4951      	ldr	r1, [pc, #324]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800803c:	4313      	orrs	r3, r2
 800803e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00a      	beq.n	8008064 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800804e:	4b4c      	ldr	r3, [pc, #304]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008054:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800805c:	4948      	ldr	r1, [pc, #288]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800805e:	4313      	orrs	r3, r2
 8008060:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800806c:	2b00      	cmp	r3, #0
 800806e:	d015      	beq.n	800809c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008070:	4b43      	ldr	r3, [pc, #268]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008076:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800807e:	4940      	ldr	r1, [pc, #256]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008080:	4313      	orrs	r3, r2
 8008082:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800808a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800808e:	d105      	bne.n	800809c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008090:	4b3b      	ldr	r3, [pc, #236]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008092:	68db      	ldr	r3, [r3, #12]
 8008094:	4a3a      	ldr	r2, [pc, #232]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008096:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800809a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d015      	beq.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80080a8:	4b35      	ldr	r3, [pc, #212]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080b6:	4932      	ldr	r1, [pc, #200]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080b8:	4313      	orrs	r3, r2
 80080ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80080c6:	d105      	bne.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80080c8:	4b2d      	ldr	r3, [pc, #180]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080ca:	68db      	ldr	r3, [r3, #12]
 80080cc:	4a2c      	ldr	r2, [pc, #176]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080d2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d015      	beq.n	800810c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80080e0:	4b27      	ldr	r3, [pc, #156]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ee:	4924      	ldr	r1, [pc, #144]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080f0:	4313      	orrs	r3, r2
 80080f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80080fe:	d105      	bne.n	800810c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008100:	4b1f      	ldr	r3, [pc, #124]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	4a1e      	ldr	r2, [pc, #120]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008106:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800810a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008114:	2b00      	cmp	r3, #0
 8008116:	d015      	beq.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008118:	4b19      	ldr	r3, [pc, #100]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800811a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800811e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008126:	4916      	ldr	r1, [pc, #88]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008128:	4313      	orrs	r3, r2
 800812a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008132:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008136:	d105      	bne.n	8008144 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008138:	4b11      	ldr	r3, [pc, #68]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	4a10      	ldr	r2, [pc, #64]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800813e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008142:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800814c:	2b00      	cmp	r3, #0
 800814e:	d019      	beq.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008150:	4b0b      	ldr	r3, [pc, #44]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008156:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800815e:	4908      	ldr	r1, [pc, #32]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008160:	4313      	orrs	r3, r2
 8008162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800816a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800816e:	d109      	bne.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008170:	4b03      	ldr	r3, [pc, #12]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008172:	68db      	ldr	r3, [r3, #12]
 8008174:	4a02      	ldr	r2, [pc, #8]	@ (8008180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008176:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800817a:	60d3      	str	r3, [r2, #12]
 800817c:	e002      	b.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800817e:	bf00      	nop
 8008180:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800818c:	2b00      	cmp	r3, #0
 800818e:	d015      	beq.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008190:	4b29      	ldr	r3, [pc, #164]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008196:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800819e:	4926      	ldr	r1, [pc, #152]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081a0:	4313      	orrs	r3, r2
 80081a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80081ae:	d105      	bne.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80081b0:	4b21      	ldr	r3, [pc, #132]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081b2:	68db      	ldr	r3, [r3, #12]
 80081b4:	4a20      	ldr	r2, [pc, #128]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80081ba:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d015      	beq.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80081c8:	4b1b      	ldr	r3, [pc, #108]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081ce:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081d6:	4918      	ldr	r1, [pc, #96]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081d8:	4313      	orrs	r3, r2
 80081da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081e6:	d105      	bne.n	80081f4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80081e8:	4b13      	ldr	r3, [pc, #76]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081ea:	68db      	ldr	r3, [r3, #12]
 80081ec:	4a12      	ldr	r2, [pc, #72]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80081f2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d015      	beq.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008200:	4b0d      	ldr	r3, [pc, #52]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008202:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008206:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800820e:	490a      	ldr	r1, [pc, #40]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008210:	4313      	orrs	r3, r2
 8008212:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800821a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800821e:	d105      	bne.n	800822c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008220:	4b05      	ldr	r3, [pc, #20]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	4a04      	ldr	r2, [pc, #16]	@ (8008238 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008226:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800822a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800822c:	7cbb      	ldrb	r3, [r7, #18]
}
 800822e:	4618      	mov	r0, r3
 8008230:	3718      	adds	r7, #24
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	40021000 	.word	0x40021000

0800823c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d101      	bne.n	800824e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	e09d      	b.n	800838a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008252:	2b00      	cmp	r3, #0
 8008254:	d108      	bne.n	8008268 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	685b      	ldr	r3, [r3, #4]
 800825a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800825e:	d009      	beq.n	8008274 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2200      	movs	r2, #0
 8008264:	61da      	str	r2, [r3, #28]
 8008266:	e005      	b.n	8008274 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008280:	b2db      	uxtb	r3, r3
 8008282:	2b00      	cmp	r3, #0
 8008284:	d106      	bne.n	8008294 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2200      	movs	r2, #0
 800828a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f7fb fb1a 	bl	80038c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2202      	movs	r2, #2
 8008298:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80082aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80082b4:	d902      	bls.n	80082bc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80082b6:	2300      	movs	r3, #0
 80082b8:	60fb      	str	r3, [r7, #12]
 80082ba:	e002      	b.n	80082c2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80082bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80082c0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80082ca:	d007      	beq.n	80082dc <HAL_SPI_Init+0xa0>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80082d4:	d002      	beq.n	80082dc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80082ec:	431a      	orrs	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	691b      	ldr	r3, [r3, #16]
 80082f2:	f003 0302 	and.w	r3, r3, #2
 80082f6:	431a      	orrs	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	695b      	ldr	r3, [r3, #20]
 80082fc:	f003 0301 	and.w	r3, r3, #1
 8008300:	431a      	orrs	r2, r3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	699b      	ldr	r3, [r3, #24]
 8008306:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800830a:	431a      	orrs	r2, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	69db      	ldr	r3, [r3, #28]
 8008310:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008314:	431a      	orrs	r2, r3
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a1b      	ldr	r3, [r3, #32]
 800831a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800831e:	ea42 0103 	orr.w	r1, r2, r3
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008326:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	430a      	orrs	r2, r1
 8008330:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	699b      	ldr	r3, [r3, #24]
 8008336:	0c1b      	lsrs	r3, r3, #16
 8008338:	f003 0204 	and.w	r2, r3, #4
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008340:	f003 0310 	and.w	r3, r3, #16
 8008344:	431a      	orrs	r2, r3
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800834a:	f003 0308 	and.w	r3, r3, #8
 800834e:	431a      	orrs	r2, r3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008358:	ea42 0103 	orr.w	r1, r2, r3
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	430a      	orrs	r2, r1
 8008368:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	69da      	ldr	r2, [r3, #28]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008378:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008388:	2300      	movs	r3, #0
}
 800838a:	4618      	mov	r0, r3
 800838c:	3710      	adds	r7, #16
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008392:	b580      	push	{r7, lr}
 8008394:	b088      	sub	sp, #32
 8008396:	af00      	add	r7, sp, #0
 8008398:	60f8      	str	r0, [r7, #12]
 800839a:	60b9      	str	r1, [r7, #8]
 800839c:	603b      	str	r3, [r7, #0]
 800839e:	4613      	mov	r3, r2
 80083a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80083a2:	2300      	movs	r3, #0
 80083a4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d101      	bne.n	80083b4 <HAL_SPI_Transmit+0x22>
 80083b0:	2302      	movs	r3, #2
 80083b2:	e15f      	b.n	8008674 <HAL_SPI_Transmit+0x2e2>
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80083bc:	f7fb fdd2 	bl	8003f64 <HAL_GetTick>
 80083c0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80083c2:	88fb      	ldrh	r3, [r7, #6]
 80083c4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	2b01      	cmp	r3, #1
 80083d0:	d002      	beq.n	80083d8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80083d2:	2302      	movs	r3, #2
 80083d4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80083d6:	e148      	b.n	800866a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d002      	beq.n	80083e4 <HAL_SPI_Transmit+0x52>
 80083de:	88fb      	ldrh	r3, [r7, #6]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d102      	bne.n	80083ea <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80083e4:	2301      	movs	r3, #1
 80083e6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80083e8:	e13f      	b.n	800866a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2203      	movs	r2, #3
 80083ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2200      	movs	r2, #0
 80083f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	68ba      	ldr	r2, [r7, #8]
 80083fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	88fa      	ldrh	r2, [r7, #6]
 8008402:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	88fa      	ldrh	r2, [r7, #6]
 8008408:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2200      	movs	r2, #0
 800840e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2200      	movs	r2, #0
 800841c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2200      	movs	r2, #0
 8008424:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2200      	movs	r2, #0
 800842a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008434:	d10f      	bne.n	8008456 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008444:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	681a      	ldr	r2, [r3, #0]
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008454:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008460:	2b40      	cmp	r3, #64	@ 0x40
 8008462:	d007      	beq.n	8008474 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008472:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800847c:	d94f      	bls.n	800851e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d002      	beq.n	800848c <HAL_SPI_Transmit+0xfa>
 8008486:	8afb      	ldrh	r3, [r7, #22]
 8008488:	2b01      	cmp	r3, #1
 800848a:	d142      	bne.n	8008512 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008490:	881a      	ldrh	r2, [r3, #0]
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800849c:	1c9a      	adds	r2, r3, #2
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	3b01      	subs	r3, #1
 80084aa:	b29a      	uxth	r2, r3
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80084b0:	e02f      	b.n	8008512 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	f003 0302 	and.w	r3, r3, #2
 80084bc:	2b02      	cmp	r3, #2
 80084be:	d112      	bne.n	80084e6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084c4:	881a      	ldrh	r2, [r3, #0]
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084d0:	1c9a      	adds	r2, r3, #2
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084da:	b29b      	uxth	r3, r3
 80084dc:	3b01      	subs	r3, #1
 80084de:	b29a      	uxth	r2, r3
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80084e4:	e015      	b.n	8008512 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80084e6:	f7fb fd3d 	bl	8003f64 <HAL_GetTick>
 80084ea:	4602      	mov	r2, r0
 80084ec:	69bb      	ldr	r3, [r7, #24]
 80084ee:	1ad3      	subs	r3, r2, r3
 80084f0:	683a      	ldr	r2, [r7, #0]
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d803      	bhi.n	80084fe <HAL_SPI_Transmit+0x16c>
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084fc:	d102      	bne.n	8008504 <HAL_SPI_Transmit+0x172>
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d106      	bne.n	8008512 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8008504:	2303      	movs	r3, #3
 8008506:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8008510:	e0ab      	b.n	800866a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008516:	b29b      	uxth	r3, r3
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1ca      	bne.n	80084b2 <HAL_SPI_Transmit+0x120>
 800851c:	e080      	b.n	8008620 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d002      	beq.n	800852c <HAL_SPI_Transmit+0x19a>
 8008526:	8afb      	ldrh	r3, [r7, #22]
 8008528:	2b01      	cmp	r3, #1
 800852a:	d174      	bne.n	8008616 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008530:	b29b      	uxth	r3, r3
 8008532:	2b01      	cmp	r3, #1
 8008534:	d912      	bls.n	800855c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800853a:	881a      	ldrh	r2, [r3, #0]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008546:	1c9a      	adds	r2, r3, #2
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008550:	b29b      	uxth	r3, r3
 8008552:	3b02      	subs	r3, #2
 8008554:	b29a      	uxth	r2, r3
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800855a:	e05c      	b.n	8008616 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	330c      	adds	r3, #12
 8008566:	7812      	ldrb	r2, [r2, #0]
 8008568:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800856e:	1c5a      	adds	r2, r3, #1
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008578:	b29b      	uxth	r3, r3
 800857a:	3b01      	subs	r3, #1
 800857c:	b29a      	uxth	r2, r3
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008582:	e048      	b.n	8008616 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	f003 0302 	and.w	r3, r3, #2
 800858e:	2b02      	cmp	r3, #2
 8008590:	d12b      	bne.n	80085ea <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008596:	b29b      	uxth	r3, r3
 8008598:	2b01      	cmp	r3, #1
 800859a:	d912      	bls.n	80085c2 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085a0:	881a      	ldrh	r2, [r3, #0]
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085ac:	1c9a      	adds	r2, r3, #2
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	3b02      	subs	r3, #2
 80085ba:	b29a      	uxth	r2, r3
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80085c0:	e029      	b.n	8008616 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	330c      	adds	r3, #12
 80085cc:	7812      	ldrb	r2, [r2, #0]
 80085ce:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085d4:	1c5a      	adds	r2, r3, #1
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085de:	b29b      	uxth	r3, r3
 80085e0:	3b01      	subs	r3, #1
 80085e2:	b29a      	uxth	r2, r3
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80085e8:	e015      	b.n	8008616 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80085ea:	f7fb fcbb 	bl	8003f64 <HAL_GetTick>
 80085ee:	4602      	mov	r2, r0
 80085f0:	69bb      	ldr	r3, [r7, #24]
 80085f2:	1ad3      	subs	r3, r2, r3
 80085f4:	683a      	ldr	r2, [r7, #0]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d803      	bhi.n	8008602 <HAL_SPI_Transmit+0x270>
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008600:	d102      	bne.n	8008608 <HAL_SPI_Transmit+0x276>
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d106      	bne.n	8008616 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8008608:	2303      	movs	r3, #3
 800860a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2201      	movs	r2, #1
 8008610:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8008614:	e029      	b.n	800866a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800861a:	b29b      	uxth	r3, r3
 800861c:	2b00      	cmp	r3, #0
 800861e:	d1b1      	bne.n	8008584 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008620:	69ba      	ldr	r2, [r7, #24]
 8008622:	6839      	ldr	r1, [r7, #0]
 8008624:	68f8      	ldr	r0, [r7, #12]
 8008626:	f000 fcf9 	bl	800901c <SPI_EndRxTxTransaction>
 800862a:	4603      	mov	r3, r0
 800862c:	2b00      	cmp	r3, #0
 800862e:	d002      	beq.n	8008636 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2220      	movs	r2, #32
 8008634:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d10a      	bne.n	8008654 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800863e:	2300      	movs	r3, #0
 8008640:	613b      	str	r3, [r7, #16]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	68db      	ldr	r3, [r3, #12]
 8008648:	613b      	str	r3, [r7, #16]
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	613b      	str	r3, [r7, #16]
 8008652:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008658:	2b00      	cmp	r3, #0
 800865a:	d002      	beq.n	8008662 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800865c:	2301      	movs	r3, #1
 800865e:	77fb      	strb	r3, [r7, #31]
 8008660:	e003      	b.n	800866a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2201      	movs	r2, #1
 8008666:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2200      	movs	r2, #0
 800866e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008672:	7ffb      	ldrb	r3, [r7, #31]
}
 8008674:	4618      	mov	r0, r3
 8008676:	3720      	adds	r7, #32
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b088      	sub	sp, #32
 8008680:	af02      	add	r7, sp, #8
 8008682:	60f8      	str	r0, [r7, #12]
 8008684:	60b9      	str	r1, [r7, #8]
 8008686:	603b      	str	r3, [r7, #0]
 8008688:	4613      	mov	r3, r2
 800868a:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800868c:	2300      	movs	r3, #0
 800868e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008696:	b2db      	uxtb	r3, r3
 8008698:	2b01      	cmp	r3, #1
 800869a:	d002      	beq.n	80086a2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800869c:	2302      	movs	r3, #2
 800869e:	75fb      	strb	r3, [r7, #23]
    goto error;
 80086a0:	e11a      	b.n	80088d8 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80086aa:	d112      	bne.n	80086d2 <HAL_SPI_Receive+0x56>
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d10e      	bne.n	80086d2 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2204      	movs	r2, #4
 80086b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80086bc:	88fa      	ldrh	r2, [r7, #6]
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	9300      	str	r3, [sp, #0]
 80086c2:	4613      	mov	r3, r2
 80086c4:	68ba      	ldr	r2, [r7, #8]
 80086c6:	68b9      	ldr	r1, [r7, #8]
 80086c8:	68f8      	ldr	r0, [r7, #12]
 80086ca:	f000 f90e 	bl	80088ea <HAL_SPI_TransmitReceive>
 80086ce:	4603      	mov	r3, r0
 80086d0:	e107      	b.n	80088e2 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d101      	bne.n	80086e0 <HAL_SPI_Receive+0x64>
 80086dc:	2302      	movs	r3, #2
 80086de:	e100      	b.n	80088e2 <HAL_SPI_Receive+0x266>
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80086e8:	f7fb fc3c 	bl	8003f64 <HAL_GetTick>
 80086ec:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d002      	beq.n	80086fa <HAL_SPI_Receive+0x7e>
 80086f4:	88fb      	ldrh	r3, [r7, #6]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d102      	bne.n	8008700 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80086fa:	2301      	movs	r3, #1
 80086fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80086fe:	e0eb      	b.n	80088d8 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2204      	movs	r2, #4
 8008704:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2200      	movs	r2, #0
 800870c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	68ba      	ldr	r2, [r7, #8]
 8008712:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	88fa      	ldrh	r2, [r7, #6]
 8008718:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	88fa      	ldrh	r2, [r7, #6]
 8008720:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2200      	movs	r2, #0
 8008728:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2200      	movs	r2, #0
 800872e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2200      	movs	r2, #0
 8008734:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2200      	movs	r2, #0
 800873a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2200      	movs	r2, #0
 8008740:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	68db      	ldr	r3, [r3, #12]
 8008746:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800874a:	d908      	bls.n	800875e <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	685a      	ldr	r2, [r3, #4]
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800875a:	605a      	str	r2, [r3, #4]
 800875c:	e007      	b.n	800876e <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	685a      	ldr	r2, [r3, #4]
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800876c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008776:	d10f      	bne.n	8008798 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	681a      	ldr	r2, [r3, #0]
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008786:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	681a      	ldr	r2, [r3, #0]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008796:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087a2:	2b40      	cmp	r3, #64	@ 0x40
 80087a4:	d007      	beq.n	80087b6 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	681a      	ldr	r2, [r3, #0]
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087b4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	68db      	ldr	r3, [r3, #12]
 80087ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80087be:	d86f      	bhi.n	80088a0 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80087c0:	e034      	b.n	800882c <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	689b      	ldr	r3, [r3, #8]
 80087c8:	f003 0301 	and.w	r3, r3, #1
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d117      	bne.n	8008800 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f103 020c 	add.w	r2, r3, #12
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087dc:	7812      	ldrb	r2, [r2, #0]
 80087de:	b2d2      	uxtb	r2, r2
 80087e0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087e6:	1c5a      	adds	r2, r3, #1
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	3b01      	subs	r3, #1
 80087f6:	b29a      	uxth	r2, r3
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80087fe:	e015      	b.n	800882c <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008800:	f7fb fbb0 	bl	8003f64 <HAL_GetTick>
 8008804:	4602      	mov	r2, r0
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	1ad3      	subs	r3, r2, r3
 800880a:	683a      	ldr	r2, [r7, #0]
 800880c:	429a      	cmp	r2, r3
 800880e:	d803      	bhi.n	8008818 <HAL_SPI_Receive+0x19c>
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008816:	d102      	bne.n	800881e <HAL_SPI_Receive+0x1a2>
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d106      	bne.n	800882c <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800881e:	2303      	movs	r3, #3
 8008820:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2201      	movs	r2, #1
 8008826:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800882a:	e055      	b.n	80088d8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008832:	b29b      	uxth	r3, r3
 8008834:	2b00      	cmp	r3, #0
 8008836:	d1c4      	bne.n	80087c2 <HAL_SPI_Receive+0x146>
 8008838:	e038      	b.n	80088ac <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	f003 0301 	and.w	r3, r3, #1
 8008844:	2b01      	cmp	r3, #1
 8008846:	d115      	bne.n	8008874 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	68da      	ldr	r2, [r3, #12]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008852:	b292      	uxth	r2, r2
 8008854:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800885a:	1c9a      	adds	r2, r3, #2
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008866:	b29b      	uxth	r3, r3
 8008868:	3b01      	subs	r3, #1
 800886a:	b29a      	uxth	r2, r3
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008872:	e015      	b.n	80088a0 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008874:	f7fb fb76 	bl	8003f64 <HAL_GetTick>
 8008878:	4602      	mov	r2, r0
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	1ad3      	subs	r3, r2, r3
 800887e:	683a      	ldr	r2, [r7, #0]
 8008880:	429a      	cmp	r2, r3
 8008882:	d803      	bhi.n	800888c <HAL_SPI_Receive+0x210>
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800888a:	d102      	bne.n	8008892 <HAL_SPI_Receive+0x216>
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d106      	bne.n	80088a0 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8008892:	2303      	movs	r3, #3
 8008894:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2201      	movs	r2, #1
 800889a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800889e:	e01b      	b.n	80088d8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80088a6:	b29b      	uxth	r3, r3
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d1c6      	bne.n	800883a <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80088ac:	693a      	ldr	r2, [r7, #16]
 80088ae:	6839      	ldr	r1, [r7, #0]
 80088b0:	68f8      	ldr	r0, [r7, #12]
 80088b2:	f000 fb5b 	bl	8008f6c <SPI_EndRxTransaction>
 80088b6:	4603      	mov	r3, r0
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d002      	beq.n	80088c2 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2220      	movs	r2, #32
 80088c0:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d002      	beq.n	80088d0 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 80088ca:	2301      	movs	r3, #1
 80088cc:	75fb      	strb	r3, [r7, #23]
 80088ce:	e003      	b.n	80088d8 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2201      	movs	r2, #1
 80088d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	2200      	movs	r2, #0
 80088dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80088e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3718      	adds	r7, #24
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}

080088ea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80088ea:	b580      	push	{r7, lr}
 80088ec:	b08a      	sub	sp, #40	@ 0x28
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	60f8      	str	r0, [r7, #12]
 80088f2:	60b9      	str	r1, [r7, #8]
 80088f4:	607a      	str	r2, [r7, #4]
 80088f6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80088f8:	2301      	movs	r3, #1
 80088fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80088fc:	2300      	movs	r3, #0
 80088fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008908:	2b01      	cmp	r3, #1
 800890a:	d101      	bne.n	8008910 <HAL_SPI_TransmitReceive+0x26>
 800890c:	2302      	movs	r3, #2
 800890e:	e20a      	b.n	8008d26 <HAL_SPI_TransmitReceive+0x43c>
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008918:	f7fb fb24 	bl	8003f64 <HAL_GetTick>
 800891c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008924:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	685b      	ldr	r3, [r3, #4]
 800892a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800892c:	887b      	ldrh	r3, [r7, #2]
 800892e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008930:	887b      	ldrh	r3, [r7, #2]
 8008932:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008934:	7efb      	ldrb	r3, [r7, #27]
 8008936:	2b01      	cmp	r3, #1
 8008938:	d00e      	beq.n	8008958 <HAL_SPI_TransmitReceive+0x6e>
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008940:	d106      	bne.n	8008950 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d102      	bne.n	8008950 <HAL_SPI_TransmitReceive+0x66>
 800894a:	7efb      	ldrb	r3, [r7, #27]
 800894c:	2b04      	cmp	r3, #4
 800894e:	d003      	beq.n	8008958 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008950:	2302      	movs	r3, #2
 8008952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8008956:	e1e0      	b.n	8008d1a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d005      	beq.n	800896a <HAL_SPI_TransmitReceive+0x80>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d002      	beq.n	800896a <HAL_SPI_TransmitReceive+0x80>
 8008964:	887b      	ldrh	r3, [r7, #2]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d103      	bne.n	8008972 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800896a:	2301      	movs	r3, #1
 800896c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8008970:	e1d3      	b.n	8008d1a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008978:	b2db      	uxtb	r3, r3
 800897a:	2b04      	cmp	r3, #4
 800897c:	d003      	beq.n	8008986 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2205      	movs	r2, #5
 8008982:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2200      	movs	r2, #0
 800898a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	887a      	ldrh	r2, [r7, #2]
 8008996:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	887a      	ldrh	r2, [r7, #2]
 800899e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	68ba      	ldr	r2, [r7, #8]
 80089a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	887a      	ldrh	r2, [r7, #2]
 80089ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	887a      	ldrh	r2, [r7, #2]
 80089b2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2200      	movs	r2, #0
 80089b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2200      	movs	r2, #0
 80089be:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80089c8:	d802      	bhi.n	80089d0 <HAL_SPI_TransmitReceive+0xe6>
 80089ca:	8a3b      	ldrh	r3, [r7, #16]
 80089cc:	2b01      	cmp	r3, #1
 80089ce:	d908      	bls.n	80089e2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	685a      	ldr	r2, [r3, #4]
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80089de:	605a      	str	r2, [r3, #4]
 80089e0:	e007      	b.n	80089f2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	685a      	ldr	r2, [r3, #4]
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80089f0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089fc:	2b40      	cmp	r3, #64	@ 0x40
 80089fe:	d007      	beq.n	8008a10 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	681a      	ldr	r2, [r3, #0]
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008a18:	f240 8081 	bls.w	8008b1e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d002      	beq.n	8008a2a <HAL_SPI_TransmitReceive+0x140>
 8008a24:	8a7b      	ldrh	r3, [r7, #18]
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d16d      	bne.n	8008b06 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a2e:	881a      	ldrh	r2, [r3, #0]
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a3a:	1c9a      	adds	r2, r3, #2
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a44:	b29b      	uxth	r3, r3
 8008a46:	3b01      	subs	r3, #1
 8008a48:	b29a      	uxth	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a4e:	e05a      	b.n	8008b06 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	f003 0302 	and.w	r3, r3, #2
 8008a5a:	2b02      	cmp	r3, #2
 8008a5c:	d11b      	bne.n	8008a96 <HAL_SPI_TransmitReceive+0x1ac>
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d016      	beq.n	8008a96 <HAL_SPI_TransmitReceive+0x1ac>
 8008a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a6a:	2b01      	cmp	r3, #1
 8008a6c:	d113      	bne.n	8008a96 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a72:	881a      	ldrh	r2, [r3, #0]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a7e:	1c9a      	adds	r2, r3, #2
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a88:	b29b      	uxth	r3, r3
 8008a8a:	3b01      	subs	r3, #1
 8008a8c:	b29a      	uxth	r2, r3
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008a92:	2300      	movs	r3, #0
 8008a94:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	f003 0301 	and.w	r3, r3, #1
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d11c      	bne.n	8008ade <HAL_SPI_TransmitReceive+0x1f4>
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d016      	beq.n	8008ade <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	68da      	ldr	r2, [r3, #12]
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aba:	b292      	uxth	r2, r2
 8008abc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ac2:	1c9a      	adds	r2, r3, #2
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	b29a      	uxth	r2, r3
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008ada:	2301      	movs	r3, #1
 8008adc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008ade:	f7fb fa41 	bl	8003f64 <HAL_GetTick>
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	69fb      	ldr	r3, [r7, #28]
 8008ae6:	1ad3      	subs	r3, r2, r3
 8008ae8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d80b      	bhi.n	8008b06 <HAL_SPI_TransmitReceive+0x21c>
 8008aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af4:	d007      	beq.n	8008b06 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8008af6:	2303      	movs	r3, #3
 8008af8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8008b04:	e109      	b.n	8008d1a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d19f      	bne.n	8008a50 <HAL_SPI_TransmitReceive+0x166>
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d199      	bne.n	8008a50 <HAL_SPI_TransmitReceive+0x166>
 8008b1c:	e0e3      	b.n	8008ce6 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d003      	beq.n	8008b2e <HAL_SPI_TransmitReceive+0x244>
 8008b26:	8a7b      	ldrh	r3, [r7, #18]
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	f040 80cf 	bne.w	8008ccc <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	d912      	bls.n	8008b5e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b3c:	881a      	ldrh	r2, [r3, #0]
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b48:	1c9a      	adds	r2, r3, #2
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	3b02      	subs	r3, #2
 8008b56:	b29a      	uxth	r2, r3
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008b5c:	e0b6      	b.n	8008ccc <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	330c      	adds	r3, #12
 8008b68:	7812      	ldrb	r2, [r2, #0]
 8008b6a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b70:	1c5a      	adds	r2, r3, #1
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	3b01      	subs	r3, #1
 8008b7e:	b29a      	uxth	r2, r3
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008b84:	e0a2      	b.n	8008ccc <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	f003 0302 	and.w	r3, r3, #2
 8008b90:	2b02      	cmp	r3, #2
 8008b92:	d134      	bne.n	8008bfe <HAL_SPI_TransmitReceive+0x314>
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d02f      	beq.n	8008bfe <HAL_SPI_TransmitReceive+0x314>
 8008b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d12c      	bne.n	8008bfe <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	2b01      	cmp	r3, #1
 8008bac:	d912      	bls.n	8008bd4 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bb2:	881a      	ldrh	r2, [r3, #0]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bbe:	1c9a      	adds	r2, r3, #2
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	3b02      	subs	r3, #2
 8008bcc:	b29a      	uxth	r2, r3
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008bd2:	e012      	b.n	8008bfa <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	330c      	adds	r3, #12
 8008bde:	7812      	ldrb	r2, [r2, #0]
 8008be0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008be6:	1c5a      	adds	r2, r3, #1
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	3b01      	subs	r3, #1
 8008bf4:	b29a      	uxth	r2, r3
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	f003 0301 	and.w	r3, r3, #1
 8008c08:	2b01      	cmp	r3, #1
 8008c0a:	d148      	bne.n	8008c9e <HAL_SPI_TransmitReceive+0x3b4>
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c12:	b29b      	uxth	r3, r3
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d042      	beq.n	8008c9e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d923      	bls.n	8008c6c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	68da      	ldr	r2, [r3, #12]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c2e:	b292      	uxth	r2, r2
 8008c30:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c36:	1c9a      	adds	r2, r3, #2
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	3b02      	subs	r3, #2
 8008c46:	b29a      	uxth	r2, r3
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c54:	b29b      	uxth	r3, r3
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d81f      	bhi.n	8008c9a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	685a      	ldr	r2, [r3, #4]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008c68:	605a      	str	r2, [r3, #4]
 8008c6a:	e016      	b.n	8008c9a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f103 020c 	add.w	r2, r3, #12
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c78:	7812      	ldrb	r2, [r2, #0]
 8008c7a:	b2d2      	uxtb	r2, r2
 8008c7c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c82:	1c5a      	adds	r2, r3, #1
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	3b01      	subs	r3, #1
 8008c92:	b29a      	uxth	r2, r3
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008c9e:	f7fb f961 	bl	8003f64 <HAL_GetTick>
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	69fb      	ldr	r3, [r7, #28]
 8008ca6:	1ad3      	subs	r3, r2, r3
 8008ca8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008caa:	429a      	cmp	r2, r3
 8008cac:	d803      	bhi.n	8008cb6 <HAL_SPI_TransmitReceive+0x3cc>
 8008cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cb4:	d102      	bne.n	8008cbc <HAL_SPI_TransmitReceive+0x3d2>
 8008cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d107      	bne.n	8008ccc <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8008cbc:	2303      	movs	r3, #3
 8008cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8008cca:	e026      	b.n	8008d1a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	f47f af57 	bne.w	8008b86 <HAL_SPI_TransmitReceive+0x29c>
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	f47f af50 	bne.w	8008b86 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ce6:	69fa      	ldr	r2, [r7, #28]
 8008ce8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008cea:	68f8      	ldr	r0, [r7, #12]
 8008cec:	f000 f996 	bl	800901c <SPI_EndRxTxTransaction>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d005      	beq.n	8008d02 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2220      	movs	r2, #32
 8008d00:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d003      	beq.n	8008d12 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008d10:	e003      	b.n	8008d1a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	2201      	movs	r2, #1
 8008d16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8008d22:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3728      	adds	r7, #40	@ 0x28
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}
	...

08008d30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b088      	sub	sp, #32
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	60b9      	str	r1, [r7, #8]
 8008d3a:	603b      	str	r3, [r7, #0]
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008d40:	f7fb f910 	bl	8003f64 <HAL_GetTick>
 8008d44:	4602      	mov	r2, r0
 8008d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d48:	1a9b      	subs	r3, r3, r2
 8008d4a:	683a      	ldr	r2, [r7, #0]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008d50:	f7fb f908 	bl	8003f64 <HAL_GetTick>
 8008d54:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008d56:	4b39      	ldr	r3, [pc, #228]	@ (8008e3c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	015b      	lsls	r3, r3, #5
 8008d5c:	0d1b      	lsrs	r3, r3, #20
 8008d5e:	69fa      	ldr	r2, [r7, #28]
 8008d60:	fb02 f303 	mul.w	r3, r2, r3
 8008d64:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008d66:	e054      	b.n	8008e12 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d6e:	d050      	beq.n	8008e12 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008d70:	f7fb f8f8 	bl	8003f64 <HAL_GetTick>
 8008d74:	4602      	mov	r2, r0
 8008d76:	69bb      	ldr	r3, [r7, #24]
 8008d78:	1ad3      	subs	r3, r2, r3
 8008d7a:	69fa      	ldr	r2, [r7, #28]
 8008d7c:	429a      	cmp	r2, r3
 8008d7e:	d902      	bls.n	8008d86 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d13d      	bne.n	8008e02 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	685a      	ldr	r2, [r3, #4]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008d94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008d9e:	d111      	bne.n	8008dc4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008da8:	d004      	beq.n	8008db4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	689b      	ldr	r3, [r3, #8]
 8008dae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008db2:	d107      	bne.n	8008dc4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008dc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008dcc:	d10f      	bne.n	8008dee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008ddc:	601a      	str	r2, [r3, #0]
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008dec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2201      	movs	r2, #1
 8008df2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008dfe:	2303      	movs	r3, #3
 8008e00:	e017      	b.n	8008e32 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d101      	bne.n	8008e0c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008e08:	2300      	movs	r3, #0
 8008e0a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	689a      	ldr	r2, [r3, #8]
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	4013      	ands	r3, r2
 8008e1c:	68ba      	ldr	r2, [r7, #8]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	bf0c      	ite	eq
 8008e22:	2301      	moveq	r3, #1
 8008e24:	2300      	movne	r3, #0
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	461a      	mov	r2, r3
 8008e2a:	79fb      	ldrb	r3, [r7, #7]
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d19b      	bne.n	8008d68 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008e30:	2300      	movs	r3, #0
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3720      	adds	r7, #32
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	bf00      	nop
 8008e3c:	20000008 	.word	0x20000008

08008e40 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b08a      	sub	sp, #40	@ 0x28
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	60f8      	str	r0, [r7, #12]
 8008e48:	60b9      	str	r1, [r7, #8]
 8008e4a:	607a      	str	r2, [r7, #4]
 8008e4c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008e52:	f7fb f887 	bl	8003f64 <HAL_GetTick>
 8008e56:	4602      	mov	r2, r0
 8008e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5a:	1a9b      	subs	r3, r3, r2
 8008e5c:	683a      	ldr	r2, [r7, #0]
 8008e5e:	4413      	add	r3, r2
 8008e60:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008e62:	f7fb f87f 	bl	8003f64 <HAL_GetTick>
 8008e66:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	330c      	adds	r3, #12
 8008e6e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008e70:	4b3d      	ldr	r3, [pc, #244]	@ (8008f68 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008e72:	681a      	ldr	r2, [r3, #0]
 8008e74:	4613      	mov	r3, r2
 8008e76:	009b      	lsls	r3, r3, #2
 8008e78:	4413      	add	r3, r2
 8008e7a:	00da      	lsls	r2, r3, #3
 8008e7c:	1ad3      	subs	r3, r2, r3
 8008e7e:	0d1b      	lsrs	r3, r3, #20
 8008e80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e82:	fb02 f303 	mul.w	r3, r2, r3
 8008e86:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008e88:	e060      	b.n	8008f4c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008e90:	d107      	bne.n	8008ea2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d104      	bne.n	8008ea2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	b2db      	uxtb	r3, r3
 8008e9e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008ea0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea8:	d050      	beq.n	8008f4c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008eaa:	f7fb f85b 	bl	8003f64 <HAL_GetTick>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	6a3b      	ldr	r3, [r7, #32]
 8008eb2:	1ad3      	subs	r3, r2, r3
 8008eb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d902      	bls.n	8008ec0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d13d      	bne.n	8008f3c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	685a      	ldr	r2, [r3, #4]
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008ece:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ed8:	d111      	bne.n	8008efe <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	689b      	ldr	r3, [r3, #8]
 8008ede:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ee2:	d004      	beq.n	8008eee <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008eec:	d107      	bne.n	8008efe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	681a      	ldr	r2, [r3, #0]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008efc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f06:	d10f      	bne.n	8008f28 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008f16:	601a      	str	r2, [r3, #0]
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f26:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2201      	movs	r2, #1
 8008f2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2200      	movs	r2, #0
 8008f34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008f38:	2303      	movs	r3, #3
 8008f3a:	e010      	b.n	8008f5e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008f3c:	69bb      	ldr	r3, [r7, #24]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d101      	bne.n	8008f46 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008f42:	2300      	movs	r3, #0
 8008f44:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008f46:	69bb      	ldr	r3, [r7, #24]
 8008f48:	3b01      	subs	r3, #1
 8008f4a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	689a      	ldr	r2, [r3, #8]
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	4013      	ands	r3, r2
 8008f56:	687a      	ldr	r2, [r7, #4]
 8008f58:	429a      	cmp	r2, r3
 8008f5a:	d196      	bne.n	8008e8a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008f5c:	2300      	movs	r3, #0
}
 8008f5e:	4618      	mov	r0, r3
 8008f60:	3728      	adds	r7, #40	@ 0x28
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}
 8008f66:	bf00      	nop
 8008f68:	20000008 	.word	0x20000008

08008f6c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b086      	sub	sp, #24
 8008f70:	af02      	add	r7, sp, #8
 8008f72:	60f8      	str	r0, [r7, #12]
 8008f74:	60b9      	str	r1, [r7, #8]
 8008f76:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f80:	d111      	bne.n	8008fa6 <SPI_EndRxTransaction+0x3a>
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f8a:	d004      	beq.n	8008f96 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f94:	d107      	bne.n	8008fa6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008fa4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	9300      	str	r3, [sp, #0]
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	2200      	movs	r2, #0
 8008fae:	2180      	movs	r1, #128	@ 0x80
 8008fb0:	68f8      	ldr	r0, [r7, #12]
 8008fb2:	f7ff febd 	bl	8008d30 <SPI_WaitFlagStateUntilTimeout>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d007      	beq.n	8008fcc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fc0:	f043 0220 	orr.w	r2, r3, #32
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008fc8:	2303      	movs	r3, #3
 8008fca:	e023      	b.n	8009014 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008fd4:	d11d      	bne.n	8009012 <SPI_EndRxTransaction+0xa6>
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fde:	d004      	beq.n	8008fea <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	689b      	ldr	r3, [r3, #8]
 8008fe4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fe8:	d113      	bne.n	8009012 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	9300      	str	r3, [sp, #0]
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f7ff ff22 	bl	8008e40 <SPI_WaitFifoStateUntilTimeout>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d007      	beq.n	8009012 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009006:	f043 0220 	orr.w	r2, r3, #32
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800900e:	2303      	movs	r3, #3
 8009010:	e000      	b.n	8009014 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8009012:	2300      	movs	r3, #0
}
 8009014:	4618      	mov	r0, r3
 8009016:	3710      	adds	r7, #16
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b086      	sub	sp, #24
 8009020:	af02      	add	r7, sp, #8
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	60b9      	str	r1, [r7, #8]
 8009026:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	2200      	movs	r2, #0
 8009030:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009034:	68f8      	ldr	r0, [r7, #12]
 8009036:	f7ff ff03 	bl	8008e40 <SPI_WaitFifoStateUntilTimeout>
 800903a:	4603      	mov	r3, r0
 800903c:	2b00      	cmp	r3, #0
 800903e:	d007      	beq.n	8009050 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009044:	f043 0220 	orr.w	r2, r3, #32
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800904c:	2303      	movs	r3, #3
 800904e:	e027      	b.n	80090a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	9300      	str	r3, [sp, #0]
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	2200      	movs	r2, #0
 8009058:	2180      	movs	r1, #128	@ 0x80
 800905a:	68f8      	ldr	r0, [r7, #12]
 800905c:	f7ff fe68 	bl	8008d30 <SPI_WaitFlagStateUntilTimeout>
 8009060:	4603      	mov	r3, r0
 8009062:	2b00      	cmp	r3, #0
 8009064:	d007      	beq.n	8009076 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800906a:	f043 0220 	orr.w	r2, r3, #32
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009072:	2303      	movs	r3, #3
 8009074:	e014      	b.n	80090a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	9300      	str	r3, [sp, #0]
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	2200      	movs	r2, #0
 800907e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009082:	68f8      	ldr	r0, [r7, #12]
 8009084:	f7ff fedc 	bl	8008e40 <SPI_WaitFifoStateUntilTimeout>
 8009088:	4603      	mov	r3, r0
 800908a:	2b00      	cmp	r3, #0
 800908c:	d007      	beq.n	800909e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009092:	f043 0220 	orr.w	r2, r3, #32
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800909a:	2303      	movs	r3, #3
 800909c:	e000      	b.n	80090a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3710      	adds	r7, #16
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b082      	sub	sp, #8
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d101      	bne.n	80090ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	e042      	b.n	8009140 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d106      	bne.n	80090d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2200      	movs	r2, #0
 80090c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f000 f83b 	bl	8009148 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2224      	movs	r2, #36	@ 0x24
 80090d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f022 0201 	bic.w	r2, r2, #1
 80090e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d002      	beq.n	80090f8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f000 fbbc 	bl	8009870 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f000 f8bd 	bl	8009278 <UART_SetConfig>
 80090fe:	4603      	mov	r3, r0
 8009100:	2b01      	cmp	r3, #1
 8009102:	d101      	bne.n	8009108 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009104:	2301      	movs	r3, #1
 8009106:	e01b      	b.n	8009140 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	685a      	ldr	r2, [r3, #4]
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009116:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	689a      	ldr	r2, [r3, #8]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009126:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f042 0201 	orr.w	r2, r2, #1
 8009136:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 fc3b 	bl	80099b4 <UART_CheckIdleState>
 800913e:	4603      	mov	r3, r0
}
 8009140:	4618      	mov	r0, r3
 8009142:	3708      	adds	r7, #8
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}

08009148 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8009148:	b480      	push	{r7}
 800914a:	b083      	sub	sp, #12
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8009150:	bf00      	nop
 8009152:	370c      	adds	r7, #12
 8009154:	46bd      	mov	sp, r7
 8009156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915a:	4770      	bx	lr

0800915c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b08a      	sub	sp, #40	@ 0x28
 8009160:	af02      	add	r7, sp, #8
 8009162:	60f8      	str	r0, [r7, #12]
 8009164:	60b9      	str	r1, [r7, #8]
 8009166:	603b      	str	r3, [r7, #0]
 8009168:	4613      	mov	r3, r2
 800916a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009172:	2b20      	cmp	r3, #32
 8009174:	d17b      	bne.n	800926e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d002      	beq.n	8009182 <HAL_UART_Transmit+0x26>
 800917c:	88fb      	ldrh	r3, [r7, #6]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d101      	bne.n	8009186 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009182:	2301      	movs	r3, #1
 8009184:	e074      	b.n	8009270 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2200      	movs	r2, #0
 800918a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2221      	movs	r2, #33	@ 0x21
 8009192:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009196:	f7fa fee5 	bl	8003f64 <HAL_GetTick>
 800919a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	88fa      	ldrh	r2, [r7, #6]
 80091a0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	88fa      	ldrh	r2, [r7, #6]
 80091a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091b4:	d108      	bne.n	80091c8 <HAL_UART_Transmit+0x6c>
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	691b      	ldr	r3, [r3, #16]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d104      	bne.n	80091c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80091be:	2300      	movs	r3, #0
 80091c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	61bb      	str	r3, [r7, #24]
 80091c6:	e003      	b.n	80091d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80091cc:	2300      	movs	r3, #0
 80091ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80091d0:	e030      	b.n	8009234 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	9300      	str	r3, [sp, #0]
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	2200      	movs	r2, #0
 80091da:	2180      	movs	r1, #128	@ 0x80
 80091dc:	68f8      	ldr	r0, [r7, #12]
 80091de:	f000 fc93 	bl	8009b08 <UART_WaitOnFlagUntilTimeout>
 80091e2:	4603      	mov	r3, r0
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d005      	beq.n	80091f4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2220      	movs	r2, #32
 80091ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80091f0:	2303      	movs	r3, #3
 80091f2:	e03d      	b.n	8009270 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80091f4:	69fb      	ldr	r3, [r7, #28]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d10b      	bne.n	8009212 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80091fa:	69bb      	ldr	r3, [r7, #24]
 80091fc:	881b      	ldrh	r3, [r3, #0]
 80091fe:	461a      	mov	r2, r3
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009208:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800920a:	69bb      	ldr	r3, [r7, #24]
 800920c:	3302      	adds	r3, #2
 800920e:	61bb      	str	r3, [r7, #24]
 8009210:	e007      	b.n	8009222 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009212:	69fb      	ldr	r3, [r7, #28]
 8009214:	781a      	ldrb	r2, [r3, #0]
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800921c:	69fb      	ldr	r3, [r7, #28]
 800921e:	3301      	adds	r3, #1
 8009220:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009228:	b29b      	uxth	r3, r3
 800922a:	3b01      	subs	r3, #1
 800922c:	b29a      	uxth	r2, r3
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800923a:	b29b      	uxth	r3, r3
 800923c:	2b00      	cmp	r3, #0
 800923e:	d1c8      	bne.n	80091d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	9300      	str	r3, [sp, #0]
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	2200      	movs	r2, #0
 8009248:	2140      	movs	r1, #64	@ 0x40
 800924a:	68f8      	ldr	r0, [r7, #12]
 800924c:	f000 fc5c 	bl	8009b08 <UART_WaitOnFlagUntilTimeout>
 8009250:	4603      	mov	r3, r0
 8009252:	2b00      	cmp	r3, #0
 8009254:	d005      	beq.n	8009262 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2220      	movs	r2, #32
 800925a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800925e:	2303      	movs	r3, #3
 8009260:	e006      	b.n	8009270 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2220      	movs	r2, #32
 8009266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800926a:	2300      	movs	r3, #0
 800926c:	e000      	b.n	8009270 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800926e:	2302      	movs	r3, #2
  }
}
 8009270:	4618      	mov	r0, r3
 8009272:	3720      	adds	r7, #32
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009278:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800927c:	b08c      	sub	sp, #48	@ 0x30
 800927e:	af00      	add	r7, sp, #0
 8009280:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009282:	2300      	movs	r3, #0
 8009284:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	689a      	ldr	r2, [r3, #8]
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	691b      	ldr	r3, [r3, #16]
 8009290:	431a      	orrs	r2, r3
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	695b      	ldr	r3, [r3, #20]
 8009296:	431a      	orrs	r2, r3
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	69db      	ldr	r3, [r3, #28]
 800929c:	4313      	orrs	r3, r2
 800929e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	4baa      	ldr	r3, [pc, #680]	@ (8009550 <UART_SetConfig+0x2d8>)
 80092a8:	4013      	ands	r3, r2
 80092aa:	697a      	ldr	r2, [r7, #20]
 80092ac:	6812      	ldr	r2, [r2, #0]
 80092ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092b0:	430b      	orrs	r3, r1
 80092b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	68da      	ldr	r2, [r3, #12]
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	430a      	orrs	r2, r1
 80092c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80092ca:	697b      	ldr	r3, [r7, #20]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4a9f      	ldr	r2, [pc, #636]	@ (8009554 <UART_SetConfig+0x2dc>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d004      	beq.n	80092e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	6a1b      	ldr	r3, [r3, #32]
 80092de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092e0:	4313      	orrs	r3, r2
 80092e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80092e4:	697b      	ldr	r3, [r7, #20]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80092ee:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80092f2:	697a      	ldr	r2, [r7, #20]
 80092f4:	6812      	ldr	r2, [r2, #0]
 80092f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092f8:	430b      	orrs	r3, r1
 80092fa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009302:	f023 010f 	bic.w	r1, r3, #15
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	430a      	orrs	r2, r1
 8009310:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a90      	ldr	r2, [pc, #576]	@ (8009558 <UART_SetConfig+0x2e0>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d125      	bne.n	8009368 <UART_SetConfig+0xf0>
 800931c:	4b8f      	ldr	r3, [pc, #572]	@ (800955c <UART_SetConfig+0x2e4>)
 800931e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009322:	f003 0303 	and.w	r3, r3, #3
 8009326:	2b03      	cmp	r3, #3
 8009328:	d81a      	bhi.n	8009360 <UART_SetConfig+0xe8>
 800932a:	a201      	add	r2, pc, #4	@ (adr r2, 8009330 <UART_SetConfig+0xb8>)
 800932c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009330:	08009341 	.word	0x08009341
 8009334:	08009351 	.word	0x08009351
 8009338:	08009349 	.word	0x08009349
 800933c:	08009359 	.word	0x08009359
 8009340:	2301      	movs	r3, #1
 8009342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009346:	e116      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009348:	2302      	movs	r3, #2
 800934a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800934e:	e112      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009350:	2304      	movs	r3, #4
 8009352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009356:	e10e      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009358:	2308      	movs	r3, #8
 800935a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800935e:	e10a      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009360:	2310      	movs	r3, #16
 8009362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009366:	e106      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a7c      	ldr	r2, [pc, #496]	@ (8009560 <UART_SetConfig+0x2e8>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d138      	bne.n	80093e4 <UART_SetConfig+0x16c>
 8009372:	4b7a      	ldr	r3, [pc, #488]	@ (800955c <UART_SetConfig+0x2e4>)
 8009374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009378:	f003 030c 	and.w	r3, r3, #12
 800937c:	2b0c      	cmp	r3, #12
 800937e:	d82d      	bhi.n	80093dc <UART_SetConfig+0x164>
 8009380:	a201      	add	r2, pc, #4	@ (adr r2, 8009388 <UART_SetConfig+0x110>)
 8009382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009386:	bf00      	nop
 8009388:	080093bd 	.word	0x080093bd
 800938c:	080093dd 	.word	0x080093dd
 8009390:	080093dd 	.word	0x080093dd
 8009394:	080093dd 	.word	0x080093dd
 8009398:	080093cd 	.word	0x080093cd
 800939c:	080093dd 	.word	0x080093dd
 80093a0:	080093dd 	.word	0x080093dd
 80093a4:	080093dd 	.word	0x080093dd
 80093a8:	080093c5 	.word	0x080093c5
 80093ac:	080093dd 	.word	0x080093dd
 80093b0:	080093dd 	.word	0x080093dd
 80093b4:	080093dd 	.word	0x080093dd
 80093b8:	080093d5 	.word	0x080093d5
 80093bc:	2300      	movs	r3, #0
 80093be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093c2:	e0d8      	b.n	8009576 <UART_SetConfig+0x2fe>
 80093c4:	2302      	movs	r3, #2
 80093c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093ca:	e0d4      	b.n	8009576 <UART_SetConfig+0x2fe>
 80093cc:	2304      	movs	r3, #4
 80093ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093d2:	e0d0      	b.n	8009576 <UART_SetConfig+0x2fe>
 80093d4:	2308      	movs	r3, #8
 80093d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093da:	e0cc      	b.n	8009576 <UART_SetConfig+0x2fe>
 80093dc:	2310      	movs	r3, #16
 80093de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093e2:	e0c8      	b.n	8009576 <UART_SetConfig+0x2fe>
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a5e      	ldr	r2, [pc, #376]	@ (8009564 <UART_SetConfig+0x2ec>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d125      	bne.n	800943a <UART_SetConfig+0x1c2>
 80093ee:	4b5b      	ldr	r3, [pc, #364]	@ (800955c <UART_SetConfig+0x2e4>)
 80093f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093f4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80093f8:	2b30      	cmp	r3, #48	@ 0x30
 80093fa:	d016      	beq.n	800942a <UART_SetConfig+0x1b2>
 80093fc:	2b30      	cmp	r3, #48	@ 0x30
 80093fe:	d818      	bhi.n	8009432 <UART_SetConfig+0x1ba>
 8009400:	2b20      	cmp	r3, #32
 8009402:	d00a      	beq.n	800941a <UART_SetConfig+0x1a2>
 8009404:	2b20      	cmp	r3, #32
 8009406:	d814      	bhi.n	8009432 <UART_SetConfig+0x1ba>
 8009408:	2b00      	cmp	r3, #0
 800940a:	d002      	beq.n	8009412 <UART_SetConfig+0x19a>
 800940c:	2b10      	cmp	r3, #16
 800940e:	d008      	beq.n	8009422 <UART_SetConfig+0x1aa>
 8009410:	e00f      	b.n	8009432 <UART_SetConfig+0x1ba>
 8009412:	2300      	movs	r3, #0
 8009414:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009418:	e0ad      	b.n	8009576 <UART_SetConfig+0x2fe>
 800941a:	2302      	movs	r3, #2
 800941c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009420:	e0a9      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009422:	2304      	movs	r3, #4
 8009424:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009428:	e0a5      	b.n	8009576 <UART_SetConfig+0x2fe>
 800942a:	2308      	movs	r3, #8
 800942c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009430:	e0a1      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009432:	2310      	movs	r3, #16
 8009434:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009438:	e09d      	b.n	8009576 <UART_SetConfig+0x2fe>
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a4a      	ldr	r2, [pc, #296]	@ (8009568 <UART_SetConfig+0x2f0>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d125      	bne.n	8009490 <UART_SetConfig+0x218>
 8009444:	4b45      	ldr	r3, [pc, #276]	@ (800955c <UART_SetConfig+0x2e4>)
 8009446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800944a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800944e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009450:	d016      	beq.n	8009480 <UART_SetConfig+0x208>
 8009452:	2bc0      	cmp	r3, #192	@ 0xc0
 8009454:	d818      	bhi.n	8009488 <UART_SetConfig+0x210>
 8009456:	2b80      	cmp	r3, #128	@ 0x80
 8009458:	d00a      	beq.n	8009470 <UART_SetConfig+0x1f8>
 800945a:	2b80      	cmp	r3, #128	@ 0x80
 800945c:	d814      	bhi.n	8009488 <UART_SetConfig+0x210>
 800945e:	2b00      	cmp	r3, #0
 8009460:	d002      	beq.n	8009468 <UART_SetConfig+0x1f0>
 8009462:	2b40      	cmp	r3, #64	@ 0x40
 8009464:	d008      	beq.n	8009478 <UART_SetConfig+0x200>
 8009466:	e00f      	b.n	8009488 <UART_SetConfig+0x210>
 8009468:	2300      	movs	r3, #0
 800946a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800946e:	e082      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009470:	2302      	movs	r3, #2
 8009472:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009476:	e07e      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009478:	2304      	movs	r3, #4
 800947a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800947e:	e07a      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009480:	2308      	movs	r3, #8
 8009482:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009486:	e076      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009488:	2310      	movs	r3, #16
 800948a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800948e:	e072      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a35      	ldr	r2, [pc, #212]	@ (800956c <UART_SetConfig+0x2f4>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d12a      	bne.n	80094f0 <UART_SetConfig+0x278>
 800949a:	4b30      	ldr	r3, [pc, #192]	@ (800955c <UART_SetConfig+0x2e4>)
 800949c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80094a8:	d01a      	beq.n	80094e0 <UART_SetConfig+0x268>
 80094aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80094ae:	d81b      	bhi.n	80094e8 <UART_SetConfig+0x270>
 80094b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094b4:	d00c      	beq.n	80094d0 <UART_SetConfig+0x258>
 80094b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094ba:	d815      	bhi.n	80094e8 <UART_SetConfig+0x270>
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d003      	beq.n	80094c8 <UART_SetConfig+0x250>
 80094c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094c4:	d008      	beq.n	80094d8 <UART_SetConfig+0x260>
 80094c6:	e00f      	b.n	80094e8 <UART_SetConfig+0x270>
 80094c8:	2300      	movs	r3, #0
 80094ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094ce:	e052      	b.n	8009576 <UART_SetConfig+0x2fe>
 80094d0:	2302      	movs	r3, #2
 80094d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094d6:	e04e      	b.n	8009576 <UART_SetConfig+0x2fe>
 80094d8:	2304      	movs	r3, #4
 80094da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094de:	e04a      	b.n	8009576 <UART_SetConfig+0x2fe>
 80094e0:	2308      	movs	r3, #8
 80094e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094e6:	e046      	b.n	8009576 <UART_SetConfig+0x2fe>
 80094e8:	2310      	movs	r3, #16
 80094ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094ee:	e042      	b.n	8009576 <UART_SetConfig+0x2fe>
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a17      	ldr	r2, [pc, #92]	@ (8009554 <UART_SetConfig+0x2dc>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d13a      	bne.n	8009570 <UART_SetConfig+0x2f8>
 80094fa:	4b18      	ldr	r3, [pc, #96]	@ (800955c <UART_SetConfig+0x2e4>)
 80094fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009500:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009504:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009508:	d01a      	beq.n	8009540 <UART_SetConfig+0x2c8>
 800950a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800950e:	d81b      	bhi.n	8009548 <UART_SetConfig+0x2d0>
 8009510:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009514:	d00c      	beq.n	8009530 <UART_SetConfig+0x2b8>
 8009516:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800951a:	d815      	bhi.n	8009548 <UART_SetConfig+0x2d0>
 800951c:	2b00      	cmp	r3, #0
 800951e:	d003      	beq.n	8009528 <UART_SetConfig+0x2b0>
 8009520:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009524:	d008      	beq.n	8009538 <UART_SetConfig+0x2c0>
 8009526:	e00f      	b.n	8009548 <UART_SetConfig+0x2d0>
 8009528:	2300      	movs	r3, #0
 800952a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800952e:	e022      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009530:	2302      	movs	r3, #2
 8009532:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009536:	e01e      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009538:	2304      	movs	r3, #4
 800953a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800953e:	e01a      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009540:	2308      	movs	r3, #8
 8009542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009546:	e016      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009548:	2310      	movs	r3, #16
 800954a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800954e:	e012      	b.n	8009576 <UART_SetConfig+0x2fe>
 8009550:	cfff69f3 	.word	0xcfff69f3
 8009554:	40008000 	.word	0x40008000
 8009558:	40013800 	.word	0x40013800
 800955c:	40021000 	.word	0x40021000
 8009560:	40004400 	.word	0x40004400
 8009564:	40004800 	.word	0x40004800
 8009568:	40004c00 	.word	0x40004c00
 800956c:	40005000 	.word	0x40005000
 8009570:	2310      	movs	r3, #16
 8009572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	4aae      	ldr	r2, [pc, #696]	@ (8009834 <UART_SetConfig+0x5bc>)
 800957c:	4293      	cmp	r3, r2
 800957e:	f040 8097 	bne.w	80096b0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009582:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009586:	2b08      	cmp	r3, #8
 8009588:	d823      	bhi.n	80095d2 <UART_SetConfig+0x35a>
 800958a:	a201      	add	r2, pc, #4	@ (adr r2, 8009590 <UART_SetConfig+0x318>)
 800958c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009590:	080095b5 	.word	0x080095b5
 8009594:	080095d3 	.word	0x080095d3
 8009598:	080095bd 	.word	0x080095bd
 800959c:	080095d3 	.word	0x080095d3
 80095a0:	080095c3 	.word	0x080095c3
 80095a4:	080095d3 	.word	0x080095d3
 80095a8:	080095d3 	.word	0x080095d3
 80095ac:	080095d3 	.word	0x080095d3
 80095b0:	080095cb 	.word	0x080095cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095b4:	f7fe fb82 	bl	8007cbc <HAL_RCC_GetPCLK1Freq>
 80095b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80095ba:	e010      	b.n	80095de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80095bc:	4b9e      	ldr	r3, [pc, #632]	@ (8009838 <UART_SetConfig+0x5c0>)
 80095be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80095c0:	e00d      	b.n	80095de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80095c2:	f7fe fb0d 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 80095c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80095c8:	e009      	b.n	80095de <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80095d0:	e005      	b.n	80095de <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80095d2:	2300      	movs	r3, #0
 80095d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80095d6:	2301      	movs	r3, #1
 80095d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80095dc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80095de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	f000 8130 	beq.w	8009846 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095ea:	4a94      	ldr	r2, [pc, #592]	@ (800983c <UART_SetConfig+0x5c4>)
 80095ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095f0:	461a      	mov	r2, r3
 80095f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80095f8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095fa:	697b      	ldr	r3, [r7, #20]
 80095fc:	685a      	ldr	r2, [r3, #4]
 80095fe:	4613      	mov	r3, r2
 8009600:	005b      	lsls	r3, r3, #1
 8009602:	4413      	add	r3, r2
 8009604:	69ba      	ldr	r2, [r7, #24]
 8009606:	429a      	cmp	r2, r3
 8009608:	d305      	bcc.n	8009616 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009610:	69ba      	ldr	r2, [r7, #24]
 8009612:	429a      	cmp	r2, r3
 8009614:	d903      	bls.n	800961e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009616:	2301      	movs	r3, #1
 8009618:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800961c:	e113      	b.n	8009846 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800961e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009620:	2200      	movs	r2, #0
 8009622:	60bb      	str	r3, [r7, #8]
 8009624:	60fa      	str	r2, [r7, #12]
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800962a:	4a84      	ldr	r2, [pc, #528]	@ (800983c <UART_SetConfig+0x5c4>)
 800962c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009630:	b29b      	uxth	r3, r3
 8009632:	2200      	movs	r2, #0
 8009634:	603b      	str	r3, [r7, #0]
 8009636:	607a      	str	r2, [r7, #4]
 8009638:	e9d7 2300 	ldrd	r2, r3, [r7]
 800963c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009640:	f7f7 fb4a 	bl	8000cd8 <__aeabi_uldivmod>
 8009644:	4602      	mov	r2, r0
 8009646:	460b      	mov	r3, r1
 8009648:	4610      	mov	r0, r2
 800964a:	4619      	mov	r1, r3
 800964c:	f04f 0200 	mov.w	r2, #0
 8009650:	f04f 0300 	mov.w	r3, #0
 8009654:	020b      	lsls	r3, r1, #8
 8009656:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800965a:	0202      	lsls	r2, r0, #8
 800965c:	6979      	ldr	r1, [r7, #20]
 800965e:	6849      	ldr	r1, [r1, #4]
 8009660:	0849      	lsrs	r1, r1, #1
 8009662:	2000      	movs	r0, #0
 8009664:	460c      	mov	r4, r1
 8009666:	4605      	mov	r5, r0
 8009668:	eb12 0804 	adds.w	r8, r2, r4
 800966c:	eb43 0905 	adc.w	r9, r3, r5
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	2200      	movs	r2, #0
 8009676:	469a      	mov	sl, r3
 8009678:	4693      	mov	fp, r2
 800967a:	4652      	mov	r2, sl
 800967c:	465b      	mov	r3, fp
 800967e:	4640      	mov	r0, r8
 8009680:	4649      	mov	r1, r9
 8009682:	f7f7 fb29 	bl	8000cd8 <__aeabi_uldivmod>
 8009686:	4602      	mov	r2, r0
 8009688:	460b      	mov	r3, r1
 800968a:	4613      	mov	r3, r2
 800968c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800968e:	6a3b      	ldr	r3, [r7, #32]
 8009690:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009694:	d308      	bcc.n	80096a8 <UART_SetConfig+0x430>
 8009696:	6a3b      	ldr	r3, [r7, #32]
 8009698:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800969c:	d204      	bcs.n	80096a8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	6a3a      	ldr	r2, [r7, #32]
 80096a4:	60da      	str	r2, [r3, #12]
 80096a6:	e0ce      	b.n	8009846 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80096a8:	2301      	movs	r3, #1
 80096aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80096ae:	e0ca      	b.n	8009846 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	69db      	ldr	r3, [r3, #28]
 80096b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096b8:	d166      	bne.n	8009788 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80096ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80096be:	2b08      	cmp	r3, #8
 80096c0:	d827      	bhi.n	8009712 <UART_SetConfig+0x49a>
 80096c2:	a201      	add	r2, pc, #4	@ (adr r2, 80096c8 <UART_SetConfig+0x450>)
 80096c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096c8:	080096ed 	.word	0x080096ed
 80096cc:	080096f5 	.word	0x080096f5
 80096d0:	080096fd 	.word	0x080096fd
 80096d4:	08009713 	.word	0x08009713
 80096d8:	08009703 	.word	0x08009703
 80096dc:	08009713 	.word	0x08009713
 80096e0:	08009713 	.word	0x08009713
 80096e4:	08009713 	.word	0x08009713
 80096e8:	0800970b 	.word	0x0800970b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80096ec:	f7fe fae6 	bl	8007cbc <HAL_RCC_GetPCLK1Freq>
 80096f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096f2:	e014      	b.n	800971e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80096f4:	f7fe faf8 	bl	8007ce8 <HAL_RCC_GetPCLK2Freq>
 80096f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80096fa:	e010      	b.n	800971e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80096fc:	4b4e      	ldr	r3, [pc, #312]	@ (8009838 <UART_SetConfig+0x5c0>)
 80096fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009700:	e00d      	b.n	800971e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009702:	f7fe fa6d 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 8009706:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009708:	e009      	b.n	800971e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800970a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800970e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009710:	e005      	b.n	800971e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009712:	2300      	movs	r3, #0
 8009714:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009716:	2301      	movs	r3, #1
 8009718:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800971c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800971e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009720:	2b00      	cmp	r3, #0
 8009722:	f000 8090 	beq.w	8009846 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800972a:	4a44      	ldr	r2, [pc, #272]	@ (800983c <UART_SetConfig+0x5c4>)
 800972c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009730:	461a      	mov	r2, r3
 8009732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009734:	fbb3 f3f2 	udiv	r3, r3, r2
 8009738:	005a      	lsls	r2, r3, #1
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	085b      	lsrs	r3, r3, #1
 8009740:	441a      	add	r2, r3
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	685b      	ldr	r3, [r3, #4]
 8009746:	fbb2 f3f3 	udiv	r3, r2, r3
 800974a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800974c:	6a3b      	ldr	r3, [r7, #32]
 800974e:	2b0f      	cmp	r3, #15
 8009750:	d916      	bls.n	8009780 <UART_SetConfig+0x508>
 8009752:	6a3b      	ldr	r3, [r7, #32]
 8009754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009758:	d212      	bcs.n	8009780 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800975a:	6a3b      	ldr	r3, [r7, #32]
 800975c:	b29b      	uxth	r3, r3
 800975e:	f023 030f 	bic.w	r3, r3, #15
 8009762:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009764:	6a3b      	ldr	r3, [r7, #32]
 8009766:	085b      	lsrs	r3, r3, #1
 8009768:	b29b      	uxth	r3, r3
 800976a:	f003 0307 	and.w	r3, r3, #7
 800976e:	b29a      	uxth	r2, r3
 8009770:	8bfb      	ldrh	r3, [r7, #30]
 8009772:	4313      	orrs	r3, r2
 8009774:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	8bfa      	ldrh	r2, [r7, #30]
 800977c:	60da      	str	r2, [r3, #12]
 800977e:	e062      	b.n	8009846 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009780:	2301      	movs	r3, #1
 8009782:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009786:	e05e      	b.n	8009846 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009788:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800978c:	2b08      	cmp	r3, #8
 800978e:	d828      	bhi.n	80097e2 <UART_SetConfig+0x56a>
 8009790:	a201      	add	r2, pc, #4	@ (adr r2, 8009798 <UART_SetConfig+0x520>)
 8009792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009796:	bf00      	nop
 8009798:	080097bd 	.word	0x080097bd
 800979c:	080097c5 	.word	0x080097c5
 80097a0:	080097cd 	.word	0x080097cd
 80097a4:	080097e3 	.word	0x080097e3
 80097a8:	080097d3 	.word	0x080097d3
 80097ac:	080097e3 	.word	0x080097e3
 80097b0:	080097e3 	.word	0x080097e3
 80097b4:	080097e3 	.word	0x080097e3
 80097b8:	080097db 	.word	0x080097db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097bc:	f7fe fa7e 	bl	8007cbc <HAL_RCC_GetPCLK1Freq>
 80097c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097c2:	e014      	b.n	80097ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80097c4:	f7fe fa90 	bl	8007ce8 <HAL_RCC_GetPCLK2Freq>
 80097c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097ca:	e010      	b.n	80097ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80097cc:	4b1a      	ldr	r3, [pc, #104]	@ (8009838 <UART_SetConfig+0x5c0>)
 80097ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097d0:	e00d      	b.n	80097ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097d2:	f7fe fa05 	bl	8007be0 <HAL_RCC_GetSysClockFreq>
 80097d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097d8:	e009      	b.n	80097ee <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097e0:	e005      	b.n	80097ee <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80097e2:	2300      	movs	r3, #0
 80097e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80097ec:	bf00      	nop
    }

    if (pclk != 0U)
 80097ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d028      	beq.n	8009846 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097f8:	4a10      	ldr	r2, [pc, #64]	@ (800983c <UART_SetConfig+0x5c4>)
 80097fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097fe:	461a      	mov	r2, r3
 8009800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009802:	fbb3 f2f2 	udiv	r2, r3, r2
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	685b      	ldr	r3, [r3, #4]
 800980a:	085b      	lsrs	r3, r3, #1
 800980c:	441a      	add	r2, r3
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	685b      	ldr	r3, [r3, #4]
 8009812:	fbb2 f3f3 	udiv	r3, r2, r3
 8009816:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009818:	6a3b      	ldr	r3, [r7, #32]
 800981a:	2b0f      	cmp	r3, #15
 800981c:	d910      	bls.n	8009840 <UART_SetConfig+0x5c8>
 800981e:	6a3b      	ldr	r3, [r7, #32]
 8009820:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009824:	d20c      	bcs.n	8009840 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009826:	6a3b      	ldr	r3, [r7, #32]
 8009828:	b29a      	uxth	r2, r3
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	60da      	str	r2, [r3, #12]
 8009830:	e009      	b.n	8009846 <UART_SetConfig+0x5ce>
 8009832:	bf00      	nop
 8009834:	40008000 	.word	0x40008000
 8009838:	00f42400 	.word	0x00f42400
 800983c:	0800eadc 	.word	0x0800eadc
      }
      else
      {
        ret = HAL_ERROR;
 8009840:	2301      	movs	r3, #1
 8009842:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	2201      	movs	r2, #1
 800984a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	2201      	movs	r2, #1
 8009852:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	2200      	movs	r2, #0
 800985a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	2200      	movs	r2, #0
 8009860:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009862:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009866:	4618      	mov	r0, r3
 8009868:	3730      	adds	r7, #48	@ 0x30
 800986a:	46bd      	mov	sp, r7
 800986c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009870 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009870:	b480      	push	{r7}
 8009872:	b083      	sub	sp, #12
 8009874:	af00      	add	r7, sp, #0
 8009876:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800987c:	f003 0308 	and.w	r3, r3, #8
 8009880:	2b00      	cmp	r3, #0
 8009882:	d00a      	beq.n	800989a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	685b      	ldr	r3, [r3, #4]
 800988a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	430a      	orrs	r2, r1
 8009898:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800989e:	f003 0301 	and.w	r3, r3, #1
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d00a      	beq.n	80098bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	430a      	orrs	r2, r1
 80098ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098c0:	f003 0302 	and.w	r3, r3, #2
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d00a      	beq.n	80098de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	430a      	orrs	r2, r1
 80098dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098e2:	f003 0304 	and.w	r3, r3, #4
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d00a      	beq.n	8009900 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	430a      	orrs	r2, r1
 80098fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009904:	f003 0310 	and.w	r3, r3, #16
 8009908:	2b00      	cmp	r3, #0
 800990a:	d00a      	beq.n	8009922 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	689b      	ldr	r3, [r3, #8]
 8009912:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	430a      	orrs	r2, r1
 8009920:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009926:	f003 0320 	and.w	r3, r3, #32
 800992a:	2b00      	cmp	r3, #0
 800992c:	d00a      	beq.n	8009944 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	689b      	ldr	r3, [r3, #8]
 8009934:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	430a      	orrs	r2, r1
 8009942:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800994c:	2b00      	cmp	r3, #0
 800994e:	d01a      	beq.n	8009986 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	685b      	ldr	r3, [r3, #4]
 8009956:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	430a      	orrs	r2, r1
 8009964:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800996a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800996e:	d10a      	bne.n	8009986 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	685b      	ldr	r3, [r3, #4]
 8009976:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	430a      	orrs	r2, r1
 8009984:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800998a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800998e:	2b00      	cmp	r3, #0
 8009990:	d00a      	beq.n	80099a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	430a      	orrs	r2, r1
 80099a6:	605a      	str	r2, [r3, #4]
  }
}
 80099a8:	bf00      	nop
 80099aa:	370c      	adds	r7, #12
 80099ac:	46bd      	mov	sp, r7
 80099ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b2:	4770      	bx	lr

080099b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b098      	sub	sp, #96	@ 0x60
 80099b8:	af02      	add	r7, sp, #8
 80099ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80099c4:	f7fa face 	bl	8003f64 <HAL_GetTick>
 80099c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f003 0308 	and.w	r3, r3, #8
 80099d4:	2b08      	cmp	r3, #8
 80099d6:	d12f      	bne.n	8009a38 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099dc:	9300      	str	r3, [sp, #0]
 80099de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099e0:	2200      	movs	r2, #0
 80099e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f000 f88e 	bl	8009b08 <UART_WaitOnFlagUntilTimeout>
 80099ec:	4603      	mov	r3, r0
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d022      	beq.n	8009a38 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099fa:	e853 3f00 	ldrex	r3, [r3]
 80099fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009a00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a06:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	461a      	mov	r2, r3
 8009a0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a10:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a12:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a18:	e841 2300 	strex	r3, r2, [r1]
 8009a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d1e6      	bne.n	80099f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2220      	movs	r2, #32
 8009a28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a34:	2303      	movs	r3, #3
 8009a36:	e063      	b.n	8009b00 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f003 0304 	and.w	r3, r3, #4
 8009a42:	2b04      	cmp	r3, #4
 8009a44:	d149      	bne.n	8009ada <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a46:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009a4a:	9300      	str	r3, [sp, #0]
 8009a4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a4e:	2200      	movs	r2, #0
 8009a50:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f000 f857 	bl	8009b08 <UART_WaitOnFlagUntilTimeout>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d03c      	beq.n	8009ada <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a68:	e853 3f00 	ldrex	r3, [r3]
 8009a6c:	623b      	str	r3, [r7, #32]
   return(result);
 8009a6e:	6a3b      	ldr	r3, [r7, #32]
 8009a70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	461a      	mov	r2, r3
 8009a7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a80:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a86:	e841 2300 	strex	r3, r2, [r1]
 8009a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1e6      	bne.n	8009a60 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	3308      	adds	r3, #8
 8009a98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a9a:	693b      	ldr	r3, [r7, #16]
 8009a9c:	e853 3f00 	ldrex	r3, [r3]
 8009aa0:	60fb      	str	r3, [r7, #12]
   return(result);
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f023 0301 	bic.w	r3, r3, #1
 8009aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	3308      	adds	r3, #8
 8009ab0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ab2:	61fa      	str	r2, [r7, #28]
 8009ab4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab6:	69b9      	ldr	r1, [r7, #24]
 8009ab8:	69fa      	ldr	r2, [r7, #28]
 8009aba:	e841 2300 	strex	r3, r2, [r1]
 8009abe:	617b      	str	r3, [r7, #20]
   return(result);
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d1e5      	bne.n	8009a92 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2220      	movs	r2, #32
 8009aca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ad6:	2303      	movs	r3, #3
 8009ad8:	e012      	b.n	8009b00 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2220      	movs	r2, #32
 8009ade:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2220      	movs	r2, #32
 8009ae6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2200      	movs	r2, #0
 8009aee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2200      	movs	r2, #0
 8009af4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2200      	movs	r2, #0
 8009afa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009afe:	2300      	movs	r3, #0
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3758      	adds	r7, #88	@ 0x58
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b084      	sub	sp, #16
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	60f8      	str	r0, [r7, #12]
 8009b10:	60b9      	str	r1, [r7, #8]
 8009b12:	603b      	str	r3, [r7, #0]
 8009b14:	4613      	mov	r3, r2
 8009b16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b18:	e04f      	b.n	8009bba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b1a:	69bb      	ldr	r3, [r7, #24]
 8009b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b20:	d04b      	beq.n	8009bba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b22:	f7fa fa1f 	bl	8003f64 <HAL_GetTick>
 8009b26:	4602      	mov	r2, r0
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	1ad3      	subs	r3, r2, r3
 8009b2c:	69ba      	ldr	r2, [r7, #24]
 8009b2e:	429a      	cmp	r2, r3
 8009b30:	d302      	bcc.n	8009b38 <UART_WaitOnFlagUntilTimeout+0x30>
 8009b32:	69bb      	ldr	r3, [r7, #24]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d101      	bne.n	8009b3c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009b38:	2303      	movs	r3, #3
 8009b3a:	e04e      	b.n	8009bda <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f003 0304 	and.w	r3, r3, #4
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d037      	beq.n	8009bba <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b4a:	68bb      	ldr	r3, [r7, #8]
 8009b4c:	2b80      	cmp	r3, #128	@ 0x80
 8009b4e:	d034      	beq.n	8009bba <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	2b40      	cmp	r3, #64	@ 0x40
 8009b54:	d031      	beq.n	8009bba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	69db      	ldr	r3, [r3, #28]
 8009b5c:	f003 0308 	and.w	r3, r3, #8
 8009b60:	2b08      	cmp	r3, #8
 8009b62:	d110      	bne.n	8009b86 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2208      	movs	r2, #8
 8009b6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b6c:	68f8      	ldr	r0, [r7, #12]
 8009b6e:	f000 f838 	bl	8009be2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2208      	movs	r2, #8
 8009b76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009b82:	2301      	movs	r3, #1
 8009b84:	e029      	b.n	8009bda <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	69db      	ldr	r3, [r3, #28]
 8009b8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b94:	d111      	bne.n	8009bba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009ba0:	68f8      	ldr	r0, [r7, #12]
 8009ba2:	f000 f81e 	bl	8009be2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2220      	movs	r2, #32
 8009baa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009bb6:	2303      	movs	r3, #3
 8009bb8:	e00f      	b.n	8009bda <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	69da      	ldr	r2, [r3, #28]
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	4013      	ands	r3, r2
 8009bc4:	68ba      	ldr	r2, [r7, #8]
 8009bc6:	429a      	cmp	r2, r3
 8009bc8:	bf0c      	ite	eq
 8009bca:	2301      	moveq	r3, #1
 8009bcc:	2300      	movne	r3, #0
 8009bce:	b2db      	uxtb	r3, r3
 8009bd0:	461a      	mov	r2, r3
 8009bd2:	79fb      	ldrb	r3, [r7, #7]
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d0a0      	beq.n	8009b1a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009bd8:	2300      	movs	r3, #0
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	3710      	adds	r7, #16
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd80      	pop	{r7, pc}

08009be2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009be2:	b480      	push	{r7}
 8009be4:	b095      	sub	sp, #84	@ 0x54
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bf2:	e853 3f00 	ldrex	r3, [r3]
 8009bf6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bfa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	461a      	mov	r2, r3
 8009c06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c08:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c0a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c10:	e841 2300 	strex	r3, r2, [r1]
 8009c14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d1e6      	bne.n	8009bea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	3308      	adds	r3, #8
 8009c22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c24:	6a3b      	ldr	r3, [r7, #32]
 8009c26:	e853 3f00 	ldrex	r3, [r3]
 8009c2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c2c:	69fb      	ldr	r3, [r7, #28]
 8009c2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009c32:	f023 0301 	bic.w	r3, r3, #1
 8009c36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	3308      	adds	r3, #8
 8009c3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c48:	e841 2300 	strex	r3, r2, [r1]
 8009c4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d1e3      	bne.n	8009c1c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d118      	bne.n	8009c8e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	e853 3f00 	ldrex	r3, [r3]
 8009c68:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	f023 0310 	bic.w	r3, r3, #16
 8009c70:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	461a      	mov	r2, r3
 8009c78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c7a:	61bb      	str	r3, [r7, #24]
 8009c7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c7e:	6979      	ldr	r1, [r7, #20]
 8009c80:	69ba      	ldr	r2, [r7, #24]
 8009c82:	e841 2300 	strex	r3, r2, [r1]
 8009c86:	613b      	str	r3, [r7, #16]
   return(result);
 8009c88:	693b      	ldr	r3, [r7, #16]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d1e6      	bne.n	8009c5c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2220      	movs	r2, #32
 8009c92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009ca2:	bf00      	nop
 8009ca4:	3754      	adds	r7, #84	@ 0x54
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cac:	4770      	bx	lr

08009cae <__cvt>:
 8009cae:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009cb2:	ec57 6b10 	vmov	r6, r7, d0
 8009cb6:	2f00      	cmp	r7, #0
 8009cb8:	460c      	mov	r4, r1
 8009cba:	4619      	mov	r1, r3
 8009cbc:	463b      	mov	r3, r7
 8009cbe:	bfbb      	ittet	lt
 8009cc0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009cc4:	461f      	movlt	r7, r3
 8009cc6:	2300      	movge	r3, #0
 8009cc8:	232d      	movlt	r3, #45	@ 0x2d
 8009cca:	700b      	strb	r3, [r1, #0]
 8009ccc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cce:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009cd2:	4691      	mov	r9, r2
 8009cd4:	f023 0820 	bic.w	r8, r3, #32
 8009cd8:	bfbc      	itt	lt
 8009cda:	4632      	movlt	r2, r6
 8009cdc:	4616      	movlt	r6, r2
 8009cde:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ce2:	d005      	beq.n	8009cf0 <__cvt+0x42>
 8009ce4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009ce8:	d100      	bne.n	8009cec <__cvt+0x3e>
 8009cea:	3401      	adds	r4, #1
 8009cec:	2102      	movs	r1, #2
 8009cee:	e000      	b.n	8009cf2 <__cvt+0x44>
 8009cf0:	2103      	movs	r1, #3
 8009cf2:	ab03      	add	r3, sp, #12
 8009cf4:	9301      	str	r3, [sp, #4]
 8009cf6:	ab02      	add	r3, sp, #8
 8009cf8:	9300      	str	r3, [sp, #0]
 8009cfa:	ec47 6b10 	vmov	d0, r6, r7
 8009cfe:	4653      	mov	r3, sl
 8009d00:	4622      	mov	r2, r4
 8009d02:	f001 f981 	bl	800b008 <_dtoa_r>
 8009d06:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009d0a:	4605      	mov	r5, r0
 8009d0c:	d119      	bne.n	8009d42 <__cvt+0x94>
 8009d0e:	f019 0f01 	tst.w	r9, #1
 8009d12:	d00e      	beq.n	8009d32 <__cvt+0x84>
 8009d14:	eb00 0904 	add.w	r9, r0, r4
 8009d18:	2200      	movs	r2, #0
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	4630      	mov	r0, r6
 8009d1e:	4639      	mov	r1, r7
 8009d20:	f7f6 fefa 	bl	8000b18 <__aeabi_dcmpeq>
 8009d24:	b108      	cbz	r0, 8009d2a <__cvt+0x7c>
 8009d26:	f8cd 900c 	str.w	r9, [sp, #12]
 8009d2a:	2230      	movs	r2, #48	@ 0x30
 8009d2c:	9b03      	ldr	r3, [sp, #12]
 8009d2e:	454b      	cmp	r3, r9
 8009d30:	d31e      	bcc.n	8009d70 <__cvt+0xc2>
 8009d32:	9b03      	ldr	r3, [sp, #12]
 8009d34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d36:	1b5b      	subs	r3, r3, r5
 8009d38:	4628      	mov	r0, r5
 8009d3a:	6013      	str	r3, [r2, #0]
 8009d3c:	b004      	add	sp, #16
 8009d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d42:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009d46:	eb00 0904 	add.w	r9, r0, r4
 8009d4a:	d1e5      	bne.n	8009d18 <__cvt+0x6a>
 8009d4c:	7803      	ldrb	r3, [r0, #0]
 8009d4e:	2b30      	cmp	r3, #48	@ 0x30
 8009d50:	d10a      	bne.n	8009d68 <__cvt+0xba>
 8009d52:	2200      	movs	r2, #0
 8009d54:	2300      	movs	r3, #0
 8009d56:	4630      	mov	r0, r6
 8009d58:	4639      	mov	r1, r7
 8009d5a:	f7f6 fedd 	bl	8000b18 <__aeabi_dcmpeq>
 8009d5e:	b918      	cbnz	r0, 8009d68 <__cvt+0xba>
 8009d60:	f1c4 0401 	rsb	r4, r4, #1
 8009d64:	f8ca 4000 	str.w	r4, [sl]
 8009d68:	f8da 3000 	ldr.w	r3, [sl]
 8009d6c:	4499      	add	r9, r3
 8009d6e:	e7d3      	b.n	8009d18 <__cvt+0x6a>
 8009d70:	1c59      	adds	r1, r3, #1
 8009d72:	9103      	str	r1, [sp, #12]
 8009d74:	701a      	strb	r2, [r3, #0]
 8009d76:	e7d9      	b.n	8009d2c <__cvt+0x7e>

08009d78 <__exponent>:
 8009d78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d7a:	2900      	cmp	r1, #0
 8009d7c:	bfba      	itte	lt
 8009d7e:	4249      	neglt	r1, r1
 8009d80:	232d      	movlt	r3, #45	@ 0x2d
 8009d82:	232b      	movge	r3, #43	@ 0x2b
 8009d84:	2909      	cmp	r1, #9
 8009d86:	7002      	strb	r2, [r0, #0]
 8009d88:	7043      	strb	r3, [r0, #1]
 8009d8a:	dd29      	ble.n	8009de0 <__exponent+0x68>
 8009d8c:	f10d 0307 	add.w	r3, sp, #7
 8009d90:	461d      	mov	r5, r3
 8009d92:	270a      	movs	r7, #10
 8009d94:	461a      	mov	r2, r3
 8009d96:	fbb1 f6f7 	udiv	r6, r1, r7
 8009d9a:	fb07 1416 	mls	r4, r7, r6, r1
 8009d9e:	3430      	adds	r4, #48	@ 0x30
 8009da0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009da4:	460c      	mov	r4, r1
 8009da6:	2c63      	cmp	r4, #99	@ 0x63
 8009da8:	f103 33ff 	add.w	r3, r3, #4294967295
 8009dac:	4631      	mov	r1, r6
 8009dae:	dcf1      	bgt.n	8009d94 <__exponent+0x1c>
 8009db0:	3130      	adds	r1, #48	@ 0x30
 8009db2:	1e94      	subs	r4, r2, #2
 8009db4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009db8:	1c41      	adds	r1, r0, #1
 8009dba:	4623      	mov	r3, r4
 8009dbc:	42ab      	cmp	r3, r5
 8009dbe:	d30a      	bcc.n	8009dd6 <__exponent+0x5e>
 8009dc0:	f10d 0309 	add.w	r3, sp, #9
 8009dc4:	1a9b      	subs	r3, r3, r2
 8009dc6:	42ac      	cmp	r4, r5
 8009dc8:	bf88      	it	hi
 8009dca:	2300      	movhi	r3, #0
 8009dcc:	3302      	adds	r3, #2
 8009dce:	4403      	add	r3, r0
 8009dd0:	1a18      	subs	r0, r3, r0
 8009dd2:	b003      	add	sp, #12
 8009dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009dd6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009dda:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009dde:	e7ed      	b.n	8009dbc <__exponent+0x44>
 8009de0:	2330      	movs	r3, #48	@ 0x30
 8009de2:	3130      	adds	r1, #48	@ 0x30
 8009de4:	7083      	strb	r3, [r0, #2]
 8009de6:	70c1      	strb	r1, [r0, #3]
 8009de8:	1d03      	adds	r3, r0, #4
 8009dea:	e7f1      	b.n	8009dd0 <__exponent+0x58>

08009dec <_printf_float>:
 8009dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df0:	b08d      	sub	sp, #52	@ 0x34
 8009df2:	460c      	mov	r4, r1
 8009df4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009df8:	4616      	mov	r6, r2
 8009dfa:	461f      	mov	r7, r3
 8009dfc:	4605      	mov	r5, r0
 8009dfe:	f000 ffed 	bl	800addc <_localeconv_r>
 8009e02:	6803      	ldr	r3, [r0, #0]
 8009e04:	9304      	str	r3, [sp, #16]
 8009e06:	4618      	mov	r0, r3
 8009e08:	f7f6 fa5a 	bl	80002c0 <strlen>
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e10:	f8d8 3000 	ldr.w	r3, [r8]
 8009e14:	9005      	str	r0, [sp, #20]
 8009e16:	3307      	adds	r3, #7
 8009e18:	f023 0307 	bic.w	r3, r3, #7
 8009e1c:	f103 0208 	add.w	r2, r3, #8
 8009e20:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009e24:	f8d4 b000 	ldr.w	fp, [r4]
 8009e28:	f8c8 2000 	str.w	r2, [r8]
 8009e2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e30:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009e34:	9307      	str	r3, [sp, #28]
 8009e36:	f8cd 8018 	str.w	r8, [sp, #24]
 8009e3a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009e3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e42:	4b9c      	ldr	r3, [pc, #624]	@ (800a0b4 <_printf_float+0x2c8>)
 8009e44:	f04f 32ff 	mov.w	r2, #4294967295
 8009e48:	f7f6 fe98 	bl	8000b7c <__aeabi_dcmpun>
 8009e4c:	bb70      	cbnz	r0, 8009eac <_printf_float+0xc0>
 8009e4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e52:	4b98      	ldr	r3, [pc, #608]	@ (800a0b4 <_printf_float+0x2c8>)
 8009e54:	f04f 32ff 	mov.w	r2, #4294967295
 8009e58:	f7f6 fe72 	bl	8000b40 <__aeabi_dcmple>
 8009e5c:	bb30      	cbnz	r0, 8009eac <_printf_float+0xc0>
 8009e5e:	2200      	movs	r2, #0
 8009e60:	2300      	movs	r3, #0
 8009e62:	4640      	mov	r0, r8
 8009e64:	4649      	mov	r1, r9
 8009e66:	f7f6 fe61 	bl	8000b2c <__aeabi_dcmplt>
 8009e6a:	b110      	cbz	r0, 8009e72 <_printf_float+0x86>
 8009e6c:	232d      	movs	r3, #45	@ 0x2d
 8009e6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e72:	4a91      	ldr	r2, [pc, #580]	@ (800a0b8 <_printf_float+0x2cc>)
 8009e74:	4b91      	ldr	r3, [pc, #580]	@ (800a0bc <_printf_float+0x2d0>)
 8009e76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009e7a:	bf8c      	ite	hi
 8009e7c:	4690      	movhi	r8, r2
 8009e7e:	4698      	movls	r8, r3
 8009e80:	2303      	movs	r3, #3
 8009e82:	6123      	str	r3, [r4, #16]
 8009e84:	f02b 0304 	bic.w	r3, fp, #4
 8009e88:	6023      	str	r3, [r4, #0]
 8009e8a:	f04f 0900 	mov.w	r9, #0
 8009e8e:	9700      	str	r7, [sp, #0]
 8009e90:	4633      	mov	r3, r6
 8009e92:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009e94:	4621      	mov	r1, r4
 8009e96:	4628      	mov	r0, r5
 8009e98:	f000 f9d2 	bl	800a240 <_printf_common>
 8009e9c:	3001      	adds	r0, #1
 8009e9e:	f040 808d 	bne.w	8009fbc <_printf_float+0x1d0>
 8009ea2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ea6:	b00d      	add	sp, #52	@ 0x34
 8009ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eac:	4642      	mov	r2, r8
 8009eae:	464b      	mov	r3, r9
 8009eb0:	4640      	mov	r0, r8
 8009eb2:	4649      	mov	r1, r9
 8009eb4:	f7f6 fe62 	bl	8000b7c <__aeabi_dcmpun>
 8009eb8:	b140      	cbz	r0, 8009ecc <_printf_float+0xe0>
 8009eba:	464b      	mov	r3, r9
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	bfbc      	itt	lt
 8009ec0:	232d      	movlt	r3, #45	@ 0x2d
 8009ec2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009ec6:	4a7e      	ldr	r2, [pc, #504]	@ (800a0c0 <_printf_float+0x2d4>)
 8009ec8:	4b7e      	ldr	r3, [pc, #504]	@ (800a0c4 <_printf_float+0x2d8>)
 8009eca:	e7d4      	b.n	8009e76 <_printf_float+0x8a>
 8009ecc:	6863      	ldr	r3, [r4, #4]
 8009ece:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009ed2:	9206      	str	r2, [sp, #24]
 8009ed4:	1c5a      	adds	r2, r3, #1
 8009ed6:	d13b      	bne.n	8009f50 <_printf_float+0x164>
 8009ed8:	2306      	movs	r3, #6
 8009eda:	6063      	str	r3, [r4, #4]
 8009edc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	6022      	str	r2, [r4, #0]
 8009ee4:	9303      	str	r3, [sp, #12]
 8009ee6:	ab0a      	add	r3, sp, #40	@ 0x28
 8009ee8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009eec:	ab09      	add	r3, sp, #36	@ 0x24
 8009eee:	9300      	str	r3, [sp, #0]
 8009ef0:	6861      	ldr	r1, [r4, #4]
 8009ef2:	ec49 8b10 	vmov	d0, r8, r9
 8009ef6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009efa:	4628      	mov	r0, r5
 8009efc:	f7ff fed7 	bl	8009cae <__cvt>
 8009f00:	9b06      	ldr	r3, [sp, #24]
 8009f02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009f04:	2b47      	cmp	r3, #71	@ 0x47
 8009f06:	4680      	mov	r8, r0
 8009f08:	d129      	bne.n	8009f5e <_printf_float+0x172>
 8009f0a:	1cc8      	adds	r0, r1, #3
 8009f0c:	db02      	blt.n	8009f14 <_printf_float+0x128>
 8009f0e:	6863      	ldr	r3, [r4, #4]
 8009f10:	4299      	cmp	r1, r3
 8009f12:	dd41      	ble.n	8009f98 <_printf_float+0x1ac>
 8009f14:	f1aa 0a02 	sub.w	sl, sl, #2
 8009f18:	fa5f fa8a 	uxtb.w	sl, sl
 8009f1c:	3901      	subs	r1, #1
 8009f1e:	4652      	mov	r2, sl
 8009f20:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009f24:	9109      	str	r1, [sp, #36]	@ 0x24
 8009f26:	f7ff ff27 	bl	8009d78 <__exponent>
 8009f2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f2c:	1813      	adds	r3, r2, r0
 8009f2e:	2a01      	cmp	r2, #1
 8009f30:	4681      	mov	r9, r0
 8009f32:	6123      	str	r3, [r4, #16]
 8009f34:	dc02      	bgt.n	8009f3c <_printf_float+0x150>
 8009f36:	6822      	ldr	r2, [r4, #0]
 8009f38:	07d2      	lsls	r2, r2, #31
 8009f3a:	d501      	bpl.n	8009f40 <_printf_float+0x154>
 8009f3c:	3301      	adds	r3, #1
 8009f3e:	6123      	str	r3, [r4, #16]
 8009f40:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d0a2      	beq.n	8009e8e <_printf_float+0xa2>
 8009f48:	232d      	movs	r3, #45	@ 0x2d
 8009f4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f4e:	e79e      	b.n	8009e8e <_printf_float+0xa2>
 8009f50:	9a06      	ldr	r2, [sp, #24]
 8009f52:	2a47      	cmp	r2, #71	@ 0x47
 8009f54:	d1c2      	bne.n	8009edc <_printf_float+0xf0>
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d1c0      	bne.n	8009edc <_printf_float+0xf0>
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e7bd      	b.n	8009eda <_printf_float+0xee>
 8009f5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f62:	d9db      	bls.n	8009f1c <_printf_float+0x130>
 8009f64:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009f68:	d118      	bne.n	8009f9c <_printf_float+0x1b0>
 8009f6a:	2900      	cmp	r1, #0
 8009f6c:	6863      	ldr	r3, [r4, #4]
 8009f6e:	dd0b      	ble.n	8009f88 <_printf_float+0x19c>
 8009f70:	6121      	str	r1, [r4, #16]
 8009f72:	b913      	cbnz	r3, 8009f7a <_printf_float+0x18e>
 8009f74:	6822      	ldr	r2, [r4, #0]
 8009f76:	07d0      	lsls	r0, r2, #31
 8009f78:	d502      	bpl.n	8009f80 <_printf_float+0x194>
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	440b      	add	r3, r1
 8009f7e:	6123      	str	r3, [r4, #16]
 8009f80:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009f82:	f04f 0900 	mov.w	r9, #0
 8009f86:	e7db      	b.n	8009f40 <_printf_float+0x154>
 8009f88:	b913      	cbnz	r3, 8009f90 <_printf_float+0x1a4>
 8009f8a:	6822      	ldr	r2, [r4, #0]
 8009f8c:	07d2      	lsls	r2, r2, #31
 8009f8e:	d501      	bpl.n	8009f94 <_printf_float+0x1a8>
 8009f90:	3302      	adds	r3, #2
 8009f92:	e7f4      	b.n	8009f7e <_printf_float+0x192>
 8009f94:	2301      	movs	r3, #1
 8009f96:	e7f2      	b.n	8009f7e <_printf_float+0x192>
 8009f98:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009f9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f9e:	4299      	cmp	r1, r3
 8009fa0:	db05      	blt.n	8009fae <_printf_float+0x1c2>
 8009fa2:	6823      	ldr	r3, [r4, #0]
 8009fa4:	6121      	str	r1, [r4, #16]
 8009fa6:	07d8      	lsls	r0, r3, #31
 8009fa8:	d5ea      	bpl.n	8009f80 <_printf_float+0x194>
 8009faa:	1c4b      	adds	r3, r1, #1
 8009fac:	e7e7      	b.n	8009f7e <_printf_float+0x192>
 8009fae:	2900      	cmp	r1, #0
 8009fb0:	bfd4      	ite	le
 8009fb2:	f1c1 0202 	rsble	r2, r1, #2
 8009fb6:	2201      	movgt	r2, #1
 8009fb8:	4413      	add	r3, r2
 8009fba:	e7e0      	b.n	8009f7e <_printf_float+0x192>
 8009fbc:	6823      	ldr	r3, [r4, #0]
 8009fbe:	055a      	lsls	r2, r3, #21
 8009fc0:	d407      	bmi.n	8009fd2 <_printf_float+0x1e6>
 8009fc2:	6923      	ldr	r3, [r4, #16]
 8009fc4:	4642      	mov	r2, r8
 8009fc6:	4631      	mov	r1, r6
 8009fc8:	4628      	mov	r0, r5
 8009fca:	47b8      	blx	r7
 8009fcc:	3001      	adds	r0, #1
 8009fce:	d12b      	bne.n	800a028 <_printf_float+0x23c>
 8009fd0:	e767      	b.n	8009ea2 <_printf_float+0xb6>
 8009fd2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009fd6:	f240 80dd 	bls.w	800a194 <_printf_float+0x3a8>
 8009fda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009fde:	2200      	movs	r2, #0
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	f7f6 fd99 	bl	8000b18 <__aeabi_dcmpeq>
 8009fe6:	2800      	cmp	r0, #0
 8009fe8:	d033      	beq.n	800a052 <_printf_float+0x266>
 8009fea:	4a37      	ldr	r2, [pc, #220]	@ (800a0c8 <_printf_float+0x2dc>)
 8009fec:	2301      	movs	r3, #1
 8009fee:	4631      	mov	r1, r6
 8009ff0:	4628      	mov	r0, r5
 8009ff2:	47b8      	blx	r7
 8009ff4:	3001      	adds	r0, #1
 8009ff6:	f43f af54 	beq.w	8009ea2 <_printf_float+0xb6>
 8009ffa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009ffe:	4543      	cmp	r3, r8
 800a000:	db02      	blt.n	800a008 <_printf_float+0x21c>
 800a002:	6823      	ldr	r3, [r4, #0]
 800a004:	07d8      	lsls	r0, r3, #31
 800a006:	d50f      	bpl.n	800a028 <_printf_float+0x23c>
 800a008:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a00c:	4631      	mov	r1, r6
 800a00e:	4628      	mov	r0, r5
 800a010:	47b8      	blx	r7
 800a012:	3001      	adds	r0, #1
 800a014:	f43f af45 	beq.w	8009ea2 <_printf_float+0xb6>
 800a018:	f04f 0900 	mov.w	r9, #0
 800a01c:	f108 38ff 	add.w	r8, r8, #4294967295
 800a020:	f104 0a1a 	add.w	sl, r4, #26
 800a024:	45c8      	cmp	r8, r9
 800a026:	dc09      	bgt.n	800a03c <_printf_float+0x250>
 800a028:	6823      	ldr	r3, [r4, #0]
 800a02a:	079b      	lsls	r3, r3, #30
 800a02c:	f100 8103 	bmi.w	800a236 <_printf_float+0x44a>
 800a030:	68e0      	ldr	r0, [r4, #12]
 800a032:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a034:	4298      	cmp	r0, r3
 800a036:	bfb8      	it	lt
 800a038:	4618      	movlt	r0, r3
 800a03a:	e734      	b.n	8009ea6 <_printf_float+0xba>
 800a03c:	2301      	movs	r3, #1
 800a03e:	4652      	mov	r2, sl
 800a040:	4631      	mov	r1, r6
 800a042:	4628      	mov	r0, r5
 800a044:	47b8      	blx	r7
 800a046:	3001      	adds	r0, #1
 800a048:	f43f af2b 	beq.w	8009ea2 <_printf_float+0xb6>
 800a04c:	f109 0901 	add.w	r9, r9, #1
 800a050:	e7e8      	b.n	800a024 <_printf_float+0x238>
 800a052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a054:	2b00      	cmp	r3, #0
 800a056:	dc39      	bgt.n	800a0cc <_printf_float+0x2e0>
 800a058:	4a1b      	ldr	r2, [pc, #108]	@ (800a0c8 <_printf_float+0x2dc>)
 800a05a:	2301      	movs	r3, #1
 800a05c:	4631      	mov	r1, r6
 800a05e:	4628      	mov	r0, r5
 800a060:	47b8      	blx	r7
 800a062:	3001      	adds	r0, #1
 800a064:	f43f af1d 	beq.w	8009ea2 <_printf_float+0xb6>
 800a068:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a06c:	ea59 0303 	orrs.w	r3, r9, r3
 800a070:	d102      	bne.n	800a078 <_printf_float+0x28c>
 800a072:	6823      	ldr	r3, [r4, #0]
 800a074:	07d9      	lsls	r1, r3, #31
 800a076:	d5d7      	bpl.n	800a028 <_printf_float+0x23c>
 800a078:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a07c:	4631      	mov	r1, r6
 800a07e:	4628      	mov	r0, r5
 800a080:	47b8      	blx	r7
 800a082:	3001      	adds	r0, #1
 800a084:	f43f af0d 	beq.w	8009ea2 <_printf_float+0xb6>
 800a088:	f04f 0a00 	mov.w	sl, #0
 800a08c:	f104 0b1a 	add.w	fp, r4, #26
 800a090:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a092:	425b      	negs	r3, r3
 800a094:	4553      	cmp	r3, sl
 800a096:	dc01      	bgt.n	800a09c <_printf_float+0x2b0>
 800a098:	464b      	mov	r3, r9
 800a09a:	e793      	b.n	8009fc4 <_printf_float+0x1d8>
 800a09c:	2301      	movs	r3, #1
 800a09e:	465a      	mov	r2, fp
 800a0a0:	4631      	mov	r1, r6
 800a0a2:	4628      	mov	r0, r5
 800a0a4:	47b8      	blx	r7
 800a0a6:	3001      	adds	r0, #1
 800a0a8:	f43f aefb 	beq.w	8009ea2 <_printf_float+0xb6>
 800a0ac:	f10a 0a01 	add.w	sl, sl, #1
 800a0b0:	e7ee      	b.n	800a090 <_printf_float+0x2a4>
 800a0b2:	bf00      	nop
 800a0b4:	7fefffff 	.word	0x7fefffff
 800a0b8:	0800eaf8 	.word	0x0800eaf8
 800a0bc:	0800eaf4 	.word	0x0800eaf4
 800a0c0:	0800eb00 	.word	0x0800eb00
 800a0c4:	0800eafc 	.word	0x0800eafc
 800a0c8:	0800eb04 	.word	0x0800eb04
 800a0cc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a0ce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a0d2:	4553      	cmp	r3, sl
 800a0d4:	bfa8      	it	ge
 800a0d6:	4653      	movge	r3, sl
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	4699      	mov	r9, r3
 800a0dc:	dc36      	bgt.n	800a14c <_printf_float+0x360>
 800a0de:	f04f 0b00 	mov.w	fp, #0
 800a0e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a0e6:	f104 021a 	add.w	r2, r4, #26
 800a0ea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a0ec:	9306      	str	r3, [sp, #24]
 800a0ee:	eba3 0309 	sub.w	r3, r3, r9
 800a0f2:	455b      	cmp	r3, fp
 800a0f4:	dc31      	bgt.n	800a15a <_printf_float+0x36e>
 800a0f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0f8:	459a      	cmp	sl, r3
 800a0fa:	dc3a      	bgt.n	800a172 <_printf_float+0x386>
 800a0fc:	6823      	ldr	r3, [r4, #0]
 800a0fe:	07da      	lsls	r2, r3, #31
 800a100:	d437      	bmi.n	800a172 <_printf_float+0x386>
 800a102:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a104:	ebaa 0903 	sub.w	r9, sl, r3
 800a108:	9b06      	ldr	r3, [sp, #24]
 800a10a:	ebaa 0303 	sub.w	r3, sl, r3
 800a10e:	4599      	cmp	r9, r3
 800a110:	bfa8      	it	ge
 800a112:	4699      	movge	r9, r3
 800a114:	f1b9 0f00 	cmp.w	r9, #0
 800a118:	dc33      	bgt.n	800a182 <_printf_float+0x396>
 800a11a:	f04f 0800 	mov.w	r8, #0
 800a11e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a122:	f104 0b1a 	add.w	fp, r4, #26
 800a126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a128:	ebaa 0303 	sub.w	r3, sl, r3
 800a12c:	eba3 0309 	sub.w	r3, r3, r9
 800a130:	4543      	cmp	r3, r8
 800a132:	f77f af79 	ble.w	800a028 <_printf_float+0x23c>
 800a136:	2301      	movs	r3, #1
 800a138:	465a      	mov	r2, fp
 800a13a:	4631      	mov	r1, r6
 800a13c:	4628      	mov	r0, r5
 800a13e:	47b8      	blx	r7
 800a140:	3001      	adds	r0, #1
 800a142:	f43f aeae 	beq.w	8009ea2 <_printf_float+0xb6>
 800a146:	f108 0801 	add.w	r8, r8, #1
 800a14a:	e7ec      	b.n	800a126 <_printf_float+0x33a>
 800a14c:	4642      	mov	r2, r8
 800a14e:	4631      	mov	r1, r6
 800a150:	4628      	mov	r0, r5
 800a152:	47b8      	blx	r7
 800a154:	3001      	adds	r0, #1
 800a156:	d1c2      	bne.n	800a0de <_printf_float+0x2f2>
 800a158:	e6a3      	b.n	8009ea2 <_printf_float+0xb6>
 800a15a:	2301      	movs	r3, #1
 800a15c:	4631      	mov	r1, r6
 800a15e:	4628      	mov	r0, r5
 800a160:	9206      	str	r2, [sp, #24]
 800a162:	47b8      	blx	r7
 800a164:	3001      	adds	r0, #1
 800a166:	f43f ae9c 	beq.w	8009ea2 <_printf_float+0xb6>
 800a16a:	9a06      	ldr	r2, [sp, #24]
 800a16c:	f10b 0b01 	add.w	fp, fp, #1
 800a170:	e7bb      	b.n	800a0ea <_printf_float+0x2fe>
 800a172:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a176:	4631      	mov	r1, r6
 800a178:	4628      	mov	r0, r5
 800a17a:	47b8      	blx	r7
 800a17c:	3001      	adds	r0, #1
 800a17e:	d1c0      	bne.n	800a102 <_printf_float+0x316>
 800a180:	e68f      	b.n	8009ea2 <_printf_float+0xb6>
 800a182:	9a06      	ldr	r2, [sp, #24]
 800a184:	464b      	mov	r3, r9
 800a186:	4442      	add	r2, r8
 800a188:	4631      	mov	r1, r6
 800a18a:	4628      	mov	r0, r5
 800a18c:	47b8      	blx	r7
 800a18e:	3001      	adds	r0, #1
 800a190:	d1c3      	bne.n	800a11a <_printf_float+0x32e>
 800a192:	e686      	b.n	8009ea2 <_printf_float+0xb6>
 800a194:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a198:	f1ba 0f01 	cmp.w	sl, #1
 800a19c:	dc01      	bgt.n	800a1a2 <_printf_float+0x3b6>
 800a19e:	07db      	lsls	r3, r3, #31
 800a1a0:	d536      	bpl.n	800a210 <_printf_float+0x424>
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	4642      	mov	r2, r8
 800a1a6:	4631      	mov	r1, r6
 800a1a8:	4628      	mov	r0, r5
 800a1aa:	47b8      	blx	r7
 800a1ac:	3001      	adds	r0, #1
 800a1ae:	f43f ae78 	beq.w	8009ea2 <_printf_float+0xb6>
 800a1b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1b6:	4631      	mov	r1, r6
 800a1b8:	4628      	mov	r0, r5
 800a1ba:	47b8      	blx	r7
 800a1bc:	3001      	adds	r0, #1
 800a1be:	f43f ae70 	beq.w	8009ea2 <_printf_float+0xb6>
 800a1c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1ce:	f7f6 fca3 	bl	8000b18 <__aeabi_dcmpeq>
 800a1d2:	b9c0      	cbnz	r0, 800a206 <_printf_float+0x41a>
 800a1d4:	4653      	mov	r3, sl
 800a1d6:	f108 0201 	add.w	r2, r8, #1
 800a1da:	4631      	mov	r1, r6
 800a1dc:	4628      	mov	r0, r5
 800a1de:	47b8      	blx	r7
 800a1e0:	3001      	adds	r0, #1
 800a1e2:	d10c      	bne.n	800a1fe <_printf_float+0x412>
 800a1e4:	e65d      	b.n	8009ea2 <_printf_float+0xb6>
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	465a      	mov	r2, fp
 800a1ea:	4631      	mov	r1, r6
 800a1ec:	4628      	mov	r0, r5
 800a1ee:	47b8      	blx	r7
 800a1f0:	3001      	adds	r0, #1
 800a1f2:	f43f ae56 	beq.w	8009ea2 <_printf_float+0xb6>
 800a1f6:	f108 0801 	add.w	r8, r8, #1
 800a1fa:	45d0      	cmp	r8, sl
 800a1fc:	dbf3      	blt.n	800a1e6 <_printf_float+0x3fa>
 800a1fe:	464b      	mov	r3, r9
 800a200:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a204:	e6df      	b.n	8009fc6 <_printf_float+0x1da>
 800a206:	f04f 0800 	mov.w	r8, #0
 800a20a:	f104 0b1a 	add.w	fp, r4, #26
 800a20e:	e7f4      	b.n	800a1fa <_printf_float+0x40e>
 800a210:	2301      	movs	r3, #1
 800a212:	4642      	mov	r2, r8
 800a214:	e7e1      	b.n	800a1da <_printf_float+0x3ee>
 800a216:	2301      	movs	r3, #1
 800a218:	464a      	mov	r2, r9
 800a21a:	4631      	mov	r1, r6
 800a21c:	4628      	mov	r0, r5
 800a21e:	47b8      	blx	r7
 800a220:	3001      	adds	r0, #1
 800a222:	f43f ae3e 	beq.w	8009ea2 <_printf_float+0xb6>
 800a226:	f108 0801 	add.w	r8, r8, #1
 800a22a:	68e3      	ldr	r3, [r4, #12]
 800a22c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a22e:	1a5b      	subs	r3, r3, r1
 800a230:	4543      	cmp	r3, r8
 800a232:	dcf0      	bgt.n	800a216 <_printf_float+0x42a>
 800a234:	e6fc      	b.n	800a030 <_printf_float+0x244>
 800a236:	f04f 0800 	mov.w	r8, #0
 800a23a:	f104 0919 	add.w	r9, r4, #25
 800a23e:	e7f4      	b.n	800a22a <_printf_float+0x43e>

0800a240 <_printf_common>:
 800a240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a244:	4616      	mov	r6, r2
 800a246:	4698      	mov	r8, r3
 800a248:	688a      	ldr	r2, [r1, #8]
 800a24a:	690b      	ldr	r3, [r1, #16]
 800a24c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a250:	4293      	cmp	r3, r2
 800a252:	bfb8      	it	lt
 800a254:	4613      	movlt	r3, r2
 800a256:	6033      	str	r3, [r6, #0]
 800a258:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a25c:	4607      	mov	r7, r0
 800a25e:	460c      	mov	r4, r1
 800a260:	b10a      	cbz	r2, 800a266 <_printf_common+0x26>
 800a262:	3301      	adds	r3, #1
 800a264:	6033      	str	r3, [r6, #0]
 800a266:	6823      	ldr	r3, [r4, #0]
 800a268:	0699      	lsls	r1, r3, #26
 800a26a:	bf42      	ittt	mi
 800a26c:	6833      	ldrmi	r3, [r6, #0]
 800a26e:	3302      	addmi	r3, #2
 800a270:	6033      	strmi	r3, [r6, #0]
 800a272:	6825      	ldr	r5, [r4, #0]
 800a274:	f015 0506 	ands.w	r5, r5, #6
 800a278:	d106      	bne.n	800a288 <_printf_common+0x48>
 800a27a:	f104 0a19 	add.w	sl, r4, #25
 800a27e:	68e3      	ldr	r3, [r4, #12]
 800a280:	6832      	ldr	r2, [r6, #0]
 800a282:	1a9b      	subs	r3, r3, r2
 800a284:	42ab      	cmp	r3, r5
 800a286:	dc26      	bgt.n	800a2d6 <_printf_common+0x96>
 800a288:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a28c:	6822      	ldr	r2, [r4, #0]
 800a28e:	3b00      	subs	r3, #0
 800a290:	bf18      	it	ne
 800a292:	2301      	movne	r3, #1
 800a294:	0692      	lsls	r2, r2, #26
 800a296:	d42b      	bmi.n	800a2f0 <_printf_common+0xb0>
 800a298:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a29c:	4641      	mov	r1, r8
 800a29e:	4638      	mov	r0, r7
 800a2a0:	47c8      	blx	r9
 800a2a2:	3001      	adds	r0, #1
 800a2a4:	d01e      	beq.n	800a2e4 <_printf_common+0xa4>
 800a2a6:	6823      	ldr	r3, [r4, #0]
 800a2a8:	6922      	ldr	r2, [r4, #16]
 800a2aa:	f003 0306 	and.w	r3, r3, #6
 800a2ae:	2b04      	cmp	r3, #4
 800a2b0:	bf02      	ittt	eq
 800a2b2:	68e5      	ldreq	r5, [r4, #12]
 800a2b4:	6833      	ldreq	r3, [r6, #0]
 800a2b6:	1aed      	subeq	r5, r5, r3
 800a2b8:	68a3      	ldr	r3, [r4, #8]
 800a2ba:	bf0c      	ite	eq
 800a2bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a2c0:	2500      	movne	r5, #0
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	bfc4      	itt	gt
 800a2c6:	1a9b      	subgt	r3, r3, r2
 800a2c8:	18ed      	addgt	r5, r5, r3
 800a2ca:	2600      	movs	r6, #0
 800a2cc:	341a      	adds	r4, #26
 800a2ce:	42b5      	cmp	r5, r6
 800a2d0:	d11a      	bne.n	800a308 <_printf_common+0xc8>
 800a2d2:	2000      	movs	r0, #0
 800a2d4:	e008      	b.n	800a2e8 <_printf_common+0xa8>
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	4652      	mov	r2, sl
 800a2da:	4641      	mov	r1, r8
 800a2dc:	4638      	mov	r0, r7
 800a2de:	47c8      	blx	r9
 800a2e0:	3001      	adds	r0, #1
 800a2e2:	d103      	bne.n	800a2ec <_printf_common+0xac>
 800a2e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2ec:	3501      	adds	r5, #1
 800a2ee:	e7c6      	b.n	800a27e <_printf_common+0x3e>
 800a2f0:	18e1      	adds	r1, r4, r3
 800a2f2:	1c5a      	adds	r2, r3, #1
 800a2f4:	2030      	movs	r0, #48	@ 0x30
 800a2f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a2fa:	4422      	add	r2, r4
 800a2fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a300:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a304:	3302      	adds	r3, #2
 800a306:	e7c7      	b.n	800a298 <_printf_common+0x58>
 800a308:	2301      	movs	r3, #1
 800a30a:	4622      	mov	r2, r4
 800a30c:	4641      	mov	r1, r8
 800a30e:	4638      	mov	r0, r7
 800a310:	47c8      	blx	r9
 800a312:	3001      	adds	r0, #1
 800a314:	d0e6      	beq.n	800a2e4 <_printf_common+0xa4>
 800a316:	3601      	adds	r6, #1
 800a318:	e7d9      	b.n	800a2ce <_printf_common+0x8e>
	...

0800a31c <_printf_i>:
 800a31c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a320:	7e0f      	ldrb	r7, [r1, #24]
 800a322:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a324:	2f78      	cmp	r7, #120	@ 0x78
 800a326:	4691      	mov	r9, r2
 800a328:	4680      	mov	r8, r0
 800a32a:	460c      	mov	r4, r1
 800a32c:	469a      	mov	sl, r3
 800a32e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a332:	d807      	bhi.n	800a344 <_printf_i+0x28>
 800a334:	2f62      	cmp	r7, #98	@ 0x62
 800a336:	d80a      	bhi.n	800a34e <_printf_i+0x32>
 800a338:	2f00      	cmp	r7, #0
 800a33a:	f000 80d1 	beq.w	800a4e0 <_printf_i+0x1c4>
 800a33e:	2f58      	cmp	r7, #88	@ 0x58
 800a340:	f000 80b8 	beq.w	800a4b4 <_printf_i+0x198>
 800a344:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a348:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a34c:	e03a      	b.n	800a3c4 <_printf_i+0xa8>
 800a34e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a352:	2b15      	cmp	r3, #21
 800a354:	d8f6      	bhi.n	800a344 <_printf_i+0x28>
 800a356:	a101      	add	r1, pc, #4	@ (adr r1, 800a35c <_printf_i+0x40>)
 800a358:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a35c:	0800a3b5 	.word	0x0800a3b5
 800a360:	0800a3c9 	.word	0x0800a3c9
 800a364:	0800a345 	.word	0x0800a345
 800a368:	0800a345 	.word	0x0800a345
 800a36c:	0800a345 	.word	0x0800a345
 800a370:	0800a345 	.word	0x0800a345
 800a374:	0800a3c9 	.word	0x0800a3c9
 800a378:	0800a345 	.word	0x0800a345
 800a37c:	0800a345 	.word	0x0800a345
 800a380:	0800a345 	.word	0x0800a345
 800a384:	0800a345 	.word	0x0800a345
 800a388:	0800a4c7 	.word	0x0800a4c7
 800a38c:	0800a3f3 	.word	0x0800a3f3
 800a390:	0800a481 	.word	0x0800a481
 800a394:	0800a345 	.word	0x0800a345
 800a398:	0800a345 	.word	0x0800a345
 800a39c:	0800a4e9 	.word	0x0800a4e9
 800a3a0:	0800a345 	.word	0x0800a345
 800a3a4:	0800a3f3 	.word	0x0800a3f3
 800a3a8:	0800a345 	.word	0x0800a345
 800a3ac:	0800a345 	.word	0x0800a345
 800a3b0:	0800a489 	.word	0x0800a489
 800a3b4:	6833      	ldr	r3, [r6, #0]
 800a3b6:	1d1a      	adds	r2, r3, #4
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	6032      	str	r2, [r6, #0]
 800a3bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a3c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	e09c      	b.n	800a502 <_printf_i+0x1e6>
 800a3c8:	6833      	ldr	r3, [r6, #0]
 800a3ca:	6820      	ldr	r0, [r4, #0]
 800a3cc:	1d19      	adds	r1, r3, #4
 800a3ce:	6031      	str	r1, [r6, #0]
 800a3d0:	0606      	lsls	r6, r0, #24
 800a3d2:	d501      	bpl.n	800a3d8 <_printf_i+0xbc>
 800a3d4:	681d      	ldr	r5, [r3, #0]
 800a3d6:	e003      	b.n	800a3e0 <_printf_i+0xc4>
 800a3d8:	0645      	lsls	r5, r0, #25
 800a3da:	d5fb      	bpl.n	800a3d4 <_printf_i+0xb8>
 800a3dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a3e0:	2d00      	cmp	r5, #0
 800a3e2:	da03      	bge.n	800a3ec <_printf_i+0xd0>
 800a3e4:	232d      	movs	r3, #45	@ 0x2d
 800a3e6:	426d      	negs	r5, r5
 800a3e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3ec:	4858      	ldr	r0, [pc, #352]	@ (800a550 <_printf_i+0x234>)
 800a3ee:	230a      	movs	r3, #10
 800a3f0:	e011      	b.n	800a416 <_printf_i+0xfa>
 800a3f2:	6821      	ldr	r1, [r4, #0]
 800a3f4:	6833      	ldr	r3, [r6, #0]
 800a3f6:	0608      	lsls	r0, r1, #24
 800a3f8:	f853 5b04 	ldr.w	r5, [r3], #4
 800a3fc:	d402      	bmi.n	800a404 <_printf_i+0xe8>
 800a3fe:	0649      	lsls	r1, r1, #25
 800a400:	bf48      	it	mi
 800a402:	b2ad      	uxthmi	r5, r5
 800a404:	2f6f      	cmp	r7, #111	@ 0x6f
 800a406:	4852      	ldr	r0, [pc, #328]	@ (800a550 <_printf_i+0x234>)
 800a408:	6033      	str	r3, [r6, #0]
 800a40a:	bf14      	ite	ne
 800a40c:	230a      	movne	r3, #10
 800a40e:	2308      	moveq	r3, #8
 800a410:	2100      	movs	r1, #0
 800a412:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a416:	6866      	ldr	r6, [r4, #4]
 800a418:	60a6      	str	r6, [r4, #8]
 800a41a:	2e00      	cmp	r6, #0
 800a41c:	db05      	blt.n	800a42a <_printf_i+0x10e>
 800a41e:	6821      	ldr	r1, [r4, #0]
 800a420:	432e      	orrs	r6, r5
 800a422:	f021 0104 	bic.w	r1, r1, #4
 800a426:	6021      	str	r1, [r4, #0]
 800a428:	d04b      	beq.n	800a4c2 <_printf_i+0x1a6>
 800a42a:	4616      	mov	r6, r2
 800a42c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a430:	fb03 5711 	mls	r7, r3, r1, r5
 800a434:	5dc7      	ldrb	r7, [r0, r7]
 800a436:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a43a:	462f      	mov	r7, r5
 800a43c:	42bb      	cmp	r3, r7
 800a43e:	460d      	mov	r5, r1
 800a440:	d9f4      	bls.n	800a42c <_printf_i+0x110>
 800a442:	2b08      	cmp	r3, #8
 800a444:	d10b      	bne.n	800a45e <_printf_i+0x142>
 800a446:	6823      	ldr	r3, [r4, #0]
 800a448:	07df      	lsls	r7, r3, #31
 800a44a:	d508      	bpl.n	800a45e <_printf_i+0x142>
 800a44c:	6923      	ldr	r3, [r4, #16]
 800a44e:	6861      	ldr	r1, [r4, #4]
 800a450:	4299      	cmp	r1, r3
 800a452:	bfde      	ittt	le
 800a454:	2330      	movle	r3, #48	@ 0x30
 800a456:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a45a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a45e:	1b92      	subs	r2, r2, r6
 800a460:	6122      	str	r2, [r4, #16]
 800a462:	f8cd a000 	str.w	sl, [sp]
 800a466:	464b      	mov	r3, r9
 800a468:	aa03      	add	r2, sp, #12
 800a46a:	4621      	mov	r1, r4
 800a46c:	4640      	mov	r0, r8
 800a46e:	f7ff fee7 	bl	800a240 <_printf_common>
 800a472:	3001      	adds	r0, #1
 800a474:	d14a      	bne.n	800a50c <_printf_i+0x1f0>
 800a476:	f04f 30ff 	mov.w	r0, #4294967295
 800a47a:	b004      	add	sp, #16
 800a47c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a480:	6823      	ldr	r3, [r4, #0]
 800a482:	f043 0320 	orr.w	r3, r3, #32
 800a486:	6023      	str	r3, [r4, #0]
 800a488:	4832      	ldr	r0, [pc, #200]	@ (800a554 <_printf_i+0x238>)
 800a48a:	2778      	movs	r7, #120	@ 0x78
 800a48c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a490:	6823      	ldr	r3, [r4, #0]
 800a492:	6831      	ldr	r1, [r6, #0]
 800a494:	061f      	lsls	r7, r3, #24
 800a496:	f851 5b04 	ldr.w	r5, [r1], #4
 800a49a:	d402      	bmi.n	800a4a2 <_printf_i+0x186>
 800a49c:	065f      	lsls	r7, r3, #25
 800a49e:	bf48      	it	mi
 800a4a0:	b2ad      	uxthmi	r5, r5
 800a4a2:	6031      	str	r1, [r6, #0]
 800a4a4:	07d9      	lsls	r1, r3, #31
 800a4a6:	bf44      	itt	mi
 800a4a8:	f043 0320 	orrmi.w	r3, r3, #32
 800a4ac:	6023      	strmi	r3, [r4, #0]
 800a4ae:	b11d      	cbz	r5, 800a4b8 <_printf_i+0x19c>
 800a4b0:	2310      	movs	r3, #16
 800a4b2:	e7ad      	b.n	800a410 <_printf_i+0xf4>
 800a4b4:	4826      	ldr	r0, [pc, #152]	@ (800a550 <_printf_i+0x234>)
 800a4b6:	e7e9      	b.n	800a48c <_printf_i+0x170>
 800a4b8:	6823      	ldr	r3, [r4, #0]
 800a4ba:	f023 0320 	bic.w	r3, r3, #32
 800a4be:	6023      	str	r3, [r4, #0]
 800a4c0:	e7f6      	b.n	800a4b0 <_printf_i+0x194>
 800a4c2:	4616      	mov	r6, r2
 800a4c4:	e7bd      	b.n	800a442 <_printf_i+0x126>
 800a4c6:	6833      	ldr	r3, [r6, #0]
 800a4c8:	6825      	ldr	r5, [r4, #0]
 800a4ca:	6961      	ldr	r1, [r4, #20]
 800a4cc:	1d18      	adds	r0, r3, #4
 800a4ce:	6030      	str	r0, [r6, #0]
 800a4d0:	062e      	lsls	r6, r5, #24
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	d501      	bpl.n	800a4da <_printf_i+0x1be>
 800a4d6:	6019      	str	r1, [r3, #0]
 800a4d8:	e002      	b.n	800a4e0 <_printf_i+0x1c4>
 800a4da:	0668      	lsls	r0, r5, #25
 800a4dc:	d5fb      	bpl.n	800a4d6 <_printf_i+0x1ba>
 800a4de:	8019      	strh	r1, [r3, #0]
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	6123      	str	r3, [r4, #16]
 800a4e4:	4616      	mov	r6, r2
 800a4e6:	e7bc      	b.n	800a462 <_printf_i+0x146>
 800a4e8:	6833      	ldr	r3, [r6, #0]
 800a4ea:	1d1a      	adds	r2, r3, #4
 800a4ec:	6032      	str	r2, [r6, #0]
 800a4ee:	681e      	ldr	r6, [r3, #0]
 800a4f0:	6862      	ldr	r2, [r4, #4]
 800a4f2:	2100      	movs	r1, #0
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	f7f5 fe93 	bl	8000220 <memchr>
 800a4fa:	b108      	cbz	r0, 800a500 <_printf_i+0x1e4>
 800a4fc:	1b80      	subs	r0, r0, r6
 800a4fe:	6060      	str	r0, [r4, #4]
 800a500:	6863      	ldr	r3, [r4, #4]
 800a502:	6123      	str	r3, [r4, #16]
 800a504:	2300      	movs	r3, #0
 800a506:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a50a:	e7aa      	b.n	800a462 <_printf_i+0x146>
 800a50c:	6923      	ldr	r3, [r4, #16]
 800a50e:	4632      	mov	r2, r6
 800a510:	4649      	mov	r1, r9
 800a512:	4640      	mov	r0, r8
 800a514:	47d0      	blx	sl
 800a516:	3001      	adds	r0, #1
 800a518:	d0ad      	beq.n	800a476 <_printf_i+0x15a>
 800a51a:	6823      	ldr	r3, [r4, #0]
 800a51c:	079b      	lsls	r3, r3, #30
 800a51e:	d413      	bmi.n	800a548 <_printf_i+0x22c>
 800a520:	68e0      	ldr	r0, [r4, #12]
 800a522:	9b03      	ldr	r3, [sp, #12]
 800a524:	4298      	cmp	r0, r3
 800a526:	bfb8      	it	lt
 800a528:	4618      	movlt	r0, r3
 800a52a:	e7a6      	b.n	800a47a <_printf_i+0x15e>
 800a52c:	2301      	movs	r3, #1
 800a52e:	4632      	mov	r2, r6
 800a530:	4649      	mov	r1, r9
 800a532:	4640      	mov	r0, r8
 800a534:	47d0      	blx	sl
 800a536:	3001      	adds	r0, #1
 800a538:	d09d      	beq.n	800a476 <_printf_i+0x15a>
 800a53a:	3501      	adds	r5, #1
 800a53c:	68e3      	ldr	r3, [r4, #12]
 800a53e:	9903      	ldr	r1, [sp, #12]
 800a540:	1a5b      	subs	r3, r3, r1
 800a542:	42ab      	cmp	r3, r5
 800a544:	dcf2      	bgt.n	800a52c <_printf_i+0x210>
 800a546:	e7eb      	b.n	800a520 <_printf_i+0x204>
 800a548:	2500      	movs	r5, #0
 800a54a:	f104 0619 	add.w	r6, r4, #25
 800a54e:	e7f5      	b.n	800a53c <_printf_i+0x220>
 800a550:	0800eb06 	.word	0x0800eb06
 800a554:	0800eb17 	.word	0x0800eb17

0800a558 <_scanf_float>:
 800a558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a55c:	b087      	sub	sp, #28
 800a55e:	4691      	mov	r9, r2
 800a560:	9303      	str	r3, [sp, #12]
 800a562:	688b      	ldr	r3, [r1, #8]
 800a564:	1e5a      	subs	r2, r3, #1
 800a566:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a56a:	bf81      	itttt	hi
 800a56c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a570:	eb03 0b05 	addhi.w	fp, r3, r5
 800a574:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a578:	608b      	strhi	r3, [r1, #8]
 800a57a:	680b      	ldr	r3, [r1, #0]
 800a57c:	460a      	mov	r2, r1
 800a57e:	f04f 0500 	mov.w	r5, #0
 800a582:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a586:	f842 3b1c 	str.w	r3, [r2], #28
 800a58a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a58e:	4680      	mov	r8, r0
 800a590:	460c      	mov	r4, r1
 800a592:	bf98      	it	ls
 800a594:	f04f 0b00 	movls.w	fp, #0
 800a598:	9201      	str	r2, [sp, #4]
 800a59a:	4616      	mov	r6, r2
 800a59c:	46aa      	mov	sl, r5
 800a59e:	462f      	mov	r7, r5
 800a5a0:	9502      	str	r5, [sp, #8]
 800a5a2:	68a2      	ldr	r2, [r4, #8]
 800a5a4:	b15a      	cbz	r2, 800a5be <_scanf_float+0x66>
 800a5a6:	f8d9 3000 	ldr.w	r3, [r9]
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	2b4e      	cmp	r3, #78	@ 0x4e
 800a5ae:	d863      	bhi.n	800a678 <_scanf_float+0x120>
 800a5b0:	2b40      	cmp	r3, #64	@ 0x40
 800a5b2:	d83b      	bhi.n	800a62c <_scanf_float+0xd4>
 800a5b4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a5b8:	b2c8      	uxtb	r0, r1
 800a5ba:	280e      	cmp	r0, #14
 800a5bc:	d939      	bls.n	800a632 <_scanf_float+0xda>
 800a5be:	b11f      	cbz	r7, 800a5c8 <_scanf_float+0x70>
 800a5c0:	6823      	ldr	r3, [r4, #0]
 800a5c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a5c6:	6023      	str	r3, [r4, #0]
 800a5c8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a5cc:	f1ba 0f01 	cmp.w	sl, #1
 800a5d0:	f200 8114 	bhi.w	800a7fc <_scanf_float+0x2a4>
 800a5d4:	9b01      	ldr	r3, [sp, #4]
 800a5d6:	429e      	cmp	r6, r3
 800a5d8:	f200 8105 	bhi.w	800a7e6 <_scanf_float+0x28e>
 800a5dc:	2001      	movs	r0, #1
 800a5de:	b007      	add	sp, #28
 800a5e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5e4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a5e8:	2a0d      	cmp	r2, #13
 800a5ea:	d8e8      	bhi.n	800a5be <_scanf_float+0x66>
 800a5ec:	a101      	add	r1, pc, #4	@ (adr r1, 800a5f4 <_scanf_float+0x9c>)
 800a5ee:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a5f2:	bf00      	nop
 800a5f4:	0800a73d 	.word	0x0800a73d
 800a5f8:	0800a5bf 	.word	0x0800a5bf
 800a5fc:	0800a5bf 	.word	0x0800a5bf
 800a600:	0800a5bf 	.word	0x0800a5bf
 800a604:	0800a799 	.word	0x0800a799
 800a608:	0800a773 	.word	0x0800a773
 800a60c:	0800a5bf 	.word	0x0800a5bf
 800a610:	0800a5bf 	.word	0x0800a5bf
 800a614:	0800a74b 	.word	0x0800a74b
 800a618:	0800a5bf 	.word	0x0800a5bf
 800a61c:	0800a5bf 	.word	0x0800a5bf
 800a620:	0800a5bf 	.word	0x0800a5bf
 800a624:	0800a5bf 	.word	0x0800a5bf
 800a628:	0800a707 	.word	0x0800a707
 800a62c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a630:	e7da      	b.n	800a5e8 <_scanf_float+0x90>
 800a632:	290e      	cmp	r1, #14
 800a634:	d8c3      	bhi.n	800a5be <_scanf_float+0x66>
 800a636:	a001      	add	r0, pc, #4	@ (adr r0, 800a63c <_scanf_float+0xe4>)
 800a638:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a63c:	0800a6f7 	.word	0x0800a6f7
 800a640:	0800a5bf 	.word	0x0800a5bf
 800a644:	0800a6f7 	.word	0x0800a6f7
 800a648:	0800a787 	.word	0x0800a787
 800a64c:	0800a5bf 	.word	0x0800a5bf
 800a650:	0800a699 	.word	0x0800a699
 800a654:	0800a6dd 	.word	0x0800a6dd
 800a658:	0800a6dd 	.word	0x0800a6dd
 800a65c:	0800a6dd 	.word	0x0800a6dd
 800a660:	0800a6dd 	.word	0x0800a6dd
 800a664:	0800a6dd 	.word	0x0800a6dd
 800a668:	0800a6dd 	.word	0x0800a6dd
 800a66c:	0800a6dd 	.word	0x0800a6dd
 800a670:	0800a6dd 	.word	0x0800a6dd
 800a674:	0800a6dd 	.word	0x0800a6dd
 800a678:	2b6e      	cmp	r3, #110	@ 0x6e
 800a67a:	d809      	bhi.n	800a690 <_scanf_float+0x138>
 800a67c:	2b60      	cmp	r3, #96	@ 0x60
 800a67e:	d8b1      	bhi.n	800a5e4 <_scanf_float+0x8c>
 800a680:	2b54      	cmp	r3, #84	@ 0x54
 800a682:	d07b      	beq.n	800a77c <_scanf_float+0x224>
 800a684:	2b59      	cmp	r3, #89	@ 0x59
 800a686:	d19a      	bne.n	800a5be <_scanf_float+0x66>
 800a688:	2d07      	cmp	r5, #7
 800a68a:	d198      	bne.n	800a5be <_scanf_float+0x66>
 800a68c:	2508      	movs	r5, #8
 800a68e:	e02f      	b.n	800a6f0 <_scanf_float+0x198>
 800a690:	2b74      	cmp	r3, #116	@ 0x74
 800a692:	d073      	beq.n	800a77c <_scanf_float+0x224>
 800a694:	2b79      	cmp	r3, #121	@ 0x79
 800a696:	e7f6      	b.n	800a686 <_scanf_float+0x12e>
 800a698:	6821      	ldr	r1, [r4, #0]
 800a69a:	05c8      	lsls	r0, r1, #23
 800a69c:	d51e      	bpl.n	800a6dc <_scanf_float+0x184>
 800a69e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a6a2:	6021      	str	r1, [r4, #0]
 800a6a4:	3701      	adds	r7, #1
 800a6a6:	f1bb 0f00 	cmp.w	fp, #0
 800a6aa:	d003      	beq.n	800a6b4 <_scanf_float+0x15c>
 800a6ac:	3201      	adds	r2, #1
 800a6ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a6b2:	60a2      	str	r2, [r4, #8]
 800a6b4:	68a3      	ldr	r3, [r4, #8]
 800a6b6:	3b01      	subs	r3, #1
 800a6b8:	60a3      	str	r3, [r4, #8]
 800a6ba:	6923      	ldr	r3, [r4, #16]
 800a6bc:	3301      	adds	r3, #1
 800a6be:	6123      	str	r3, [r4, #16]
 800a6c0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a6c4:	3b01      	subs	r3, #1
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	f8c9 3004 	str.w	r3, [r9, #4]
 800a6cc:	f340 8082 	ble.w	800a7d4 <_scanf_float+0x27c>
 800a6d0:	f8d9 3000 	ldr.w	r3, [r9]
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	f8c9 3000 	str.w	r3, [r9]
 800a6da:	e762      	b.n	800a5a2 <_scanf_float+0x4a>
 800a6dc:	eb1a 0105 	adds.w	r1, sl, r5
 800a6e0:	f47f af6d 	bne.w	800a5be <_scanf_float+0x66>
 800a6e4:	6822      	ldr	r2, [r4, #0]
 800a6e6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a6ea:	6022      	str	r2, [r4, #0]
 800a6ec:	460d      	mov	r5, r1
 800a6ee:	468a      	mov	sl, r1
 800a6f0:	f806 3b01 	strb.w	r3, [r6], #1
 800a6f4:	e7de      	b.n	800a6b4 <_scanf_float+0x15c>
 800a6f6:	6822      	ldr	r2, [r4, #0]
 800a6f8:	0610      	lsls	r0, r2, #24
 800a6fa:	f57f af60 	bpl.w	800a5be <_scanf_float+0x66>
 800a6fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a702:	6022      	str	r2, [r4, #0]
 800a704:	e7f4      	b.n	800a6f0 <_scanf_float+0x198>
 800a706:	f1ba 0f00 	cmp.w	sl, #0
 800a70a:	d10c      	bne.n	800a726 <_scanf_float+0x1ce>
 800a70c:	b977      	cbnz	r7, 800a72c <_scanf_float+0x1d4>
 800a70e:	6822      	ldr	r2, [r4, #0]
 800a710:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a714:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a718:	d108      	bne.n	800a72c <_scanf_float+0x1d4>
 800a71a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a71e:	6022      	str	r2, [r4, #0]
 800a720:	f04f 0a01 	mov.w	sl, #1
 800a724:	e7e4      	b.n	800a6f0 <_scanf_float+0x198>
 800a726:	f1ba 0f02 	cmp.w	sl, #2
 800a72a:	d050      	beq.n	800a7ce <_scanf_float+0x276>
 800a72c:	2d01      	cmp	r5, #1
 800a72e:	d002      	beq.n	800a736 <_scanf_float+0x1de>
 800a730:	2d04      	cmp	r5, #4
 800a732:	f47f af44 	bne.w	800a5be <_scanf_float+0x66>
 800a736:	3501      	adds	r5, #1
 800a738:	b2ed      	uxtb	r5, r5
 800a73a:	e7d9      	b.n	800a6f0 <_scanf_float+0x198>
 800a73c:	f1ba 0f01 	cmp.w	sl, #1
 800a740:	f47f af3d 	bne.w	800a5be <_scanf_float+0x66>
 800a744:	f04f 0a02 	mov.w	sl, #2
 800a748:	e7d2      	b.n	800a6f0 <_scanf_float+0x198>
 800a74a:	b975      	cbnz	r5, 800a76a <_scanf_float+0x212>
 800a74c:	2f00      	cmp	r7, #0
 800a74e:	f47f af37 	bne.w	800a5c0 <_scanf_float+0x68>
 800a752:	6822      	ldr	r2, [r4, #0]
 800a754:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a758:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a75c:	f040 8103 	bne.w	800a966 <_scanf_float+0x40e>
 800a760:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a764:	6022      	str	r2, [r4, #0]
 800a766:	2501      	movs	r5, #1
 800a768:	e7c2      	b.n	800a6f0 <_scanf_float+0x198>
 800a76a:	2d03      	cmp	r5, #3
 800a76c:	d0e3      	beq.n	800a736 <_scanf_float+0x1de>
 800a76e:	2d05      	cmp	r5, #5
 800a770:	e7df      	b.n	800a732 <_scanf_float+0x1da>
 800a772:	2d02      	cmp	r5, #2
 800a774:	f47f af23 	bne.w	800a5be <_scanf_float+0x66>
 800a778:	2503      	movs	r5, #3
 800a77a:	e7b9      	b.n	800a6f0 <_scanf_float+0x198>
 800a77c:	2d06      	cmp	r5, #6
 800a77e:	f47f af1e 	bne.w	800a5be <_scanf_float+0x66>
 800a782:	2507      	movs	r5, #7
 800a784:	e7b4      	b.n	800a6f0 <_scanf_float+0x198>
 800a786:	6822      	ldr	r2, [r4, #0]
 800a788:	0591      	lsls	r1, r2, #22
 800a78a:	f57f af18 	bpl.w	800a5be <_scanf_float+0x66>
 800a78e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a792:	6022      	str	r2, [r4, #0]
 800a794:	9702      	str	r7, [sp, #8]
 800a796:	e7ab      	b.n	800a6f0 <_scanf_float+0x198>
 800a798:	6822      	ldr	r2, [r4, #0]
 800a79a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a79e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a7a2:	d005      	beq.n	800a7b0 <_scanf_float+0x258>
 800a7a4:	0550      	lsls	r0, r2, #21
 800a7a6:	f57f af0a 	bpl.w	800a5be <_scanf_float+0x66>
 800a7aa:	2f00      	cmp	r7, #0
 800a7ac:	f000 80db 	beq.w	800a966 <_scanf_float+0x40e>
 800a7b0:	0591      	lsls	r1, r2, #22
 800a7b2:	bf58      	it	pl
 800a7b4:	9902      	ldrpl	r1, [sp, #8]
 800a7b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a7ba:	bf58      	it	pl
 800a7bc:	1a79      	subpl	r1, r7, r1
 800a7be:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a7c2:	bf58      	it	pl
 800a7c4:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a7c8:	6022      	str	r2, [r4, #0]
 800a7ca:	2700      	movs	r7, #0
 800a7cc:	e790      	b.n	800a6f0 <_scanf_float+0x198>
 800a7ce:	f04f 0a03 	mov.w	sl, #3
 800a7d2:	e78d      	b.n	800a6f0 <_scanf_float+0x198>
 800a7d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a7d8:	4649      	mov	r1, r9
 800a7da:	4640      	mov	r0, r8
 800a7dc:	4798      	blx	r3
 800a7de:	2800      	cmp	r0, #0
 800a7e0:	f43f aedf 	beq.w	800a5a2 <_scanf_float+0x4a>
 800a7e4:	e6eb      	b.n	800a5be <_scanf_float+0x66>
 800a7e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a7ee:	464a      	mov	r2, r9
 800a7f0:	4640      	mov	r0, r8
 800a7f2:	4798      	blx	r3
 800a7f4:	6923      	ldr	r3, [r4, #16]
 800a7f6:	3b01      	subs	r3, #1
 800a7f8:	6123      	str	r3, [r4, #16]
 800a7fa:	e6eb      	b.n	800a5d4 <_scanf_float+0x7c>
 800a7fc:	1e6b      	subs	r3, r5, #1
 800a7fe:	2b06      	cmp	r3, #6
 800a800:	d824      	bhi.n	800a84c <_scanf_float+0x2f4>
 800a802:	2d02      	cmp	r5, #2
 800a804:	d836      	bhi.n	800a874 <_scanf_float+0x31c>
 800a806:	9b01      	ldr	r3, [sp, #4]
 800a808:	429e      	cmp	r6, r3
 800a80a:	f67f aee7 	bls.w	800a5dc <_scanf_float+0x84>
 800a80e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a812:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a816:	464a      	mov	r2, r9
 800a818:	4640      	mov	r0, r8
 800a81a:	4798      	blx	r3
 800a81c:	6923      	ldr	r3, [r4, #16]
 800a81e:	3b01      	subs	r3, #1
 800a820:	6123      	str	r3, [r4, #16]
 800a822:	e7f0      	b.n	800a806 <_scanf_float+0x2ae>
 800a824:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a828:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a82c:	464a      	mov	r2, r9
 800a82e:	4640      	mov	r0, r8
 800a830:	4798      	blx	r3
 800a832:	6923      	ldr	r3, [r4, #16]
 800a834:	3b01      	subs	r3, #1
 800a836:	6123      	str	r3, [r4, #16]
 800a838:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a83c:	fa5f fa8a 	uxtb.w	sl, sl
 800a840:	f1ba 0f02 	cmp.w	sl, #2
 800a844:	d1ee      	bne.n	800a824 <_scanf_float+0x2cc>
 800a846:	3d03      	subs	r5, #3
 800a848:	b2ed      	uxtb	r5, r5
 800a84a:	1b76      	subs	r6, r6, r5
 800a84c:	6823      	ldr	r3, [r4, #0]
 800a84e:	05da      	lsls	r2, r3, #23
 800a850:	d530      	bpl.n	800a8b4 <_scanf_float+0x35c>
 800a852:	055b      	lsls	r3, r3, #21
 800a854:	d511      	bpl.n	800a87a <_scanf_float+0x322>
 800a856:	9b01      	ldr	r3, [sp, #4]
 800a858:	429e      	cmp	r6, r3
 800a85a:	f67f aebf 	bls.w	800a5dc <_scanf_float+0x84>
 800a85e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a862:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a866:	464a      	mov	r2, r9
 800a868:	4640      	mov	r0, r8
 800a86a:	4798      	blx	r3
 800a86c:	6923      	ldr	r3, [r4, #16]
 800a86e:	3b01      	subs	r3, #1
 800a870:	6123      	str	r3, [r4, #16]
 800a872:	e7f0      	b.n	800a856 <_scanf_float+0x2fe>
 800a874:	46aa      	mov	sl, r5
 800a876:	46b3      	mov	fp, r6
 800a878:	e7de      	b.n	800a838 <_scanf_float+0x2e0>
 800a87a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a87e:	6923      	ldr	r3, [r4, #16]
 800a880:	2965      	cmp	r1, #101	@ 0x65
 800a882:	f103 33ff 	add.w	r3, r3, #4294967295
 800a886:	f106 35ff 	add.w	r5, r6, #4294967295
 800a88a:	6123      	str	r3, [r4, #16]
 800a88c:	d00c      	beq.n	800a8a8 <_scanf_float+0x350>
 800a88e:	2945      	cmp	r1, #69	@ 0x45
 800a890:	d00a      	beq.n	800a8a8 <_scanf_float+0x350>
 800a892:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a896:	464a      	mov	r2, r9
 800a898:	4640      	mov	r0, r8
 800a89a:	4798      	blx	r3
 800a89c:	6923      	ldr	r3, [r4, #16]
 800a89e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a8a2:	3b01      	subs	r3, #1
 800a8a4:	1eb5      	subs	r5, r6, #2
 800a8a6:	6123      	str	r3, [r4, #16]
 800a8a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a8ac:	464a      	mov	r2, r9
 800a8ae:	4640      	mov	r0, r8
 800a8b0:	4798      	blx	r3
 800a8b2:	462e      	mov	r6, r5
 800a8b4:	6822      	ldr	r2, [r4, #0]
 800a8b6:	f012 0210 	ands.w	r2, r2, #16
 800a8ba:	d001      	beq.n	800a8c0 <_scanf_float+0x368>
 800a8bc:	2000      	movs	r0, #0
 800a8be:	e68e      	b.n	800a5de <_scanf_float+0x86>
 800a8c0:	7032      	strb	r2, [r6, #0]
 800a8c2:	6823      	ldr	r3, [r4, #0]
 800a8c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a8c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a8cc:	d125      	bne.n	800a91a <_scanf_float+0x3c2>
 800a8ce:	9b02      	ldr	r3, [sp, #8]
 800a8d0:	429f      	cmp	r7, r3
 800a8d2:	d00a      	beq.n	800a8ea <_scanf_float+0x392>
 800a8d4:	1bda      	subs	r2, r3, r7
 800a8d6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a8da:	429e      	cmp	r6, r3
 800a8dc:	bf28      	it	cs
 800a8de:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a8e2:	4922      	ldr	r1, [pc, #136]	@ (800a96c <_scanf_float+0x414>)
 800a8e4:	4630      	mov	r0, r6
 800a8e6:	f000 f977 	bl	800abd8 <siprintf>
 800a8ea:	9901      	ldr	r1, [sp, #4]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	4640      	mov	r0, r8
 800a8f0:	f002 fd06 	bl	800d300 <_strtod_r>
 800a8f4:	9b03      	ldr	r3, [sp, #12]
 800a8f6:	6821      	ldr	r1, [r4, #0]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f011 0f02 	tst.w	r1, #2
 800a8fe:	ec57 6b10 	vmov	r6, r7, d0
 800a902:	f103 0204 	add.w	r2, r3, #4
 800a906:	d015      	beq.n	800a934 <_scanf_float+0x3dc>
 800a908:	9903      	ldr	r1, [sp, #12]
 800a90a:	600a      	str	r2, [r1, #0]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	e9c3 6700 	strd	r6, r7, [r3]
 800a912:	68e3      	ldr	r3, [r4, #12]
 800a914:	3301      	adds	r3, #1
 800a916:	60e3      	str	r3, [r4, #12]
 800a918:	e7d0      	b.n	800a8bc <_scanf_float+0x364>
 800a91a:	9b04      	ldr	r3, [sp, #16]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d0e4      	beq.n	800a8ea <_scanf_float+0x392>
 800a920:	9905      	ldr	r1, [sp, #20]
 800a922:	230a      	movs	r3, #10
 800a924:	3101      	adds	r1, #1
 800a926:	4640      	mov	r0, r8
 800a928:	f002 fd6a 	bl	800d400 <_strtol_r>
 800a92c:	9b04      	ldr	r3, [sp, #16]
 800a92e:	9e05      	ldr	r6, [sp, #20]
 800a930:	1ac2      	subs	r2, r0, r3
 800a932:	e7d0      	b.n	800a8d6 <_scanf_float+0x37e>
 800a934:	f011 0f04 	tst.w	r1, #4
 800a938:	9903      	ldr	r1, [sp, #12]
 800a93a:	600a      	str	r2, [r1, #0]
 800a93c:	d1e6      	bne.n	800a90c <_scanf_float+0x3b4>
 800a93e:	681d      	ldr	r5, [r3, #0]
 800a940:	4632      	mov	r2, r6
 800a942:	463b      	mov	r3, r7
 800a944:	4630      	mov	r0, r6
 800a946:	4639      	mov	r1, r7
 800a948:	f7f6 f918 	bl	8000b7c <__aeabi_dcmpun>
 800a94c:	b128      	cbz	r0, 800a95a <_scanf_float+0x402>
 800a94e:	4808      	ldr	r0, [pc, #32]	@ (800a970 <_scanf_float+0x418>)
 800a950:	f000 faca 	bl	800aee8 <nanf>
 800a954:	ed85 0a00 	vstr	s0, [r5]
 800a958:	e7db      	b.n	800a912 <_scanf_float+0x3ba>
 800a95a:	4630      	mov	r0, r6
 800a95c:	4639      	mov	r1, r7
 800a95e:	f7f6 f96b 	bl	8000c38 <__aeabi_d2f>
 800a962:	6028      	str	r0, [r5, #0]
 800a964:	e7d5      	b.n	800a912 <_scanf_float+0x3ba>
 800a966:	2700      	movs	r7, #0
 800a968:	e62e      	b.n	800a5c8 <_scanf_float+0x70>
 800a96a:	bf00      	nop
 800a96c:	0800eb28 	.word	0x0800eb28
 800a970:	0800ec69 	.word	0x0800ec69

0800a974 <std>:
 800a974:	2300      	movs	r3, #0
 800a976:	b510      	push	{r4, lr}
 800a978:	4604      	mov	r4, r0
 800a97a:	e9c0 3300 	strd	r3, r3, [r0]
 800a97e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a982:	6083      	str	r3, [r0, #8]
 800a984:	8181      	strh	r1, [r0, #12]
 800a986:	6643      	str	r3, [r0, #100]	@ 0x64
 800a988:	81c2      	strh	r2, [r0, #14]
 800a98a:	6183      	str	r3, [r0, #24]
 800a98c:	4619      	mov	r1, r3
 800a98e:	2208      	movs	r2, #8
 800a990:	305c      	adds	r0, #92	@ 0x5c
 800a992:	f000 fa1b 	bl	800adcc <memset>
 800a996:	4b0d      	ldr	r3, [pc, #52]	@ (800a9cc <std+0x58>)
 800a998:	6263      	str	r3, [r4, #36]	@ 0x24
 800a99a:	4b0d      	ldr	r3, [pc, #52]	@ (800a9d0 <std+0x5c>)
 800a99c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a99e:	4b0d      	ldr	r3, [pc, #52]	@ (800a9d4 <std+0x60>)
 800a9a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a9a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a9d8 <std+0x64>)
 800a9a4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a9a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a9dc <std+0x68>)
 800a9a8:	6224      	str	r4, [r4, #32]
 800a9aa:	429c      	cmp	r4, r3
 800a9ac:	d006      	beq.n	800a9bc <std+0x48>
 800a9ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a9b2:	4294      	cmp	r4, r2
 800a9b4:	d002      	beq.n	800a9bc <std+0x48>
 800a9b6:	33d0      	adds	r3, #208	@ 0xd0
 800a9b8:	429c      	cmp	r4, r3
 800a9ba:	d105      	bne.n	800a9c8 <std+0x54>
 800a9bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a9c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9c4:	f000 ba7e 	b.w	800aec4 <__retarget_lock_init_recursive>
 800a9c8:	bd10      	pop	{r4, pc}
 800a9ca:	bf00      	nop
 800a9cc:	0800ac1d 	.word	0x0800ac1d
 800a9d0:	0800ac3f 	.word	0x0800ac3f
 800a9d4:	0800ac77 	.word	0x0800ac77
 800a9d8:	0800ac9b 	.word	0x0800ac9b
 800a9dc:	20000650 	.word	0x20000650

0800a9e0 <stdio_exit_handler>:
 800a9e0:	4a02      	ldr	r2, [pc, #8]	@ (800a9ec <stdio_exit_handler+0xc>)
 800a9e2:	4903      	ldr	r1, [pc, #12]	@ (800a9f0 <stdio_exit_handler+0x10>)
 800a9e4:	4803      	ldr	r0, [pc, #12]	@ (800a9f4 <stdio_exit_handler+0x14>)
 800a9e6:	f000 b869 	b.w	800aabc <_fwalk_sglue>
 800a9ea:	bf00      	nop
 800a9ec:	20000024 	.word	0x20000024
 800a9f0:	0800da41 	.word	0x0800da41
 800a9f4:	20000034 	.word	0x20000034

0800a9f8 <cleanup_stdio>:
 800a9f8:	6841      	ldr	r1, [r0, #4]
 800a9fa:	4b0c      	ldr	r3, [pc, #48]	@ (800aa2c <cleanup_stdio+0x34>)
 800a9fc:	4299      	cmp	r1, r3
 800a9fe:	b510      	push	{r4, lr}
 800aa00:	4604      	mov	r4, r0
 800aa02:	d001      	beq.n	800aa08 <cleanup_stdio+0x10>
 800aa04:	f003 f81c 	bl	800da40 <_fflush_r>
 800aa08:	68a1      	ldr	r1, [r4, #8]
 800aa0a:	4b09      	ldr	r3, [pc, #36]	@ (800aa30 <cleanup_stdio+0x38>)
 800aa0c:	4299      	cmp	r1, r3
 800aa0e:	d002      	beq.n	800aa16 <cleanup_stdio+0x1e>
 800aa10:	4620      	mov	r0, r4
 800aa12:	f003 f815 	bl	800da40 <_fflush_r>
 800aa16:	68e1      	ldr	r1, [r4, #12]
 800aa18:	4b06      	ldr	r3, [pc, #24]	@ (800aa34 <cleanup_stdio+0x3c>)
 800aa1a:	4299      	cmp	r1, r3
 800aa1c:	d004      	beq.n	800aa28 <cleanup_stdio+0x30>
 800aa1e:	4620      	mov	r0, r4
 800aa20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa24:	f003 b80c 	b.w	800da40 <_fflush_r>
 800aa28:	bd10      	pop	{r4, pc}
 800aa2a:	bf00      	nop
 800aa2c:	20000650 	.word	0x20000650
 800aa30:	200006b8 	.word	0x200006b8
 800aa34:	20000720 	.word	0x20000720

0800aa38 <global_stdio_init.part.0>:
 800aa38:	b510      	push	{r4, lr}
 800aa3a:	4b0b      	ldr	r3, [pc, #44]	@ (800aa68 <global_stdio_init.part.0+0x30>)
 800aa3c:	4c0b      	ldr	r4, [pc, #44]	@ (800aa6c <global_stdio_init.part.0+0x34>)
 800aa3e:	4a0c      	ldr	r2, [pc, #48]	@ (800aa70 <global_stdio_init.part.0+0x38>)
 800aa40:	601a      	str	r2, [r3, #0]
 800aa42:	4620      	mov	r0, r4
 800aa44:	2200      	movs	r2, #0
 800aa46:	2104      	movs	r1, #4
 800aa48:	f7ff ff94 	bl	800a974 <std>
 800aa4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aa50:	2201      	movs	r2, #1
 800aa52:	2109      	movs	r1, #9
 800aa54:	f7ff ff8e 	bl	800a974 <std>
 800aa58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aa5c:	2202      	movs	r2, #2
 800aa5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa62:	2112      	movs	r1, #18
 800aa64:	f7ff bf86 	b.w	800a974 <std>
 800aa68:	20000788 	.word	0x20000788
 800aa6c:	20000650 	.word	0x20000650
 800aa70:	0800a9e1 	.word	0x0800a9e1

0800aa74 <__sfp_lock_acquire>:
 800aa74:	4801      	ldr	r0, [pc, #4]	@ (800aa7c <__sfp_lock_acquire+0x8>)
 800aa76:	f000 ba26 	b.w	800aec6 <__retarget_lock_acquire_recursive>
 800aa7a:	bf00      	nop
 800aa7c:	20000791 	.word	0x20000791

0800aa80 <__sfp_lock_release>:
 800aa80:	4801      	ldr	r0, [pc, #4]	@ (800aa88 <__sfp_lock_release+0x8>)
 800aa82:	f000 ba21 	b.w	800aec8 <__retarget_lock_release_recursive>
 800aa86:	bf00      	nop
 800aa88:	20000791 	.word	0x20000791

0800aa8c <__sinit>:
 800aa8c:	b510      	push	{r4, lr}
 800aa8e:	4604      	mov	r4, r0
 800aa90:	f7ff fff0 	bl	800aa74 <__sfp_lock_acquire>
 800aa94:	6a23      	ldr	r3, [r4, #32]
 800aa96:	b11b      	cbz	r3, 800aaa0 <__sinit+0x14>
 800aa98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa9c:	f7ff bff0 	b.w	800aa80 <__sfp_lock_release>
 800aaa0:	4b04      	ldr	r3, [pc, #16]	@ (800aab4 <__sinit+0x28>)
 800aaa2:	6223      	str	r3, [r4, #32]
 800aaa4:	4b04      	ldr	r3, [pc, #16]	@ (800aab8 <__sinit+0x2c>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d1f5      	bne.n	800aa98 <__sinit+0xc>
 800aaac:	f7ff ffc4 	bl	800aa38 <global_stdio_init.part.0>
 800aab0:	e7f2      	b.n	800aa98 <__sinit+0xc>
 800aab2:	bf00      	nop
 800aab4:	0800a9f9 	.word	0x0800a9f9
 800aab8:	20000788 	.word	0x20000788

0800aabc <_fwalk_sglue>:
 800aabc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aac0:	4607      	mov	r7, r0
 800aac2:	4688      	mov	r8, r1
 800aac4:	4614      	mov	r4, r2
 800aac6:	2600      	movs	r6, #0
 800aac8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aacc:	f1b9 0901 	subs.w	r9, r9, #1
 800aad0:	d505      	bpl.n	800aade <_fwalk_sglue+0x22>
 800aad2:	6824      	ldr	r4, [r4, #0]
 800aad4:	2c00      	cmp	r4, #0
 800aad6:	d1f7      	bne.n	800aac8 <_fwalk_sglue+0xc>
 800aad8:	4630      	mov	r0, r6
 800aada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aade:	89ab      	ldrh	r3, [r5, #12]
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d907      	bls.n	800aaf4 <_fwalk_sglue+0x38>
 800aae4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aae8:	3301      	adds	r3, #1
 800aaea:	d003      	beq.n	800aaf4 <_fwalk_sglue+0x38>
 800aaec:	4629      	mov	r1, r5
 800aaee:	4638      	mov	r0, r7
 800aaf0:	47c0      	blx	r8
 800aaf2:	4306      	orrs	r6, r0
 800aaf4:	3568      	adds	r5, #104	@ 0x68
 800aaf6:	e7e9      	b.n	800aacc <_fwalk_sglue+0x10>

0800aaf8 <iprintf>:
 800aaf8:	b40f      	push	{r0, r1, r2, r3}
 800aafa:	b507      	push	{r0, r1, r2, lr}
 800aafc:	4906      	ldr	r1, [pc, #24]	@ (800ab18 <iprintf+0x20>)
 800aafe:	ab04      	add	r3, sp, #16
 800ab00:	6808      	ldr	r0, [r1, #0]
 800ab02:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab06:	6881      	ldr	r1, [r0, #8]
 800ab08:	9301      	str	r3, [sp, #4]
 800ab0a:	f002 fdfd 	bl	800d708 <_vfiprintf_r>
 800ab0e:	b003      	add	sp, #12
 800ab10:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab14:	b004      	add	sp, #16
 800ab16:	4770      	bx	lr
 800ab18:	20000030 	.word	0x20000030

0800ab1c <_puts_r>:
 800ab1c:	6a03      	ldr	r3, [r0, #32]
 800ab1e:	b570      	push	{r4, r5, r6, lr}
 800ab20:	6884      	ldr	r4, [r0, #8]
 800ab22:	4605      	mov	r5, r0
 800ab24:	460e      	mov	r6, r1
 800ab26:	b90b      	cbnz	r3, 800ab2c <_puts_r+0x10>
 800ab28:	f7ff ffb0 	bl	800aa8c <__sinit>
 800ab2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab2e:	07db      	lsls	r3, r3, #31
 800ab30:	d405      	bmi.n	800ab3e <_puts_r+0x22>
 800ab32:	89a3      	ldrh	r3, [r4, #12]
 800ab34:	0598      	lsls	r0, r3, #22
 800ab36:	d402      	bmi.n	800ab3e <_puts_r+0x22>
 800ab38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab3a:	f000 f9c4 	bl	800aec6 <__retarget_lock_acquire_recursive>
 800ab3e:	89a3      	ldrh	r3, [r4, #12]
 800ab40:	0719      	lsls	r1, r3, #28
 800ab42:	d502      	bpl.n	800ab4a <_puts_r+0x2e>
 800ab44:	6923      	ldr	r3, [r4, #16]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d135      	bne.n	800abb6 <_puts_r+0x9a>
 800ab4a:	4621      	mov	r1, r4
 800ab4c:	4628      	mov	r0, r5
 800ab4e:	f000 f8e7 	bl	800ad20 <__swsetup_r>
 800ab52:	b380      	cbz	r0, 800abb6 <_puts_r+0x9a>
 800ab54:	f04f 35ff 	mov.w	r5, #4294967295
 800ab58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab5a:	07da      	lsls	r2, r3, #31
 800ab5c:	d405      	bmi.n	800ab6a <_puts_r+0x4e>
 800ab5e:	89a3      	ldrh	r3, [r4, #12]
 800ab60:	059b      	lsls	r3, r3, #22
 800ab62:	d402      	bmi.n	800ab6a <_puts_r+0x4e>
 800ab64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab66:	f000 f9af 	bl	800aec8 <__retarget_lock_release_recursive>
 800ab6a:	4628      	mov	r0, r5
 800ab6c:	bd70      	pop	{r4, r5, r6, pc}
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	da04      	bge.n	800ab7c <_puts_r+0x60>
 800ab72:	69a2      	ldr	r2, [r4, #24]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	dc17      	bgt.n	800aba8 <_puts_r+0x8c>
 800ab78:	290a      	cmp	r1, #10
 800ab7a:	d015      	beq.n	800aba8 <_puts_r+0x8c>
 800ab7c:	6823      	ldr	r3, [r4, #0]
 800ab7e:	1c5a      	adds	r2, r3, #1
 800ab80:	6022      	str	r2, [r4, #0]
 800ab82:	7019      	strb	r1, [r3, #0]
 800ab84:	68a3      	ldr	r3, [r4, #8]
 800ab86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ab8a:	3b01      	subs	r3, #1
 800ab8c:	60a3      	str	r3, [r4, #8]
 800ab8e:	2900      	cmp	r1, #0
 800ab90:	d1ed      	bne.n	800ab6e <_puts_r+0x52>
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	da11      	bge.n	800abba <_puts_r+0x9e>
 800ab96:	4622      	mov	r2, r4
 800ab98:	210a      	movs	r1, #10
 800ab9a:	4628      	mov	r0, r5
 800ab9c:	f000 f881 	bl	800aca2 <__swbuf_r>
 800aba0:	3001      	adds	r0, #1
 800aba2:	d0d7      	beq.n	800ab54 <_puts_r+0x38>
 800aba4:	250a      	movs	r5, #10
 800aba6:	e7d7      	b.n	800ab58 <_puts_r+0x3c>
 800aba8:	4622      	mov	r2, r4
 800abaa:	4628      	mov	r0, r5
 800abac:	f000 f879 	bl	800aca2 <__swbuf_r>
 800abb0:	3001      	adds	r0, #1
 800abb2:	d1e7      	bne.n	800ab84 <_puts_r+0x68>
 800abb4:	e7ce      	b.n	800ab54 <_puts_r+0x38>
 800abb6:	3e01      	subs	r6, #1
 800abb8:	e7e4      	b.n	800ab84 <_puts_r+0x68>
 800abba:	6823      	ldr	r3, [r4, #0]
 800abbc:	1c5a      	adds	r2, r3, #1
 800abbe:	6022      	str	r2, [r4, #0]
 800abc0:	220a      	movs	r2, #10
 800abc2:	701a      	strb	r2, [r3, #0]
 800abc4:	e7ee      	b.n	800aba4 <_puts_r+0x88>
	...

0800abc8 <puts>:
 800abc8:	4b02      	ldr	r3, [pc, #8]	@ (800abd4 <puts+0xc>)
 800abca:	4601      	mov	r1, r0
 800abcc:	6818      	ldr	r0, [r3, #0]
 800abce:	f7ff bfa5 	b.w	800ab1c <_puts_r>
 800abd2:	bf00      	nop
 800abd4:	20000030 	.word	0x20000030

0800abd8 <siprintf>:
 800abd8:	b40e      	push	{r1, r2, r3}
 800abda:	b510      	push	{r4, lr}
 800abdc:	b09d      	sub	sp, #116	@ 0x74
 800abde:	ab1f      	add	r3, sp, #124	@ 0x7c
 800abe0:	9002      	str	r0, [sp, #8]
 800abe2:	9006      	str	r0, [sp, #24]
 800abe4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800abe8:	480a      	ldr	r0, [pc, #40]	@ (800ac14 <siprintf+0x3c>)
 800abea:	9107      	str	r1, [sp, #28]
 800abec:	9104      	str	r1, [sp, #16]
 800abee:	490a      	ldr	r1, [pc, #40]	@ (800ac18 <siprintf+0x40>)
 800abf0:	f853 2b04 	ldr.w	r2, [r3], #4
 800abf4:	9105      	str	r1, [sp, #20]
 800abf6:	2400      	movs	r4, #0
 800abf8:	a902      	add	r1, sp, #8
 800abfa:	6800      	ldr	r0, [r0, #0]
 800abfc:	9301      	str	r3, [sp, #4]
 800abfe:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ac00:	f002 fc5c 	bl	800d4bc <_svfiprintf_r>
 800ac04:	9b02      	ldr	r3, [sp, #8]
 800ac06:	701c      	strb	r4, [r3, #0]
 800ac08:	b01d      	add	sp, #116	@ 0x74
 800ac0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac0e:	b003      	add	sp, #12
 800ac10:	4770      	bx	lr
 800ac12:	bf00      	nop
 800ac14:	20000030 	.word	0x20000030
 800ac18:	ffff0208 	.word	0xffff0208

0800ac1c <__sread>:
 800ac1c:	b510      	push	{r4, lr}
 800ac1e:	460c      	mov	r4, r1
 800ac20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac24:	f000 f900 	bl	800ae28 <_read_r>
 800ac28:	2800      	cmp	r0, #0
 800ac2a:	bfab      	itete	ge
 800ac2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ac2e:	89a3      	ldrhlt	r3, [r4, #12]
 800ac30:	181b      	addge	r3, r3, r0
 800ac32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ac36:	bfac      	ite	ge
 800ac38:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ac3a:	81a3      	strhlt	r3, [r4, #12]
 800ac3c:	bd10      	pop	{r4, pc}

0800ac3e <__swrite>:
 800ac3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac42:	461f      	mov	r7, r3
 800ac44:	898b      	ldrh	r3, [r1, #12]
 800ac46:	05db      	lsls	r3, r3, #23
 800ac48:	4605      	mov	r5, r0
 800ac4a:	460c      	mov	r4, r1
 800ac4c:	4616      	mov	r6, r2
 800ac4e:	d505      	bpl.n	800ac5c <__swrite+0x1e>
 800ac50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac54:	2302      	movs	r3, #2
 800ac56:	2200      	movs	r2, #0
 800ac58:	f000 f8d4 	bl	800ae04 <_lseek_r>
 800ac5c:	89a3      	ldrh	r3, [r4, #12]
 800ac5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ac66:	81a3      	strh	r3, [r4, #12]
 800ac68:	4632      	mov	r2, r6
 800ac6a:	463b      	mov	r3, r7
 800ac6c:	4628      	mov	r0, r5
 800ac6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac72:	f000 b8eb 	b.w	800ae4c <_write_r>

0800ac76 <__sseek>:
 800ac76:	b510      	push	{r4, lr}
 800ac78:	460c      	mov	r4, r1
 800ac7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac7e:	f000 f8c1 	bl	800ae04 <_lseek_r>
 800ac82:	1c43      	adds	r3, r0, #1
 800ac84:	89a3      	ldrh	r3, [r4, #12]
 800ac86:	bf15      	itete	ne
 800ac88:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ac8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ac8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ac92:	81a3      	strheq	r3, [r4, #12]
 800ac94:	bf18      	it	ne
 800ac96:	81a3      	strhne	r3, [r4, #12]
 800ac98:	bd10      	pop	{r4, pc}

0800ac9a <__sclose>:
 800ac9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac9e:	f000 b8a1 	b.w	800ade4 <_close_r>

0800aca2 <__swbuf_r>:
 800aca2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aca4:	460e      	mov	r6, r1
 800aca6:	4614      	mov	r4, r2
 800aca8:	4605      	mov	r5, r0
 800acaa:	b118      	cbz	r0, 800acb4 <__swbuf_r+0x12>
 800acac:	6a03      	ldr	r3, [r0, #32]
 800acae:	b90b      	cbnz	r3, 800acb4 <__swbuf_r+0x12>
 800acb0:	f7ff feec 	bl	800aa8c <__sinit>
 800acb4:	69a3      	ldr	r3, [r4, #24]
 800acb6:	60a3      	str	r3, [r4, #8]
 800acb8:	89a3      	ldrh	r3, [r4, #12]
 800acba:	071a      	lsls	r2, r3, #28
 800acbc:	d501      	bpl.n	800acc2 <__swbuf_r+0x20>
 800acbe:	6923      	ldr	r3, [r4, #16]
 800acc0:	b943      	cbnz	r3, 800acd4 <__swbuf_r+0x32>
 800acc2:	4621      	mov	r1, r4
 800acc4:	4628      	mov	r0, r5
 800acc6:	f000 f82b 	bl	800ad20 <__swsetup_r>
 800acca:	b118      	cbz	r0, 800acd4 <__swbuf_r+0x32>
 800accc:	f04f 37ff 	mov.w	r7, #4294967295
 800acd0:	4638      	mov	r0, r7
 800acd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acd4:	6823      	ldr	r3, [r4, #0]
 800acd6:	6922      	ldr	r2, [r4, #16]
 800acd8:	1a98      	subs	r0, r3, r2
 800acda:	6963      	ldr	r3, [r4, #20]
 800acdc:	b2f6      	uxtb	r6, r6
 800acde:	4283      	cmp	r3, r0
 800ace0:	4637      	mov	r7, r6
 800ace2:	dc05      	bgt.n	800acf0 <__swbuf_r+0x4e>
 800ace4:	4621      	mov	r1, r4
 800ace6:	4628      	mov	r0, r5
 800ace8:	f002 feaa 	bl	800da40 <_fflush_r>
 800acec:	2800      	cmp	r0, #0
 800acee:	d1ed      	bne.n	800accc <__swbuf_r+0x2a>
 800acf0:	68a3      	ldr	r3, [r4, #8]
 800acf2:	3b01      	subs	r3, #1
 800acf4:	60a3      	str	r3, [r4, #8]
 800acf6:	6823      	ldr	r3, [r4, #0]
 800acf8:	1c5a      	adds	r2, r3, #1
 800acfa:	6022      	str	r2, [r4, #0]
 800acfc:	701e      	strb	r6, [r3, #0]
 800acfe:	6962      	ldr	r2, [r4, #20]
 800ad00:	1c43      	adds	r3, r0, #1
 800ad02:	429a      	cmp	r2, r3
 800ad04:	d004      	beq.n	800ad10 <__swbuf_r+0x6e>
 800ad06:	89a3      	ldrh	r3, [r4, #12]
 800ad08:	07db      	lsls	r3, r3, #31
 800ad0a:	d5e1      	bpl.n	800acd0 <__swbuf_r+0x2e>
 800ad0c:	2e0a      	cmp	r6, #10
 800ad0e:	d1df      	bne.n	800acd0 <__swbuf_r+0x2e>
 800ad10:	4621      	mov	r1, r4
 800ad12:	4628      	mov	r0, r5
 800ad14:	f002 fe94 	bl	800da40 <_fflush_r>
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	d0d9      	beq.n	800acd0 <__swbuf_r+0x2e>
 800ad1c:	e7d6      	b.n	800accc <__swbuf_r+0x2a>
	...

0800ad20 <__swsetup_r>:
 800ad20:	b538      	push	{r3, r4, r5, lr}
 800ad22:	4b29      	ldr	r3, [pc, #164]	@ (800adc8 <__swsetup_r+0xa8>)
 800ad24:	4605      	mov	r5, r0
 800ad26:	6818      	ldr	r0, [r3, #0]
 800ad28:	460c      	mov	r4, r1
 800ad2a:	b118      	cbz	r0, 800ad34 <__swsetup_r+0x14>
 800ad2c:	6a03      	ldr	r3, [r0, #32]
 800ad2e:	b90b      	cbnz	r3, 800ad34 <__swsetup_r+0x14>
 800ad30:	f7ff feac 	bl	800aa8c <__sinit>
 800ad34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad38:	0719      	lsls	r1, r3, #28
 800ad3a:	d422      	bmi.n	800ad82 <__swsetup_r+0x62>
 800ad3c:	06da      	lsls	r2, r3, #27
 800ad3e:	d407      	bmi.n	800ad50 <__swsetup_r+0x30>
 800ad40:	2209      	movs	r2, #9
 800ad42:	602a      	str	r2, [r5, #0]
 800ad44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad48:	81a3      	strh	r3, [r4, #12]
 800ad4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad4e:	e033      	b.n	800adb8 <__swsetup_r+0x98>
 800ad50:	0758      	lsls	r0, r3, #29
 800ad52:	d512      	bpl.n	800ad7a <__swsetup_r+0x5a>
 800ad54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad56:	b141      	cbz	r1, 800ad6a <__swsetup_r+0x4a>
 800ad58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ad5c:	4299      	cmp	r1, r3
 800ad5e:	d002      	beq.n	800ad66 <__swsetup_r+0x46>
 800ad60:	4628      	mov	r0, r5
 800ad62:	f000 ff21 	bl	800bba8 <_free_r>
 800ad66:	2300      	movs	r3, #0
 800ad68:	6363      	str	r3, [r4, #52]	@ 0x34
 800ad6a:	89a3      	ldrh	r3, [r4, #12]
 800ad6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ad70:	81a3      	strh	r3, [r4, #12]
 800ad72:	2300      	movs	r3, #0
 800ad74:	6063      	str	r3, [r4, #4]
 800ad76:	6923      	ldr	r3, [r4, #16]
 800ad78:	6023      	str	r3, [r4, #0]
 800ad7a:	89a3      	ldrh	r3, [r4, #12]
 800ad7c:	f043 0308 	orr.w	r3, r3, #8
 800ad80:	81a3      	strh	r3, [r4, #12]
 800ad82:	6923      	ldr	r3, [r4, #16]
 800ad84:	b94b      	cbnz	r3, 800ad9a <__swsetup_r+0x7a>
 800ad86:	89a3      	ldrh	r3, [r4, #12]
 800ad88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ad8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad90:	d003      	beq.n	800ad9a <__swsetup_r+0x7a>
 800ad92:	4621      	mov	r1, r4
 800ad94:	4628      	mov	r0, r5
 800ad96:	f002 fea1 	bl	800dadc <__smakebuf_r>
 800ad9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad9e:	f013 0201 	ands.w	r2, r3, #1
 800ada2:	d00a      	beq.n	800adba <__swsetup_r+0x9a>
 800ada4:	2200      	movs	r2, #0
 800ada6:	60a2      	str	r2, [r4, #8]
 800ada8:	6962      	ldr	r2, [r4, #20]
 800adaa:	4252      	negs	r2, r2
 800adac:	61a2      	str	r2, [r4, #24]
 800adae:	6922      	ldr	r2, [r4, #16]
 800adb0:	b942      	cbnz	r2, 800adc4 <__swsetup_r+0xa4>
 800adb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800adb6:	d1c5      	bne.n	800ad44 <__swsetup_r+0x24>
 800adb8:	bd38      	pop	{r3, r4, r5, pc}
 800adba:	0799      	lsls	r1, r3, #30
 800adbc:	bf58      	it	pl
 800adbe:	6962      	ldrpl	r2, [r4, #20]
 800adc0:	60a2      	str	r2, [r4, #8]
 800adc2:	e7f4      	b.n	800adae <__swsetup_r+0x8e>
 800adc4:	2000      	movs	r0, #0
 800adc6:	e7f7      	b.n	800adb8 <__swsetup_r+0x98>
 800adc8:	20000030 	.word	0x20000030

0800adcc <memset>:
 800adcc:	4402      	add	r2, r0
 800adce:	4603      	mov	r3, r0
 800add0:	4293      	cmp	r3, r2
 800add2:	d100      	bne.n	800add6 <memset+0xa>
 800add4:	4770      	bx	lr
 800add6:	f803 1b01 	strb.w	r1, [r3], #1
 800adda:	e7f9      	b.n	800add0 <memset+0x4>

0800addc <_localeconv_r>:
 800addc:	4800      	ldr	r0, [pc, #0]	@ (800ade0 <_localeconv_r+0x4>)
 800adde:	4770      	bx	lr
 800ade0:	20000170 	.word	0x20000170

0800ade4 <_close_r>:
 800ade4:	b538      	push	{r3, r4, r5, lr}
 800ade6:	4d06      	ldr	r5, [pc, #24]	@ (800ae00 <_close_r+0x1c>)
 800ade8:	2300      	movs	r3, #0
 800adea:	4604      	mov	r4, r0
 800adec:	4608      	mov	r0, r1
 800adee:	602b      	str	r3, [r5, #0]
 800adf0:	f7f8 fe6c 	bl	8003acc <_close>
 800adf4:	1c43      	adds	r3, r0, #1
 800adf6:	d102      	bne.n	800adfe <_close_r+0x1a>
 800adf8:	682b      	ldr	r3, [r5, #0]
 800adfa:	b103      	cbz	r3, 800adfe <_close_r+0x1a>
 800adfc:	6023      	str	r3, [r4, #0]
 800adfe:	bd38      	pop	{r3, r4, r5, pc}
 800ae00:	2000078c 	.word	0x2000078c

0800ae04 <_lseek_r>:
 800ae04:	b538      	push	{r3, r4, r5, lr}
 800ae06:	4d07      	ldr	r5, [pc, #28]	@ (800ae24 <_lseek_r+0x20>)
 800ae08:	4604      	mov	r4, r0
 800ae0a:	4608      	mov	r0, r1
 800ae0c:	4611      	mov	r1, r2
 800ae0e:	2200      	movs	r2, #0
 800ae10:	602a      	str	r2, [r5, #0]
 800ae12:	461a      	mov	r2, r3
 800ae14:	f7f8 fe81 	bl	8003b1a <_lseek>
 800ae18:	1c43      	adds	r3, r0, #1
 800ae1a:	d102      	bne.n	800ae22 <_lseek_r+0x1e>
 800ae1c:	682b      	ldr	r3, [r5, #0]
 800ae1e:	b103      	cbz	r3, 800ae22 <_lseek_r+0x1e>
 800ae20:	6023      	str	r3, [r4, #0]
 800ae22:	bd38      	pop	{r3, r4, r5, pc}
 800ae24:	2000078c 	.word	0x2000078c

0800ae28 <_read_r>:
 800ae28:	b538      	push	{r3, r4, r5, lr}
 800ae2a:	4d07      	ldr	r5, [pc, #28]	@ (800ae48 <_read_r+0x20>)
 800ae2c:	4604      	mov	r4, r0
 800ae2e:	4608      	mov	r0, r1
 800ae30:	4611      	mov	r1, r2
 800ae32:	2200      	movs	r2, #0
 800ae34:	602a      	str	r2, [r5, #0]
 800ae36:	461a      	mov	r2, r3
 800ae38:	f7f8 fe0f 	bl	8003a5a <_read>
 800ae3c:	1c43      	adds	r3, r0, #1
 800ae3e:	d102      	bne.n	800ae46 <_read_r+0x1e>
 800ae40:	682b      	ldr	r3, [r5, #0]
 800ae42:	b103      	cbz	r3, 800ae46 <_read_r+0x1e>
 800ae44:	6023      	str	r3, [r4, #0]
 800ae46:	bd38      	pop	{r3, r4, r5, pc}
 800ae48:	2000078c 	.word	0x2000078c

0800ae4c <_write_r>:
 800ae4c:	b538      	push	{r3, r4, r5, lr}
 800ae4e:	4d07      	ldr	r5, [pc, #28]	@ (800ae6c <_write_r+0x20>)
 800ae50:	4604      	mov	r4, r0
 800ae52:	4608      	mov	r0, r1
 800ae54:	4611      	mov	r1, r2
 800ae56:	2200      	movs	r2, #0
 800ae58:	602a      	str	r2, [r5, #0]
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	f7f8 fe1a 	bl	8003a94 <_write>
 800ae60:	1c43      	adds	r3, r0, #1
 800ae62:	d102      	bne.n	800ae6a <_write_r+0x1e>
 800ae64:	682b      	ldr	r3, [r5, #0]
 800ae66:	b103      	cbz	r3, 800ae6a <_write_r+0x1e>
 800ae68:	6023      	str	r3, [r4, #0]
 800ae6a:	bd38      	pop	{r3, r4, r5, pc}
 800ae6c:	2000078c 	.word	0x2000078c

0800ae70 <__errno>:
 800ae70:	4b01      	ldr	r3, [pc, #4]	@ (800ae78 <__errno+0x8>)
 800ae72:	6818      	ldr	r0, [r3, #0]
 800ae74:	4770      	bx	lr
 800ae76:	bf00      	nop
 800ae78:	20000030 	.word	0x20000030

0800ae7c <__libc_init_array>:
 800ae7c:	b570      	push	{r4, r5, r6, lr}
 800ae7e:	4d0d      	ldr	r5, [pc, #52]	@ (800aeb4 <__libc_init_array+0x38>)
 800ae80:	4c0d      	ldr	r4, [pc, #52]	@ (800aeb8 <__libc_init_array+0x3c>)
 800ae82:	1b64      	subs	r4, r4, r5
 800ae84:	10a4      	asrs	r4, r4, #2
 800ae86:	2600      	movs	r6, #0
 800ae88:	42a6      	cmp	r6, r4
 800ae8a:	d109      	bne.n	800aea0 <__libc_init_array+0x24>
 800ae8c:	4d0b      	ldr	r5, [pc, #44]	@ (800aebc <__libc_init_array+0x40>)
 800ae8e:	4c0c      	ldr	r4, [pc, #48]	@ (800aec0 <__libc_init_array+0x44>)
 800ae90:	f003 fae4 	bl	800e45c <_init>
 800ae94:	1b64      	subs	r4, r4, r5
 800ae96:	10a4      	asrs	r4, r4, #2
 800ae98:	2600      	movs	r6, #0
 800ae9a:	42a6      	cmp	r6, r4
 800ae9c:	d105      	bne.n	800aeaa <__libc_init_array+0x2e>
 800ae9e:	bd70      	pop	{r4, r5, r6, pc}
 800aea0:	f855 3b04 	ldr.w	r3, [r5], #4
 800aea4:	4798      	blx	r3
 800aea6:	3601      	adds	r6, #1
 800aea8:	e7ee      	b.n	800ae88 <__libc_init_array+0xc>
 800aeaa:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeae:	4798      	blx	r3
 800aeb0:	3601      	adds	r6, #1
 800aeb2:	e7f2      	b.n	800ae9a <__libc_init_array+0x1e>
 800aeb4:	0800ef24 	.word	0x0800ef24
 800aeb8:	0800ef24 	.word	0x0800ef24
 800aebc:	0800ef24 	.word	0x0800ef24
 800aec0:	0800ef28 	.word	0x0800ef28

0800aec4 <__retarget_lock_init_recursive>:
 800aec4:	4770      	bx	lr

0800aec6 <__retarget_lock_acquire_recursive>:
 800aec6:	4770      	bx	lr

0800aec8 <__retarget_lock_release_recursive>:
 800aec8:	4770      	bx	lr

0800aeca <memcpy>:
 800aeca:	440a      	add	r2, r1
 800aecc:	4291      	cmp	r1, r2
 800aece:	f100 33ff 	add.w	r3, r0, #4294967295
 800aed2:	d100      	bne.n	800aed6 <memcpy+0xc>
 800aed4:	4770      	bx	lr
 800aed6:	b510      	push	{r4, lr}
 800aed8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aedc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aee0:	4291      	cmp	r1, r2
 800aee2:	d1f9      	bne.n	800aed8 <memcpy+0xe>
 800aee4:	bd10      	pop	{r4, pc}
	...

0800aee8 <nanf>:
 800aee8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800aef0 <nanf+0x8>
 800aeec:	4770      	bx	lr
 800aeee:	bf00      	nop
 800aef0:	7fc00000 	.word	0x7fc00000

0800aef4 <quorem>:
 800aef4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef8:	6903      	ldr	r3, [r0, #16]
 800aefa:	690c      	ldr	r4, [r1, #16]
 800aefc:	42a3      	cmp	r3, r4
 800aefe:	4607      	mov	r7, r0
 800af00:	db7e      	blt.n	800b000 <quorem+0x10c>
 800af02:	3c01      	subs	r4, #1
 800af04:	f101 0814 	add.w	r8, r1, #20
 800af08:	00a3      	lsls	r3, r4, #2
 800af0a:	f100 0514 	add.w	r5, r0, #20
 800af0e:	9300      	str	r3, [sp, #0]
 800af10:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af14:	9301      	str	r3, [sp, #4]
 800af16:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800af1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af1e:	3301      	adds	r3, #1
 800af20:	429a      	cmp	r2, r3
 800af22:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af26:	fbb2 f6f3 	udiv	r6, r2, r3
 800af2a:	d32e      	bcc.n	800af8a <quorem+0x96>
 800af2c:	f04f 0a00 	mov.w	sl, #0
 800af30:	46c4      	mov	ip, r8
 800af32:	46ae      	mov	lr, r5
 800af34:	46d3      	mov	fp, sl
 800af36:	f85c 3b04 	ldr.w	r3, [ip], #4
 800af3a:	b298      	uxth	r0, r3
 800af3c:	fb06 a000 	mla	r0, r6, r0, sl
 800af40:	0c02      	lsrs	r2, r0, #16
 800af42:	0c1b      	lsrs	r3, r3, #16
 800af44:	fb06 2303 	mla	r3, r6, r3, r2
 800af48:	f8de 2000 	ldr.w	r2, [lr]
 800af4c:	b280      	uxth	r0, r0
 800af4e:	b292      	uxth	r2, r2
 800af50:	1a12      	subs	r2, r2, r0
 800af52:	445a      	add	r2, fp
 800af54:	f8de 0000 	ldr.w	r0, [lr]
 800af58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af5c:	b29b      	uxth	r3, r3
 800af5e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800af62:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800af66:	b292      	uxth	r2, r2
 800af68:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800af6c:	45e1      	cmp	r9, ip
 800af6e:	f84e 2b04 	str.w	r2, [lr], #4
 800af72:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800af76:	d2de      	bcs.n	800af36 <quorem+0x42>
 800af78:	9b00      	ldr	r3, [sp, #0]
 800af7a:	58eb      	ldr	r3, [r5, r3]
 800af7c:	b92b      	cbnz	r3, 800af8a <quorem+0x96>
 800af7e:	9b01      	ldr	r3, [sp, #4]
 800af80:	3b04      	subs	r3, #4
 800af82:	429d      	cmp	r5, r3
 800af84:	461a      	mov	r2, r3
 800af86:	d32f      	bcc.n	800afe8 <quorem+0xf4>
 800af88:	613c      	str	r4, [r7, #16]
 800af8a:	4638      	mov	r0, r7
 800af8c:	f001 f9c8 	bl	800c320 <__mcmp>
 800af90:	2800      	cmp	r0, #0
 800af92:	db25      	blt.n	800afe0 <quorem+0xec>
 800af94:	4629      	mov	r1, r5
 800af96:	2000      	movs	r0, #0
 800af98:	f858 2b04 	ldr.w	r2, [r8], #4
 800af9c:	f8d1 c000 	ldr.w	ip, [r1]
 800afa0:	fa1f fe82 	uxth.w	lr, r2
 800afa4:	fa1f f38c 	uxth.w	r3, ip
 800afa8:	eba3 030e 	sub.w	r3, r3, lr
 800afac:	4403      	add	r3, r0
 800afae:	0c12      	lsrs	r2, r2, #16
 800afb0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800afb4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800afb8:	b29b      	uxth	r3, r3
 800afba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afbe:	45c1      	cmp	r9, r8
 800afc0:	f841 3b04 	str.w	r3, [r1], #4
 800afc4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800afc8:	d2e6      	bcs.n	800af98 <quorem+0xa4>
 800afca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800afce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800afd2:	b922      	cbnz	r2, 800afde <quorem+0xea>
 800afd4:	3b04      	subs	r3, #4
 800afd6:	429d      	cmp	r5, r3
 800afd8:	461a      	mov	r2, r3
 800afda:	d30b      	bcc.n	800aff4 <quorem+0x100>
 800afdc:	613c      	str	r4, [r7, #16]
 800afde:	3601      	adds	r6, #1
 800afe0:	4630      	mov	r0, r6
 800afe2:	b003      	add	sp, #12
 800afe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afe8:	6812      	ldr	r2, [r2, #0]
 800afea:	3b04      	subs	r3, #4
 800afec:	2a00      	cmp	r2, #0
 800afee:	d1cb      	bne.n	800af88 <quorem+0x94>
 800aff0:	3c01      	subs	r4, #1
 800aff2:	e7c6      	b.n	800af82 <quorem+0x8e>
 800aff4:	6812      	ldr	r2, [r2, #0]
 800aff6:	3b04      	subs	r3, #4
 800aff8:	2a00      	cmp	r2, #0
 800affa:	d1ef      	bne.n	800afdc <quorem+0xe8>
 800affc:	3c01      	subs	r4, #1
 800affe:	e7ea      	b.n	800afd6 <quorem+0xe2>
 800b000:	2000      	movs	r0, #0
 800b002:	e7ee      	b.n	800afe2 <quorem+0xee>
 800b004:	0000      	movs	r0, r0
	...

0800b008 <_dtoa_r>:
 800b008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00c:	69c7      	ldr	r7, [r0, #28]
 800b00e:	b097      	sub	sp, #92	@ 0x5c
 800b010:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b014:	ec55 4b10 	vmov	r4, r5, d0
 800b018:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b01a:	9107      	str	r1, [sp, #28]
 800b01c:	4681      	mov	r9, r0
 800b01e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b020:	9311      	str	r3, [sp, #68]	@ 0x44
 800b022:	b97f      	cbnz	r7, 800b044 <_dtoa_r+0x3c>
 800b024:	2010      	movs	r0, #16
 800b026:	f000 fe09 	bl	800bc3c <malloc>
 800b02a:	4602      	mov	r2, r0
 800b02c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b030:	b920      	cbnz	r0, 800b03c <_dtoa_r+0x34>
 800b032:	4ba9      	ldr	r3, [pc, #676]	@ (800b2d8 <_dtoa_r+0x2d0>)
 800b034:	21ef      	movs	r1, #239	@ 0xef
 800b036:	48a9      	ldr	r0, [pc, #676]	@ (800b2dc <_dtoa_r+0x2d4>)
 800b038:	f002 fdf2 	bl	800dc20 <__assert_func>
 800b03c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b040:	6007      	str	r7, [r0, #0]
 800b042:	60c7      	str	r7, [r0, #12]
 800b044:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b048:	6819      	ldr	r1, [r3, #0]
 800b04a:	b159      	cbz	r1, 800b064 <_dtoa_r+0x5c>
 800b04c:	685a      	ldr	r2, [r3, #4]
 800b04e:	604a      	str	r2, [r1, #4]
 800b050:	2301      	movs	r3, #1
 800b052:	4093      	lsls	r3, r2
 800b054:	608b      	str	r3, [r1, #8]
 800b056:	4648      	mov	r0, r9
 800b058:	f000 fee6 	bl	800be28 <_Bfree>
 800b05c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b060:	2200      	movs	r2, #0
 800b062:	601a      	str	r2, [r3, #0]
 800b064:	1e2b      	subs	r3, r5, #0
 800b066:	bfb9      	ittee	lt
 800b068:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b06c:	9305      	strlt	r3, [sp, #20]
 800b06e:	2300      	movge	r3, #0
 800b070:	6033      	strge	r3, [r6, #0]
 800b072:	9f05      	ldr	r7, [sp, #20]
 800b074:	4b9a      	ldr	r3, [pc, #616]	@ (800b2e0 <_dtoa_r+0x2d8>)
 800b076:	bfbc      	itt	lt
 800b078:	2201      	movlt	r2, #1
 800b07a:	6032      	strlt	r2, [r6, #0]
 800b07c:	43bb      	bics	r3, r7
 800b07e:	d112      	bne.n	800b0a6 <_dtoa_r+0x9e>
 800b080:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b082:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b086:	6013      	str	r3, [r2, #0]
 800b088:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b08c:	4323      	orrs	r3, r4
 800b08e:	f000 855a 	beq.w	800bb46 <_dtoa_r+0xb3e>
 800b092:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b094:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b2f4 <_dtoa_r+0x2ec>
 800b098:	2b00      	cmp	r3, #0
 800b09a:	f000 855c 	beq.w	800bb56 <_dtoa_r+0xb4e>
 800b09e:	f10a 0303 	add.w	r3, sl, #3
 800b0a2:	f000 bd56 	b.w	800bb52 <_dtoa_r+0xb4a>
 800b0a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	ec51 0b17 	vmov	r0, r1, d7
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b0b6:	f7f5 fd2f 	bl	8000b18 <__aeabi_dcmpeq>
 800b0ba:	4680      	mov	r8, r0
 800b0bc:	b158      	cbz	r0, 800b0d6 <_dtoa_r+0xce>
 800b0be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	6013      	str	r3, [r2, #0]
 800b0c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b0c6:	b113      	cbz	r3, 800b0ce <_dtoa_r+0xc6>
 800b0c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b0ca:	4b86      	ldr	r3, [pc, #536]	@ (800b2e4 <_dtoa_r+0x2dc>)
 800b0cc:	6013      	str	r3, [r2, #0]
 800b0ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b2f8 <_dtoa_r+0x2f0>
 800b0d2:	f000 bd40 	b.w	800bb56 <_dtoa_r+0xb4e>
 800b0d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b0da:	aa14      	add	r2, sp, #80	@ 0x50
 800b0dc:	a915      	add	r1, sp, #84	@ 0x54
 800b0de:	4648      	mov	r0, r9
 800b0e0:	f001 fa3e 	bl	800c560 <__d2b>
 800b0e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b0e8:	9002      	str	r0, [sp, #8]
 800b0ea:	2e00      	cmp	r6, #0
 800b0ec:	d078      	beq.n	800b1e0 <_dtoa_r+0x1d8>
 800b0ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b0f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b0fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b100:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b104:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b108:	4619      	mov	r1, r3
 800b10a:	2200      	movs	r2, #0
 800b10c:	4b76      	ldr	r3, [pc, #472]	@ (800b2e8 <_dtoa_r+0x2e0>)
 800b10e:	f7f5 f8e3 	bl	80002d8 <__aeabi_dsub>
 800b112:	a36b      	add	r3, pc, #428	@ (adr r3, 800b2c0 <_dtoa_r+0x2b8>)
 800b114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b118:	f7f5 fa96 	bl	8000648 <__aeabi_dmul>
 800b11c:	a36a      	add	r3, pc, #424	@ (adr r3, 800b2c8 <_dtoa_r+0x2c0>)
 800b11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b122:	f7f5 f8db 	bl	80002dc <__adddf3>
 800b126:	4604      	mov	r4, r0
 800b128:	4630      	mov	r0, r6
 800b12a:	460d      	mov	r5, r1
 800b12c:	f7f5 fa22 	bl	8000574 <__aeabi_i2d>
 800b130:	a367      	add	r3, pc, #412	@ (adr r3, 800b2d0 <_dtoa_r+0x2c8>)
 800b132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b136:	f7f5 fa87 	bl	8000648 <__aeabi_dmul>
 800b13a:	4602      	mov	r2, r0
 800b13c:	460b      	mov	r3, r1
 800b13e:	4620      	mov	r0, r4
 800b140:	4629      	mov	r1, r5
 800b142:	f7f5 f8cb 	bl	80002dc <__adddf3>
 800b146:	4604      	mov	r4, r0
 800b148:	460d      	mov	r5, r1
 800b14a:	f7f5 fd2d 	bl	8000ba8 <__aeabi_d2iz>
 800b14e:	2200      	movs	r2, #0
 800b150:	4607      	mov	r7, r0
 800b152:	2300      	movs	r3, #0
 800b154:	4620      	mov	r0, r4
 800b156:	4629      	mov	r1, r5
 800b158:	f7f5 fce8 	bl	8000b2c <__aeabi_dcmplt>
 800b15c:	b140      	cbz	r0, 800b170 <_dtoa_r+0x168>
 800b15e:	4638      	mov	r0, r7
 800b160:	f7f5 fa08 	bl	8000574 <__aeabi_i2d>
 800b164:	4622      	mov	r2, r4
 800b166:	462b      	mov	r3, r5
 800b168:	f7f5 fcd6 	bl	8000b18 <__aeabi_dcmpeq>
 800b16c:	b900      	cbnz	r0, 800b170 <_dtoa_r+0x168>
 800b16e:	3f01      	subs	r7, #1
 800b170:	2f16      	cmp	r7, #22
 800b172:	d852      	bhi.n	800b21a <_dtoa_r+0x212>
 800b174:	4b5d      	ldr	r3, [pc, #372]	@ (800b2ec <_dtoa_r+0x2e4>)
 800b176:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b182:	f7f5 fcd3 	bl	8000b2c <__aeabi_dcmplt>
 800b186:	2800      	cmp	r0, #0
 800b188:	d049      	beq.n	800b21e <_dtoa_r+0x216>
 800b18a:	3f01      	subs	r7, #1
 800b18c:	2300      	movs	r3, #0
 800b18e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b190:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b192:	1b9b      	subs	r3, r3, r6
 800b194:	1e5a      	subs	r2, r3, #1
 800b196:	bf45      	ittet	mi
 800b198:	f1c3 0301 	rsbmi	r3, r3, #1
 800b19c:	9300      	strmi	r3, [sp, #0]
 800b19e:	2300      	movpl	r3, #0
 800b1a0:	2300      	movmi	r3, #0
 800b1a2:	9206      	str	r2, [sp, #24]
 800b1a4:	bf54      	ite	pl
 800b1a6:	9300      	strpl	r3, [sp, #0]
 800b1a8:	9306      	strmi	r3, [sp, #24]
 800b1aa:	2f00      	cmp	r7, #0
 800b1ac:	db39      	blt.n	800b222 <_dtoa_r+0x21a>
 800b1ae:	9b06      	ldr	r3, [sp, #24]
 800b1b0:	970d      	str	r7, [sp, #52]	@ 0x34
 800b1b2:	443b      	add	r3, r7
 800b1b4:	9306      	str	r3, [sp, #24]
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	9308      	str	r3, [sp, #32]
 800b1ba:	9b07      	ldr	r3, [sp, #28]
 800b1bc:	2b09      	cmp	r3, #9
 800b1be:	d863      	bhi.n	800b288 <_dtoa_r+0x280>
 800b1c0:	2b05      	cmp	r3, #5
 800b1c2:	bfc4      	itt	gt
 800b1c4:	3b04      	subgt	r3, #4
 800b1c6:	9307      	strgt	r3, [sp, #28]
 800b1c8:	9b07      	ldr	r3, [sp, #28]
 800b1ca:	f1a3 0302 	sub.w	r3, r3, #2
 800b1ce:	bfcc      	ite	gt
 800b1d0:	2400      	movgt	r4, #0
 800b1d2:	2401      	movle	r4, #1
 800b1d4:	2b03      	cmp	r3, #3
 800b1d6:	d863      	bhi.n	800b2a0 <_dtoa_r+0x298>
 800b1d8:	e8df f003 	tbb	[pc, r3]
 800b1dc:	2b375452 	.word	0x2b375452
 800b1e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b1e4:	441e      	add	r6, r3
 800b1e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b1ea:	2b20      	cmp	r3, #32
 800b1ec:	bfc1      	itttt	gt
 800b1ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b1f2:	409f      	lslgt	r7, r3
 800b1f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b1f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b1fc:	bfd6      	itet	le
 800b1fe:	f1c3 0320 	rsble	r3, r3, #32
 800b202:	ea47 0003 	orrgt.w	r0, r7, r3
 800b206:	fa04 f003 	lslle.w	r0, r4, r3
 800b20a:	f7f5 f9a3 	bl	8000554 <__aeabi_ui2d>
 800b20e:	2201      	movs	r2, #1
 800b210:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b214:	3e01      	subs	r6, #1
 800b216:	9212      	str	r2, [sp, #72]	@ 0x48
 800b218:	e776      	b.n	800b108 <_dtoa_r+0x100>
 800b21a:	2301      	movs	r3, #1
 800b21c:	e7b7      	b.n	800b18e <_dtoa_r+0x186>
 800b21e:	9010      	str	r0, [sp, #64]	@ 0x40
 800b220:	e7b6      	b.n	800b190 <_dtoa_r+0x188>
 800b222:	9b00      	ldr	r3, [sp, #0]
 800b224:	1bdb      	subs	r3, r3, r7
 800b226:	9300      	str	r3, [sp, #0]
 800b228:	427b      	negs	r3, r7
 800b22a:	9308      	str	r3, [sp, #32]
 800b22c:	2300      	movs	r3, #0
 800b22e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b230:	e7c3      	b.n	800b1ba <_dtoa_r+0x1b2>
 800b232:	2301      	movs	r3, #1
 800b234:	9309      	str	r3, [sp, #36]	@ 0x24
 800b236:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b238:	eb07 0b03 	add.w	fp, r7, r3
 800b23c:	f10b 0301 	add.w	r3, fp, #1
 800b240:	2b01      	cmp	r3, #1
 800b242:	9303      	str	r3, [sp, #12]
 800b244:	bfb8      	it	lt
 800b246:	2301      	movlt	r3, #1
 800b248:	e006      	b.n	800b258 <_dtoa_r+0x250>
 800b24a:	2301      	movs	r3, #1
 800b24c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b24e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b250:	2b00      	cmp	r3, #0
 800b252:	dd28      	ble.n	800b2a6 <_dtoa_r+0x29e>
 800b254:	469b      	mov	fp, r3
 800b256:	9303      	str	r3, [sp, #12]
 800b258:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b25c:	2100      	movs	r1, #0
 800b25e:	2204      	movs	r2, #4
 800b260:	f102 0514 	add.w	r5, r2, #20
 800b264:	429d      	cmp	r5, r3
 800b266:	d926      	bls.n	800b2b6 <_dtoa_r+0x2ae>
 800b268:	6041      	str	r1, [r0, #4]
 800b26a:	4648      	mov	r0, r9
 800b26c:	f000 fd9c 	bl	800bda8 <_Balloc>
 800b270:	4682      	mov	sl, r0
 800b272:	2800      	cmp	r0, #0
 800b274:	d142      	bne.n	800b2fc <_dtoa_r+0x2f4>
 800b276:	4b1e      	ldr	r3, [pc, #120]	@ (800b2f0 <_dtoa_r+0x2e8>)
 800b278:	4602      	mov	r2, r0
 800b27a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b27e:	e6da      	b.n	800b036 <_dtoa_r+0x2e>
 800b280:	2300      	movs	r3, #0
 800b282:	e7e3      	b.n	800b24c <_dtoa_r+0x244>
 800b284:	2300      	movs	r3, #0
 800b286:	e7d5      	b.n	800b234 <_dtoa_r+0x22c>
 800b288:	2401      	movs	r4, #1
 800b28a:	2300      	movs	r3, #0
 800b28c:	9307      	str	r3, [sp, #28]
 800b28e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b290:	f04f 3bff 	mov.w	fp, #4294967295
 800b294:	2200      	movs	r2, #0
 800b296:	f8cd b00c 	str.w	fp, [sp, #12]
 800b29a:	2312      	movs	r3, #18
 800b29c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b29e:	e7db      	b.n	800b258 <_dtoa_r+0x250>
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2a4:	e7f4      	b.n	800b290 <_dtoa_r+0x288>
 800b2a6:	f04f 0b01 	mov.w	fp, #1
 800b2aa:	f8cd b00c 	str.w	fp, [sp, #12]
 800b2ae:	465b      	mov	r3, fp
 800b2b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b2b4:	e7d0      	b.n	800b258 <_dtoa_r+0x250>
 800b2b6:	3101      	adds	r1, #1
 800b2b8:	0052      	lsls	r2, r2, #1
 800b2ba:	e7d1      	b.n	800b260 <_dtoa_r+0x258>
 800b2bc:	f3af 8000 	nop.w
 800b2c0:	636f4361 	.word	0x636f4361
 800b2c4:	3fd287a7 	.word	0x3fd287a7
 800b2c8:	8b60c8b3 	.word	0x8b60c8b3
 800b2cc:	3fc68a28 	.word	0x3fc68a28
 800b2d0:	509f79fb 	.word	0x509f79fb
 800b2d4:	3fd34413 	.word	0x3fd34413
 800b2d8:	0800eb3a 	.word	0x0800eb3a
 800b2dc:	0800eb51 	.word	0x0800eb51
 800b2e0:	7ff00000 	.word	0x7ff00000
 800b2e4:	0800eb05 	.word	0x0800eb05
 800b2e8:	3ff80000 	.word	0x3ff80000
 800b2ec:	0800ed00 	.word	0x0800ed00
 800b2f0:	0800eba9 	.word	0x0800eba9
 800b2f4:	0800eb36 	.word	0x0800eb36
 800b2f8:	0800eb04 	.word	0x0800eb04
 800b2fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b300:	6018      	str	r0, [r3, #0]
 800b302:	9b03      	ldr	r3, [sp, #12]
 800b304:	2b0e      	cmp	r3, #14
 800b306:	f200 80a1 	bhi.w	800b44c <_dtoa_r+0x444>
 800b30a:	2c00      	cmp	r4, #0
 800b30c:	f000 809e 	beq.w	800b44c <_dtoa_r+0x444>
 800b310:	2f00      	cmp	r7, #0
 800b312:	dd33      	ble.n	800b37c <_dtoa_r+0x374>
 800b314:	4b9c      	ldr	r3, [pc, #624]	@ (800b588 <_dtoa_r+0x580>)
 800b316:	f007 020f 	and.w	r2, r7, #15
 800b31a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b31e:	ed93 7b00 	vldr	d7, [r3]
 800b322:	05f8      	lsls	r0, r7, #23
 800b324:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b328:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b32c:	d516      	bpl.n	800b35c <_dtoa_r+0x354>
 800b32e:	4b97      	ldr	r3, [pc, #604]	@ (800b58c <_dtoa_r+0x584>)
 800b330:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b334:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b338:	f7f5 fab0 	bl	800089c <__aeabi_ddiv>
 800b33c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b340:	f004 040f 	and.w	r4, r4, #15
 800b344:	2603      	movs	r6, #3
 800b346:	4d91      	ldr	r5, [pc, #580]	@ (800b58c <_dtoa_r+0x584>)
 800b348:	b954      	cbnz	r4, 800b360 <_dtoa_r+0x358>
 800b34a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b34e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b352:	f7f5 faa3 	bl	800089c <__aeabi_ddiv>
 800b356:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b35a:	e028      	b.n	800b3ae <_dtoa_r+0x3a6>
 800b35c:	2602      	movs	r6, #2
 800b35e:	e7f2      	b.n	800b346 <_dtoa_r+0x33e>
 800b360:	07e1      	lsls	r1, r4, #31
 800b362:	d508      	bpl.n	800b376 <_dtoa_r+0x36e>
 800b364:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b368:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b36c:	f7f5 f96c 	bl	8000648 <__aeabi_dmul>
 800b370:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b374:	3601      	adds	r6, #1
 800b376:	1064      	asrs	r4, r4, #1
 800b378:	3508      	adds	r5, #8
 800b37a:	e7e5      	b.n	800b348 <_dtoa_r+0x340>
 800b37c:	f000 80af 	beq.w	800b4de <_dtoa_r+0x4d6>
 800b380:	427c      	negs	r4, r7
 800b382:	4b81      	ldr	r3, [pc, #516]	@ (800b588 <_dtoa_r+0x580>)
 800b384:	4d81      	ldr	r5, [pc, #516]	@ (800b58c <_dtoa_r+0x584>)
 800b386:	f004 020f 	and.w	r2, r4, #15
 800b38a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b392:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b396:	f7f5 f957 	bl	8000648 <__aeabi_dmul>
 800b39a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b39e:	1124      	asrs	r4, r4, #4
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	2602      	movs	r6, #2
 800b3a4:	2c00      	cmp	r4, #0
 800b3a6:	f040 808f 	bne.w	800b4c8 <_dtoa_r+0x4c0>
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d1d3      	bne.n	800b356 <_dtoa_r+0x34e>
 800b3ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b3b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	f000 8094 	beq.w	800b4e2 <_dtoa_r+0x4da>
 800b3ba:	4b75      	ldr	r3, [pc, #468]	@ (800b590 <_dtoa_r+0x588>)
 800b3bc:	2200      	movs	r2, #0
 800b3be:	4620      	mov	r0, r4
 800b3c0:	4629      	mov	r1, r5
 800b3c2:	f7f5 fbb3 	bl	8000b2c <__aeabi_dcmplt>
 800b3c6:	2800      	cmp	r0, #0
 800b3c8:	f000 808b 	beq.w	800b4e2 <_dtoa_r+0x4da>
 800b3cc:	9b03      	ldr	r3, [sp, #12]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	f000 8087 	beq.w	800b4e2 <_dtoa_r+0x4da>
 800b3d4:	f1bb 0f00 	cmp.w	fp, #0
 800b3d8:	dd34      	ble.n	800b444 <_dtoa_r+0x43c>
 800b3da:	4620      	mov	r0, r4
 800b3dc:	4b6d      	ldr	r3, [pc, #436]	@ (800b594 <_dtoa_r+0x58c>)
 800b3de:	2200      	movs	r2, #0
 800b3e0:	4629      	mov	r1, r5
 800b3e2:	f7f5 f931 	bl	8000648 <__aeabi_dmul>
 800b3e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3ea:	f107 38ff 	add.w	r8, r7, #4294967295
 800b3ee:	3601      	adds	r6, #1
 800b3f0:	465c      	mov	r4, fp
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	f7f5 f8be 	bl	8000574 <__aeabi_i2d>
 800b3f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3fc:	f7f5 f924 	bl	8000648 <__aeabi_dmul>
 800b400:	4b65      	ldr	r3, [pc, #404]	@ (800b598 <_dtoa_r+0x590>)
 800b402:	2200      	movs	r2, #0
 800b404:	f7f4 ff6a 	bl	80002dc <__adddf3>
 800b408:	4605      	mov	r5, r0
 800b40a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b40e:	2c00      	cmp	r4, #0
 800b410:	d16a      	bne.n	800b4e8 <_dtoa_r+0x4e0>
 800b412:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b416:	4b61      	ldr	r3, [pc, #388]	@ (800b59c <_dtoa_r+0x594>)
 800b418:	2200      	movs	r2, #0
 800b41a:	f7f4 ff5d 	bl	80002d8 <__aeabi_dsub>
 800b41e:	4602      	mov	r2, r0
 800b420:	460b      	mov	r3, r1
 800b422:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b426:	462a      	mov	r2, r5
 800b428:	4633      	mov	r3, r6
 800b42a:	f7f5 fb9d 	bl	8000b68 <__aeabi_dcmpgt>
 800b42e:	2800      	cmp	r0, #0
 800b430:	f040 8298 	bne.w	800b964 <_dtoa_r+0x95c>
 800b434:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b438:	462a      	mov	r2, r5
 800b43a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b43e:	f7f5 fb75 	bl	8000b2c <__aeabi_dcmplt>
 800b442:	bb38      	cbnz	r0, 800b494 <_dtoa_r+0x48c>
 800b444:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b448:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b44c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b44e:	2b00      	cmp	r3, #0
 800b450:	f2c0 8157 	blt.w	800b702 <_dtoa_r+0x6fa>
 800b454:	2f0e      	cmp	r7, #14
 800b456:	f300 8154 	bgt.w	800b702 <_dtoa_r+0x6fa>
 800b45a:	4b4b      	ldr	r3, [pc, #300]	@ (800b588 <_dtoa_r+0x580>)
 800b45c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b460:	ed93 7b00 	vldr	d7, [r3]
 800b464:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b466:	2b00      	cmp	r3, #0
 800b468:	ed8d 7b00 	vstr	d7, [sp]
 800b46c:	f280 80e5 	bge.w	800b63a <_dtoa_r+0x632>
 800b470:	9b03      	ldr	r3, [sp, #12]
 800b472:	2b00      	cmp	r3, #0
 800b474:	f300 80e1 	bgt.w	800b63a <_dtoa_r+0x632>
 800b478:	d10c      	bne.n	800b494 <_dtoa_r+0x48c>
 800b47a:	4b48      	ldr	r3, [pc, #288]	@ (800b59c <_dtoa_r+0x594>)
 800b47c:	2200      	movs	r2, #0
 800b47e:	ec51 0b17 	vmov	r0, r1, d7
 800b482:	f7f5 f8e1 	bl	8000648 <__aeabi_dmul>
 800b486:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b48a:	f7f5 fb63 	bl	8000b54 <__aeabi_dcmpge>
 800b48e:	2800      	cmp	r0, #0
 800b490:	f000 8266 	beq.w	800b960 <_dtoa_r+0x958>
 800b494:	2400      	movs	r4, #0
 800b496:	4625      	mov	r5, r4
 800b498:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b49a:	4656      	mov	r6, sl
 800b49c:	ea6f 0803 	mvn.w	r8, r3
 800b4a0:	2700      	movs	r7, #0
 800b4a2:	4621      	mov	r1, r4
 800b4a4:	4648      	mov	r0, r9
 800b4a6:	f000 fcbf 	bl	800be28 <_Bfree>
 800b4aa:	2d00      	cmp	r5, #0
 800b4ac:	f000 80bd 	beq.w	800b62a <_dtoa_r+0x622>
 800b4b0:	b12f      	cbz	r7, 800b4be <_dtoa_r+0x4b6>
 800b4b2:	42af      	cmp	r7, r5
 800b4b4:	d003      	beq.n	800b4be <_dtoa_r+0x4b6>
 800b4b6:	4639      	mov	r1, r7
 800b4b8:	4648      	mov	r0, r9
 800b4ba:	f000 fcb5 	bl	800be28 <_Bfree>
 800b4be:	4629      	mov	r1, r5
 800b4c0:	4648      	mov	r0, r9
 800b4c2:	f000 fcb1 	bl	800be28 <_Bfree>
 800b4c6:	e0b0      	b.n	800b62a <_dtoa_r+0x622>
 800b4c8:	07e2      	lsls	r2, r4, #31
 800b4ca:	d505      	bpl.n	800b4d8 <_dtoa_r+0x4d0>
 800b4cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b4d0:	f7f5 f8ba 	bl	8000648 <__aeabi_dmul>
 800b4d4:	3601      	adds	r6, #1
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	1064      	asrs	r4, r4, #1
 800b4da:	3508      	adds	r5, #8
 800b4dc:	e762      	b.n	800b3a4 <_dtoa_r+0x39c>
 800b4de:	2602      	movs	r6, #2
 800b4e0:	e765      	b.n	800b3ae <_dtoa_r+0x3a6>
 800b4e2:	9c03      	ldr	r4, [sp, #12]
 800b4e4:	46b8      	mov	r8, r7
 800b4e6:	e784      	b.n	800b3f2 <_dtoa_r+0x3ea>
 800b4e8:	4b27      	ldr	r3, [pc, #156]	@ (800b588 <_dtoa_r+0x580>)
 800b4ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b4ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b4f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b4f4:	4454      	add	r4, sl
 800b4f6:	2900      	cmp	r1, #0
 800b4f8:	d054      	beq.n	800b5a4 <_dtoa_r+0x59c>
 800b4fa:	4929      	ldr	r1, [pc, #164]	@ (800b5a0 <_dtoa_r+0x598>)
 800b4fc:	2000      	movs	r0, #0
 800b4fe:	f7f5 f9cd 	bl	800089c <__aeabi_ddiv>
 800b502:	4633      	mov	r3, r6
 800b504:	462a      	mov	r2, r5
 800b506:	f7f4 fee7 	bl	80002d8 <__aeabi_dsub>
 800b50a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b50e:	4656      	mov	r6, sl
 800b510:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b514:	f7f5 fb48 	bl	8000ba8 <__aeabi_d2iz>
 800b518:	4605      	mov	r5, r0
 800b51a:	f7f5 f82b 	bl	8000574 <__aeabi_i2d>
 800b51e:	4602      	mov	r2, r0
 800b520:	460b      	mov	r3, r1
 800b522:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b526:	f7f4 fed7 	bl	80002d8 <__aeabi_dsub>
 800b52a:	3530      	adds	r5, #48	@ 0x30
 800b52c:	4602      	mov	r2, r0
 800b52e:	460b      	mov	r3, r1
 800b530:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b534:	f806 5b01 	strb.w	r5, [r6], #1
 800b538:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b53c:	f7f5 faf6 	bl	8000b2c <__aeabi_dcmplt>
 800b540:	2800      	cmp	r0, #0
 800b542:	d172      	bne.n	800b62a <_dtoa_r+0x622>
 800b544:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b548:	4911      	ldr	r1, [pc, #68]	@ (800b590 <_dtoa_r+0x588>)
 800b54a:	2000      	movs	r0, #0
 800b54c:	f7f4 fec4 	bl	80002d8 <__aeabi_dsub>
 800b550:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b554:	f7f5 faea 	bl	8000b2c <__aeabi_dcmplt>
 800b558:	2800      	cmp	r0, #0
 800b55a:	f040 80b4 	bne.w	800b6c6 <_dtoa_r+0x6be>
 800b55e:	42a6      	cmp	r6, r4
 800b560:	f43f af70 	beq.w	800b444 <_dtoa_r+0x43c>
 800b564:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b568:	4b0a      	ldr	r3, [pc, #40]	@ (800b594 <_dtoa_r+0x58c>)
 800b56a:	2200      	movs	r2, #0
 800b56c:	f7f5 f86c 	bl	8000648 <__aeabi_dmul>
 800b570:	4b08      	ldr	r3, [pc, #32]	@ (800b594 <_dtoa_r+0x58c>)
 800b572:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b576:	2200      	movs	r2, #0
 800b578:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b57c:	f7f5 f864 	bl	8000648 <__aeabi_dmul>
 800b580:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b584:	e7c4      	b.n	800b510 <_dtoa_r+0x508>
 800b586:	bf00      	nop
 800b588:	0800ed00 	.word	0x0800ed00
 800b58c:	0800ecd8 	.word	0x0800ecd8
 800b590:	3ff00000 	.word	0x3ff00000
 800b594:	40240000 	.word	0x40240000
 800b598:	401c0000 	.word	0x401c0000
 800b59c:	40140000 	.word	0x40140000
 800b5a0:	3fe00000 	.word	0x3fe00000
 800b5a4:	4631      	mov	r1, r6
 800b5a6:	4628      	mov	r0, r5
 800b5a8:	f7f5 f84e 	bl	8000648 <__aeabi_dmul>
 800b5ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b5b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b5b2:	4656      	mov	r6, sl
 800b5b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5b8:	f7f5 faf6 	bl	8000ba8 <__aeabi_d2iz>
 800b5bc:	4605      	mov	r5, r0
 800b5be:	f7f4 ffd9 	bl	8000574 <__aeabi_i2d>
 800b5c2:	4602      	mov	r2, r0
 800b5c4:	460b      	mov	r3, r1
 800b5c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5ca:	f7f4 fe85 	bl	80002d8 <__aeabi_dsub>
 800b5ce:	3530      	adds	r5, #48	@ 0x30
 800b5d0:	f806 5b01 	strb.w	r5, [r6], #1
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	460b      	mov	r3, r1
 800b5d8:	42a6      	cmp	r6, r4
 800b5da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b5de:	f04f 0200 	mov.w	r2, #0
 800b5e2:	d124      	bne.n	800b62e <_dtoa_r+0x626>
 800b5e4:	4baf      	ldr	r3, [pc, #700]	@ (800b8a4 <_dtoa_r+0x89c>)
 800b5e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b5ea:	f7f4 fe77 	bl	80002dc <__adddf3>
 800b5ee:	4602      	mov	r2, r0
 800b5f0:	460b      	mov	r3, r1
 800b5f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5f6:	f7f5 fab7 	bl	8000b68 <__aeabi_dcmpgt>
 800b5fa:	2800      	cmp	r0, #0
 800b5fc:	d163      	bne.n	800b6c6 <_dtoa_r+0x6be>
 800b5fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b602:	49a8      	ldr	r1, [pc, #672]	@ (800b8a4 <_dtoa_r+0x89c>)
 800b604:	2000      	movs	r0, #0
 800b606:	f7f4 fe67 	bl	80002d8 <__aeabi_dsub>
 800b60a:	4602      	mov	r2, r0
 800b60c:	460b      	mov	r3, r1
 800b60e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b612:	f7f5 fa8b 	bl	8000b2c <__aeabi_dcmplt>
 800b616:	2800      	cmp	r0, #0
 800b618:	f43f af14 	beq.w	800b444 <_dtoa_r+0x43c>
 800b61c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b61e:	1e73      	subs	r3, r6, #1
 800b620:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b622:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b626:	2b30      	cmp	r3, #48	@ 0x30
 800b628:	d0f8      	beq.n	800b61c <_dtoa_r+0x614>
 800b62a:	4647      	mov	r7, r8
 800b62c:	e03b      	b.n	800b6a6 <_dtoa_r+0x69e>
 800b62e:	4b9e      	ldr	r3, [pc, #632]	@ (800b8a8 <_dtoa_r+0x8a0>)
 800b630:	f7f5 f80a 	bl	8000648 <__aeabi_dmul>
 800b634:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b638:	e7bc      	b.n	800b5b4 <_dtoa_r+0x5ac>
 800b63a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b63e:	4656      	mov	r6, sl
 800b640:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b644:	4620      	mov	r0, r4
 800b646:	4629      	mov	r1, r5
 800b648:	f7f5 f928 	bl	800089c <__aeabi_ddiv>
 800b64c:	f7f5 faac 	bl	8000ba8 <__aeabi_d2iz>
 800b650:	4680      	mov	r8, r0
 800b652:	f7f4 ff8f 	bl	8000574 <__aeabi_i2d>
 800b656:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b65a:	f7f4 fff5 	bl	8000648 <__aeabi_dmul>
 800b65e:	4602      	mov	r2, r0
 800b660:	460b      	mov	r3, r1
 800b662:	4620      	mov	r0, r4
 800b664:	4629      	mov	r1, r5
 800b666:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b66a:	f7f4 fe35 	bl	80002d8 <__aeabi_dsub>
 800b66e:	f806 4b01 	strb.w	r4, [r6], #1
 800b672:	9d03      	ldr	r5, [sp, #12]
 800b674:	eba6 040a 	sub.w	r4, r6, sl
 800b678:	42a5      	cmp	r5, r4
 800b67a:	4602      	mov	r2, r0
 800b67c:	460b      	mov	r3, r1
 800b67e:	d133      	bne.n	800b6e8 <_dtoa_r+0x6e0>
 800b680:	f7f4 fe2c 	bl	80002dc <__adddf3>
 800b684:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b688:	4604      	mov	r4, r0
 800b68a:	460d      	mov	r5, r1
 800b68c:	f7f5 fa6c 	bl	8000b68 <__aeabi_dcmpgt>
 800b690:	b9c0      	cbnz	r0, 800b6c4 <_dtoa_r+0x6bc>
 800b692:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b696:	4620      	mov	r0, r4
 800b698:	4629      	mov	r1, r5
 800b69a:	f7f5 fa3d 	bl	8000b18 <__aeabi_dcmpeq>
 800b69e:	b110      	cbz	r0, 800b6a6 <_dtoa_r+0x69e>
 800b6a0:	f018 0f01 	tst.w	r8, #1
 800b6a4:	d10e      	bne.n	800b6c4 <_dtoa_r+0x6bc>
 800b6a6:	9902      	ldr	r1, [sp, #8]
 800b6a8:	4648      	mov	r0, r9
 800b6aa:	f000 fbbd 	bl	800be28 <_Bfree>
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	7033      	strb	r3, [r6, #0]
 800b6b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b6b4:	3701      	adds	r7, #1
 800b6b6:	601f      	str	r7, [r3, #0]
 800b6b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	f000 824b 	beq.w	800bb56 <_dtoa_r+0xb4e>
 800b6c0:	601e      	str	r6, [r3, #0]
 800b6c2:	e248      	b.n	800bb56 <_dtoa_r+0xb4e>
 800b6c4:	46b8      	mov	r8, r7
 800b6c6:	4633      	mov	r3, r6
 800b6c8:	461e      	mov	r6, r3
 800b6ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6ce:	2a39      	cmp	r2, #57	@ 0x39
 800b6d0:	d106      	bne.n	800b6e0 <_dtoa_r+0x6d8>
 800b6d2:	459a      	cmp	sl, r3
 800b6d4:	d1f8      	bne.n	800b6c8 <_dtoa_r+0x6c0>
 800b6d6:	2230      	movs	r2, #48	@ 0x30
 800b6d8:	f108 0801 	add.w	r8, r8, #1
 800b6dc:	f88a 2000 	strb.w	r2, [sl]
 800b6e0:	781a      	ldrb	r2, [r3, #0]
 800b6e2:	3201      	adds	r2, #1
 800b6e4:	701a      	strb	r2, [r3, #0]
 800b6e6:	e7a0      	b.n	800b62a <_dtoa_r+0x622>
 800b6e8:	4b6f      	ldr	r3, [pc, #444]	@ (800b8a8 <_dtoa_r+0x8a0>)
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	f7f4 ffac 	bl	8000648 <__aeabi_dmul>
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	4604      	mov	r4, r0
 800b6f6:	460d      	mov	r5, r1
 800b6f8:	f7f5 fa0e 	bl	8000b18 <__aeabi_dcmpeq>
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	d09f      	beq.n	800b640 <_dtoa_r+0x638>
 800b700:	e7d1      	b.n	800b6a6 <_dtoa_r+0x69e>
 800b702:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b704:	2a00      	cmp	r2, #0
 800b706:	f000 80ea 	beq.w	800b8de <_dtoa_r+0x8d6>
 800b70a:	9a07      	ldr	r2, [sp, #28]
 800b70c:	2a01      	cmp	r2, #1
 800b70e:	f300 80cd 	bgt.w	800b8ac <_dtoa_r+0x8a4>
 800b712:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b714:	2a00      	cmp	r2, #0
 800b716:	f000 80c1 	beq.w	800b89c <_dtoa_r+0x894>
 800b71a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b71e:	9c08      	ldr	r4, [sp, #32]
 800b720:	9e00      	ldr	r6, [sp, #0]
 800b722:	9a00      	ldr	r2, [sp, #0]
 800b724:	441a      	add	r2, r3
 800b726:	9200      	str	r2, [sp, #0]
 800b728:	9a06      	ldr	r2, [sp, #24]
 800b72a:	2101      	movs	r1, #1
 800b72c:	441a      	add	r2, r3
 800b72e:	4648      	mov	r0, r9
 800b730:	9206      	str	r2, [sp, #24]
 800b732:	f000 fc77 	bl	800c024 <__i2b>
 800b736:	4605      	mov	r5, r0
 800b738:	b166      	cbz	r6, 800b754 <_dtoa_r+0x74c>
 800b73a:	9b06      	ldr	r3, [sp, #24]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	dd09      	ble.n	800b754 <_dtoa_r+0x74c>
 800b740:	42b3      	cmp	r3, r6
 800b742:	9a00      	ldr	r2, [sp, #0]
 800b744:	bfa8      	it	ge
 800b746:	4633      	movge	r3, r6
 800b748:	1ad2      	subs	r2, r2, r3
 800b74a:	9200      	str	r2, [sp, #0]
 800b74c:	9a06      	ldr	r2, [sp, #24]
 800b74e:	1af6      	subs	r6, r6, r3
 800b750:	1ad3      	subs	r3, r2, r3
 800b752:	9306      	str	r3, [sp, #24]
 800b754:	9b08      	ldr	r3, [sp, #32]
 800b756:	b30b      	cbz	r3, 800b79c <_dtoa_r+0x794>
 800b758:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	f000 80c6 	beq.w	800b8ec <_dtoa_r+0x8e4>
 800b760:	2c00      	cmp	r4, #0
 800b762:	f000 80c0 	beq.w	800b8e6 <_dtoa_r+0x8de>
 800b766:	4629      	mov	r1, r5
 800b768:	4622      	mov	r2, r4
 800b76a:	4648      	mov	r0, r9
 800b76c:	f000 fd12 	bl	800c194 <__pow5mult>
 800b770:	9a02      	ldr	r2, [sp, #8]
 800b772:	4601      	mov	r1, r0
 800b774:	4605      	mov	r5, r0
 800b776:	4648      	mov	r0, r9
 800b778:	f000 fc6a 	bl	800c050 <__multiply>
 800b77c:	9902      	ldr	r1, [sp, #8]
 800b77e:	4680      	mov	r8, r0
 800b780:	4648      	mov	r0, r9
 800b782:	f000 fb51 	bl	800be28 <_Bfree>
 800b786:	9b08      	ldr	r3, [sp, #32]
 800b788:	1b1b      	subs	r3, r3, r4
 800b78a:	9308      	str	r3, [sp, #32]
 800b78c:	f000 80b1 	beq.w	800b8f2 <_dtoa_r+0x8ea>
 800b790:	9a08      	ldr	r2, [sp, #32]
 800b792:	4641      	mov	r1, r8
 800b794:	4648      	mov	r0, r9
 800b796:	f000 fcfd 	bl	800c194 <__pow5mult>
 800b79a:	9002      	str	r0, [sp, #8]
 800b79c:	2101      	movs	r1, #1
 800b79e:	4648      	mov	r0, r9
 800b7a0:	f000 fc40 	bl	800c024 <__i2b>
 800b7a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7a6:	4604      	mov	r4, r0
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	f000 81d8 	beq.w	800bb5e <_dtoa_r+0xb56>
 800b7ae:	461a      	mov	r2, r3
 800b7b0:	4601      	mov	r1, r0
 800b7b2:	4648      	mov	r0, r9
 800b7b4:	f000 fcee 	bl	800c194 <__pow5mult>
 800b7b8:	9b07      	ldr	r3, [sp, #28]
 800b7ba:	2b01      	cmp	r3, #1
 800b7bc:	4604      	mov	r4, r0
 800b7be:	f300 809f 	bgt.w	800b900 <_dtoa_r+0x8f8>
 800b7c2:	9b04      	ldr	r3, [sp, #16]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	f040 8097 	bne.w	800b8f8 <_dtoa_r+0x8f0>
 800b7ca:	9b05      	ldr	r3, [sp, #20]
 800b7cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	f040 8093 	bne.w	800b8fc <_dtoa_r+0x8f4>
 800b7d6:	9b05      	ldr	r3, [sp, #20]
 800b7d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b7dc:	0d1b      	lsrs	r3, r3, #20
 800b7de:	051b      	lsls	r3, r3, #20
 800b7e0:	b133      	cbz	r3, 800b7f0 <_dtoa_r+0x7e8>
 800b7e2:	9b00      	ldr	r3, [sp, #0]
 800b7e4:	3301      	adds	r3, #1
 800b7e6:	9300      	str	r3, [sp, #0]
 800b7e8:	9b06      	ldr	r3, [sp, #24]
 800b7ea:	3301      	adds	r3, #1
 800b7ec:	9306      	str	r3, [sp, #24]
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	9308      	str	r3, [sp, #32]
 800b7f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	f000 81b8 	beq.w	800bb6a <_dtoa_r+0xb62>
 800b7fa:	6923      	ldr	r3, [r4, #16]
 800b7fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b800:	6918      	ldr	r0, [r3, #16]
 800b802:	f000 fbc3 	bl	800bf8c <__hi0bits>
 800b806:	f1c0 0020 	rsb	r0, r0, #32
 800b80a:	9b06      	ldr	r3, [sp, #24]
 800b80c:	4418      	add	r0, r3
 800b80e:	f010 001f 	ands.w	r0, r0, #31
 800b812:	f000 8082 	beq.w	800b91a <_dtoa_r+0x912>
 800b816:	f1c0 0320 	rsb	r3, r0, #32
 800b81a:	2b04      	cmp	r3, #4
 800b81c:	dd73      	ble.n	800b906 <_dtoa_r+0x8fe>
 800b81e:	9b00      	ldr	r3, [sp, #0]
 800b820:	f1c0 001c 	rsb	r0, r0, #28
 800b824:	4403      	add	r3, r0
 800b826:	9300      	str	r3, [sp, #0]
 800b828:	9b06      	ldr	r3, [sp, #24]
 800b82a:	4403      	add	r3, r0
 800b82c:	4406      	add	r6, r0
 800b82e:	9306      	str	r3, [sp, #24]
 800b830:	9b00      	ldr	r3, [sp, #0]
 800b832:	2b00      	cmp	r3, #0
 800b834:	dd05      	ble.n	800b842 <_dtoa_r+0x83a>
 800b836:	9902      	ldr	r1, [sp, #8]
 800b838:	461a      	mov	r2, r3
 800b83a:	4648      	mov	r0, r9
 800b83c:	f000 fd04 	bl	800c248 <__lshift>
 800b840:	9002      	str	r0, [sp, #8]
 800b842:	9b06      	ldr	r3, [sp, #24]
 800b844:	2b00      	cmp	r3, #0
 800b846:	dd05      	ble.n	800b854 <_dtoa_r+0x84c>
 800b848:	4621      	mov	r1, r4
 800b84a:	461a      	mov	r2, r3
 800b84c:	4648      	mov	r0, r9
 800b84e:	f000 fcfb 	bl	800c248 <__lshift>
 800b852:	4604      	mov	r4, r0
 800b854:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b856:	2b00      	cmp	r3, #0
 800b858:	d061      	beq.n	800b91e <_dtoa_r+0x916>
 800b85a:	9802      	ldr	r0, [sp, #8]
 800b85c:	4621      	mov	r1, r4
 800b85e:	f000 fd5f 	bl	800c320 <__mcmp>
 800b862:	2800      	cmp	r0, #0
 800b864:	da5b      	bge.n	800b91e <_dtoa_r+0x916>
 800b866:	2300      	movs	r3, #0
 800b868:	9902      	ldr	r1, [sp, #8]
 800b86a:	220a      	movs	r2, #10
 800b86c:	4648      	mov	r0, r9
 800b86e:	f000 fafd 	bl	800be6c <__multadd>
 800b872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b874:	9002      	str	r0, [sp, #8]
 800b876:	f107 38ff 	add.w	r8, r7, #4294967295
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	f000 8177 	beq.w	800bb6e <_dtoa_r+0xb66>
 800b880:	4629      	mov	r1, r5
 800b882:	2300      	movs	r3, #0
 800b884:	220a      	movs	r2, #10
 800b886:	4648      	mov	r0, r9
 800b888:	f000 faf0 	bl	800be6c <__multadd>
 800b88c:	f1bb 0f00 	cmp.w	fp, #0
 800b890:	4605      	mov	r5, r0
 800b892:	dc6f      	bgt.n	800b974 <_dtoa_r+0x96c>
 800b894:	9b07      	ldr	r3, [sp, #28]
 800b896:	2b02      	cmp	r3, #2
 800b898:	dc49      	bgt.n	800b92e <_dtoa_r+0x926>
 800b89a:	e06b      	b.n	800b974 <_dtoa_r+0x96c>
 800b89c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b89e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b8a2:	e73c      	b.n	800b71e <_dtoa_r+0x716>
 800b8a4:	3fe00000 	.word	0x3fe00000
 800b8a8:	40240000 	.word	0x40240000
 800b8ac:	9b03      	ldr	r3, [sp, #12]
 800b8ae:	1e5c      	subs	r4, r3, #1
 800b8b0:	9b08      	ldr	r3, [sp, #32]
 800b8b2:	42a3      	cmp	r3, r4
 800b8b4:	db09      	blt.n	800b8ca <_dtoa_r+0x8c2>
 800b8b6:	1b1c      	subs	r4, r3, r4
 800b8b8:	9b03      	ldr	r3, [sp, #12]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	f6bf af30 	bge.w	800b720 <_dtoa_r+0x718>
 800b8c0:	9b00      	ldr	r3, [sp, #0]
 800b8c2:	9a03      	ldr	r2, [sp, #12]
 800b8c4:	1a9e      	subs	r6, r3, r2
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	e72b      	b.n	800b722 <_dtoa_r+0x71a>
 800b8ca:	9b08      	ldr	r3, [sp, #32]
 800b8cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b8ce:	9408      	str	r4, [sp, #32]
 800b8d0:	1ae3      	subs	r3, r4, r3
 800b8d2:	441a      	add	r2, r3
 800b8d4:	9e00      	ldr	r6, [sp, #0]
 800b8d6:	9b03      	ldr	r3, [sp, #12]
 800b8d8:	920d      	str	r2, [sp, #52]	@ 0x34
 800b8da:	2400      	movs	r4, #0
 800b8dc:	e721      	b.n	800b722 <_dtoa_r+0x71a>
 800b8de:	9c08      	ldr	r4, [sp, #32]
 800b8e0:	9e00      	ldr	r6, [sp, #0]
 800b8e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b8e4:	e728      	b.n	800b738 <_dtoa_r+0x730>
 800b8e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b8ea:	e751      	b.n	800b790 <_dtoa_r+0x788>
 800b8ec:	9a08      	ldr	r2, [sp, #32]
 800b8ee:	9902      	ldr	r1, [sp, #8]
 800b8f0:	e750      	b.n	800b794 <_dtoa_r+0x78c>
 800b8f2:	f8cd 8008 	str.w	r8, [sp, #8]
 800b8f6:	e751      	b.n	800b79c <_dtoa_r+0x794>
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	e779      	b.n	800b7f0 <_dtoa_r+0x7e8>
 800b8fc:	9b04      	ldr	r3, [sp, #16]
 800b8fe:	e777      	b.n	800b7f0 <_dtoa_r+0x7e8>
 800b900:	2300      	movs	r3, #0
 800b902:	9308      	str	r3, [sp, #32]
 800b904:	e779      	b.n	800b7fa <_dtoa_r+0x7f2>
 800b906:	d093      	beq.n	800b830 <_dtoa_r+0x828>
 800b908:	9a00      	ldr	r2, [sp, #0]
 800b90a:	331c      	adds	r3, #28
 800b90c:	441a      	add	r2, r3
 800b90e:	9200      	str	r2, [sp, #0]
 800b910:	9a06      	ldr	r2, [sp, #24]
 800b912:	441a      	add	r2, r3
 800b914:	441e      	add	r6, r3
 800b916:	9206      	str	r2, [sp, #24]
 800b918:	e78a      	b.n	800b830 <_dtoa_r+0x828>
 800b91a:	4603      	mov	r3, r0
 800b91c:	e7f4      	b.n	800b908 <_dtoa_r+0x900>
 800b91e:	9b03      	ldr	r3, [sp, #12]
 800b920:	2b00      	cmp	r3, #0
 800b922:	46b8      	mov	r8, r7
 800b924:	dc20      	bgt.n	800b968 <_dtoa_r+0x960>
 800b926:	469b      	mov	fp, r3
 800b928:	9b07      	ldr	r3, [sp, #28]
 800b92a:	2b02      	cmp	r3, #2
 800b92c:	dd1e      	ble.n	800b96c <_dtoa_r+0x964>
 800b92e:	f1bb 0f00 	cmp.w	fp, #0
 800b932:	f47f adb1 	bne.w	800b498 <_dtoa_r+0x490>
 800b936:	4621      	mov	r1, r4
 800b938:	465b      	mov	r3, fp
 800b93a:	2205      	movs	r2, #5
 800b93c:	4648      	mov	r0, r9
 800b93e:	f000 fa95 	bl	800be6c <__multadd>
 800b942:	4601      	mov	r1, r0
 800b944:	4604      	mov	r4, r0
 800b946:	9802      	ldr	r0, [sp, #8]
 800b948:	f000 fcea 	bl	800c320 <__mcmp>
 800b94c:	2800      	cmp	r0, #0
 800b94e:	f77f ada3 	ble.w	800b498 <_dtoa_r+0x490>
 800b952:	4656      	mov	r6, sl
 800b954:	2331      	movs	r3, #49	@ 0x31
 800b956:	f806 3b01 	strb.w	r3, [r6], #1
 800b95a:	f108 0801 	add.w	r8, r8, #1
 800b95e:	e59f      	b.n	800b4a0 <_dtoa_r+0x498>
 800b960:	9c03      	ldr	r4, [sp, #12]
 800b962:	46b8      	mov	r8, r7
 800b964:	4625      	mov	r5, r4
 800b966:	e7f4      	b.n	800b952 <_dtoa_r+0x94a>
 800b968:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b96c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b96e:	2b00      	cmp	r3, #0
 800b970:	f000 8101 	beq.w	800bb76 <_dtoa_r+0xb6e>
 800b974:	2e00      	cmp	r6, #0
 800b976:	dd05      	ble.n	800b984 <_dtoa_r+0x97c>
 800b978:	4629      	mov	r1, r5
 800b97a:	4632      	mov	r2, r6
 800b97c:	4648      	mov	r0, r9
 800b97e:	f000 fc63 	bl	800c248 <__lshift>
 800b982:	4605      	mov	r5, r0
 800b984:	9b08      	ldr	r3, [sp, #32]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d05c      	beq.n	800ba44 <_dtoa_r+0xa3c>
 800b98a:	6869      	ldr	r1, [r5, #4]
 800b98c:	4648      	mov	r0, r9
 800b98e:	f000 fa0b 	bl	800bda8 <_Balloc>
 800b992:	4606      	mov	r6, r0
 800b994:	b928      	cbnz	r0, 800b9a2 <_dtoa_r+0x99a>
 800b996:	4b82      	ldr	r3, [pc, #520]	@ (800bba0 <_dtoa_r+0xb98>)
 800b998:	4602      	mov	r2, r0
 800b99a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b99e:	f7ff bb4a 	b.w	800b036 <_dtoa_r+0x2e>
 800b9a2:	692a      	ldr	r2, [r5, #16]
 800b9a4:	3202      	adds	r2, #2
 800b9a6:	0092      	lsls	r2, r2, #2
 800b9a8:	f105 010c 	add.w	r1, r5, #12
 800b9ac:	300c      	adds	r0, #12
 800b9ae:	f7ff fa8c 	bl	800aeca <memcpy>
 800b9b2:	2201      	movs	r2, #1
 800b9b4:	4631      	mov	r1, r6
 800b9b6:	4648      	mov	r0, r9
 800b9b8:	f000 fc46 	bl	800c248 <__lshift>
 800b9bc:	f10a 0301 	add.w	r3, sl, #1
 800b9c0:	9300      	str	r3, [sp, #0]
 800b9c2:	eb0a 030b 	add.w	r3, sl, fp
 800b9c6:	9308      	str	r3, [sp, #32]
 800b9c8:	9b04      	ldr	r3, [sp, #16]
 800b9ca:	f003 0301 	and.w	r3, r3, #1
 800b9ce:	462f      	mov	r7, r5
 800b9d0:	9306      	str	r3, [sp, #24]
 800b9d2:	4605      	mov	r5, r0
 800b9d4:	9b00      	ldr	r3, [sp, #0]
 800b9d6:	9802      	ldr	r0, [sp, #8]
 800b9d8:	4621      	mov	r1, r4
 800b9da:	f103 3bff 	add.w	fp, r3, #4294967295
 800b9de:	f7ff fa89 	bl	800aef4 <quorem>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	3330      	adds	r3, #48	@ 0x30
 800b9e6:	9003      	str	r0, [sp, #12]
 800b9e8:	4639      	mov	r1, r7
 800b9ea:	9802      	ldr	r0, [sp, #8]
 800b9ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9ee:	f000 fc97 	bl	800c320 <__mcmp>
 800b9f2:	462a      	mov	r2, r5
 800b9f4:	9004      	str	r0, [sp, #16]
 800b9f6:	4621      	mov	r1, r4
 800b9f8:	4648      	mov	r0, r9
 800b9fa:	f000 fcad 	bl	800c358 <__mdiff>
 800b9fe:	68c2      	ldr	r2, [r0, #12]
 800ba00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba02:	4606      	mov	r6, r0
 800ba04:	bb02      	cbnz	r2, 800ba48 <_dtoa_r+0xa40>
 800ba06:	4601      	mov	r1, r0
 800ba08:	9802      	ldr	r0, [sp, #8]
 800ba0a:	f000 fc89 	bl	800c320 <__mcmp>
 800ba0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba10:	4602      	mov	r2, r0
 800ba12:	4631      	mov	r1, r6
 800ba14:	4648      	mov	r0, r9
 800ba16:	920c      	str	r2, [sp, #48]	@ 0x30
 800ba18:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba1a:	f000 fa05 	bl	800be28 <_Bfree>
 800ba1e:	9b07      	ldr	r3, [sp, #28]
 800ba20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ba22:	9e00      	ldr	r6, [sp, #0]
 800ba24:	ea42 0103 	orr.w	r1, r2, r3
 800ba28:	9b06      	ldr	r3, [sp, #24]
 800ba2a:	4319      	orrs	r1, r3
 800ba2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba2e:	d10d      	bne.n	800ba4c <_dtoa_r+0xa44>
 800ba30:	2b39      	cmp	r3, #57	@ 0x39
 800ba32:	d027      	beq.n	800ba84 <_dtoa_r+0xa7c>
 800ba34:	9a04      	ldr	r2, [sp, #16]
 800ba36:	2a00      	cmp	r2, #0
 800ba38:	dd01      	ble.n	800ba3e <_dtoa_r+0xa36>
 800ba3a:	9b03      	ldr	r3, [sp, #12]
 800ba3c:	3331      	adds	r3, #49	@ 0x31
 800ba3e:	f88b 3000 	strb.w	r3, [fp]
 800ba42:	e52e      	b.n	800b4a2 <_dtoa_r+0x49a>
 800ba44:	4628      	mov	r0, r5
 800ba46:	e7b9      	b.n	800b9bc <_dtoa_r+0x9b4>
 800ba48:	2201      	movs	r2, #1
 800ba4a:	e7e2      	b.n	800ba12 <_dtoa_r+0xa0a>
 800ba4c:	9904      	ldr	r1, [sp, #16]
 800ba4e:	2900      	cmp	r1, #0
 800ba50:	db04      	blt.n	800ba5c <_dtoa_r+0xa54>
 800ba52:	9807      	ldr	r0, [sp, #28]
 800ba54:	4301      	orrs	r1, r0
 800ba56:	9806      	ldr	r0, [sp, #24]
 800ba58:	4301      	orrs	r1, r0
 800ba5a:	d120      	bne.n	800ba9e <_dtoa_r+0xa96>
 800ba5c:	2a00      	cmp	r2, #0
 800ba5e:	ddee      	ble.n	800ba3e <_dtoa_r+0xa36>
 800ba60:	9902      	ldr	r1, [sp, #8]
 800ba62:	9300      	str	r3, [sp, #0]
 800ba64:	2201      	movs	r2, #1
 800ba66:	4648      	mov	r0, r9
 800ba68:	f000 fbee 	bl	800c248 <__lshift>
 800ba6c:	4621      	mov	r1, r4
 800ba6e:	9002      	str	r0, [sp, #8]
 800ba70:	f000 fc56 	bl	800c320 <__mcmp>
 800ba74:	2800      	cmp	r0, #0
 800ba76:	9b00      	ldr	r3, [sp, #0]
 800ba78:	dc02      	bgt.n	800ba80 <_dtoa_r+0xa78>
 800ba7a:	d1e0      	bne.n	800ba3e <_dtoa_r+0xa36>
 800ba7c:	07da      	lsls	r2, r3, #31
 800ba7e:	d5de      	bpl.n	800ba3e <_dtoa_r+0xa36>
 800ba80:	2b39      	cmp	r3, #57	@ 0x39
 800ba82:	d1da      	bne.n	800ba3a <_dtoa_r+0xa32>
 800ba84:	2339      	movs	r3, #57	@ 0x39
 800ba86:	f88b 3000 	strb.w	r3, [fp]
 800ba8a:	4633      	mov	r3, r6
 800ba8c:	461e      	mov	r6, r3
 800ba8e:	3b01      	subs	r3, #1
 800ba90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ba94:	2a39      	cmp	r2, #57	@ 0x39
 800ba96:	d04e      	beq.n	800bb36 <_dtoa_r+0xb2e>
 800ba98:	3201      	adds	r2, #1
 800ba9a:	701a      	strb	r2, [r3, #0]
 800ba9c:	e501      	b.n	800b4a2 <_dtoa_r+0x49a>
 800ba9e:	2a00      	cmp	r2, #0
 800baa0:	dd03      	ble.n	800baaa <_dtoa_r+0xaa2>
 800baa2:	2b39      	cmp	r3, #57	@ 0x39
 800baa4:	d0ee      	beq.n	800ba84 <_dtoa_r+0xa7c>
 800baa6:	3301      	adds	r3, #1
 800baa8:	e7c9      	b.n	800ba3e <_dtoa_r+0xa36>
 800baaa:	9a00      	ldr	r2, [sp, #0]
 800baac:	9908      	ldr	r1, [sp, #32]
 800baae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bab2:	428a      	cmp	r2, r1
 800bab4:	d028      	beq.n	800bb08 <_dtoa_r+0xb00>
 800bab6:	9902      	ldr	r1, [sp, #8]
 800bab8:	2300      	movs	r3, #0
 800baba:	220a      	movs	r2, #10
 800babc:	4648      	mov	r0, r9
 800babe:	f000 f9d5 	bl	800be6c <__multadd>
 800bac2:	42af      	cmp	r7, r5
 800bac4:	9002      	str	r0, [sp, #8]
 800bac6:	f04f 0300 	mov.w	r3, #0
 800baca:	f04f 020a 	mov.w	r2, #10
 800bace:	4639      	mov	r1, r7
 800bad0:	4648      	mov	r0, r9
 800bad2:	d107      	bne.n	800bae4 <_dtoa_r+0xadc>
 800bad4:	f000 f9ca 	bl	800be6c <__multadd>
 800bad8:	4607      	mov	r7, r0
 800bada:	4605      	mov	r5, r0
 800badc:	9b00      	ldr	r3, [sp, #0]
 800bade:	3301      	adds	r3, #1
 800bae0:	9300      	str	r3, [sp, #0]
 800bae2:	e777      	b.n	800b9d4 <_dtoa_r+0x9cc>
 800bae4:	f000 f9c2 	bl	800be6c <__multadd>
 800bae8:	4629      	mov	r1, r5
 800baea:	4607      	mov	r7, r0
 800baec:	2300      	movs	r3, #0
 800baee:	220a      	movs	r2, #10
 800baf0:	4648      	mov	r0, r9
 800baf2:	f000 f9bb 	bl	800be6c <__multadd>
 800baf6:	4605      	mov	r5, r0
 800baf8:	e7f0      	b.n	800badc <_dtoa_r+0xad4>
 800bafa:	f1bb 0f00 	cmp.w	fp, #0
 800bafe:	bfcc      	ite	gt
 800bb00:	465e      	movgt	r6, fp
 800bb02:	2601      	movle	r6, #1
 800bb04:	4456      	add	r6, sl
 800bb06:	2700      	movs	r7, #0
 800bb08:	9902      	ldr	r1, [sp, #8]
 800bb0a:	9300      	str	r3, [sp, #0]
 800bb0c:	2201      	movs	r2, #1
 800bb0e:	4648      	mov	r0, r9
 800bb10:	f000 fb9a 	bl	800c248 <__lshift>
 800bb14:	4621      	mov	r1, r4
 800bb16:	9002      	str	r0, [sp, #8]
 800bb18:	f000 fc02 	bl	800c320 <__mcmp>
 800bb1c:	2800      	cmp	r0, #0
 800bb1e:	dcb4      	bgt.n	800ba8a <_dtoa_r+0xa82>
 800bb20:	d102      	bne.n	800bb28 <_dtoa_r+0xb20>
 800bb22:	9b00      	ldr	r3, [sp, #0]
 800bb24:	07db      	lsls	r3, r3, #31
 800bb26:	d4b0      	bmi.n	800ba8a <_dtoa_r+0xa82>
 800bb28:	4633      	mov	r3, r6
 800bb2a:	461e      	mov	r6, r3
 800bb2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb30:	2a30      	cmp	r2, #48	@ 0x30
 800bb32:	d0fa      	beq.n	800bb2a <_dtoa_r+0xb22>
 800bb34:	e4b5      	b.n	800b4a2 <_dtoa_r+0x49a>
 800bb36:	459a      	cmp	sl, r3
 800bb38:	d1a8      	bne.n	800ba8c <_dtoa_r+0xa84>
 800bb3a:	2331      	movs	r3, #49	@ 0x31
 800bb3c:	f108 0801 	add.w	r8, r8, #1
 800bb40:	f88a 3000 	strb.w	r3, [sl]
 800bb44:	e4ad      	b.n	800b4a2 <_dtoa_r+0x49a>
 800bb46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bba4 <_dtoa_r+0xb9c>
 800bb4c:	b11b      	cbz	r3, 800bb56 <_dtoa_r+0xb4e>
 800bb4e:	f10a 0308 	add.w	r3, sl, #8
 800bb52:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bb54:	6013      	str	r3, [r2, #0]
 800bb56:	4650      	mov	r0, sl
 800bb58:	b017      	add	sp, #92	@ 0x5c
 800bb5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb5e:	9b07      	ldr	r3, [sp, #28]
 800bb60:	2b01      	cmp	r3, #1
 800bb62:	f77f ae2e 	ble.w	800b7c2 <_dtoa_r+0x7ba>
 800bb66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb68:	9308      	str	r3, [sp, #32]
 800bb6a:	2001      	movs	r0, #1
 800bb6c:	e64d      	b.n	800b80a <_dtoa_r+0x802>
 800bb6e:	f1bb 0f00 	cmp.w	fp, #0
 800bb72:	f77f aed9 	ble.w	800b928 <_dtoa_r+0x920>
 800bb76:	4656      	mov	r6, sl
 800bb78:	9802      	ldr	r0, [sp, #8]
 800bb7a:	4621      	mov	r1, r4
 800bb7c:	f7ff f9ba 	bl	800aef4 <quorem>
 800bb80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bb84:	f806 3b01 	strb.w	r3, [r6], #1
 800bb88:	eba6 020a 	sub.w	r2, r6, sl
 800bb8c:	4593      	cmp	fp, r2
 800bb8e:	ddb4      	ble.n	800bafa <_dtoa_r+0xaf2>
 800bb90:	9902      	ldr	r1, [sp, #8]
 800bb92:	2300      	movs	r3, #0
 800bb94:	220a      	movs	r2, #10
 800bb96:	4648      	mov	r0, r9
 800bb98:	f000 f968 	bl	800be6c <__multadd>
 800bb9c:	9002      	str	r0, [sp, #8]
 800bb9e:	e7eb      	b.n	800bb78 <_dtoa_r+0xb70>
 800bba0:	0800eba9 	.word	0x0800eba9
 800bba4:	0800eb2d 	.word	0x0800eb2d

0800bba8 <_free_r>:
 800bba8:	b538      	push	{r3, r4, r5, lr}
 800bbaa:	4605      	mov	r5, r0
 800bbac:	2900      	cmp	r1, #0
 800bbae:	d041      	beq.n	800bc34 <_free_r+0x8c>
 800bbb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbb4:	1f0c      	subs	r4, r1, #4
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	bfb8      	it	lt
 800bbba:	18e4      	addlt	r4, r4, r3
 800bbbc:	f000 f8e8 	bl	800bd90 <__malloc_lock>
 800bbc0:	4a1d      	ldr	r2, [pc, #116]	@ (800bc38 <_free_r+0x90>)
 800bbc2:	6813      	ldr	r3, [r2, #0]
 800bbc4:	b933      	cbnz	r3, 800bbd4 <_free_r+0x2c>
 800bbc6:	6063      	str	r3, [r4, #4]
 800bbc8:	6014      	str	r4, [r2, #0]
 800bbca:	4628      	mov	r0, r5
 800bbcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbd0:	f000 b8e4 	b.w	800bd9c <__malloc_unlock>
 800bbd4:	42a3      	cmp	r3, r4
 800bbd6:	d908      	bls.n	800bbea <_free_r+0x42>
 800bbd8:	6820      	ldr	r0, [r4, #0]
 800bbda:	1821      	adds	r1, r4, r0
 800bbdc:	428b      	cmp	r3, r1
 800bbde:	bf01      	itttt	eq
 800bbe0:	6819      	ldreq	r1, [r3, #0]
 800bbe2:	685b      	ldreq	r3, [r3, #4]
 800bbe4:	1809      	addeq	r1, r1, r0
 800bbe6:	6021      	streq	r1, [r4, #0]
 800bbe8:	e7ed      	b.n	800bbc6 <_free_r+0x1e>
 800bbea:	461a      	mov	r2, r3
 800bbec:	685b      	ldr	r3, [r3, #4]
 800bbee:	b10b      	cbz	r3, 800bbf4 <_free_r+0x4c>
 800bbf0:	42a3      	cmp	r3, r4
 800bbf2:	d9fa      	bls.n	800bbea <_free_r+0x42>
 800bbf4:	6811      	ldr	r1, [r2, #0]
 800bbf6:	1850      	adds	r0, r2, r1
 800bbf8:	42a0      	cmp	r0, r4
 800bbfa:	d10b      	bne.n	800bc14 <_free_r+0x6c>
 800bbfc:	6820      	ldr	r0, [r4, #0]
 800bbfe:	4401      	add	r1, r0
 800bc00:	1850      	adds	r0, r2, r1
 800bc02:	4283      	cmp	r3, r0
 800bc04:	6011      	str	r1, [r2, #0]
 800bc06:	d1e0      	bne.n	800bbca <_free_r+0x22>
 800bc08:	6818      	ldr	r0, [r3, #0]
 800bc0a:	685b      	ldr	r3, [r3, #4]
 800bc0c:	6053      	str	r3, [r2, #4]
 800bc0e:	4408      	add	r0, r1
 800bc10:	6010      	str	r0, [r2, #0]
 800bc12:	e7da      	b.n	800bbca <_free_r+0x22>
 800bc14:	d902      	bls.n	800bc1c <_free_r+0x74>
 800bc16:	230c      	movs	r3, #12
 800bc18:	602b      	str	r3, [r5, #0]
 800bc1a:	e7d6      	b.n	800bbca <_free_r+0x22>
 800bc1c:	6820      	ldr	r0, [r4, #0]
 800bc1e:	1821      	adds	r1, r4, r0
 800bc20:	428b      	cmp	r3, r1
 800bc22:	bf04      	itt	eq
 800bc24:	6819      	ldreq	r1, [r3, #0]
 800bc26:	685b      	ldreq	r3, [r3, #4]
 800bc28:	6063      	str	r3, [r4, #4]
 800bc2a:	bf04      	itt	eq
 800bc2c:	1809      	addeq	r1, r1, r0
 800bc2e:	6021      	streq	r1, [r4, #0]
 800bc30:	6054      	str	r4, [r2, #4]
 800bc32:	e7ca      	b.n	800bbca <_free_r+0x22>
 800bc34:	bd38      	pop	{r3, r4, r5, pc}
 800bc36:	bf00      	nop
 800bc38:	20000798 	.word	0x20000798

0800bc3c <malloc>:
 800bc3c:	4b02      	ldr	r3, [pc, #8]	@ (800bc48 <malloc+0xc>)
 800bc3e:	4601      	mov	r1, r0
 800bc40:	6818      	ldr	r0, [r3, #0]
 800bc42:	f000 b825 	b.w	800bc90 <_malloc_r>
 800bc46:	bf00      	nop
 800bc48:	20000030 	.word	0x20000030

0800bc4c <sbrk_aligned>:
 800bc4c:	b570      	push	{r4, r5, r6, lr}
 800bc4e:	4e0f      	ldr	r6, [pc, #60]	@ (800bc8c <sbrk_aligned+0x40>)
 800bc50:	460c      	mov	r4, r1
 800bc52:	6831      	ldr	r1, [r6, #0]
 800bc54:	4605      	mov	r5, r0
 800bc56:	b911      	cbnz	r1, 800bc5e <sbrk_aligned+0x12>
 800bc58:	f001 ffca 	bl	800dbf0 <_sbrk_r>
 800bc5c:	6030      	str	r0, [r6, #0]
 800bc5e:	4621      	mov	r1, r4
 800bc60:	4628      	mov	r0, r5
 800bc62:	f001 ffc5 	bl	800dbf0 <_sbrk_r>
 800bc66:	1c43      	adds	r3, r0, #1
 800bc68:	d103      	bne.n	800bc72 <sbrk_aligned+0x26>
 800bc6a:	f04f 34ff 	mov.w	r4, #4294967295
 800bc6e:	4620      	mov	r0, r4
 800bc70:	bd70      	pop	{r4, r5, r6, pc}
 800bc72:	1cc4      	adds	r4, r0, #3
 800bc74:	f024 0403 	bic.w	r4, r4, #3
 800bc78:	42a0      	cmp	r0, r4
 800bc7a:	d0f8      	beq.n	800bc6e <sbrk_aligned+0x22>
 800bc7c:	1a21      	subs	r1, r4, r0
 800bc7e:	4628      	mov	r0, r5
 800bc80:	f001 ffb6 	bl	800dbf0 <_sbrk_r>
 800bc84:	3001      	adds	r0, #1
 800bc86:	d1f2      	bne.n	800bc6e <sbrk_aligned+0x22>
 800bc88:	e7ef      	b.n	800bc6a <sbrk_aligned+0x1e>
 800bc8a:	bf00      	nop
 800bc8c:	20000794 	.word	0x20000794

0800bc90 <_malloc_r>:
 800bc90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc94:	1ccd      	adds	r5, r1, #3
 800bc96:	f025 0503 	bic.w	r5, r5, #3
 800bc9a:	3508      	adds	r5, #8
 800bc9c:	2d0c      	cmp	r5, #12
 800bc9e:	bf38      	it	cc
 800bca0:	250c      	movcc	r5, #12
 800bca2:	2d00      	cmp	r5, #0
 800bca4:	4606      	mov	r6, r0
 800bca6:	db01      	blt.n	800bcac <_malloc_r+0x1c>
 800bca8:	42a9      	cmp	r1, r5
 800bcaa:	d904      	bls.n	800bcb6 <_malloc_r+0x26>
 800bcac:	230c      	movs	r3, #12
 800bcae:	6033      	str	r3, [r6, #0]
 800bcb0:	2000      	movs	r0, #0
 800bcb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd8c <_malloc_r+0xfc>
 800bcba:	f000 f869 	bl	800bd90 <__malloc_lock>
 800bcbe:	f8d8 3000 	ldr.w	r3, [r8]
 800bcc2:	461c      	mov	r4, r3
 800bcc4:	bb44      	cbnz	r4, 800bd18 <_malloc_r+0x88>
 800bcc6:	4629      	mov	r1, r5
 800bcc8:	4630      	mov	r0, r6
 800bcca:	f7ff ffbf 	bl	800bc4c <sbrk_aligned>
 800bcce:	1c43      	adds	r3, r0, #1
 800bcd0:	4604      	mov	r4, r0
 800bcd2:	d158      	bne.n	800bd86 <_malloc_r+0xf6>
 800bcd4:	f8d8 4000 	ldr.w	r4, [r8]
 800bcd8:	4627      	mov	r7, r4
 800bcda:	2f00      	cmp	r7, #0
 800bcdc:	d143      	bne.n	800bd66 <_malloc_r+0xd6>
 800bcde:	2c00      	cmp	r4, #0
 800bce0:	d04b      	beq.n	800bd7a <_malloc_r+0xea>
 800bce2:	6823      	ldr	r3, [r4, #0]
 800bce4:	4639      	mov	r1, r7
 800bce6:	4630      	mov	r0, r6
 800bce8:	eb04 0903 	add.w	r9, r4, r3
 800bcec:	f001 ff80 	bl	800dbf0 <_sbrk_r>
 800bcf0:	4581      	cmp	r9, r0
 800bcf2:	d142      	bne.n	800bd7a <_malloc_r+0xea>
 800bcf4:	6821      	ldr	r1, [r4, #0]
 800bcf6:	1a6d      	subs	r5, r5, r1
 800bcf8:	4629      	mov	r1, r5
 800bcfa:	4630      	mov	r0, r6
 800bcfc:	f7ff ffa6 	bl	800bc4c <sbrk_aligned>
 800bd00:	3001      	adds	r0, #1
 800bd02:	d03a      	beq.n	800bd7a <_malloc_r+0xea>
 800bd04:	6823      	ldr	r3, [r4, #0]
 800bd06:	442b      	add	r3, r5
 800bd08:	6023      	str	r3, [r4, #0]
 800bd0a:	f8d8 3000 	ldr.w	r3, [r8]
 800bd0e:	685a      	ldr	r2, [r3, #4]
 800bd10:	bb62      	cbnz	r2, 800bd6c <_malloc_r+0xdc>
 800bd12:	f8c8 7000 	str.w	r7, [r8]
 800bd16:	e00f      	b.n	800bd38 <_malloc_r+0xa8>
 800bd18:	6822      	ldr	r2, [r4, #0]
 800bd1a:	1b52      	subs	r2, r2, r5
 800bd1c:	d420      	bmi.n	800bd60 <_malloc_r+0xd0>
 800bd1e:	2a0b      	cmp	r2, #11
 800bd20:	d917      	bls.n	800bd52 <_malloc_r+0xc2>
 800bd22:	1961      	adds	r1, r4, r5
 800bd24:	42a3      	cmp	r3, r4
 800bd26:	6025      	str	r5, [r4, #0]
 800bd28:	bf18      	it	ne
 800bd2a:	6059      	strne	r1, [r3, #4]
 800bd2c:	6863      	ldr	r3, [r4, #4]
 800bd2e:	bf08      	it	eq
 800bd30:	f8c8 1000 	streq.w	r1, [r8]
 800bd34:	5162      	str	r2, [r4, r5]
 800bd36:	604b      	str	r3, [r1, #4]
 800bd38:	4630      	mov	r0, r6
 800bd3a:	f000 f82f 	bl	800bd9c <__malloc_unlock>
 800bd3e:	f104 000b 	add.w	r0, r4, #11
 800bd42:	1d23      	adds	r3, r4, #4
 800bd44:	f020 0007 	bic.w	r0, r0, #7
 800bd48:	1ac2      	subs	r2, r0, r3
 800bd4a:	bf1c      	itt	ne
 800bd4c:	1a1b      	subne	r3, r3, r0
 800bd4e:	50a3      	strne	r3, [r4, r2]
 800bd50:	e7af      	b.n	800bcb2 <_malloc_r+0x22>
 800bd52:	6862      	ldr	r2, [r4, #4]
 800bd54:	42a3      	cmp	r3, r4
 800bd56:	bf0c      	ite	eq
 800bd58:	f8c8 2000 	streq.w	r2, [r8]
 800bd5c:	605a      	strne	r2, [r3, #4]
 800bd5e:	e7eb      	b.n	800bd38 <_malloc_r+0xa8>
 800bd60:	4623      	mov	r3, r4
 800bd62:	6864      	ldr	r4, [r4, #4]
 800bd64:	e7ae      	b.n	800bcc4 <_malloc_r+0x34>
 800bd66:	463c      	mov	r4, r7
 800bd68:	687f      	ldr	r7, [r7, #4]
 800bd6a:	e7b6      	b.n	800bcda <_malloc_r+0x4a>
 800bd6c:	461a      	mov	r2, r3
 800bd6e:	685b      	ldr	r3, [r3, #4]
 800bd70:	42a3      	cmp	r3, r4
 800bd72:	d1fb      	bne.n	800bd6c <_malloc_r+0xdc>
 800bd74:	2300      	movs	r3, #0
 800bd76:	6053      	str	r3, [r2, #4]
 800bd78:	e7de      	b.n	800bd38 <_malloc_r+0xa8>
 800bd7a:	230c      	movs	r3, #12
 800bd7c:	6033      	str	r3, [r6, #0]
 800bd7e:	4630      	mov	r0, r6
 800bd80:	f000 f80c 	bl	800bd9c <__malloc_unlock>
 800bd84:	e794      	b.n	800bcb0 <_malloc_r+0x20>
 800bd86:	6005      	str	r5, [r0, #0]
 800bd88:	e7d6      	b.n	800bd38 <_malloc_r+0xa8>
 800bd8a:	bf00      	nop
 800bd8c:	20000798 	.word	0x20000798

0800bd90 <__malloc_lock>:
 800bd90:	4801      	ldr	r0, [pc, #4]	@ (800bd98 <__malloc_lock+0x8>)
 800bd92:	f7ff b898 	b.w	800aec6 <__retarget_lock_acquire_recursive>
 800bd96:	bf00      	nop
 800bd98:	20000790 	.word	0x20000790

0800bd9c <__malloc_unlock>:
 800bd9c:	4801      	ldr	r0, [pc, #4]	@ (800bda4 <__malloc_unlock+0x8>)
 800bd9e:	f7ff b893 	b.w	800aec8 <__retarget_lock_release_recursive>
 800bda2:	bf00      	nop
 800bda4:	20000790 	.word	0x20000790

0800bda8 <_Balloc>:
 800bda8:	b570      	push	{r4, r5, r6, lr}
 800bdaa:	69c6      	ldr	r6, [r0, #28]
 800bdac:	4604      	mov	r4, r0
 800bdae:	460d      	mov	r5, r1
 800bdb0:	b976      	cbnz	r6, 800bdd0 <_Balloc+0x28>
 800bdb2:	2010      	movs	r0, #16
 800bdb4:	f7ff ff42 	bl	800bc3c <malloc>
 800bdb8:	4602      	mov	r2, r0
 800bdba:	61e0      	str	r0, [r4, #28]
 800bdbc:	b920      	cbnz	r0, 800bdc8 <_Balloc+0x20>
 800bdbe:	4b18      	ldr	r3, [pc, #96]	@ (800be20 <_Balloc+0x78>)
 800bdc0:	4818      	ldr	r0, [pc, #96]	@ (800be24 <_Balloc+0x7c>)
 800bdc2:	216b      	movs	r1, #107	@ 0x6b
 800bdc4:	f001 ff2c 	bl	800dc20 <__assert_func>
 800bdc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bdcc:	6006      	str	r6, [r0, #0]
 800bdce:	60c6      	str	r6, [r0, #12]
 800bdd0:	69e6      	ldr	r6, [r4, #28]
 800bdd2:	68f3      	ldr	r3, [r6, #12]
 800bdd4:	b183      	cbz	r3, 800bdf8 <_Balloc+0x50>
 800bdd6:	69e3      	ldr	r3, [r4, #28]
 800bdd8:	68db      	ldr	r3, [r3, #12]
 800bdda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bdde:	b9b8      	cbnz	r0, 800be10 <_Balloc+0x68>
 800bde0:	2101      	movs	r1, #1
 800bde2:	fa01 f605 	lsl.w	r6, r1, r5
 800bde6:	1d72      	adds	r2, r6, #5
 800bde8:	0092      	lsls	r2, r2, #2
 800bdea:	4620      	mov	r0, r4
 800bdec:	f001 ff36 	bl	800dc5c <_calloc_r>
 800bdf0:	b160      	cbz	r0, 800be0c <_Balloc+0x64>
 800bdf2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bdf6:	e00e      	b.n	800be16 <_Balloc+0x6e>
 800bdf8:	2221      	movs	r2, #33	@ 0x21
 800bdfa:	2104      	movs	r1, #4
 800bdfc:	4620      	mov	r0, r4
 800bdfe:	f001 ff2d 	bl	800dc5c <_calloc_r>
 800be02:	69e3      	ldr	r3, [r4, #28]
 800be04:	60f0      	str	r0, [r6, #12]
 800be06:	68db      	ldr	r3, [r3, #12]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d1e4      	bne.n	800bdd6 <_Balloc+0x2e>
 800be0c:	2000      	movs	r0, #0
 800be0e:	bd70      	pop	{r4, r5, r6, pc}
 800be10:	6802      	ldr	r2, [r0, #0]
 800be12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be16:	2300      	movs	r3, #0
 800be18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be1c:	e7f7      	b.n	800be0e <_Balloc+0x66>
 800be1e:	bf00      	nop
 800be20:	0800eb3a 	.word	0x0800eb3a
 800be24:	0800ebba 	.word	0x0800ebba

0800be28 <_Bfree>:
 800be28:	b570      	push	{r4, r5, r6, lr}
 800be2a:	69c6      	ldr	r6, [r0, #28]
 800be2c:	4605      	mov	r5, r0
 800be2e:	460c      	mov	r4, r1
 800be30:	b976      	cbnz	r6, 800be50 <_Bfree+0x28>
 800be32:	2010      	movs	r0, #16
 800be34:	f7ff ff02 	bl	800bc3c <malloc>
 800be38:	4602      	mov	r2, r0
 800be3a:	61e8      	str	r0, [r5, #28]
 800be3c:	b920      	cbnz	r0, 800be48 <_Bfree+0x20>
 800be3e:	4b09      	ldr	r3, [pc, #36]	@ (800be64 <_Bfree+0x3c>)
 800be40:	4809      	ldr	r0, [pc, #36]	@ (800be68 <_Bfree+0x40>)
 800be42:	218f      	movs	r1, #143	@ 0x8f
 800be44:	f001 feec 	bl	800dc20 <__assert_func>
 800be48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be4c:	6006      	str	r6, [r0, #0]
 800be4e:	60c6      	str	r6, [r0, #12]
 800be50:	b13c      	cbz	r4, 800be62 <_Bfree+0x3a>
 800be52:	69eb      	ldr	r3, [r5, #28]
 800be54:	6862      	ldr	r2, [r4, #4]
 800be56:	68db      	ldr	r3, [r3, #12]
 800be58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be5c:	6021      	str	r1, [r4, #0]
 800be5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800be62:	bd70      	pop	{r4, r5, r6, pc}
 800be64:	0800eb3a 	.word	0x0800eb3a
 800be68:	0800ebba 	.word	0x0800ebba

0800be6c <__multadd>:
 800be6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be70:	690d      	ldr	r5, [r1, #16]
 800be72:	4607      	mov	r7, r0
 800be74:	460c      	mov	r4, r1
 800be76:	461e      	mov	r6, r3
 800be78:	f101 0c14 	add.w	ip, r1, #20
 800be7c:	2000      	movs	r0, #0
 800be7e:	f8dc 3000 	ldr.w	r3, [ip]
 800be82:	b299      	uxth	r1, r3
 800be84:	fb02 6101 	mla	r1, r2, r1, r6
 800be88:	0c1e      	lsrs	r6, r3, #16
 800be8a:	0c0b      	lsrs	r3, r1, #16
 800be8c:	fb02 3306 	mla	r3, r2, r6, r3
 800be90:	b289      	uxth	r1, r1
 800be92:	3001      	adds	r0, #1
 800be94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800be98:	4285      	cmp	r5, r0
 800be9a:	f84c 1b04 	str.w	r1, [ip], #4
 800be9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bea2:	dcec      	bgt.n	800be7e <__multadd+0x12>
 800bea4:	b30e      	cbz	r6, 800beea <__multadd+0x7e>
 800bea6:	68a3      	ldr	r3, [r4, #8]
 800bea8:	42ab      	cmp	r3, r5
 800beaa:	dc19      	bgt.n	800bee0 <__multadd+0x74>
 800beac:	6861      	ldr	r1, [r4, #4]
 800beae:	4638      	mov	r0, r7
 800beb0:	3101      	adds	r1, #1
 800beb2:	f7ff ff79 	bl	800bda8 <_Balloc>
 800beb6:	4680      	mov	r8, r0
 800beb8:	b928      	cbnz	r0, 800bec6 <__multadd+0x5a>
 800beba:	4602      	mov	r2, r0
 800bebc:	4b0c      	ldr	r3, [pc, #48]	@ (800bef0 <__multadd+0x84>)
 800bebe:	480d      	ldr	r0, [pc, #52]	@ (800bef4 <__multadd+0x88>)
 800bec0:	21ba      	movs	r1, #186	@ 0xba
 800bec2:	f001 fead 	bl	800dc20 <__assert_func>
 800bec6:	6922      	ldr	r2, [r4, #16]
 800bec8:	3202      	adds	r2, #2
 800beca:	f104 010c 	add.w	r1, r4, #12
 800bece:	0092      	lsls	r2, r2, #2
 800bed0:	300c      	adds	r0, #12
 800bed2:	f7fe fffa 	bl	800aeca <memcpy>
 800bed6:	4621      	mov	r1, r4
 800bed8:	4638      	mov	r0, r7
 800beda:	f7ff ffa5 	bl	800be28 <_Bfree>
 800bede:	4644      	mov	r4, r8
 800bee0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bee4:	3501      	adds	r5, #1
 800bee6:	615e      	str	r6, [r3, #20]
 800bee8:	6125      	str	r5, [r4, #16]
 800beea:	4620      	mov	r0, r4
 800beec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bef0:	0800eba9 	.word	0x0800eba9
 800bef4:	0800ebba 	.word	0x0800ebba

0800bef8 <__s2b>:
 800bef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800befc:	460c      	mov	r4, r1
 800befe:	4615      	mov	r5, r2
 800bf00:	461f      	mov	r7, r3
 800bf02:	2209      	movs	r2, #9
 800bf04:	3308      	adds	r3, #8
 800bf06:	4606      	mov	r6, r0
 800bf08:	fb93 f3f2 	sdiv	r3, r3, r2
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	2201      	movs	r2, #1
 800bf10:	429a      	cmp	r2, r3
 800bf12:	db09      	blt.n	800bf28 <__s2b+0x30>
 800bf14:	4630      	mov	r0, r6
 800bf16:	f7ff ff47 	bl	800bda8 <_Balloc>
 800bf1a:	b940      	cbnz	r0, 800bf2e <__s2b+0x36>
 800bf1c:	4602      	mov	r2, r0
 800bf1e:	4b19      	ldr	r3, [pc, #100]	@ (800bf84 <__s2b+0x8c>)
 800bf20:	4819      	ldr	r0, [pc, #100]	@ (800bf88 <__s2b+0x90>)
 800bf22:	21d3      	movs	r1, #211	@ 0xd3
 800bf24:	f001 fe7c 	bl	800dc20 <__assert_func>
 800bf28:	0052      	lsls	r2, r2, #1
 800bf2a:	3101      	adds	r1, #1
 800bf2c:	e7f0      	b.n	800bf10 <__s2b+0x18>
 800bf2e:	9b08      	ldr	r3, [sp, #32]
 800bf30:	6143      	str	r3, [r0, #20]
 800bf32:	2d09      	cmp	r5, #9
 800bf34:	f04f 0301 	mov.w	r3, #1
 800bf38:	6103      	str	r3, [r0, #16]
 800bf3a:	dd16      	ble.n	800bf6a <__s2b+0x72>
 800bf3c:	f104 0909 	add.w	r9, r4, #9
 800bf40:	46c8      	mov	r8, r9
 800bf42:	442c      	add	r4, r5
 800bf44:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bf48:	4601      	mov	r1, r0
 800bf4a:	3b30      	subs	r3, #48	@ 0x30
 800bf4c:	220a      	movs	r2, #10
 800bf4e:	4630      	mov	r0, r6
 800bf50:	f7ff ff8c 	bl	800be6c <__multadd>
 800bf54:	45a0      	cmp	r8, r4
 800bf56:	d1f5      	bne.n	800bf44 <__s2b+0x4c>
 800bf58:	f1a5 0408 	sub.w	r4, r5, #8
 800bf5c:	444c      	add	r4, r9
 800bf5e:	1b2d      	subs	r5, r5, r4
 800bf60:	1963      	adds	r3, r4, r5
 800bf62:	42bb      	cmp	r3, r7
 800bf64:	db04      	blt.n	800bf70 <__s2b+0x78>
 800bf66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf6a:	340a      	adds	r4, #10
 800bf6c:	2509      	movs	r5, #9
 800bf6e:	e7f6      	b.n	800bf5e <__s2b+0x66>
 800bf70:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bf74:	4601      	mov	r1, r0
 800bf76:	3b30      	subs	r3, #48	@ 0x30
 800bf78:	220a      	movs	r2, #10
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	f7ff ff76 	bl	800be6c <__multadd>
 800bf80:	e7ee      	b.n	800bf60 <__s2b+0x68>
 800bf82:	bf00      	nop
 800bf84:	0800eba9 	.word	0x0800eba9
 800bf88:	0800ebba 	.word	0x0800ebba

0800bf8c <__hi0bits>:
 800bf8c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bf90:	4603      	mov	r3, r0
 800bf92:	bf36      	itet	cc
 800bf94:	0403      	lslcc	r3, r0, #16
 800bf96:	2000      	movcs	r0, #0
 800bf98:	2010      	movcc	r0, #16
 800bf9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf9e:	bf3c      	itt	cc
 800bfa0:	021b      	lslcc	r3, r3, #8
 800bfa2:	3008      	addcc	r0, #8
 800bfa4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bfa8:	bf3c      	itt	cc
 800bfaa:	011b      	lslcc	r3, r3, #4
 800bfac:	3004      	addcc	r0, #4
 800bfae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfb2:	bf3c      	itt	cc
 800bfb4:	009b      	lslcc	r3, r3, #2
 800bfb6:	3002      	addcc	r0, #2
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	db05      	blt.n	800bfc8 <__hi0bits+0x3c>
 800bfbc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bfc0:	f100 0001 	add.w	r0, r0, #1
 800bfc4:	bf08      	it	eq
 800bfc6:	2020      	moveq	r0, #32
 800bfc8:	4770      	bx	lr

0800bfca <__lo0bits>:
 800bfca:	6803      	ldr	r3, [r0, #0]
 800bfcc:	4602      	mov	r2, r0
 800bfce:	f013 0007 	ands.w	r0, r3, #7
 800bfd2:	d00b      	beq.n	800bfec <__lo0bits+0x22>
 800bfd4:	07d9      	lsls	r1, r3, #31
 800bfd6:	d421      	bmi.n	800c01c <__lo0bits+0x52>
 800bfd8:	0798      	lsls	r0, r3, #30
 800bfda:	bf49      	itett	mi
 800bfdc:	085b      	lsrmi	r3, r3, #1
 800bfde:	089b      	lsrpl	r3, r3, #2
 800bfe0:	2001      	movmi	r0, #1
 800bfe2:	6013      	strmi	r3, [r2, #0]
 800bfe4:	bf5c      	itt	pl
 800bfe6:	6013      	strpl	r3, [r2, #0]
 800bfe8:	2002      	movpl	r0, #2
 800bfea:	4770      	bx	lr
 800bfec:	b299      	uxth	r1, r3
 800bfee:	b909      	cbnz	r1, 800bff4 <__lo0bits+0x2a>
 800bff0:	0c1b      	lsrs	r3, r3, #16
 800bff2:	2010      	movs	r0, #16
 800bff4:	b2d9      	uxtb	r1, r3
 800bff6:	b909      	cbnz	r1, 800bffc <__lo0bits+0x32>
 800bff8:	3008      	adds	r0, #8
 800bffa:	0a1b      	lsrs	r3, r3, #8
 800bffc:	0719      	lsls	r1, r3, #28
 800bffe:	bf04      	itt	eq
 800c000:	091b      	lsreq	r3, r3, #4
 800c002:	3004      	addeq	r0, #4
 800c004:	0799      	lsls	r1, r3, #30
 800c006:	bf04      	itt	eq
 800c008:	089b      	lsreq	r3, r3, #2
 800c00a:	3002      	addeq	r0, #2
 800c00c:	07d9      	lsls	r1, r3, #31
 800c00e:	d403      	bmi.n	800c018 <__lo0bits+0x4e>
 800c010:	085b      	lsrs	r3, r3, #1
 800c012:	f100 0001 	add.w	r0, r0, #1
 800c016:	d003      	beq.n	800c020 <__lo0bits+0x56>
 800c018:	6013      	str	r3, [r2, #0]
 800c01a:	4770      	bx	lr
 800c01c:	2000      	movs	r0, #0
 800c01e:	4770      	bx	lr
 800c020:	2020      	movs	r0, #32
 800c022:	4770      	bx	lr

0800c024 <__i2b>:
 800c024:	b510      	push	{r4, lr}
 800c026:	460c      	mov	r4, r1
 800c028:	2101      	movs	r1, #1
 800c02a:	f7ff febd 	bl	800bda8 <_Balloc>
 800c02e:	4602      	mov	r2, r0
 800c030:	b928      	cbnz	r0, 800c03e <__i2b+0x1a>
 800c032:	4b05      	ldr	r3, [pc, #20]	@ (800c048 <__i2b+0x24>)
 800c034:	4805      	ldr	r0, [pc, #20]	@ (800c04c <__i2b+0x28>)
 800c036:	f240 1145 	movw	r1, #325	@ 0x145
 800c03a:	f001 fdf1 	bl	800dc20 <__assert_func>
 800c03e:	2301      	movs	r3, #1
 800c040:	6144      	str	r4, [r0, #20]
 800c042:	6103      	str	r3, [r0, #16]
 800c044:	bd10      	pop	{r4, pc}
 800c046:	bf00      	nop
 800c048:	0800eba9 	.word	0x0800eba9
 800c04c:	0800ebba 	.word	0x0800ebba

0800c050 <__multiply>:
 800c050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c054:	4617      	mov	r7, r2
 800c056:	690a      	ldr	r2, [r1, #16]
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	429a      	cmp	r2, r3
 800c05c:	bfa8      	it	ge
 800c05e:	463b      	movge	r3, r7
 800c060:	4689      	mov	r9, r1
 800c062:	bfa4      	itt	ge
 800c064:	460f      	movge	r7, r1
 800c066:	4699      	movge	r9, r3
 800c068:	693d      	ldr	r5, [r7, #16]
 800c06a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	6879      	ldr	r1, [r7, #4]
 800c072:	eb05 060a 	add.w	r6, r5, sl
 800c076:	42b3      	cmp	r3, r6
 800c078:	b085      	sub	sp, #20
 800c07a:	bfb8      	it	lt
 800c07c:	3101      	addlt	r1, #1
 800c07e:	f7ff fe93 	bl	800bda8 <_Balloc>
 800c082:	b930      	cbnz	r0, 800c092 <__multiply+0x42>
 800c084:	4602      	mov	r2, r0
 800c086:	4b41      	ldr	r3, [pc, #260]	@ (800c18c <__multiply+0x13c>)
 800c088:	4841      	ldr	r0, [pc, #260]	@ (800c190 <__multiply+0x140>)
 800c08a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c08e:	f001 fdc7 	bl	800dc20 <__assert_func>
 800c092:	f100 0414 	add.w	r4, r0, #20
 800c096:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c09a:	4623      	mov	r3, r4
 800c09c:	2200      	movs	r2, #0
 800c09e:	4573      	cmp	r3, lr
 800c0a0:	d320      	bcc.n	800c0e4 <__multiply+0x94>
 800c0a2:	f107 0814 	add.w	r8, r7, #20
 800c0a6:	f109 0114 	add.w	r1, r9, #20
 800c0aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c0ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c0b2:	9302      	str	r3, [sp, #8]
 800c0b4:	1beb      	subs	r3, r5, r7
 800c0b6:	3b15      	subs	r3, #21
 800c0b8:	f023 0303 	bic.w	r3, r3, #3
 800c0bc:	3304      	adds	r3, #4
 800c0be:	3715      	adds	r7, #21
 800c0c0:	42bd      	cmp	r5, r7
 800c0c2:	bf38      	it	cc
 800c0c4:	2304      	movcc	r3, #4
 800c0c6:	9301      	str	r3, [sp, #4]
 800c0c8:	9b02      	ldr	r3, [sp, #8]
 800c0ca:	9103      	str	r1, [sp, #12]
 800c0cc:	428b      	cmp	r3, r1
 800c0ce:	d80c      	bhi.n	800c0ea <__multiply+0x9a>
 800c0d0:	2e00      	cmp	r6, #0
 800c0d2:	dd03      	ble.n	800c0dc <__multiply+0x8c>
 800c0d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d055      	beq.n	800c188 <__multiply+0x138>
 800c0dc:	6106      	str	r6, [r0, #16]
 800c0de:	b005      	add	sp, #20
 800c0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0e4:	f843 2b04 	str.w	r2, [r3], #4
 800c0e8:	e7d9      	b.n	800c09e <__multiply+0x4e>
 800c0ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800c0ee:	f1ba 0f00 	cmp.w	sl, #0
 800c0f2:	d01f      	beq.n	800c134 <__multiply+0xe4>
 800c0f4:	46c4      	mov	ip, r8
 800c0f6:	46a1      	mov	r9, r4
 800c0f8:	2700      	movs	r7, #0
 800c0fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c0fe:	f8d9 3000 	ldr.w	r3, [r9]
 800c102:	fa1f fb82 	uxth.w	fp, r2
 800c106:	b29b      	uxth	r3, r3
 800c108:	fb0a 330b 	mla	r3, sl, fp, r3
 800c10c:	443b      	add	r3, r7
 800c10e:	f8d9 7000 	ldr.w	r7, [r9]
 800c112:	0c12      	lsrs	r2, r2, #16
 800c114:	0c3f      	lsrs	r7, r7, #16
 800c116:	fb0a 7202 	mla	r2, sl, r2, r7
 800c11a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c11e:	b29b      	uxth	r3, r3
 800c120:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c124:	4565      	cmp	r5, ip
 800c126:	f849 3b04 	str.w	r3, [r9], #4
 800c12a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c12e:	d8e4      	bhi.n	800c0fa <__multiply+0xaa>
 800c130:	9b01      	ldr	r3, [sp, #4]
 800c132:	50e7      	str	r7, [r4, r3]
 800c134:	9b03      	ldr	r3, [sp, #12]
 800c136:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c13a:	3104      	adds	r1, #4
 800c13c:	f1b9 0f00 	cmp.w	r9, #0
 800c140:	d020      	beq.n	800c184 <__multiply+0x134>
 800c142:	6823      	ldr	r3, [r4, #0]
 800c144:	4647      	mov	r7, r8
 800c146:	46a4      	mov	ip, r4
 800c148:	f04f 0a00 	mov.w	sl, #0
 800c14c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c150:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c154:	fb09 220b 	mla	r2, r9, fp, r2
 800c158:	4452      	add	r2, sl
 800c15a:	b29b      	uxth	r3, r3
 800c15c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c160:	f84c 3b04 	str.w	r3, [ip], #4
 800c164:	f857 3b04 	ldr.w	r3, [r7], #4
 800c168:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c16c:	f8bc 3000 	ldrh.w	r3, [ip]
 800c170:	fb09 330a 	mla	r3, r9, sl, r3
 800c174:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c178:	42bd      	cmp	r5, r7
 800c17a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c17e:	d8e5      	bhi.n	800c14c <__multiply+0xfc>
 800c180:	9a01      	ldr	r2, [sp, #4]
 800c182:	50a3      	str	r3, [r4, r2]
 800c184:	3404      	adds	r4, #4
 800c186:	e79f      	b.n	800c0c8 <__multiply+0x78>
 800c188:	3e01      	subs	r6, #1
 800c18a:	e7a1      	b.n	800c0d0 <__multiply+0x80>
 800c18c:	0800eba9 	.word	0x0800eba9
 800c190:	0800ebba 	.word	0x0800ebba

0800c194 <__pow5mult>:
 800c194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c198:	4615      	mov	r5, r2
 800c19a:	f012 0203 	ands.w	r2, r2, #3
 800c19e:	4607      	mov	r7, r0
 800c1a0:	460e      	mov	r6, r1
 800c1a2:	d007      	beq.n	800c1b4 <__pow5mult+0x20>
 800c1a4:	4c25      	ldr	r4, [pc, #148]	@ (800c23c <__pow5mult+0xa8>)
 800c1a6:	3a01      	subs	r2, #1
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c1ae:	f7ff fe5d 	bl	800be6c <__multadd>
 800c1b2:	4606      	mov	r6, r0
 800c1b4:	10ad      	asrs	r5, r5, #2
 800c1b6:	d03d      	beq.n	800c234 <__pow5mult+0xa0>
 800c1b8:	69fc      	ldr	r4, [r7, #28]
 800c1ba:	b97c      	cbnz	r4, 800c1dc <__pow5mult+0x48>
 800c1bc:	2010      	movs	r0, #16
 800c1be:	f7ff fd3d 	bl	800bc3c <malloc>
 800c1c2:	4602      	mov	r2, r0
 800c1c4:	61f8      	str	r0, [r7, #28]
 800c1c6:	b928      	cbnz	r0, 800c1d4 <__pow5mult+0x40>
 800c1c8:	4b1d      	ldr	r3, [pc, #116]	@ (800c240 <__pow5mult+0xac>)
 800c1ca:	481e      	ldr	r0, [pc, #120]	@ (800c244 <__pow5mult+0xb0>)
 800c1cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c1d0:	f001 fd26 	bl	800dc20 <__assert_func>
 800c1d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c1d8:	6004      	str	r4, [r0, #0]
 800c1da:	60c4      	str	r4, [r0, #12]
 800c1dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c1e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c1e4:	b94c      	cbnz	r4, 800c1fa <__pow5mult+0x66>
 800c1e6:	f240 2171 	movw	r1, #625	@ 0x271
 800c1ea:	4638      	mov	r0, r7
 800c1ec:	f7ff ff1a 	bl	800c024 <__i2b>
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c1f6:	4604      	mov	r4, r0
 800c1f8:	6003      	str	r3, [r0, #0]
 800c1fa:	f04f 0900 	mov.w	r9, #0
 800c1fe:	07eb      	lsls	r3, r5, #31
 800c200:	d50a      	bpl.n	800c218 <__pow5mult+0x84>
 800c202:	4631      	mov	r1, r6
 800c204:	4622      	mov	r2, r4
 800c206:	4638      	mov	r0, r7
 800c208:	f7ff ff22 	bl	800c050 <__multiply>
 800c20c:	4631      	mov	r1, r6
 800c20e:	4680      	mov	r8, r0
 800c210:	4638      	mov	r0, r7
 800c212:	f7ff fe09 	bl	800be28 <_Bfree>
 800c216:	4646      	mov	r6, r8
 800c218:	106d      	asrs	r5, r5, #1
 800c21a:	d00b      	beq.n	800c234 <__pow5mult+0xa0>
 800c21c:	6820      	ldr	r0, [r4, #0]
 800c21e:	b938      	cbnz	r0, 800c230 <__pow5mult+0x9c>
 800c220:	4622      	mov	r2, r4
 800c222:	4621      	mov	r1, r4
 800c224:	4638      	mov	r0, r7
 800c226:	f7ff ff13 	bl	800c050 <__multiply>
 800c22a:	6020      	str	r0, [r4, #0]
 800c22c:	f8c0 9000 	str.w	r9, [r0]
 800c230:	4604      	mov	r4, r0
 800c232:	e7e4      	b.n	800c1fe <__pow5mult+0x6a>
 800c234:	4630      	mov	r0, r6
 800c236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c23a:	bf00      	nop
 800c23c:	0800eccc 	.word	0x0800eccc
 800c240:	0800eb3a 	.word	0x0800eb3a
 800c244:	0800ebba 	.word	0x0800ebba

0800c248 <__lshift>:
 800c248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c24c:	460c      	mov	r4, r1
 800c24e:	6849      	ldr	r1, [r1, #4]
 800c250:	6923      	ldr	r3, [r4, #16]
 800c252:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c256:	68a3      	ldr	r3, [r4, #8]
 800c258:	4607      	mov	r7, r0
 800c25a:	4691      	mov	r9, r2
 800c25c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c260:	f108 0601 	add.w	r6, r8, #1
 800c264:	42b3      	cmp	r3, r6
 800c266:	db0b      	blt.n	800c280 <__lshift+0x38>
 800c268:	4638      	mov	r0, r7
 800c26a:	f7ff fd9d 	bl	800bda8 <_Balloc>
 800c26e:	4605      	mov	r5, r0
 800c270:	b948      	cbnz	r0, 800c286 <__lshift+0x3e>
 800c272:	4602      	mov	r2, r0
 800c274:	4b28      	ldr	r3, [pc, #160]	@ (800c318 <__lshift+0xd0>)
 800c276:	4829      	ldr	r0, [pc, #164]	@ (800c31c <__lshift+0xd4>)
 800c278:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c27c:	f001 fcd0 	bl	800dc20 <__assert_func>
 800c280:	3101      	adds	r1, #1
 800c282:	005b      	lsls	r3, r3, #1
 800c284:	e7ee      	b.n	800c264 <__lshift+0x1c>
 800c286:	2300      	movs	r3, #0
 800c288:	f100 0114 	add.w	r1, r0, #20
 800c28c:	f100 0210 	add.w	r2, r0, #16
 800c290:	4618      	mov	r0, r3
 800c292:	4553      	cmp	r3, sl
 800c294:	db33      	blt.n	800c2fe <__lshift+0xb6>
 800c296:	6920      	ldr	r0, [r4, #16]
 800c298:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c29c:	f104 0314 	add.w	r3, r4, #20
 800c2a0:	f019 091f 	ands.w	r9, r9, #31
 800c2a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c2a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c2ac:	d02b      	beq.n	800c306 <__lshift+0xbe>
 800c2ae:	f1c9 0e20 	rsb	lr, r9, #32
 800c2b2:	468a      	mov	sl, r1
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	6818      	ldr	r0, [r3, #0]
 800c2b8:	fa00 f009 	lsl.w	r0, r0, r9
 800c2bc:	4310      	orrs	r0, r2
 800c2be:	f84a 0b04 	str.w	r0, [sl], #4
 800c2c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2c6:	459c      	cmp	ip, r3
 800c2c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c2cc:	d8f3      	bhi.n	800c2b6 <__lshift+0x6e>
 800c2ce:	ebac 0304 	sub.w	r3, ip, r4
 800c2d2:	3b15      	subs	r3, #21
 800c2d4:	f023 0303 	bic.w	r3, r3, #3
 800c2d8:	3304      	adds	r3, #4
 800c2da:	f104 0015 	add.w	r0, r4, #21
 800c2de:	4560      	cmp	r0, ip
 800c2e0:	bf88      	it	hi
 800c2e2:	2304      	movhi	r3, #4
 800c2e4:	50ca      	str	r2, [r1, r3]
 800c2e6:	b10a      	cbz	r2, 800c2ec <__lshift+0xa4>
 800c2e8:	f108 0602 	add.w	r6, r8, #2
 800c2ec:	3e01      	subs	r6, #1
 800c2ee:	4638      	mov	r0, r7
 800c2f0:	612e      	str	r6, [r5, #16]
 800c2f2:	4621      	mov	r1, r4
 800c2f4:	f7ff fd98 	bl	800be28 <_Bfree>
 800c2f8:	4628      	mov	r0, r5
 800c2fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800c302:	3301      	adds	r3, #1
 800c304:	e7c5      	b.n	800c292 <__lshift+0x4a>
 800c306:	3904      	subs	r1, #4
 800c308:	f853 2b04 	ldr.w	r2, [r3], #4
 800c30c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c310:	459c      	cmp	ip, r3
 800c312:	d8f9      	bhi.n	800c308 <__lshift+0xc0>
 800c314:	e7ea      	b.n	800c2ec <__lshift+0xa4>
 800c316:	bf00      	nop
 800c318:	0800eba9 	.word	0x0800eba9
 800c31c:	0800ebba 	.word	0x0800ebba

0800c320 <__mcmp>:
 800c320:	690a      	ldr	r2, [r1, #16]
 800c322:	4603      	mov	r3, r0
 800c324:	6900      	ldr	r0, [r0, #16]
 800c326:	1a80      	subs	r0, r0, r2
 800c328:	b530      	push	{r4, r5, lr}
 800c32a:	d10e      	bne.n	800c34a <__mcmp+0x2a>
 800c32c:	3314      	adds	r3, #20
 800c32e:	3114      	adds	r1, #20
 800c330:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c334:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c338:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c33c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c340:	4295      	cmp	r5, r2
 800c342:	d003      	beq.n	800c34c <__mcmp+0x2c>
 800c344:	d205      	bcs.n	800c352 <__mcmp+0x32>
 800c346:	f04f 30ff 	mov.w	r0, #4294967295
 800c34a:	bd30      	pop	{r4, r5, pc}
 800c34c:	42a3      	cmp	r3, r4
 800c34e:	d3f3      	bcc.n	800c338 <__mcmp+0x18>
 800c350:	e7fb      	b.n	800c34a <__mcmp+0x2a>
 800c352:	2001      	movs	r0, #1
 800c354:	e7f9      	b.n	800c34a <__mcmp+0x2a>
	...

0800c358 <__mdiff>:
 800c358:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c35c:	4689      	mov	r9, r1
 800c35e:	4606      	mov	r6, r0
 800c360:	4611      	mov	r1, r2
 800c362:	4648      	mov	r0, r9
 800c364:	4614      	mov	r4, r2
 800c366:	f7ff ffdb 	bl	800c320 <__mcmp>
 800c36a:	1e05      	subs	r5, r0, #0
 800c36c:	d112      	bne.n	800c394 <__mdiff+0x3c>
 800c36e:	4629      	mov	r1, r5
 800c370:	4630      	mov	r0, r6
 800c372:	f7ff fd19 	bl	800bda8 <_Balloc>
 800c376:	4602      	mov	r2, r0
 800c378:	b928      	cbnz	r0, 800c386 <__mdiff+0x2e>
 800c37a:	4b3f      	ldr	r3, [pc, #252]	@ (800c478 <__mdiff+0x120>)
 800c37c:	f240 2137 	movw	r1, #567	@ 0x237
 800c380:	483e      	ldr	r0, [pc, #248]	@ (800c47c <__mdiff+0x124>)
 800c382:	f001 fc4d 	bl	800dc20 <__assert_func>
 800c386:	2301      	movs	r3, #1
 800c388:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c38c:	4610      	mov	r0, r2
 800c38e:	b003      	add	sp, #12
 800c390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c394:	bfbc      	itt	lt
 800c396:	464b      	movlt	r3, r9
 800c398:	46a1      	movlt	r9, r4
 800c39a:	4630      	mov	r0, r6
 800c39c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c3a0:	bfba      	itte	lt
 800c3a2:	461c      	movlt	r4, r3
 800c3a4:	2501      	movlt	r5, #1
 800c3a6:	2500      	movge	r5, #0
 800c3a8:	f7ff fcfe 	bl	800bda8 <_Balloc>
 800c3ac:	4602      	mov	r2, r0
 800c3ae:	b918      	cbnz	r0, 800c3b8 <__mdiff+0x60>
 800c3b0:	4b31      	ldr	r3, [pc, #196]	@ (800c478 <__mdiff+0x120>)
 800c3b2:	f240 2145 	movw	r1, #581	@ 0x245
 800c3b6:	e7e3      	b.n	800c380 <__mdiff+0x28>
 800c3b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c3bc:	6926      	ldr	r6, [r4, #16]
 800c3be:	60c5      	str	r5, [r0, #12]
 800c3c0:	f109 0310 	add.w	r3, r9, #16
 800c3c4:	f109 0514 	add.w	r5, r9, #20
 800c3c8:	f104 0e14 	add.w	lr, r4, #20
 800c3cc:	f100 0b14 	add.w	fp, r0, #20
 800c3d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c3d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c3d8:	9301      	str	r3, [sp, #4]
 800c3da:	46d9      	mov	r9, fp
 800c3dc:	f04f 0c00 	mov.w	ip, #0
 800c3e0:	9b01      	ldr	r3, [sp, #4]
 800c3e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c3e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c3ea:	9301      	str	r3, [sp, #4]
 800c3ec:	fa1f f38a 	uxth.w	r3, sl
 800c3f0:	4619      	mov	r1, r3
 800c3f2:	b283      	uxth	r3, r0
 800c3f4:	1acb      	subs	r3, r1, r3
 800c3f6:	0c00      	lsrs	r0, r0, #16
 800c3f8:	4463      	add	r3, ip
 800c3fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c3fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c402:	b29b      	uxth	r3, r3
 800c404:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c408:	4576      	cmp	r6, lr
 800c40a:	f849 3b04 	str.w	r3, [r9], #4
 800c40e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c412:	d8e5      	bhi.n	800c3e0 <__mdiff+0x88>
 800c414:	1b33      	subs	r3, r6, r4
 800c416:	3b15      	subs	r3, #21
 800c418:	f023 0303 	bic.w	r3, r3, #3
 800c41c:	3415      	adds	r4, #21
 800c41e:	3304      	adds	r3, #4
 800c420:	42a6      	cmp	r6, r4
 800c422:	bf38      	it	cc
 800c424:	2304      	movcc	r3, #4
 800c426:	441d      	add	r5, r3
 800c428:	445b      	add	r3, fp
 800c42a:	461e      	mov	r6, r3
 800c42c:	462c      	mov	r4, r5
 800c42e:	4544      	cmp	r4, r8
 800c430:	d30e      	bcc.n	800c450 <__mdiff+0xf8>
 800c432:	f108 0103 	add.w	r1, r8, #3
 800c436:	1b49      	subs	r1, r1, r5
 800c438:	f021 0103 	bic.w	r1, r1, #3
 800c43c:	3d03      	subs	r5, #3
 800c43e:	45a8      	cmp	r8, r5
 800c440:	bf38      	it	cc
 800c442:	2100      	movcc	r1, #0
 800c444:	440b      	add	r3, r1
 800c446:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c44a:	b191      	cbz	r1, 800c472 <__mdiff+0x11a>
 800c44c:	6117      	str	r7, [r2, #16]
 800c44e:	e79d      	b.n	800c38c <__mdiff+0x34>
 800c450:	f854 1b04 	ldr.w	r1, [r4], #4
 800c454:	46e6      	mov	lr, ip
 800c456:	0c08      	lsrs	r0, r1, #16
 800c458:	fa1c fc81 	uxtah	ip, ip, r1
 800c45c:	4471      	add	r1, lr
 800c45e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c462:	b289      	uxth	r1, r1
 800c464:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c468:	f846 1b04 	str.w	r1, [r6], #4
 800c46c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c470:	e7dd      	b.n	800c42e <__mdiff+0xd6>
 800c472:	3f01      	subs	r7, #1
 800c474:	e7e7      	b.n	800c446 <__mdiff+0xee>
 800c476:	bf00      	nop
 800c478:	0800eba9 	.word	0x0800eba9
 800c47c:	0800ebba 	.word	0x0800ebba

0800c480 <__ulp>:
 800c480:	b082      	sub	sp, #8
 800c482:	ed8d 0b00 	vstr	d0, [sp]
 800c486:	9a01      	ldr	r2, [sp, #4]
 800c488:	4b0f      	ldr	r3, [pc, #60]	@ (800c4c8 <__ulp+0x48>)
 800c48a:	4013      	ands	r3, r2
 800c48c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c490:	2b00      	cmp	r3, #0
 800c492:	dc08      	bgt.n	800c4a6 <__ulp+0x26>
 800c494:	425b      	negs	r3, r3
 800c496:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c49a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c49e:	da04      	bge.n	800c4aa <__ulp+0x2a>
 800c4a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c4a4:	4113      	asrs	r3, r2
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	e008      	b.n	800c4bc <__ulp+0x3c>
 800c4aa:	f1a2 0314 	sub.w	r3, r2, #20
 800c4ae:	2b1e      	cmp	r3, #30
 800c4b0:	bfda      	itte	le
 800c4b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c4b6:	40da      	lsrle	r2, r3
 800c4b8:	2201      	movgt	r2, #1
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	4619      	mov	r1, r3
 800c4be:	4610      	mov	r0, r2
 800c4c0:	ec41 0b10 	vmov	d0, r0, r1
 800c4c4:	b002      	add	sp, #8
 800c4c6:	4770      	bx	lr
 800c4c8:	7ff00000 	.word	0x7ff00000

0800c4cc <__b2d>:
 800c4cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4d0:	6906      	ldr	r6, [r0, #16]
 800c4d2:	f100 0814 	add.w	r8, r0, #20
 800c4d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c4da:	1f37      	subs	r7, r6, #4
 800c4dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c4e0:	4610      	mov	r0, r2
 800c4e2:	f7ff fd53 	bl	800bf8c <__hi0bits>
 800c4e6:	f1c0 0320 	rsb	r3, r0, #32
 800c4ea:	280a      	cmp	r0, #10
 800c4ec:	600b      	str	r3, [r1, #0]
 800c4ee:	491b      	ldr	r1, [pc, #108]	@ (800c55c <__b2d+0x90>)
 800c4f0:	dc15      	bgt.n	800c51e <__b2d+0x52>
 800c4f2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c4f6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c4fa:	45b8      	cmp	r8, r7
 800c4fc:	ea43 0501 	orr.w	r5, r3, r1
 800c500:	bf34      	ite	cc
 800c502:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c506:	2300      	movcs	r3, #0
 800c508:	3015      	adds	r0, #21
 800c50a:	fa02 f000 	lsl.w	r0, r2, r0
 800c50e:	fa23 f30c 	lsr.w	r3, r3, ip
 800c512:	4303      	orrs	r3, r0
 800c514:	461c      	mov	r4, r3
 800c516:	ec45 4b10 	vmov	d0, r4, r5
 800c51a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c51e:	45b8      	cmp	r8, r7
 800c520:	bf3a      	itte	cc
 800c522:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c526:	f1a6 0708 	subcc.w	r7, r6, #8
 800c52a:	2300      	movcs	r3, #0
 800c52c:	380b      	subs	r0, #11
 800c52e:	d012      	beq.n	800c556 <__b2d+0x8a>
 800c530:	f1c0 0120 	rsb	r1, r0, #32
 800c534:	fa23 f401 	lsr.w	r4, r3, r1
 800c538:	4082      	lsls	r2, r0
 800c53a:	4322      	orrs	r2, r4
 800c53c:	4547      	cmp	r7, r8
 800c53e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c542:	bf8c      	ite	hi
 800c544:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c548:	2200      	movls	r2, #0
 800c54a:	4083      	lsls	r3, r0
 800c54c:	40ca      	lsrs	r2, r1
 800c54e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c552:	4313      	orrs	r3, r2
 800c554:	e7de      	b.n	800c514 <__b2d+0x48>
 800c556:	ea42 0501 	orr.w	r5, r2, r1
 800c55a:	e7db      	b.n	800c514 <__b2d+0x48>
 800c55c:	3ff00000 	.word	0x3ff00000

0800c560 <__d2b>:
 800c560:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c564:	460f      	mov	r7, r1
 800c566:	2101      	movs	r1, #1
 800c568:	ec59 8b10 	vmov	r8, r9, d0
 800c56c:	4616      	mov	r6, r2
 800c56e:	f7ff fc1b 	bl	800bda8 <_Balloc>
 800c572:	4604      	mov	r4, r0
 800c574:	b930      	cbnz	r0, 800c584 <__d2b+0x24>
 800c576:	4602      	mov	r2, r0
 800c578:	4b23      	ldr	r3, [pc, #140]	@ (800c608 <__d2b+0xa8>)
 800c57a:	4824      	ldr	r0, [pc, #144]	@ (800c60c <__d2b+0xac>)
 800c57c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c580:	f001 fb4e 	bl	800dc20 <__assert_func>
 800c584:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c588:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c58c:	b10d      	cbz	r5, 800c592 <__d2b+0x32>
 800c58e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c592:	9301      	str	r3, [sp, #4]
 800c594:	f1b8 0300 	subs.w	r3, r8, #0
 800c598:	d023      	beq.n	800c5e2 <__d2b+0x82>
 800c59a:	4668      	mov	r0, sp
 800c59c:	9300      	str	r3, [sp, #0]
 800c59e:	f7ff fd14 	bl	800bfca <__lo0bits>
 800c5a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c5a6:	b1d0      	cbz	r0, 800c5de <__d2b+0x7e>
 800c5a8:	f1c0 0320 	rsb	r3, r0, #32
 800c5ac:	fa02 f303 	lsl.w	r3, r2, r3
 800c5b0:	430b      	orrs	r3, r1
 800c5b2:	40c2      	lsrs	r2, r0
 800c5b4:	6163      	str	r3, [r4, #20]
 800c5b6:	9201      	str	r2, [sp, #4]
 800c5b8:	9b01      	ldr	r3, [sp, #4]
 800c5ba:	61a3      	str	r3, [r4, #24]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	bf0c      	ite	eq
 800c5c0:	2201      	moveq	r2, #1
 800c5c2:	2202      	movne	r2, #2
 800c5c4:	6122      	str	r2, [r4, #16]
 800c5c6:	b1a5      	cbz	r5, 800c5f2 <__d2b+0x92>
 800c5c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c5cc:	4405      	add	r5, r0
 800c5ce:	603d      	str	r5, [r7, #0]
 800c5d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c5d4:	6030      	str	r0, [r6, #0]
 800c5d6:	4620      	mov	r0, r4
 800c5d8:	b003      	add	sp, #12
 800c5da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5de:	6161      	str	r1, [r4, #20]
 800c5e0:	e7ea      	b.n	800c5b8 <__d2b+0x58>
 800c5e2:	a801      	add	r0, sp, #4
 800c5e4:	f7ff fcf1 	bl	800bfca <__lo0bits>
 800c5e8:	9b01      	ldr	r3, [sp, #4]
 800c5ea:	6163      	str	r3, [r4, #20]
 800c5ec:	3020      	adds	r0, #32
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	e7e8      	b.n	800c5c4 <__d2b+0x64>
 800c5f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c5f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c5fa:	6038      	str	r0, [r7, #0]
 800c5fc:	6918      	ldr	r0, [r3, #16]
 800c5fe:	f7ff fcc5 	bl	800bf8c <__hi0bits>
 800c602:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c606:	e7e5      	b.n	800c5d4 <__d2b+0x74>
 800c608:	0800eba9 	.word	0x0800eba9
 800c60c:	0800ebba 	.word	0x0800ebba

0800c610 <__ratio>:
 800c610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c614:	b085      	sub	sp, #20
 800c616:	e9cd 1000 	strd	r1, r0, [sp]
 800c61a:	a902      	add	r1, sp, #8
 800c61c:	f7ff ff56 	bl	800c4cc <__b2d>
 800c620:	9800      	ldr	r0, [sp, #0]
 800c622:	a903      	add	r1, sp, #12
 800c624:	ec55 4b10 	vmov	r4, r5, d0
 800c628:	f7ff ff50 	bl	800c4cc <__b2d>
 800c62c:	9b01      	ldr	r3, [sp, #4]
 800c62e:	6919      	ldr	r1, [r3, #16]
 800c630:	9b00      	ldr	r3, [sp, #0]
 800c632:	691b      	ldr	r3, [r3, #16]
 800c634:	1ac9      	subs	r1, r1, r3
 800c636:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c63a:	1a9b      	subs	r3, r3, r2
 800c63c:	ec5b ab10 	vmov	sl, fp, d0
 800c640:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c644:	2b00      	cmp	r3, #0
 800c646:	bfce      	itee	gt
 800c648:	462a      	movgt	r2, r5
 800c64a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c64e:	465a      	movle	r2, fp
 800c650:	462f      	mov	r7, r5
 800c652:	46d9      	mov	r9, fp
 800c654:	bfcc      	ite	gt
 800c656:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c65a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c65e:	464b      	mov	r3, r9
 800c660:	4652      	mov	r2, sl
 800c662:	4620      	mov	r0, r4
 800c664:	4639      	mov	r1, r7
 800c666:	f7f4 f919 	bl	800089c <__aeabi_ddiv>
 800c66a:	ec41 0b10 	vmov	d0, r0, r1
 800c66e:	b005      	add	sp, #20
 800c670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c674 <__copybits>:
 800c674:	3901      	subs	r1, #1
 800c676:	b570      	push	{r4, r5, r6, lr}
 800c678:	1149      	asrs	r1, r1, #5
 800c67a:	6914      	ldr	r4, [r2, #16]
 800c67c:	3101      	adds	r1, #1
 800c67e:	f102 0314 	add.w	r3, r2, #20
 800c682:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c686:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c68a:	1f05      	subs	r5, r0, #4
 800c68c:	42a3      	cmp	r3, r4
 800c68e:	d30c      	bcc.n	800c6aa <__copybits+0x36>
 800c690:	1aa3      	subs	r3, r4, r2
 800c692:	3b11      	subs	r3, #17
 800c694:	f023 0303 	bic.w	r3, r3, #3
 800c698:	3211      	adds	r2, #17
 800c69a:	42a2      	cmp	r2, r4
 800c69c:	bf88      	it	hi
 800c69e:	2300      	movhi	r3, #0
 800c6a0:	4418      	add	r0, r3
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	4288      	cmp	r0, r1
 800c6a6:	d305      	bcc.n	800c6b4 <__copybits+0x40>
 800c6a8:	bd70      	pop	{r4, r5, r6, pc}
 800c6aa:	f853 6b04 	ldr.w	r6, [r3], #4
 800c6ae:	f845 6f04 	str.w	r6, [r5, #4]!
 800c6b2:	e7eb      	b.n	800c68c <__copybits+0x18>
 800c6b4:	f840 3b04 	str.w	r3, [r0], #4
 800c6b8:	e7f4      	b.n	800c6a4 <__copybits+0x30>

0800c6ba <__any_on>:
 800c6ba:	f100 0214 	add.w	r2, r0, #20
 800c6be:	6900      	ldr	r0, [r0, #16]
 800c6c0:	114b      	asrs	r3, r1, #5
 800c6c2:	4298      	cmp	r0, r3
 800c6c4:	b510      	push	{r4, lr}
 800c6c6:	db11      	blt.n	800c6ec <__any_on+0x32>
 800c6c8:	dd0a      	ble.n	800c6e0 <__any_on+0x26>
 800c6ca:	f011 011f 	ands.w	r1, r1, #31
 800c6ce:	d007      	beq.n	800c6e0 <__any_on+0x26>
 800c6d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c6d4:	fa24 f001 	lsr.w	r0, r4, r1
 800c6d8:	fa00 f101 	lsl.w	r1, r0, r1
 800c6dc:	428c      	cmp	r4, r1
 800c6de:	d10b      	bne.n	800c6f8 <__any_on+0x3e>
 800c6e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c6e4:	4293      	cmp	r3, r2
 800c6e6:	d803      	bhi.n	800c6f0 <__any_on+0x36>
 800c6e8:	2000      	movs	r0, #0
 800c6ea:	bd10      	pop	{r4, pc}
 800c6ec:	4603      	mov	r3, r0
 800c6ee:	e7f7      	b.n	800c6e0 <__any_on+0x26>
 800c6f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c6f4:	2900      	cmp	r1, #0
 800c6f6:	d0f5      	beq.n	800c6e4 <__any_on+0x2a>
 800c6f8:	2001      	movs	r0, #1
 800c6fa:	e7f6      	b.n	800c6ea <__any_on+0x30>

0800c6fc <sulp>:
 800c6fc:	b570      	push	{r4, r5, r6, lr}
 800c6fe:	4604      	mov	r4, r0
 800c700:	460d      	mov	r5, r1
 800c702:	ec45 4b10 	vmov	d0, r4, r5
 800c706:	4616      	mov	r6, r2
 800c708:	f7ff feba 	bl	800c480 <__ulp>
 800c70c:	ec51 0b10 	vmov	r0, r1, d0
 800c710:	b17e      	cbz	r6, 800c732 <sulp+0x36>
 800c712:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c716:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	dd09      	ble.n	800c732 <sulp+0x36>
 800c71e:	051b      	lsls	r3, r3, #20
 800c720:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c724:	2400      	movs	r4, #0
 800c726:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c72a:	4622      	mov	r2, r4
 800c72c:	462b      	mov	r3, r5
 800c72e:	f7f3 ff8b 	bl	8000648 <__aeabi_dmul>
 800c732:	ec41 0b10 	vmov	d0, r0, r1
 800c736:	bd70      	pop	{r4, r5, r6, pc}

0800c738 <_strtod_l>:
 800c738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c73c:	b09f      	sub	sp, #124	@ 0x7c
 800c73e:	460c      	mov	r4, r1
 800c740:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c742:	2200      	movs	r2, #0
 800c744:	921a      	str	r2, [sp, #104]	@ 0x68
 800c746:	9005      	str	r0, [sp, #20]
 800c748:	f04f 0a00 	mov.w	sl, #0
 800c74c:	f04f 0b00 	mov.w	fp, #0
 800c750:	460a      	mov	r2, r1
 800c752:	9219      	str	r2, [sp, #100]	@ 0x64
 800c754:	7811      	ldrb	r1, [r2, #0]
 800c756:	292b      	cmp	r1, #43	@ 0x2b
 800c758:	d04a      	beq.n	800c7f0 <_strtod_l+0xb8>
 800c75a:	d838      	bhi.n	800c7ce <_strtod_l+0x96>
 800c75c:	290d      	cmp	r1, #13
 800c75e:	d832      	bhi.n	800c7c6 <_strtod_l+0x8e>
 800c760:	2908      	cmp	r1, #8
 800c762:	d832      	bhi.n	800c7ca <_strtod_l+0x92>
 800c764:	2900      	cmp	r1, #0
 800c766:	d03b      	beq.n	800c7e0 <_strtod_l+0xa8>
 800c768:	2200      	movs	r2, #0
 800c76a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c76c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c76e:	782a      	ldrb	r2, [r5, #0]
 800c770:	2a30      	cmp	r2, #48	@ 0x30
 800c772:	f040 80b2 	bne.w	800c8da <_strtod_l+0x1a2>
 800c776:	786a      	ldrb	r2, [r5, #1]
 800c778:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c77c:	2a58      	cmp	r2, #88	@ 0x58
 800c77e:	d16e      	bne.n	800c85e <_strtod_l+0x126>
 800c780:	9302      	str	r3, [sp, #8]
 800c782:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c784:	9301      	str	r3, [sp, #4]
 800c786:	ab1a      	add	r3, sp, #104	@ 0x68
 800c788:	9300      	str	r3, [sp, #0]
 800c78a:	4a8f      	ldr	r2, [pc, #572]	@ (800c9c8 <_strtod_l+0x290>)
 800c78c:	9805      	ldr	r0, [sp, #20]
 800c78e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c790:	a919      	add	r1, sp, #100	@ 0x64
 800c792:	f001 fadf 	bl	800dd54 <__gethex>
 800c796:	f010 060f 	ands.w	r6, r0, #15
 800c79a:	4604      	mov	r4, r0
 800c79c:	d005      	beq.n	800c7aa <_strtod_l+0x72>
 800c79e:	2e06      	cmp	r6, #6
 800c7a0:	d128      	bne.n	800c7f4 <_strtod_l+0xbc>
 800c7a2:	3501      	adds	r5, #1
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	9519      	str	r5, [sp, #100]	@ 0x64
 800c7a8:	930e      	str	r3, [sp, #56]	@ 0x38
 800c7aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	f040 858e 	bne.w	800d2ce <_strtod_l+0xb96>
 800c7b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7b4:	b1cb      	cbz	r3, 800c7ea <_strtod_l+0xb2>
 800c7b6:	4652      	mov	r2, sl
 800c7b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c7bc:	ec43 2b10 	vmov	d0, r2, r3
 800c7c0:	b01f      	add	sp, #124	@ 0x7c
 800c7c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7c6:	2920      	cmp	r1, #32
 800c7c8:	d1ce      	bne.n	800c768 <_strtod_l+0x30>
 800c7ca:	3201      	adds	r2, #1
 800c7cc:	e7c1      	b.n	800c752 <_strtod_l+0x1a>
 800c7ce:	292d      	cmp	r1, #45	@ 0x2d
 800c7d0:	d1ca      	bne.n	800c768 <_strtod_l+0x30>
 800c7d2:	2101      	movs	r1, #1
 800c7d4:	910e      	str	r1, [sp, #56]	@ 0x38
 800c7d6:	1c51      	adds	r1, r2, #1
 800c7d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800c7da:	7852      	ldrb	r2, [r2, #1]
 800c7dc:	2a00      	cmp	r2, #0
 800c7de:	d1c5      	bne.n	800c76c <_strtod_l+0x34>
 800c7e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c7e2:	9419      	str	r4, [sp, #100]	@ 0x64
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	f040 8570 	bne.w	800d2ca <_strtod_l+0xb92>
 800c7ea:	4652      	mov	r2, sl
 800c7ec:	465b      	mov	r3, fp
 800c7ee:	e7e5      	b.n	800c7bc <_strtod_l+0x84>
 800c7f0:	2100      	movs	r1, #0
 800c7f2:	e7ef      	b.n	800c7d4 <_strtod_l+0x9c>
 800c7f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c7f6:	b13a      	cbz	r2, 800c808 <_strtod_l+0xd0>
 800c7f8:	2135      	movs	r1, #53	@ 0x35
 800c7fa:	a81c      	add	r0, sp, #112	@ 0x70
 800c7fc:	f7ff ff3a 	bl	800c674 <__copybits>
 800c800:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c802:	9805      	ldr	r0, [sp, #20]
 800c804:	f7ff fb10 	bl	800be28 <_Bfree>
 800c808:	3e01      	subs	r6, #1
 800c80a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c80c:	2e04      	cmp	r6, #4
 800c80e:	d806      	bhi.n	800c81e <_strtod_l+0xe6>
 800c810:	e8df f006 	tbb	[pc, r6]
 800c814:	201d0314 	.word	0x201d0314
 800c818:	14          	.byte	0x14
 800c819:	00          	.byte	0x00
 800c81a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c81e:	05e1      	lsls	r1, r4, #23
 800c820:	bf48      	it	mi
 800c822:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c826:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c82a:	0d1b      	lsrs	r3, r3, #20
 800c82c:	051b      	lsls	r3, r3, #20
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d1bb      	bne.n	800c7aa <_strtod_l+0x72>
 800c832:	f7fe fb1d 	bl	800ae70 <__errno>
 800c836:	2322      	movs	r3, #34	@ 0x22
 800c838:	6003      	str	r3, [r0, #0]
 800c83a:	e7b6      	b.n	800c7aa <_strtod_l+0x72>
 800c83c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c840:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c844:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c848:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c84c:	e7e7      	b.n	800c81e <_strtod_l+0xe6>
 800c84e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c9d0 <_strtod_l+0x298>
 800c852:	e7e4      	b.n	800c81e <_strtod_l+0xe6>
 800c854:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c858:	f04f 3aff 	mov.w	sl, #4294967295
 800c85c:	e7df      	b.n	800c81e <_strtod_l+0xe6>
 800c85e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c860:	1c5a      	adds	r2, r3, #1
 800c862:	9219      	str	r2, [sp, #100]	@ 0x64
 800c864:	785b      	ldrb	r3, [r3, #1]
 800c866:	2b30      	cmp	r3, #48	@ 0x30
 800c868:	d0f9      	beq.n	800c85e <_strtod_l+0x126>
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d09d      	beq.n	800c7aa <_strtod_l+0x72>
 800c86e:	2301      	movs	r3, #1
 800c870:	2700      	movs	r7, #0
 800c872:	9308      	str	r3, [sp, #32]
 800c874:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c876:	930c      	str	r3, [sp, #48]	@ 0x30
 800c878:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c87a:	46b9      	mov	r9, r7
 800c87c:	220a      	movs	r2, #10
 800c87e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c880:	7805      	ldrb	r5, [r0, #0]
 800c882:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c886:	b2d9      	uxtb	r1, r3
 800c888:	2909      	cmp	r1, #9
 800c88a:	d928      	bls.n	800c8de <_strtod_l+0x1a6>
 800c88c:	494f      	ldr	r1, [pc, #316]	@ (800c9cc <_strtod_l+0x294>)
 800c88e:	2201      	movs	r2, #1
 800c890:	f001 f97a 	bl	800db88 <strncmp>
 800c894:	2800      	cmp	r0, #0
 800c896:	d032      	beq.n	800c8fe <_strtod_l+0x1c6>
 800c898:	2000      	movs	r0, #0
 800c89a:	462a      	mov	r2, r5
 800c89c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c89e:	464d      	mov	r5, r9
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	2a65      	cmp	r2, #101	@ 0x65
 800c8a4:	d001      	beq.n	800c8aa <_strtod_l+0x172>
 800c8a6:	2a45      	cmp	r2, #69	@ 0x45
 800c8a8:	d114      	bne.n	800c8d4 <_strtod_l+0x19c>
 800c8aa:	b91d      	cbnz	r5, 800c8b4 <_strtod_l+0x17c>
 800c8ac:	9a08      	ldr	r2, [sp, #32]
 800c8ae:	4302      	orrs	r2, r0
 800c8b0:	d096      	beq.n	800c7e0 <_strtod_l+0xa8>
 800c8b2:	2500      	movs	r5, #0
 800c8b4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c8b6:	1c62      	adds	r2, r4, #1
 800c8b8:	9219      	str	r2, [sp, #100]	@ 0x64
 800c8ba:	7862      	ldrb	r2, [r4, #1]
 800c8bc:	2a2b      	cmp	r2, #43	@ 0x2b
 800c8be:	d07a      	beq.n	800c9b6 <_strtod_l+0x27e>
 800c8c0:	2a2d      	cmp	r2, #45	@ 0x2d
 800c8c2:	d07e      	beq.n	800c9c2 <_strtod_l+0x28a>
 800c8c4:	f04f 0c00 	mov.w	ip, #0
 800c8c8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c8cc:	2909      	cmp	r1, #9
 800c8ce:	f240 8085 	bls.w	800c9dc <_strtod_l+0x2a4>
 800c8d2:	9419      	str	r4, [sp, #100]	@ 0x64
 800c8d4:	f04f 0800 	mov.w	r8, #0
 800c8d8:	e0a5      	b.n	800ca26 <_strtod_l+0x2ee>
 800c8da:	2300      	movs	r3, #0
 800c8dc:	e7c8      	b.n	800c870 <_strtod_l+0x138>
 800c8de:	f1b9 0f08 	cmp.w	r9, #8
 800c8e2:	bfd8      	it	le
 800c8e4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c8e6:	f100 0001 	add.w	r0, r0, #1
 800c8ea:	bfda      	itte	le
 800c8ec:	fb02 3301 	mlale	r3, r2, r1, r3
 800c8f0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c8f2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c8f6:	f109 0901 	add.w	r9, r9, #1
 800c8fa:	9019      	str	r0, [sp, #100]	@ 0x64
 800c8fc:	e7bf      	b.n	800c87e <_strtod_l+0x146>
 800c8fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c900:	1c5a      	adds	r2, r3, #1
 800c902:	9219      	str	r2, [sp, #100]	@ 0x64
 800c904:	785a      	ldrb	r2, [r3, #1]
 800c906:	f1b9 0f00 	cmp.w	r9, #0
 800c90a:	d03b      	beq.n	800c984 <_strtod_l+0x24c>
 800c90c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c90e:	464d      	mov	r5, r9
 800c910:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c914:	2b09      	cmp	r3, #9
 800c916:	d912      	bls.n	800c93e <_strtod_l+0x206>
 800c918:	2301      	movs	r3, #1
 800c91a:	e7c2      	b.n	800c8a2 <_strtod_l+0x16a>
 800c91c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c91e:	1c5a      	adds	r2, r3, #1
 800c920:	9219      	str	r2, [sp, #100]	@ 0x64
 800c922:	785a      	ldrb	r2, [r3, #1]
 800c924:	3001      	adds	r0, #1
 800c926:	2a30      	cmp	r2, #48	@ 0x30
 800c928:	d0f8      	beq.n	800c91c <_strtod_l+0x1e4>
 800c92a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c92e:	2b08      	cmp	r3, #8
 800c930:	f200 84d2 	bhi.w	800d2d8 <_strtod_l+0xba0>
 800c934:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c936:	900a      	str	r0, [sp, #40]	@ 0x28
 800c938:	2000      	movs	r0, #0
 800c93a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c93c:	4605      	mov	r5, r0
 800c93e:	3a30      	subs	r2, #48	@ 0x30
 800c940:	f100 0301 	add.w	r3, r0, #1
 800c944:	d018      	beq.n	800c978 <_strtod_l+0x240>
 800c946:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c948:	4419      	add	r1, r3
 800c94a:	910a      	str	r1, [sp, #40]	@ 0x28
 800c94c:	462e      	mov	r6, r5
 800c94e:	f04f 0e0a 	mov.w	lr, #10
 800c952:	1c71      	adds	r1, r6, #1
 800c954:	eba1 0c05 	sub.w	ip, r1, r5
 800c958:	4563      	cmp	r3, ip
 800c95a:	dc15      	bgt.n	800c988 <_strtod_l+0x250>
 800c95c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c960:	182b      	adds	r3, r5, r0
 800c962:	2b08      	cmp	r3, #8
 800c964:	f105 0501 	add.w	r5, r5, #1
 800c968:	4405      	add	r5, r0
 800c96a:	dc1a      	bgt.n	800c9a2 <_strtod_l+0x26a>
 800c96c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c96e:	230a      	movs	r3, #10
 800c970:	fb03 2301 	mla	r3, r3, r1, r2
 800c974:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c976:	2300      	movs	r3, #0
 800c978:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c97a:	1c51      	adds	r1, r2, #1
 800c97c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c97e:	7852      	ldrb	r2, [r2, #1]
 800c980:	4618      	mov	r0, r3
 800c982:	e7c5      	b.n	800c910 <_strtod_l+0x1d8>
 800c984:	4648      	mov	r0, r9
 800c986:	e7ce      	b.n	800c926 <_strtod_l+0x1ee>
 800c988:	2e08      	cmp	r6, #8
 800c98a:	dc05      	bgt.n	800c998 <_strtod_l+0x260>
 800c98c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c98e:	fb0e f606 	mul.w	r6, lr, r6
 800c992:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c994:	460e      	mov	r6, r1
 800c996:	e7dc      	b.n	800c952 <_strtod_l+0x21a>
 800c998:	2910      	cmp	r1, #16
 800c99a:	bfd8      	it	le
 800c99c:	fb0e f707 	mulle.w	r7, lr, r7
 800c9a0:	e7f8      	b.n	800c994 <_strtod_l+0x25c>
 800c9a2:	2b0f      	cmp	r3, #15
 800c9a4:	bfdc      	itt	le
 800c9a6:	230a      	movle	r3, #10
 800c9a8:	fb03 2707 	mlale	r7, r3, r7, r2
 800c9ac:	e7e3      	b.n	800c976 <_strtod_l+0x23e>
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9b2:	2301      	movs	r3, #1
 800c9b4:	e77a      	b.n	800c8ac <_strtod_l+0x174>
 800c9b6:	f04f 0c00 	mov.w	ip, #0
 800c9ba:	1ca2      	adds	r2, r4, #2
 800c9bc:	9219      	str	r2, [sp, #100]	@ 0x64
 800c9be:	78a2      	ldrb	r2, [r4, #2]
 800c9c0:	e782      	b.n	800c8c8 <_strtod_l+0x190>
 800c9c2:	f04f 0c01 	mov.w	ip, #1
 800c9c6:	e7f8      	b.n	800c9ba <_strtod_l+0x282>
 800c9c8:	0800eddc 	.word	0x0800eddc
 800c9cc:	0800ec13 	.word	0x0800ec13
 800c9d0:	7ff00000 	.word	0x7ff00000
 800c9d4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c9d6:	1c51      	adds	r1, r2, #1
 800c9d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800c9da:	7852      	ldrb	r2, [r2, #1]
 800c9dc:	2a30      	cmp	r2, #48	@ 0x30
 800c9de:	d0f9      	beq.n	800c9d4 <_strtod_l+0x29c>
 800c9e0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c9e4:	2908      	cmp	r1, #8
 800c9e6:	f63f af75 	bhi.w	800c8d4 <_strtod_l+0x19c>
 800c9ea:	3a30      	subs	r2, #48	@ 0x30
 800c9ec:	9209      	str	r2, [sp, #36]	@ 0x24
 800c9ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c9f0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c9f2:	f04f 080a 	mov.w	r8, #10
 800c9f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c9f8:	1c56      	adds	r6, r2, #1
 800c9fa:	9619      	str	r6, [sp, #100]	@ 0x64
 800c9fc:	7852      	ldrb	r2, [r2, #1]
 800c9fe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ca02:	f1be 0f09 	cmp.w	lr, #9
 800ca06:	d939      	bls.n	800ca7c <_strtod_l+0x344>
 800ca08:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ca0a:	1a76      	subs	r6, r6, r1
 800ca0c:	2e08      	cmp	r6, #8
 800ca0e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ca12:	dc03      	bgt.n	800ca1c <_strtod_l+0x2e4>
 800ca14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca16:	4588      	cmp	r8, r1
 800ca18:	bfa8      	it	ge
 800ca1a:	4688      	movge	r8, r1
 800ca1c:	f1bc 0f00 	cmp.w	ip, #0
 800ca20:	d001      	beq.n	800ca26 <_strtod_l+0x2ee>
 800ca22:	f1c8 0800 	rsb	r8, r8, #0
 800ca26:	2d00      	cmp	r5, #0
 800ca28:	d14e      	bne.n	800cac8 <_strtod_l+0x390>
 800ca2a:	9908      	ldr	r1, [sp, #32]
 800ca2c:	4308      	orrs	r0, r1
 800ca2e:	f47f aebc 	bne.w	800c7aa <_strtod_l+0x72>
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	f47f aed4 	bne.w	800c7e0 <_strtod_l+0xa8>
 800ca38:	2a69      	cmp	r2, #105	@ 0x69
 800ca3a:	d028      	beq.n	800ca8e <_strtod_l+0x356>
 800ca3c:	dc25      	bgt.n	800ca8a <_strtod_l+0x352>
 800ca3e:	2a49      	cmp	r2, #73	@ 0x49
 800ca40:	d025      	beq.n	800ca8e <_strtod_l+0x356>
 800ca42:	2a4e      	cmp	r2, #78	@ 0x4e
 800ca44:	f47f aecc 	bne.w	800c7e0 <_strtod_l+0xa8>
 800ca48:	499a      	ldr	r1, [pc, #616]	@ (800ccb4 <_strtod_l+0x57c>)
 800ca4a:	a819      	add	r0, sp, #100	@ 0x64
 800ca4c:	f001 fba4 	bl	800e198 <__match>
 800ca50:	2800      	cmp	r0, #0
 800ca52:	f43f aec5 	beq.w	800c7e0 <_strtod_l+0xa8>
 800ca56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca58:	781b      	ldrb	r3, [r3, #0]
 800ca5a:	2b28      	cmp	r3, #40	@ 0x28
 800ca5c:	d12e      	bne.n	800cabc <_strtod_l+0x384>
 800ca5e:	4996      	ldr	r1, [pc, #600]	@ (800ccb8 <_strtod_l+0x580>)
 800ca60:	aa1c      	add	r2, sp, #112	@ 0x70
 800ca62:	a819      	add	r0, sp, #100	@ 0x64
 800ca64:	f001 fbac 	bl	800e1c0 <__hexnan>
 800ca68:	2805      	cmp	r0, #5
 800ca6a:	d127      	bne.n	800cabc <_strtod_l+0x384>
 800ca6c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ca6e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ca72:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ca76:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ca7a:	e696      	b.n	800c7aa <_strtod_l+0x72>
 800ca7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca7e:	fb08 2101 	mla	r1, r8, r1, r2
 800ca82:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ca86:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca88:	e7b5      	b.n	800c9f6 <_strtod_l+0x2be>
 800ca8a:	2a6e      	cmp	r2, #110	@ 0x6e
 800ca8c:	e7da      	b.n	800ca44 <_strtod_l+0x30c>
 800ca8e:	498b      	ldr	r1, [pc, #556]	@ (800ccbc <_strtod_l+0x584>)
 800ca90:	a819      	add	r0, sp, #100	@ 0x64
 800ca92:	f001 fb81 	bl	800e198 <__match>
 800ca96:	2800      	cmp	r0, #0
 800ca98:	f43f aea2 	beq.w	800c7e0 <_strtod_l+0xa8>
 800ca9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca9e:	4988      	ldr	r1, [pc, #544]	@ (800ccc0 <_strtod_l+0x588>)
 800caa0:	3b01      	subs	r3, #1
 800caa2:	a819      	add	r0, sp, #100	@ 0x64
 800caa4:	9319      	str	r3, [sp, #100]	@ 0x64
 800caa6:	f001 fb77 	bl	800e198 <__match>
 800caaa:	b910      	cbnz	r0, 800cab2 <_strtod_l+0x37a>
 800caac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800caae:	3301      	adds	r3, #1
 800cab0:	9319      	str	r3, [sp, #100]	@ 0x64
 800cab2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ccd0 <_strtod_l+0x598>
 800cab6:	f04f 0a00 	mov.w	sl, #0
 800caba:	e676      	b.n	800c7aa <_strtod_l+0x72>
 800cabc:	4881      	ldr	r0, [pc, #516]	@ (800ccc4 <_strtod_l+0x58c>)
 800cabe:	f001 f8a7 	bl	800dc10 <nan>
 800cac2:	ec5b ab10 	vmov	sl, fp, d0
 800cac6:	e670      	b.n	800c7aa <_strtod_l+0x72>
 800cac8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800caca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800cacc:	eba8 0303 	sub.w	r3, r8, r3
 800cad0:	f1b9 0f00 	cmp.w	r9, #0
 800cad4:	bf08      	it	eq
 800cad6:	46a9      	moveq	r9, r5
 800cad8:	2d10      	cmp	r5, #16
 800cada:	9309      	str	r3, [sp, #36]	@ 0x24
 800cadc:	462c      	mov	r4, r5
 800cade:	bfa8      	it	ge
 800cae0:	2410      	movge	r4, #16
 800cae2:	f7f3 fd37 	bl	8000554 <__aeabi_ui2d>
 800cae6:	2d09      	cmp	r5, #9
 800cae8:	4682      	mov	sl, r0
 800caea:	468b      	mov	fp, r1
 800caec:	dc13      	bgt.n	800cb16 <_strtod_l+0x3de>
 800caee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	f43f ae5a 	beq.w	800c7aa <_strtod_l+0x72>
 800caf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caf8:	dd78      	ble.n	800cbec <_strtod_l+0x4b4>
 800cafa:	2b16      	cmp	r3, #22
 800cafc:	dc5f      	bgt.n	800cbbe <_strtod_l+0x486>
 800cafe:	4972      	ldr	r1, [pc, #456]	@ (800ccc8 <_strtod_l+0x590>)
 800cb00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cb04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb08:	4652      	mov	r2, sl
 800cb0a:	465b      	mov	r3, fp
 800cb0c:	f7f3 fd9c 	bl	8000648 <__aeabi_dmul>
 800cb10:	4682      	mov	sl, r0
 800cb12:	468b      	mov	fp, r1
 800cb14:	e649      	b.n	800c7aa <_strtod_l+0x72>
 800cb16:	4b6c      	ldr	r3, [pc, #432]	@ (800ccc8 <_strtod_l+0x590>)
 800cb18:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cb1c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800cb20:	f7f3 fd92 	bl	8000648 <__aeabi_dmul>
 800cb24:	4682      	mov	sl, r0
 800cb26:	4638      	mov	r0, r7
 800cb28:	468b      	mov	fp, r1
 800cb2a:	f7f3 fd13 	bl	8000554 <__aeabi_ui2d>
 800cb2e:	4602      	mov	r2, r0
 800cb30:	460b      	mov	r3, r1
 800cb32:	4650      	mov	r0, sl
 800cb34:	4659      	mov	r1, fp
 800cb36:	f7f3 fbd1 	bl	80002dc <__adddf3>
 800cb3a:	2d0f      	cmp	r5, #15
 800cb3c:	4682      	mov	sl, r0
 800cb3e:	468b      	mov	fp, r1
 800cb40:	ddd5      	ble.n	800caee <_strtod_l+0x3b6>
 800cb42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb44:	1b2c      	subs	r4, r5, r4
 800cb46:	441c      	add	r4, r3
 800cb48:	2c00      	cmp	r4, #0
 800cb4a:	f340 8093 	ble.w	800cc74 <_strtod_l+0x53c>
 800cb4e:	f014 030f 	ands.w	r3, r4, #15
 800cb52:	d00a      	beq.n	800cb6a <_strtod_l+0x432>
 800cb54:	495c      	ldr	r1, [pc, #368]	@ (800ccc8 <_strtod_l+0x590>)
 800cb56:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cb5a:	4652      	mov	r2, sl
 800cb5c:	465b      	mov	r3, fp
 800cb5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb62:	f7f3 fd71 	bl	8000648 <__aeabi_dmul>
 800cb66:	4682      	mov	sl, r0
 800cb68:	468b      	mov	fp, r1
 800cb6a:	f034 040f 	bics.w	r4, r4, #15
 800cb6e:	d073      	beq.n	800cc58 <_strtod_l+0x520>
 800cb70:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800cb74:	dd49      	ble.n	800cc0a <_strtod_l+0x4d2>
 800cb76:	2400      	movs	r4, #0
 800cb78:	46a0      	mov	r8, r4
 800cb7a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cb7c:	46a1      	mov	r9, r4
 800cb7e:	9a05      	ldr	r2, [sp, #20]
 800cb80:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ccd0 <_strtod_l+0x598>
 800cb84:	2322      	movs	r3, #34	@ 0x22
 800cb86:	6013      	str	r3, [r2, #0]
 800cb88:	f04f 0a00 	mov.w	sl, #0
 800cb8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	f43f ae0b 	beq.w	800c7aa <_strtod_l+0x72>
 800cb94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb96:	9805      	ldr	r0, [sp, #20]
 800cb98:	f7ff f946 	bl	800be28 <_Bfree>
 800cb9c:	9805      	ldr	r0, [sp, #20]
 800cb9e:	4649      	mov	r1, r9
 800cba0:	f7ff f942 	bl	800be28 <_Bfree>
 800cba4:	9805      	ldr	r0, [sp, #20]
 800cba6:	4641      	mov	r1, r8
 800cba8:	f7ff f93e 	bl	800be28 <_Bfree>
 800cbac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cbae:	9805      	ldr	r0, [sp, #20]
 800cbb0:	f7ff f93a 	bl	800be28 <_Bfree>
 800cbb4:	9805      	ldr	r0, [sp, #20]
 800cbb6:	4621      	mov	r1, r4
 800cbb8:	f7ff f936 	bl	800be28 <_Bfree>
 800cbbc:	e5f5      	b.n	800c7aa <_strtod_l+0x72>
 800cbbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cbc0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	dbbc      	blt.n	800cb42 <_strtod_l+0x40a>
 800cbc8:	4c3f      	ldr	r4, [pc, #252]	@ (800ccc8 <_strtod_l+0x590>)
 800cbca:	f1c5 050f 	rsb	r5, r5, #15
 800cbce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cbd2:	4652      	mov	r2, sl
 800cbd4:	465b      	mov	r3, fp
 800cbd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbda:	f7f3 fd35 	bl	8000648 <__aeabi_dmul>
 800cbde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbe0:	1b5d      	subs	r5, r3, r5
 800cbe2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cbe6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cbea:	e78f      	b.n	800cb0c <_strtod_l+0x3d4>
 800cbec:	3316      	adds	r3, #22
 800cbee:	dba8      	blt.n	800cb42 <_strtod_l+0x40a>
 800cbf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbf2:	eba3 0808 	sub.w	r8, r3, r8
 800cbf6:	4b34      	ldr	r3, [pc, #208]	@ (800ccc8 <_strtod_l+0x590>)
 800cbf8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cbfc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cc00:	4650      	mov	r0, sl
 800cc02:	4659      	mov	r1, fp
 800cc04:	f7f3 fe4a 	bl	800089c <__aeabi_ddiv>
 800cc08:	e782      	b.n	800cb10 <_strtod_l+0x3d8>
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	4f2f      	ldr	r7, [pc, #188]	@ (800cccc <_strtod_l+0x594>)
 800cc0e:	1124      	asrs	r4, r4, #4
 800cc10:	4650      	mov	r0, sl
 800cc12:	4659      	mov	r1, fp
 800cc14:	461e      	mov	r6, r3
 800cc16:	2c01      	cmp	r4, #1
 800cc18:	dc21      	bgt.n	800cc5e <_strtod_l+0x526>
 800cc1a:	b10b      	cbz	r3, 800cc20 <_strtod_l+0x4e8>
 800cc1c:	4682      	mov	sl, r0
 800cc1e:	468b      	mov	fp, r1
 800cc20:	492a      	ldr	r1, [pc, #168]	@ (800cccc <_strtod_l+0x594>)
 800cc22:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cc26:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cc2a:	4652      	mov	r2, sl
 800cc2c:	465b      	mov	r3, fp
 800cc2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc32:	f7f3 fd09 	bl	8000648 <__aeabi_dmul>
 800cc36:	4b26      	ldr	r3, [pc, #152]	@ (800ccd0 <_strtod_l+0x598>)
 800cc38:	460a      	mov	r2, r1
 800cc3a:	400b      	ands	r3, r1
 800cc3c:	4925      	ldr	r1, [pc, #148]	@ (800ccd4 <_strtod_l+0x59c>)
 800cc3e:	428b      	cmp	r3, r1
 800cc40:	4682      	mov	sl, r0
 800cc42:	d898      	bhi.n	800cb76 <_strtod_l+0x43e>
 800cc44:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cc48:	428b      	cmp	r3, r1
 800cc4a:	bf86      	itte	hi
 800cc4c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ccd8 <_strtod_l+0x5a0>
 800cc50:	f04f 3aff 	movhi.w	sl, #4294967295
 800cc54:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cc58:	2300      	movs	r3, #0
 800cc5a:	9308      	str	r3, [sp, #32]
 800cc5c:	e076      	b.n	800cd4c <_strtod_l+0x614>
 800cc5e:	07e2      	lsls	r2, r4, #31
 800cc60:	d504      	bpl.n	800cc6c <_strtod_l+0x534>
 800cc62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc66:	f7f3 fcef 	bl	8000648 <__aeabi_dmul>
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	3601      	adds	r6, #1
 800cc6e:	1064      	asrs	r4, r4, #1
 800cc70:	3708      	adds	r7, #8
 800cc72:	e7d0      	b.n	800cc16 <_strtod_l+0x4de>
 800cc74:	d0f0      	beq.n	800cc58 <_strtod_l+0x520>
 800cc76:	4264      	negs	r4, r4
 800cc78:	f014 020f 	ands.w	r2, r4, #15
 800cc7c:	d00a      	beq.n	800cc94 <_strtod_l+0x55c>
 800cc7e:	4b12      	ldr	r3, [pc, #72]	@ (800ccc8 <_strtod_l+0x590>)
 800cc80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc84:	4650      	mov	r0, sl
 800cc86:	4659      	mov	r1, fp
 800cc88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc8c:	f7f3 fe06 	bl	800089c <__aeabi_ddiv>
 800cc90:	4682      	mov	sl, r0
 800cc92:	468b      	mov	fp, r1
 800cc94:	1124      	asrs	r4, r4, #4
 800cc96:	d0df      	beq.n	800cc58 <_strtod_l+0x520>
 800cc98:	2c1f      	cmp	r4, #31
 800cc9a:	dd1f      	ble.n	800ccdc <_strtod_l+0x5a4>
 800cc9c:	2400      	movs	r4, #0
 800cc9e:	46a0      	mov	r8, r4
 800cca0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cca2:	46a1      	mov	r9, r4
 800cca4:	9a05      	ldr	r2, [sp, #20]
 800cca6:	2322      	movs	r3, #34	@ 0x22
 800cca8:	f04f 0a00 	mov.w	sl, #0
 800ccac:	f04f 0b00 	mov.w	fp, #0
 800ccb0:	6013      	str	r3, [r2, #0]
 800ccb2:	e76b      	b.n	800cb8c <_strtod_l+0x454>
 800ccb4:	0800eb01 	.word	0x0800eb01
 800ccb8:	0800edc8 	.word	0x0800edc8
 800ccbc:	0800eaf9 	.word	0x0800eaf9
 800ccc0:	0800eb30 	.word	0x0800eb30
 800ccc4:	0800ec69 	.word	0x0800ec69
 800ccc8:	0800ed00 	.word	0x0800ed00
 800cccc:	0800ecd8 	.word	0x0800ecd8
 800ccd0:	7ff00000 	.word	0x7ff00000
 800ccd4:	7ca00000 	.word	0x7ca00000
 800ccd8:	7fefffff 	.word	0x7fefffff
 800ccdc:	f014 0310 	ands.w	r3, r4, #16
 800cce0:	bf18      	it	ne
 800cce2:	236a      	movne	r3, #106	@ 0x6a
 800cce4:	4ea9      	ldr	r6, [pc, #676]	@ (800cf8c <_strtod_l+0x854>)
 800cce6:	9308      	str	r3, [sp, #32]
 800cce8:	4650      	mov	r0, sl
 800ccea:	4659      	mov	r1, fp
 800ccec:	2300      	movs	r3, #0
 800ccee:	07e7      	lsls	r7, r4, #31
 800ccf0:	d504      	bpl.n	800ccfc <_strtod_l+0x5c4>
 800ccf2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ccf6:	f7f3 fca7 	bl	8000648 <__aeabi_dmul>
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	1064      	asrs	r4, r4, #1
 800ccfe:	f106 0608 	add.w	r6, r6, #8
 800cd02:	d1f4      	bne.n	800ccee <_strtod_l+0x5b6>
 800cd04:	b10b      	cbz	r3, 800cd0a <_strtod_l+0x5d2>
 800cd06:	4682      	mov	sl, r0
 800cd08:	468b      	mov	fp, r1
 800cd0a:	9b08      	ldr	r3, [sp, #32]
 800cd0c:	b1b3      	cbz	r3, 800cd3c <_strtod_l+0x604>
 800cd0e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cd12:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	4659      	mov	r1, fp
 800cd1a:	dd0f      	ble.n	800cd3c <_strtod_l+0x604>
 800cd1c:	2b1f      	cmp	r3, #31
 800cd1e:	dd56      	ble.n	800cdce <_strtod_l+0x696>
 800cd20:	2b34      	cmp	r3, #52	@ 0x34
 800cd22:	bfde      	ittt	le
 800cd24:	f04f 33ff 	movle.w	r3, #4294967295
 800cd28:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cd2c:	4093      	lslle	r3, r2
 800cd2e:	f04f 0a00 	mov.w	sl, #0
 800cd32:	bfcc      	ite	gt
 800cd34:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cd38:	ea03 0b01 	andle.w	fp, r3, r1
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	2300      	movs	r3, #0
 800cd40:	4650      	mov	r0, sl
 800cd42:	4659      	mov	r1, fp
 800cd44:	f7f3 fee8 	bl	8000b18 <__aeabi_dcmpeq>
 800cd48:	2800      	cmp	r0, #0
 800cd4a:	d1a7      	bne.n	800cc9c <_strtod_l+0x564>
 800cd4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd4e:	9300      	str	r3, [sp, #0]
 800cd50:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cd52:	9805      	ldr	r0, [sp, #20]
 800cd54:	462b      	mov	r3, r5
 800cd56:	464a      	mov	r2, r9
 800cd58:	f7ff f8ce 	bl	800bef8 <__s2b>
 800cd5c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800cd5e:	2800      	cmp	r0, #0
 800cd60:	f43f af09 	beq.w	800cb76 <_strtod_l+0x43e>
 800cd64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd68:	2a00      	cmp	r2, #0
 800cd6a:	eba3 0308 	sub.w	r3, r3, r8
 800cd6e:	bfa8      	it	ge
 800cd70:	2300      	movge	r3, #0
 800cd72:	9312      	str	r3, [sp, #72]	@ 0x48
 800cd74:	2400      	movs	r4, #0
 800cd76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cd7a:	9316      	str	r3, [sp, #88]	@ 0x58
 800cd7c:	46a0      	mov	r8, r4
 800cd7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd80:	9805      	ldr	r0, [sp, #20]
 800cd82:	6859      	ldr	r1, [r3, #4]
 800cd84:	f7ff f810 	bl	800bda8 <_Balloc>
 800cd88:	4681      	mov	r9, r0
 800cd8a:	2800      	cmp	r0, #0
 800cd8c:	f43f aef7 	beq.w	800cb7e <_strtod_l+0x446>
 800cd90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd92:	691a      	ldr	r2, [r3, #16]
 800cd94:	3202      	adds	r2, #2
 800cd96:	f103 010c 	add.w	r1, r3, #12
 800cd9a:	0092      	lsls	r2, r2, #2
 800cd9c:	300c      	adds	r0, #12
 800cd9e:	f7fe f894 	bl	800aeca <memcpy>
 800cda2:	ec4b ab10 	vmov	d0, sl, fp
 800cda6:	9805      	ldr	r0, [sp, #20]
 800cda8:	aa1c      	add	r2, sp, #112	@ 0x70
 800cdaa:	a91b      	add	r1, sp, #108	@ 0x6c
 800cdac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cdb0:	f7ff fbd6 	bl	800c560 <__d2b>
 800cdb4:	901a      	str	r0, [sp, #104]	@ 0x68
 800cdb6:	2800      	cmp	r0, #0
 800cdb8:	f43f aee1 	beq.w	800cb7e <_strtod_l+0x446>
 800cdbc:	9805      	ldr	r0, [sp, #20]
 800cdbe:	2101      	movs	r1, #1
 800cdc0:	f7ff f930 	bl	800c024 <__i2b>
 800cdc4:	4680      	mov	r8, r0
 800cdc6:	b948      	cbnz	r0, 800cddc <_strtod_l+0x6a4>
 800cdc8:	f04f 0800 	mov.w	r8, #0
 800cdcc:	e6d7      	b.n	800cb7e <_strtod_l+0x446>
 800cdce:	f04f 32ff 	mov.w	r2, #4294967295
 800cdd2:	fa02 f303 	lsl.w	r3, r2, r3
 800cdd6:	ea03 0a0a 	and.w	sl, r3, sl
 800cdda:	e7af      	b.n	800cd3c <_strtod_l+0x604>
 800cddc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cdde:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cde0:	2d00      	cmp	r5, #0
 800cde2:	bfab      	itete	ge
 800cde4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cde6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cde8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cdea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cdec:	bfac      	ite	ge
 800cdee:	18ef      	addge	r7, r5, r3
 800cdf0:	1b5e      	sublt	r6, r3, r5
 800cdf2:	9b08      	ldr	r3, [sp, #32]
 800cdf4:	1aed      	subs	r5, r5, r3
 800cdf6:	4415      	add	r5, r2
 800cdf8:	4b65      	ldr	r3, [pc, #404]	@ (800cf90 <_strtod_l+0x858>)
 800cdfa:	3d01      	subs	r5, #1
 800cdfc:	429d      	cmp	r5, r3
 800cdfe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ce02:	da50      	bge.n	800cea6 <_strtod_l+0x76e>
 800ce04:	1b5b      	subs	r3, r3, r5
 800ce06:	2b1f      	cmp	r3, #31
 800ce08:	eba2 0203 	sub.w	r2, r2, r3
 800ce0c:	f04f 0101 	mov.w	r1, #1
 800ce10:	dc3d      	bgt.n	800ce8e <_strtod_l+0x756>
 800ce12:	fa01 f303 	lsl.w	r3, r1, r3
 800ce16:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ce18:	2300      	movs	r3, #0
 800ce1a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ce1c:	18bd      	adds	r5, r7, r2
 800ce1e:	9b08      	ldr	r3, [sp, #32]
 800ce20:	42af      	cmp	r7, r5
 800ce22:	4416      	add	r6, r2
 800ce24:	441e      	add	r6, r3
 800ce26:	463b      	mov	r3, r7
 800ce28:	bfa8      	it	ge
 800ce2a:	462b      	movge	r3, r5
 800ce2c:	42b3      	cmp	r3, r6
 800ce2e:	bfa8      	it	ge
 800ce30:	4633      	movge	r3, r6
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	bfc2      	ittt	gt
 800ce36:	1aed      	subgt	r5, r5, r3
 800ce38:	1af6      	subgt	r6, r6, r3
 800ce3a:	1aff      	subgt	r7, r7, r3
 800ce3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	dd16      	ble.n	800ce70 <_strtod_l+0x738>
 800ce42:	4641      	mov	r1, r8
 800ce44:	9805      	ldr	r0, [sp, #20]
 800ce46:	461a      	mov	r2, r3
 800ce48:	f7ff f9a4 	bl	800c194 <__pow5mult>
 800ce4c:	4680      	mov	r8, r0
 800ce4e:	2800      	cmp	r0, #0
 800ce50:	d0ba      	beq.n	800cdc8 <_strtod_l+0x690>
 800ce52:	4601      	mov	r1, r0
 800ce54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ce56:	9805      	ldr	r0, [sp, #20]
 800ce58:	f7ff f8fa 	bl	800c050 <__multiply>
 800ce5c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ce5e:	2800      	cmp	r0, #0
 800ce60:	f43f ae8d 	beq.w	800cb7e <_strtod_l+0x446>
 800ce64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ce66:	9805      	ldr	r0, [sp, #20]
 800ce68:	f7fe ffde 	bl	800be28 <_Bfree>
 800ce6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce6e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce70:	2d00      	cmp	r5, #0
 800ce72:	dc1d      	bgt.n	800ceb0 <_strtod_l+0x778>
 800ce74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	dd23      	ble.n	800cec2 <_strtod_l+0x78a>
 800ce7a:	4649      	mov	r1, r9
 800ce7c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ce7e:	9805      	ldr	r0, [sp, #20]
 800ce80:	f7ff f988 	bl	800c194 <__pow5mult>
 800ce84:	4681      	mov	r9, r0
 800ce86:	b9e0      	cbnz	r0, 800cec2 <_strtod_l+0x78a>
 800ce88:	f04f 0900 	mov.w	r9, #0
 800ce8c:	e677      	b.n	800cb7e <_strtod_l+0x446>
 800ce8e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ce92:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ce96:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ce9a:	35e2      	adds	r5, #226	@ 0xe2
 800ce9c:	fa01 f305 	lsl.w	r3, r1, r5
 800cea0:	9310      	str	r3, [sp, #64]	@ 0x40
 800cea2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800cea4:	e7ba      	b.n	800ce1c <_strtod_l+0x6e4>
 800cea6:	2300      	movs	r3, #0
 800cea8:	9310      	str	r3, [sp, #64]	@ 0x40
 800ceaa:	2301      	movs	r3, #1
 800ceac:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ceae:	e7b5      	b.n	800ce1c <_strtod_l+0x6e4>
 800ceb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ceb2:	9805      	ldr	r0, [sp, #20]
 800ceb4:	462a      	mov	r2, r5
 800ceb6:	f7ff f9c7 	bl	800c248 <__lshift>
 800ceba:	901a      	str	r0, [sp, #104]	@ 0x68
 800cebc:	2800      	cmp	r0, #0
 800cebe:	d1d9      	bne.n	800ce74 <_strtod_l+0x73c>
 800cec0:	e65d      	b.n	800cb7e <_strtod_l+0x446>
 800cec2:	2e00      	cmp	r6, #0
 800cec4:	dd07      	ble.n	800ced6 <_strtod_l+0x79e>
 800cec6:	4649      	mov	r1, r9
 800cec8:	9805      	ldr	r0, [sp, #20]
 800ceca:	4632      	mov	r2, r6
 800cecc:	f7ff f9bc 	bl	800c248 <__lshift>
 800ced0:	4681      	mov	r9, r0
 800ced2:	2800      	cmp	r0, #0
 800ced4:	d0d8      	beq.n	800ce88 <_strtod_l+0x750>
 800ced6:	2f00      	cmp	r7, #0
 800ced8:	dd08      	ble.n	800ceec <_strtod_l+0x7b4>
 800ceda:	4641      	mov	r1, r8
 800cedc:	9805      	ldr	r0, [sp, #20]
 800cede:	463a      	mov	r2, r7
 800cee0:	f7ff f9b2 	bl	800c248 <__lshift>
 800cee4:	4680      	mov	r8, r0
 800cee6:	2800      	cmp	r0, #0
 800cee8:	f43f ae49 	beq.w	800cb7e <_strtod_l+0x446>
 800ceec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ceee:	9805      	ldr	r0, [sp, #20]
 800cef0:	464a      	mov	r2, r9
 800cef2:	f7ff fa31 	bl	800c358 <__mdiff>
 800cef6:	4604      	mov	r4, r0
 800cef8:	2800      	cmp	r0, #0
 800cefa:	f43f ae40 	beq.w	800cb7e <_strtod_l+0x446>
 800cefe:	68c3      	ldr	r3, [r0, #12]
 800cf00:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cf02:	2300      	movs	r3, #0
 800cf04:	60c3      	str	r3, [r0, #12]
 800cf06:	4641      	mov	r1, r8
 800cf08:	f7ff fa0a 	bl	800c320 <__mcmp>
 800cf0c:	2800      	cmp	r0, #0
 800cf0e:	da45      	bge.n	800cf9c <_strtod_l+0x864>
 800cf10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf12:	ea53 030a 	orrs.w	r3, r3, sl
 800cf16:	d16b      	bne.n	800cff0 <_strtod_l+0x8b8>
 800cf18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d167      	bne.n	800cff0 <_strtod_l+0x8b8>
 800cf20:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cf24:	0d1b      	lsrs	r3, r3, #20
 800cf26:	051b      	lsls	r3, r3, #20
 800cf28:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cf2c:	d960      	bls.n	800cff0 <_strtod_l+0x8b8>
 800cf2e:	6963      	ldr	r3, [r4, #20]
 800cf30:	b913      	cbnz	r3, 800cf38 <_strtod_l+0x800>
 800cf32:	6923      	ldr	r3, [r4, #16]
 800cf34:	2b01      	cmp	r3, #1
 800cf36:	dd5b      	ble.n	800cff0 <_strtod_l+0x8b8>
 800cf38:	4621      	mov	r1, r4
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	9805      	ldr	r0, [sp, #20]
 800cf3e:	f7ff f983 	bl	800c248 <__lshift>
 800cf42:	4641      	mov	r1, r8
 800cf44:	4604      	mov	r4, r0
 800cf46:	f7ff f9eb 	bl	800c320 <__mcmp>
 800cf4a:	2800      	cmp	r0, #0
 800cf4c:	dd50      	ble.n	800cff0 <_strtod_l+0x8b8>
 800cf4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cf52:	9a08      	ldr	r2, [sp, #32]
 800cf54:	0d1b      	lsrs	r3, r3, #20
 800cf56:	051b      	lsls	r3, r3, #20
 800cf58:	2a00      	cmp	r2, #0
 800cf5a:	d06a      	beq.n	800d032 <_strtod_l+0x8fa>
 800cf5c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cf60:	d867      	bhi.n	800d032 <_strtod_l+0x8fa>
 800cf62:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cf66:	f67f ae9d 	bls.w	800cca4 <_strtod_l+0x56c>
 800cf6a:	4b0a      	ldr	r3, [pc, #40]	@ (800cf94 <_strtod_l+0x85c>)
 800cf6c:	4650      	mov	r0, sl
 800cf6e:	4659      	mov	r1, fp
 800cf70:	2200      	movs	r2, #0
 800cf72:	f7f3 fb69 	bl	8000648 <__aeabi_dmul>
 800cf76:	4b08      	ldr	r3, [pc, #32]	@ (800cf98 <_strtod_l+0x860>)
 800cf78:	400b      	ands	r3, r1
 800cf7a:	4682      	mov	sl, r0
 800cf7c:	468b      	mov	fp, r1
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	f47f ae08 	bne.w	800cb94 <_strtod_l+0x45c>
 800cf84:	9a05      	ldr	r2, [sp, #20]
 800cf86:	2322      	movs	r3, #34	@ 0x22
 800cf88:	6013      	str	r3, [r2, #0]
 800cf8a:	e603      	b.n	800cb94 <_strtod_l+0x45c>
 800cf8c:	0800edf0 	.word	0x0800edf0
 800cf90:	fffffc02 	.word	0xfffffc02
 800cf94:	39500000 	.word	0x39500000
 800cf98:	7ff00000 	.word	0x7ff00000
 800cf9c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cfa0:	d165      	bne.n	800d06e <_strtod_l+0x936>
 800cfa2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cfa4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cfa8:	b35a      	cbz	r2, 800d002 <_strtod_l+0x8ca>
 800cfaa:	4a9f      	ldr	r2, [pc, #636]	@ (800d228 <_strtod_l+0xaf0>)
 800cfac:	4293      	cmp	r3, r2
 800cfae:	d12b      	bne.n	800d008 <_strtod_l+0x8d0>
 800cfb0:	9b08      	ldr	r3, [sp, #32]
 800cfb2:	4651      	mov	r1, sl
 800cfb4:	b303      	cbz	r3, 800cff8 <_strtod_l+0x8c0>
 800cfb6:	4b9d      	ldr	r3, [pc, #628]	@ (800d22c <_strtod_l+0xaf4>)
 800cfb8:	465a      	mov	r2, fp
 800cfba:	4013      	ands	r3, r2
 800cfbc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cfc0:	f04f 32ff 	mov.w	r2, #4294967295
 800cfc4:	d81b      	bhi.n	800cffe <_strtod_l+0x8c6>
 800cfc6:	0d1b      	lsrs	r3, r3, #20
 800cfc8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cfcc:	fa02 f303 	lsl.w	r3, r2, r3
 800cfd0:	4299      	cmp	r1, r3
 800cfd2:	d119      	bne.n	800d008 <_strtod_l+0x8d0>
 800cfd4:	4b96      	ldr	r3, [pc, #600]	@ (800d230 <_strtod_l+0xaf8>)
 800cfd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cfd8:	429a      	cmp	r2, r3
 800cfda:	d102      	bne.n	800cfe2 <_strtod_l+0x8aa>
 800cfdc:	3101      	adds	r1, #1
 800cfde:	f43f adce 	beq.w	800cb7e <_strtod_l+0x446>
 800cfe2:	4b92      	ldr	r3, [pc, #584]	@ (800d22c <_strtod_l+0xaf4>)
 800cfe4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cfe6:	401a      	ands	r2, r3
 800cfe8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cfec:	f04f 0a00 	mov.w	sl, #0
 800cff0:	9b08      	ldr	r3, [sp, #32]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d1b9      	bne.n	800cf6a <_strtod_l+0x832>
 800cff6:	e5cd      	b.n	800cb94 <_strtod_l+0x45c>
 800cff8:	f04f 33ff 	mov.w	r3, #4294967295
 800cffc:	e7e8      	b.n	800cfd0 <_strtod_l+0x898>
 800cffe:	4613      	mov	r3, r2
 800d000:	e7e6      	b.n	800cfd0 <_strtod_l+0x898>
 800d002:	ea53 030a 	orrs.w	r3, r3, sl
 800d006:	d0a2      	beq.n	800cf4e <_strtod_l+0x816>
 800d008:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d00a:	b1db      	cbz	r3, 800d044 <_strtod_l+0x90c>
 800d00c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d00e:	4213      	tst	r3, r2
 800d010:	d0ee      	beq.n	800cff0 <_strtod_l+0x8b8>
 800d012:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d014:	9a08      	ldr	r2, [sp, #32]
 800d016:	4650      	mov	r0, sl
 800d018:	4659      	mov	r1, fp
 800d01a:	b1bb      	cbz	r3, 800d04c <_strtod_l+0x914>
 800d01c:	f7ff fb6e 	bl	800c6fc <sulp>
 800d020:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d024:	ec53 2b10 	vmov	r2, r3, d0
 800d028:	f7f3 f958 	bl	80002dc <__adddf3>
 800d02c:	4682      	mov	sl, r0
 800d02e:	468b      	mov	fp, r1
 800d030:	e7de      	b.n	800cff0 <_strtod_l+0x8b8>
 800d032:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d036:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d03a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d03e:	f04f 3aff 	mov.w	sl, #4294967295
 800d042:	e7d5      	b.n	800cff0 <_strtod_l+0x8b8>
 800d044:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d046:	ea13 0f0a 	tst.w	r3, sl
 800d04a:	e7e1      	b.n	800d010 <_strtod_l+0x8d8>
 800d04c:	f7ff fb56 	bl	800c6fc <sulp>
 800d050:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d054:	ec53 2b10 	vmov	r2, r3, d0
 800d058:	f7f3 f93e 	bl	80002d8 <__aeabi_dsub>
 800d05c:	2200      	movs	r2, #0
 800d05e:	2300      	movs	r3, #0
 800d060:	4682      	mov	sl, r0
 800d062:	468b      	mov	fp, r1
 800d064:	f7f3 fd58 	bl	8000b18 <__aeabi_dcmpeq>
 800d068:	2800      	cmp	r0, #0
 800d06a:	d0c1      	beq.n	800cff0 <_strtod_l+0x8b8>
 800d06c:	e61a      	b.n	800cca4 <_strtod_l+0x56c>
 800d06e:	4641      	mov	r1, r8
 800d070:	4620      	mov	r0, r4
 800d072:	f7ff facd 	bl	800c610 <__ratio>
 800d076:	ec57 6b10 	vmov	r6, r7, d0
 800d07a:	2200      	movs	r2, #0
 800d07c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d080:	4630      	mov	r0, r6
 800d082:	4639      	mov	r1, r7
 800d084:	f7f3 fd5c 	bl	8000b40 <__aeabi_dcmple>
 800d088:	2800      	cmp	r0, #0
 800d08a:	d06f      	beq.n	800d16c <_strtod_l+0xa34>
 800d08c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d17a      	bne.n	800d188 <_strtod_l+0xa50>
 800d092:	f1ba 0f00 	cmp.w	sl, #0
 800d096:	d158      	bne.n	800d14a <_strtod_l+0xa12>
 800d098:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d09a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d15a      	bne.n	800d158 <_strtod_l+0xa20>
 800d0a2:	4b64      	ldr	r3, [pc, #400]	@ (800d234 <_strtod_l+0xafc>)
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	4630      	mov	r0, r6
 800d0a8:	4639      	mov	r1, r7
 800d0aa:	f7f3 fd3f 	bl	8000b2c <__aeabi_dcmplt>
 800d0ae:	2800      	cmp	r0, #0
 800d0b0:	d159      	bne.n	800d166 <_strtod_l+0xa2e>
 800d0b2:	4630      	mov	r0, r6
 800d0b4:	4639      	mov	r1, r7
 800d0b6:	4b60      	ldr	r3, [pc, #384]	@ (800d238 <_strtod_l+0xb00>)
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	f7f3 fac5 	bl	8000648 <__aeabi_dmul>
 800d0be:	4606      	mov	r6, r0
 800d0c0:	460f      	mov	r7, r1
 800d0c2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d0c6:	9606      	str	r6, [sp, #24]
 800d0c8:	9307      	str	r3, [sp, #28]
 800d0ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d0ce:	4d57      	ldr	r5, [pc, #348]	@ (800d22c <_strtod_l+0xaf4>)
 800d0d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d0d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0d6:	401d      	ands	r5, r3
 800d0d8:	4b58      	ldr	r3, [pc, #352]	@ (800d23c <_strtod_l+0xb04>)
 800d0da:	429d      	cmp	r5, r3
 800d0dc:	f040 80b2 	bne.w	800d244 <_strtod_l+0xb0c>
 800d0e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0e2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d0e6:	ec4b ab10 	vmov	d0, sl, fp
 800d0ea:	f7ff f9c9 	bl	800c480 <__ulp>
 800d0ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d0f2:	ec51 0b10 	vmov	r0, r1, d0
 800d0f6:	f7f3 faa7 	bl	8000648 <__aeabi_dmul>
 800d0fa:	4652      	mov	r2, sl
 800d0fc:	465b      	mov	r3, fp
 800d0fe:	f7f3 f8ed 	bl	80002dc <__adddf3>
 800d102:	460b      	mov	r3, r1
 800d104:	4949      	ldr	r1, [pc, #292]	@ (800d22c <_strtod_l+0xaf4>)
 800d106:	4a4e      	ldr	r2, [pc, #312]	@ (800d240 <_strtod_l+0xb08>)
 800d108:	4019      	ands	r1, r3
 800d10a:	4291      	cmp	r1, r2
 800d10c:	4682      	mov	sl, r0
 800d10e:	d942      	bls.n	800d196 <_strtod_l+0xa5e>
 800d110:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d112:	4b47      	ldr	r3, [pc, #284]	@ (800d230 <_strtod_l+0xaf8>)
 800d114:	429a      	cmp	r2, r3
 800d116:	d103      	bne.n	800d120 <_strtod_l+0x9e8>
 800d118:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d11a:	3301      	adds	r3, #1
 800d11c:	f43f ad2f 	beq.w	800cb7e <_strtod_l+0x446>
 800d120:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d230 <_strtod_l+0xaf8>
 800d124:	f04f 3aff 	mov.w	sl, #4294967295
 800d128:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d12a:	9805      	ldr	r0, [sp, #20]
 800d12c:	f7fe fe7c 	bl	800be28 <_Bfree>
 800d130:	9805      	ldr	r0, [sp, #20]
 800d132:	4649      	mov	r1, r9
 800d134:	f7fe fe78 	bl	800be28 <_Bfree>
 800d138:	9805      	ldr	r0, [sp, #20]
 800d13a:	4641      	mov	r1, r8
 800d13c:	f7fe fe74 	bl	800be28 <_Bfree>
 800d140:	9805      	ldr	r0, [sp, #20]
 800d142:	4621      	mov	r1, r4
 800d144:	f7fe fe70 	bl	800be28 <_Bfree>
 800d148:	e619      	b.n	800cd7e <_strtod_l+0x646>
 800d14a:	f1ba 0f01 	cmp.w	sl, #1
 800d14e:	d103      	bne.n	800d158 <_strtod_l+0xa20>
 800d150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d152:	2b00      	cmp	r3, #0
 800d154:	f43f ada6 	beq.w	800cca4 <_strtod_l+0x56c>
 800d158:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d208 <_strtod_l+0xad0>
 800d15c:	4f35      	ldr	r7, [pc, #212]	@ (800d234 <_strtod_l+0xafc>)
 800d15e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d162:	2600      	movs	r6, #0
 800d164:	e7b1      	b.n	800d0ca <_strtod_l+0x992>
 800d166:	4f34      	ldr	r7, [pc, #208]	@ (800d238 <_strtod_l+0xb00>)
 800d168:	2600      	movs	r6, #0
 800d16a:	e7aa      	b.n	800d0c2 <_strtod_l+0x98a>
 800d16c:	4b32      	ldr	r3, [pc, #200]	@ (800d238 <_strtod_l+0xb00>)
 800d16e:	4630      	mov	r0, r6
 800d170:	4639      	mov	r1, r7
 800d172:	2200      	movs	r2, #0
 800d174:	f7f3 fa68 	bl	8000648 <__aeabi_dmul>
 800d178:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d17a:	4606      	mov	r6, r0
 800d17c:	460f      	mov	r7, r1
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d09f      	beq.n	800d0c2 <_strtod_l+0x98a>
 800d182:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d186:	e7a0      	b.n	800d0ca <_strtod_l+0x992>
 800d188:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d210 <_strtod_l+0xad8>
 800d18c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d190:	ec57 6b17 	vmov	r6, r7, d7
 800d194:	e799      	b.n	800d0ca <_strtod_l+0x992>
 800d196:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d19a:	9b08      	ldr	r3, [sp, #32]
 800d19c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d1c1      	bne.n	800d128 <_strtod_l+0x9f0>
 800d1a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d1a8:	0d1b      	lsrs	r3, r3, #20
 800d1aa:	051b      	lsls	r3, r3, #20
 800d1ac:	429d      	cmp	r5, r3
 800d1ae:	d1bb      	bne.n	800d128 <_strtod_l+0x9f0>
 800d1b0:	4630      	mov	r0, r6
 800d1b2:	4639      	mov	r1, r7
 800d1b4:	f7f3 fda8 	bl	8000d08 <__aeabi_d2lz>
 800d1b8:	f7f3 fa18 	bl	80005ec <__aeabi_l2d>
 800d1bc:	4602      	mov	r2, r0
 800d1be:	460b      	mov	r3, r1
 800d1c0:	4630      	mov	r0, r6
 800d1c2:	4639      	mov	r1, r7
 800d1c4:	f7f3 f888 	bl	80002d8 <__aeabi_dsub>
 800d1c8:	460b      	mov	r3, r1
 800d1ca:	4602      	mov	r2, r0
 800d1cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d1d0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d1d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1d6:	ea46 060a 	orr.w	r6, r6, sl
 800d1da:	431e      	orrs	r6, r3
 800d1dc:	d06f      	beq.n	800d2be <_strtod_l+0xb86>
 800d1de:	a30e      	add	r3, pc, #56	@ (adr r3, 800d218 <_strtod_l+0xae0>)
 800d1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e4:	f7f3 fca2 	bl	8000b2c <__aeabi_dcmplt>
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	f47f acd3 	bne.w	800cb94 <_strtod_l+0x45c>
 800d1ee:	a30c      	add	r3, pc, #48	@ (adr r3, 800d220 <_strtod_l+0xae8>)
 800d1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d1f8:	f7f3 fcb6 	bl	8000b68 <__aeabi_dcmpgt>
 800d1fc:	2800      	cmp	r0, #0
 800d1fe:	d093      	beq.n	800d128 <_strtod_l+0x9f0>
 800d200:	e4c8      	b.n	800cb94 <_strtod_l+0x45c>
 800d202:	bf00      	nop
 800d204:	f3af 8000 	nop.w
 800d208:	00000000 	.word	0x00000000
 800d20c:	bff00000 	.word	0xbff00000
 800d210:	00000000 	.word	0x00000000
 800d214:	3ff00000 	.word	0x3ff00000
 800d218:	94a03595 	.word	0x94a03595
 800d21c:	3fdfffff 	.word	0x3fdfffff
 800d220:	35afe535 	.word	0x35afe535
 800d224:	3fe00000 	.word	0x3fe00000
 800d228:	000fffff 	.word	0x000fffff
 800d22c:	7ff00000 	.word	0x7ff00000
 800d230:	7fefffff 	.word	0x7fefffff
 800d234:	3ff00000 	.word	0x3ff00000
 800d238:	3fe00000 	.word	0x3fe00000
 800d23c:	7fe00000 	.word	0x7fe00000
 800d240:	7c9fffff 	.word	0x7c9fffff
 800d244:	9b08      	ldr	r3, [sp, #32]
 800d246:	b323      	cbz	r3, 800d292 <_strtod_l+0xb5a>
 800d248:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d24c:	d821      	bhi.n	800d292 <_strtod_l+0xb5a>
 800d24e:	a328      	add	r3, pc, #160	@ (adr r3, 800d2f0 <_strtod_l+0xbb8>)
 800d250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d254:	4630      	mov	r0, r6
 800d256:	4639      	mov	r1, r7
 800d258:	f7f3 fc72 	bl	8000b40 <__aeabi_dcmple>
 800d25c:	b1a0      	cbz	r0, 800d288 <_strtod_l+0xb50>
 800d25e:	4639      	mov	r1, r7
 800d260:	4630      	mov	r0, r6
 800d262:	f7f3 fcc9 	bl	8000bf8 <__aeabi_d2uiz>
 800d266:	2801      	cmp	r0, #1
 800d268:	bf38      	it	cc
 800d26a:	2001      	movcc	r0, #1
 800d26c:	f7f3 f972 	bl	8000554 <__aeabi_ui2d>
 800d270:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d272:	4606      	mov	r6, r0
 800d274:	460f      	mov	r7, r1
 800d276:	b9fb      	cbnz	r3, 800d2b8 <_strtod_l+0xb80>
 800d278:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d27c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d27e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d280:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d284:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d288:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d28a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d28e:	1b5b      	subs	r3, r3, r5
 800d290:	9311      	str	r3, [sp, #68]	@ 0x44
 800d292:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d296:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d29a:	f7ff f8f1 	bl	800c480 <__ulp>
 800d29e:	4650      	mov	r0, sl
 800d2a0:	ec53 2b10 	vmov	r2, r3, d0
 800d2a4:	4659      	mov	r1, fp
 800d2a6:	f7f3 f9cf 	bl	8000648 <__aeabi_dmul>
 800d2aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d2ae:	f7f3 f815 	bl	80002dc <__adddf3>
 800d2b2:	4682      	mov	sl, r0
 800d2b4:	468b      	mov	fp, r1
 800d2b6:	e770      	b.n	800d19a <_strtod_l+0xa62>
 800d2b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d2bc:	e7e0      	b.n	800d280 <_strtod_l+0xb48>
 800d2be:	a30e      	add	r3, pc, #56	@ (adr r3, 800d2f8 <_strtod_l+0xbc0>)
 800d2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c4:	f7f3 fc32 	bl	8000b2c <__aeabi_dcmplt>
 800d2c8:	e798      	b.n	800d1fc <_strtod_l+0xac4>
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	930e      	str	r3, [sp, #56]	@ 0x38
 800d2ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d2d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d2d2:	6013      	str	r3, [r2, #0]
 800d2d4:	f7ff ba6d 	b.w	800c7b2 <_strtod_l+0x7a>
 800d2d8:	2a65      	cmp	r2, #101	@ 0x65
 800d2da:	f43f ab68 	beq.w	800c9ae <_strtod_l+0x276>
 800d2de:	2a45      	cmp	r2, #69	@ 0x45
 800d2e0:	f43f ab65 	beq.w	800c9ae <_strtod_l+0x276>
 800d2e4:	2301      	movs	r3, #1
 800d2e6:	f7ff bba0 	b.w	800ca2a <_strtod_l+0x2f2>
 800d2ea:	bf00      	nop
 800d2ec:	f3af 8000 	nop.w
 800d2f0:	ffc00000 	.word	0xffc00000
 800d2f4:	41dfffff 	.word	0x41dfffff
 800d2f8:	94a03595 	.word	0x94a03595
 800d2fc:	3fcfffff 	.word	0x3fcfffff

0800d300 <_strtod_r>:
 800d300:	4b01      	ldr	r3, [pc, #4]	@ (800d308 <_strtod_r+0x8>)
 800d302:	f7ff ba19 	b.w	800c738 <_strtod_l>
 800d306:	bf00      	nop
 800d308:	20000080 	.word	0x20000080

0800d30c <_strtol_l.isra.0>:
 800d30c:	2b24      	cmp	r3, #36	@ 0x24
 800d30e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d312:	4686      	mov	lr, r0
 800d314:	4690      	mov	r8, r2
 800d316:	d801      	bhi.n	800d31c <_strtol_l.isra.0+0x10>
 800d318:	2b01      	cmp	r3, #1
 800d31a:	d106      	bne.n	800d32a <_strtol_l.isra.0+0x1e>
 800d31c:	f7fd fda8 	bl	800ae70 <__errno>
 800d320:	2316      	movs	r3, #22
 800d322:	6003      	str	r3, [r0, #0]
 800d324:	2000      	movs	r0, #0
 800d326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d32a:	4834      	ldr	r0, [pc, #208]	@ (800d3fc <_strtol_l.isra.0+0xf0>)
 800d32c:	460d      	mov	r5, r1
 800d32e:	462a      	mov	r2, r5
 800d330:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d334:	5d06      	ldrb	r6, [r0, r4]
 800d336:	f016 0608 	ands.w	r6, r6, #8
 800d33a:	d1f8      	bne.n	800d32e <_strtol_l.isra.0+0x22>
 800d33c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d33e:	d110      	bne.n	800d362 <_strtol_l.isra.0+0x56>
 800d340:	782c      	ldrb	r4, [r5, #0]
 800d342:	2601      	movs	r6, #1
 800d344:	1c95      	adds	r5, r2, #2
 800d346:	f033 0210 	bics.w	r2, r3, #16
 800d34a:	d115      	bne.n	800d378 <_strtol_l.isra.0+0x6c>
 800d34c:	2c30      	cmp	r4, #48	@ 0x30
 800d34e:	d10d      	bne.n	800d36c <_strtol_l.isra.0+0x60>
 800d350:	782a      	ldrb	r2, [r5, #0]
 800d352:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d356:	2a58      	cmp	r2, #88	@ 0x58
 800d358:	d108      	bne.n	800d36c <_strtol_l.isra.0+0x60>
 800d35a:	786c      	ldrb	r4, [r5, #1]
 800d35c:	3502      	adds	r5, #2
 800d35e:	2310      	movs	r3, #16
 800d360:	e00a      	b.n	800d378 <_strtol_l.isra.0+0x6c>
 800d362:	2c2b      	cmp	r4, #43	@ 0x2b
 800d364:	bf04      	itt	eq
 800d366:	782c      	ldrbeq	r4, [r5, #0]
 800d368:	1c95      	addeq	r5, r2, #2
 800d36a:	e7ec      	b.n	800d346 <_strtol_l.isra.0+0x3a>
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d1f6      	bne.n	800d35e <_strtol_l.isra.0+0x52>
 800d370:	2c30      	cmp	r4, #48	@ 0x30
 800d372:	bf14      	ite	ne
 800d374:	230a      	movne	r3, #10
 800d376:	2308      	moveq	r3, #8
 800d378:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d37c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d380:	2200      	movs	r2, #0
 800d382:	fbbc f9f3 	udiv	r9, ip, r3
 800d386:	4610      	mov	r0, r2
 800d388:	fb03 ca19 	mls	sl, r3, r9, ip
 800d38c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d390:	2f09      	cmp	r7, #9
 800d392:	d80f      	bhi.n	800d3b4 <_strtol_l.isra.0+0xa8>
 800d394:	463c      	mov	r4, r7
 800d396:	42a3      	cmp	r3, r4
 800d398:	dd1b      	ble.n	800d3d2 <_strtol_l.isra.0+0xc6>
 800d39a:	1c57      	adds	r7, r2, #1
 800d39c:	d007      	beq.n	800d3ae <_strtol_l.isra.0+0xa2>
 800d39e:	4581      	cmp	r9, r0
 800d3a0:	d314      	bcc.n	800d3cc <_strtol_l.isra.0+0xc0>
 800d3a2:	d101      	bne.n	800d3a8 <_strtol_l.isra.0+0x9c>
 800d3a4:	45a2      	cmp	sl, r4
 800d3a6:	db11      	blt.n	800d3cc <_strtol_l.isra.0+0xc0>
 800d3a8:	fb00 4003 	mla	r0, r0, r3, r4
 800d3ac:	2201      	movs	r2, #1
 800d3ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d3b2:	e7eb      	b.n	800d38c <_strtol_l.isra.0+0x80>
 800d3b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d3b8:	2f19      	cmp	r7, #25
 800d3ba:	d801      	bhi.n	800d3c0 <_strtol_l.isra.0+0xb4>
 800d3bc:	3c37      	subs	r4, #55	@ 0x37
 800d3be:	e7ea      	b.n	800d396 <_strtol_l.isra.0+0x8a>
 800d3c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d3c4:	2f19      	cmp	r7, #25
 800d3c6:	d804      	bhi.n	800d3d2 <_strtol_l.isra.0+0xc6>
 800d3c8:	3c57      	subs	r4, #87	@ 0x57
 800d3ca:	e7e4      	b.n	800d396 <_strtol_l.isra.0+0x8a>
 800d3cc:	f04f 32ff 	mov.w	r2, #4294967295
 800d3d0:	e7ed      	b.n	800d3ae <_strtol_l.isra.0+0xa2>
 800d3d2:	1c53      	adds	r3, r2, #1
 800d3d4:	d108      	bne.n	800d3e8 <_strtol_l.isra.0+0xdc>
 800d3d6:	2322      	movs	r3, #34	@ 0x22
 800d3d8:	f8ce 3000 	str.w	r3, [lr]
 800d3dc:	4660      	mov	r0, ip
 800d3de:	f1b8 0f00 	cmp.w	r8, #0
 800d3e2:	d0a0      	beq.n	800d326 <_strtol_l.isra.0+0x1a>
 800d3e4:	1e69      	subs	r1, r5, #1
 800d3e6:	e006      	b.n	800d3f6 <_strtol_l.isra.0+0xea>
 800d3e8:	b106      	cbz	r6, 800d3ec <_strtol_l.isra.0+0xe0>
 800d3ea:	4240      	negs	r0, r0
 800d3ec:	f1b8 0f00 	cmp.w	r8, #0
 800d3f0:	d099      	beq.n	800d326 <_strtol_l.isra.0+0x1a>
 800d3f2:	2a00      	cmp	r2, #0
 800d3f4:	d1f6      	bne.n	800d3e4 <_strtol_l.isra.0+0xd8>
 800d3f6:	f8c8 1000 	str.w	r1, [r8]
 800d3fa:	e794      	b.n	800d326 <_strtol_l.isra.0+0x1a>
 800d3fc:	0800ee19 	.word	0x0800ee19

0800d400 <_strtol_r>:
 800d400:	f7ff bf84 	b.w	800d30c <_strtol_l.isra.0>

0800d404 <__ssputs_r>:
 800d404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d408:	688e      	ldr	r6, [r1, #8]
 800d40a:	461f      	mov	r7, r3
 800d40c:	42be      	cmp	r6, r7
 800d40e:	680b      	ldr	r3, [r1, #0]
 800d410:	4682      	mov	sl, r0
 800d412:	460c      	mov	r4, r1
 800d414:	4690      	mov	r8, r2
 800d416:	d82d      	bhi.n	800d474 <__ssputs_r+0x70>
 800d418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d41c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d420:	d026      	beq.n	800d470 <__ssputs_r+0x6c>
 800d422:	6965      	ldr	r5, [r4, #20]
 800d424:	6909      	ldr	r1, [r1, #16]
 800d426:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d42a:	eba3 0901 	sub.w	r9, r3, r1
 800d42e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d432:	1c7b      	adds	r3, r7, #1
 800d434:	444b      	add	r3, r9
 800d436:	106d      	asrs	r5, r5, #1
 800d438:	429d      	cmp	r5, r3
 800d43a:	bf38      	it	cc
 800d43c:	461d      	movcc	r5, r3
 800d43e:	0553      	lsls	r3, r2, #21
 800d440:	d527      	bpl.n	800d492 <__ssputs_r+0x8e>
 800d442:	4629      	mov	r1, r5
 800d444:	f7fe fc24 	bl	800bc90 <_malloc_r>
 800d448:	4606      	mov	r6, r0
 800d44a:	b360      	cbz	r0, 800d4a6 <__ssputs_r+0xa2>
 800d44c:	6921      	ldr	r1, [r4, #16]
 800d44e:	464a      	mov	r2, r9
 800d450:	f7fd fd3b 	bl	800aeca <memcpy>
 800d454:	89a3      	ldrh	r3, [r4, #12]
 800d456:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d45a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d45e:	81a3      	strh	r3, [r4, #12]
 800d460:	6126      	str	r6, [r4, #16]
 800d462:	6165      	str	r5, [r4, #20]
 800d464:	444e      	add	r6, r9
 800d466:	eba5 0509 	sub.w	r5, r5, r9
 800d46a:	6026      	str	r6, [r4, #0]
 800d46c:	60a5      	str	r5, [r4, #8]
 800d46e:	463e      	mov	r6, r7
 800d470:	42be      	cmp	r6, r7
 800d472:	d900      	bls.n	800d476 <__ssputs_r+0x72>
 800d474:	463e      	mov	r6, r7
 800d476:	6820      	ldr	r0, [r4, #0]
 800d478:	4632      	mov	r2, r6
 800d47a:	4641      	mov	r1, r8
 800d47c:	f000 fb6a 	bl	800db54 <memmove>
 800d480:	68a3      	ldr	r3, [r4, #8]
 800d482:	1b9b      	subs	r3, r3, r6
 800d484:	60a3      	str	r3, [r4, #8]
 800d486:	6823      	ldr	r3, [r4, #0]
 800d488:	4433      	add	r3, r6
 800d48a:	6023      	str	r3, [r4, #0]
 800d48c:	2000      	movs	r0, #0
 800d48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d492:	462a      	mov	r2, r5
 800d494:	f000 ff41 	bl	800e31a <_realloc_r>
 800d498:	4606      	mov	r6, r0
 800d49a:	2800      	cmp	r0, #0
 800d49c:	d1e0      	bne.n	800d460 <__ssputs_r+0x5c>
 800d49e:	6921      	ldr	r1, [r4, #16]
 800d4a0:	4650      	mov	r0, sl
 800d4a2:	f7fe fb81 	bl	800bba8 <_free_r>
 800d4a6:	230c      	movs	r3, #12
 800d4a8:	f8ca 3000 	str.w	r3, [sl]
 800d4ac:	89a3      	ldrh	r3, [r4, #12]
 800d4ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4b2:	81a3      	strh	r3, [r4, #12]
 800d4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4b8:	e7e9      	b.n	800d48e <__ssputs_r+0x8a>
	...

0800d4bc <_svfiprintf_r>:
 800d4bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4c0:	4698      	mov	r8, r3
 800d4c2:	898b      	ldrh	r3, [r1, #12]
 800d4c4:	061b      	lsls	r3, r3, #24
 800d4c6:	b09d      	sub	sp, #116	@ 0x74
 800d4c8:	4607      	mov	r7, r0
 800d4ca:	460d      	mov	r5, r1
 800d4cc:	4614      	mov	r4, r2
 800d4ce:	d510      	bpl.n	800d4f2 <_svfiprintf_r+0x36>
 800d4d0:	690b      	ldr	r3, [r1, #16]
 800d4d2:	b973      	cbnz	r3, 800d4f2 <_svfiprintf_r+0x36>
 800d4d4:	2140      	movs	r1, #64	@ 0x40
 800d4d6:	f7fe fbdb 	bl	800bc90 <_malloc_r>
 800d4da:	6028      	str	r0, [r5, #0]
 800d4dc:	6128      	str	r0, [r5, #16]
 800d4de:	b930      	cbnz	r0, 800d4ee <_svfiprintf_r+0x32>
 800d4e0:	230c      	movs	r3, #12
 800d4e2:	603b      	str	r3, [r7, #0]
 800d4e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4e8:	b01d      	add	sp, #116	@ 0x74
 800d4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4ee:	2340      	movs	r3, #64	@ 0x40
 800d4f0:	616b      	str	r3, [r5, #20]
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4f6:	2320      	movs	r3, #32
 800d4f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d4fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d500:	2330      	movs	r3, #48	@ 0x30
 800d502:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d6a0 <_svfiprintf_r+0x1e4>
 800d506:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d50a:	f04f 0901 	mov.w	r9, #1
 800d50e:	4623      	mov	r3, r4
 800d510:	469a      	mov	sl, r3
 800d512:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d516:	b10a      	cbz	r2, 800d51c <_svfiprintf_r+0x60>
 800d518:	2a25      	cmp	r2, #37	@ 0x25
 800d51a:	d1f9      	bne.n	800d510 <_svfiprintf_r+0x54>
 800d51c:	ebba 0b04 	subs.w	fp, sl, r4
 800d520:	d00b      	beq.n	800d53a <_svfiprintf_r+0x7e>
 800d522:	465b      	mov	r3, fp
 800d524:	4622      	mov	r2, r4
 800d526:	4629      	mov	r1, r5
 800d528:	4638      	mov	r0, r7
 800d52a:	f7ff ff6b 	bl	800d404 <__ssputs_r>
 800d52e:	3001      	adds	r0, #1
 800d530:	f000 80a7 	beq.w	800d682 <_svfiprintf_r+0x1c6>
 800d534:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d536:	445a      	add	r2, fp
 800d538:	9209      	str	r2, [sp, #36]	@ 0x24
 800d53a:	f89a 3000 	ldrb.w	r3, [sl]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	f000 809f 	beq.w	800d682 <_svfiprintf_r+0x1c6>
 800d544:	2300      	movs	r3, #0
 800d546:	f04f 32ff 	mov.w	r2, #4294967295
 800d54a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d54e:	f10a 0a01 	add.w	sl, sl, #1
 800d552:	9304      	str	r3, [sp, #16]
 800d554:	9307      	str	r3, [sp, #28]
 800d556:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d55a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d55c:	4654      	mov	r4, sl
 800d55e:	2205      	movs	r2, #5
 800d560:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d564:	484e      	ldr	r0, [pc, #312]	@ (800d6a0 <_svfiprintf_r+0x1e4>)
 800d566:	f7f2 fe5b 	bl	8000220 <memchr>
 800d56a:	9a04      	ldr	r2, [sp, #16]
 800d56c:	b9d8      	cbnz	r0, 800d5a6 <_svfiprintf_r+0xea>
 800d56e:	06d0      	lsls	r0, r2, #27
 800d570:	bf44      	itt	mi
 800d572:	2320      	movmi	r3, #32
 800d574:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d578:	0711      	lsls	r1, r2, #28
 800d57a:	bf44      	itt	mi
 800d57c:	232b      	movmi	r3, #43	@ 0x2b
 800d57e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d582:	f89a 3000 	ldrb.w	r3, [sl]
 800d586:	2b2a      	cmp	r3, #42	@ 0x2a
 800d588:	d015      	beq.n	800d5b6 <_svfiprintf_r+0xfa>
 800d58a:	9a07      	ldr	r2, [sp, #28]
 800d58c:	4654      	mov	r4, sl
 800d58e:	2000      	movs	r0, #0
 800d590:	f04f 0c0a 	mov.w	ip, #10
 800d594:	4621      	mov	r1, r4
 800d596:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d59a:	3b30      	subs	r3, #48	@ 0x30
 800d59c:	2b09      	cmp	r3, #9
 800d59e:	d94b      	bls.n	800d638 <_svfiprintf_r+0x17c>
 800d5a0:	b1b0      	cbz	r0, 800d5d0 <_svfiprintf_r+0x114>
 800d5a2:	9207      	str	r2, [sp, #28]
 800d5a4:	e014      	b.n	800d5d0 <_svfiprintf_r+0x114>
 800d5a6:	eba0 0308 	sub.w	r3, r0, r8
 800d5aa:	fa09 f303 	lsl.w	r3, r9, r3
 800d5ae:	4313      	orrs	r3, r2
 800d5b0:	9304      	str	r3, [sp, #16]
 800d5b2:	46a2      	mov	sl, r4
 800d5b4:	e7d2      	b.n	800d55c <_svfiprintf_r+0xa0>
 800d5b6:	9b03      	ldr	r3, [sp, #12]
 800d5b8:	1d19      	adds	r1, r3, #4
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	9103      	str	r1, [sp, #12]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	bfbb      	ittet	lt
 800d5c2:	425b      	neglt	r3, r3
 800d5c4:	f042 0202 	orrlt.w	r2, r2, #2
 800d5c8:	9307      	strge	r3, [sp, #28]
 800d5ca:	9307      	strlt	r3, [sp, #28]
 800d5cc:	bfb8      	it	lt
 800d5ce:	9204      	strlt	r2, [sp, #16]
 800d5d0:	7823      	ldrb	r3, [r4, #0]
 800d5d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800d5d4:	d10a      	bne.n	800d5ec <_svfiprintf_r+0x130>
 800d5d6:	7863      	ldrb	r3, [r4, #1]
 800d5d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5da:	d132      	bne.n	800d642 <_svfiprintf_r+0x186>
 800d5dc:	9b03      	ldr	r3, [sp, #12]
 800d5de:	1d1a      	adds	r2, r3, #4
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	9203      	str	r2, [sp, #12]
 800d5e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d5e8:	3402      	adds	r4, #2
 800d5ea:	9305      	str	r3, [sp, #20]
 800d5ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d6b0 <_svfiprintf_r+0x1f4>
 800d5f0:	7821      	ldrb	r1, [r4, #0]
 800d5f2:	2203      	movs	r2, #3
 800d5f4:	4650      	mov	r0, sl
 800d5f6:	f7f2 fe13 	bl	8000220 <memchr>
 800d5fa:	b138      	cbz	r0, 800d60c <_svfiprintf_r+0x150>
 800d5fc:	9b04      	ldr	r3, [sp, #16]
 800d5fe:	eba0 000a 	sub.w	r0, r0, sl
 800d602:	2240      	movs	r2, #64	@ 0x40
 800d604:	4082      	lsls	r2, r0
 800d606:	4313      	orrs	r3, r2
 800d608:	3401      	adds	r4, #1
 800d60a:	9304      	str	r3, [sp, #16]
 800d60c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d610:	4824      	ldr	r0, [pc, #144]	@ (800d6a4 <_svfiprintf_r+0x1e8>)
 800d612:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d616:	2206      	movs	r2, #6
 800d618:	f7f2 fe02 	bl	8000220 <memchr>
 800d61c:	2800      	cmp	r0, #0
 800d61e:	d036      	beq.n	800d68e <_svfiprintf_r+0x1d2>
 800d620:	4b21      	ldr	r3, [pc, #132]	@ (800d6a8 <_svfiprintf_r+0x1ec>)
 800d622:	bb1b      	cbnz	r3, 800d66c <_svfiprintf_r+0x1b0>
 800d624:	9b03      	ldr	r3, [sp, #12]
 800d626:	3307      	adds	r3, #7
 800d628:	f023 0307 	bic.w	r3, r3, #7
 800d62c:	3308      	adds	r3, #8
 800d62e:	9303      	str	r3, [sp, #12]
 800d630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d632:	4433      	add	r3, r6
 800d634:	9309      	str	r3, [sp, #36]	@ 0x24
 800d636:	e76a      	b.n	800d50e <_svfiprintf_r+0x52>
 800d638:	fb0c 3202 	mla	r2, ip, r2, r3
 800d63c:	460c      	mov	r4, r1
 800d63e:	2001      	movs	r0, #1
 800d640:	e7a8      	b.n	800d594 <_svfiprintf_r+0xd8>
 800d642:	2300      	movs	r3, #0
 800d644:	3401      	adds	r4, #1
 800d646:	9305      	str	r3, [sp, #20]
 800d648:	4619      	mov	r1, r3
 800d64a:	f04f 0c0a 	mov.w	ip, #10
 800d64e:	4620      	mov	r0, r4
 800d650:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d654:	3a30      	subs	r2, #48	@ 0x30
 800d656:	2a09      	cmp	r2, #9
 800d658:	d903      	bls.n	800d662 <_svfiprintf_r+0x1a6>
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d0c6      	beq.n	800d5ec <_svfiprintf_r+0x130>
 800d65e:	9105      	str	r1, [sp, #20]
 800d660:	e7c4      	b.n	800d5ec <_svfiprintf_r+0x130>
 800d662:	fb0c 2101 	mla	r1, ip, r1, r2
 800d666:	4604      	mov	r4, r0
 800d668:	2301      	movs	r3, #1
 800d66a:	e7f0      	b.n	800d64e <_svfiprintf_r+0x192>
 800d66c:	ab03      	add	r3, sp, #12
 800d66e:	9300      	str	r3, [sp, #0]
 800d670:	462a      	mov	r2, r5
 800d672:	4b0e      	ldr	r3, [pc, #56]	@ (800d6ac <_svfiprintf_r+0x1f0>)
 800d674:	a904      	add	r1, sp, #16
 800d676:	4638      	mov	r0, r7
 800d678:	f7fc fbb8 	bl	8009dec <_printf_float>
 800d67c:	1c42      	adds	r2, r0, #1
 800d67e:	4606      	mov	r6, r0
 800d680:	d1d6      	bne.n	800d630 <_svfiprintf_r+0x174>
 800d682:	89ab      	ldrh	r3, [r5, #12]
 800d684:	065b      	lsls	r3, r3, #25
 800d686:	f53f af2d 	bmi.w	800d4e4 <_svfiprintf_r+0x28>
 800d68a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d68c:	e72c      	b.n	800d4e8 <_svfiprintf_r+0x2c>
 800d68e:	ab03      	add	r3, sp, #12
 800d690:	9300      	str	r3, [sp, #0]
 800d692:	462a      	mov	r2, r5
 800d694:	4b05      	ldr	r3, [pc, #20]	@ (800d6ac <_svfiprintf_r+0x1f0>)
 800d696:	a904      	add	r1, sp, #16
 800d698:	4638      	mov	r0, r7
 800d69a:	f7fc fe3f 	bl	800a31c <_printf_i>
 800d69e:	e7ed      	b.n	800d67c <_svfiprintf_r+0x1c0>
 800d6a0:	0800ec15 	.word	0x0800ec15
 800d6a4:	0800ec1f 	.word	0x0800ec1f
 800d6a8:	08009ded 	.word	0x08009ded
 800d6ac:	0800d405 	.word	0x0800d405
 800d6b0:	0800ec1b 	.word	0x0800ec1b

0800d6b4 <__sfputc_r>:
 800d6b4:	6893      	ldr	r3, [r2, #8]
 800d6b6:	3b01      	subs	r3, #1
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	b410      	push	{r4}
 800d6bc:	6093      	str	r3, [r2, #8]
 800d6be:	da08      	bge.n	800d6d2 <__sfputc_r+0x1e>
 800d6c0:	6994      	ldr	r4, [r2, #24]
 800d6c2:	42a3      	cmp	r3, r4
 800d6c4:	db01      	blt.n	800d6ca <__sfputc_r+0x16>
 800d6c6:	290a      	cmp	r1, #10
 800d6c8:	d103      	bne.n	800d6d2 <__sfputc_r+0x1e>
 800d6ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6ce:	f7fd bae8 	b.w	800aca2 <__swbuf_r>
 800d6d2:	6813      	ldr	r3, [r2, #0]
 800d6d4:	1c58      	adds	r0, r3, #1
 800d6d6:	6010      	str	r0, [r2, #0]
 800d6d8:	7019      	strb	r1, [r3, #0]
 800d6da:	4608      	mov	r0, r1
 800d6dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6e0:	4770      	bx	lr

0800d6e2 <__sfputs_r>:
 800d6e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6e4:	4606      	mov	r6, r0
 800d6e6:	460f      	mov	r7, r1
 800d6e8:	4614      	mov	r4, r2
 800d6ea:	18d5      	adds	r5, r2, r3
 800d6ec:	42ac      	cmp	r4, r5
 800d6ee:	d101      	bne.n	800d6f4 <__sfputs_r+0x12>
 800d6f0:	2000      	movs	r0, #0
 800d6f2:	e007      	b.n	800d704 <__sfputs_r+0x22>
 800d6f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6f8:	463a      	mov	r2, r7
 800d6fa:	4630      	mov	r0, r6
 800d6fc:	f7ff ffda 	bl	800d6b4 <__sfputc_r>
 800d700:	1c43      	adds	r3, r0, #1
 800d702:	d1f3      	bne.n	800d6ec <__sfputs_r+0xa>
 800d704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d708 <_vfiprintf_r>:
 800d708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d70c:	460d      	mov	r5, r1
 800d70e:	b09d      	sub	sp, #116	@ 0x74
 800d710:	4614      	mov	r4, r2
 800d712:	4698      	mov	r8, r3
 800d714:	4606      	mov	r6, r0
 800d716:	b118      	cbz	r0, 800d720 <_vfiprintf_r+0x18>
 800d718:	6a03      	ldr	r3, [r0, #32]
 800d71a:	b90b      	cbnz	r3, 800d720 <_vfiprintf_r+0x18>
 800d71c:	f7fd f9b6 	bl	800aa8c <__sinit>
 800d720:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d722:	07d9      	lsls	r1, r3, #31
 800d724:	d405      	bmi.n	800d732 <_vfiprintf_r+0x2a>
 800d726:	89ab      	ldrh	r3, [r5, #12]
 800d728:	059a      	lsls	r2, r3, #22
 800d72a:	d402      	bmi.n	800d732 <_vfiprintf_r+0x2a>
 800d72c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d72e:	f7fd fbca 	bl	800aec6 <__retarget_lock_acquire_recursive>
 800d732:	89ab      	ldrh	r3, [r5, #12]
 800d734:	071b      	lsls	r3, r3, #28
 800d736:	d501      	bpl.n	800d73c <_vfiprintf_r+0x34>
 800d738:	692b      	ldr	r3, [r5, #16]
 800d73a:	b99b      	cbnz	r3, 800d764 <_vfiprintf_r+0x5c>
 800d73c:	4629      	mov	r1, r5
 800d73e:	4630      	mov	r0, r6
 800d740:	f7fd faee 	bl	800ad20 <__swsetup_r>
 800d744:	b170      	cbz	r0, 800d764 <_vfiprintf_r+0x5c>
 800d746:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d748:	07dc      	lsls	r4, r3, #31
 800d74a:	d504      	bpl.n	800d756 <_vfiprintf_r+0x4e>
 800d74c:	f04f 30ff 	mov.w	r0, #4294967295
 800d750:	b01d      	add	sp, #116	@ 0x74
 800d752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d756:	89ab      	ldrh	r3, [r5, #12]
 800d758:	0598      	lsls	r0, r3, #22
 800d75a:	d4f7      	bmi.n	800d74c <_vfiprintf_r+0x44>
 800d75c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d75e:	f7fd fbb3 	bl	800aec8 <__retarget_lock_release_recursive>
 800d762:	e7f3      	b.n	800d74c <_vfiprintf_r+0x44>
 800d764:	2300      	movs	r3, #0
 800d766:	9309      	str	r3, [sp, #36]	@ 0x24
 800d768:	2320      	movs	r3, #32
 800d76a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d76e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d772:	2330      	movs	r3, #48	@ 0x30
 800d774:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d924 <_vfiprintf_r+0x21c>
 800d778:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d77c:	f04f 0901 	mov.w	r9, #1
 800d780:	4623      	mov	r3, r4
 800d782:	469a      	mov	sl, r3
 800d784:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d788:	b10a      	cbz	r2, 800d78e <_vfiprintf_r+0x86>
 800d78a:	2a25      	cmp	r2, #37	@ 0x25
 800d78c:	d1f9      	bne.n	800d782 <_vfiprintf_r+0x7a>
 800d78e:	ebba 0b04 	subs.w	fp, sl, r4
 800d792:	d00b      	beq.n	800d7ac <_vfiprintf_r+0xa4>
 800d794:	465b      	mov	r3, fp
 800d796:	4622      	mov	r2, r4
 800d798:	4629      	mov	r1, r5
 800d79a:	4630      	mov	r0, r6
 800d79c:	f7ff ffa1 	bl	800d6e2 <__sfputs_r>
 800d7a0:	3001      	adds	r0, #1
 800d7a2:	f000 80a7 	beq.w	800d8f4 <_vfiprintf_r+0x1ec>
 800d7a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d7a8:	445a      	add	r2, fp
 800d7aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800d7ac:	f89a 3000 	ldrb.w	r3, [sl]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	f000 809f 	beq.w	800d8f4 <_vfiprintf_r+0x1ec>
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	f04f 32ff 	mov.w	r2, #4294967295
 800d7bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7c0:	f10a 0a01 	add.w	sl, sl, #1
 800d7c4:	9304      	str	r3, [sp, #16]
 800d7c6:	9307      	str	r3, [sp, #28]
 800d7c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7cc:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7ce:	4654      	mov	r4, sl
 800d7d0:	2205      	movs	r2, #5
 800d7d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7d6:	4853      	ldr	r0, [pc, #332]	@ (800d924 <_vfiprintf_r+0x21c>)
 800d7d8:	f7f2 fd22 	bl	8000220 <memchr>
 800d7dc:	9a04      	ldr	r2, [sp, #16]
 800d7de:	b9d8      	cbnz	r0, 800d818 <_vfiprintf_r+0x110>
 800d7e0:	06d1      	lsls	r1, r2, #27
 800d7e2:	bf44      	itt	mi
 800d7e4:	2320      	movmi	r3, #32
 800d7e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7ea:	0713      	lsls	r3, r2, #28
 800d7ec:	bf44      	itt	mi
 800d7ee:	232b      	movmi	r3, #43	@ 0x2b
 800d7f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7f4:	f89a 3000 	ldrb.w	r3, [sl]
 800d7f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7fa:	d015      	beq.n	800d828 <_vfiprintf_r+0x120>
 800d7fc:	9a07      	ldr	r2, [sp, #28]
 800d7fe:	4654      	mov	r4, sl
 800d800:	2000      	movs	r0, #0
 800d802:	f04f 0c0a 	mov.w	ip, #10
 800d806:	4621      	mov	r1, r4
 800d808:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d80c:	3b30      	subs	r3, #48	@ 0x30
 800d80e:	2b09      	cmp	r3, #9
 800d810:	d94b      	bls.n	800d8aa <_vfiprintf_r+0x1a2>
 800d812:	b1b0      	cbz	r0, 800d842 <_vfiprintf_r+0x13a>
 800d814:	9207      	str	r2, [sp, #28]
 800d816:	e014      	b.n	800d842 <_vfiprintf_r+0x13a>
 800d818:	eba0 0308 	sub.w	r3, r0, r8
 800d81c:	fa09 f303 	lsl.w	r3, r9, r3
 800d820:	4313      	orrs	r3, r2
 800d822:	9304      	str	r3, [sp, #16]
 800d824:	46a2      	mov	sl, r4
 800d826:	e7d2      	b.n	800d7ce <_vfiprintf_r+0xc6>
 800d828:	9b03      	ldr	r3, [sp, #12]
 800d82a:	1d19      	adds	r1, r3, #4
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	9103      	str	r1, [sp, #12]
 800d830:	2b00      	cmp	r3, #0
 800d832:	bfbb      	ittet	lt
 800d834:	425b      	neglt	r3, r3
 800d836:	f042 0202 	orrlt.w	r2, r2, #2
 800d83a:	9307      	strge	r3, [sp, #28]
 800d83c:	9307      	strlt	r3, [sp, #28]
 800d83e:	bfb8      	it	lt
 800d840:	9204      	strlt	r2, [sp, #16]
 800d842:	7823      	ldrb	r3, [r4, #0]
 800d844:	2b2e      	cmp	r3, #46	@ 0x2e
 800d846:	d10a      	bne.n	800d85e <_vfiprintf_r+0x156>
 800d848:	7863      	ldrb	r3, [r4, #1]
 800d84a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d84c:	d132      	bne.n	800d8b4 <_vfiprintf_r+0x1ac>
 800d84e:	9b03      	ldr	r3, [sp, #12]
 800d850:	1d1a      	adds	r2, r3, #4
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	9203      	str	r2, [sp, #12]
 800d856:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d85a:	3402      	adds	r4, #2
 800d85c:	9305      	str	r3, [sp, #20]
 800d85e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d934 <_vfiprintf_r+0x22c>
 800d862:	7821      	ldrb	r1, [r4, #0]
 800d864:	2203      	movs	r2, #3
 800d866:	4650      	mov	r0, sl
 800d868:	f7f2 fcda 	bl	8000220 <memchr>
 800d86c:	b138      	cbz	r0, 800d87e <_vfiprintf_r+0x176>
 800d86e:	9b04      	ldr	r3, [sp, #16]
 800d870:	eba0 000a 	sub.w	r0, r0, sl
 800d874:	2240      	movs	r2, #64	@ 0x40
 800d876:	4082      	lsls	r2, r0
 800d878:	4313      	orrs	r3, r2
 800d87a:	3401      	adds	r4, #1
 800d87c:	9304      	str	r3, [sp, #16]
 800d87e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d882:	4829      	ldr	r0, [pc, #164]	@ (800d928 <_vfiprintf_r+0x220>)
 800d884:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d888:	2206      	movs	r2, #6
 800d88a:	f7f2 fcc9 	bl	8000220 <memchr>
 800d88e:	2800      	cmp	r0, #0
 800d890:	d03f      	beq.n	800d912 <_vfiprintf_r+0x20a>
 800d892:	4b26      	ldr	r3, [pc, #152]	@ (800d92c <_vfiprintf_r+0x224>)
 800d894:	bb1b      	cbnz	r3, 800d8de <_vfiprintf_r+0x1d6>
 800d896:	9b03      	ldr	r3, [sp, #12]
 800d898:	3307      	adds	r3, #7
 800d89a:	f023 0307 	bic.w	r3, r3, #7
 800d89e:	3308      	adds	r3, #8
 800d8a0:	9303      	str	r3, [sp, #12]
 800d8a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8a4:	443b      	add	r3, r7
 800d8a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8a8:	e76a      	b.n	800d780 <_vfiprintf_r+0x78>
 800d8aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800d8ae:	460c      	mov	r4, r1
 800d8b0:	2001      	movs	r0, #1
 800d8b2:	e7a8      	b.n	800d806 <_vfiprintf_r+0xfe>
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	3401      	adds	r4, #1
 800d8b8:	9305      	str	r3, [sp, #20]
 800d8ba:	4619      	mov	r1, r3
 800d8bc:	f04f 0c0a 	mov.w	ip, #10
 800d8c0:	4620      	mov	r0, r4
 800d8c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8c6:	3a30      	subs	r2, #48	@ 0x30
 800d8c8:	2a09      	cmp	r2, #9
 800d8ca:	d903      	bls.n	800d8d4 <_vfiprintf_r+0x1cc>
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d0c6      	beq.n	800d85e <_vfiprintf_r+0x156>
 800d8d0:	9105      	str	r1, [sp, #20]
 800d8d2:	e7c4      	b.n	800d85e <_vfiprintf_r+0x156>
 800d8d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8d8:	4604      	mov	r4, r0
 800d8da:	2301      	movs	r3, #1
 800d8dc:	e7f0      	b.n	800d8c0 <_vfiprintf_r+0x1b8>
 800d8de:	ab03      	add	r3, sp, #12
 800d8e0:	9300      	str	r3, [sp, #0]
 800d8e2:	462a      	mov	r2, r5
 800d8e4:	4b12      	ldr	r3, [pc, #72]	@ (800d930 <_vfiprintf_r+0x228>)
 800d8e6:	a904      	add	r1, sp, #16
 800d8e8:	4630      	mov	r0, r6
 800d8ea:	f7fc fa7f 	bl	8009dec <_printf_float>
 800d8ee:	4607      	mov	r7, r0
 800d8f0:	1c78      	adds	r0, r7, #1
 800d8f2:	d1d6      	bne.n	800d8a2 <_vfiprintf_r+0x19a>
 800d8f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8f6:	07d9      	lsls	r1, r3, #31
 800d8f8:	d405      	bmi.n	800d906 <_vfiprintf_r+0x1fe>
 800d8fa:	89ab      	ldrh	r3, [r5, #12]
 800d8fc:	059a      	lsls	r2, r3, #22
 800d8fe:	d402      	bmi.n	800d906 <_vfiprintf_r+0x1fe>
 800d900:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d902:	f7fd fae1 	bl	800aec8 <__retarget_lock_release_recursive>
 800d906:	89ab      	ldrh	r3, [r5, #12]
 800d908:	065b      	lsls	r3, r3, #25
 800d90a:	f53f af1f 	bmi.w	800d74c <_vfiprintf_r+0x44>
 800d90e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d910:	e71e      	b.n	800d750 <_vfiprintf_r+0x48>
 800d912:	ab03      	add	r3, sp, #12
 800d914:	9300      	str	r3, [sp, #0]
 800d916:	462a      	mov	r2, r5
 800d918:	4b05      	ldr	r3, [pc, #20]	@ (800d930 <_vfiprintf_r+0x228>)
 800d91a:	a904      	add	r1, sp, #16
 800d91c:	4630      	mov	r0, r6
 800d91e:	f7fc fcfd 	bl	800a31c <_printf_i>
 800d922:	e7e4      	b.n	800d8ee <_vfiprintf_r+0x1e6>
 800d924:	0800ec15 	.word	0x0800ec15
 800d928:	0800ec1f 	.word	0x0800ec1f
 800d92c:	08009ded 	.word	0x08009ded
 800d930:	0800d6e3 	.word	0x0800d6e3
 800d934:	0800ec1b 	.word	0x0800ec1b

0800d938 <__sflush_r>:
 800d938:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d93c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d940:	0716      	lsls	r6, r2, #28
 800d942:	4605      	mov	r5, r0
 800d944:	460c      	mov	r4, r1
 800d946:	d454      	bmi.n	800d9f2 <__sflush_r+0xba>
 800d948:	684b      	ldr	r3, [r1, #4]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	dc02      	bgt.n	800d954 <__sflush_r+0x1c>
 800d94e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d950:	2b00      	cmp	r3, #0
 800d952:	dd48      	ble.n	800d9e6 <__sflush_r+0xae>
 800d954:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d956:	2e00      	cmp	r6, #0
 800d958:	d045      	beq.n	800d9e6 <__sflush_r+0xae>
 800d95a:	2300      	movs	r3, #0
 800d95c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d960:	682f      	ldr	r7, [r5, #0]
 800d962:	6a21      	ldr	r1, [r4, #32]
 800d964:	602b      	str	r3, [r5, #0]
 800d966:	d030      	beq.n	800d9ca <__sflush_r+0x92>
 800d968:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d96a:	89a3      	ldrh	r3, [r4, #12]
 800d96c:	0759      	lsls	r1, r3, #29
 800d96e:	d505      	bpl.n	800d97c <__sflush_r+0x44>
 800d970:	6863      	ldr	r3, [r4, #4]
 800d972:	1ad2      	subs	r2, r2, r3
 800d974:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d976:	b10b      	cbz	r3, 800d97c <__sflush_r+0x44>
 800d978:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d97a:	1ad2      	subs	r2, r2, r3
 800d97c:	2300      	movs	r3, #0
 800d97e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d980:	6a21      	ldr	r1, [r4, #32]
 800d982:	4628      	mov	r0, r5
 800d984:	47b0      	blx	r6
 800d986:	1c43      	adds	r3, r0, #1
 800d988:	89a3      	ldrh	r3, [r4, #12]
 800d98a:	d106      	bne.n	800d99a <__sflush_r+0x62>
 800d98c:	6829      	ldr	r1, [r5, #0]
 800d98e:	291d      	cmp	r1, #29
 800d990:	d82b      	bhi.n	800d9ea <__sflush_r+0xb2>
 800d992:	4a2a      	ldr	r2, [pc, #168]	@ (800da3c <__sflush_r+0x104>)
 800d994:	40ca      	lsrs	r2, r1
 800d996:	07d6      	lsls	r6, r2, #31
 800d998:	d527      	bpl.n	800d9ea <__sflush_r+0xb2>
 800d99a:	2200      	movs	r2, #0
 800d99c:	6062      	str	r2, [r4, #4]
 800d99e:	04d9      	lsls	r1, r3, #19
 800d9a0:	6922      	ldr	r2, [r4, #16]
 800d9a2:	6022      	str	r2, [r4, #0]
 800d9a4:	d504      	bpl.n	800d9b0 <__sflush_r+0x78>
 800d9a6:	1c42      	adds	r2, r0, #1
 800d9a8:	d101      	bne.n	800d9ae <__sflush_r+0x76>
 800d9aa:	682b      	ldr	r3, [r5, #0]
 800d9ac:	b903      	cbnz	r3, 800d9b0 <__sflush_r+0x78>
 800d9ae:	6560      	str	r0, [r4, #84]	@ 0x54
 800d9b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9b2:	602f      	str	r7, [r5, #0]
 800d9b4:	b1b9      	cbz	r1, 800d9e6 <__sflush_r+0xae>
 800d9b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9ba:	4299      	cmp	r1, r3
 800d9bc:	d002      	beq.n	800d9c4 <__sflush_r+0x8c>
 800d9be:	4628      	mov	r0, r5
 800d9c0:	f7fe f8f2 	bl	800bba8 <_free_r>
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9c8:	e00d      	b.n	800d9e6 <__sflush_r+0xae>
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	4628      	mov	r0, r5
 800d9ce:	47b0      	blx	r6
 800d9d0:	4602      	mov	r2, r0
 800d9d2:	1c50      	adds	r0, r2, #1
 800d9d4:	d1c9      	bne.n	800d96a <__sflush_r+0x32>
 800d9d6:	682b      	ldr	r3, [r5, #0]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d0c6      	beq.n	800d96a <__sflush_r+0x32>
 800d9dc:	2b1d      	cmp	r3, #29
 800d9de:	d001      	beq.n	800d9e4 <__sflush_r+0xac>
 800d9e0:	2b16      	cmp	r3, #22
 800d9e2:	d11e      	bne.n	800da22 <__sflush_r+0xea>
 800d9e4:	602f      	str	r7, [r5, #0]
 800d9e6:	2000      	movs	r0, #0
 800d9e8:	e022      	b.n	800da30 <__sflush_r+0xf8>
 800d9ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9ee:	b21b      	sxth	r3, r3
 800d9f0:	e01b      	b.n	800da2a <__sflush_r+0xf2>
 800d9f2:	690f      	ldr	r7, [r1, #16]
 800d9f4:	2f00      	cmp	r7, #0
 800d9f6:	d0f6      	beq.n	800d9e6 <__sflush_r+0xae>
 800d9f8:	0793      	lsls	r3, r2, #30
 800d9fa:	680e      	ldr	r6, [r1, #0]
 800d9fc:	bf08      	it	eq
 800d9fe:	694b      	ldreq	r3, [r1, #20]
 800da00:	600f      	str	r7, [r1, #0]
 800da02:	bf18      	it	ne
 800da04:	2300      	movne	r3, #0
 800da06:	eba6 0807 	sub.w	r8, r6, r7
 800da0a:	608b      	str	r3, [r1, #8]
 800da0c:	f1b8 0f00 	cmp.w	r8, #0
 800da10:	dde9      	ble.n	800d9e6 <__sflush_r+0xae>
 800da12:	6a21      	ldr	r1, [r4, #32]
 800da14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800da16:	4643      	mov	r3, r8
 800da18:	463a      	mov	r2, r7
 800da1a:	4628      	mov	r0, r5
 800da1c:	47b0      	blx	r6
 800da1e:	2800      	cmp	r0, #0
 800da20:	dc08      	bgt.n	800da34 <__sflush_r+0xfc>
 800da22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da2a:	81a3      	strh	r3, [r4, #12]
 800da2c:	f04f 30ff 	mov.w	r0, #4294967295
 800da30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da34:	4407      	add	r7, r0
 800da36:	eba8 0800 	sub.w	r8, r8, r0
 800da3a:	e7e7      	b.n	800da0c <__sflush_r+0xd4>
 800da3c:	20400001 	.word	0x20400001

0800da40 <_fflush_r>:
 800da40:	b538      	push	{r3, r4, r5, lr}
 800da42:	690b      	ldr	r3, [r1, #16]
 800da44:	4605      	mov	r5, r0
 800da46:	460c      	mov	r4, r1
 800da48:	b913      	cbnz	r3, 800da50 <_fflush_r+0x10>
 800da4a:	2500      	movs	r5, #0
 800da4c:	4628      	mov	r0, r5
 800da4e:	bd38      	pop	{r3, r4, r5, pc}
 800da50:	b118      	cbz	r0, 800da5a <_fflush_r+0x1a>
 800da52:	6a03      	ldr	r3, [r0, #32]
 800da54:	b90b      	cbnz	r3, 800da5a <_fflush_r+0x1a>
 800da56:	f7fd f819 	bl	800aa8c <__sinit>
 800da5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d0f3      	beq.n	800da4a <_fflush_r+0xa>
 800da62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da64:	07d0      	lsls	r0, r2, #31
 800da66:	d404      	bmi.n	800da72 <_fflush_r+0x32>
 800da68:	0599      	lsls	r1, r3, #22
 800da6a:	d402      	bmi.n	800da72 <_fflush_r+0x32>
 800da6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da6e:	f7fd fa2a 	bl	800aec6 <__retarget_lock_acquire_recursive>
 800da72:	4628      	mov	r0, r5
 800da74:	4621      	mov	r1, r4
 800da76:	f7ff ff5f 	bl	800d938 <__sflush_r>
 800da7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da7c:	07da      	lsls	r2, r3, #31
 800da7e:	4605      	mov	r5, r0
 800da80:	d4e4      	bmi.n	800da4c <_fflush_r+0xc>
 800da82:	89a3      	ldrh	r3, [r4, #12]
 800da84:	059b      	lsls	r3, r3, #22
 800da86:	d4e1      	bmi.n	800da4c <_fflush_r+0xc>
 800da88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da8a:	f7fd fa1d 	bl	800aec8 <__retarget_lock_release_recursive>
 800da8e:	e7dd      	b.n	800da4c <_fflush_r+0xc>

0800da90 <__swhatbuf_r>:
 800da90:	b570      	push	{r4, r5, r6, lr}
 800da92:	460c      	mov	r4, r1
 800da94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da98:	2900      	cmp	r1, #0
 800da9a:	b096      	sub	sp, #88	@ 0x58
 800da9c:	4615      	mov	r5, r2
 800da9e:	461e      	mov	r6, r3
 800daa0:	da0d      	bge.n	800dabe <__swhatbuf_r+0x2e>
 800daa2:	89a3      	ldrh	r3, [r4, #12]
 800daa4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800daa8:	f04f 0100 	mov.w	r1, #0
 800daac:	bf14      	ite	ne
 800daae:	2340      	movne	r3, #64	@ 0x40
 800dab0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dab4:	2000      	movs	r0, #0
 800dab6:	6031      	str	r1, [r6, #0]
 800dab8:	602b      	str	r3, [r5, #0]
 800daba:	b016      	add	sp, #88	@ 0x58
 800dabc:	bd70      	pop	{r4, r5, r6, pc}
 800dabe:	466a      	mov	r2, sp
 800dac0:	f000 f874 	bl	800dbac <_fstat_r>
 800dac4:	2800      	cmp	r0, #0
 800dac6:	dbec      	blt.n	800daa2 <__swhatbuf_r+0x12>
 800dac8:	9901      	ldr	r1, [sp, #4]
 800daca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dace:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dad2:	4259      	negs	r1, r3
 800dad4:	4159      	adcs	r1, r3
 800dad6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dada:	e7eb      	b.n	800dab4 <__swhatbuf_r+0x24>

0800dadc <__smakebuf_r>:
 800dadc:	898b      	ldrh	r3, [r1, #12]
 800dade:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dae0:	079d      	lsls	r5, r3, #30
 800dae2:	4606      	mov	r6, r0
 800dae4:	460c      	mov	r4, r1
 800dae6:	d507      	bpl.n	800daf8 <__smakebuf_r+0x1c>
 800dae8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800daec:	6023      	str	r3, [r4, #0]
 800daee:	6123      	str	r3, [r4, #16]
 800daf0:	2301      	movs	r3, #1
 800daf2:	6163      	str	r3, [r4, #20]
 800daf4:	b003      	add	sp, #12
 800daf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800daf8:	ab01      	add	r3, sp, #4
 800dafa:	466a      	mov	r2, sp
 800dafc:	f7ff ffc8 	bl	800da90 <__swhatbuf_r>
 800db00:	9f00      	ldr	r7, [sp, #0]
 800db02:	4605      	mov	r5, r0
 800db04:	4639      	mov	r1, r7
 800db06:	4630      	mov	r0, r6
 800db08:	f7fe f8c2 	bl	800bc90 <_malloc_r>
 800db0c:	b948      	cbnz	r0, 800db22 <__smakebuf_r+0x46>
 800db0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db12:	059a      	lsls	r2, r3, #22
 800db14:	d4ee      	bmi.n	800daf4 <__smakebuf_r+0x18>
 800db16:	f023 0303 	bic.w	r3, r3, #3
 800db1a:	f043 0302 	orr.w	r3, r3, #2
 800db1e:	81a3      	strh	r3, [r4, #12]
 800db20:	e7e2      	b.n	800dae8 <__smakebuf_r+0xc>
 800db22:	89a3      	ldrh	r3, [r4, #12]
 800db24:	6020      	str	r0, [r4, #0]
 800db26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db2a:	81a3      	strh	r3, [r4, #12]
 800db2c:	9b01      	ldr	r3, [sp, #4]
 800db2e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800db32:	b15b      	cbz	r3, 800db4c <__smakebuf_r+0x70>
 800db34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db38:	4630      	mov	r0, r6
 800db3a:	f000 f849 	bl	800dbd0 <_isatty_r>
 800db3e:	b128      	cbz	r0, 800db4c <__smakebuf_r+0x70>
 800db40:	89a3      	ldrh	r3, [r4, #12]
 800db42:	f023 0303 	bic.w	r3, r3, #3
 800db46:	f043 0301 	orr.w	r3, r3, #1
 800db4a:	81a3      	strh	r3, [r4, #12]
 800db4c:	89a3      	ldrh	r3, [r4, #12]
 800db4e:	431d      	orrs	r5, r3
 800db50:	81a5      	strh	r5, [r4, #12]
 800db52:	e7cf      	b.n	800daf4 <__smakebuf_r+0x18>

0800db54 <memmove>:
 800db54:	4288      	cmp	r0, r1
 800db56:	b510      	push	{r4, lr}
 800db58:	eb01 0402 	add.w	r4, r1, r2
 800db5c:	d902      	bls.n	800db64 <memmove+0x10>
 800db5e:	4284      	cmp	r4, r0
 800db60:	4623      	mov	r3, r4
 800db62:	d807      	bhi.n	800db74 <memmove+0x20>
 800db64:	1e43      	subs	r3, r0, #1
 800db66:	42a1      	cmp	r1, r4
 800db68:	d008      	beq.n	800db7c <memmove+0x28>
 800db6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db72:	e7f8      	b.n	800db66 <memmove+0x12>
 800db74:	4402      	add	r2, r0
 800db76:	4601      	mov	r1, r0
 800db78:	428a      	cmp	r2, r1
 800db7a:	d100      	bne.n	800db7e <memmove+0x2a>
 800db7c:	bd10      	pop	{r4, pc}
 800db7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db86:	e7f7      	b.n	800db78 <memmove+0x24>

0800db88 <strncmp>:
 800db88:	b510      	push	{r4, lr}
 800db8a:	b16a      	cbz	r2, 800dba8 <strncmp+0x20>
 800db8c:	3901      	subs	r1, #1
 800db8e:	1884      	adds	r4, r0, r2
 800db90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db94:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800db98:	429a      	cmp	r2, r3
 800db9a:	d103      	bne.n	800dba4 <strncmp+0x1c>
 800db9c:	42a0      	cmp	r0, r4
 800db9e:	d001      	beq.n	800dba4 <strncmp+0x1c>
 800dba0:	2a00      	cmp	r2, #0
 800dba2:	d1f5      	bne.n	800db90 <strncmp+0x8>
 800dba4:	1ad0      	subs	r0, r2, r3
 800dba6:	bd10      	pop	{r4, pc}
 800dba8:	4610      	mov	r0, r2
 800dbaa:	e7fc      	b.n	800dba6 <strncmp+0x1e>

0800dbac <_fstat_r>:
 800dbac:	b538      	push	{r3, r4, r5, lr}
 800dbae:	4d07      	ldr	r5, [pc, #28]	@ (800dbcc <_fstat_r+0x20>)
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	4604      	mov	r4, r0
 800dbb4:	4608      	mov	r0, r1
 800dbb6:	4611      	mov	r1, r2
 800dbb8:	602b      	str	r3, [r5, #0]
 800dbba:	f7f5 ff93 	bl	8003ae4 <_fstat>
 800dbbe:	1c43      	adds	r3, r0, #1
 800dbc0:	d102      	bne.n	800dbc8 <_fstat_r+0x1c>
 800dbc2:	682b      	ldr	r3, [r5, #0]
 800dbc4:	b103      	cbz	r3, 800dbc8 <_fstat_r+0x1c>
 800dbc6:	6023      	str	r3, [r4, #0]
 800dbc8:	bd38      	pop	{r3, r4, r5, pc}
 800dbca:	bf00      	nop
 800dbcc:	2000078c 	.word	0x2000078c

0800dbd0 <_isatty_r>:
 800dbd0:	b538      	push	{r3, r4, r5, lr}
 800dbd2:	4d06      	ldr	r5, [pc, #24]	@ (800dbec <_isatty_r+0x1c>)
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	4604      	mov	r4, r0
 800dbd8:	4608      	mov	r0, r1
 800dbda:	602b      	str	r3, [r5, #0]
 800dbdc:	f7f5 ff92 	bl	8003b04 <_isatty>
 800dbe0:	1c43      	adds	r3, r0, #1
 800dbe2:	d102      	bne.n	800dbea <_isatty_r+0x1a>
 800dbe4:	682b      	ldr	r3, [r5, #0]
 800dbe6:	b103      	cbz	r3, 800dbea <_isatty_r+0x1a>
 800dbe8:	6023      	str	r3, [r4, #0]
 800dbea:	bd38      	pop	{r3, r4, r5, pc}
 800dbec:	2000078c 	.word	0x2000078c

0800dbf0 <_sbrk_r>:
 800dbf0:	b538      	push	{r3, r4, r5, lr}
 800dbf2:	4d06      	ldr	r5, [pc, #24]	@ (800dc0c <_sbrk_r+0x1c>)
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	4604      	mov	r4, r0
 800dbf8:	4608      	mov	r0, r1
 800dbfa:	602b      	str	r3, [r5, #0]
 800dbfc:	f7f5 ff9a 	bl	8003b34 <_sbrk>
 800dc00:	1c43      	adds	r3, r0, #1
 800dc02:	d102      	bne.n	800dc0a <_sbrk_r+0x1a>
 800dc04:	682b      	ldr	r3, [r5, #0]
 800dc06:	b103      	cbz	r3, 800dc0a <_sbrk_r+0x1a>
 800dc08:	6023      	str	r3, [r4, #0]
 800dc0a:	bd38      	pop	{r3, r4, r5, pc}
 800dc0c:	2000078c 	.word	0x2000078c

0800dc10 <nan>:
 800dc10:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dc18 <nan+0x8>
 800dc14:	4770      	bx	lr
 800dc16:	bf00      	nop
 800dc18:	00000000 	.word	0x00000000
 800dc1c:	7ff80000 	.word	0x7ff80000

0800dc20 <__assert_func>:
 800dc20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc22:	4614      	mov	r4, r2
 800dc24:	461a      	mov	r2, r3
 800dc26:	4b09      	ldr	r3, [pc, #36]	@ (800dc4c <__assert_func+0x2c>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	4605      	mov	r5, r0
 800dc2c:	68d8      	ldr	r0, [r3, #12]
 800dc2e:	b14c      	cbz	r4, 800dc44 <__assert_func+0x24>
 800dc30:	4b07      	ldr	r3, [pc, #28]	@ (800dc50 <__assert_func+0x30>)
 800dc32:	9100      	str	r1, [sp, #0]
 800dc34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dc38:	4906      	ldr	r1, [pc, #24]	@ (800dc54 <__assert_func+0x34>)
 800dc3a:	462b      	mov	r3, r5
 800dc3c:	f000 fba8 	bl	800e390 <fiprintf>
 800dc40:	f000 fbb8 	bl	800e3b4 <abort>
 800dc44:	4b04      	ldr	r3, [pc, #16]	@ (800dc58 <__assert_func+0x38>)
 800dc46:	461c      	mov	r4, r3
 800dc48:	e7f3      	b.n	800dc32 <__assert_func+0x12>
 800dc4a:	bf00      	nop
 800dc4c:	20000030 	.word	0x20000030
 800dc50:	0800ec2e 	.word	0x0800ec2e
 800dc54:	0800ec3b 	.word	0x0800ec3b
 800dc58:	0800ec69 	.word	0x0800ec69

0800dc5c <_calloc_r>:
 800dc5c:	b570      	push	{r4, r5, r6, lr}
 800dc5e:	fba1 5402 	umull	r5, r4, r1, r2
 800dc62:	b934      	cbnz	r4, 800dc72 <_calloc_r+0x16>
 800dc64:	4629      	mov	r1, r5
 800dc66:	f7fe f813 	bl	800bc90 <_malloc_r>
 800dc6a:	4606      	mov	r6, r0
 800dc6c:	b928      	cbnz	r0, 800dc7a <_calloc_r+0x1e>
 800dc6e:	4630      	mov	r0, r6
 800dc70:	bd70      	pop	{r4, r5, r6, pc}
 800dc72:	220c      	movs	r2, #12
 800dc74:	6002      	str	r2, [r0, #0]
 800dc76:	2600      	movs	r6, #0
 800dc78:	e7f9      	b.n	800dc6e <_calloc_r+0x12>
 800dc7a:	462a      	mov	r2, r5
 800dc7c:	4621      	mov	r1, r4
 800dc7e:	f7fd f8a5 	bl	800adcc <memset>
 800dc82:	e7f4      	b.n	800dc6e <_calloc_r+0x12>

0800dc84 <rshift>:
 800dc84:	6903      	ldr	r3, [r0, #16]
 800dc86:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dc8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc8e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dc92:	f100 0414 	add.w	r4, r0, #20
 800dc96:	dd45      	ble.n	800dd24 <rshift+0xa0>
 800dc98:	f011 011f 	ands.w	r1, r1, #31
 800dc9c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dca0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dca4:	d10c      	bne.n	800dcc0 <rshift+0x3c>
 800dca6:	f100 0710 	add.w	r7, r0, #16
 800dcaa:	4629      	mov	r1, r5
 800dcac:	42b1      	cmp	r1, r6
 800dcae:	d334      	bcc.n	800dd1a <rshift+0x96>
 800dcb0:	1a9b      	subs	r3, r3, r2
 800dcb2:	009b      	lsls	r3, r3, #2
 800dcb4:	1eea      	subs	r2, r5, #3
 800dcb6:	4296      	cmp	r6, r2
 800dcb8:	bf38      	it	cc
 800dcba:	2300      	movcc	r3, #0
 800dcbc:	4423      	add	r3, r4
 800dcbe:	e015      	b.n	800dcec <rshift+0x68>
 800dcc0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dcc4:	f1c1 0820 	rsb	r8, r1, #32
 800dcc8:	40cf      	lsrs	r7, r1
 800dcca:	f105 0e04 	add.w	lr, r5, #4
 800dcce:	46a1      	mov	r9, r4
 800dcd0:	4576      	cmp	r6, lr
 800dcd2:	46f4      	mov	ip, lr
 800dcd4:	d815      	bhi.n	800dd02 <rshift+0x7e>
 800dcd6:	1a9a      	subs	r2, r3, r2
 800dcd8:	0092      	lsls	r2, r2, #2
 800dcda:	3a04      	subs	r2, #4
 800dcdc:	3501      	adds	r5, #1
 800dcde:	42ae      	cmp	r6, r5
 800dce0:	bf38      	it	cc
 800dce2:	2200      	movcc	r2, #0
 800dce4:	18a3      	adds	r3, r4, r2
 800dce6:	50a7      	str	r7, [r4, r2]
 800dce8:	b107      	cbz	r7, 800dcec <rshift+0x68>
 800dcea:	3304      	adds	r3, #4
 800dcec:	1b1a      	subs	r2, r3, r4
 800dcee:	42a3      	cmp	r3, r4
 800dcf0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dcf4:	bf08      	it	eq
 800dcf6:	2300      	moveq	r3, #0
 800dcf8:	6102      	str	r2, [r0, #16]
 800dcfa:	bf08      	it	eq
 800dcfc:	6143      	streq	r3, [r0, #20]
 800dcfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd02:	f8dc c000 	ldr.w	ip, [ip]
 800dd06:	fa0c fc08 	lsl.w	ip, ip, r8
 800dd0a:	ea4c 0707 	orr.w	r7, ip, r7
 800dd0e:	f849 7b04 	str.w	r7, [r9], #4
 800dd12:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dd16:	40cf      	lsrs	r7, r1
 800dd18:	e7da      	b.n	800dcd0 <rshift+0x4c>
 800dd1a:	f851 cb04 	ldr.w	ip, [r1], #4
 800dd1e:	f847 cf04 	str.w	ip, [r7, #4]!
 800dd22:	e7c3      	b.n	800dcac <rshift+0x28>
 800dd24:	4623      	mov	r3, r4
 800dd26:	e7e1      	b.n	800dcec <rshift+0x68>

0800dd28 <__hexdig_fun>:
 800dd28:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dd2c:	2b09      	cmp	r3, #9
 800dd2e:	d802      	bhi.n	800dd36 <__hexdig_fun+0xe>
 800dd30:	3820      	subs	r0, #32
 800dd32:	b2c0      	uxtb	r0, r0
 800dd34:	4770      	bx	lr
 800dd36:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dd3a:	2b05      	cmp	r3, #5
 800dd3c:	d801      	bhi.n	800dd42 <__hexdig_fun+0x1a>
 800dd3e:	3847      	subs	r0, #71	@ 0x47
 800dd40:	e7f7      	b.n	800dd32 <__hexdig_fun+0xa>
 800dd42:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dd46:	2b05      	cmp	r3, #5
 800dd48:	d801      	bhi.n	800dd4e <__hexdig_fun+0x26>
 800dd4a:	3827      	subs	r0, #39	@ 0x27
 800dd4c:	e7f1      	b.n	800dd32 <__hexdig_fun+0xa>
 800dd4e:	2000      	movs	r0, #0
 800dd50:	4770      	bx	lr
	...

0800dd54 <__gethex>:
 800dd54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd58:	b085      	sub	sp, #20
 800dd5a:	468a      	mov	sl, r1
 800dd5c:	9302      	str	r3, [sp, #8]
 800dd5e:	680b      	ldr	r3, [r1, #0]
 800dd60:	9001      	str	r0, [sp, #4]
 800dd62:	4690      	mov	r8, r2
 800dd64:	1c9c      	adds	r4, r3, #2
 800dd66:	46a1      	mov	r9, r4
 800dd68:	f814 0b01 	ldrb.w	r0, [r4], #1
 800dd6c:	2830      	cmp	r0, #48	@ 0x30
 800dd6e:	d0fa      	beq.n	800dd66 <__gethex+0x12>
 800dd70:	eba9 0303 	sub.w	r3, r9, r3
 800dd74:	f1a3 0b02 	sub.w	fp, r3, #2
 800dd78:	f7ff ffd6 	bl	800dd28 <__hexdig_fun>
 800dd7c:	4605      	mov	r5, r0
 800dd7e:	2800      	cmp	r0, #0
 800dd80:	d168      	bne.n	800de54 <__gethex+0x100>
 800dd82:	49a0      	ldr	r1, [pc, #640]	@ (800e004 <__gethex+0x2b0>)
 800dd84:	2201      	movs	r2, #1
 800dd86:	4648      	mov	r0, r9
 800dd88:	f7ff fefe 	bl	800db88 <strncmp>
 800dd8c:	4607      	mov	r7, r0
 800dd8e:	2800      	cmp	r0, #0
 800dd90:	d167      	bne.n	800de62 <__gethex+0x10e>
 800dd92:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dd96:	4626      	mov	r6, r4
 800dd98:	f7ff ffc6 	bl	800dd28 <__hexdig_fun>
 800dd9c:	2800      	cmp	r0, #0
 800dd9e:	d062      	beq.n	800de66 <__gethex+0x112>
 800dda0:	4623      	mov	r3, r4
 800dda2:	7818      	ldrb	r0, [r3, #0]
 800dda4:	2830      	cmp	r0, #48	@ 0x30
 800dda6:	4699      	mov	r9, r3
 800dda8:	f103 0301 	add.w	r3, r3, #1
 800ddac:	d0f9      	beq.n	800dda2 <__gethex+0x4e>
 800ddae:	f7ff ffbb 	bl	800dd28 <__hexdig_fun>
 800ddb2:	fab0 f580 	clz	r5, r0
 800ddb6:	096d      	lsrs	r5, r5, #5
 800ddb8:	f04f 0b01 	mov.w	fp, #1
 800ddbc:	464a      	mov	r2, r9
 800ddbe:	4616      	mov	r6, r2
 800ddc0:	3201      	adds	r2, #1
 800ddc2:	7830      	ldrb	r0, [r6, #0]
 800ddc4:	f7ff ffb0 	bl	800dd28 <__hexdig_fun>
 800ddc8:	2800      	cmp	r0, #0
 800ddca:	d1f8      	bne.n	800ddbe <__gethex+0x6a>
 800ddcc:	498d      	ldr	r1, [pc, #564]	@ (800e004 <__gethex+0x2b0>)
 800ddce:	2201      	movs	r2, #1
 800ddd0:	4630      	mov	r0, r6
 800ddd2:	f7ff fed9 	bl	800db88 <strncmp>
 800ddd6:	2800      	cmp	r0, #0
 800ddd8:	d13f      	bne.n	800de5a <__gethex+0x106>
 800ddda:	b944      	cbnz	r4, 800ddee <__gethex+0x9a>
 800dddc:	1c74      	adds	r4, r6, #1
 800ddde:	4622      	mov	r2, r4
 800dde0:	4616      	mov	r6, r2
 800dde2:	3201      	adds	r2, #1
 800dde4:	7830      	ldrb	r0, [r6, #0]
 800dde6:	f7ff ff9f 	bl	800dd28 <__hexdig_fun>
 800ddea:	2800      	cmp	r0, #0
 800ddec:	d1f8      	bne.n	800dde0 <__gethex+0x8c>
 800ddee:	1ba4      	subs	r4, r4, r6
 800ddf0:	00a7      	lsls	r7, r4, #2
 800ddf2:	7833      	ldrb	r3, [r6, #0]
 800ddf4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ddf8:	2b50      	cmp	r3, #80	@ 0x50
 800ddfa:	d13e      	bne.n	800de7a <__gethex+0x126>
 800ddfc:	7873      	ldrb	r3, [r6, #1]
 800ddfe:	2b2b      	cmp	r3, #43	@ 0x2b
 800de00:	d033      	beq.n	800de6a <__gethex+0x116>
 800de02:	2b2d      	cmp	r3, #45	@ 0x2d
 800de04:	d034      	beq.n	800de70 <__gethex+0x11c>
 800de06:	1c71      	adds	r1, r6, #1
 800de08:	2400      	movs	r4, #0
 800de0a:	7808      	ldrb	r0, [r1, #0]
 800de0c:	f7ff ff8c 	bl	800dd28 <__hexdig_fun>
 800de10:	1e43      	subs	r3, r0, #1
 800de12:	b2db      	uxtb	r3, r3
 800de14:	2b18      	cmp	r3, #24
 800de16:	d830      	bhi.n	800de7a <__gethex+0x126>
 800de18:	f1a0 0210 	sub.w	r2, r0, #16
 800de1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800de20:	f7ff ff82 	bl	800dd28 <__hexdig_fun>
 800de24:	f100 3cff 	add.w	ip, r0, #4294967295
 800de28:	fa5f fc8c 	uxtb.w	ip, ip
 800de2c:	f1bc 0f18 	cmp.w	ip, #24
 800de30:	f04f 030a 	mov.w	r3, #10
 800de34:	d91e      	bls.n	800de74 <__gethex+0x120>
 800de36:	b104      	cbz	r4, 800de3a <__gethex+0xe6>
 800de38:	4252      	negs	r2, r2
 800de3a:	4417      	add	r7, r2
 800de3c:	f8ca 1000 	str.w	r1, [sl]
 800de40:	b1ed      	cbz	r5, 800de7e <__gethex+0x12a>
 800de42:	f1bb 0f00 	cmp.w	fp, #0
 800de46:	bf0c      	ite	eq
 800de48:	2506      	moveq	r5, #6
 800de4a:	2500      	movne	r5, #0
 800de4c:	4628      	mov	r0, r5
 800de4e:	b005      	add	sp, #20
 800de50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de54:	2500      	movs	r5, #0
 800de56:	462c      	mov	r4, r5
 800de58:	e7b0      	b.n	800ddbc <__gethex+0x68>
 800de5a:	2c00      	cmp	r4, #0
 800de5c:	d1c7      	bne.n	800ddee <__gethex+0x9a>
 800de5e:	4627      	mov	r7, r4
 800de60:	e7c7      	b.n	800ddf2 <__gethex+0x9e>
 800de62:	464e      	mov	r6, r9
 800de64:	462f      	mov	r7, r5
 800de66:	2501      	movs	r5, #1
 800de68:	e7c3      	b.n	800ddf2 <__gethex+0x9e>
 800de6a:	2400      	movs	r4, #0
 800de6c:	1cb1      	adds	r1, r6, #2
 800de6e:	e7cc      	b.n	800de0a <__gethex+0xb6>
 800de70:	2401      	movs	r4, #1
 800de72:	e7fb      	b.n	800de6c <__gethex+0x118>
 800de74:	fb03 0002 	mla	r0, r3, r2, r0
 800de78:	e7ce      	b.n	800de18 <__gethex+0xc4>
 800de7a:	4631      	mov	r1, r6
 800de7c:	e7de      	b.n	800de3c <__gethex+0xe8>
 800de7e:	eba6 0309 	sub.w	r3, r6, r9
 800de82:	3b01      	subs	r3, #1
 800de84:	4629      	mov	r1, r5
 800de86:	2b07      	cmp	r3, #7
 800de88:	dc0a      	bgt.n	800dea0 <__gethex+0x14c>
 800de8a:	9801      	ldr	r0, [sp, #4]
 800de8c:	f7fd ff8c 	bl	800bda8 <_Balloc>
 800de90:	4604      	mov	r4, r0
 800de92:	b940      	cbnz	r0, 800dea6 <__gethex+0x152>
 800de94:	4b5c      	ldr	r3, [pc, #368]	@ (800e008 <__gethex+0x2b4>)
 800de96:	4602      	mov	r2, r0
 800de98:	21e4      	movs	r1, #228	@ 0xe4
 800de9a:	485c      	ldr	r0, [pc, #368]	@ (800e00c <__gethex+0x2b8>)
 800de9c:	f7ff fec0 	bl	800dc20 <__assert_func>
 800dea0:	3101      	adds	r1, #1
 800dea2:	105b      	asrs	r3, r3, #1
 800dea4:	e7ef      	b.n	800de86 <__gethex+0x132>
 800dea6:	f100 0a14 	add.w	sl, r0, #20
 800deaa:	2300      	movs	r3, #0
 800deac:	4655      	mov	r5, sl
 800deae:	469b      	mov	fp, r3
 800deb0:	45b1      	cmp	r9, r6
 800deb2:	d337      	bcc.n	800df24 <__gethex+0x1d0>
 800deb4:	f845 bb04 	str.w	fp, [r5], #4
 800deb8:	eba5 050a 	sub.w	r5, r5, sl
 800debc:	10ad      	asrs	r5, r5, #2
 800debe:	6125      	str	r5, [r4, #16]
 800dec0:	4658      	mov	r0, fp
 800dec2:	f7fe f863 	bl	800bf8c <__hi0bits>
 800dec6:	016d      	lsls	r5, r5, #5
 800dec8:	f8d8 6000 	ldr.w	r6, [r8]
 800decc:	1a2d      	subs	r5, r5, r0
 800dece:	42b5      	cmp	r5, r6
 800ded0:	dd54      	ble.n	800df7c <__gethex+0x228>
 800ded2:	1bad      	subs	r5, r5, r6
 800ded4:	4629      	mov	r1, r5
 800ded6:	4620      	mov	r0, r4
 800ded8:	f7fe fbef 	bl	800c6ba <__any_on>
 800dedc:	4681      	mov	r9, r0
 800dede:	b178      	cbz	r0, 800df00 <__gethex+0x1ac>
 800dee0:	1e6b      	subs	r3, r5, #1
 800dee2:	1159      	asrs	r1, r3, #5
 800dee4:	f003 021f 	and.w	r2, r3, #31
 800dee8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800deec:	f04f 0901 	mov.w	r9, #1
 800def0:	fa09 f202 	lsl.w	r2, r9, r2
 800def4:	420a      	tst	r2, r1
 800def6:	d003      	beq.n	800df00 <__gethex+0x1ac>
 800def8:	454b      	cmp	r3, r9
 800defa:	dc36      	bgt.n	800df6a <__gethex+0x216>
 800defc:	f04f 0902 	mov.w	r9, #2
 800df00:	4629      	mov	r1, r5
 800df02:	4620      	mov	r0, r4
 800df04:	f7ff febe 	bl	800dc84 <rshift>
 800df08:	442f      	add	r7, r5
 800df0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800df0e:	42bb      	cmp	r3, r7
 800df10:	da42      	bge.n	800df98 <__gethex+0x244>
 800df12:	9801      	ldr	r0, [sp, #4]
 800df14:	4621      	mov	r1, r4
 800df16:	f7fd ff87 	bl	800be28 <_Bfree>
 800df1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df1c:	2300      	movs	r3, #0
 800df1e:	6013      	str	r3, [r2, #0]
 800df20:	25a3      	movs	r5, #163	@ 0xa3
 800df22:	e793      	b.n	800de4c <__gethex+0xf8>
 800df24:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800df28:	2a2e      	cmp	r2, #46	@ 0x2e
 800df2a:	d012      	beq.n	800df52 <__gethex+0x1fe>
 800df2c:	2b20      	cmp	r3, #32
 800df2e:	d104      	bne.n	800df3a <__gethex+0x1e6>
 800df30:	f845 bb04 	str.w	fp, [r5], #4
 800df34:	f04f 0b00 	mov.w	fp, #0
 800df38:	465b      	mov	r3, fp
 800df3a:	7830      	ldrb	r0, [r6, #0]
 800df3c:	9303      	str	r3, [sp, #12]
 800df3e:	f7ff fef3 	bl	800dd28 <__hexdig_fun>
 800df42:	9b03      	ldr	r3, [sp, #12]
 800df44:	f000 000f 	and.w	r0, r0, #15
 800df48:	4098      	lsls	r0, r3
 800df4a:	ea4b 0b00 	orr.w	fp, fp, r0
 800df4e:	3304      	adds	r3, #4
 800df50:	e7ae      	b.n	800deb0 <__gethex+0x15c>
 800df52:	45b1      	cmp	r9, r6
 800df54:	d8ea      	bhi.n	800df2c <__gethex+0x1d8>
 800df56:	492b      	ldr	r1, [pc, #172]	@ (800e004 <__gethex+0x2b0>)
 800df58:	9303      	str	r3, [sp, #12]
 800df5a:	2201      	movs	r2, #1
 800df5c:	4630      	mov	r0, r6
 800df5e:	f7ff fe13 	bl	800db88 <strncmp>
 800df62:	9b03      	ldr	r3, [sp, #12]
 800df64:	2800      	cmp	r0, #0
 800df66:	d1e1      	bne.n	800df2c <__gethex+0x1d8>
 800df68:	e7a2      	b.n	800deb0 <__gethex+0x15c>
 800df6a:	1ea9      	subs	r1, r5, #2
 800df6c:	4620      	mov	r0, r4
 800df6e:	f7fe fba4 	bl	800c6ba <__any_on>
 800df72:	2800      	cmp	r0, #0
 800df74:	d0c2      	beq.n	800defc <__gethex+0x1a8>
 800df76:	f04f 0903 	mov.w	r9, #3
 800df7a:	e7c1      	b.n	800df00 <__gethex+0x1ac>
 800df7c:	da09      	bge.n	800df92 <__gethex+0x23e>
 800df7e:	1b75      	subs	r5, r6, r5
 800df80:	4621      	mov	r1, r4
 800df82:	9801      	ldr	r0, [sp, #4]
 800df84:	462a      	mov	r2, r5
 800df86:	f7fe f95f 	bl	800c248 <__lshift>
 800df8a:	1b7f      	subs	r7, r7, r5
 800df8c:	4604      	mov	r4, r0
 800df8e:	f100 0a14 	add.w	sl, r0, #20
 800df92:	f04f 0900 	mov.w	r9, #0
 800df96:	e7b8      	b.n	800df0a <__gethex+0x1b6>
 800df98:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800df9c:	42bd      	cmp	r5, r7
 800df9e:	dd6f      	ble.n	800e080 <__gethex+0x32c>
 800dfa0:	1bed      	subs	r5, r5, r7
 800dfa2:	42ae      	cmp	r6, r5
 800dfa4:	dc34      	bgt.n	800e010 <__gethex+0x2bc>
 800dfa6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dfaa:	2b02      	cmp	r3, #2
 800dfac:	d022      	beq.n	800dff4 <__gethex+0x2a0>
 800dfae:	2b03      	cmp	r3, #3
 800dfb0:	d024      	beq.n	800dffc <__gethex+0x2a8>
 800dfb2:	2b01      	cmp	r3, #1
 800dfb4:	d115      	bne.n	800dfe2 <__gethex+0x28e>
 800dfb6:	42ae      	cmp	r6, r5
 800dfb8:	d113      	bne.n	800dfe2 <__gethex+0x28e>
 800dfba:	2e01      	cmp	r6, #1
 800dfbc:	d10b      	bne.n	800dfd6 <__gethex+0x282>
 800dfbe:	9a02      	ldr	r2, [sp, #8]
 800dfc0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dfc4:	6013      	str	r3, [r2, #0]
 800dfc6:	2301      	movs	r3, #1
 800dfc8:	6123      	str	r3, [r4, #16]
 800dfca:	f8ca 3000 	str.w	r3, [sl]
 800dfce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfd0:	2562      	movs	r5, #98	@ 0x62
 800dfd2:	601c      	str	r4, [r3, #0]
 800dfd4:	e73a      	b.n	800de4c <__gethex+0xf8>
 800dfd6:	1e71      	subs	r1, r6, #1
 800dfd8:	4620      	mov	r0, r4
 800dfda:	f7fe fb6e 	bl	800c6ba <__any_on>
 800dfde:	2800      	cmp	r0, #0
 800dfe0:	d1ed      	bne.n	800dfbe <__gethex+0x26a>
 800dfe2:	9801      	ldr	r0, [sp, #4]
 800dfe4:	4621      	mov	r1, r4
 800dfe6:	f7fd ff1f 	bl	800be28 <_Bfree>
 800dfea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfec:	2300      	movs	r3, #0
 800dfee:	6013      	str	r3, [r2, #0]
 800dff0:	2550      	movs	r5, #80	@ 0x50
 800dff2:	e72b      	b.n	800de4c <__gethex+0xf8>
 800dff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d1f3      	bne.n	800dfe2 <__gethex+0x28e>
 800dffa:	e7e0      	b.n	800dfbe <__gethex+0x26a>
 800dffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d1dd      	bne.n	800dfbe <__gethex+0x26a>
 800e002:	e7ee      	b.n	800dfe2 <__gethex+0x28e>
 800e004:	0800ec13 	.word	0x0800ec13
 800e008:	0800eba9 	.word	0x0800eba9
 800e00c:	0800ec6a 	.word	0x0800ec6a
 800e010:	1e6f      	subs	r7, r5, #1
 800e012:	f1b9 0f00 	cmp.w	r9, #0
 800e016:	d130      	bne.n	800e07a <__gethex+0x326>
 800e018:	b127      	cbz	r7, 800e024 <__gethex+0x2d0>
 800e01a:	4639      	mov	r1, r7
 800e01c:	4620      	mov	r0, r4
 800e01e:	f7fe fb4c 	bl	800c6ba <__any_on>
 800e022:	4681      	mov	r9, r0
 800e024:	117a      	asrs	r2, r7, #5
 800e026:	2301      	movs	r3, #1
 800e028:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e02c:	f007 071f 	and.w	r7, r7, #31
 800e030:	40bb      	lsls	r3, r7
 800e032:	4213      	tst	r3, r2
 800e034:	4629      	mov	r1, r5
 800e036:	4620      	mov	r0, r4
 800e038:	bf18      	it	ne
 800e03a:	f049 0902 	orrne.w	r9, r9, #2
 800e03e:	f7ff fe21 	bl	800dc84 <rshift>
 800e042:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e046:	1b76      	subs	r6, r6, r5
 800e048:	2502      	movs	r5, #2
 800e04a:	f1b9 0f00 	cmp.w	r9, #0
 800e04e:	d047      	beq.n	800e0e0 <__gethex+0x38c>
 800e050:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e054:	2b02      	cmp	r3, #2
 800e056:	d015      	beq.n	800e084 <__gethex+0x330>
 800e058:	2b03      	cmp	r3, #3
 800e05a:	d017      	beq.n	800e08c <__gethex+0x338>
 800e05c:	2b01      	cmp	r3, #1
 800e05e:	d109      	bne.n	800e074 <__gethex+0x320>
 800e060:	f019 0f02 	tst.w	r9, #2
 800e064:	d006      	beq.n	800e074 <__gethex+0x320>
 800e066:	f8da 3000 	ldr.w	r3, [sl]
 800e06a:	ea49 0903 	orr.w	r9, r9, r3
 800e06e:	f019 0f01 	tst.w	r9, #1
 800e072:	d10e      	bne.n	800e092 <__gethex+0x33e>
 800e074:	f045 0510 	orr.w	r5, r5, #16
 800e078:	e032      	b.n	800e0e0 <__gethex+0x38c>
 800e07a:	f04f 0901 	mov.w	r9, #1
 800e07e:	e7d1      	b.n	800e024 <__gethex+0x2d0>
 800e080:	2501      	movs	r5, #1
 800e082:	e7e2      	b.n	800e04a <__gethex+0x2f6>
 800e084:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e086:	f1c3 0301 	rsb	r3, r3, #1
 800e08a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e08c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d0f0      	beq.n	800e074 <__gethex+0x320>
 800e092:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e096:	f104 0314 	add.w	r3, r4, #20
 800e09a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e09e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e0a2:	f04f 0c00 	mov.w	ip, #0
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e0b0:	d01b      	beq.n	800e0ea <__gethex+0x396>
 800e0b2:	3201      	adds	r2, #1
 800e0b4:	6002      	str	r2, [r0, #0]
 800e0b6:	2d02      	cmp	r5, #2
 800e0b8:	f104 0314 	add.w	r3, r4, #20
 800e0bc:	d13c      	bne.n	800e138 <__gethex+0x3e4>
 800e0be:	f8d8 2000 	ldr.w	r2, [r8]
 800e0c2:	3a01      	subs	r2, #1
 800e0c4:	42b2      	cmp	r2, r6
 800e0c6:	d109      	bne.n	800e0dc <__gethex+0x388>
 800e0c8:	1171      	asrs	r1, r6, #5
 800e0ca:	2201      	movs	r2, #1
 800e0cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e0d0:	f006 061f 	and.w	r6, r6, #31
 800e0d4:	fa02 f606 	lsl.w	r6, r2, r6
 800e0d8:	421e      	tst	r6, r3
 800e0da:	d13a      	bne.n	800e152 <__gethex+0x3fe>
 800e0dc:	f045 0520 	orr.w	r5, r5, #32
 800e0e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e0e2:	601c      	str	r4, [r3, #0]
 800e0e4:	9b02      	ldr	r3, [sp, #8]
 800e0e6:	601f      	str	r7, [r3, #0]
 800e0e8:	e6b0      	b.n	800de4c <__gethex+0xf8>
 800e0ea:	4299      	cmp	r1, r3
 800e0ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800e0f0:	d8d9      	bhi.n	800e0a6 <__gethex+0x352>
 800e0f2:	68a3      	ldr	r3, [r4, #8]
 800e0f4:	459b      	cmp	fp, r3
 800e0f6:	db17      	blt.n	800e128 <__gethex+0x3d4>
 800e0f8:	6861      	ldr	r1, [r4, #4]
 800e0fa:	9801      	ldr	r0, [sp, #4]
 800e0fc:	3101      	adds	r1, #1
 800e0fe:	f7fd fe53 	bl	800bda8 <_Balloc>
 800e102:	4681      	mov	r9, r0
 800e104:	b918      	cbnz	r0, 800e10e <__gethex+0x3ba>
 800e106:	4b1a      	ldr	r3, [pc, #104]	@ (800e170 <__gethex+0x41c>)
 800e108:	4602      	mov	r2, r0
 800e10a:	2184      	movs	r1, #132	@ 0x84
 800e10c:	e6c5      	b.n	800de9a <__gethex+0x146>
 800e10e:	6922      	ldr	r2, [r4, #16]
 800e110:	3202      	adds	r2, #2
 800e112:	f104 010c 	add.w	r1, r4, #12
 800e116:	0092      	lsls	r2, r2, #2
 800e118:	300c      	adds	r0, #12
 800e11a:	f7fc fed6 	bl	800aeca <memcpy>
 800e11e:	4621      	mov	r1, r4
 800e120:	9801      	ldr	r0, [sp, #4]
 800e122:	f7fd fe81 	bl	800be28 <_Bfree>
 800e126:	464c      	mov	r4, r9
 800e128:	6923      	ldr	r3, [r4, #16]
 800e12a:	1c5a      	adds	r2, r3, #1
 800e12c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e130:	6122      	str	r2, [r4, #16]
 800e132:	2201      	movs	r2, #1
 800e134:	615a      	str	r2, [r3, #20]
 800e136:	e7be      	b.n	800e0b6 <__gethex+0x362>
 800e138:	6922      	ldr	r2, [r4, #16]
 800e13a:	455a      	cmp	r2, fp
 800e13c:	dd0b      	ble.n	800e156 <__gethex+0x402>
 800e13e:	2101      	movs	r1, #1
 800e140:	4620      	mov	r0, r4
 800e142:	f7ff fd9f 	bl	800dc84 <rshift>
 800e146:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e14a:	3701      	adds	r7, #1
 800e14c:	42bb      	cmp	r3, r7
 800e14e:	f6ff aee0 	blt.w	800df12 <__gethex+0x1be>
 800e152:	2501      	movs	r5, #1
 800e154:	e7c2      	b.n	800e0dc <__gethex+0x388>
 800e156:	f016 061f 	ands.w	r6, r6, #31
 800e15a:	d0fa      	beq.n	800e152 <__gethex+0x3fe>
 800e15c:	4453      	add	r3, sl
 800e15e:	f1c6 0620 	rsb	r6, r6, #32
 800e162:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e166:	f7fd ff11 	bl	800bf8c <__hi0bits>
 800e16a:	42b0      	cmp	r0, r6
 800e16c:	dbe7      	blt.n	800e13e <__gethex+0x3ea>
 800e16e:	e7f0      	b.n	800e152 <__gethex+0x3fe>
 800e170:	0800eba9 	.word	0x0800eba9

0800e174 <L_shift>:
 800e174:	f1c2 0208 	rsb	r2, r2, #8
 800e178:	0092      	lsls	r2, r2, #2
 800e17a:	b570      	push	{r4, r5, r6, lr}
 800e17c:	f1c2 0620 	rsb	r6, r2, #32
 800e180:	6843      	ldr	r3, [r0, #4]
 800e182:	6804      	ldr	r4, [r0, #0]
 800e184:	fa03 f506 	lsl.w	r5, r3, r6
 800e188:	432c      	orrs	r4, r5
 800e18a:	40d3      	lsrs	r3, r2
 800e18c:	6004      	str	r4, [r0, #0]
 800e18e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e192:	4288      	cmp	r0, r1
 800e194:	d3f4      	bcc.n	800e180 <L_shift+0xc>
 800e196:	bd70      	pop	{r4, r5, r6, pc}

0800e198 <__match>:
 800e198:	b530      	push	{r4, r5, lr}
 800e19a:	6803      	ldr	r3, [r0, #0]
 800e19c:	3301      	adds	r3, #1
 800e19e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e1a2:	b914      	cbnz	r4, 800e1aa <__match+0x12>
 800e1a4:	6003      	str	r3, [r0, #0]
 800e1a6:	2001      	movs	r0, #1
 800e1a8:	bd30      	pop	{r4, r5, pc}
 800e1aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e1b2:	2d19      	cmp	r5, #25
 800e1b4:	bf98      	it	ls
 800e1b6:	3220      	addls	r2, #32
 800e1b8:	42a2      	cmp	r2, r4
 800e1ba:	d0f0      	beq.n	800e19e <__match+0x6>
 800e1bc:	2000      	movs	r0, #0
 800e1be:	e7f3      	b.n	800e1a8 <__match+0x10>

0800e1c0 <__hexnan>:
 800e1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1c4:	680b      	ldr	r3, [r1, #0]
 800e1c6:	6801      	ldr	r1, [r0, #0]
 800e1c8:	115e      	asrs	r6, r3, #5
 800e1ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e1ce:	f013 031f 	ands.w	r3, r3, #31
 800e1d2:	b087      	sub	sp, #28
 800e1d4:	bf18      	it	ne
 800e1d6:	3604      	addne	r6, #4
 800e1d8:	2500      	movs	r5, #0
 800e1da:	1f37      	subs	r7, r6, #4
 800e1dc:	4682      	mov	sl, r0
 800e1de:	4690      	mov	r8, r2
 800e1e0:	9301      	str	r3, [sp, #4]
 800e1e2:	f846 5c04 	str.w	r5, [r6, #-4]
 800e1e6:	46b9      	mov	r9, r7
 800e1e8:	463c      	mov	r4, r7
 800e1ea:	9502      	str	r5, [sp, #8]
 800e1ec:	46ab      	mov	fp, r5
 800e1ee:	784a      	ldrb	r2, [r1, #1]
 800e1f0:	1c4b      	adds	r3, r1, #1
 800e1f2:	9303      	str	r3, [sp, #12]
 800e1f4:	b342      	cbz	r2, 800e248 <__hexnan+0x88>
 800e1f6:	4610      	mov	r0, r2
 800e1f8:	9105      	str	r1, [sp, #20]
 800e1fa:	9204      	str	r2, [sp, #16]
 800e1fc:	f7ff fd94 	bl	800dd28 <__hexdig_fun>
 800e200:	2800      	cmp	r0, #0
 800e202:	d151      	bne.n	800e2a8 <__hexnan+0xe8>
 800e204:	9a04      	ldr	r2, [sp, #16]
 800e206:	9905      	ldr	r1, [sp, #20]
 800e208:	2a20      	cmp	r2, #32
 800e20a:	d818      	bhi.n	800e23e <__hexnan+0x7e>
 800e20c:	9b02      	ldr	r3, [sp, #8]
 800e20e:	459b      	cmp	fp, r3
 800e210:	dd13      	ble.n	800e23a <__hexnan+0x7a>
 800e212:	454c      	cmp	r4, r9
 800e214:	d206      	bcs.n	800e224 <__hexnan+0x64>
 800e216:	2d07      	cmp	r5, #7
 800e218:	dc04      	bgt.n	800e224 <__hexnan+0x64>
 800e21a:	462a      	mov	r2, r5
 800e21c:	4649      	mov	r1, r9
 800e21e:	4620      	mov	r0, r4
 800e220:	f7ff ffa8 	bl	800e174 <L_shift>
 800e224:	4544      	cmp	r4, r8
 800e226:	d952      	bls.n	800e2ce <__hexnan+0x10e>
 800e228:	2300      	movs	r3, #0
 800e22a:	f1a4 0904 	sub.w	r9, r4, #4
 800e22e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e232:	f8cd b008 	str.w	fp, [sp, #8]
 800e236:	464c      	mov	r4, r9
 800e238:	461d      	mov	r5, r3
 800e23a:	9903      	ldr	r1, [sp, #12]
 800e23c:	e7d7      	b.n	800e1ee <__hexnan+0x2e>
 800e23e:	2a29      	cmp	r2, #41	@ 0x29
 800e240:	d157      	bne.n	800e2f2 <__hexnan+0x132>
 800e242:	3102      	adds	r1, #2
 800e244:	f8ca 1000 	str.w	r1, [sl]
 800e248:	f1bb 0f00 	cmp.w	fp, #0
 800e24c:	d051      	beq.n	800e2f2 <__hexnan+0x132>
 800e24e:	454c      	cmp	r4, r9
 800e250:	d206      	bcs.n	800e260 <__hexnan+0xa0>
 800e252:	2d07      	cmp	r5, #7
 800e254:	dc04      	bgt.n	800e260 <__hexnan+0xa0>
 800e256:	462a      	mov	r2, r5
 800e258:	4649      	mov	r1, r9
 800e25a:	4620      	mov	r0, r4
 800e25c:	f7ff ff8a 	bl	800e174 <L_shift>
 800e260:	4544      	cmp	r4, r8
 800e262:	d936      	bls.n	800e2d2 <__hexnan+0x112>
 800e264:	f1a8 0204 	sub.w	r2, r8, #4
 800e268:	4623      	mov	r3, r4
 800e26a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e26e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e272:	429f      	cmp	r7, r3
 800e274:	d2f9      	bcs.n	800e26a <__hexnan+0xaa>
 800e276:	1b3b      	subs	r3, r7, r4
 800e278:	f023 0303 	bic.w	r3, r3, #3
 800e27c:	3304      	adds	r3, #4
 800e27e:	3401      	adds	r4, #1
 800e280:	3e03      	subs	r6, #3
 800e282:	42b4      	cmp	r4, r6
 800e284:	bf88      	it	hi
 800e286:	2304      	movhi	r3, #4
 800e288:	4443      	add	r3, r8
 800e28a:	2200      	movs	r2, #0
 800e28c:	f843 2b04 	str.w	r2, [r3], #4
 800e290:	429f      	cmp	r7, r3
 800e292:	d2fb      	bcs.n	800e28c <__hexnan+0xcc>
 800e294:	683b      	ldr	r3, [r7, #0]
 800e296:	b91b      	cbnz	r3, 800e2a0 <__hexnan+0xe0>
 800e298:	4547      	cmp	r7, r8
 800e29a:	d128      	bne.n	800e2ee <__hexnan+0x12e>
 800e29c:	2301      	movs	r3, #1
 800e29e:	603b      	str	r3, [r7, #0]
 800e2a0:	2005      	movs	r0, #5
 800e2a2:	b007      	add	sp, #28
 800e2a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2a8:	3501      	adds	r5, #1
 800e2aa:	2d08      	cmp	r5, #8
 800e2ac:	f10b 0b01 	add.w	fp, fp, #1
 800e2b0:	dd06      	ble.n	800e2c0 <__hexnan+0x100>
 800e2b2:	4544      	cmp	r4, r8
 800e2b4:	d9c1      	bls.n	800e23a <__hexnan+0x7a>
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800e2bc:	2501      	movs	r5, #1
 800e2be:	3c04      	subs	r4, #4
 800e2c0:	6822      	ldr	r2, [r4, #0]
 800e2c2:	f000 000f 	and.w	r0, r0, #15
 800e2c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e2ca:	6020      	str	r0, [r4, #0]
 800e2cc:	e7b5      	b.n	800e23a <__hexnan+0x7a>
 800e2ce:	2508      	movs	r5, #8
 800e2d0:	e7b3      	b.n	800e23a <__hexnan+0x7a>
 800e2d2:	9b01      	ldr	r3, [sp, #4]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d0dd      	beq.n	800e294 <__hexnan+0xd4>
 800e2d8:	f1c3 0320 	rsb	r3, r3, #32
 800e2dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e2e0:	40da      	lsrs	r2, r3
 800e2e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e2e6:	4013      	ands	r3, r2
 800e2e8:	f846 3c04 	str.w	r3, [r6, #-4]
 800e2ec:	e7d2      	b.n	800e294 <__hexnan+0xd4>
 800e2ee:	3f04      	subs	r7, #4
 800e2f0:	e7d0      	b.n	800e294 <__hexnan+0xd4>
 800e2f2:	2004      	movs	r0, #4
 800e2f4:	e7d5      	b.n	800e2a2 <__hexnan+0xe2>

0800e2f6 <__ascii_mbtowc>:
 800e2f6:	b082      	sub	sp, #8
 800e2f8:	b901      	cbnz	r1, 800e2fc <__ascii_mbtowc+0x6>
 800e2fa:	a901      	add	r1, sp, #4
 800e2fc:	b142      	cbz	r2, 800e310 <__ascii_mbtowc+0x1a>
 800e2fe:	b14b      	cbz	r3, 800e314 <__ascii_mbtowc+0x1e>
 800e300:	7813      	ldrb	r3, [r2, #0]
 800e302:	600b      	str	r3, [r1, #0]
 800e304:	7812      	ldrb	r2, [r2, #0]
 800e306:	1e10      	subs	r0, r2, #0
 800e308:	bf18      	it	ne
 800e30a:	2001      	movne	r0, #1
 800e30c:	b002      	add	sp, #8
 800e30e:	4770      	bx	lr
 800e310:	4610      	mov	r0, r2
 800e312:	e7fb      	b.n	800e30c <__ascii_mbtowc+0x16>
 800e314:	f06f 0001 	mvn.w	r0, #1
 800e318:	e7f8      	b.n	800e30c <__ascii_mbtowc+0x16>

0800e31a <_realloc_r>:
 800e31a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e31e:	4607      	mov	r7, r0
 800e320:	4614      	mov	r4, r2
 800e322:	460d      	mov	r5, r1
 800e324:	b921      	cbnz	r1, 800e330 <_realloc_r+0x16>
 800e326:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e32a:	4611      	mov	r1, r2
 800e32c:	f7fd bcb0 	b.w	800bc90 <_malloc_r>
 800e330:	b92a      	cbnz	r2, 800e33e <_realloc_r+0x24>
 800e332:	f7fd fc39 	bl	800bba8 <_free_r>
 800e336:	4625      	mov	r5, r4
 800e338:	4628      	mov	r0, r5
 800e33a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e33e:	f000 f840 	bl	800e3c2 <_malloc_usable_size_r>
 800e342:	4284      	cmp	r4, r0
 800e344:	4606      	mov	r6, r0
 800e346:	d802      	bhi.n	800e34e <_realloc_r+0x34>
 800e348:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e34c:	d8f4      	bhi.n	800e338 <_realloc_r+0x1e>
 800e34e:	4621      	mov	r1, r4
 800e350:	4638      	mov	r0, r7
 800e352:	f7fd fc9d 	bl	800bc90 <_malloc_r>
 800e356:	4680      	mov	r8, r0
 800e358:	b908      	cbnz	r0, 800e35e <_realloc_r+0x44>
 800e35a:	4645      	mov	r5, r8
 800e35c:	e7ec      	b.n	800e338 <_realloc_r+0x1e>
 800e35e:	42b4      	cmp	r4, r6
 800e360:	4622      	mov	r2, r4
 800e362:	4629      	mov	r1, r5
 800e364:	bf28      	it	cs
 800e366:	4632      	movcs	r2, r6
 800e368:	f7fc fdaf 	bl	800aeca <memcpy>
 800e36c:	4629      	mov	r1, r5
 800e36e:	4638      	mov	r0, r7
 800e370:	f7fd fc1a 	bl	800bba8 <_free_r>
 800e374:	e7f1      	b.n	800e35a <_realloc_r+0x40>

0800e376 <__ascii_wctomb>:
 800e376:	4603      	mov	r3, r0
 800e378:	4608      	mov	r0, r1
 800e37a:	b141      	cbz	r1, 800e38e <__ascii_wctomb+0x18>
 800e37c:	2aff      	cmp	r2, #255	@ 0xff
 800e37e:	d904      	bls.n	800e38a <__ascii_wctomb+0x14>
 800e380:	228a      	movs	r2, #138	@ 0x8a
 800e382:	601a      	str	r2, [r3, #0]
 800e384:	f04f 30ff 	mov.w	r0, #4294967295
 800e388:	4770      	bx	lr
 800e38a:	700a      	strb	r2, [r1, #0]
 800e38c:	2001      	movs	r0, #1
 800e38e:	4770      	bx	lr

0800e390 <fiprintf>:
 800e390:	b40e      	push	{r1, r2, r3}
 800e392:	b503      	push	{r0, r1, lr}
 800e394:	4601      	mov	r1, r0
 800e396:	ab03      	add	r3, sp, #12
 800e398:	4805      	ldr	r0, [pc, #20]	@ (800e3b0 <fiprintf+0x20>)
 800e39a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e39e:	6800      	ldr	r0, [r0, #0]
 800e3a0:	9301      	str	r3, [sp, #4]
 800e3a2:	f7ff f9b1 	bl	800d708 <_vfiprintf_r>
 800e3a6:	b002      	add	sp, #8
 800e3a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e3ac:	b003      	add	sp, #12
 800e3ae:	4770      	bx	lr
 800e3b0:	20000030 	.word	0x20000030

0800e3b4 <abort>:
 800e3b4:	b508      	push	{r3, lr}
 800e3b6:	2006      	movs	r0, #6
 800e3b8:	f000 f834 	bl	800e424 <raise>
 800e3bc:	2001      	movs	r0, #1
 800e3be:	f7f5 fb41 	bl	8003a44 <_exit>

0800e3c2 <_malloc_usable_size_r>:
 800e3c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e3c6:	1f18      	subs	r0, r3, #4
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	bfbc      	itt	lt
 800e3cc:	580b      	ldrlt	r3, [r1, r0]
 800e3ce:	18c0      	addlt	r0, r0, r3
 800e3d0:	4770      	bx	lr

0800e3d2 <_raise_r>:
 800e3d2:	291f      	cmp	r1, #31
 800e3d4:	b538      	push	{r3, r4, r5, lr}
 800e3d6:	4605      	mov	r5, r0
 800e3d8:	460c      	mov	r4, r1
 800e3da:	d904      	bls.n	800e3e6 <_raise_r+0x14>
 800e3dc:	2316      	movs	r3, #22
 800e3de:	6003      	str	r3, [r0, #0]
 800e3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e3e4:	bd38      	pop	{r3, r4, r5, pc}
 800e3e6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e3e8:	b112      	cbz	r2, 800e3f0 <_raise_r+0x1e>
 800e3ea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e3ee:	b94b      	cbnz	r3, 800e404 <_raise_r+0x32>
 800e3f0:	4628      	mov	r0, r5
 800e3f2:	f000 f831 	bl	800e458 <_getpid_r>
 800e3f6:	4622      	mov	r2, r4
 800e3f8:	4601      	mov	r1, r0
 800e3fa:	4628      	mov	r0, r5
 800e3fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e400:	f000 b818 	b.w	800e434 <_kill_r>
 800e404:	2b01      	cmp	r3, #1
 800e406:	d00a      	beq.n	800e41e <_raise_r+0x4c>
 800e408:	1c59      	adds	r1, r3, #1
 800e40a:	d103      	bne.n	800e414 <_raise_r+0x42>
 800e40c:	2316      	movs	r3, #22
 800e40e:	6003      	str	r3, [r0, #0]
 800e410:	2001      	movs	r0, #1
 800e412:	e7e7      	b.n	800e3e4 <_raise_r+0x12>
 800e414:	2100      	movs	r1, #0
 800e416:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e41a:	4620      	mov	r0, r4
 800e41c:	4798      	blx	r3
 800e41e:	2000      	movs	r0, #0
 800e420:	e7e0      	b.n	800e3e4 <_raise_r+0x12>
	...

0800e424 <raise>:
 800e424:	4b02      	ldr	r3, [pc, #8]	@ (800e430 <raise+0xc>)
 800e426:	4601      	mov	r1, r0
 800e428:	6818      	ldr	r0, [r3, #0]
 800e42a:	f7ff bfd2 	b.w	800e3d2 <_raise_r>
 800e42e:	bf00      	nop
 800e430:	20000030 	.word	0x20000030

0800e434 <_kill_r>:
 800e434:	b538      	push	{r3, r4, r5, lr}
 800e436:	4d07      	ldr	r5, [pc, #28]	@ (800e454 <_kill_r+0x20>)
 800e438:	2300      	movs	r3, #0
 800e43a:	4604      	mov	r4, r0
 800e43c:	4608      	mov	r0, r1
 800e43e:	4611      	mov	r1, r2
 800e440:	602b      	str	r3, [r5, #0]
 800e442:	f7f5 faef 	bl	8003a24 <_kill>
 800e446:	1c43      	adds	r3, r0, #1
 800e448:	d102      	bne.n	800e450 <_kill_r+0x1c>
 800e44a:	682b      	ldr	r3, [r5, #0]
 800e44c:	b103      	cbz	r3, 800e450 <_kill_r+0x1c>
 800e44e:	6023      	str	r3, [r4, #0]
 800e450:	bd38      	pop	{r3, r4, r5, pc}
 800e452:	bf00      	nop
 800e454:	2000078c 	.word	0x2000078c

0800e458 <_getpid_r>:
 800e458:	f7f5 badc 	b.w	8003a14 <_getpid>

0800e45c <_init>:
 800e45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e45e:	bf00      	nop
 800e460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e462:	bc08      	pop	{r3}
 800e464:	469e      	mov	lr, r3
 800e466:	4770      	bx	lr

0800e468 <_fini>:
 800e468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e46a:	bf00      	nop
 800e46c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e46e:	bc08      	pop	{r3}
 800e470:	469e      	mov	lr, r3
 800e472:	4770      	bx	lr
