
---------- Begin Simulation Statistics ----------
final_tick                               185252893500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 433587                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830760                       # Number of bytes of host memory used
host_op_rate                                   826155                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   230.63                       # Real time elapsed on the host
host_tick_rate                              803230457                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190540041                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.185253                       # Number of seconds simulated
sim_ticks                                185252893500                       # Number of ticks simulated
system.cpu.Branches                          24000881                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     190540041                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    21068802                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         23040                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    13829384                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2550                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   137064821                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        370505787                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  370505787                       # Number of busy cycles
system.cpu.num_cc_register_reads            122908846                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            61435560                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     19459907                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                1569268                       # Number of float alu accesses
system.cpu.num_fp_insts                       1569268                       # number of float instructions
system.cpu.num_fp_register_reads              2390880                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1344572                       # number of times the floating registers were written
system.cpu.num_func_calls                     1953960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             188723558                       # Number of integer alu accesses
system.cpu.num_int_insts                    188723558                       # number of integer instructions
system.cpu.num_int_register_reads           361783354                       # number of times the integer registers were read
system.cpu.num_int_register_writes          151141398                       # number of times the integer registers were written
system.cpu.num_load_insts                    21042632                       # Number of load instructions
system.cpu.num_mem_refs                      34872014                       # number of memory refs
system.cpu.num_store_insts                   13829382                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                510687      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 153440968     80.53%     80.80% # Class of executed instruction
system.cpu.op_class::IntMult                   472547      0.25%     81.04% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     81.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                   99508      0.05%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       98      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                   224452      0.12%     81.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                  921012      0.48%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::MemRead                 20818188     10.93%     92.62% # Class of executed instruction
system.cpu.op_class::MemWrite                13829142      7.26%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead              224444      0.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                240      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  190541314                       # Class of executed instruction
system.cpu.workload.numSyscalls                    98                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        290338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       162997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7343                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       330886                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7344                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              20530                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127052                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1197                       # Transaction distribution
system.membus.trans_dist::ReadExReq            141559                       # Transaction distribution
system.membus.trans_dist::ReadExResp           141559                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20530                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       452427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       452427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 452427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9252512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9252512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9252512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            162089                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  162089    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              162089                       # Request fanout histogram
system.membus.reqLayer2.occupancy           550481500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          537579250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26328                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       287074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           10                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           141561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          141561                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25522                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       497153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                498775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10467360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10493472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          134716                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4065664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           302605                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024276                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.153926                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 295260     97.57%     97.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7344      2.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             302605                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          245459000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167083000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            806000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5799                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5800                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                5799                       # number of overall hits
system.l2.overall_hits::total                    5800                       # number of overall hits
system.l2.demand_misses::.cpu.inst                805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             161284                       # number of demand (read+write) misses
system.l2.demand_misses::total                 162089                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               805                       # number of overall misses
system.l2.overall_misses::.cpu.data            161284                       # number of overall misses
system.l2.overall_misses::total                162089                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61271500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12930939500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12992211000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61271500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12930939500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12992211000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           167083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               167889                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          167083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              167889                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.965293                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.965453                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.965293                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.965453                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76113.664596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80174.967759                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80154.797673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76113.664596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80174.967759                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80154.797673                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127052                       # number of writebacks
system.l2.writebacks::total                    127052                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        161284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            162089                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       161284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           162089                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53221500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11318099500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11371321000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53221500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11318099500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11371321000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.965293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.965453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.965293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.965453                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66113.664596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70174.967759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70154.797673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66113.664596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70174.967759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70154.797673                       # average overall mshr miss latency
system.l2.replacements                         134716                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       160022                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           160022                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       160022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       160022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           10                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               10                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           10                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           10                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          877                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           877                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          141559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              141559                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11224784000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11224784000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        141561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            141561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79294.032877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79294.032877                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       141559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         141559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9809194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9809194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69294.032877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69294.032877                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61271500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61271500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76113.664596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76113.664596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53221500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53221500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66113.664596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66113.664596                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5797                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1706155500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1706155500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        25522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.772863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.772863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86497.110266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86497.110266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1508905500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1508905500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.772863                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.772863                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76497.110266                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76497.110266                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31615.660323                       # Cycle average of tags in use
system.l2.tags.total_refs                      330008                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    167484                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.970385                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     579.987373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        22.490794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31013.182157                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.946447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964833                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5527                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26570                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    498369                       # Number of tag accesses
system.l2.tags.data_accesses                   498369                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          25760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5161088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5186848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4065664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4065664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          161284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       127052                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             127052                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            139053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          27859689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              27998742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       139053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           139053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       21946561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21946561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       21946561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           139053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         27859689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             49945304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     86978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    161278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001080004500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5036                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5036                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              496449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              82122                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162089                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127052                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162089                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 40074                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5482                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1710368500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  810415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4749424750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10552.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29302.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   119082                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68198                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                162089                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               127052                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        61754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.091395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.143806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.345007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22791     36.91%     36.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7697     12.46%     49.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19581     31.71%     81.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2994      4.85%     85.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1913      3.10%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1135      1.84%     90.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2038      3.30%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1098      1.78%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2507      4.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        61754                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.181493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.180944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    378.961612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         5035     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5036                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.265886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.236185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1912     37.97%     37.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.16%     38.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2983     59.23%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              131      2.60%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5036                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10373312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5564864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5186848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4065664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        56.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        30.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  185249714500                       # Total gap between requests
system.mem_ctrls.avgGap                     640689.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5160896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2782432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 139053.158702754619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 27858652.582935232669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15019641.245171699673                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       161284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       127052                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20371500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4729053250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4182727430500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25306.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29321.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32921382.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            227273340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            120798645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           581688660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          227654640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14623514880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      43037856270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34894705920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        93713492355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.867901                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  90293477500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6185920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  88773496000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            213650220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            113557785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           575583960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          226229580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14623514880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42106798320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35678754720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        93538089465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.921071                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  92337552000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6185920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86729421500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    137064015                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        137064015                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    137064015                       # number of overall hits
system.cpu.icache.overall_hits::total       137064015                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          806                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            806                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          806                       # number of overall misses
system.cpu.icache.overall_misses::total           806                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63298000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63298000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63298000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63298000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    137064821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    137064821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    137064821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    137064821                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78533.498759                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78533.498759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78533.498759                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78533.498759                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.icache.writebacks::total                10                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62492000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62492000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62492000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62492000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77533.498759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77533.498759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77533.498759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77533.498759                       # average overall mshr miss latency
system.cpu.icache.replacements                     10                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    137064015                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       137064015                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          806                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           806                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63298000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63298000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78533.498759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78533.498759                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62492000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62492000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77533.498759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77533.498759                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           791.031001                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           137064821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          170055.609181                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   791.031001                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.193123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.193123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          796                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          796                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.194336                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         274130448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        274130448                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34729830                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34729830                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34729830                       # number of overall hits
system.cpu.dcache.overall_hits::total        34729830                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       167083                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         167083                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       167083                       # number of overall misses
system.cpu.dcache.overall_misses::total        167083                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13409536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13409536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13409536500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13409536500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34896913                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34896913                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34896913                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34896913                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004788                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004788                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004788                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004788                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80256.737669                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80256.737669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80256.737669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80256.737669                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       160022                       # number of writebacks
system.cpu.dcache.writebacks::total            160022                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       167083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       167083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       167083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       167083                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13242453500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13242453500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13242453500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13242453500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004788                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79256.737669                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79256.737669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79256.737669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79256.737669                       # average overall mshr miss latency
system.cpu.dcache.replacements                 162987                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21043279                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21043279                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1830829000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1830829000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21068801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21068801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71735.326385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71735.326385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        25522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1805307000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1805307000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70735.326385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70735.326385                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13686551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13686551                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       141561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       141561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11578707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11578707500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13828112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13828112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010237                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010237                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81793.060942                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81793.060942                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       141561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       141561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11437146500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11437146500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80793.060942                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80793.060942                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4078.448229                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34896913                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            167083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            208.859746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4078.448229                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          623                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69960909                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69960909                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 185252893500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 185252893500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
