m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/and-h/Documents/GitHub/clockBareMetal/software/Clck/obj/default/runtime/sim/mentor
vsistema_SVSD0
!s110 1605060605
!i10b 1
!s100 A`k=3G^5eO^?cI87>9Vg01
IeTz<`GdjZY2c3A?ZWH<dN1
VDg1SIo80bB@j0V0VzS_@n1
R0
w1605052721
8C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_SVSD0.v
FC:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_SVSD0.v
L0 21
OV;L;10.5b;63
r1
!s85 0
31
!s108 1605060605.000000
!s107 C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_SVSD0.v|
!s90 -reportprogress|300|C:/Users/and-h/Documents/GitHub/clockBareMetal/sistema/testbench/sistema_tb/simulation/submodules/sistema_SVSD0.v|-work|SVSD0|
!i113 1
o-work SVSD0
tCvgOpt 0
nsistema_@s@v@s@d0
