Analysis & Synthesis report for main_cache
Tue Jul 17 00:24:22 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Jul 17 00:24:22 2018          ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; main_cache                                 ;
; Top-level Entity Name              ; main_cache                                 ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; main_cache         ; main_cache         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Jul 17 00:24:20 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main_cache -c main_cache
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file waitstatectr.v
    Info (12023): Found entity 1: WaitStateCtr
Critical Warning (10191): Verilog HDL Compiler Directive warning at ValidRam.v(12): text macro "INDEX" is undefined
Error (10170): Verilog HDL syntax error at ValidRam.v(12) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/ValidRam.v Line: 12
Critical Warning (10191): Verilog HDL Compiler Directive warning at ValidRam.v(20): text macro "CACHESIZE" is undefined
Error (10170): Verilog HDL syntax error at ValidRam.v(28) near text ";";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/ValidRam.v Line: 28
Critical Warning (10191): Verilog HDL Compiler Directive warning at ValidRam.v(29): text macro "ABSENT" is undefined
Error (10112): Ignored design unit "ValidRam" at ValidRam.v(3) due to previous errors File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/ValidRam.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file validram.v
Critical Warning (10191): Verilog HDL Compiler Directive warning at TagRam.v(8): text macro "INDEX" is undefined
Error (10170): Verilog HDL syntax error at TagRam.v(8) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/TagRam.v Line: 8
Critical Warning (10191): Verilog HDL Compiler Directive warning at TagRam.v(9): text macro "TAG" is undefined
Error (10170): Verilog HDL syntax error at TagRam.v(9) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/TagRam.v Line: 9
Error (10170): Verilog HDL syntax error at TagRam.v(10) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/TagRam.v Line: 10
Error (10170): Verilog HDL syntax error at TagRam.v(14) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/TagRam.v Line: 14
Error (10170): Verilog HDL syntax error at TagRam.v(15) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/TagRam.v Line: 15
Critical Warning (10191): Verilog HDL Compiler Directive warning at TagRam.v(15): text macro "CACHESIZE" is undefined
Error (10170): Verilog HDL syntax error at TagRam.v(15) near text ";";  expecting ".", or an identifier File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/TagRam.v Line: 15
Error (10112): Ignored design unit "TagRam" at TagRam.v(1) due to previous errors File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/TagRam.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file tagram.v
Critical Warning (10191): Verilog HDL Compiler Directive warning at DataRam.v(11): text macro "INDEX" is undefined
Error (10170): Verilog HDL syntax error at DataRam.v(11) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/DataRam.v Line: 11
Critical Warning (10191): Verilog HDL Compiler Directive warning at DataRam.v(12): text macro "DATA" is undefined
Error (10170): Verilog HDL syntax error at DataRam.v(12) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/DataRam.v Line: 12
Error (10170): Verilog HDL syntax error at DataRam.v(13) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/DataRam.v Line: 13
Error (10170): Verilog HDL syntax error at DataRam.v(16) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/DataRam.v Line: 16
Error (10170): Verilog HDL syntax error at DataRam.v(17) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/DataRam.v Line: 17
Critical Warning (10191): Verilog HDL Compiler Directive warning at DataRam.v(17): text macro "CACHESIZE" is undefined
Error (10170): Verilog HDL syntax error at DataRam.v(17) near text ";";  expecting ".", or an identifier File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/DataRam.v Line: 17
Error (10112): Ignored design unit "DataRam" at DataRam.v(3) due to previous errors File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/DataRam.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file dataram.v
Critical Warning (10191): Verilog HDL Compiler Directive warning at DataMux.v(8): text macro "DATA" is undefined
Error (10170): Verilog HDL syntax error at DataMux.v(8) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/DataMux.v Line: 8
Error (10170): Verilog HDL syntax error at DataMux.v(9) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/DataMux.v Line: 9
Error (10170): Verilog HDL syntax error at DataMux.v(10) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/DataMux.v Line: 10
Error (10112): Ignored design unit "DataMux" at DataMux.v(1) due to previous errors File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/DataMux.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file datamux.v
Critical Warning (10191): Verilog HDL Compiler Directive warning at Control.v(31): text macro "WAITSTATES" is undefined
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: Control
Critical Warning (10191): Verilog HDL Compiler Directive warning at Comparator.v(7): text macro "TAG" is undefined
Error (10170): Verilog HDL syntax error at Comparator.v(7) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/Comparator.v Line: 7
Error (10170): Verilog HDL syntax error at Comparator.v(8) near text "]";  expecting an operand File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/Comparator.v Line: 8
Error (10112): Ignored design unit "Comparator" at Comparator.v(1) due to previous errors File: C:/Users/D I B Wickremasinghe/Desktop/15/Bonus II - Cache Controller/Comparator.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file comparator.v
Warning (10274): Verilog HDL macro warning at main_cache.v(5): overriding existing definition for macro "WAITSTATES", which was defined in "Control.v", line 31
Info (12021): Found 1 design units, including 1 entities, in source file main_cache.v
    Info (12023): Found entity 1: main_cache
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 24 errors, 14 warnings
    Error: Peak virtual memory: 536 megabytes
    Error: Processing ended: Tue Jul 17 00:24:22 2018
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


